//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Jun 15 21:16:33 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_color_bus.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_color_decoder.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_graphic123m.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_graphic4567.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_inst.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_interrupt.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_ram_256byte.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_ram_palette.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_register.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_spinforam.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_text12.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_wait_control.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_out_hmag.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_ram_line_buffer.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock1
)
;
input clk14m_d;
output clk215m;
output pll_lock1;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock1),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_CLKDIV (
  clk215m,
  pll_lock1,
  w_video_clk
)
;
input clk215m;
input pll_lock1;
output w_video_clk;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(w_video_clk),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock1) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  w_video_clk,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n240_3;
wire w_active;
wire n63_10;
wire n63_12;
wire n49_9;
wire w_active_12;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n240_s0.INIT=4'h4;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n63_s4 (
    .F(n63_10),
    .I0(w_bus_write),
    .I1(ff_active),
    .I2(n63_12) 
);
defparam n63_s4.INIT=8'hB0;
  LUT3 n63_s5 (
    .F(n63_12),
    .I0(ff_iorq_wr),
    .I1(ff_active),
    .I2(ff_iorq_rd) 
);
defparam n63_s5.INIT=8'hEF;
  LUT3 n49_s3 (
    .F(n49_9),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd) 
);
defparam n49_s3.INIT=8'h54;
  LUT4 w_active_s4 (
    .F(w_active_12),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd),
    .I3(w_bus_ioreq) 
);
defparam w_active_s4.INIT=16'hFF54;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n49_9),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_12),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(w_video_clk),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  w_video_clk,
  n36_6,
  w_bus_ioreq,
  w_bus_write,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_ioreq;
input w_bus_write;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n215_3;
wire n222_3;
wire n230_3;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire ff_wr_6;
wire n215_4;
wire n222_4;
wire n230_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n215_5;
wire n215_6;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT4 n215_s0 (
    .F(n215_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n215_4) 
);
defparam n215_s0.INIT=16'h8000;
  LUT4 n222_s0 (
    .F(n222_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n222_4) 
);
defparam n222_s0.INIT=16'h8000;
  LUT4 n230_s0 (
    .F(n230_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n230_4) 
);
defparam n230_s0.INIT=16'h8000;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 ff_wr_s3 (
    .F(ff_wr_6),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(w_bus_ioreq) 
);
defparam ff_wr_s3.INIT=16'hBFFF;
  LUT3 n215_s1 (
    .F(n215_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n215_s1.INIT=8'h10;
  LUT3 n222_s1 (
    .F(n222_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5) 
);
defparam n222_s1.INIT=8'h40;
  LUT3 n230_s1 (
    .F(n230_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n230_s1.INIT=8'h40;
  LUT3 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5) 
);
defparam ff_rdata_en_s4.INIT=8'h70;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n230_4),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_7),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s2.INIT=16'h7077;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n215_4),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n222_4) 
);
defparam n133_s3.INIT=16'h0777;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n230_4) 
);
defparam n132_s2.INIT=16'h0BBB;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(n215_4),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n222_4) 
);
defparam n132_s3.INIT=16'h0777;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n230_4) 
);
defparam n126_s2.INIT=16'h0BBB;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(n215_4),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n222_4) 
);
defparam n126_s3.INIT=16'h0777;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n230_4) 
);
defparam n127_s2.INIT=16'h0BBB;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(n215_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n222_4) 
);
defparam n127_s3.INIT=16'h0777;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n215_4),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n222_4) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n230_4) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n230_4) 
);
defparam n131_s2.INIT=16'h0BBB;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(n215_4),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n222_4) 
);
defparam n131_s3.INIT=16'h0777;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n215_4),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n222_4) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n230_4) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n230_4) 
);
defparam n130_s2.INIT=16'h0BBB;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(n215_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n222_4) 
);
defparam n130_s3.INIT=16'h0777;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[3]),
    .I2(n215_6),
    .I3(w_bus_address[4]) 
);
defparam n215_s2.INIT=16'h1000;
  LUT3 n215_s3 (
    .F(n215_6),
    .I0(w_bus_address[5]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n215_s3.INIT=8'h01;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5),
    .I3(n107_3) 
);
defparam ff_rdata_en_s5.INIT=16'h70FF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n230_3),
    .CLK(w_video_clk),
    .CE(ff_wr_6),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  w_video_clk,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input w_video_clk;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n142_5;
wire n145_5;
wire n146_5;
wire n147_5;
wire n149_5;
wire n151_6;
wire n117_92;
wire n118_90;
wire n119_90;
wire n120_90;
wire n121_90;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_count_13_7;
wire n123_82;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n139_6;
wire n142_6;
wire n142_7;
wire n145_6;
wire n145_7;
wire n146_7;
wire n147_6;
wire n314_4;
wire n117_93;
wire n117_94;
wire n119_91;
wire n120_91;
wire n121_91;
wire n134_88;
wire ff_send_data_23_9;
wire n127_89;
wire n127_90;
wire n129_89;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire n134_90;
wire n122_95;
wire n138_9;
wire n146_9;
wire ff_state_5_10;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT3 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(n138_9) 
);
defparam n138_s2.INIT=8'h2C;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n142_5),
    .I1(ff_count[11]),
    .I2(n139_6),
    .I3(ff_count[12]) 
);
defparam n139_s2.INIT=16'hCF20;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(n138_6),
    .I1(n142_6),
    .I2(n142_7),
    .I3(ff_count[9]) 
);
defparam n142_s2.INIT=16'h0BB0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(n138_6),
    .I2(ff_count[6]),
    .I3(n145_7) 
);
defparam n145_s2.INIT=16'h0DF0;
  LUT4 n146_s2 (
    .F(n146_5),
    .I0(n146_9),
    .I1(n142_6),
    .I2(n146_7),
    .I3(ff_count[5]) 
);
defparam n146_s2.INIT=16'hABBA;
  LUT4 n147_s2 (
    .F(n147_5),
    .I0(n138_6),
    .I1(n142_6),
    .I2(n147_6),
    .I3(ff_count[4]) 
);
defparam n147_s2.INIT=16'h0BB0;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n146_9),
    .I3(ff_count[2]) 
);
defparam n149_s2.INIT=16'h0E01;
  LUT2 n151_s3 (
    .F(n151_6),
    .I0(ff_count[0]),
    .I1(n146_9) 
);
defparam n151_s3.INIT=4'h1;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_93),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT4 n118_s78 (
    .F(n118_90),
    .I0(ff_state[5]),
    .I1(n117_94),
    .I2(n117_93),
    .I3(ff_state[4]) 
);
defparam n118_s78.INIT=16'hCDF0;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n119_91),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0770;
  LUT4 n120_s78 (
    .F(n120_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n120_91),
    .I3(ff_state[2]) 
);
defparam n120_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n121_91),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT4 n134_s80 (
    .F(n134_86),
    .I0(n134_90),
    .I1(n134_88),
    .I2(ff_count[3]),
    .I3(n142_6) 
);
defparam n134_s80.INIT=16'hAA3C;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n142_6),
    .I1(n134_90),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_send_data_23_9),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF10;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n121_91),
    .I3(n142_6) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT3 n123_s76 (
    .F(n123_82),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[0]) 
);
defparam n123_s76.INIT=8'h70;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(ff_count[13]),
    .I1(ff_count[12]),
    .I2(ff_count[11]),
    .I3(n139_6) 
);
defparam n126_s81.INIT=16'h0EF0;
  LUT3 n127_s80 (
    .F(n127_88),
    .I0(n127_89),
    .I1(ff_count[10]),
    .I2(n127_90) 
);
defparam n127_s80.INIT=8'h14;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(ff_count[7]),
    .I1(n129_89),
    .I2(ff_count[8]),
    .I3(n145_6) 
);
defparam n129_s80.INIT=16'hB0B4;
  LUT3 n130_s80 (
    .F(n130_88),
    .I0(n145_6),
    .I1(ff_count[7]),
    .I2(n129_89) 
);
defparam n130_s80.INIT=8'h1C;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT2 n139_s3 (
    .F(n139_6),
    .I0(ff_count[10]),
    .I1(n127_90) 
);
defparam n139_s3.INIT=4'h4;
  LUT2 n142_s3 (
    .F(n142_6),
    .I0(n129_89),
    .I1(n145_6) 
);
defparam n142_s3.INIT=4'h8;
  LUT3 n142_s4 (
    .F(n142_7),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(n129_89) 
);
defparam n142_s4.INIT=8'h10;
  LUT4 n145_s3 (
    .F(n145_6),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(ff_count[9]),
    .I3(n127_89) 
);
defparam n145_s3.INIT=16'h0100;
  LUT3 n145_s4 (
    .F(n145_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n147_6) 
);
defparam n145_s4.INIT=8'h10;
  LUT2 n146_s4 (
    .F(n146_7),
    .I0(ff_count[4]),
    .I1(n147_6) 
);
defparam n146_s4.INIT=4'h4;
  LUT4 n147_s3 (
    .F(n147_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n147_s3.INIT=16'h0001;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT4 n117_s81 (
    .F(n117_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n117_s81.INIT=16'h8000;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT3 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n119_s79.INIT=8'h80;
  LUT2 n120_s79 (
    .F(n120_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n120_s79.INIT=4'h8;
  LUT3 n121_s79 (
    .F(n121_91),
    .I0(n117_94),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n121_s79.INIT=8'h40;
  LUT3 n134_s82 (
    .F(n134_88),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n134_s82.INIT=8'h01;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n145_6),
    .I3(ff_send_data_23_10) 
);
defparam ff_send_data_23_s4.INIT=16'h1000;
  LUT4 n127_s81 (
    .F(n127_89),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n127_s81.INIT=16'h0001;
  LUT4 n127_s82 (
    .F(n127_90),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(ff_count[9]),
    .I3(n129_89) 
);
defparam n127_s82.INIT=16'h0100;
  LUT4 n129_s81 (
    .F(n129_89),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(n147_6) 
);
defparam n129_s81.INIT=16'h0100;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_send_data_23_11),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam ff_send_data_23_s5.INIT=16'hA82A;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s6.INIT=16'h1000;
  LUT4 n134_s83 (
    .F(n134_90),
    .I0(ff_send_data[23]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n134_s83.INIT=16'h1500;
  LUT4 n122_s82 (
    .F(n122_95),
    .I0(ff_state[0]),
    .I1(n117_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n122_s82.INIT=16'h4555;
  LUT4 n138_s5 (
    .F(n138_9),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[10]),
    .I3(n127_90) 
);
defparam n138_s5.INIT=16'h0100;
  LUT4 n146_s5 (
    .F(n146_9),
    .I0(n138_6),
    .I1(n134_90),
    .I2(n129_89),
    .I3(n145_6) 
);
defparam n146_s5.INIT=16'h1000;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n129_89),
    .I3(n145_6) 
);
defparam ff_state_5_s5.INIT=16'hD000;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_95),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_82),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_6),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_color_bus (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  n2386_6,
  n1551_10,
  n1561_6,
  n1582_6,
  n519_4,
  n1018_6,
  pcolorcode_7_10,
  w_vram_addr_set_req,
  ff_local_dot_counter_x_8_7,
  n575_15,
  w_vram_write_req,
  pcolorcode_7_6,
  w_vram_rd_req,
  ff_state_0_14,
  n1786_7,
  w_vdp_mode_is_highres,
  reg_r25_cmd_Z,
  ff_dx_tmp_9_14,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  w_prewindow_y,
  ff_prewindow_x,
  reg_r1_disp_on_Z,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  n251_26,
  n1234_12,
  n1208_4,
  n1211_4,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  reg_r0_disp_mode,
  ff_rdata,
  ff_wait_cnt,
  reg_r1_disp_mode,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_eight_dot_state,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_main_state,
  w_dram_oe_n,
  w_dram_we_n,
  w_vdp_command_drive,
  w_vdpcmd_vram_write_ack,
  n494_25,
  w_vram_data_3_8,
  w_vram_data_4_7,
  w_vram_data_7_6,
  n753_9,
  ff_dram_address_16_12,
  ff_dram_address_16_14,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  n914_15,
  n918_10,
  n915_12,
  w_vdpcmd_vram_rdata,
  ff_dram_address,
  w_dram_address,
  w_dram_wdata,
  w_vram_data_Z
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input n2386_6;
input n1551_10;
input n1561_6;
input n1582_6;
input n519_4;
input n1018_6;
input pcolorcode_7_10;
input w_vram_addr_set_req;
input ff_local_dot_counter_x_8_7;
input n575_15;
input w_vram_write_req;
input pcolorcode_7_6;
input w_vram_rd_req;
input ff_state_0_14;
input n1786_7;
input w_vdp_mode_is_highres;
input reg_r25_cmd_Z;
input ff_dx_tmp_9_14;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input w_prewindow_y;
input ff_prewindow_x;
input reg_r1_disp_on_Z;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input n251_26;
input n1234_12;
input n1208_4;
input n1211_4;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input [3:1] reg_r0_disp_mode;
input [7:0] ff_rdata;
input [15:15] ff_wait_cnt;
input [1:0] reg_r1_disp_mode;
input w_vdpcmd_vram_address_0;
input w_vdpcmd_vram_address_1;
input w_vdpcmd_vram_address_2;
input w_vdpcmd_vram_address_3;
input w_vdpcmd_vram_address_4;
input w_vdpcmd_vram_address_5;
input w_vdpcmd_vram_address_6;
input w_vdpcmd_vram_address_7;
input w_vdpcmd_vram_address_8;
input w_vdpcmd_vram_address_9;
input w_vdpcmd_vram_address_10;
input w_vdpcmd_vram_address_11;
input w_vdpcmd_vram_address_12;
input w_vdpcmd_vram_address_13;
input w_vdpcmd_vram_address_14;
input w_vdpcmd_vram_address_16;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_12;
input ff_preread_address_13;
input ff_preread_address_14;
input ff_preread_address_16;
input w_vram_address_text12_0;
input w_vram_address_text12_1;
input w_vram_address_text12_2;
input w_vram_address_text12_3;
input w_vram_address_text12_4;
input w_vram_address_text12_5;
input w_vram_address_text12_6;
input w_vram_address_text12_7;
input w_vram_address_text12_8;
input w_vram_address_text12_9;
input w_vram_address_text12_10;
input w_vram_address_text12_11;
input w_vram_address_text12_12;
input w_vram_address_text12_13;
input w_vram_address_text12_16;
input [2:0] w_eight_dot_state;
input w_vram_address_graphic123m_0;
input w_vram_address_graphic123m_1;
input w_vram_address_graphic123m_2;
input w_vram_address_graphic123m_3;
input w_vram_address_graphic123m_4;
input w_vram_address_graphic123m_5;
input w_vram_address_graphic123m_6;
input w_vram_address_graphic123m_7;
input w_vram_address_graphic123m_8;
input w_vram_address_graphic123m_9;
input w_vram_address_graphic123m_10;
input w_vram_address_graphic123m_11;
input w_vram_address_graphic123m_12;
input w_vram_address_graphic123m_13;
input w_vram_address_graphic123m_16;
input w_vram_address_graphic4567_0;
input w_vram_address_graphic4567_1;
input w_vram_address_graphic4567_2;
input w_vram_address_graphic4567_3;
input w_vram_address_graphic4567_4;
input w_vram_address_graphic4567_5;
input w_vram_address_graphic4567_6;
input w_vram_address_graphic4567_7;
input w_vram_address_graphic4567_8;
input w_vram_address_graphic4567_9;
input w_vram_address_graphic4567_10;
input w_vram_address_graphic4567_11;
input w_vram_address_graphic4567_12;
input w_vram_address_graphic4567_13;
input w_vram_address_graphic4567_16;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_12;
input ff_y_test_address_13;
input ff_y_test_address_14;
input ff_y_test_address_16;
input [1:0] ff_main_state;
output w_dram_oe_n;
output w_dram_we_n;
output w_vdp_command_drive;
output w_vdpcmd_vram_write_ack;
output n494_25;
output w_vram_data_3_8;
output w_vram_data_4_7;
output w_vram_data_7_6;
output n753_9;
output ff_dram_address_16_12;
output ff_dram_address_16_14;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output n914_15;
output n918_10;
output n915_12;
output [7:0] w_vdpcmd_vram_rdata;
output [16:16] ff_dram_address;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [7:0] w_vram_data_Z;
wire n753_6;
wire n754_4;
wire n755_4;
wire n756_4;
wire n757_4;
wire n758_4;
wire n759_4;
wire n760_4;
wire n761_4;
wire n762_4;
wire n763_4;
wire n764_4;
wire n765_4;
wire n766_4;
wire n781_5;
wire n784_5;
wire n785_5;
wire n786_5;
wire n787_5;
wire n788_5;
wire n789_5;
wire n790_5;
wire n791_5;
wire n792_5;
wire n793_5;
wire n794_5;
wire n795_5;
wire n796_5;
wire n797_5;
wire n798_3;
wire n799_3;
wire n800_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n1413_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_7;
wire n753_7;
wire n754_5;
wire n754_6;
wire n754_7;
wire n755_5;
wire n755_6;
wire n756_5;
wire n756_6;
wire n757_5;
wire n758_5;
wire n758_6;
wire n759_5;
wire n759_6;
wire n760_5;
wire n760_6;
wire n761_5;
wire n761_6;
wire n762_5;
wire n763_5;
wire n763_6;
wire n764_5;
wire n764_6;
wire n765_5;
wire n766_5;
wire n766_6;
wire n781_6;
wire n781_7;
wire n781_8;
wire n784_6;
wire n784_7;
wire n784_8;
wire n785_6;
wire n785_7;
wire n785_8;
wire n786_6;
wire n786_7;
wire n786_8;
wire n787_6;
wire n787_7;
wire n787_8;
wire n788_6;
wire n788_7;
wire n788_8;
wire n789_6;
wire n789_7;
wire n789_8;
wire n790_6;
wire n790_7;
wire n790_8;
wire n791_6;
wire n791_7;
wire n791_8;
wire n792_6;
wire n792_7;
wire n792_8;
wire n793_6;
wire n793_7;
wire n793_8;
wire n794_6;
wire n794_7;
wire n794_8;
wire n795_6;
wire n795_7;
wire n795_8;
wire n796_6;
wire n796_7;
wire n796_8;
wire n797_6;
wire n797_7;
wire n797_8;
wire n798_4;
wire n798_5;
wire n799_4;
wire n799_5;
wire n800_4;
wire n800_5;
wire n815_4;
wire n1413_4;
wire n1413_5;
wire n1473_4;
wire ff_vram_access_address_16_7;
wire ff_dram_address_16_8;
wire ff_dram_address_16_9;
wire ff_dram_address_16_10;
wire n272_6;
wire n753_10;
wire n753_12;
wire n753_13;
wire n754_8;
wire n754_9;
wire n754_10;
wire n756_7;
wire n756_8;
wire n756_9;
wire n757_7;
wire n757_8;
wire n758_7;
wire n758_8;
wire n760_7;
wire n760_8;
wire n760_9;
wire n762_7;
wire n762_8;
wire n764_7;
wire n764_8;
wire n765_6;
wire n765_7;
wire n781_9;
wire n781_10;
wire n781_11;
wire n781_12;
wire n784_10;
wire n784_11;
wire n785_9;
wire n785_10;
wire n786_9;
wire n786_10;
wire n787_9;
wire n787_10;
wire n787_11;
wire n788_9;
wire n788_10;
wire n789_9;
wire n789_10;
wire n790_9;
wire n790_10;
wire n791_9;
wire n791_10;
wire n792_9;
wire n792_10;
wire n793_9;
wire n793_10;
wire n794_9;
wire n794_10;
wire n794_11;
wire n795_9;
wire n795_10;
wire n796_9;
wire n796_10;
wire n796_11;
wire n797_9;
wire n797_10;
wire n798_6;
wire n798_7;
wire n799_7;
wire n1413_6;
wire n1413_7;
wire ff_dram_address_16_11;
wire ff_dram_address_16_13;
wire ff_dram_address_16_15;
wire n272_8;
wire n272_9;
wire n272_10;
wire n753_14;
wire n753_15;
wire n753_16;
wire n781_13;
wire n781_15;
wire n784_12;
wire n784_14;
wire n785_11;
wire n785_13;
wire n786_11;
wire n786_13;
wire n787_12;
wire n787_14;
wire n788_11;
wire n788_13;
wire n789_11;
wire n789_13;
wire n790_11;
wire n790_13;
wire n791_11;
wire n791_13;
wire n792_11;
wire n792_13;
wire n793_11;
wire n793_13;
wire n794_12;
wire n794_14;
wire n795_11;
wire n795_13;
wire n796_12;
wire n796_13;
wire n797_11;
wire n797_13;
wire n798_8;
wire n784_15;
wire n785_14;
wire n786_14;
wire n787_15;
wire n788_14;
wire n789_14;
wire n790_14;
wire n791_14;
wire n792_14;
wire n793_14;
wire n794_15;
wire n795_14;
wire n763_9;
wire n272_12;
wire n753_18;
wire n762_10;
wire n757_10;
wire n784_17;
wire n758_11;
wire n753_20;
wire n799_9;
wire n272_14;
wire n272_16;
wire n823_8;
wire n824_9;
wire n1411_5;
wire n781_18;
wire n797_15;
wire n795_16;
wire n794_17;
wire n793_16;
wire n792_16;
wire n791_16;
wire n790_16;
wire n789_16;
wire n788_16;
wire n787_17;
wire n786_16;
wire n785_16;
wire n784_19;
wire n781_20;
wire n918_7;
wire n1160_8;
wire n1372_7;
wire n914_12;
wire n915_11;
wire n272_18;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire w_vram_addr_set_ack;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT4 n753_s3 (
    .F(n753_6),
    .I0(n753_7),
    .I1(n753_18),
    .I2(ff_vram_access_address[13]),
    .I3(n753_9) 
);
defparam n753_s3.INIT=16'h3C55;
  LUT4 n754_s1 (
    .F(n754_4),
    .I0(n754_5),
    .I1(w_vram_address_cpu[12]),
    .I2(n754_6),
    .I3(n754_7) 
);
defparam n754_s1.INIT=16'hFFF4;
  LUT4 n755_s1 (
    .F(n755_4),
    .I0(n755_5),
    .I1(n755_6),
    .I2(ff_vram_access_address[11]),
    .I3(n753_9) 
);
defparam n755_s1.INIT=16'h3C55;
  LUT4 n756_s1 (
    .F(n756_4),
    .I0(n756_5),
    .I1(ff_vram_access_address[10]),
    .I2(n756_6),
    .I3(n753_9) 
);
defparam n756_s1.INIT=16'h7D55;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(n757_5),
    .I1(n757_10),
    .I2(ff_vram_access_address[9]),
    .I3(n753_9) 
);
defparam n757_s1.INIT=16'h3C55;
  LUT4 n758_s1 (
    .F(n758_4),
    .I0(w_vram_address_cpu[8]),
    .I1(n758_5),
    .I2(n758_6),
    .I3(n754_5) 
);
defparam n758_s1.INIT=16'hFCFA;
  LUT4 n759_s1 (
    .F(n759_4),
    .I0(n759_5),
    .I1(n759_6),
    .I2(ff_vram_access_address[7]),
    .I3(n753_9) 
);
defparam n759_s1.INIT=16'h3C55;
  LUT4 n760_s1 (
    .F(n760_4),
    .I0(n754_5),
    .I1(w_vram_address_cpu[6]),
    .I2(n760_5),
    .I3(n760_6) 
);
defparam n760_s1.INIT=16'hFFF4;
  LUT4 n761_s1 (
    .F(n761_4),
    .I0(n761_5),
    .I1(n761_6),
    .I2(ff_vram_access_address[5]),
    .I3(n753_9) 
);
defparam n761_s1.INIT=16'h3C55;
  LUT4 n762_s1 (
    .F(n762_4),
    .I0(n762_5),
    .I1(ff_vram_access_address[4]),
    .I2(n762_10),
    .I3(n753_9) 
);
defparam n762_s1.INIT=16'h3C55;
  LUT4 n763_s1 (
    .F(n763_4),
    .I0(n763_5),
    .I1(ff_vram_access_address[3]),
    .I2(n763_6),
    .I3(n753_9) 
);
defparam n763_s1.INIT=16'h7D55;
  LUT4 n764_s1 (
    .F(n764_4),
    .I0(n764_5),
    .I1(n764_6),
    .I2(ff_vram_access_address[2]),
    .I3(n753_9) 
);
defparam n764_s1.INIT=16'h3C55;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(n765_5),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n753_9) 
);
defparam n765_s1.INIT=16'h3CAA;
  LUT4 n766_s1 (
    .F(n766_4),
    .I0(n753_9),
    .I1(n766_5),
    .I2(n766_6),
    .I3(w_vram_address_cpu[0]) 
);
defparam n766_s1.INIT=16'hF10E;
  LUT4 n781_s2 (
    .F(n781_5),
    .I0(n781_6),
    .I1(n781_7),
    .I2(n781_8),
    .I3(n753_9) 
);
defparam n781_s2.INIT=16'h0FEE;
  LUT4 n784_s2 (
    .F(n784_5),
    .I0(n753_9),
    .I1(n784_6),
    .I2(n784_7),
    .I3(n784_8) 
);
defparam n784_s2.INIT=16'h000D;
  LUT4 n785_s2 (
    .F(n785_5),
    .I0(n753_9),
    .I1(n785_6),
    .I2(n785_7),
    .I3(n785_8) 
);
defparam n785_s2.INIT=16'hFFF2;
  LUT4 n786_s2 (
    .F(n786_5),
    .I0(n753_9),
    .I1(n786_6),
    .I2(n786_7),
    .I3(n786_8) 
);
defparam n786_s2.INIT=16'hFFF2;
  LUT4 n787_s2 (
    .F(n787_5),
    .I0(n753_9),
    .I1(n787_6),
    .I2(n787_7),
    .I3(n787_8) 
);
defparam n787_s2.INIT=16'hFFF2;
  LUT4 n788_s2 (
    .F(n788_5),
    .I0(n753_9),
    .I1(n788_6),
    .I2(n788_7),
    .I3(n788_8) 
);
defparam n788_s2.INIT=16'hFFF2;
  LUT4 n789_s2 (
    .F(n789_5),
    .I0(n753_9),
    .I1(n789_6),
    .I2(n789_7),
    .I3(n789_8) 
);
defparam n789_s2.INIT=16'hFFF2;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(n753_9),
    .I1(n790_6),
    .I2(n790_7),
    .I3(n790_8) 
);
defparam n790_s2.INIT=16'hFFF2;
  LUT4 n791_s2 (
    .F(n791_5),
    .I0(n753_9),
    .I1(n791_6),
    .I2(n791_7),
    .I3(n791_8) 
);
defparam n791_s2.INIT=16'hFFF2;
  LUT4 n792_s2 (
    .F(n792_5),
    .I0(n753_9),
    .I1(n792_6),
    .I2(n792_7),
    .I3(n792_8) 
);
defparam n792_s2.INIT=16'hFFF2;
  LUT4 n793_s2 (
    .F(n793_5),
    .I0(n753_9),
    .I1(n793_6),
    .I2(n793_7),
    .I3(n793_8) 
);
defparam n793_s2.INIT=16'hFFF2;
  LUT4 n794_s2 (
    .F(n794_5),
    .I0(n753_9),
    .I1(n794_6),
    .I2(n794_7),
    .I3(n794_8) 
);
defparam n794_s2.INIT=16'hFFF2;
  LUT4 n795_s2 (
    .F(n795_5),
    .I0(n753_9),
    .I1(n795_6),
    .I2(n795_7),
    .I3(n795_8) 
);
defparam n795_s2.INIT=16'hFFF2;
  LUT4 n796_s2 (
    .F(n796_5),
    .I0(n796_6),
    .I1(n754_5),
    .I2(n796_7),
    .I3(n796_8) 
);
defparam n796_s2.INIT=16'hFFF2;
  LUT4 n797_s2 (
    .F(n797_5),
    .I0(n753_9),
    .I1(n797_6),
    .I2(n797_7),
    .I3(n797_8) 
);
defparam n797_s2.INIT=16'hFFF8;
  LUT4 n798_s0 (
    .F(n798_3),
    .I0(n753_9),
    .I1(n798_4),
    .I2(ff_vram_access_address[16]),
    .I3(n798_5) 
);
defparam n798_s0.INIT=16'h7D00;
  LUT4 n799_s0 (
    .F(n799_3),
    .I0(n799_4),
    .I1(n799_5),
    .I2(n799_9),
    .I3(n766_5) 
);
defparam n799_s0.INIT=16'hD755;
  LUT4 n800_s0 (
    .F(n800_3),
    .I0(n754_5),
    .I1(w_vram_address_cpu[14]),
    .I2(n800_4),
    .I3(n800_5) 
);
defparam n800_s0.INIT=16'hFFF4;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n753_9) 
);
defparam n815_s0.INIT=16'hF888;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n753_9) 
);
defparam n816_s0.INIT=16'hF888;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n753_9) 
);
defparam n817_s0.INIT=16'hF888;
  LUT4 n818_s0 (
    .F(n818_3),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n753_9) 
);
defparam n818_s0.INIT=16'hF888;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n753_9) 
);
defparam n819_s0.INIT=16'hF888;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n753_9) 
);
defparam n820_s0.INIT=16'hF888;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n753_9) 
);
defparam n821_s0.INIT=16'hF888;
  LUT4 n822_s0 (
    .F(n822_3),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n753_9) 
);
defparam n822_s0.INIT=16'hF888;
  LUT4 n1413_s0 (
    .F(n1413_3),
    .I0(n1413_4),
    .I1(n272_14),
    .I2(w_vdp_enable),
    .I3(n1413_5) 
);
defparam n1413_s0.INIT=16'h4000;
  LUT2 n494_s21 (
    .F(n494_25),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n494_s21.INIT=4'hB;
  LUT2 w_vram_data_3_s5 (
    .F(w_vram_data_3_8),
    .I0(ff_dram_address[16]),
    .I1(n1551_10) 
);
defparam w_vram_data_3_s5.INIT=4'h8;
  LUT2 w_vram_data_4_s4 (
    .F(w_vram_data_4_7),
    .I0(ff_dram_address[16]),
    .I1(n1561_6) 
);
defparam w_vram_data_4_s4.INIT=4'h8;
  LUT2 w_vram_data_7_s3 (
    .F(w_vram_data_7_6),
    .I0(ff_dram_address[16]),
    .I1(n1582_6) 
);
defparam w_vram_data_7_s3.INIT=4'h8;
  LUT4 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=16'hEF00;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n1473_4),
    .I1(n519_4),
    .I2(w_vdp_enable),
    .I3(n754_5) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF444;
  LUT4 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_7),
    .I0(ff_dram_address_16_8),
    .I1(ff_dram_address_16_9),
    .I2(ff_dram_address_16_10),
    .I3(n1018_6) 
);
defparam ff_dram_address_16_s3.INIT=16'h1F00;
  LUT2 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[0]) 
);
defparam w_vram_data_Z_0_s.INIT=4'h4;
  LUT2 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[1]) 
);
defparam w_vram_data_Z_1_s.INIT=4'h4;
  LUT2 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[2]) 
);
defparam w_vram_data_Z_2_s.INIT=4'h4;
  LUT2 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[3]) 
);
defparam w_vram_data_Z_3_s.INIT=4'h4;
  LUT2 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[4]) 
);
defparam w_vram_data_Z_4_s.INIT=4'h4;
  LUT2 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[5]) 
);
defparam w_vram_data_Z_5_s.INIT=4'h4;
  LUT2 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[6]) 
);
defparam w_vram_data_Z_6_s.INIT=4'h4;
  LUT2 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[7]) 
);
defparam w_vram_data_Z_7_s.INIT=4'h4;
  LUT4 n753_s4 (
    .F(n753_7),
    .I0(w_vram_address_cpu[13]),
    .I1(n753_10),
    .I2(n753_20),
    .I3(n766_5) 
);
defparam n753_s4.INIT=16'h3C55;
  LUT4 n753_s6 (
    .F(n753_9),
    .I0(n494_25),
    .I1(n272_6),
    .I2(ff_dram_address_16_8),
    .I3(n753_13) 
);
defparam n753_s6.INIT=16'h0001;
  LUT4 n754_s2 (
    .F(n754_5),
    .I0(n494_25),
    .I1(n272_6),
    .I2(ff_dram_address_16_8),
    .I3(n272_12) 
);
defparam n754_s2.INIT=16'h0001;
  LUT4 n754_s3 (
    .F(n754_6),
    .I0(n754_8),
    .I1(n754_9),
    .I2(n754_10),
    .I3(n766_5) 
);
defparam n754_s3.INIT=16'h4B00;
  LUT4 n754_s4 (
    .F(n754_7),
    .I0(n756_6),
    .I1(n753_12),
    .I2(ff_vram_access_address[12]),
    .I3(n753_9) 
);
defparam n754_s4.INIT=16'h7800;
  LUT4 n755_s2 (
    .F(n755_5),
    .I0(w_vram_address_cpu[11]),
    .I1(n754_8),
    .I2(n754_9),
    .I3(n766_5) 
);
defparam n755_s2.INIT=16'h3C55;
  LUT2 n755_s3 (
    .F(n755_6),
    .I0(ff_vram_access_address[10]),
    .I1(n756_6) 
);
defparam n755_s3.INIT=4'h8;
  LUT4 n756_s2 (
    .F(n756_5),
    .I0(n766_5),
    .I1(n756_7),
    .I2(n754_5),
    .I3(w_vram_address_cpu[10]) 
);
defparam n756_s2.INIT=16'hD0DD;
  LUT4 n756_s3 (
    .F(n756_6),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(n756_8),
    .I3(n756_9) 
);
defparam n756_s3.INIT=16'h8000;
  LUT4 n757_s2 (
    .F(n757_5),
    .I0(w_vram_address_cpu[9]),
    .I1(n757_7),
    .I2(n757_8),
    .I3(n766_5) 
);
defparam n757_s2.INIT=16'h3C55;
  LUT4 n758_s2 (
    .F(n758_5),
    .I0(n758_7),
    .I1(n758_8),
    .I2(n758_11),
    .I3(n1413_4) 
);
defparam n758_s2.INIT=16'h4B00;
  LUT4 n758_s3 (
    .F(n758_6),
    .I0(n756_8),
    .I1(n756_9),
    .I2(ff_vram_access_address[8]),
    .I3(n753_9) 
);
defparam n758_s3.INIT=16'h7800;
  LUT4 n759_s2 (
    .F(n759_5),
    .I0(w_vram_address_cpu[7]),
    .I1(n758_7),
    .I2(n758_8),
    .I3(n766_5) 
);
defparam n759_s2.INIT=16'h3C55;
  LUT2 n759_s3 (
    .F(n759_6),
    .I0(ff_vram_access_address[6]),
    .I1(n756_8) 
);
defparam n759_s3.INIT=4'h8;
  LUT3 n760_s2 (
    .F(n760_5),
    .I0(ff_vram_access_address[6]),
    .I1(n756_8),
    .I2(n753_9) 
);
defparam n760_s2.INIT=8'h60;
  LUT4 n760_s3 (
    .F(n760_6),
    .I0(n760_7),
    .I1(n760_8),
    .I2(n760_9),
    .I3(n766_5) 
);
defparam n760_s3.INIT=16'h4B00;
  LUT4 n761_s2 (
    .F(n761_5),
    .I0(w_vram_address_cpu[5]),
    .I1(n760_7),
    .I2(n760_8),
    .I3(n766_5) 
);
defparam n761_s2.INIT=16'h3C55;
  LUT2 n761_s3 (
    .F(n761_6),
    .I0(ff_vram_access_address[4]),
    .I1(n762_10) 
);
defparam n761_s3.INIT=4'h8;
  LUT4 n762_s2 (
    .F(n762_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n762_7),
    .I2(n762_8),
    .I3(n766_5) 
);
defparam n762_s2.INIT=16'h3C55;
  LUT4 n763_s2 (
    .F(n763_5),
    .I0(n763_9),
    .I1(n1413_4),
    .I2(w_vram_address_cpu[3]),
    .I3(n754_5) 
);
defparam n763_s2.INIT=16'hBB0F;
  LUT3 n763_s3 (
    .F(n763_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]) 
);
defparam n763_s3.INIT=8'h80;
  LUT4 n764_s2 (
    .F(n764_5),
    .I0(w_vram_address_cpu[2]),
    .I1(n764_7),
    .I2(n764_8),
    .I3(n766_5) 
);
defparam n764_s2.INIT=16'h3C55;
  LUT2 n764_s3 (
    .F(n764_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]) 
);
defparam n764_s3.INIT=4'h8;
  LUT4 n765_s2 (
    .F(n765_5),
    .I0(w_vram_address_cpu[1]),
    .I1(n765_6),
    .I2(n765_7),
    .I3(n766_5) 
);
defparam n765_s2.INIT=16'h3CAA;
  LUT2 n766_s2 (
    .F(n766_5),
    .I0(n1413_4),
    .I1(n754_5) 
);
defparam n766_s2.INIT=4'h8;
  LUT4 n766_s3 (
    .F(n766_6),
    .I0(n753_9),
    .I1(n1473_4),
    .I2(ff_vram_access_address[0]),
    .I3(w_vram_address_cpu[0]) 
);
defparam n766_s3.INIT=16'h0EE0;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(n781_9),
    .I1(n781_10),
    .I2(n766_5),
    .I3(n781_11) 
);
defparam n781_s3.INIT=16'h0C0A;
  LUT4 n781_s4 (
    .F(n781_7),
    .I0(n765_6),
    .I1(pcolorcode_7_10),
    .I2(n766_5),
    .I3(n781_12) 
);
defparam n781_s4.INIT=16'h4070;
  LUT3 n781_s5 (
    .F(n781_8),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[16]),
    .I2(pcolorcode_7_10) 
);
defparam n781_s5.INIT=8'h53;
  LUT3 n784_s3 (
    .F(n784_6),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[13]),
    .I2(pcolorcode_7_10) 
);
defparam n784_s3.INIT=8'hAC;
  LUT4 n784_s4 (
    .F(n784_7),
    .I0(n784_17),
    .I1(n753_20),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n784_s4.INIT=16'hAC00;
  LUT4 n784_s5 (
    .F(n784_8),
    .I0(n784_10),
    .I1(n784_11),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n784_s5.INIT=16'h0C05;
  LUT3 n785_s3 (
    .F(n785_6),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[13]),
    .I2(pcolorcode_7_10) 
);
defparam n785_s3.INIT=8'h35;
  LUT4 n785_s4 (
    .F(n785_7),
    .I0(n753_20),
    .I1(n754_10),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n785_s4.INIT=16'h5300;
  LUT4 n785_s5 (
    .F(n785_8),
    .I0(n785_9),
    .I1(n785_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n785_s5.INIT=16'h030A;
  LUT3 n786_s3 (
    .F(n786_6),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[12]),
    .I2(pcolorcode_7_10) 
);
defparam n786_s3.INIT=8'h35;
  LUT4 n786_s4 (
    .F(n786_7),
    .I0(n786_9),
    .I1(n786_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n786_s4.INIT=16'h030A;
  LUT4 n786_s5 (
    .F(n786_8),
    .I0(n754_8),
    .I1(n754_10),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n786_s5.INIT=16'h3500;
  LUT3 n787_s3 (
    .F(n787_6),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[11]),
    .I2(pcolorcode_7_10) 
);
defparam n787_s3.INIT=8'h35;
  LUT4 n787_s4 (
    .F(n787_7),
    .I0(n787_9),
    .I1(n787_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n787_s4.INIT=16'h030A;
  LUT4 n787_s5 (
    .F(n787_8),
    .I0(n754_8),
    .I1(n787_11),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n787_s5.INIT=16'h5300;
  LUT3 n788_s3 (
    .F(n788_6),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[10]),
    .I2(pcolorcode_7_10) 
);
defparam n788_s3.INIT=8'h35;
  LUT4 n788_s4 (
    .F(n788_7),
    .I0(n788_9),
    .I1(n788_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n788_s4.INIT=16'h030A;
  LUT4 n788_s5 (
    .F(n788_8),
    .I0(n787_11),
    .I1(n757_8),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n788_s5.INIT=16'h5300;
  LUT3 n789_s3 (
    .F(n789_6),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[9]),
    .I2(pcolorcode_7_10) 
);
defparam n789_s3.INIT=8'h35;
  LUT4 n789_s4 (
    .F(n789_7),
    .I0(n789_9),
    .I1(n789_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n789_s4.INIT=16'h030A;
  LUT4 n789_s5 (
    .F(n789_8),
    .I0(n758_11),
    .I1(n757_8),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n789_s5.INIT=16'h3500;
  LUT3 n790_s3 (
    .F(n790_6),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[8]),
    .I2(pcolorcode_7_10) 
);
defparam n790_s3.INIT=8'h35;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(n790_9),
    .I1(n790_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n790_s4.INIT=16'h030A;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(n758_11),
    .I1(n758_7),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n790_s5.INIT=16'h5300;
  LUT3 n791_s3 (
    .F(n791_6),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[7]),
    .I2(pcolorcode_7_10) 
);
defparam n791_s3.INIT=8'h35;
  LUT4 n791_s4 (
    .F(n791_7),
    .I0(n791_9),
    .I1(n791_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n791_s4.INIT=16'h030A;
  LUT4 n791_s5 (
    .F(n791_8),
    .I0(n760_9),
    .I1(n758_7),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n791_s5.INIT=16'h3500;
  LUT3 n792_s3 (
    .F(n792_6),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[6]),
    .I2(pcolorcode_7_10) 
);
defparam n792_s3.INIT=8'h35;
  LUT4 n792_s4 (
    .F(n792_7),
    .I0(n792_9),
    .I1(n792_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n792_s4.INIT=16'h030A;
  LUT4 n792_s5 (
    .F(n792_8),
    .I0(n760_9),
    .I1(n760_7),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n792_s5.INIT=16'h5300;
  LUT3 n793_s3 (
    .F(n793_6),
    .I0(ff_vram_access_address[4]),
    .I1(ff_vram_access_address[5]),
    .I2(pcolorcode_7_10) 
);
defparam n793_s3.INIT=8'h35;
  LUT4 n793_s4 (
    .F(n793_7),
    .I0(n793_9),
    .I1(n793_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n793_s4.INIT=16'h030A;
  LUT4 n793_s5 (
    .F(n793_8),
    .I0(n762_8),
    .I1(n760_7),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n793_s5.INIT=16'h3500;
  LUT3 n794_s3 (
    .F(n794_6),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[4]),
    .I2(pcolorcode_7_10) 
);
defparam n794_s3.INIT=8'h35;
  LUT4 n794_s4 (
    .F(n794_7),
    .I0(n794_9),
    .I1(n794_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n794_s4.INIT=16'h030A;
  LUT4 n794_s5 (
    .F(n794_8),
    .I0(n762_8),
    .I1(n794_11),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n794_s5.INIT=16'h5300;
  LUT3 n795_s3 (
    .F(n795_6),
    .I0(ff_vram_access_address[2]),
    .I1(ff_vram_access_address[3]),
    .I2(pcolorcode_7_10) 
);
defparam n795_s3.INIT=8'h35;
  LUT4 n795_s4 (
    .F(n795_7),
    .I0(n764_7),
    .I1(n794_11),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n795_s4.INIT=16'h3500;
  LUT4 n795_s5 (
    .F(n795_8),
    .I0(n795_9),
    .I1(n795_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n795_s5.INIT=16'h030A;
  LUT4 n796_s3 (
    .F(n796_6),
    .I0(n796_9),
    .I1(n796_10),
    .I2(n796_11),
    .I3(n781_11) 
);
defparam n796_s3.INIT=16'h0FEE;
  LUT4 n796_s4 (
    .F(n796_7),
    .I0(n764_7),
    .I1(n765_7),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n796_s4.INIT=16'h5300;
  LUT4 n796_s5 (
    .F(n796_8),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[2]),
    .I2(pcolorcode_7_10),
    .I3(n753_9) 
);
defparam n796_s5.INIT=16'hCA00;
  LUT3 n797_s3 (
    .F(n797_6),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[0]),
    .I2(pcolorcode_7_10) 
);
defparam n797_s3.INIT=8'hAC;
  LUT4 n797_s4 (
    .F(n797_7),
    .I0(n765_7),
    .I1(n765_6),
    .I2(pcolorcode_7_10),
    .I3(n766_5) 
);
defparam n797_s4.INIT=16'h5300;
  LUT4 n797_s5 (
    .F(n797_8),
    .I0(n797_9),
    .I1(n797_10),
    .I2(n754_5),
    .I3(n781_11) 
);
defparam n797_s5.INIT=16'h0C0A;
  LUT3 n798_s1 (
    .F(n798_4),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[15]),
    .I2(n798_6) 
);
defparam n798_s1.INIT=8'h80;
  LUT4 n798_s2 (
    .F(n798_5),
    .I0(n798_7),
    .I1(n754_5),
    .I2(n1413_4),
    .I3(n781_12) 
);
defparam n798_s2.INIT=16'hBF4C;
  LUT4 n799_s1 (
    .F(n799_4),
    .I0(n754_5),
    .I1(w_vram_address_cpu[15]),
    .I2(n799_7),
    .I3(n753_9) 
);
defparam n799_s1.INIT=16'hB0BB;
  LUT3 n799_s2 (
    .F(n799_5),
    .I0(n753_20),
    .I1(n784_17),
    .I2(n753_10) 
);
defparam n799_s2.INIT=8'h10;
  LUT3 n800_s1 (
    .F(n800_4),
    .I0(ff_vram_access_address[14]),
    .I1(n798_6),
    .I2(n753_9) 
);
defparam n800_s1.INIT=8'h60;
  LUT4 n800_s2 (
    .F(n800_5),
    .I0(n753_10),
    .I1(n753_20),
    .I2(n784_17),
    .I3(n766_5) 
);
defparam n800_s2.INIT=16'h2D00;
  LUT3 n815_s1 (
    .F(n815_4),
    .I0(n1413_5),
    .I1(n1413_4),
    .I2(n272_14) 
);
defparam n815_s1.INIT=8'h40;
  LUT4 n1413_s1 (
    .F(n1413_4),
    .I0(n1413_6),
    .I1(n1413_7),
    .I2(n753_13),
    .I3(n272_6) 
);
defparam n1413_s1.INIT=16'h00D0;
  LUT3 n1413_s2 (
    .F(n1413_5),
    .I0(ff_wait_cnt[15]),
    .I1(n272_6),
    .I2(n1413_7) 
);
defparam n1413_s2.INIT=8'h13;
  LUT2 n1473_s1 (
    .F(n1473_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1473_s1.INIT=4'h9;
  LUT3 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n754_5) 
);
defparam ff_vram_access_address_16_s3.INIT=8'h70;
  LUT4 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_8),
    .I0(ff_dram_address_16_11),
    .I1(ff_dram_address_16_12),
    .I2(ff_local_dot_counter_x_8_7),
    .I3(ff_dram_address_16_13) 
);
defparam ff_dram_address_16_s4.INIT=16'h8F00;
  LUT3 ff_dram_address_16_s5 (
    .F(ff_dram_address_16_9),
    .I0(n272_12),
    .I1(n1413_4),
    .I2(n1413_5) 
);
defparam ff_dram_address_16_s5.INIT=8'h80;
  LUT4 ff_dram_address_16_s6 (
    .F(ff_dram_address_16_10),
    .I0(ff_dram_address_16_14),
    .I1(ff_dram_address_16_15),
    .I2(pcolorcode_7_10),
    .I3(n575_15) 
);
defparam ff_dram_address_16_s6.INIT=16'h0001;
  LUT4 n272_s3 (
    .F(n272_6),
    .I0(n272_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(n272_9),
    .I3(n272_10) 
);
defparam n272_s3.INIT=16'h7000;
  LUT4 n753_s7 (
    .F(n753_10),
    .I0(n753_14),
    .I1(n753_15),
    .I2(n762_7),
    .I3(n753_16) 
);
defparam n753_s7.INIT=16'h8000;
  LUT2 n753_s9 (
    .F(n753_12),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]) 
);
defparam n753_s9.INIT=4'h8;
  LUT2 n753_s10 (
    .F(n753_13),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n753_s10.INIT=4'h9;
  LUT4 n754_s5 (
    .F(n754_8),
    .I0(ff_vram_access_address[11]),
    .I1(w_vram_address_cpu[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n754_s5.INIT=16'h5335;
  LUT4 n754_s6 (
    .F(n754_9),
    .I0(n757_8),
    .I1(n787_11),
    .I2(n753_15),
    .I3(n758_8) 
);
defparam n754_s6.INIT=16'h1000;
  LUT4 n754_s7 (
    .F(n754_10),
    .I0(ff_vram_access_address[12]),
    .I1(w_vram_address_cpu[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n754_s7.INIT=16'h5335;
  LUT4 n756_s4 (
    .F(n756_7),
    .I0(n757_8),
    .I1(n753_15),
    .I2(n758_8),
    .I3(n787_11) 
);
defparam n756_s4.INIT=16'hBF40;
  LUT4 n756_s5 (
    .F(n756_8),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(ff_vram_access_address[3]),
    .I3(n763_6) 
);
defparam n756_s5.INIT=16'h8000;
  LUT2 n756_s6 (
    .F(n756_9),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]) 
);
defparam n756_s6.INIT=4'h8;
  LUT2 n757_s4 (
    .F(n757_7),
    .I0(n753_15),
    .I1(n758_8) 
);
defparam n757_s4.INIT=4'h8;
  LUT4 n757_s5 (
    .F(n757_8),
    .I0(ff_vram_access_address[9]),
    .I1(w_vram_address_cpu[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n757_s5.INIT=16'h5335;
  LUT4 n758_s4 (
    .F(n758_7),
    .I0(ff_vram_access_address[7]),
    .I1(w_vram_address_cpu[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s4.INIT=16'h5335;
  LUT4 n758_s5 (
    .F(n758_8),
    .I0(n762_7),
    .I1(n760_7),
    .I2(n760_9),
    .I3(n762_8) 
);
defparam n758_s5.INIT=16'h0002;
  LUT4 n760_s4 (
    .F(n760_7),
    .I0(ff_vram_access_address[5]),
    .I1(w_vram_address_cpu[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n760_s4.INIT=16'h5335;
  LUT2 n760_s5 (
    .F(n760_8),
    .I0(n762_7),
    .I1(n762_8) 
);
defparam n760_s5.INIT=4'h2;
  LUT4 n760_s6 (
    .F(n760_9),
    .I0(ff_vram_access_address[6]),
    .I1(w_vram_address_cpu[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n760_s6.INIT=16'h5335;
  LUT4 n762_s4 (
    .F(n762_7),
    .I0(n794_11),
    .I1(n765_6),
    .I2(n765_7),
    .I3(n764_7) 
);
defparam n762_s4.INIT=16'h0001;
  LUT4 n762_s5 (
    .F(n762_8),
    .I0(ff_vram_access_address[4]),
    .I1(w_vram_address_cpu[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n762_s5.INIT=16'h5335;
  LUT4 n764_s4 (
    .F(n764_7),
    .I0(ff_vram_access_address[2]),
    .I1(w_vram_address_cpu[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n764_s4.INIT=16'h5335;
  LUT2 n764_s5 (
    .F(n764_8),
    .I0(n765_6),
    .I1(n765_7) 
);
defparam n764_s5.INIT=4'h1;
  LUT4 n765_s3 (
    .F(n765_6),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n765_s3.INIT=16'h5335;
  LUT4 n765_s4 (
    .F(n765_7),
    .I0(ff_vram_access_address[1]),
    .I1(w_vram_address_cpu[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n765_s4.INIT=16'h5335;
  LUT4 n781_s6 (
    .F(n781_9),
    .I0(n781_13),
    .I1(n781_20),
    .I2(n781_15),
    .I3(n272_16) 
);
defparam n781_s6.INIT=16'h0FEE;
  LUT3 n781_s7 (
    .F(n781_10),
    .I0(w_vdpcmd_vram_address_0),
    .I1(w_vdpcmd_vram_address_16),
    .I2(pcolorcode_7_10) 
);
defparam n781_s7.INIT=8'hAC;
  LUT4 n781_s8 (
    .F(n781_11),
    .I0(n494_25),
    .I1(ff_dram_address_16_8),
    .I2(n1413_4),
    .I3(n1413_5) 
);
defparam n781_s8.INIT=16'h0110;
  LUT4 n781_s9 (
    .F(n781_12),
    .I0(ff_vram_access_address[16]),
    .I1(w_vram_address_cpu[16]),
    .I2(n1473_4),
    .I3(n754_5) 
);
defparam n781_s9.INIT=16'h53CC;
  LUT4 n784_s7 (
    .F(n784_10),
    .I0(n784_12),
    .I1(n784_19),
    .I2(n784_14),
    .I3(n272_16) 
);
defparam n784_s7.INIT=16'hF0EE;
  LUT3 n784_s8 (
    .F(n784_11),
    .I0(w_vdpcmd_vram_address_14),
    .I1(w_vdpcmd_vram_address_13),
    .I2(pcolorcode_7_10) 
);
defparam n784_s8.INIT=8'h53;
  LUT4 n785_s6 (
    .F(n785_9),
    .I0(n785_11),
    .I1(n785_16),
    .I2(n785_13),
    .I3(n272_16) 
);
defparam n785_s6.INIT=16'h0FEE;
  LUT3 n785_s7 (
    .F(n785_10),
    .I0(w_vdpcmd_vram_address_12),
    .I1(w_vdpcmd_vram_address_13),
    .I2(pcolorcode_7_10) 
);
defparam n785_s7.INIT=8'h35;
  LUT4 n786_s6 (
    .F(n786_9),
    .I0(n786_11),
    .I1(n786_16),
    .I2(n786_13),
    .I3(n272_16) 
);
defparam n786_s6.INIT=16'h0FEE;
  LUT3 n786_s7 (
    .F(n786_10),
    .I0(w_vdpcmd_vram_address_11),
    .I1(w_vdpcmd_vram_address_12),
    .I2(pcolorcode_7_10) 
);
defparam n786_s7.INIT=8'h35;
  LUT4 n787_s6 (
    .F(n787_9),
    .I0(n787_12),
    .I1(n787_17),
    .I2(n787_14),
    .I3(n272_16) 
);
defparam n787_s6.INIT=16'h0FEE;
  LUT3 n787_s7 (
    .F(n787_10),
    .I0(w_vdpcmd_vram_address_10),
    .I1(w_vdpcmd_vram_address_11),
    .I2(pcolorcode_7_10) 
);
defparam n787_s7.INIT=8'h35;
  LUT4 n787_s8 (
    .F(n787_11),
    .I0(ff_vram_access_address[10]),
    .I1(w_vram_address_cpu[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n787_s8.INIT=16'h5335;
  LUT4 n788_s6 (
    .F(n788_9),
    .I0(n788_11),
    .I1(n788_16),
    .I2(n788_13),
    .I3(n272_16) 
);
defparam n788_s6.INIT=16'h0FEE;
  LUT3 n788_s7 (
    .F(n788_10),
    .I0(w_vdpcmd_vram_address_9),
    .I1(w_vdpcmd_vram_address_10),
    .I2(pcolorcode_7_10) 
);
defparam n788_s7.INIT=8'h35;
  LUT4 n789_s6 (
    .F(n789_9),
    .I0(n789_11),
    .I1(n789_16),
    .I2(n789_13),
    .I3(n272_16) 
);
defparam n789_s6.INIT=16'h0FEE;
  LUT3 n789_s7 (
    .F(n789_10),
    .I0(w_vdpcmd_vram_address_8),
    .I1(w_vdpcmd_vram_address_9),
    .I2(pcolorcode_7_10) 
);
defparam n789_s7.INIT=8'h35;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(n790_11),
    .I1(n790_16),
    .I2(n790_13),
    .I3(n272_16) 
);
defparam n790_s6.INIT=16'h0FEE;
  LUT3 n790_s7 (
    .F(n790_10),
    .I0(w_vdpcmd_vram_address_7),
    .I1(w_vdpcmd_vram_address_8),
    .I2(pcolorcode_7_10) 
);
defparam n790_s7.INIT=8'h35;
  LUT4 n791_s6 (
    .F(n791_9),
    .I0(n791_11),
    .I1(n791_16),
    .I2(n791_13),
    .I3(n272_16) 
);
defparam n791_s6.INIT=16'h0FEE;
  LUT3 n791_s7 (
    .F(n791_10),
    .I0(w_vdpcmd_vram_address_6),
    .I1(w_vdpcmd_vram_address_7),
    .I2(pcolorcode_7_10) 
);
defparam n791_s7.INIT=8'h35;
  LUT4 n792_s6 (
    .F(n792_9),
    .I0(n792_11),
    .I1(n792_16),
    .I2(n792_13),
    .I3(n272_16) 
);
defparam n792_s6.INIT=16'h0FEE;
  LUT3 n792_s7 (
    .F(n792_10),
    .I0(w_vdpcmd_vram_address_5),
    .I1(w_vdpcmd_vram_address_6),
    .I2(pcolorcode_7_10) 
);
defparam n792_s7.INIT=8'h35;
  LUT4 n793_s6 (
    .F(n793_9),
    .I0(n793_11),
    .I1(n793_16),
    .I2(n793_13),
    .I3(n272_16) 
);
defparam n793_s6.INIT=16'h0FEE;
  LUT3 n793_s7 (
    .F(n793_10),
    .I0(w_vdpcmd_vram_address_4),
    .I1(w_vdpcmd_vram_address_5),
    .I2(pcolorcode_7_10) 
);
defparam n793_s7.INIT=8'h35;
  LUT4 n794_s6 (
    .F(n794_9),
    .I0(n794_12),
    .I1(n794_17),
    .I2(n794_14),
    .I3(n272_16) 
);
defparam n794_s6.INIT=16'h0FEE;
  LUT3 n794_s7 (
    .F(n794_10),
    .I0(w_vdpcmd_vram_address_3),
    .I1(w_vdpcmd_vram_address_4),
    .I2(pcolorcode_7_10) 
);
defparam n794_s7.INIT=8'h35;
  LUT4 n794_s8 (
    .F(n794_11),
    .I0(ff_vram_access_address[3]),
    .I1(w_vram_address_cpu[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n794_s8.INIT=16'h5335;
  LUT4 n795_s6 (
    .F(n795_9),
    .I0(n795_11),
    .I1(n795_16),
    .I2(n795_13),
    .I3(n272_16) 
);
defparam n795_s6.INIT=16'hF0EE;
  LUT3 n795_s7 (
    .F(n795_10),
    .I0(w_vdpcmd_vram_address_2),
    .I1(w_vdpcmd_vram_address_3),
    .I2(pcolorcode_7_10) 
);
defparam n795_s7.INIT=8'h35;
  LUT4 n796_s6 (
    .F(n796_9),
    .I0(ff_preread_address_1),
    .I1(pcolorcode_7_6),
    .I2(n796_12),
    .I3(n272_16) 
);
defparam n796_s6.INIT=16'h2C00;
  LUT4 n796_s7 (
    .F(n796_10),
    .I0(w_vram_address_text12_1),
    .I1(n796_13),
    .I2(n272_16),
    .I3(ff_dram_address_16_14) 
);
defparam n796_s7.INIT=16'h0A0C;
  LUT3 n796_s8 (
    .F(n796_11),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_2),
    .I2(pcolorcode_7_10) 
);
defparam n796_s8.INIT=8'h35;
  LUT4 n797_s6 (
    .F(n797_9),
    .I0(n797_11),
    .I1(n797_15),
    .I2(n797_13),
    .I3(n272_16) 
);
defparam n797_s6.INIT=16'hF0EE;
  LUT3 n797_s7 (
    .F(n797_10),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_0),
    .I2(pcolorcode_7_10) 
);
defparam n797_s7.INIT=8'hAC;
  LUT4 n798_s3 (
    .F(n798_6),
    .I0(n798_8),
    .I1(ff_vram_access_address[13]),
    .I2(ff_vram_access_address[12]),
    .I3(n756_8) 
);
defparam n798_s3.INIT=16'h8000;
  LUT4 n798_s4 (
    .F(n798_7),
    .I0(n753_20),
    .I1(n784_17),
    .I2(n799_9),
    .I3(n753_10) 
);
defparam n798_s4.INIT=16'h0100;
  LUT3 n799_s4 (
    .F(n799_7),
    .I0(ff_vram_access_address[14]),
    .I1(n798_6),
    .I2(ff_vram_access_address[15]) 
);
defparam n799_s4.INIT=8'h87;
  LUT4 n1413_s3 (
    .F(n1413_6),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(ff_wait_cnt[15]),
    .I3(ff_state_0_14) 
);
defparam n1413_s3.INIT=16'h0090;
  LUT4 n1413_s4 (
    .F(n1413_7),
    .I0(n1786_7),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r25_cmd_Z),
    .I3(ff_dx_tmp_9_14) 
);
defparam n1413_s4.INIT=16'h00FE;
  LUT4 ff_dram_address_16_s7 (
    .F(ff_dram_address_16_11),
    .I0(ff_tx_vram_read_en2),
    .I1(reg_r0_disp_mode[2]),
    .I2(ff_tx_vram_read_en),
    .I3(reg_r0_disp_mode[3]) 
);
defparam ff_dram_address_16_s7.INIT=16'h00F8;
  LUT4 ff_dram_address_16_s8 (
    .F(ff_dram_address_16_12),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam ff_dram_address_16_s8.INIT=16'h0700;
  LUT3 ff_dram_address_16_s9 (
    .F(ff_dram_address_16_13),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam ff_dram_address_16_s9.INIT=8'h80;
  LUT2 ff_dram_address_16_s10 (
    .F(ff_dram_address_16_14),
    .I0(reg_r0_disp_mode[3]),
    .I1(ff_dram_address_16_12) 
);
defparam ff_dram_address_16_s10.INIT=4'h4;
  LUT4 ff_dram_address_16_s11 (
    .F(ff_dram_address_16_15),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_8) 
);
defparam ff_dram_address_16_s11.INIT=16'h0301;
  LUT4 n272_s5 (
    .F(n272_8),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n272_s5.INIT=16'h0007;
  LUT2 n272_s6 (
    .F(n272_9),
    .I0(w_prewindow_y_sp),
    .I1(w_sp_vram_accessing) 
);
defparam n272_s6.INIT=4'h8;
  LUT4 n272_s7 (
    .F(n272_10),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s7.INIT=16'h0B33;
  LUT3 n753_s11 (
    .F(n753_14),
    .I0(n754_10),
    .I1(n760_7),
    .I2(n760_9) 
);
defparam n753_s11.INIT=8'h01;
  LUT4 n753_s12 (
    .F(n753_15),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(n1473_4),
    .I3(n758_7) 
);
defparam n753_s12.INIT=16'h00CA;
  LUT4 n753_s13 (
    .F(n753_16),
    .I0(n757_8),
    .I1(n787_11),
    .I2(n762_8),
    .I3(n754_8) 
);
defparam n753_s13.INIT=16'h0001;
  LUT4 n781_s10 (
    .F(n781_13),
    .I0(w_vram_address_graphic123m_16),
    .I1(w_vram_address_graphic4567_16),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n781_s10.INIT=16'h0A0C;
  LUT4 n781_s12 (
    .F(n781_15),
    .I0(n251_26),
    .I1(ff_preread_address_0),
    .I2(n781_18),
    .I3(pcolorcode_7_6) 
);
defparam n781_s12.INIT=16'hBBF0;
  LUT4 n784_s9 (
    .F(n784_12),
    .I0(w_vram_address_graphic123m_13),
    .I1(w_vram_address_graphic4567_13),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n784_s9.INIT=16'h0A0C;
  LUT4 n784_s11 (
    .F(n784_14),
    .I0(ff_y_test_address_14),
    .I1(ff_preread_address_14),
    .I2(pcolorcode_7_6),
    .I3(n784_15) 
);
defparam n784_s11.INIT=16'hAFC0;
  LUT4 n785_s8 (
    .F(n785_11),
    .I0(w_vram_address_graphic123m_12),
    .I1(w_vram_address_graphic4567_12),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n785_s8.INIT=16'h0A0C;
  LUT4 n785_s10 (
    .F(n785_13),
    .I0(ff_y_test_address_13),
    .I1(ff_preread_address_13),
    .I2(pcolorcode_7_6),
    .I3(n785_14) 
);
defparam n785_s10.INIT=16'h305F;
  LUT4 n786_s8 (
    .F(n786_11),
    .I0(w_vram_address_graphic123m_11),
    .I1(w_vram_address_graphic4567_11),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n786_s8.INIT=16'h0A0C;
  LUT4 n786_s10 (
    .F(n786_13),
    .I0(ff_y_test_address_12),
    .I1(ff_preread_address_12),
    .I2(pcolorcode_7_6),
    .I3(n786_14) 
);
defparam n786_s10.INIT=16'h305F;
  LUT4 n787_s9 (
    .F(n787_12),
    .I0(w_vram_address_graphic123m_10),
    .I1(w_vram_address_graphic4567_10),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n787_s9.INIT=16'h0A0C;
  LUT4 n787_s11 (
    .F(n787_14),
    .I0(ff_y_test_address_11),
    .I1(ff_preread_address_11),
    .I2(pcolorcode_7_6),
    .I3(n787_15) 
);
defparam n787_s11.INIT=16'h305F;
  LUT4 n788_s8 (
    .F(n788_11),
    .I0(w_vram_address_graphic123m_9),
    .I1(w_vram_address_graphic4567_9),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n788_s8.INIT=16'h0A0C;
  LUT4 n788_s10 (
    .F(n788_13),
    .I0(ff_y_test_address_10),
    .I1(ff_preread_address_10),
    .I2(pcolorcode_7_6),
    .I3(n788_14) 
);
defparam n788_s10.INIT=16'h305F;
  LUT4 n789_s8 (
    .F(n789_11),
    .I0(w_vram_address_graphic123m_8),
    .I1(w_vram_address_graphic4567_8),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n789_s8.INIT=16'h0A0C;
  LUT4 n789_s10 (
    .F(n789_13),
    .I0(ff_y_test_address_9),
    .I1(ff_preread_address_9),
    .I2(pcolorcode_7_6),
    .I3(n789_14) 
);
defparam n789_s10.INIT=16'h305F;
  LUT4 n790_s8 (
    .F(n790_11),
    .I0(w_vram_address_graphic123m_7),
    .I1(w_vram_address_graphic4567_7),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n790_s8.INIT=16'h0A0C;
  LUT4 n790_s10 (
    .F(n790_13),
    .I0(ff_y_test_address_8),
    .I1(ff_preread_address_8),
    .I2(pcolorcode_7_6),
    .I3(n790_14) 
);
defparam n790_s10.INIT=16'h305F;
  LUT4 n791_s8 (
    .F(n791_11),
    .I0(w_vram_address_graphic123m_6),
    .I1(w_vram_address_graphic4567_6),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n791_s8.INIT=16'h0A0C;
  LUT4 n791_s10 (
    .F(n791_13),
    .I0(ff_y_test_address_7),
    .I1(ff_preread_address_7),
    .I2(pcolorcode_7_6),
    .I3(n791_14) 
);
defparam n791_s10.INIT=16'h305F;
  LUT4 n792_s8 (
    .F(n792_11),
    .I0(w_vram_address_graphic123m_5),
    .I1(w_vram_address_graphic4567_5),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n792_s8.INIT=16'h0A0C;
  LUT4 n792_s10 (
    .F(n792_13),
    .I0(ff_y_test_address_6),
    .I1(ff_preread_address_6),
    .I2(pcolorcode_7_6),
    .I3(n792_14) 
);
defparam n792_s10.INIT=16'h305F;
  LUT4 n793_s8 (
    .F(n793_11),
    .I0(w_vram_address_graphic123m_4),
    .I1(w_vram_address_graphic4567_4),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n793_s8.INIT=16'h0A0C;
  LUT4 n793_s10 (
    .F(n793_13),
    .I0(ff_y_test_address_5),
    .I1(ff_preread_address_5),
    .I2(pcolorcode_7_6),
    .I3(n793_14) 
);
defparam n793_s10.INIT=16'h305F;
  LUT4 n794_s9 (
    .F(n794_12),
    .I0(w_vram_address_graphic123m_3),
    .I1(w_vram_address_graphic4567_3),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n794_s9.INIT=16'h0A0C;
  LUT4 n794_s11 (
    .F(n794_14),
    .I0(ff_y_test_address_4),
    .I1(ff_preread_address_4),
    .I2(pcolorcode_7_6),
    .I3(n794_15) 
);
defparam n794_s11.INIT=16'h305F;
  LUT4 n795_s8 (
    .F(n795_11),
    .I0(w_vram_address_graphic123m_2),
    .I1(w_vram_address_graphic4567_2),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n795_s8.INIT=16'h0A0C;
  LUT4 n795_s10 (
    .F(n795_13),
    .I0(ff_y_test_address_3),
    .I1(ff_preread_address_3),
    .I2(pcolorcode_7_6),
    .I3(n795_14) 
);
defparam n795_s10.INIT=16'hC0AF;
  LUT4 n796_s9 (
    .F(n796_12),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n796_s9.INIT=16'h305F;
  LUT3 n796_s10 (
    .F(n796_13),
    .I0(w_vram_address_graphic123m_1),
    .I1(w_vram_address_graphic4567_1),
    .I2(ff_dram_address_16_15) 
);
defparam n796_s10.INIT=8'hAC;
  LUT4 n797_s8 (
    .F(n797_11),
    .I0(w_vram_address_graphic123m_0),
    .I1(w_vram_address_graphic4567_0),
    .I2(ff_dram_address_16_14),
    .I3(ff_dram_address_16_15) 
);
defparam n797_s8.INIT=16'h0A0C;
  LUT4 n797_s10 (
    .F(n797_13),
    .I0(ff_preread_address_1),
    .I1(ff_preread_address_0),
    .I2(n251_26),
    .I3(pcolorcode_7_6) 
);
defparam n797_s10.INIT=16'h0A0C;
  LUT4 n798_s5 (
    .F(n798_8),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(n756_9),
    .I3(n753_12) 
);
defparam n798_s5.INIT=16'h8000;
  LUT4 n784_s12 (
    .F(n784_15),
    .I0(ff_y_test_address_13),
    .I1(ff_preread_address_13),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n784_s12.INIT=16'hFA0C;
  LUT4 n785_s11 (
    .F(n785_14),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n785_s11.INIT=16'h0CFA;
  LUT4 n786_s11 (
    .F(n786_14),
    .I0(ff_preread_address_11),
    .I1(ff_y_test_address_11),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n786_s11.INIT=16'h0CFA;
  LUT4 n787_s12 (
    .F(n787_15),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n787_s12.INIT=16'h0CFA;
  LUT4 n788_s11 (
    .F(n788_14),
    .I0(ff_preread_address_9),
    .I1(ff_y_test_address_9),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n788_s11.INIT=16'h0CFA;
  LUT4 n789_s11 (
    .F(n789_14),
    .I0(ff_preread_address_8),
    .I1(ff_y_test_address_8),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n789_s11.INIT=16'h0CFA;
  LUT4 n790_s11 (
    .F(n790_14),
    .I0(ff_preread_address_7),
    .I1(ff_y_test_address_7),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n790_s11.INIT=16'h0CFA;
  LUT4 n791_s11 (
    .F(n791_14),
    .I0(ff_preread_address_6),
    .I1(ff_y_test_address_6),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n791_s11.INIT=16'h0CFA;
  LUT4 n792_s11 (
    .F(n792_14),
    .I0(ff_preread_address_5),
    .I1(ff_y_test_address_5),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n792_s11.INIT=16'h0CFA;
  LUT4 n793_s11 (
    .F(n793_14),
    .I0(ff_preread_address_4),
    .I1(ff_y_test_address_4),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n793_s11.INIT=16'h0CFA;
  LUT4 n794_s12 (
    .F(n794_15),
    .I0(ff_preread_address_3),
    .I1(ff_y_test_address_3),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n794_s12.INIT=16'h0CFA;
  LUT4 n795_s11 (
    .F(n795_14),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(pcolorcode_7_6),
    .I3(n251_26) 
);
defparam n795_s11.INIT=16'h03F5;
  LUT4 n763_s5 (
    .F(n763_9),
    .I0(n764_7),
    .I1(n765_6),
    .I2(n765_7),
    .I3(n794_11) 
);
defparam n763_s5.INIT=16'hFE01;
  LUT4 n272_s8 (
    .F(n272_12),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(w_vram_rd_ack),
    .I3(w_vram_rd_req) 
);
defparam n272_s8.INIT=16'h9009;
  LUT4 n753_s14 (
    .F(n753_18),
    .I0(ff_vram_access_address[12]),
    .I1(n756_6),
    .I2(ff_vram_access_address[11]),
    .I3(ff_vram_access_address[10]) 
);
defparam n753_s14.INIT=16'h8000;
  LUT4 n762_s6 (
    .F(n762_10),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n762_s6.INIT=16'h8000;
  LUT4 n757_s6 (
    .F(n757_10),
    .I0(ff_vram_access_address[8]),
    .I1(n756_8),
    .I2(ff_vram_access_address[7]),
    .I3(ff_vram_access_address[6]) 
);
defparam n757_s6.INIT=16'h8000;
  LUT4 n784_s13 (
    .F(n784_17),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n784_s13.INIT=16'h3553;
  LUT4 n758_s7 (
    .F(n758_11),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s7.INIT=16'h3553;
  LUT4 n753_s15 (
    .F(n753_20),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s15.INIT=16'h3553;
  LUT4 n799_s5 (
    .F(n799_9),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n799_s5.INIT=16'h3553;
  LUT4 n272_s9 (
    .F(n272_14),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address_16_8),
    .I3(n272_12) 
);
defparam n272_s9.INIT=16'h0400;
  LUT3 n272_s10 (
    .F(n272_16),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_6) 
);
defparam n272_s10.INIT=8'h40;
  LUT4 n823_s2 (
    .F(n823_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n753_9),
    .I3(n815_4) 
);
defparam n823_s2.INIT=16'hFFFB;
  LUT4 n824_s3 (
    .F(n824_9),
    .I0(n753_9),
    .I1(n1413_5),
    .I2(n1413_4),
    .I3(n272_14) 
);
defparam n824_s3.INIT=16'h4555;
  LUT4 n1411_s1 (
    .F(n1411_5),
    .I0(w_vdp_enable),
    .I1(n1413_5),
    .I2(n1413_4),
    .I3(n272_14) 
);
defparam n1411_s1.INIT=16'h2000;
  LUT4 n781_s14 (
    .F(n781_18),
    .I0(ff_preread_address_16),
    .I1(ff_y_test_address_16),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n781_s14.INIT=16'h5355;
  LUT3 n797_s11 (
    .F(n797_15),
    .I0(w_vram_address_text12_0),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n797_s11.INIT=8'h20;
  LUT3 n795_s12 (
    .F(n795_16),
    .I0(w_vram_address_text12_2),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n795_s12.INIT=8'h20;
  LUT3 n794_s13 (
    .F(n794_17),
    .I0(w_vram_address_text12_3),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n794_s13.INIT=8'h20;
  LUT3 n793_s12 (
    .F(n793_16),
    .I0(w_vram_address_text12_4),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n793_s12.INIT=8'h20;
  LUT3 n792_s12 (
    .F(n792_16),
    .I0(w_vram_address_text12_5),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n792_s12.INIT=8'h20;
  LUT3 n791_s12 (
    .F(n791_16),
    .I0(w_vram_address_text12_6),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n791_s12.INIT=8'h20;
  LUT3 n790_s12 (
    .F(n790_16),
    .I0(w_vram_address_text12_7),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n790_s12.INIT=8'h20;
  LUT3 n789_s12 (
    .F(n789_16),
    .I0(w_vram_address_text12_8),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n789_s12.INIT=8'h20;
  LUT3 n788_s12 (
    .F(n788_16),
    .I0(w_vram_address_text12_9),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n788_s12.INIT=8'h20;
  LUT3 n787_s13 (
    .F(n787_17),
    .I0(w_vram_address_text12_10),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n787_s13.INIT=8'h20;
  LUT3 n786_s12 (
    .F(n786_16),
    .I0(w_vram_address_text12_11),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n786_s12.INIT=8'h20;
  LUT3 n785_s12 (
    .F(n785_16),
    .I0(w_vram_address_text12_12),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n785_s12.INIT=8'h20;
  LUT3 n784_s14 (
    .F(n784_19),
    .I0(w_vram_address_text12_13),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n784_s14.INIT=8'h20;
  LUT3 n781_s15 (
    .F(n781_20),
    .I0(w_vram_address_text12_16),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n781_s15.INIT=8'h20;
  LUT2 n918_s3 (
    .F(n918_7),
    .I0(n1160_8),
    .I1(w_vdpcmd_vram_read_ack) 
);
defparam n918_s3.INIT=4'h6;
  LUT4 n1160_s3 (
    .F(n1160_8),
    .I0(w_dot_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[1]) 
);
defparam n1160_s3.INIT=16'h1400;
  LUT3 n1372_s2 (
    .F(n1372_7),
    .I0(w_vdp_enable),
    .I1(n1413_4),
    .I2(n754_5) 
);
defparam n1372_s2.INIT=8'h80;
  LUT4 n914_s6 (
    .F(n914_12),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n1372_7),
    .I3(n519_4) 
);
defparam n914_s6.INIT=16'hCCCA;
  LUT4 n914_s7 (
    .F(n914_15),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack),
    .I2(n1208_4),
    .I3(n1211_4) 
);
defparam n914_s7.INIT=16'h333A;
  LUT4 n915_s5 (
    .F(n915_11),
    .I0(w_vdp_enable),
    .I1(n1413_4),
    .I2(n754_5),
    .I3(w_vram_rd_ack) 
);
defparam n915_s5.INIT=16'h7F80;
  LUT4 n272_s11 (
    .F(n272_18),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_6),
    .I3(n272_14) 
);
defparam n272_s11.INIT=16'hBF00;
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(ff_dram_address[16]),
    .D(n781_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n784_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n785_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n786_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n787_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n788_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n789_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n790_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n791_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n792_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n793_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n794_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n795_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n796_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n797_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n815_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n816_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n817_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n818_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n819_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n820_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n821_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n822_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n823_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n824_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n798_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n799_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n800_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n753_6),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n754_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n755_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n756_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n757_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n758_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n759_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n760_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n761_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n762_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n763_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n764_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n765_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n766_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(n1413_3),
    .RESET(n36_6) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n272_18),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_write_ack_s1 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_6),
    .CLK(w_video_clk),
    .CE(n1411_5),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_write_ack_s1.INIT=1'b0;
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n918_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n915_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1234_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n914_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  INV n918_s5 (
    .O(n918_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n915_s6 (
    .O(n915_12),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  n86_7,
  n87_9,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n261_13,
  slot_reset_n_d,
  n1011_5,
  n261_12,
  n76_8,
  reg_r25_msk_Z,
  reg_r25_yjk_Z,
  n166_5,
  reg_r27_h_scroll_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n1171_2,
  n1170_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  ff_pre_x_cnt_8_5,
  n553_4,
  n969_5,
  n186_8,
  n42_8,
  n550_6,
  n973_7,
  n1607_5,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter_0,
  w_vcounter_2,
  w_vcounter_3,
  w_vcounter_4,
  w_vcounter_5,
  w_vcounter_6,
  w_vcounter_7,
  w_vcounter_8,
  w_vcounter_9,
  w_vcounter_10,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp_0,
  w_pre_dot_counter_yp_2,
  w_pre_dot_counter_yp_4,
  w_pre_dot_counter_yp_5,
  w_pre_dot_counter_yp_6,
  w_pre_dot_counter_yp_7,
  w_pre_dot_counter_yp_8,
  w_pre_dot_counter_y
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input n86_7;
input n87_9;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n261_13;
input slot_reset_n_d;
input n1011_5;
input n261_12;
input n76_8;
input reg_r25_msk_Z;
input reg_r25_yjk_Z;
input n166_5;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r18_adj;
input [7:0] reg_r23_vstart_line_Z;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n1171_2;
output n1170_2;
output n1169_2;
output n1168_2;
output n1167_2;
output n1166_2;
output n1165_2;
output n1164_2;
output ff_pre_x_cnt_8_5;
output n553_4;
output n969_5;
output n186_8;
output n42_8;
output n550_6;
output n973_7;
output n1607_5;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output w_vcounter_0;
output w_vcounter_2;
output w_vcounter_3;
output w_vcounter_4;
output w_vcounter_5;
output w_vcounter_6;
output w_vcounter_7;
output w_vcounter_8;
output w_vcounter_9;
output w_vcounter_10;
output [1:1] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output w_pre_dot_counter_yp_0;
output w_pre_dot_counter_yp_2;
output w_pre_dot_counter_yp_4;
output w_pre_dot_counter_yp_5;
output w_pre_dot_counter_yp_6;
output w_pre_dot_counter_yp_7;
output w_pre_dot_counter_yp_8;
output [7:0] w_pre_dot_counter_y;
wire n1470_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n965_3;
wire n967_3;
wire n968_3;
wire n969_3;
wire n971_3;
wire n972_4;
wire n973_3;
wire n1041_3;
wire n1043_3;
wire n1044_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire w_v_blanking_end;
wire n1521_3;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n931_8;
wire n404_7;
wire n403_7;
wire n378_8;
wire n377_7;
wire n192_7;
wire n191_7;
wire n190_7;
wire n189_7;
wire n188_7;
wire n187_7;
wire n186_7;
wire n185_7;
wire n184_7;
wire n183_7;
wire n124_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n42_7;
wire n41_7;
wire n39_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n932_7;
wire n697_6;
wire n694_6;
wire n692_6;
wire n797_6;
wire n796_6;
wire n794_14;
wire n1470_4;
wire n1481_4;
wire n1670_4;
wire n550_4;
wire n551_4;
wire n552_4;
wire n556_4;
wire n790_5;
wire n790_7;
wire n964_4;
wire n966_4;
wire n966_5;
wire n969_4;
wire n973_4;
wire n973_5;
wire n973_6;
wire w_v_blanking_end_4;
wire w_v_blanking_end_5;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n698_8;
wire n190_8;
wire n188_8;
wire n183_8;
wire n123_8;
wire n122_8;
wire n121_8;
wire n117_8;
wire n40_8;
wire n38_8;
wire n35_8;
wire n695_7;
wire n693_7;
wire n1670_5;
wire n1670_6;
wire n550_5;
wire n790_8;
wire n790_9;
wire n969_6;
wire n969_7;
wire w_v_blanking_end_6;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire n42_10;
wire n42_11;
wire n1670_7;
wire n1670_8;
wire n1670_9;
wire n550_7;
wire n550_8;
wire n790_10;
wire ff_pre_window_y_11;
wire n1670_10;
wire n1670_11;
wire ff_pre_window_y_14;
wire n790_12;
wire n1042_5;
wire n966_7;
wire n1045_5;
wire n1049_5;
wire n119_10;
wire n121_10;
wire n185_10;
wire n794_16;
wire n42_13;
wire n43_9;
wire n1481_6;
wire n38_10;
wire n696_9;
wire n698_10;
wire n970_5;
wire n555_6;
wire n554_6;
wire n1472_6;
wire n117_10;
wire n122_10;
wire n123_10;
wire n125_9;
wire n126_9;
wire n693_9;
wire n695_9;
wire n696_11;
wire n699_9;
wire n700_9;
wire n1513_5;
wire n405_10;
wire ff_pre_y_cnt_7_16;
wire n1123_13;
wire n1124_13;
wire n1125_13;
wire n1126_13;
wire n1127_13;
wire n1128_13;
wire n1129_13;
wire n1130_13;
wire n336_11;
wire n40_10;
wire n1470_7;
wire n1472_8;
wire n193_10;
wire ff_pal_mode;
wire ff_interlace_mode;
wire ff_field;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n1171_3;
wire n1170_3;
wire n1169_3;
wire n1168_3;
wire n1167_3;
wire n1166_3;
wire n1165_3;
wire n1164_0_COUT;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire w_pre_x_cnt_start0_3_10;
wire n933_8;
wire n929_10;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [3:1] w_pre_dot_counter_yp_1;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT4 n1470_s0 (
    .F(n1470_3),
    .I0(w_vdp_hcounter[5]),
    .I1(n1470_4),
    .I2(n1470_7),
    .I3(w_vdp_enable) 
);
defparam n1470_s0.INIT=16'hF800;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13),
    .I3(n550_4) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT4 n551_s0 (
    .F(n551_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n551_4),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n550_4) 
);
defparam n551_s0.INIT=16'hAA3C;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n552_4),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n550_4) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n553_4),
    .I3(n550_4) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(n554_6),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n550_4) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(ff_pre_x_cnt_start1_0[3]),
    .I1(n555_6),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n550_4) 
);
defparam n555_s0.INIT=16'hAA3C;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_4) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_4) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_4) 
);
defparam n558_s1.INIT=8'hA3;
  LUT4 n790_s1 (
    .F(n790_4),
    .I0(n790_5),
    .I1(ff_x_cnt[2]),
    .I2(n790_12),
    .I3(n790_7) 
);
defparam n790_s1.INIT=16'h4100;
  LUT3 n964_s0 (
    .F(n964_3),
    .I0(w_pre_dot_counter_yp_7),
    .I1(n964_4),
    .I2(w_pre_dot_counter_yp_8) 
);
defparam n964_s0.INIT=8'h78;
  LUT2 n965_s0 (
    .F(n965_3),
    .I0(w_pre_dot_counter_yp_7),
    .I1(n964_4) 
);
defparam n965_s0.INIT=4'h6;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp_4),
    .I1(n966_4),
    .I2(w_pre_dot_counter_yp_5) 
);
defparam n967_s0.INIT=8'h78;
  LUT2 n968_s0 (
    .F(n968_3),
    .I0(w_pre_dot_counter_yp_4),
    .I1(n966_4) 
);
defparam n968_s0.INIT=4'h6;
  LUT4 n969_s0 (
    .F(n969_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_2),
    .I2(n969_5),
    .I3(w_pre_dot_counter_yp_1[3]) 
);
defparam n969_s0.INIT=16'hBF40;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_0),
    .I2(w_pre_dot_counter_yp_1[1]) 
);
defparam n971_s0.INIT=8'hB4;
  LUT2 n972_s1 (
    .F(n972_4),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n969_4) 
);
defparam n972_s1.INIT=4'h9;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(n973_4),
    .I1(n973_5),
    .I2(w_pre_dot_counter_yp_5),
    .I3(n973_6) 
);
defparam n973_s0.INIT=16'h3002;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(n964_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_7),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(n969_3),
    .I1(n941_2),
    .I2(w_v_blanking_end) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_5),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_3),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_pal_mode),
    .I2(w_v_blanking_end_4),
    .I3(w_v_blanking_end_5) 
);
defparam w_v_blanking_end_s0.INIT=16'h9000;
  LUT2 n1521_s0 (
    .F(n1521_3),
    .I0(w_vdp_enable),
    .I1(n790_4) 
);
defparam n1521_s0.INIT=4'h8;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(slot_reset_n_d),
    .I2(n1607_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_pre_x_cnt_8_s2 (
    .F(ff_pre_x_cnt_8_5),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_enable) 
);
defparam ff_pre_x_cnt_8_s2.INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n790_4),
    .I1(ff_window_x_6),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n973_3),
    .I2(w_v_blanking_end),
    .I3(n1607_5) 
);
defparam ff_pre_window_y_s3.INIT=16'h0E00;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_7),
    .I1(w_v_blanking_end),
    .I2(n1607_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n931_s3 (
    .F(n931_8),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT3 n404_s2 (
    .F(n404_7),
    .I0(n1011_5),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT4 n403_s2 (
    .F(n403_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1011_5),
    .I3(w_eight_dot_state[2]) 
);
defparam n403_s2.INIT=16'h0708;
  LUT2 n378_s3 (
    .F(n378_8),
    .I0(w_dot_state[1]),
    .I1(n1470_7) 
);
defparam n378_s3.INIT=4'h1;
  LUT2 n377_s2 (
    .F(n377_7),
    .I0(n1470_7),
    .I1(w_dot_state[0]) 
);
defparam n377_s2.INIT=4'h4;
  LUT3 n192_s2 (
    .F(n192_7),
    .I0(n1472_6),
    .I1(w_vcounter_0),
    .I2(w_vdp_vcounter[1]) 
);
defparam n192_s2.INIT=8'h14;
  LUT4 n191_s2 (
    .F(n191_7),
    .I0(w_vcounter_0),
    .I1(w_vdp_vcounter[1]),
    .I2(n1472_6),
    .I3(w_vcounter_2) 
);
defparam n191_s2.INIT=16'h0708;
  LUT3 n190_s2 (
    .F(n190_7),
    .I0(n1472_6),
    .I1(w_vcounter_3),
    .I2(n190_8) 
);
defparam n190_s2.INIT=8'h14;
  LUT4 n189_s2 (
    .F(n189_7),
    .I0(w_vcounter_3),
    .I1(n190_8),
    .I2(n1472_6),
    .I3(w_vcounter_4) 
);
defparam n189_s2.INIT=16'h0708;
  LUT3 n188_s2 (
    .F(n188_7),
    .I0(n1472_6),
    .I1(w_vcounter_5),
    .I2(n188_8) 
);
defparam n188_s2.INIT=8'h14;
  LUT4 n187_s2 (
    .F(n187_7),
    .I0(w_vcounter_5),
    .I1(n188_8),
    .I2(n1472_6),
    .I3(w_vcounter_6) 
);
defparam n187_s2.INIT=16'h0708;
  LUT4 n186_s2 (
    .F(n186_7),
    .I0(n186_8),
    .I1(n188_8),
    .I2(n1472_6),
    .I3(w_vcounter_7) 
);
defparam n186_s2.INIT=16'h0708;
  LUT3 n185_s2 (
    .F(n185_7),
    .I0(n1472_6),
    .I1(w_vcounter_8),
    .I2(n185_10) 
);
defparam n185_s2.INIT=8'h14;
  LUT4 n184_s2 (
    .F(n184_7),
    .I0(w_vcounter_8),
    .I1(n185_10),
    .I2(n1472_6),
    .I3(w_vcounter_9) 
);
defparam n184_s2.INIT=16'h0708;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n1472_6),
    .I1(n183_8),
    .I2(w_vcounter_10) 
);
defparam n183_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT4 n120_s2 (
    .F(n120_7),
    .I0(ff_v_cnt_in_field[5]),
    .I1(n121_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=16'h0708;
  LUT2 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_10) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_10),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n42_8),
    .I1(w_vdp_hcounter[3]),
    .I2(n42_13) 
);
defparam n42_s2.INIT=8'h1C;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(n42_8),
    .I1(n42_13),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h3740;
  LUT4 n39_s2 (
    .F(n39_7),
    .I0(w_vdp_hcounter[5]),
    .I1(n40_8),
    .I2(n1470_7),
    .I3(w_vdp_hcounter[6]) 
);
defparam n39_s2.INIT=16'h0708;
  LUT4 n37_s2 (
    .F(n37_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n38_8),
    .I2(n1470_7),
    .I3(w_vdp_hcounter[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT4 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n38_8),
    .I3(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT3 n35_s2 (
    .F(n35_7),
    .I0(n1470_7),
    .I1(n35_8),
    .I2(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=8'h14;
  LUT2 n932_s2 (
    .F(n932_7),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(ff_x_cnt[2]),
    .I1(n698_8),
    .I2(n261_12),
    .I3(ff_x_cnt[3]) 
);
defparam n697_s1.INIT=16'hF7F8;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(ff_x_cnt[5]),
    .I1(n695_7),
    .I2(n261_12),
    .I3(ff_x_cnt[6]) 
);
defparam n694_s1.INIT=16'hF7F8;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(ff_x_cnt[7]),
    .I1(n693_7),
    .I2(n261_12),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT3 n796_s1 (
    .F(n796_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n796_s1.INIT=8'h1E;
  LUT3 n794_s6 (
    .F(n794_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s6.INIT=8'h01;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[9]),
    .I2(n76_8),
    .I3(n1481_4) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT2 n1481_s1 (
    .F(n1481_4),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n1481_s1.INIT=4'h8;
  LUT2 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6) 
);
defparam n1670_s1.INIT=4'h4;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(w_hcounter[0]),
    .I1(n550_5),
    .I2(w_vdp_hcounter[1]),
    .I3(n550_6) 
);
defparam n550_s1.INIT=16'h4000;
  LUT3 n551_s1 (
    .F(n551_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(n553_4) 
);
defparam n551_s1.INIT=8'h80;
  LUT2 n552_s1 (
    .F(n552_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(n553_4) 
);
defparam n552_s1.INIT=4'h8;
  LUT4 n553_s1 (
    .F(n553_4),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n556_4) 
);
defparam n553_s1.INIT=16'h8000;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(n790_8),
    .I2(ff_x_cnt[0]),
    .I3(reg_r25_msk_Z) 
);
defparam n790_s2.INIT=16'h7EF3;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(reg_r25_msk_Z),
    .I1(n794_14),
    .I2(ff_x_cnt[3]),
    .I3(n790_9) 
);
defparam n790_s4.INIT=16'h8700;
  LUT4 n964_s1 (
    .F(n964_4),
    .I0(w_pre_dot_counter_yp_6),
    .I1(w_pre_dot_counter_yp_5),
    .I2(w_pre_dot_counter_yp_4),
    .I3(n966_4) 
);
defparam n964_s1.INIT=16'h8000;
  LUT4 n966_s1 (
    .F(n966_4),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_2),
    .I2(n969_5),
    .I3(w_pre_dot_counter_yp_1[3]) 
);
defparam n966_s1.INIT=16'h4000;
  LUT2 n966_s2 (
    .F(n966_5),
    .I0(w_pre_dot_counter_yp_5),
    .I1(w_pre_dot_counter_yp_4) 
);
defparam n966_s2.INIT=4'h8;
  LUT4 n969_s1 (
    .F(n969_4),
    .I0(n969_6),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [2]),
    .I3(n969_7) 
);
defparam n969_s1.INIT=16'h8000;
  LUT2 n969_s2 (
    .F(n969_5),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(w_pre_dot_counter_yp_0) 
);
defparam n969_s2.INIT=4'h8;
  LUT2 n973_s1 (
    .F(n973_4),
    .I0(n969_4),
    .I1(n973_7) 
);
defparam n973_s1.INIT=4'h8;
  LUT3 n973_s2 (
    .F(n973_5),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_7),
    .I2(w_pre_dot_counter_yp_6) 
);
defparam n973_s2.INIT=8'h7E;
  LUT4 n973_s3 (
    .F(n973_6),
    .I0(w_pre_dot_counter_yp_6),
    .I1(w_pre_dot_counter_yp_4),
    .I2(n966_4),
    .I3(w_pre_dot_counter_yp_5) 
);
defparam n973_s3.INIT=16'h80FE;
  LUT4 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam w_v_blanking_end_s1.INIT=16'h0807;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[5]),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s2.INIT=16'h1000;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(ff_pre_window_y_8),
    .I1(ff_pre_window_y_9),
    .I2(reg_r9_y_dots_Z),
    .I3(ff_pre_window_y_14) 
);
defparam ff_pre_window_y_s4.INIT=16'hA300;
  LUT2 n698_s3 (
    .F(n698_8),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n698_s3.INIT=4'h8;
  LUT3 n190_s3 (
    .F(n190_8),
    .I0(w_vcounter_0),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter_2) 
);
defparam n190_s3.INIT=8'h80;
  LUT3 n188_s3 (
    .F(n188_8),
    .I0(w_vcounter_3),
    .I1(w_vcounter_4),
    .I2(n190_8) 
);
defparam n188_s3.INIT=8'h80;
  LUT2 n186_s3 (
    .F(n186_8),
    .I0(w_vcounter_5),
    .I1(w_vcounter_6) 
);
defparam n186_s3.INIT=4'h8;
  LUT3 n183_s3 (
    .F(n183_8),
    .I0(w_vcounter_8),
    .I1(w_vcounter_9),
    .I2(n185_10) 
);
defparam n183_s3.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n122_s3 (
    .F(n122_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n122_s3.INIT=16'h8000;
  LUT2 n121_s3 (
    .F(n121_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_8) 
);
defparam n121_s3.INIT=4'h8;
  LUT3 n117_s3 (
    .F(n117_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n119_10) 
);
defparam n117_s3.INIT=8'h80;
  LUT4 n42_s3 (
    .F(n42_8),
    .I0(w_vdp_hcounter[7]),
    .I1(n42_10),
    .I2(w_vdp_hcounter[8]),
    .I3(n42_11) 
);
defparam n42_s3.INIT=16'h4000;
  LUT3 n40_s3 (
    .F(n40_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n42_13) 
);
defparam n40_s3.INIT=8'h80;
  LUT3 n38_s3 (
    .F(n38_8),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n40_8) 
);
defparam n38_s3.INIT=8'h80;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[9]),
    .I3(n38_8) 
);
defparam n35_s3.INIT=16'h8000;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n698_8) 
);
defparam n695_s2.INIT=16'h8000;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(n695_7) 
);
defparam n693_s2.INIT=8'h80;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n1670_7),
    .I2(ff_v_cnt_in_field[3]),
    .I3(ff_pal_mode) 
);
defparam n1670_s2.INIT=16'h00BF;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(ff_pal_mode),
    .I1(ff_v_cnt_in_field[1]),
    .I2(n1670_8),
    .I3(n1670_9) 
);
defparam n1670_s3.INIT=16'h5300;
  LUT3 n550_s2 (
    .F(n550_5),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode),
    .I2(w_vdp_hcounter[3]) 
);
defparam n550_s2.INIT=8'h90;
  LUT2 n550_s3 (
    .F(n550_6),
    .I0(n550_7),
    .I1(n550_8) 
);
defparam n550_s3.INIT=4'h4;
  LUT3 n790_s5 (
    .F(n790_8),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[1]) 
);
defparam n790_s5.INIT=8'h4B;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(n790_10),
    .I3(w_hcounter[0]) 
);
defparam n790_s6.INIT=16'h1000;
  LUT3 n969_s3 (
    .F(n969_6),
    .I0(\window_y.pre_dot_counter_yp_v [3]),
    .I1(\window_y.pre_dot_counter_yp_v [4]),
    .I2(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n969_s3.INIT=8'h80;
  LUT4 n969_s4 (
    .F(n969_7),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [6]),
    .I2(\window_y.pre_dot_counter_yp_v [7]),
    .I3(\window_y.pre_dot_counter_yp_v [1]) 
);
defparam n969_s4.INIT=16'h4000;
  LUT4 n973_s4 (
    .F(n973_7),
    .I0(w_pre_dot_counter_yp_1[3]),
    .I1(w_pre_dot_counter_yp_2),
    .I2(w_pre_dot_counter_yp_1[1]),
    .I3(w_pre_dot_counter_yp_0) 
);
defparam n973_s4.INIT=16'h0001;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s3.INIT=16'h0100;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(ff_pre_window_y_11),
    .I1(w_pre_dot_counter_yp_5),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(w_pre_dot_counter_yp_4) 
);
defparam ff_pre_window_y_s5.INIT=16'h0100;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(n973_4),
    .I1(w_pre_dot_counter_yp_4),
    .I2(n966_4),
    .I3(w_pre_dot_counter_yp_5) 
);
defparam ff_pre_window_y_s6.INIT=16'h3FFD;
  LUT2 n42_s5 (
    .F(n42_10),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[10]) 
);
defparam n42_s5.INIT=4'h4;
  LUT4 n42_s6 (
    .F(n42_11),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[4]),
    .I3(w_vdp_hcounter[6]) 
);
defparam n42_s6.INIT=16'h1000;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n1670_s4.INIT=16'h00F8;
  LUT4 n1670_s5 (
    .F(n1670_8),
    .I0(n1670_10),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n1670_s5.INIT=16'h03F5;
  LUT4 n1670_s6 (
    .F(n1670_9),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n1670_11),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n1670_s6.INIT=16'h1000;
  LUT4 n550_s4 (
    .F(n550_7),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam n550_s4.INIT=16'hEFF7;
  LUT4 n550_s5 (
    .F(n550_8),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[10]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n550_s5.INIT=16'h0100;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s7.INIT=16'h0001;
  LUT4 ff_pre_window_y_s8 (
    .F(ff_pre_window_y_11),
    .I0(w_pre_dot_counter_yp_2),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[1]) 
);
defparam ff_pre_window_y_s8.INIT=16'hEFF7;
  LUT3 n1670_s7 (
    .F(n1670_10),
    .I0(ff_v_cnt_in_field[3]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[5]) 
);
defparam n1670_s7.INIT=8'h40;
  LUT4 n1670_s8 (
    .F(n1670_11),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_interlace_mode),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n1670_s8.INIT=16'h0BB0;
  LUT4 ff_pre_window_y_s10 (
    .F(ff_pre_window_y_14),
    .I0(n966_5),
    .I1(w_pre_dot_counter_yp_6),
    .I2(w_pre_dot_counter_yp_8),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam ff_pre_window_y_s10.INIT=16'h0600;
  LUT4 n790_s8 (
    .F(n790_12),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]),
    .I3(reg_r27_h_scroll_Z[2]) 
);
defparam n790_s8.INIT=16'h02A8;
  LUT4 n1042_s1 (
    .F(n1042_5),
    .I0(w_pre_dot_counter_yp_7),
    .I1(n964_4),
    .I2(n936_2),
    .I3(w_v_blanking_end) 
);
defparam n1042_s1.INIT=16'hF066;
  LUT4 n966_s3 (
    .F(n966_7),
    .I0(n966_4),
    .I1(w_pre_dot_counter_yp_5),
    .I2(w_pre_dot_counter_yp_4),
    .I3(w_pre_dot_counter_yp_6) 
);
defparam n966_s3.INIT=16'h7F80;
  LUT4 n1045_s1 (
    .F(n1045_5),
    .I0(w_pre_dot_counter_yp_4),
    .I1(n966_4),
    .I2(n940_2),
    .I3(w_v_blanking_end) 
);
defparam n1045_s1.INIT=16'hF066;
  LUT4 n1049_s1 (
    .F(n1049_5),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n969_4),
    .I2(n944_2),
    .I3(w_v_blanking_end) 
);
defparam n1049_s1.INIT=16'hF099;
  LUT4 n119_s4 (
    .F(n119_10),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[4]),
    .I3(n122_8) 
);
defparam n119_s4.INIT=16'h8000;
  LUT4 n121_s4 (
    .F(n121_10),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[4]),
    .I3(n122_8) 
);
defparam n121_s4.INIT=16'h1444;
  LUT4 n185_s4 (
    .F(n185_10),
    .I0(w_vcounter_7),
    .I1(w_vcounter_5),
    .I2(w_vcounter_6),
    .I3(n188_8) 
);
defparam n185_s4.INIT=16'h8000;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'hFE;
  LUT3 n42_s7 (
    .F(n42_13),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n42_s7.INIT=8'h80;
  LUT3 n43_s3 (
    .F(n43_9),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n43_s3.INIT=8'h6A;
  LUT3 n1481_s2 (
    .F(n1481_6),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1481_s2.INIT=8'h80;
  LUT4 n38_s4 (
    .F(n38_10),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(n40_8) 
);
defparam n38_s4.INIT=16'h6AAA;
  LUT4 n696_s3 (
    .F(n696_9),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n696_s3.INIT=16'h8000;
  LUT4 n698_s4 (
    .F(n698_10),
    .I0(n261_12),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n698_s4.INIT=16'h1444;
  LUT4 n970_s1 (
    .F(n970_5),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_2) 
);
defparam n970_s1.INIT=16'hBF40;
  LUT3 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n555_s2.INIT=8'h80;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n554_s2.INIT=16'h8000;
  LUT3 n1472_s2 (
    .F(n1472_6),
    .I0(ff_field),
    .I1(n1670_5),
    .I2(n1670_6) 
);
defparam n1472_s2.INIT=8'h20;
  LUT4 n117_s4 (
    .F(n117_10),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n117_8),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n117_s4.INIT=16'h0BB0;
  LUT4 n122_s4 (
    .F(n122_10),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(ff_v_cnt_in_field[4]),
    .I3(n122_8) 
);
defparam n122_s4.INIT=16'h0BB0;
  LUT4 n123_s4 (
    .F(n123_10),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n123_8),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n123_s4.INIT=16'h0BB0;
  LUT4 n125_s3 (
    .F(n125_9),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n125_s3.INIT=16'h0BB0;
  LUT3 n126_s3 (
    .F(n126_9),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_5),
    .I2(n1670_6) 
);
defparam n126_s3.INIT=8'h45;
  LUT4 n693_s3 (
    .F(n693_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[7]),
    .I3(n693_7) 
);
defparam n693_s3.INIT=16'h8FF8;
  LUT4 n695_s3 (
    .F(n695_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[5]),
    .I3(n695_7) 
);
defparam n695_s3.INIT=16'h8FF8;
  LUT4 n696_s4 (
    .F(n696_11),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[4]),
    .I3(n696_9) 
);
defparam n696_s4.INIT=16'h8FF8;
  LUT4 n699_s3 (
    .F(n699_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n699_s3.INIT=16'h0770;
  LUT3 n700_s3 (
    .F(n700_9),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13) 
);
defparam n700_s3.INIT=8'h15;
  LUT3 n1607_s1 (
    .F(n1607_5),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam n1607_s1.INIT=8'h80;
  LUT4 n1513_s1 (
    .F(n1513_5),
    .I0(n550_4),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(w_vdp_enable) 
);
defparam n1513_s1.INIT=16'h1000;
  LUT4 n405_s4 (
    .F(n405_10),
    .I0(w_eight_dot_state[0]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n166_5) 
);
defparam n405_s4.INIT=16'h5455;
  LUT2 ff_pre_y_cnt_7_s5 (
    .F(ff_pre_y_cnt_7_16),
    .I0(w_vdp_enable),
    .I1(slot_reset_n_d) 
);
defparam ff_pre_y_cnt_7_s5.INIT=4'hB;
  LUT4 n1123_s5 (
    .F(n1123_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_vdp_enable),
    .I3(n1164_2) 
);
defparam n1123_s5.INIT=16'hF444;
  LUT4 n1124_s5 (
    .F(n1124_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_vdp_enable),
    .I3(n1165_2) 
);
defparam n1124_s5.INIT=16'hF444;
  LUT4 n1125_s5 (
    .F(n1125_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_vdp_enable),
    .I3(n1166_2) 
);
defparam n1125_s5.INIT=16'hF444;
  LUT4 n1126_s5 (
    .F(n1126_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_vdp_enable),
    .I3(n1167_2) 
);
defparam n1126_s5.INIT=16'hF444;
  LUT4 n1127_s5 (
    .F(n1127_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_vdp_enable),
    .I3(n1168_2) 
);
defparam n1127_s5.INIT=16'hF444;
  LUT4 n1128_s5 (
    .F(n1128_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_vdp_enable),
    .I3(n1169_2) 
);
defparam n1128_s5.INIT=16'hF444;
  LUT4 n1129_s5 (
    .F(n1129_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_vdp_enable),
    .I3(n1170_2) 
);
defparam n1129_s5.INIT=16'hF444;
  LUT4 n1130_s5 (
    .F(n1130_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_vdp_enable),
    .I3(n1171_2) 
);
defparam n1130_s5.INIT=16'hF444;
  LUT4 n336_s5 (
    .F(n336_11),
    .I0(n1670_5),
    .I1(n1470_3),
    .I2(n1670_6),
    .I3(ff_field) 
);
defparam n336_s5.INIT=16'hBF40;
  LUT4 n40_s4 (
    .F(n40_10),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]),
    .I3(n42_13) 
);
defparam n40_s4.INIT=16'h6AAA;
  LUT4 n1470_s3 (
    .F(n1470_7),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(n42_8) 
);
defparam n1470_s3.INIT=16'h8000;
  LUT4 n1472_s3 (
    .F(n1472_8),
    .I0(n1470_3),
    .I1(ff_field),
    .I2(n1670_5),
    .I3(n1670_6) 
);
defparam n1472_s3.INIT=16'h0800;
  LUT4 n193_s4 (
    .F(n193_10),
    .I0(w_vcounter_0),
    .I1(ff_field),
    .I2(n1670_5),
    .I3(n1670_6) 
);
defparam n193_s4.INIT=16'h5155;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n86_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n87_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_9),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_9),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter_10),
    .D(n183_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter_9),
    .D(n184_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter_8),
    .D(n185_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter_7),
    .D(n186_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter_6),
    .D(n187_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter_5),
    .D(n188_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter_4),
    .D(n189_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter_3),
    .D(n190_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter_2),
    .D(n191_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vcounter_0),
    .D(n193_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_8),
    .RESET(n36_6) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_8),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_7),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_7),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_10),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_11),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_10),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n700_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_14),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_16),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp_8),
    .D(n1041_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp_7),
    .D(n1042_5),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp_6),
    .D(n1043_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp_5),
    .D(n1044_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp_4),
    .D(n1045_5),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp_1[3]),
    .D(n1046_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp_2),
    .D(n1047_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp_1[1]),
    .D(n1048_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp_0),
    .D(n1049_5),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n36_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_7),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_4),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFR ff_field_s2 (
    .Q(ff_field),
    .D(n336_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_10),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n1171_s (
    .SUM(n1171_2),
    .COUT(n1171_3),
    .I0(w_pre_dot_counter_yp_0),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_2),
    .COUT(n1170_3),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_3) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_2),
    .COUT(n1169_3),
    .I0(w_pre_dot_counter_yp_2),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_3) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_2),
    .COUT(n1168_3),
    .I0(w_pre_dot_counter_yp_1[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_3) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_2),
    .COUT(n1167_3),
    .I0(w_pre_dot_counter_yp_4),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_3) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_2),
    .COUT(n1166_3),
    .I0(w_pre_dot_counter_yp_5),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_3) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_2),
    .COUT(n1165_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_3) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_2),
    .COUT(n1164_0_COUT),
    .I0(w_pre_dot_counter_yp_7),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_3) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_7),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_8),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_10),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_10),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_8),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s4 (
    .O(n929_10),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  w_video_clk,
  n36_6,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n1786_7,
  reg_r8_col0_on_Z,
  w_vdp_mode_is_highres,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_dram_address_16_14,
  ff_dram_address_16_12,
  w_vdp_enable,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  w_sp_color_code,
  w_color_code_graphic4567,
  w_yjk_r,
  reg_r7_frame_col_Z,
  w_yjk_g,
  w_yjk_b,
  reg_r0_disp_mode,
  w_dot_state,
  w_color_code_text12,
  w_color_code_graphic123m,
  reg_r1_disp_mode,
  n227_7,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input w_video_clk;
input n36_6;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n1786_7;
input reg_r8_col0_on_Z;
input w_vdp_mode_is_highres;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_dram_address_16_14;
input ff_dram_address_16_12;
input w_vdp_enable;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [3:0] w_sp_color_code;
input [7:0] w_color_code_graphic4567;
input [5:0] w_yjk_r;
input [7:0] reg_r7_frame_col_Z;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input [3:1] reg_r0_disp_mode;
input [1:0] w_dot_state;
input [3:0] w_color_code_text12;
input [3:0] w_color_code_graphic123m;
input [1:0] reg_r1_disp_mode;
output n227_7;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n227_3;
wire n228_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n226_7;
wire n225_7;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_4;
wire n227_5;
wire n227_6;
wire n228_4;
wire n228_5;
wire n228_6;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_8;
wire n226_9;
wire n73_6;
wire n227_8;
wire n227_9;
wire n227_10;
wire n227_11;
wire n227_12;
wire n227_13;
wire n228_7;
wire n228_8;
wire n226_10;
wire n226_11;
wire n226_12;
wire n227_14;
wire n227_15;
wire n227_16;
wire n228_9;
wire n226_13;
wire n492_5;
wire n300_8;
wire n301_8;
wire n302_8;
wire n306_8;
wire n307_8;
wire n308_8;
wire n312_8;
wire n313_8;
wire n314_8;
wire n290_6;
wire n227_19;
wire n225_10;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(ff_yjk_r[5]),
    .I1(n73_4),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_yjk_r[4]),
    .I1(n74_4),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hA3;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(ff_yjk_r[3]),
    .I1(n75_4),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hA3;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(ff_yjk_r[2]),
    .I1(n76_4),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hA3;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(ff_yjk_r[1]),
    .I1(n77_4),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_yjk_r[0]),
    .I1(n78_4),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hAC;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_yjk_g[5]),
    .I1(n79_4),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hA3;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_yjk_g[4]),
    .I1(n80_4),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hAC;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(ff_yjk_g[3]),
    .I1(n81_4),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hAC;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(ff_yjk_g[2]),
    .I1(n82_4),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hAC;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(ff_yjk_g[1]),
    .I1(n83_4),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hAC;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_yjk_g[0]),
    .I1(n84_4),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hA3;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_yjk_b[5]),
    .I1(n85_4),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hAC;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(ff_yjk_b[4]),
    .I1(n86_4),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hAC;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(ff_yjk_b[3]),
    .I1(n87_4),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hAC;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_yjk_b[2]),
    .I1(n88_4),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hAC;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(ff_yjk_b[1]),
    .I1(n89_4),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hAC;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(ff_yjk_b[0]),
    .I1(n90_4),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hAC;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(n227_4),
    .I1(n227_5),
    .I2(n227_6),
    .I3(n227_7) 
);
defparam n227_s0.INIT=16'hEE0F;
  LUT4 n228_s0 (
    .F(n228_3),
    .I0(n228_4),
    .I1(n228_5),
    .I2(n228_6),
    .I3(n227_7) 
);
defparam n228_s0.INIT=16'hEE0F;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(n247_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[7]),
    .I3(w_sp_color_code_en) 
);
defparam n247_s0.INIT=16'h44F0;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT4 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[0]),
    .I3(w_sp_color_code_en) 
);
defparam n254_s0.INIT=16'hEEF0;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n226_8),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n227_7),
    .I3(n226_9) 
);
defparam n226_s2.INIT=16'h0C0A;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(n225_10),
    .I2(n227_7),
    .I3(n226_9) 
);
defparam n225_s2.INIT=16'h0A03;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'hCA;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode[3]),
    .I3(n1786_7) 
);
defparam n73_s2.INIT=16'h4000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'h35;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'h35;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'h35;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'h35;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'hAC;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'h35;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'h53;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'hAC;
  LUT4 n227_s1 (
    .F(n227_4),
    .I0(n227_8),
    .I1(n227_9),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n227_s1.INIT=16'h3500;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n227_10),
    .I3(n228_4) 
);
defparam n227_s2.INIT=16'h0070;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(n227_11),
    .I1(n227_12),
    .I2(reg_r7_frame_col_Z[1]),
    .I3(n227_13) 
);
defparam n227_s3.INIT=16'h00EF;
  LUT2 n227_s4 (
    .F(n227_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam n227_s4.INIT=4'h4;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(n228_7),
    .I1(n226_8),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n228_s1.INIT=16'hC500;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n228_8),
    .I3(n227_4) 
);
defparam n228_s2.INIT=16'h0070;
  LUT4 n228_s3 (
    .F(n228_6),
    .I0(n227_11),
    .I1(n227_13),
    .I2(reg_r7_frame_col_Z[0]),
    .I3(n227_12) 
);
defparam n228_s3.INIT=16'h00EF;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[0]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[2]) 
);
defparam n247_s1.INIT=8'h0E;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]) 
);
defparam n254_s1.INIT=8'h10;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_sp_color_code_en),
    .I1(n226_10),
    .I2(n226_11),
    .I3(n226_12) 
);
defparam n226_s3.INIT=16'h001F;
  LUT3 n226_s4 (
    .F(n226_9),
    .I0(n227_11),
    .I1(n227_12),
    .I2(n227_13) 
);
defparam n226_s4.INIT=8'h01;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[3]),
    .I2(n1786_7) 
);
defparam n73_s3.INIT=8'h40;
  LUT3 n227_s5 (
    .F(n227_8),
    .I0(n227_14),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s5.INIT=8'h3A;
  LUT3 n227_s6 (
    .F(n227_9),
    .I0(n227_15),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s6.INIT=8'h3A;
  LUT3 n227_s7 (
    .F(n227_10),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n227_s7.INIT=8'hCA;
  LUT4 n227_s8 (
    .F(n227_11),
    .I0(n226_8),
    .I1(n227_16),
    .I2(n227_19),
    .I3(n290_4) 
);
defparam n227_s8.INIT=16'hEF00;
  LUT4 n227_s9 (
    .F(n227_12),
    .I0(n228_7),
    .I1(w_color_code_text12[0]),
    .I2(ff_dram_address_16_14),
    .I3(n290_4) 
);
defparam n227_s9.INIT=16'hC500;
  LUT4 n227_s10 (
    .F(n227_13),
    .I0(n227_8),
    .I1(w_color_code_text12[1]),
    .I2(ff_dram_address_16_14),
    .I3(n290_4) 
);
defparam n227_s10.INIT=16'hC500;
  LUT3 n228_s4 (
    .F(n228_7),
    .I0(n228_9),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code_en) 
);
defparam n228_s4.INIT=8'h3A;
  LUT3 n228_s5 (
    .F(n228_8),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n228_s5.INIT=8'hCA;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n226_s5.INIT=16'h3533;
  LUT4 n226_s6 (
    .F(n226_11),
    .I0(reg_r0_disp_mode[3]),
    .I1(ff_dram_address_16_12),
    .I2(w_sp_color_code_en),
    .I3(w_sp_color_code[2]) 
);
defparam n226_s6.INIT=16'h0BBB;
  LUT3 n226_s7 (
    .F(n226_12),
    .I0(w_color_code_text12[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_dram_address_16_12) 
);
defparam n226_s7.INIT=8'h10;
  LUT4 n227_s11 (
    .F(n227_14),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n227_s11.INIT=16'h3533;
  LUT4 n227_s12 (
    .F(n227_15),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n227_s12.INIT=16'h3533;
  LUT4 n227_s13 (
    .F(n227_16),
    .I0(n227_15),
    .I1(w_sp_color_code[3]),
    .I2(ff_dram_address_16_14),
    .I3(w_sp_color_code_en) 
);
defparam n227_s13.INIT=16'h0C05;
  LUT4 n228_s6 (
    .F(n228_9),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n228_s6.INIT=16'h3533;
  LUT4 n226_s8 (
    .F(n226_13),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n226_s8.INIT=16'h001F;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT4 n300_s2 (
    .F(n300_8),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_8),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_8),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_8),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_8),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_8),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_8),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_8),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_8),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  LUT4 n227_s15 (
    .F(n227_19),
    .I0(reg_r0_disp_mode[3]),
    .I1(ff_dram_address_16_12),
    .I2(w_color_code_text12[3]),
    .I3(reg_r8_col0_on_Z) 
);
defparam n227_s15.INIT=16'h00BF;
  LUT4 n225_s4 (
    .F(n225_10),
    .I0(n227_9),
    .I1(w_color_code_text12[3]),
    .I2(reg_r0_disp_mode[3]),
    .I3(ff_dram_address_16_12) 
);
defparam n225_s4.INIT=16'hA3AA;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  w_video_clk,
  n36_6,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  w_vdp_enable,
  n519_4,
  n973_7,
  n969_5,
  \vdp_command_processor.maxxmask_1_6 ,
  w_vram_data_Z,
  w_dot_state,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  w_pre_dot_counter_yp_2,
  w_pre_dot_counter_yp_4,
  w_pre_dot_counter_yp_5,
  w_pre_dot_counter_yp_6,
  w_pre_dot_counter_yp_7,
  w_pre_dot_counter_yp_8,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n1011_5,
  n100_6,
  n166_5,
  n100_8,
  n100_9,
  n1017_7,
  n1018_6,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_color_code_text12
)
;
input w_video_clk;
input n36_6;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input w_vdp_enable;
input n519_4;
input n973_7;
input n969_5;
input \vdp_command_processor.maxxmask_1_6 ;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [8:0] w_pre_dot_counter_x;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [2:0] w_pre_dot_counter_y;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input w_pre_dot_counter_yp_2;
input w_pre_dot_counter_yp_4;
input w_pre_dot_counter_yp_5;
input w_pre_dot_counter_yp_6;
input w_pre_dot_counter_yp_7;
input w_pre_dot_counter_yp_8;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n1011_5;
output n100_6;
output n166_5;
output n100_8;
output n100_9;
output n1017_7;
output n1018_6;
output w_vram_address_text12_0;
output w_vram_address_text12_1;
output w_vram_address_text12_2;
output w_vram_address_text12_3;
output w_vram_address_text12_4;
output w_vram_address_text12_5;
output w_vram_address_text12_6;
output w_vram_address_text12_7;
output w_vram_address_text12_8;
output w_vram_address_text12_9;
output w_vram_address_text12_10;
output w_vram_address_text12_11;
output w_vram_address_text12_12;
output w_vram_address_text12_13;
output w_vram_address_text12_16;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n507_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_blink_period_cnt_3_6;
wire ff_tx_vram_read_en_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_8;
wire ff_ramadr_16_7;
wire n427_13;
wire n426_13;
wire n425_13;
wire n424_13;
wire n423_13;
wire n422_13;
wire n421_15;
wire n111_7;
wire n849_7;
wire n848_7;
wire n847_7;
wire n112_7;
wire n361_7;
wire n360_7;
wire n359_7;
wire n358_7;
wire n357_7;
wire n356_7;
wire n355_7;
wire n354_7;
wire n353_7;
wire n352_7;
wire n351_7;
wire n350_7;
wire n818_7;
wire n817_7;
wire n816_7;
wire n800_6;
wire n689_6;
wire n120_8;
wire n119_7;
wire n118_7;
wire n241_22;
wire n242_23;
wire n242_22;
wire n1011_4;
wire w_logical_vram_addr_nam_11_5;
wire n74_4;
wire n682_4;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n507_5;
wire n507_6;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_8;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_9;
wire n424_14;
wire n423_14;
wire n421_16;
wire n847_8;
wire n800_7;
wire n800_8;
wire n1011_6;
wire n74_5;
wire n1016_5;
wire n1016_6;
wire n236_27;
wire ff_tx_prewindow_x_8;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_tx_char_counter_start_of_line_11_11;
wire n100_11;
wire ff_prepattern_7_10;
wire ff_ramadr_16_10;
wire ff_tx_vram_read_en2_10;
wire ff_tx_char_counter_start_of_line_11_13;
wire n100_13;
wire n850_9;
wire n1016_12;
wire n715_15;
wire ff_is_foreground_9;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n236_29;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_9;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(ff_pattern_generator_7_9),
    .I3(n1011_5) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT3 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z_1),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n242_s20.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(reg_r4_pattern_generator_Z_5),
    .I1(n236_29),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'hCA;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(reg_r4_pattern_generator_Z_2),
    .I1(n239_22),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'hCA;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n240_22),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'hCA;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(ff_pattern_num[6]),
    .I1(n243_22),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'hCA;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(ff_pattern_num[5]),
    .I1(n244_22),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'hCA;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(ff_pattern_num[4]),
    .I1(n245_22),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'hCA;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(ff_pattern_num[3]),
    .I1(n246_22),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'hCA;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(ff_pattern_num[2]),
    .I1(n247_22),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'hCA;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(ff_pattern_num[1]),
    .I1(n248_22),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'hCA;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(ff_pattern_num[0]),
    .I1(n249_22),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'hCA;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n250_22),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'hCA;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n251_22),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'hCA;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n252_22),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'hCA;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(ff_dot_counter24[2]),
    .I1(n507_5),
    .I2(n1017_7),
    .I3(n507_6) 
);
defparam n507_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(n507_6),
    .I2(n100_11),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(n100_6),
    .I2(n1018_6),
    .I3(n100_13) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5),
    .I3(n1017_7) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1017_7) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n1011_4),
    .I1(ff_tx_char_counter_start_of_line_11_11),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_prepattern_7_10) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt_3_7),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hD0;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'hD000;
  LUT4 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(ff_dot_counter24[2]),
    .I1(ff_tx_vram_read_en2_10),
    .I2(n1018_6),
    .I3(ff_tx_vram_read_en2_8) 
);
defparam ff_tx_vram_read_en2_s2.INIT=16'hFEF0;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(n708_12),
    .I3(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=16'h4F00;
  LUT3 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(ff_pattern_generator_7_9),
    .I2(ff_tx_char_counter_x_6_9) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=8'hF8;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_ramadr_16_10),
    .I1(ff_tx_prewindow_x),
    .I2(n519_4) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT2 n427_s7 (
    .F(n427_13),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n427_s7.INIT=4'h4;
  LUT3 n426_s7 (
    .F(n426_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n426_s7.INIT=8'h60;
  LUT4 n425_s7 (
    .F(n425_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(w_dot_state[1]) 
);
defparam n425_s7.INIT=16'h7800;
  LUT3 n424_s7 (
    .F(n424_13),
    .I0(n424_14),
    .I1(ff_tx_char_counter_x[3]),
    .I2(w_dot_state[1]) 
);
defparam n424_s7.INIT=8'h60;
  LUT3 n423_s7 (
    .F(n423_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_14),
    .I2(w_dot_state[1]) 
);
defparam n423_s7.INIT=8'h60;
  LUT4 n422_s7 (
    .F(n422_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_14),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n422_s7.INIT=16'h7800;
  LUT3 n421_s9 (
    .F(n421_15),
    .I0(n421_16),
    .I1(ff_tx_char_counter_x[6]),
    .I2(w_dot_state[1]) 
);
defparam n421_s9.INIT=8'h60;
  LUT3 n111_s2 (
    .F(n111_7),
    .I0(n100_11),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_7),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n849_s2.INIT=8'h28;
  LUT4 n848_s2 (
    .F(n848_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4),
    .I3(ff_blink_period_cnt[2]) 
);
defparam n848_s2.INIT=16'h7080;
  LUT3 n847_s2 (
    .F(n847_7),
    .I0(n1016_4),
    .I1(n847_8),
    .I2(ff_blink_period_cnt[3]) 
);
defparam n847_s2.INIT=8'h28;
  LUT2 n112_s2 (
    .F(n112_7),
    .I0(ff_dot_counter24[3]),
    .I1(n100_11) 
);
defparam n112_s2.INIT=4'h1;
  LUT2 n361_s2 (
    .F(n361_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[0]) 
);
defparam n361_s2.INIT=4'h4;
  LUT2 n360_s2 (
    .F(n360_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[1]) 
);
defparam n360_s2.INIT=4'h4;
  LUT2 n359_s2 (
    .F(n359_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[2]) 
);
defparam n359_s2.INIT=4'h4;
  LUT2 n358_s2 (
    .F(n358_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[3]) 
);
defparam n358_s2.INIT=4'h4;
  LUT2 n357_s2 (
    .F(n357_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[4]) 
);
defparam n357_s2.INIT=4'h4;
  LUT2 n356_s2 (
    .F(n356_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[5]) 
);
defparam n356_s2.INIT=4'h4;
  LUT2 n355_s2 (
    .F(n355_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[6]) 
);
defparam n355_s2.INIT=4'h4;
  LUT2 n354_s2 (
    .F(n354_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[7]) 
);
defparam n354_s2.INIT=4'h4;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[8]) 
);
defparam n353_s2.INIT=4'h4;
  LUT2 n352_s2 (
    .F(n352_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[9]) 
);
defparam n352_s2.INIT=4'h4;
  LUT2 n351_s2 (
    .F(n351_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[10]) 
);
defparam n351_s2.INIT=4'h4;
  LUT2 n350_s2 (
    .F(n350_7),
    .I0(ff_tx_char_counter_start_of_line_11_11),
    .I1(w_tx_char_counter[11]) 
);
defparam n350_s2.INIT=4'h4;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_6),
    .I0(ff_blink_state),
    .I1(n800_7),
    .I2(n800_8) 
);
defparam n800_s1.INIT=8'h0D;
  LUT2 n689_s1 (
    .F(n689_6),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_8),
    .I0(ff_dot_counter24[0]),
    .I1(n100_11) 
);
defparam n120_s3.INIT=4'h1;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_dot_counter24[2]),
    .I1(n100_11),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_dot_counter24[1]),
    .I1(n100_11),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z_5),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hAC;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z_4),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hCA;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_7),
    .I2(n1011_6),
    .I3(n973_7) 
);
defparam n1011_s1.INIT=16'h1000;
  LUT3 n1011_s2 (
    .F(n1011_5),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5) 
);
defparam n1011_s2.INIT=8'h10;
  LUT4 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=16'h0100;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(n74_5),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n74_s1.INIT=16'h1000;
  LUT3 n100_s3 (
    .F(n100_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8) 
);
defparam n100_s3.INIT=8'h10;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n100_9),
    .I3(n100_8) 
);
defparam n166_s2.INIT=16'h1000;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n507_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'h71;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'h35;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n507_s2 (
    .F(n507_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n507_s2.INIT=4'h1;
  LUT2 n507_s3 (
    .F(n507_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam n507_s3.INIT=4'h4;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(ff_tx_prewindow_x_8),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h8000;
  LUT4 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(w_pre_dot_counter_yp_2),
    .I1(n969_5),
    .I2(ff_tx_prewindow_x_7),
    .I3(ff_tx_char_counter_start_of_line_11_13) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=16'h8000;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT3 ff_tx_vram_read_en2_s4 (
    .F(ff_tx_vram_read_en2_8),
    .I0(ff_dot_counter24[1]),
    .I1(ff_tx_prewindow_x),
    .I2(n519_4) 
);
defparam ff_tx_vram_read_en2_s4.INIT=8'h40;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_pattern_7_s3.INIT=16'h0230;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_vram_read_en2_8) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h2C00;
  LUT3 n424_s8 (
    .F(n424_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n424_s8.INIT=8'h80;
  LUT4 n423_s8 (
    .F(n423_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n423_s8.INIT=16'h8000;
  LUT3 n421_s10 (
    .F(n421_16),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n423_14) 
);
defparam n421_s10.INIT=8'h80;
  LUT3 n847_s3 (
    .F(n847_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n847_s3.INIT=8'h80;
  LUT4 n800_s2 (
    .F(n800_7),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n800_s2.INIT=16'h0001;
  LUT4 n800_s3 (
    .F(n800_8),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n800_s3.INIT=16'h0001;
  LUT3 n1011_s3 (
    .F(n1011_6),
    .I0(w_pre_dot_counter_yp_6),
    .I1(w_pre_dot_counter_yp_5),
    .I2(w_pre_dot_counter_yp_4) 
);
defparam n1011_s3.INIT=8'h01;
  LUT2 n74_s2 (
    .F(n74_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]) 
);
defparam n74_s2.INIT=4'h4;
  LUT3 n100_s5 (
    .F(n100_8),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]) 
);
defparam n100_s5.INIT=8'h01;
  LUT2 n100_s6 (
    .F(n100_9),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n100_s6.INIT=4'h1;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'h35;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(n1016_7),
    .I1(ff_blink_period_cnt[2]),
    .I2(n1016_8) 
);
defparam n1016_s3.INIT=8'h71;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT2 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]) 
);
defparam ff_tx_prewindow_x_s4.INIT=4'h4;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s4.INIT=8'h35;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(n1016_9),
    .I1(n1016_10),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n1016_s5.INIT=8'h4D;
  LUT3 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s6.INIT=8'h35;
  LUT4 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s7.INIT=16'h0C0A;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(ff_tx_char_counter_start_of_line_11_13) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h1000;
  LUT4 n100_s7 (
    .F(n100_11),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(n100_13) 
);
defparam n100_s7.INIT=16'h1000;
  LUT4 ff_prepattern_7_s5 (
    .F(ff_prepattern_7_10),
    .I0(ff_dot_counter24[2]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(\vdp_command_processor.maxxmask_1_6 ) 
);
defparam ff_prepattern_7_s5.INIT=16'h1000;
  LUT3 n1017_s3 (
    .F(n1017_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n1017_s3.INIT=8'h20;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT3 ff_tx_vram_read_en2_s5 (
    .F(ff_tx_vram_read_en2_10),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam ff_tx_vram_read_en2_s5.INIT=8'h01;
  LUT4 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=16'h4000;
  LUT4 n100_s8 (
    .F(n100_13),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n100_s8.INIT=16'h0008;
  LUT4 n850_s3 (
    .F(n850_9),
    .I0(ff_blink_period_cnt[0]),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h1501;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(n1011_3),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n1016_s8.INIT=16'h80A8;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n715_s8 (
    .F(n715_15),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'hAAAC;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'hAAAC;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'hAAAC;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'hAAAC;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'hAAAC;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'hAAAC;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'hAAAC;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'hAAAC;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'hAAAC;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'hAAAC;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z_2),
    .I1(reg_r10r3_color_Z_6),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'hAAAC;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r10r3_color_Z_7),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'hAAAC;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r10r3_color_Z_10),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'hAAAC;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_7),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_8),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_11),
    .CLK(w_video_clk),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(w_video_clk),
    .CE(ff_tx_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12_16),
    .D(n236_24),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12_13),
    .D(n239_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12_12),
    .D(n240_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12_11),
    .D(n241_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12_10),
    .D(n242_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12_9),
    .D(n243_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12_8),
    .D(n244_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12_7),
    .D(n245_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12_6),
    .D(n246_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12_5),
    .D(n247_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12_4),
    .D(n248_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12_3),
    .D(n249_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12_2),
    .D(n250_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12_1),
    .D(n251_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12_0),
    .D(n252_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n421_15),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n422_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n423_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n424_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n425_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n426_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n427_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_7),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_15),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(w_video_clk),
    .CE(ff_is_foreground_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_6),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_6),
    .CLK(w_video_clk),
    .CE(n1016_12),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_9),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_9),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_7),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_9),
    .I(ff_blink_clk_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  w_video_clk,
  n36_6,
  n1017_7,
  n1514_4,
  w_vdp_enable,
  n313_6,
  n1185_25,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_dot_state,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_y,
  w_eight_dot_state,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  n519_4,
  ff_pattern_generator_7_7,
  n585_6,
  n537_6,
  n553_6,
  n569_5,
  ff_pattern_generator_7_9,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_color_code_graphic123m
)
;
input w_video_clk;
input n36_6;
input n1017_7;
input n1514_4;
input w_vdp_enable;
input n313_6;
input n1185_25;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:0] w_pre_dot_counter_y;
input [2:0] w_eight_dot_state;
input reg_r10r3_color_Z_0;
input reg_r10r3_color_Z_1;
input reg_r10r3_color_Z_2;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output n519_4;
output ff_pattern_generator_7_7;
output n585_6;
output n537_6;
output n553_6;
output n569_5;
output ff_pattern_generator_7_9;
output w_vram_address_graphic123m_0;
output w_vram_address_graphic123m_1;
output w_vram_address_graphic123m_2;
output w_vram_address_graphic123m_3;
output w_vram_address_graphic123m_4;
output w_vram_address_graphic123m_5;
output w_vram_address_graphic123m_6;
output w_vram_address_graphic123m_7;
output w_vram_address_graphic123m_8;
output w_vram_address_graphic123m_9;
output w_vram_address_graphic123m_10;
output w_vram_address_graphic123m_11;
output w_vram_address_graphic123m_12;
output w_vram_address_graphic123m_13;
output w_vram_address_graphic123m_16;
output [3:0] w_color_code_graphic123m;
wire n212_3;
wire n213_3;
wire n214_3;
wire n215_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n126_11;
wire n127_11;
wire n128_11;
wire n129_11;
wire n130_11;
wire n131_11;
wire n132_11;
wire n133_11;
wire n134_11;
wire n135_11;
wire n136_11;
wire n137_11;
wire n138_11;
wire n139_11;
wire n123_11;
wire n212_4;
wire n126_12;
wire n127_12;
wire n127_13;
wire n128_12;
wire n128_13;
wire n129_12;
wire n130_12;
wire n131_12;
wire n132_12;
wire n133_12;
wire n134_12;
wire n135_12;
wire n135_13;
wire n136_12;
wire n137_12;
wire n137_13;
wire n138_12;
wire n138_13;
wire n139_12;
wire n139_13;
wire n123_12;
wire n212_5;
wire n127_14;
wire n128_14;
wire n129_13;
wire n130_13;
wire n131_13;
wire n132_13;
wire n133_13;
wire n137_14;
wire n138_14;
wire n139_14;
wire n123_13;
wire ff_vram_address_13_7;
wire n393_6;
wire n400_8;
wire n537_8;
wire n553_8;
wire n126_15;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n519_s1 (
    .F(n519_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n519_s1.INIT=8'h80;
  LUT3 n212_s0 (
    .F(n212_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n212_4) 
);
defparam n212_s0.INIT=8'hCA;
  LUT3 n213_s0 (
    .F(n213_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n212_4) 
);
defparam n213_s0.INIT=8'hCA;
  LUT3 n214_s0 (
    .F(n214_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n212_4) 
);
defparam n214_s0.INIT=8'hCA;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n212_4) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n393_s0 (
    .F(n393_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n393_6) 
);
defparam n393_s0.INIT=8'hAC;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n393_6) 
);
defparam n394_s0.INIT=8'hAC;
  LUT3 n395_s0 (
    .F(n395_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n393_6) 
);
defparam n395_s0.INIT=8'hAC;
  LUT3 n396_s0 (
    .F(n396_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n393_6) 
);
defparam n396_s0.INIT=8'hAC;
  LUT3 n397_s0 (
    .F(n397_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n393_6) 
);
defparam n397_s0.INIT=8'hAC;
  LUT3 n398_s0 (
    .F(n398_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n393_6) 
);
defparam n398_s0.INIT=8'hAC;
  LUT3 n399_s0 (
    .F(n399_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n393_6) 
);
defparam n399_s0.INIT=8'hAC;
  LUT4 n126_s7 (
    .F(n126_11),
    .I0(n537_6),
    .I1(reg_r4_pattern_generator_Z_2),
    .I2(n126_12),
    .I3(n126_15) 
);
defparam n126_s7.INIT=16'hFFF8;
  LUT4 n127_s7 (
    .F(n127_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_2),
    .I2(n127_12),
    .I3(n127_13) 
);
defparam n127_s7.INIT=16'hFFF8;
  LUT4 n128_s7 (
    .F(n128_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_1),
    .I2(n128_12),
    .I3(n128_13) 
);
defparam n128_s7.INIT=16'hFFF8;
  LUT3 n129_s7 (
    .F(n129_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_0),
    .I2(n129_12) 
);
defparam n129_s7.INIT=8'hF8;
  LUT3 n130_s7 (
    .F(n130_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n130_12) 
);
defparam n130_s7.INIT=8'hF8;
  LUT3 n131_s7 (
    .F(n131_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n131_12) 
);
defparam n131_s7.INIT=8'hF8;
  LUT3 n132_s7 (
    .F(n132_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n132_12) 
);
defparam n132_s7.INIT=8'hF8;
  LUT3 n133_s7 (
    .F(n133_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n133_12) 
);
defparam n133_s7.INIT=8'hF8;
  LUT4 n134_s7 (
    .F(n134_11),
    .I0(n134_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n585_6) 
);
defparam n134_s7.INIT=16'hF444;
  LUT4 n135_s7 (
    .F(n135_11),
    .I0(ff_pre_pattern_num[7]),
    .I1(n553_6),
    .I2(n135_12),
    .I3(n135_13) 
);
defparam n135_s7.INIT=16'h80FF;
  LUT4 n136_s7 (
    .F(n136_11),
    .I0(ff_pre_pattern_num[6]),
    .I1(n553_6),
    .I2(n135_12),
    .I3(n136_12) 
);
defparam n136_s7.INIT=16'h80FF;
  LUT4 n137_s7 (
    .F(n137_11),
    .I0(n137_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n137_13) 
);
defparam n137_s7.INIT=16'h0310;
  LUT4 n138_s7 (
    .F(n138_11),
    .I0(n138_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n138_13) 
);
defparam n138_s7.INIT=16'h0310;
  LUT4 n139_s7 (
    .F(n139_11),
    .I0(n139_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n139_13) 
);
defparam n139_s7.INIT=16'h0310;
  LUT3 n123_s7 (
    .F(n123_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_6),
    .I2(n123_12) 
);
defparam n123_s7.INIT=8'h8F;
  LUT3 n212_s1 (
    .F(n212_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n212_5) 
);
defparam n212_s1.INIT=8'hC5;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT4 n126_s8 (
    .F(n126_12),
    .I0(reg_r10r3_color_Z_7),
    .I1(reg_r4_pattern_generator_Z_2),
    .I2(n212_5),
    .I3(n553_6) 
);
defparam n126_s8.INIT=16'hCA00;
  LUT4 n127_s8 (
    .F(n127_12),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n537_6),
    .I3(reg_r4_pattern_generator_Z_1) 
);
defparam n127_s8.INIT=16'hE000;
  LUT4 n127_s9 (
    .F(n127_13),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n127_14),
    .I2(n212_5),
    .I3(n553_6) 
);
defparam n127_s9.INIT=16'hAC00;
  LUT4 n128_s8 (
    .F(n128_12),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n537_6),
    .I3(reg_r4_pattern_generator_Z_0) 
);
defparam n128_s8.INIT=16'hE000;
  LUT4 n128_s9 (
    .F(n128_13),
    .I0(reg_r4_pattern_generator_Z_0),
    .I1(n128_14),
    .I2(n212_5),
    .I3(n553_6) 
);
defparam n128_s9.INIT=16'hAC00;
  LUT4 n129_s8 (
    .F(n129_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n129_13),
    .I3(ff_pre_pattern_num[7]) 
);
defparam n129_s8.INIT=16'hFCA0;
  LUT4 n130_s8 (
    .F(n130_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n130_13),
    .I3(ff_pre_pattern_num[6]) 
);
defparam n130_s8.INIT=16'hFCA0;
  LUT4 n131_s8 (
    .F(n131_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n131_13),
    .I3(ff_pre_pattern_num[5]) 
);
defparam n131_s8.INIT=16'hFCA0;
  LUT4 n132_s8 (
    .F(n132_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n132_13),
    .I3(ff_pre_pattern_num[4]) 
);
defparam n132_s8.INIT=16'hFCA0;
  LUT4 n133_s8 (
    .F(n133_12),
    .I0(n135_12),
    .I1(n537_6),
    .I2(n133_13),
    .I3(ff_pre_pattern_num[3]) 
);
defparam n133_s8.INIT=16'hFCA0;
  LUT3 n134_s8 (
    .F(n134_12),
    .I0(n135_12),
    .I1(n553_6),
    .I2(n537_6) 
);
defparam n134_s8.INIT=8'h0B;
  LUT4 n135_s8 (
    .F(n135_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_6) 
);
defparam n135_s8.INIT=16'h0100;
  LUT4 n135_s9 (
    .F(n135_13),
    .I0(n585_6),
    .I1(w_dot_counter_x[7]),
    .I2(n134_12),
    .I3(ff_pre_pattern_num[1]) 
);
defparam n135_s9.INIT=16'h7077;
  LUT4 n136_s8 (
    .F(n136_12),
    .I0(n585_6),
    .I1(w_dot_counter_x[6]),
    .I2(n134_12),
    .I3(ff_pre_pattern_num[0]) 
);
defparam n136_s8.INIT=16'h7077;
  LUT3 n137_s8 (
    .F(n137_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n137_14),
    .I2(n212_5) 
);
defparam n137_s8.INIT=8'h53;
  LUT4 n137_s9 (
    .F(n137_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_dot_counter_x[5]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n137_s9.INIT=16'hFA0C;
  LUT3 n138_s8 (
    .F(n138_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n138_14),
    .I2(n212_5) 
);
defparam n138_s8.INIT=8'h53;
  LUT4 n138_s9 (
    .F(n138_13),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_dot_counter_x[4]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n138_s9.INIT=16'hFA0C;
  LUT3 n139_s8 (
    .F(n139_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n139_14),
    .I2(n212_5) 
);
defparam n139_s8.INIT=8'h53;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_dot_counter_x[3]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n139_s9.INIT=16'hFA0C;
  LUT4 n123_s8 (
    .F(n123_12),
    .I0(n537_6),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n123_13),
    .I3(n553_6) 
);
defparam n123_s8.INIT=16'h0777;
  LUT4 n212_s2 (
    .F(n212_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n212_s2.INIT=16'h0100;
  LUT3 n127_s10 (
    .F(n127_14),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r10r3_color_Z_6) 
);
defparam n127_s10.INIT=8'hE0;
  LUT3 n128_s10 (
    .F(n128_14),
    .I0(n135_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r10r3_color_Z_5) 
);
defparam n128_s10.INIT=8'hE0;
  LUT3 n129_s9 (
    .F(n129_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_4),
    .I2(n553_6) 
);
defparam n129_s9.INIT=8'hE0;
  LUT3 n130_s9 (
    .F(n130_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_3),
    .I2(n553_6) 
);
defparam n130_s9.INIT=8'hE0;
  LUT3 n131_s9 (
    .F(n131_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_2),
    .I2(n553_6) 
);
defparam n131_s9.INIT=8'hE0;
  LUT3 n132_s9 (
    .F(n132_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_1),
    .I2(n553_6) 
);
defparam n132_s9.INIT=8'hE0;
  LUT3 n133_s9 (
    .F(n133_13),
    .I0(n212_5),
    .I1(reg_r10r3_color_Z_0),
    .I2(n553_6) 
);
defparam n133_s9.INIT=8'hE0;
  LUT3 n137_s10 (
    .F(n137_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n135_12) 
);
defparam n137_s10.INIT=8'hCA;
  LUT3 n138_s10 (
    .F(n138_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n135_12) 
);
defparam n138_s10.INIT=8'hCA;
  LUT3 n139_s10 (
    .F(n139_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n135_12) 
);
defparam n139_s10.INIT=8'hCA;
  LUT3 n123_s9 (
    .F(n123_13),
    .I0(reg_r10r3_color_Z_10),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n212_5) 
);
defparam n123_s9.INIT=8'hCA;
  LUT3 n585_s2 (
    .F(n585_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n585_s2.INIT=8'h01;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_7),
    .I0(n1185_25),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n519_4) 
);
defparam ff_vram_address_13_s3.INIT=16'hAB00;
  LUT3 n537_s2 (
    .F(n537_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n537_s2.INIT=8'h02;
  LUT3 n553_s2 (
    .F(n553_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n553_s2.INIT=8'h10;
  LUT4 n569_s1 (
    .F(n569_5),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1017_7) 
);
defparam n569_s1.INIT=16'h4000;
  LUT3 n393_s2 (
    .F(n393_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n585_6) 
);
defparam n393_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT4 n400_s2 (
    .F(n400_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n585_6) 
);
defparam n400_s2.INIT=16'h0200;
  LUT4 n537_s3 (
    .F(n537_8),
    .I0(n1017_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n537_s3.INIT=16'h0008;
  LUT4 n553_s3 (
    .F(n553_8),
    .I0(n1017_7),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n553_s3.INIT=16'h0200;
  LUT4 n126_s10 (
    .F(n126_15),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n126_s10.INIT=16'h0002;
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m_13),
    .D(n126_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m_12),
    .D(n127_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m_11),
    .D(n128_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m_10),
    .D(n129_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m_9),
    .D(n130_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m_8),
    .D(n131_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m_7),
    .D(n132_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m_6),
    .D(n133_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m_5),
    .D(n134_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m_4),
    .D(n135_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m_3),
    .D(n136_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m_2),
    .D(n137_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m_1),
    .D(n138_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m_0),
    .D(n139_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n212_3),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n213_3),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n214_3),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n215_3),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n393_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n394_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n395_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n396_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n397_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n398_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n399_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n400_8),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m_16),
    .D(n123_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  w_video_clk,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  w_video_clk,
  n36_6,
  n1017_7,
  w_vdp_enable,
  ff_pattern_generator_7_9,
  n1011_5,
  ff_pattern_generator_7_7,
  n100_6,
  n1018_6,
  n585_6,
  reg_r25_yae_Z,
  n519_4,
  n1967_7,
  reg_r25_yjk_Z,
  n494_25,
  n100_9,
  n313_6,
  slot_reset_n_d,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  w_dot_state,
  ff_dram_address,
  ff_rdata,
  w_eight_dot_state,
  reg_r0_disp_mode,
  w_pre_dot_counter_y,
  reg_r1_disp_mode,
  w_yjk_en,
  ff_local_dot_counter_x_8_7,
  pcolorcode_7_6,
  n110_6,
  n575_15,
  pcolorcode_7_10,
  n1514_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16
)
;
input w_video_clk;
input n36_6;
input n1017_7;
input w_vdp_enable;
input ff_pattern_generator_7_9;
input n1011_5;
input ff_pattern_generator_7_7;
input n100_6;
input n1018_6;
input n585_6;
input reg_r25_yae_Z;
input n519_4;
input n1967_7;
input reg_r25_yjk_Z;
input n494_25;
input n100_9;
input n313_6;
input slot_reset_n_d;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:2] w_pre_dot_counter_x;
input [7:3] reg_r26_h_scroll_Z;
input [1:0] w_dot_state;
input [16:16] ff_dram_address;
input [7:0] ff_rdata;
input [2:0] w_eight_dot_state;
input [3:1] reg_r0_disp_mode;
input [6:0] w_pre_dot_counter_y;
input [1:0] reg_r1_disp_mode;
output w_yjk_en;
output ff_local_dot_counter_x_8_7;
output pcolorcode_7_6;
output n110_6;
output n575_15;
output pcolorcode_7_10;
output n1514_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output w_vram_address_graphic4567_0;
output w_vram_address_graphic4567_1;
output w_vram_address_graphic4567_2;
output w_vram_address_graphic4567_3;
output w_vram_address_graphic4567_4;
output w_vram_address_graphic4567_5;
output w_vram_address_graphic4567_6;
output w_vram_address_graphic4567_7;
output w_vram_address_graphic4567_8;
output w_vram_address_graphic4567_9;
output w_vram_address_graphic4567_10;
output w_vram_address_graphic4567_11;
output w_vram_address_graphic4567_12;
output w_vram_address_graphic4567_13;
output w_vram_address_graphic4567_16;
wire w_ram_we;
wire n1344_3;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n102_4;
wire n118_4;
wire n126_5;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_fifo_write_7;
wire n995_18;
wire n510_8;
wire n575_12;
wire n574_12;
wire n573_12;
wire n572_13;
wire n454_13;
wire n453_13;
wire n452_13;
wire n451_13;
wire n450_13;
wire n449_13;
wire n448_13;
wire n447_13;
wire n370_6;
wire n367_6;
wire n850_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n844_6;
wire n838_6;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire n990_15;
wire n990_16;
wire n991_15;
wire n992_15;
wire n993_15;
wire n994_15;
wire ff_fifo_read_address_7_7;
wire ff_fifo_write_8;
wire n451_14;
wire n450_14;
wire n448_14;
wire n447_14;
wire n369_7;
wire n368_7;
wire n366_7;
wire n365_7;
wire w_b_0_8;
wire w_b_2_8;
wire w_b_3_8;
wire w_b_4_8;
wire w_b_5_8;
wire ff_local_dot_counter_x_8_9;
wire ff_fifo_read_address_7_10;
wire n996_21;
wire n365_9;
wire n366_9;
wire n368_9;
wire n369_9;
wire n371_8;
wire n372_8;
wire n851_8;
wire n852_8;
wire n853_8;
wire n854_8;
wire n855_8;
wire n856_8;
wire n857_8;
wire n858_8;
wire n859_8;
wire n860_8;
wire p_vram_address_16_7;
wire n600_6;
wire ff_fifo_write;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_fifo_wdata;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [7:1] ff_local_dot_counter_x;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT3 w_fifo_wdata_7_s0 (
    .F(w_fifo_wdata[7]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[7]) 
);
defparam w_fifo_wdata_7_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_6_s0 (
    .F(w_fifo_wdata[6]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[6]) 
);
defparam w_fifo_wdata_6_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_5_s0 (
    .F(w_fifo_wdata[5]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[5]) 
);
defparam w_fifo_wdata_5_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_4_s0 (
    .F(w_fifo_wdata[4]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[4]) 
);
defparam w_fifo_wdata_4_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_3_s0 (
    .F(w_fifo_wdata[3]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[3]) 
);
defparam w_fifo_wdata_3_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_2_s0 (
    .F(w_fifo_wdata[2]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[2]) 
);
defparam w_fifo_wdata_2_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_1_s0 (
    .F(w_fifo_wdata[1]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[1]) 
);
defparam w_fifo_wdata_1_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_0_s0 (
    .F(w_fifo_wdata[0]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[0]) 
);
defparam w_fifo_wdata_0_s0.INIT=8'h90;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix1[7]),
    .I1(ff_pix3[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hA0CF;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix1[6]),
    .I1(ff_pix3[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hA0CF;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix1[5]),
    .I1(ff_pix3[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hA0CF;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix1[4]),
    .I1(ff_pix3[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hA0CF;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix1[3]),
    .I1(ff_pix3[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hA0CF;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix1[2]),
    .I1(ff_pix3[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hA0CF;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix1[1]),
    .I1(ff_pix3[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hA0CF;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix1[0]),
    .I1(ff_pix3[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hA0CF;
  LUT3 n1344_s0 (
    .F(n1344_3),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s0.INIT=8'h10;
  LUT4 n576_s4 (
    .F(n576_8),
    .I0(w_pix[7]),
    .I1(n576_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n576_s4.INIT=16'hCACC;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(w_pix[6]),
    .I1(n577_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n577_s4.INIT=16'hCACC;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(w_pix[5]),
    .I1(n578_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n578_s4.INIT=16'hCACC;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(w_pix[4]),
    .I1(n579_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n579_s4.INIT=16'hCACC;
  LUT4 n990_s10 (
    .F(n990_14),
    .I0(w_dot_counter_x[7]),
    .I1(n990_15),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n990_16) 
);
defparam n990_s10.INIT=16'h3CAA;
  LUT4 n991_s10 (
    .F(n991_14),
    .I0(w_dot_counter_x[6]),
    .I1(n991_15),
    .I2(ff_local_dot_counter_x[6]),
    .I3(n990_16) 
);
defparam n991_s10.INIT=16'h3CAA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_15),
    .I3(n990_16) 
);
defparam n992_s10.INIT=16'h3CAA;
  LUT4 n993_s10 (
    .F(n993_14),
    .I0(w_dot_counter_x[4]),
    .I1(n993_15),
    .I2(ff_local_dot_counter_x[4]),
    .I3(n990_16) 
);
defparam n993_s10.INIT=16'h3CAA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(n994_15),
    .I2(ff_local_dot_counter_x[3]),
    .I3(n990_16) 
);
defparam n994_s10.INIT=16'h3CAA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam n102_s1.INIT=8'h80;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_7) 
);
defparam n118_s1.INIT=8'h40;
  LUT3 n126_s2 (
    .F(n126_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam n126_s2.INIT=8'h10;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(n1514_4),
    .I1(n1011_5),
    .I2(ff_pattern_generator_7_7),
    .I3(w_ram_we) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'h8F88;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(n100_6),
    .I1(ff_fifo_read_address_7_7),
    .I2(ff_fifo_read_address_7_10),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hF800;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(n1018_6),
    .I2(pcolorcode_7_10),
    .I3(n1017_7) 
);
defparam pcolorcode_7_s2.INIT=16'hFF40;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_local_dot_counter_x_8_7),
    .I1(ff_fifo_write_8),
    .I2(w_dot_state[0]),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_write_s3.INIT=16'h3D00;
  LUT3 n995_s12 (
    .F(n995_18),
    .I0(n990_16),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]) 
);
defparam n995_s12.INIT=8'h28;
  LUT3 n510_s3 (
    .F(n510_8),
    .I0(n585_6),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT4 n575_s6 (
    .F(n575_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[4]) 
);
defparam n575_s6.INIT=16'h0100;
  LUT4 n574_s6 (
    .F(n574_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[5]) 
);
defparam n574_s6.INIT=16'h0100;
  LUT4 n573_s6 (
    .F(n573_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[6]) 
);
defparam n573_s6.INIT=16'h0100;
  LUT4 n572_s7 (
    .F(n572_13),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[7]) 
);
defparam n572_s7.INIT=16'h0100;
  LUT2 n454_s7 (
    .F(n454_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_13),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT3 n451_s7 (
    .F(n451_13),
    .I0(w_dot_state[1]),
    .I1(n451_14),
    .I2(ff_fifo_read_address[3]) 
);
defparam n451_s7.INIT=8'h14;
  LUT3 n450_s7 (
    .F(n450_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_13),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT3 n448_s7 (
    .F(n448_13),
    .I0(w_dot_state[1]),
    .I1(n448_14),
    .I2(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=8'h14;
  LUT3 n447_s7 (
    .F(n447_13),
    .I0(w_dot_state[1]),
    .I1(n447_14),
    .I2(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=8'h14;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_6),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_6),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n519_4) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_6),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n519_4) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_6),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n519_4) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n519_4) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_6),
    .I0(n1967_7),
    .I1(n519_4),
    .I2(ff_pattern_name_base_address[6]) 
);
defparam n844_s1.INIT=8'h40;
  LUT3 n838_s1 (
    .F(n838_6),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT2 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n696_2),
    .I1(w_b_0_8) 
);
defparam w_b_0_s2.INIT=4'h1;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_0_8),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h007D;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_0_8),
    .I1(w_b_2_8),
    .I2(n701_2),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h007D;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_0_8),
    .I1(w_b_3_8),
    .I2(n700_2),
    .I3(n696_2) 
);
defparam w_b_3_s2.INIT=16'h007D;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_0_8),
    .I1(n699_2),
    .I2(w_b_4_8),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h007D;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n698_2),
    .I2(n697_2),
    .I3(w_b_5_8) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h03F5;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h03F5;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h03F5;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h03F5;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h03F5;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h03F5;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h03F5;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h03F5;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(w_dot_state[1]),
    .I3(n1967_7) 
);
defparam n576_s5.INIT=16'hCACC;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(n575_15),
    .I1(reg_r25_yae_Z),
    .I2(n1967_7),
    .I3(w_eight_dot_state[0]) 
);
defparam n576_s6.INIT=16'hE0EE;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(w_dot_state[1]),
    .I3(n1967_7) 
);
defparam n577_s5.INIT=16'hCACC;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(w_dot_state[1]),
    .I3(n1967_7) 
);
defparam n578_s5.INIT=16'hCACC;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(w_dot_state[1]),
    .I3(n1967_7) 
);
defparam n579_s5.INIT=16'hCACC;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_15) 
);
defparam n990_s11.INIT=8'h80;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n990_s12.INIT=8'h1E;
  LUT2 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_15) 
);
defparam n991_s11.INIT=4'h8;
  LUT4 n992_s11 (
    .F(n992_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n992_s11.INIT=16'h8000;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]) 
);
defparam n993_s11.INIT=8'h80;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT4 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n494_25),
    .I2(w_pre_dot_counter_x[2]),
    .I3(n100_9) 
);
defparam ff_fifo_read_address_7_s3.INIT=16'h1000;
  LUT3 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=8'hE0;
  LUT3 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(n990_16),
    .I1(pcolorcode_7_10),
    .I2(w_dot_state[1]) 
);
defparam ff_fifo_write_s4.INIT=8'h70;
  LUT3 n451_s8 (
    .F(n451_14),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n451_s8.INIT=8'h80;
  LUT4 n450_s8 (
    .F(n450_14),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT3 n448_s8 (
    .F(n448_14),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n448_s8.INIT=8'h80;
  LUT4 n447_s8 (
    .F(n447_14),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]),
    .I3(n450_14) 
);
defparam n447_s8.INIT=16'h8000;
  LUT3 n369_s2 (
    .F(n369_7),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_7),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_7) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_7),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n365_s2.INIT=16'h8000;
  LUT4 w_b_0_s3 (
    .F(w_b_0_8),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_8),
    .I3(n697_2) 
);
defparam w_b_0_s3.INIT=16'h807F;
  LUT2 w_b_2_s3 (
    .F(w_b_2_8),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT3 w_b_3_s3 (
    .F(w_b_3_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2) 
);
defparam w_b_3_s3.INIT=8'h80;
  LUT4 w_b_4_s3 (
    .F(w_b_4_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2),
    .I3(n700_2) 
);
defparam w_b_4_s3.INIT=16'h8000;
  LUT2 w_b_5_s3 (
    .F(w_b_5_8),
    .I0(n699_2),
    .I1(w_b_4_8) 
);
defparam w_b_5_s3.INIT=4'h8;
  LUT2 pcolorcode_7_s4 (
    .F(pcolorcode_7_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s4.INIT=4'h8;
  LUT4 ff_local_dot_counter_x_8_s4 (
    .F(ff_local_dot_counter_x_8_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s4.INIT=16'h1F00;
  LUT4 ff_fifo_read_address_7_s5 (
    .F(ff_fifo_read_address_7_10),
    .I0(n1967_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam ff_fifo_read_address_7_s5.INIT=16'h0B00;
  LUT3 n110_s2 (
    .F(n110_6),
    .I0(n1017_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n110_s2.INIT=8'h20;
  LUT4 n575_s8 (
    .F(n575_15),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n313_6) 
);
defparam n575_s8.INIT=16'h2C00;
  LUT4 n996_s14 (
    .F(n996_21),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n996_s14.INIT=16'h0154;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n365_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s3.INIT=16'h0EE0;
  LUT4 n366_s3 (
    .F(n366_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n366_7),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT4 n369_s3 (
    .F(n369_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_7),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s3.INIT=16'h0EE0;
  LUT4 n371_s2 (
    .F(n371_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_8),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 pcolorcode_7_s6 (
    .F(pcolorcode_7_10),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s6.INIT=16'h1000;
  LUT4 n851_s2 (
    .F(n851_8),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n851_s2.INIT=16'h8000;
  LUT4 n852_s2 (
    .F(n852_8),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n852_s2.INIT=16'h8000;
  LUT4 n853_s2 (
    .F(n853_8),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n853_s2.INIT=16'h8000;
  LUT4 n854_s2 (
    .F(n854_8),
    .I0(ff_local_dot_counter_x[7]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n854_s2.INIT=16'h8000;
  LUT4 n855_s2 (
    .F(n855_8),
    .I0(ff_local_dot_counter_x[6]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n855_s2.INIT=16'h8000;
  LUT4 n856_s2 (
    .F(n856_8),
    .I0(ff_local_dot_counter_x[5]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n856_s2.INIT=16'h8000;
  LUT4 n857_s2 (
    .F(n857_8),
    .I0(ff_local_dot_counter_x[4]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n857_s2.INIT=16'h8000;
  LUT4 n858_s2 (
    .F(n858_8),
    .I0(ff_local_dot_counter_x[3]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n858_s2.INIT=16'h8000;
  LUT4 n859_s2 (
    .F(n859_8),
    .I0(ff_local_dot_counter_x[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n859_s2.INIT=16'h8000;
  LUT4 n860_s2 (
    .F(n860_8),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n860_s2.INIT=16'h8000;
  LUT4 p_vram_address_16_s4 (
    .F(p_vram_address_16_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(slot_reset_n_d) 
);
defparam p_vram_address_16_s4.INIT=16'h80FF;
  LUT4 n1514_s0 (
    .F(n1514_4),
    .I0(ff_pattern_generator_7_9),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1514_s0.INIT=16'h0002;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n576_10) 
);
defparam n600_s2.INIT=16'h2000;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n110_6) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_13),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z_6),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z_3),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z_2),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z_1),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z_0),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_18),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_21),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567_16),
    .D(n844_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567_13),
    .D(n847_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567_12),
    .D(n848_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567_11),
    .D(n849_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567_10),
    .D(n850_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFFE p_vram_address_9_s1 (
    .Q(w_vram_address_graphic4567_9),
    .D(n851_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_9_s1.INIT=1'b0;
  DFFE p_vram_address_8_s1 (
    .Q(w_vram_address_graphic4567_8),
    .D(n852_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_8_s1.INIT=1'b0;
  DFFE p_vram_address_7_s1 (
    .Q(w_vram_address_graphic4567_7),
    .D(n853_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_7_s1.INIT=1'b0;
  DFFE p_vram_address_6_s1 (
    .Q(w_vram_address_graphic4567_6),
    .D(n854_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_6_s1.INIT=1'b0;
  DFFE p_vram_address_5_s1 (
    .Q(w_vram_address_graphic4567_5),
    .D(n855_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_5_s1.INIT=1'b0;
  DFFE p_vram_address_4_s1 (
    .Q(w_vram_address_graphic4567_4),
    .D(n856_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_4_s1.INIT=1'b0;
  DFFE p_vram_address_3_s1 (
    .Q(w_vram_address_graphic4567_3),
    .D(n857_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_3_s1.INIT=1'b0;
  DFFE p_vram_address_2_s1 (
    .Q(w_vram_address_graphic4567_2),
    .D(n858_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_2_s1.INIT=1'b0;
  DFFE p_vram_address_1_s1 (
    .Q(w_vram_address_graphic4567_1),
    .D(n859_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_1_s1.INIT=1'b0;
  DFFE p_vram_address_0_s1 (
    .Q(w_vram_address_graphic4567_0),
    .D(n860_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_0_s1.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  w_video_clk,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_6;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  w_video_clk,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  w_video_clk,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  w_video_clk,
  n36_6,
  n519_4,
  w_vram_data_3_8,
  w_vram_data_4_7,
  w_vram_data_7_6,
  n1018_6,
  n494_25,
  n1017_7,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  w_vdp_enable,
  n166_5,
  reg_r1_sp_zoom_Z,
  slot_reset_n_d,
  n1011_5,
  n1170_2,
  n1171_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  reg_r8_sp_off_Z,
  n100_9,
  n100_8,
  n110_6,
  reg_r8_col0_on_Z,
  ff_pattern_generator_7_9,
  n553_6,
  n569_5,
  n537_6,
  n13_5,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  ff_rdata,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_dram_address,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n1185_25,
  n1551_10,
  n251_26,
  n1561_6,
  n1582_6,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_sp_color_code,
  ff_main_state
)
;
input w_video_clk;
input n36_6;
input n519_4;
input w_vram_data_3_8;
input w_vram_data_4_7;
input w_vram_data_7_6;
input n1018_6;
input n494_25;
input n1017_7;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input w_vdp_enable;
input n166_5;
input reg_r1_sp_zoom_Z;
input slot_reset_n_d;
input n1011_5;
input n1170_2;
input n1171_2;
input n1169_2;
input n1168_2;
input n1167_2;
input n1166_2;
input n1165_2;
input n1164_2;
input reg_r8_sp_off_Z;
input n100_9;
input n100_8;
input n110_6;
input reg_r8_col0_on_Z;
input ff_pattern_generator_7_9;
input n553_6;
input n569_5;
input n537_6;
input n13_5;
input reg_r6_sp_gen_addr_Z_0;
input reg_r6_sp_gen_addr_Z_1;
input reg_r6_sp_gen_addr_Z_2;
input reg_r6_sp_gen_addr_Z_3;
input reg_r6_sp_gen_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_0;
input reg_r11r5_sp_atr_addr_Z_1;
input reg_r11r5_sp_atr_addr_Z_2;
input reg_r11r5_sp_atr_addr_Z_3;
input reg_r11r5_sp_atr_addr_Z_4;
input reg_r11r5_sp_atr_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_6;
input reg_r11r5_sp_atr_addr_Z_7;
input reg_r11r5_sp_atr_addr_Z_9;
input [7:0] ff_rdata;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [16:16] ff_dram_address;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n1185_25;
output n1551_10;
output n251_26;
output n1561_6;
output n1582_6;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_12;
output ff_y_test_address_13;
output ff_y_test_address_14;
output ff_y_test_address_16;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_12;
output ff_preread_address_13;
output ff_preread_address_14;
output ff_preread_address_16;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire w_read_pattern_address_3_2;
wire n1655_10;
wire n1655_11;
wire n1655_12;
wire n1655_13;
wire n1656_10;
wire n1656_11;
wire n1656_12;
wire n1656_13;
wire n1657_10;
wire n1657_11;
wire n1657_12;
wire n1657_13;
wire n1658_10;
wire n1658_11;
wire n1658_12;
wire n1658_13;
wire n1659_10;
wire n1659_11;
wire n1659_12;
wire n1659_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n2917_3;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1693_3;
wire n1694_3;
wire n1695_3;
wire n1696_3;
wire n1697_3;
wire n1698_3;
wire n1699_3;
wire n1700_3;
wire n1701_3;
wire n1702_3;
wire n1703_3;
wire n1704_3;
wire n1705_3;
wire n1706_3;
wire n1707_3;
wire n1735_3;
wire n1736_3;
wire n1737_3;
wire n1738_3;
wire n1739_3;
wire n1740_3;
wire n1741_3;
wire n1742_3;
wire n1743_3;
wire n1745_3;
wire n1746_3;
wire n1747_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_4;
wire n1820_4;
wire n1821_4;
wire n1822_4;
wire n2432_4;
wire n2447_3;
wire n2448_3;
wire n2449_4;
wire n3147_3;
wire n3159_3;
wire n3167_3;
wire n3177_3;
wire n3187_3;
wire n3197_3;
wire n3207_3;
wire n3217_3;
wire n1170_13;
wire n1170_15;
wire n1172_13;
wire n1173_13;
wire n1174_13;
wire n1175_13;
wire n1176_13;
wire n1178_15;
wire n1179_15;
wire n1180_15;
wire n1181_15;
wire n1182_15;
wire n1184_15;
wire n1185_23;
wire n1186_23;
wire n1370_14;
wire n1371_14;
wire n354_4;
wire n1293_5;
wire n1920_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_preread_address_16_6;
wire ff_prepare_plane_num_4_5;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1653_7;
wire n1652_5;
wire n285_8;
wire n284_8;
wire n283_8;
wire n282_8;
wire n281_8;
wire n280_8;
wire n279_6;
wire n1708_6;
wire n595_7;
wire n594_7;
wire n593_7;
wire n544_7;
wire n542_7;
wire n541_7;
wire n1369_18;
wire n420_12;
wire n2525_6;
wire n2524_6;
wire n2523_6;
wire n2522_6;
wire n2521_6;
wire n2446_7;
wire n2445_7;
wire n2444_7;
wire n2443_7;
wire n2442_7;
wire n1927_7;
wire n1362_11;
wire n1815_6;
wire ff_info_ram_we_7;
wire n1177_16;
wire n1177_18;
wire n1903_4;
wire n1902_4;
wire w_read_color_address_9_5;
wire n1693_4;
wire n1735_4;
wire n1736_4;
wire n1737_4;
wire n1738_4;
wire n1739_4;
wire n1740_4;
wire n1741_4;
wire n1816_4;
wire n1819_5;
wire n1819_6;
wire n1820_5;
wire n1821_5;
wire n1822_5;
wire n2432_5;
wire n2447_4;
wire n3187_4;
wire n1182_17;
wire n1185_24;
wire n1370_15;
wire n1551_5;
wire sp_vram_accessing_5;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_y_test_listup_addr_3_7;
wire ff_prepare_end_7;
wire ff_info_pattern_15_7;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_predraw_local_plane_num_2_7;
wire ff_window_x_7;
wire n282_9;
wire n279_7;
wire n593_8;
wire n543_8;
wire n420_13;
wire n2443_8;
wire n1815_7;
wire ff_info_ram_we_8;
wire n1693_5;
wire n3187_5;
wire sp_vram_accessing_6;
wire ff_y_test_en_9;
wire ff_y_test_en_10;
wire ff_prepare_end_8;
wire ff_line_buf_draw_we_9;
wire n3187_6;
wire n3187_7;
wire ff_y_test_en_11;
wire ff_y_test_en_12;
wire ff_line_buf_draw_we_10;
wire n3187_8;
wire n1924_9;
wire n1925_9;
wire n1926_9;
wire n2445_10;
wire n541_10;
wire n543_10;
wire n1185_28;
wire ff_line_buf_draw_color_7_9;
wire n1551_8;
wire n1184_18;
wire n1182_19;
wire n1181_18;
wire n1180_18;
wire n1179_18;
wire n1178_20;
wire n1183_17;
wire n1359_12;
wire n1385_18;
wire n1384_18;
wire n1383_18;
wire n1382_18;
wire n1381_18;
wire n1380_18;
wire n1372_16;
wire n1294_5;
wire n1379_18;
wire n1378_18;
wire n1360_14;
wire n3320_9;
wire n1361_13;
wire ff_prepare_end_10;
wire n1664_5;
wire n1663_5;
wire n1662_5;
wire n1661_5;
wire n1660_5;
wire ff_line_buf_draw_we_12;
wire n2132_7;
wire n2128_7;
wire n2092_6;
wire n3147_6;
wire n1919_9;
wire n509_8;
wire n545_10;
wire n596_10;
wire ff_main_state_1_14;
wire n252_24;
wire ff_predraw_local_plane_num_2_9;
wire ff_info_pattern_15_11;
wire ff_y_test_listup_addr_3_9;
wire n1386_19;
wire n1387_18;
wire n1388_18;
wire n1389_18;
wire n1390_18;
wire n1391_18;
wire n1392_18;
wire n1393_18;
wire n1904_12;
wire n1590_6;
wire ff_y_test_en_14;
wire n2249_7;
wire n251_28;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1327_9_SUM;
wire n1327_12;
wire n1327_10_SUM;
wire n1327_14;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1759_1_SUM;
wire n1759_3;
wire n1760_1_SUM;
wire n1760_3;
wire n1761_1_SUM;
wire n1761_3;
wire n1183_15;
wire n1655_15;
wire n1655_17;
wire n1656_15;
wire n1656_17;
wire n1657_15;
wire n1657_17;
wire n1658_15;
wire n1658_17;
wire n1659_15;
wire n1659_17;
wire n1655_19;
wire n1656_19;
wire n1657_19;
wire n1658_19;
wire n1659_19;
wire n1177_14;
wire n286_11;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [7:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1183_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1183_s13.INIT=8'hCA;
  LUT3 n1655_s16 (
    .F(n1655_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s16.INIT=8'hCA;
  LUT3 n1655_s17 (
    .F(n1655_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s17.INIT=8'hCA;
  LUT3 n1655_s18 (
    .F(n1655_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s18.INIT=8'hCA;
  LUT3 n1655_s19 (
    .F(n1655_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s19.INIT=8'hCA;
  LUT3 n1656_s16 (
    .F(n1656_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s16.INIT=8'hCA;
  LUT3 n1656_s17 (
    .F(n1656_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s17.INIT=8'hCA;
  LUT3 n1656_s18 (
    .F(n1656_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s18.INIT=8'hCA;
  LUT3 n1656_s19 (
    .F(n1656_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s19.INIT=8'hCA;
  LUT3 n1657_s16 (
    .F(n1657_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s16.INIT=8'hCA;
  LUT3 n1657_s17 (
    .F(n1657_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s17.INIT=8'hCA;
  LUT3 n1657_s18 (
    .F(n1657_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s18.INIT=8'hCA;
  LUT3 n1657_s19 (
    .F(n1657_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s19.INIT=8'hCA;
  LUT3 n1658_s16 (
    .F(n1658_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s16.INIT=8'hCA;
  LUT3 n1658_s17 (
    .F(n1658_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s17.INIT=8'hCA;
  LUT3 n1658_s18 (
    .F(n1658_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s18.INIT=8'hCA;
  LUT3 n1658_s19 (
    .F(n1658_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s19.INIT=8'hCA;
  LUT3 n1659_s16 (
    .F(n1659_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s16.INIT=8'hCA;
  LUT3 n1659_s17 (
    .F(n1659_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s17.INIT=8'hCA;
  LUT3 n1659_s18 (
    .F(n1659_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s18.INIT=8'hCA;
  LUT3 n1659_s19 (
    .F(n1659_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT4 n2917_s0 (
    .F(n2917_3),
    .I0(w_pre_dot_counter_x_4),
    .I1(w_pre_dot_counter_x_8),
    .I2(n166_5),
    .I3(n1017_7) 
);
defparam n2917_s0.INIT=16'h1000;
  LUT2 n1177_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_5) 
);
defparam n1177_s15.INIT=4'h6;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1281_s0.INIT=8'hCA;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1282_s0.INIT=8'hCA;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1283_s0.INIT=8'hCA;
  LUT3 n1693_s0 (
    .F(n1693_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(n1693_4) 
);
defparam n1693_s0.INIT=8'hAC;
  LUT3 n1694_s0 (
    .F(n1694_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(n1693_4) 
);
defparam n1694_s0.INIT=8'hAC;
  LUT3 n1695_s0 (
    .F(n1695_3),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(n1693_4) 
);
defparam n1695_s0.INIT=8'hAC;
  LUT3 n1696_s0 (
    .F(n1696_3),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(n1693_4) 
);
defparam n1696_s0.INIT=8'hAC;
  LUT3 n1697_s0 (
    .F(n1697_3),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(n1693_4) 
);
defparam n1697_s0.INIT=8'hAC;
  LUT3 n1698_s0 (
    .F(n1698_3),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(n1693_4) 
);
defparam n1698_s0.INIT=8'hAC;
  LUT3 n1699_s0 (
    .F(n1699_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(n1693_4) 
);
defparam n1699_s0.INIT=8'hAC;
  LUT3 n1700_s0 (
    .F(n1700_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(n1693_4) 
);
defparam n1700_s0.INIT=8'hAC;
  LUT3 n1701_s0 (
    .F(n1701_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(n1693_4) 
);
defparam n1701_s0.INIT=8'hAC;
  LUT3 n1702_s0 (
    .F(n1702_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(n1693_4) 
);
defparam n1702_s0.INIT=8'hAC;
  LUT3 n1703_s0 (
    .F(n1703_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(n1693_4) 
);
defparam n1703_s0.INIT=8'hAC;
  LUT3 n1704_s0 (
    .F(n1704_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(n1693_4) 
);
defparam n1704_s0.INIT=8'hAC;
  LUT3 n1705_s0 (
    .F(n1705_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(n1693_4) 
);
defparam n1705_s0.INIT=8'hAC;
  LUT3 n1706_s0 (
    .F(n1706_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(n1693_4) 
);
defparam n1706_s0.INIT=8'hAC;
  LUT3 n1707_s0 (
    .F(n1707_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(n1693_4) 
);
defparam n1707_s0.INIT=8'hAC;
  LUT4 n1735_s0 (
    .F(n1735_3),
    .I0(w_info_rdata[30]),
    .I1(n1735_4),
    .I2(ff_draw_x[8]),
    .I3(n1693_4) 
);
defparam n1735_s0.INIT=16'hAA3C;
  LUT4 n1736_s0 (
    .F(n1736_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1736_4),
    .I3(n1693_4) 
);
defparam n1736_s0.INIT=16'hAA3C;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_info_rdata[28]),
    .I1(n1737_4),
    .I2(ff_draw_x[6]),
    .I3(n1693_4) 
);
defparam n1737_s0.INIT=16'hAA3C;
  LUT4 n1738_s0 (
    .F(n1738_3),
    .I0(w_info_rdata[27]),
    .I1(n1738_4),
    .I2(ff_draw_x[5]),
    .I3(n1693_4) 
);
defparam n1738_s0.INIT=16'hAA3C;
  LUT4 n1739_s0 (
    .F(n1739_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1739_4),
    .I3(n1693_4) 
);
defparam n1739_s0.INIT=16'hAA3C;
  LUT4 n1740_s0 (
    .F(n1740_3),
    .I0(w_info_rdata[25]),
    .I1(n1740_4),
    .I2(ff_draw_x[3]),
    .I3(n1693_4) 
);
defparam n1740_s0.INIT=16'hAA3C;
  LUT4 n1741_s0 (
    .F(n1741_3),
    .I0(w_info_rdata[24]),
    .I1(n1741_4),
    .I2(ff_draw_x[2]),
    .I3(n1693_4) 
);
defparam n1741_s0.INIT=16'hAA3C;
  LUT4 n1742_s0 (
    .F(n1742_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1693_4) 
);
defparam n1742_s0.INIT=16'hAA3C;
  LUT3 n1743_s0 (
    .F(n1743_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(n1693_4) 
);
defparam n1743_s0.INIT=8'hA3;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1745_s0.INIT=8'hAC;
  LUT3 n1746_s0 (
    .F(n1746_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1746_s0.INIT=8'hAC;
  LUT3 n1747_s0 (
    .F(n1747_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1747_s0.INIT=8'hAC;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1745_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1816_4) 
);
defparam n1816_s0.INIT=8'hAC;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1746_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1816_4) 
);
defparam n1817_s0.INIT=8'hAC;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1747_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1816_4) 
);
defparam n1818_s0.INIT=8'hAC;
  LUT4 n1819_s1 (
    .F(n1819_4),
    .I0(ff_draw_color[3]),
    .I1(n1819_5),
    .I2(n1819_6),
    .I3(n1816_4) 
);
defparam n1819_s1.INIT=16'h22F2;
  LUT4 n1820_s1 (
    .F(n1820_4),
    .I0(ff_draw_color[2]),
    .I1(n1819_5),
    .I2(n1820_5),
    .I3(n1816_4) 
);
defparam n1820_s1.INIT=16'h22F2;
  LUT4 n1821_s1 (
    .F(n1821_4),
    .I0(ff_draw_color[1]),
    .I1(n1819_5),
    .I2(n1821_5),
    .I3(n1816_4) 
);
defparam n1821_s1.INIT=16'h22F2;
  LUT4 n1822_s1 (
    .F(n1822_4),
    .I0(ff_draw_color[0]),
    .I1(n1819_5),
    .I2(n1822_5),
    .I3(n1816_4) 
);
defparam n1822_s1.INIT=16'h22F2;
  LUT3 n2432_s1 (
    .F(n2432_4),
    .I0(w_pre_dot_counter_x_4),
    .I1(w_pre_dot_counter_x_8),
    .I2(n2432_5) 
);
defparam n2432_s1.INIT=8'h10;
  LUT4 n2447_s0 (
    .F(n2447_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2447_4),
    .I3(n2432_4) 
);
defparam n2447_s0.INIT=16'hAA3C;
  LUT4 n2448_s0 (
    .F(n2448_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2432_4) 
);
defparam n2448_s0.INIT=16'hAA3C;
  LUT3 n2449_s1 (
    .F(n2449_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2432_4) 
);
defparam n2449_s1.INIT=8'hA3;
  LUT4 n3147_s0 (
    .F(n3147_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]),
    .I3(n3147_6) 
);
defparam n3147_s0.INIT=16'h0100;
  LUT4 n3159_s0 (
    .F(n3159_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]),
    .I3(n3147_6) 
);
defparam n3159_s0.INIT=16'h1000;
  LUT4 n3167_s0 (
    .F(n3167_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(ff_y_test_listup_addr[1]),
    .I3(n3147_6) 
);
defparam n3167_s0.INIT=16'h1000;
  LUT4 n3177_s0 (
    .F(n3177_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]),
    .I3(n3147_6) 
);
defparam n3177_s0.INIT=16'h4000;
  LUT3 n3187_s0 (
    .F(n3187_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3187_4) 
);
defparam n3187_s0.INIT=8'h10;
  LUT3 n3197_s0 (
    .F(n3197_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3187_4) 
);
defparam n3197_s0.INIT=8'h40;
  LUT3 n3207_s0 (
    .F(n3207_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3187_4) 
);
defparam n3207_s0.INIT=8'h40;
  LUT4 n3217_s0 (
    .F(n3217_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]),
    .I3(n3147_6) 
);
defparam n3217_s0.INIT=16'h8000;
  LUT3 n1170_s9 (
    .F(n1170_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1170_15) 
);
defparam n1170_s9.INIT=8'hAC;
  LUT3 n1170_s10 (
    .F(n1170_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1170_s10.INIT=8'hD3;
  LUT3 n1172_s9 (
    .F(n1172_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1170_15) 
);
defparam n1172_s9.INIT=8'hAC;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1170_15) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1170_15) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s9 (
    .F(n1175_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1170_15) 
);
defparam n1175_s9.INIT=8'hAC;
  LUT3 n1176_s9 (
    .F(n1176_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1170_15) 
);
defparam n1176_s9.INIT=8'hAC;
  LUT3 n1178_s11 (
    .F(n1178_15),
    .I0(ff_prepare_pattern_num[5]),
    .I1(n1178_20),
    .I2(n1170_15) 
);
defparam n1178_s11.INIT=8'h3A;
  LUT3 n1179_s11 (
    .F(n1179_15),
    .I0(ff_prepare_pattern_num[4]),
    .I1(n1179_18),
    .I2(n1170_15) 
);
defparam n1179_s11.INIT=8'h3A;
  LUT3 n1180_s11 (
    .F(n1180_15),
    .I0(ff_prepare_pattern_num[3]),
    .I1(n1180_18),
    .I2(n1170_15) 
);
defparam n1180_s11.INIT=8'h3A;
  LUT3 n1181_s11 (
    .F(n1181_15),
    .I0(ff_prepare_pattern_num[2]),
    .I1(n1181_18),
    .I2(n1170_15) 
);
defparam n1181_s11.INIT=8'h3A;
  LUT3 n1182_s11 (
    .F(n1182_15),
    .I0(n1182_19),
    .I1(n1182_17),
    .I2(n1170_15) 
);
defparam n1182_s11.INIT=8'h5C;
  LUT3 n1184_s11 (
    .F(n1184_15),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n1184_18) 
);
defparam n1184_s11.INIT=8'hCA;
  LUT4 n1185_s13 (
    .F(n1185_23),
    .I0(n1185_24),
    .I1(ff_prepare_line_num[1]),
    .I2(n1185_25),
    .I3(n1185_28) 
);
defparam n1185_s13.INIT=16'hFF0E;
  LUT4 n1186_s13 (
    .F(n1186_23),
    .I0(ff_prepare_line_num[0]),
    .I1(n1185_25),
    .I2(n1185_24),
    .I3(n1185_28) 
);
defparam n1186_s13.INIT=16'hFF0E;
  LUT4 n1370_s10 (
    .F(n1370_14),
    .I0(w_vram_data_Z[7]),
    .I1(ff_info_x[7]),
    .I2(n1370_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1370_s10.INIT=16'h3CAA;
  LUT4 n1371_s10 (
    .F(n1371_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1371_s10.INIT=16'hC3AA;
  LUT2 n354_s1 (
    .F(n354_4),
    .I0(n2917_3),
    .I1(w_read_color_address_9_5) 
);
defparam n354_s1.INIT=4'h8;
  LUT2 n1293_s2 (
    .F(n1293_5),
    .I0(w_read_color_address_9_5),
    .I1(n1551_10) 
);
defparam n1293_s2.INIT=4'h4;
  LUT3 n1920_s1 (
    .F(n1920_4),
    .I0(slot_reset_n_d),
    .I1(n1011_5),
    .I2(n2092_6) 
);
defparam n1920_s1.INIT=8'h80;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam sp_vram_accessing_s2.INIT=16'h4F00;
  LUT3 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(ff_y_test_en_14),
    .I2(n2917_3) 
);
defparam ff_y_test_en_s2.INIT=8'hF4;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_en),
    .I2(ff_y_test_en_14),
    .I3(n2917_3) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hFF40;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n519_4) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(n1177_18),
    .I1(w_eight_dot_state[1]),
    .I2(n1362_11),
    .I3(n1017_7) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n1551_5),
    .I3(n1551_8) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1819_5),
    .I1(ff_line_buf_draw_we_7),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_12) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_sp_predraw_end_7),
    .I2(n1011_5),
    .I3(n2092_6) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hF800;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n2132_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(n1819_5),
    .I1(ff_line_buf_draw_color_7_9),
    .I2(n2092_6),
    .I3(ff_line_buf_draw_we_7) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=16'hD000;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(n2432_4),
    .I1(ff_window_x_7),
    .I2(n1018_6) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hD000;
  LUT2 n1653_s3 (
    .F(n1653_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1653_s3.INIT=4'h6;
  LUT3 n1652_s2 (
    .F(n1652_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1652_s2.INIT=8'h78;
  LUT2 n285_s3 (
    .F(n285_8),
    .I0(n1170_2),
    .I1(n1171_2) 
);
defparam n285_s3.INIT=4'h6;
  LUT3 n284_s3 (
    .F(n284_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2) 
);
defparam n284_s3.INIT=8'h78;
  LUT4 n283_s3 (
    .F(n283_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n283_s3.INIT=16'h7F80;
  LUT2 n282_s3 (
    .F(n282_8),
    .I0(n1167_2),
    .I1(n282_9) 
);
defparam n282_s3.INIT=4'h6;
  LUT3 n281_s3 (
    .F(n281_8),
    .I0(n1167_2),
    .I1(n282_9),
    .I2(n1166_2) 
);
defparam n281_s3.INIT=8'h78;
  LUT4 n280_s3 (
    .F(n280_8),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n282_9),
    .I3(n1165_2) 
);
defparam n280_s3.INIT=16'h7F80;
  LUT2 n279_s2 (
    .F(n279_6),
    .I0(n279_7),
    .I1(n1164_2) 
);
defparam n279_s2.INIT=4'h6;
  LUT2 n1708_s1 (
    .F(n1708_6),
    .I0(w_info_rdata[6]),
    .I1(n1693_4) 
);
defparam n1708_s1.INIT=4'h8;
  LUT3 n595_s2 (
    .F(n595_7),
    .I0(n1011_5),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n595_s2.INIT=8'h14;
  LUT4 n594_s2 (
    .F(n594_7),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_5),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n594_s2.INIT=16'h0708;
  LUT3 n593_s2 (
    .F(n593_7),
    .I0(n1011_5),
    .I1(n593_8),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n593_s2.INIT=8'h14;
  LUT3 n544_s2 (
    .F(n544_7),
    .I0(n1011_5),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n544_s2.INIT=8'h14;
  LUT4 n542_s2 (
    .F(n542_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(n543_8),
    .I2(n1011_5),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n542_s2.INIT=16'h0708;
  LUT3 n541_s2 (
    .F(n541_7),
    .I0(n1011_5),
    .I1(ff_y_test_sp_num[4]),
    .I2(n541_10) 
);
defparam n541_s2.INIT=8'h14;
  LUT4 n1369_s12 (
    .F(n1369_18),
    .I0(ff_info_x[7]),
    .I1(n1370_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1369_s12.INIT=16'hB400;
  LUT3 n420_s6 (
    .F(n420_12),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_main_state[1]),
    .I2(n420_13) 
);
defparam n420_s6.INIT=8'h01;
  LUT4 n2525_s1 (
    .F(n2525_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2525_s1.INIT=16'hCA00;
  LUT4 n2524_s1 (
    .F(n2524_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2524_s1.INIT=16'hCA00;
  LUT4 n2523_s1 (
    .F(n2523_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2523_s1.INIT=16'hCA00;
  LUT4 n2522_s1 (
    .F(n2522_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2522_s1.INIT=16'hCA00;
  LUT4 n2521_s1 (
    .F(n2521_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2521_s1.INIT=16'hCA00;
  LUT4 n2446_s2 (
    .F(n2446_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2447_4),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2446_s2.INIT=16'h0708;
  LUT3 n2445_s2 (
    .F(n2445_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2445_s2.INIT=8'h14;
  LUT4 n2444_s2 (
    .F(n2444_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2445_10),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2444_s2.INIT=16'h0708;
  LUT3 n2443_s2 (
    .F(n2443_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam n2443_s2.INIT=8'h14;
  LUT4 n2442_s2 (
    .F(n2442_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(n2443_8),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[7]) 
);
defparam n2442_s2.INIT=16'h0708;
  LUT3 n1927_s2 (
    .F(n1927_7),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1011_5) 
);
defparam n1927_s2.INIT=8'h0B;
  LUT2 n1362_s5 (
    .F(n1362_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1362_s5.INIT=4'h4;
  LUT3 n1815_s1 (
    .F(n1815_6),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(n1815_7),
    .I2(w_info_rdata[1]) 
);
defparam n1815_s1.INIT=8'hBF;
  LUT3 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(ff_info_ram_we_8),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam ff_info_ram_we_s3.INIT=8'h40;
  LUT3 n1177_s14 (
    .F(n1177_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1170_15) 
);
defparam n1177_s14.INIT=8'hCA;
  LUT2 n1177_s13 (
    .F(n1177_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=4'h8;
  LUT2 n1903_s0 (
    .F(n1903_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1903_s0.INIT=4'h6;
  LUT3 n1902_s0 (
    .F(n1902_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1902_s0.INIT=8'h78;
  LUT4 w_read_color_address_9_s2 (
    .F(w_read_color_address_9_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s2.INIT=16'h000E;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(n1693_5),
    .I3(w_pre_dot_counter_x_0) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT2 n1735_s1 (
    .F(n1735_4),
    .I0(ff_draw_x[7]),
    .I1(n1736_4) 
);
defparam n1735_s1.INIT=4'h8;
  LUT4 n1736_s1 (
    .F(n1736_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1739_4) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT3 n1737_s1 (
    .F(n1737_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1739_4) 
);
defparam n1737_s1.INIT=8'h80;
  LUT2 n1738_s1 (
    .F(n1738_4),
    .I0(ff_draw_x[4]),
    .I1(n1739_4) 
);
defparam n1738_s1.INIT=4'h8;
  LUT4 n1739_s1 (
    .F(n1739_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]),
    .I3(ff_draw_x[3]) 
);
defparam n1739_s1.INIT=16'h8000;
  LUT3 n1740_s1 (
    .F(n1740_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]) 
);
defparam n1740_s1.INIT=8'h80;
  LUT2 n1741_s1 (
    .F(n1741_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1741_s1.INIT=4'h8;
  LUT3 n1816_s1 (
    .F(n1816_4),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1815_7) 
);
defparam n1816_s1.INIT=8'hB0;
  LUT4 n1819_s2 (
    .F(n1819_5),
    .I0(n1761_3),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]),
    .I3(n1815_7) 
);
defparam n1819_s2.INIT=16'h30AF;
  LUT3 n1819_s3 (
    .F(n1819_6),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1819_s3.INIT=8'hCA;
  LUT3 n1820_s2 (
    .F(n1820_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1820_s2.INIT=8'hCA;
  LUT3 n1821_s2 (
    .F(n1821_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1821_s2.INIT=8'hCA;
  LUT3 n1822_s2 (
    .F(n1822_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1822_s2.INIT=8'hCA;
  LUT4 n2432_s2 (
    .F(n2432_5),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(n100_9),
    .I3(n100_8) 
);
defparam n2432_s2.INIT=16'h4000;
  LUT2 n2447_s1 (
    .F(n2447_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2447_s1.INIT=4'h8;
  LUT4 n3187_s1 (
    .F(n3187_4),
    .I0(n1011_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n3187_5),
    .I3(ff_y_test_en_14) 
);
defparam n3187_s1.INIT=16'h4000;
  LUT3 n1182_s13 (
    .F(n1182_17),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1182_s13.INIT=8'h3A;
  LUT2 n1185_s14 (
    .F(n1185_24),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1185_s14.INIT=4'h1;
  LUT2 n1185_s15 (
    .F(n1185_25),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1185_s15.INIT=4'h1;
  LUT2 n1370_s11 (
    .F(n1370_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1370_s11.INIT=4'h1;
  LUT2 n1551_s2 (
    .F(n1551_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n1551_s2.INIT=4'h4;
  LUT4 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(w_pre_dot_counter_x_4),
    .I1(sp_vram_accessing_6),
    .I2(ff_main_state[1]),
    .I3(n1018_6) 
);
defparam sp_vram_accessing_s3.INIT=16'hF100;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(n541_10),
    .I1(ff_y_test_sp_num[4]),
    .I2(ff_y_test_en_9),
    .I3(ff_y_test_en_10) 
);
defparam ff_y_test_en_s3.INIT=16'h0007;
  LUT2 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n541_10) 
);
defparam ff_y_test_sp_num_4_s3.INIT=4'h8;
  LUT3 ff_y_test_listup_addr_3_s3 (
    .F(ff_y_test_listup_addr_3_7),
    .I0(w_eight_dot_state[2]),
    .I1(n110_6),
    .I2(n3187_5) 
);
defparam ff_y_test_listup_addr_3_s3.INIT=8'h80;
  LUT4 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(w_read_color_address_9_5),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(n1177_18),
    .I3(ff_prepare_end_8) 
);
defparam ff_prepare_end_s3.INIT=16'hD000;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(w_eight_dot_state[1]),
    .I1(ff_info_pattern_15_11),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_8) 
);
defparam ff_info_pattern_15_s3.INIT=16'hD000;
  LUT4 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_line_buf_draw_we_9),
    .I3(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_we_s3.INIT=16'h0100;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_read_color_address_9_5),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(ff_predraw_local_plane_num_2_7) 
);
defparam ff_sp_predraw_end_s3.INIT=16'hD000;
  LUT4 ff_predraw_local_plane_num_2_s3 (
    .F(ff_predraw_local_plane_num_2_7),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_4),
    .I3(n100_9) 
);
defparam ff_predraw_local_plane_num_2_s3.INIT=16'h0100;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam ff_window_x_s3.INIT=8'h80;
  LUT4 n282_s4 (
    .F(n282_9),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n282_s4.INIT=16'h8000;
  LUT4 n279_s3 (
    .F(n279_7),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n1165_2),
    .I3(n282_9) 
);
defparam n279_s3.INIT=16'h8000;
  LUT3 n593_s3 (
    .F(n593_8),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n593_s3.INIT=8'h80;
  LUT2 n543_s3 (
    .F(n543_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n543_s3.INIT=4'h8;
  LUT3 n420_s7 (
    .F(n420_13),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n420_s7.INIT=8'h53;
  LUT3 n2443_s3 (
    .F(n2443_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2443_s3.INIT=8'h80;
  LUT3 n1815_s2 (
    .F(n1815_7),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1815_s2.INIT=8'h35;
  LUT4 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(n1551_5),
    .I1(w_eight_dot_state[2]),
    .I2(w_dot_state[1]),
    .I3(n1362_11) 
);
defparam ff_info_ram_we_s4.INIT=16'h0700;
  LUT2 n1693_s2 (
    .F(n1693_5),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_4) 
);
defparam n1693_s2.INIT=4'h1;
  LUT4 n3187_s2 (
    .F(n3187_5),
    .I0(ff_y_test_listup_addr[3]),
    .I1(ff_y_test_en_9),
    .I2(n3187_6),
    .I3(n3187_7) 
);
defparam n3187_s2.INIT=16'h1000;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(n166_5),
    .I1(n2432_5),
    .I2(ff_main_state[0]),
    .I3(w_pre_dot_counter_x_8) 
);
defparam sp_vram_accessing_s4.INIT=16'h3FF5;
  LUT4 ff_y_test_en_s5 (
    .F(ff_y_test_en_9),
    .I0(ff_rdata[3]),
    .I1(w_read_color_address_9_5),
    .I2(ff_y_test_en_11),
    .I3(ff_y_test_en_12) 
);
defparam ff_y_test_en_s5.INIT=16'h9000;
  LUT4 ff_y_test_en_s6 (
    .F(ff_y_test_en_10),
    .I0(w_read_color_address_9_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]),
    .I3(n3187_7) 
);
defparam ff_y_test_en_s6.INIT=16'hF400;
  LUT3 ff_prepare_end_s4 (
    .F(ff_prepare_end_8),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam ff_prepare_end_s4.INIT=8'h80;
  LUT4 ff_line_buf_draw_we_s5 (
    .F(ff_line_buf_draw_we_9),
    .I0(reg_r8_col0_on_Z),
    .I1(ff_draw_color[0]),
    .I2(ff_draw_color[1]),
    .I3(ff_line_buf_draw_we_10) 
);
defparam ff_line_buf_draw_we_s5.INIT=16'h0100;
  LUT3 n3187_s3 (
    .F(n3187_6),
    .I0(w_read_color_address_9_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_en) 
);
defparam n3187_s3.INIT=8'hB0;
  LUT4 n3187_s4 (
    .F(n3187_7),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(n3187_8) 
);
defparam n3187_s4.INIT=16'h0100;
  LUT4 ff_y_test_en_s7 (
    .F(ff_y_test_en_11),
    .I0(ff_rdata[2]),
    .I1(ff_rdata[5]),
    .I2(ff_rdata[4]),
    .I3(ff_rdata[6]) 
);
defparam ff_y_test_en_s7.INIT=16'h1000;
  LUT4 ff_y_test_en_s8 (
    .F(ff_y_test_en_12),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[0]),
    .I2(ff_rdata[1]),
    .I3(ff_rdata[7]) 
);
defparam ff_y_test_en_s8.INIT=16'h0100;
  LUT2 ff_line_buf_draw_we_s6 (
    .F(ff_line_buf_draw_we_10),
    .I0(ff_draw_color[2]),
    .I1(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_we_s6.INIT=4'h1;
  LUT4 n3187_s5 (
    .F(n3187_8),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam n3187_s5.INIT=16'hF331;
  LUT4 n1924_s3 (
    .F(n1924_9),
    .I0(n1011_5),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1924_s3.INIT=16'h4450;
  LUT4 n1925_s3 (
    .F(n1925_9),
    .I0(n1011_5),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1925_s3.INIT=16'h4450;
  LUT4 n1926_s3 (
    .F(n1926_9),
    .I0(n1011_5),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1926_s3.INIT=16'h4450;
  LUT4 n2445_s4 (
    .F(n2445_10),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2445_s4.INIT=16'h8000;
  LUT4 n541_s4 (
    .F(n541_10),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n541_s4.INIT=16'h8000;
  LUT4 n543_s4 (
    .F(n543_10),
    .I0(n1011_5),
    .I1(ff_y_test_sp_num[2]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n543_s4.INIT=16'h1444;
  LUT3 n1185_s17 (
    .F(n1185_28),
    .I0(w_read_color_address_9_5),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1185_s17.INIT=8'h40;
  LUT4 ff_line_buf_draw_color_7_s4 (
    .F(ff_line_buf_draw_color_7_9),
    .I0(w_info_rdata_Z[0]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_line_buf_rdata_even[7]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam ff_line_buf_draw_color_7_s4.INIT=16'h5044;
  LUT3 n1551_s4 (
    .F(n1551_8),
    .I0(n3320_9),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable) 
);
defparam n1551_s4.INIT=8'h80;
  LUT4 n1184_s13 (
    .F(n1184_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(n1185_25),
    .I3(n1185_28) 
);
defparam n1184_s13.INIT=16'h000E;
  LUT4 n1551_s5 (
    .F(n1551_10),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1551_8) 
);
defparam n1551_s5.INIT=16'h2000;
  LUT4 n1182_s14 (
    .F(n1182_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1182_s14.INIT=16'h5333;
  LUT4 n1181_s13 (
    .F(n1181_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1181_s13.INIT=16'h5333;
  LUT4 n1180_s13 (
    .F(n1180_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1180_s13.INIT=16'h5333;
  LUT4 n1179_s13 (
    .F(n1179_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1179_s13.INIT=16'h5333;
  LUT4 n1178_s14 (
    .F(n1178_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1178_s14.INIT=16'h5333;
  LUT4 n1183_s14 (
    .F(n1183_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1183_s14.INIT=16'hCAAA;
  LUT4 n1359_s5 (
    .F(n1359_12),
    .I0(n1362_11),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1359_s5.INIT=16'h2A80;
  LUT3 n1385_s11 (
    .F(n1385_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[0]) 
);
defparam n1385_s11.INIT=8'h10;
  LUT3 n1384_s11 (
    .F(n1384_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[1]) 
);
defparam n1384_s11.INIT=8'h10;
  LUT3 n1383_s11 (
    .F(n1383_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[2]) 
);
defparam n1383_s11.INIT=8'h10;
  LUT3 n1382_s11 (
    .F(n1382_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[3]) 
);
defparam n1382_s11.INIT=8'h10;
  LUT3 n1381_s11 (
    .F(n1381_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[4]) 
);
defparam n1381_s11.INIT=8'h10;
  LUT3 n1380_s11 (
    .F(n1380_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[5]) 
);
defparam n1380_s11.INIT=8'h10;
  LUT4 n1372_s11 (
    .F(n1372_16),
    .I0(ff_dram_address[16]),
    .I1(ff_rdata[5]),
    .I2(ff_info_x[5]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1372_s11.INIT=16'h0F44;
  LUT3 n1294_s1 (
    .F(n1294_5),
    .I0(w_read_color_address_9_5),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[5]) 
);
defparam n1294_s1.INIT=8'h20;
  LUT3 n1379_s11 (
    .F(n1379_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[6]) 
);
defparam n1379_s11.INIT=8'h10;
  LUT3 n1378_s11 (
    .F(n1378_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_rdata[7]) 
);
defparam n1378_s11.INIT=8'h10;
  LUT4 n1360_s6 (
    .F(n1360_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1360_s6.INIT=16'h0440;
  LUT4 n3320_s4 (
    .F(n3320_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3320_s4.INIT=16'h0400;
  LUT3 n1361_s6 (
    .F(n1361_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1361_s6.INIT=8'h10;
  LUT4 ff_prepare_end_s5 (
    .F(ff_prepare_end_10),
    .I0(ff_prepare_end_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n1017_7) 
);
defparam ff_prepare_end_s5.INIT=16'hEF00;
  LUT4 n1664_s1 (
    .F(n1664_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1659_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1664_s1.INIT=16'hACAA;
  LUT4 n1663_s1 (
    .F(n1663_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1658_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1663_s1.INIT=16'hACAA;
  LUT4 n1662_s1 (
    .F(n1662_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1657_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1662_s1.INIT=16'hACAA;
  LUT4 n1661_s1 (
    .F(n1661_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1656_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1661_s1.INIT=16'hACAA;
  LUT4 n1660_s1 (
    .F(n1660_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1655_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1660_s1.INIT=16'hACAA;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s7 (
    .F(ff_line_buf_draw_we_12),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s7.INIT=16'h0800;
  LUT3 n2132_s3 (
    .F(n2132_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2132_s3.INIT=8'h40;
  LUT3 n2128_s3 (
    .F(n2128_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_7) 
);
defparam n2128_s3.INIT=8'h40;
  LUT3 n2092_s2 (
    .F(n2092_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n519_4) 
);
defparam n2092_s2.INIT=8'h40;
  LUT4 n3147_s2 (
    .F(n3147_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(w_pre_dot_counter_x_8),
    .I2(n166_5),
    .I3(ff_y_test_listup_addr_3_7) 
);
defparam n3147_s2.INIT=16'hEF00;
  LUT4 n1919_s3 (
    .F(n1919_9),
    .I0(reg_r8_sp_off_Z),
    .I1(w_pre_dot_counter_x_4),
    .I2(w_pre_dot_counter_x_8),
    .I3(n166_5) 
);
defparam n1919_s3.INIT=16'hFEFF;
  LUT4 n509_s2 (
    .F(n509_8),
    .I0(ff_sp_en),
    .I1(w_pre_dot_counter_x_4),
    .I2(w_pre_dot_counter_x_8),
    .I3(n166_5) 
);
defparam n509_s2.INIT=16'h0200;
  LUT4 n545_s4 (
    .F(n545_10),
    .I0(ff_y_test_sp_num[0]),
    .I1(w_pre_dot_counter_x_4),
    .I2(w_pre_dot_counter_x_8),
    .I3(n166_5) 
);
defparam n545_s4.INIT=16'h5455;
  LUT4 n596_s4 (
    .F(n596_10),
    .I0(ff_y_test_listup_addr[0]),
    .I1(w_pre_dot_counter_x_4),
    .I2(w_pre_dot_counter_x_8),
    .I3(n166_5) 
);
defparam n596_s4.INIT=16'h5455;
  LUT2 n251_s14 (
    .F(n251_26),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s14.INIT=4'h4;
  LUT4 ff_main_state_1_s6 (
    .F(ff_main_state_1_14),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam ff_main_state_1_s6.INIT=16'hEF00;
  LUT3 n252_s13 (
    .F(n252_24),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(sp_vram_accessing_5) 
);
defparam n252_s13.INIT=8'h1C;
  LUT3 ff_predraw_local_plane_num_2_s4 (
    .F(ff_predraw_local_plane_num_2_9),
    .I0(slot_reset_n_d),
    .I1(n2092_6),
    .I2(ff_predraw_local_plane_num_2_7) 
);
defparam ff_predraw_local_plane_num_2_s4.INIT=8'h80;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_11),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1327_14),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h00B2;
  LUT4 ff_y_test_listup_addr_3_s4 (
    .F(ff_y_test_listup_addr_3_9),
    .I0(n2917_3),
    .I1(w_eight_dot_state[2]),
    .I2(n110_6),
    .I3(n3187_5) 
);
defparam ff_y_test_listup_addr_3_s4.INIT=16'hEAAA;
  LUT4 n1386_s12 (
    .F(n1386_19),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[7]) 
);
defparam n1386_s12.INIT=16'h0200;
  LUT4 n1387_s11 (
    .F(n1387_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[6]) 
);
defparam n1387_s11.INIT=16'h0200;
  LUT4 n1388_s11 (
    .F(n1388_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[5]) 
);
defparam n1388_s11.INIT=16'h0200;
  LUT4 n1389_s11 (
    .F(n1389_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[4]) 
);
defparam n1389_s11.INIT=16'h0200;
  LUT4 n1390_s11 (
    .F(n1390_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[3]) 
);
defparam n1390_s11.INIT=16'h0200;
  LUT4 n1391_s11 (
    .F(n1391_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[2]) 
);
defparam n1391_s11.INIT=16'h0200;
  LUT4 n1392_s11 (
    .F(n1392_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[1]) 
);
defparam n1392_s11.INIT=16'h0200;
  LUT4 n1393_s11 (
    .F(n1393_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_rdata[0]) 
);
defparam n1393_s11.INIT=16'h0200;
  LUT4 n1904_s5 (
    .F(n1904_12),
    .I0(slot_reset_n_d),
    .I1(n2092_6),
    .I2(ff_predraw_local_plane_num_2_7),
    .I3(ff_predraw_local_plane_num[0]) 
);
defparam n1904_s5.INIT=16'h7F80;
  LUT4 n1561_s2 (
    .F(n1561_6),
    .I0(n553_6),
    .I1(n3320_9),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1561_s2.INIT=16'h8000;
  LUT4 n1582_s2 (
    .F(n1582_6),
    .I0(n569_5),
    .I1(n3320_9),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1582_s2.INIT=16'h8000;
  LUT4 n1590_s2 (
    .F(n1590_6),
    .I0(n537_6),
    .I1(n3320_9),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1590_s2.INIT=16'h8000;
  LUT4 ff_y_test_en_s9 (
    .F(ff_y_test_en_14),
    .I0(w_eight_dot_state[2]),
    .I1(n1017_7),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_y_test_en_s9.INIT=16'h0800;
  LUT4 n2249_s3 (
    .F(n2249_7),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2249_s3.INIT=16'h2000;
  LUT4 n251_s15 (
    .F(n251_28),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state_1_14) 
);
defparam n251_s15.INIT=16'h30AA;
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n279_6),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n280_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n281_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n282_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n283_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n284_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n285_8),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n286_11),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z_9),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z_7),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z_6),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z_4),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_3) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_3),
    .RESET(n354_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_3),
    .RESET(n354_4) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n420_12),
    .CLK(w_video_clk),
    .CE(sp_vram_accessing_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n509_8),
    .CLK(w_video_clk),
    .CE(ff_y_test_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n541_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n542_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n543_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n544_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n545_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n593_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n594_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n595_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_0_s0 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n596_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address_16),
    .D(ff_attribute_base_address[9]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address_14),
    .D(ff_attribute_base_address[7]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_12),
    .D(ff_attribute_base_address[5]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n519_4),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address_16),
    .D(n1170_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address_14),
    .D(n1172_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n1173_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12),
    .D(n1174_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n1175_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n1176_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n1177_14),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n1178_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n1179_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n1180_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n1181_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n1182_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n1183_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n1184_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n1185_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n1186_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3320_9),
    .CLK(w_video_clk),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1359_12),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1360_14),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1361_13),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1362_11),
    .CLK(w_video_clk),
    .CE(ff_prepare_end_10),
    .RESET(n36_6) 
);
  DFFRE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(w_vram_data_3_8) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(n1293_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1294_5),
    .CLK(w_video_clk),
    .CE(n1551_10) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1369_18),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1370_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1371_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1372_16),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFRE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(ff_rdata[4]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFRE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1561_6),
    .RESET(w_vram_data_4_7) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1378_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1379_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1380_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1381_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1382_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1383_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1384_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1385_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1386_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1387_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1388_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1389_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1390_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1391_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1392_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1393_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFRE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(ff_rdata[7]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(ff_rdata[6]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(ff_rdata[5]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(ff_rdata[4]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFRE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1582_6),
    .RESET(w_vram_data_7_6) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1280_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1281_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1282_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1283_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1660_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1661_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1662_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1663_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1664_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n36_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1919_9),
    .CLK(w_video_clk),
    .CE(ff_sp_predraw_end_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1693_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1694_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1695_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1696_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1697_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1698_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1699_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1700_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1701_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1702_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1703_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1704_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1705_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1706_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1707_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1708_6),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1815_6),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1816_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1817_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1818_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1819_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1820_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1821_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1822_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1737_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1738_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1740_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1743_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1927_7),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1924_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1925_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1926_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1902_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_9),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1903_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_9),
    .RESET(n1920_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1735_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1737_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1738_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1740_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1743_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2442_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2443_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2444_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2445_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2446_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2447_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2448_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2449_4),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2432_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n494_25),
    .CLK(w_video_clk),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2521_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2522_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2523_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2524_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2525_6),
    .CLK(w_video_clk),
    .CE(n1017_7),
    .RESET(n36_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(w_video_clk),
    .CE(n2917_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n251_28),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n252_24),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_0_s2 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1904_12),
    .CLK(w_video_clk),
    .RESET(n1920_4) 
);
defparam ff_predraw_local_plane_num_0_s2.INIT=1'b0;
  ALU n1327_s8 (
    .SUM(n1327_9_SUM),
    .COUT(n1327_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1327_s8.ALU_MODE=1;
  ALU n1327_s9 (
    .SUM(n1327_10_SUM),
    .COUT(n1327_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1327_12) 
);
defparam n1327_s9.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1759_s0 (
    .SUM(n1759_1_SUM),
    .COUT(n1759_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1747_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1759_s0.ALU_MODE=3;
  ALU n1760_s0 (
    .SUM(n1760_1_SUM),
    .COUT(n1760_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1746_3),
    .I3(GND),
    .CIN(n1759_3) 
);
defparam n1760_s0.ALU_MODE=3;
  ALU n1761_s0 (
    .SUM(n1761_1_SUM),
    .COUT(n1761_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1745_3),
    .I3(GND),
    .CIN(n1760_3) 
);
defparam n1761_s0.ALU_MODE=3;
  MUX2_LUT5 n1183_s11 (
    .O(n1183_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1183_17),
    .S0(n1170_15) 
);
  MUX2_LUT5 n1655_s14 (
    .O(n1655_15),
    .I0(n1655_10),
    .I1(n1655_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1655_s15 (
    .O(n1655_17),
    .I0(n1655_12),
    .I1(n1655_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s14 (
    .O(n1656_15),
    .I0(n1656_10),
    .I1(n1656_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s15 (
    .O(n1656_17),
    .I0(n1656_12),
    .I1(n1656_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s14 (
    .O(n1657_15),
    .I0(n1657_10),
    .I1(n1657_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s15 (
    .O(n1657_17),
    .I0(n1657_12),
    .I1(n1657_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s14 (
    .O(n1658_15),
    .I0(n1658_10),
    .I1(n1658_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s15 (
    .O(n1658_17),
    .I0(n1658_12),
    .I1(n1658_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s14 (
    .O(n1659_15),
    .I0(n1659_10),
    .I1(n1659_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s15 (
    .O(n1659_17),
    .I0(n1659_12),
    .I1(n1659_13),
    .S0(n1653_7) 
);
  MUX2_LUT6 n1655_s13 (
    .O(n1655_19),
    .I0(n1655_15),
    .I1(n1655_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1656_s13 (
    .O(n1656_19),
    .I0(n1656_15),
    .I1(n1656_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1657_s13 (
    .O(n1657_19),
    .I0(n1657_15),
    .I1(n1657_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1658_s13 (
    .O(n1658_19),
    .I0(n1658_15),
    .I1(n1658_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1659_s13 (
    .O(n1659_19),
    .I0(n1659_15),
    .I1(n1659_17),
    .S0(n1652_5) 
);
  MUX2_LUT5 n1177_s11 (
    .O(n1177_14),
    .I0(n1177_16),
    .I1(w_read_color_address[9]),
    .S0(n1177_18) 
);
  INV n286_s5 (
    .O(n286_11),
    .I(n1171_2) 
);
  vdp_spinforam u_sprite_info_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_6;
wire n109_6;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire ff_address_3_15;
wire n113_14;
wire n114_14;
wire n118_14;
wire n119_14;
wire n123_14;
wire n124_14;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'h3A;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'hCA;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_6),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'h53;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'hCA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'hCA;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'hCA;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n113_s6 (
    .F(n113_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[2]) 
);
defparam n113_s6.INIT=16'h4F44;
  LUT4 n114_s6 (
    .F(n114_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[1]) 
);
defparam n114_s6.INIT=16'h4F44;
  LUT4 n118_s6 (
    .F(n118_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[2]) 
);
defparam n118_s6.INIT=16'h4F44;
  LUT4 n119_s6 (
    .F(n119_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[1]) 
);
defparam n119_s6.INIT=16'h4F44;
  LUT4 n123_s6 (
    .F(n123_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[2]) 
);
defparam n123_s6.INIT=16'h4F44;
  LUT4 n124_s6 (
    .F(n124_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[1]) 
);
defparam n124_s6.INIT=16'h4F44;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_6),
    .CLK(w_video_clk),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n7_1),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  w_video_clk,
  n1607_5,
  n36_6,
  w_vdp_enable,
  w_write,
  w_read,
  n915_12,
  slot_reset_n_d,
  w_bus_write,
  w_write_4,
  n914_15,
  n3500_5,
  w_vdpcmd_tr_clr_ack,
  n753_9,
  w_vram_write_ack,
  w_vdpcmd_reg_write_ack,
  w_bus_wdata,
  w_bus_address,
  w_dot_state,
  w_bus_vdp_rdata_en,
  reg_r1_disp_on_Z,
  w_palette_we,
  w_vram_write_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_vram_rd_req,
  w_vdp_mode_is_highres,
  n1208_4,
  n1211_4,
  w_vram_addr_set_req,
  n1167_7,
  n1234_12,
  n1371_11,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input w_video_clk;
input n1607_5;
input n36_6;
input w_vdp_enable;
input w_write;
input w_read;
input n915_12;
input slot_reset_n_d;
input w_bus_write;
input w_write_4;
input n914_15;
input n3500_5;
input w_vdpcmd_tr_clr_ack;
input n753_9;
input w_vram_write_ack;
input w_vdpcmd_reg_write_ack;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [1:0] w_dot_state;
output w_bus_vdp_rdata_en;
output reg_r1_disp_on_Z;
output w_palette_we;
output w_vram_write_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdpcmd_tr_clr_req;
output w_vram_rd_req;
output w_vdp_mode_is_highres;
output n1208_4;
output n1211_4;
output w_vram_addr_set_req;
output n1167_7;
output n1234_12;
output n1371_11;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [7:3] reg_r26_h_scroll_Z;
output reg_r2_pattern_name_Z_0;
output reg_r2_pattern_name_Z_1;
output reg_r2_pattern_name_Z_2;
output reg_r2_pattern_name_Z_3;
output reg_r2_pattern_name_Z_6;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output reg_r4_pattern_generator_Z_0;
output reg_r4_pattern_generator_Z_1;
output reg_r4_pattern_generator_Z_2;
output reg_r4_pattern_generator_Z_5;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output reg_r6_sp_gen_addr_Z_0;
output reg_r6_sp_gen_addr_Z_1;
output reg_r6_sp_gen_addr_Z_2;
output reg_r6_sp_gen_addr_Z_3;
output reg_r6_sp_gen_addr_Z_5;
output [7:0] reg_r7_frame_col_Z;
output reg_r10r3_color_Z_0;
output reg_r10r3_color_Z_1;
output reg_r10r3_color_Z_2;
output reg_r10r3_color_Z_3;
output reg_r10r3_color_Z_4;
output reg_r10r3_color_Z_5;
output reg_r10r3_color_Z_6;
output reg_r10r3_color_Z_7;
output reg_r10r3_color_Z_10;
output reg_r11r5_sp_atr_addr_Z_0;
output reg_r11r5_sp_atr_addr_Z_1;
output reg_r11r5_sp_atr_addr_Z_2;
output reg_r11r5_sp_atr_addr_Z_3;
output reg_r11r5_sp_atr_addr_Z_4;
output reg_r11r5_sp_atr_addr_Z_5;
output reg_r11r5_sp_atr_addr_Z_6;
output reg_r11r5_sp_atr_addr_Z_7;
output reg_r11r5_sp_atr_addr_Z_9;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n2034_4;
wire n972_3;
wire n973_3;
wire n974_3;
wire n975_3;
wire n976_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n2563_3;
wire n2921_4;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n1235_4;
wire n1238_4;
wire n1244_4;
wire n1249_4;
wire n1265_4;
wire n1273_5;
wire n1274_4;
wire n1278_4;
wire n1286_4;
wire n1294_4;
wire n1296_4;
wire n1304_4;
wire n1307_4;
wire n1315_4;
wire n1319_4;
wire n1321_4;
wire n1329_4;
wire n1335_4;
wire n1341_4;
wire n1348_4;
wire n1355_4;
wire n1189_4;
wire n1196_4;
wire ff_rdata_en1_8;
wire ff_palette_we_5;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_vram_rd_req_5;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p2_is_1st_byte_10;
wire vdp_p1_is_1st_byte_8;
wire n174_7;
wire n972_4;
wire n975_4;
wire n993_4;
wire n994_4;
wire n2563_4;
wire n1235_5;
wire n1249_5;
wire n1274_5;
wire n1296_5;
wire n1211_5;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_r16_pal_num_3_9;
wire vdp_r17_reg_num_5_9;
wire n1235_6;
wire vdpregwrpulse_11;
wire vdp_vram_rd_req_8;
wire n1164_10;
wire n974_6;
wire n973_6;
wire n70_6;
wire n984_13;
wire vdp_reg_ptr_5_8;
wire n1226_6;
wire n996_5;
wire n977_6;
wire n1203_8;
wire n2949_5;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire vdp_r17_inc_reg_num;
wire ff_palette_wr_req;
wire ff_rdata_en;
wire ff_rdata_en1;
wire vdp_p1_is_1st_byte;
wire ff_palette_wr_ack;
wire n1273_8;
wire n1234_13;
wire n1203_11;
wire n1371_12;
wire n1167_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [7:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT2 n2034_s1 (
    .F(n2034_4),
    .I0(ff_rdata_en),
    .I1(slot_reset_n_d) 
);
defparam n2034_s1.INIT=4'hB;
  LUT4 n972_s0 (
    .F(n972_3),
    .I0(vdp_p1_data[5]),
    .I1(n972_4),
    .I2(vdp_r17_reg_num[5]),
    .I3(w_write) 
);
defparam n972_s0.INIT=16'h3CAA;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(vdp_p1_data[4]),
    .I1(n973_6),
    .I2(vdp_r17_reg_num[4]),
    .I3(w_write) 
);
defparam n973_s0.INIT=16'h3CAA;
  LUT4 n974_s0 (
    .F(n974_3),
    .I0(vdp_p1_data[3]),
    .I1(n974_6),
    .I2(vdp_r17_reg_num[3]),
    .I3(w_write) 
);
defparam n974_s0.INIT=16'h3CAA;
  LUT4 n975_s0 (
    .F(n975_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n975_4),
    .I3(w_write) 
);
defparam n975_s0.INIT=16'h3CAA;
  LUT4 n976_s0 (
    .F(n976_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(w_write) 
);
defparam n976_s0.INIT=16'h3CAA;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(vdp_p1_data[3]),
    .I1(n993_4),
    .I2(vdp_r16_pal_num[3]),
    .I3(w_write) 
);
defparam n993_s0.INIT=16'h3CAA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(vdp_p1_data[2]),
    .I1(n994_4),
    .I2(vdp_r16_pal_num[2]),
    .I3(w_write) 
);
defparam n994_s0.INIT=16'h3CAA;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(w_write) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT4 n2563_s0 (
    .F(n2563_3),
    .I0(w_bus_write),
    .I1(n2563_4),
    .I2(vdp_r15_status_reg_num[0]),
    .I3(vdp_p1_is_1st_byte_8) 
);
defparam n2563_s0.INIT=16'h4000;
  LUT4 n2921_s1 (
    .F(n2921_4),
    .I0(vdp_reg_ptr[4]),
    .I1(w_write_4),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[5]) 
);
defparam n2921_s1.INIT=16'h1000;
  LUT3 n438_s4 (
    .F(n438_8),
    .I0(w_bus_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_bus_address[1]) 
);
defparam n438_s4.INIT=8'hCA;
  LUT3 n439_s4 (
    .F(n439_8),
    .I0(w_bus_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_bus_address[1]) 
);
defparam n439_s4.INIT=8'hCA;
  LUT3 n440_s4 (
    .F(n440_8),
    .I0(w_bus_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_bus_address[1]) 
);
defparam n440_s4.INIT=8'hCA;
  LUT3 n441_s4 (
    .F(n441_8),
    .I0(w_bus_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_bus_address[1]) 
);
defparam n441_s4.INIT=8'hCA;
  LUT3 n442_s4 (
    .F(n442_8),
    .I0(w_bus_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_bus_address[1]) 
);
defparam n442_s4.INIT=8'hCA;
  LUT3 n443_s4 (
    .F(n443_8),
    .I0(w_bus_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]) 
);
defparam n443_s4.INIT=8'hCA;
  LUT4 n1235_s1 (
    .F(n1235_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1235_s1.INIT=16'h4000;
  LUT4 n1238_s1 (
    .F(n1238_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1235_5) 
);
defparam n1238_s1.INIT=16'h1000;
  LUT4 n1244_s1 (
    .F(n1244_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1244_s1.INIT=16'h1000;
  LUT4 n1249_s1 (
    .F(n1249_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam n1249_s1.INIT=16'h8000;
  LUT4 n1265_s1 (
    .F(n1265_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1249_5) 
);
defparam n1265_s1.INIT=16'h1000;
  LUT4 n1273_s2 (
    .F(n1273_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1249_5) 
);
defparam n1273_s2.INIT=16'h1000;
  LUT4 n1274_s1 (
    .F(n1274_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1274_s1.INIT=16'h8000;
  LUT4 n1208_s1 (
    .F(n1208_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1208_s1.INIT=16'h4000;
  LUT4 n1278_s1 (
    .F(n1278_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1278_s1.INIT=16'h4000;
  LUT4 n1286_s1 (
    .F(n1286_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1286_s1.INIT=16'h1000;
  LUT4 n1294_s1 (
    .F(n1294_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1294_s1.INIT=16'h4000;
  LUT4 n1296_s1 (
    .F(n1296_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1296_s1.INIT=16'h4000;
  LUT4 n1304_s1 (
    .F(n1304_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1274_5) 
);
defparam n1304_s1.INIT=16'h1000;
  LUT4 n1307_s1 (
    .F(n1307_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1307_s1.INIT=16'h4000;
  LUT4 n1315_s1 (
    .F(n1315_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1315_s1.INIT=16'h1000;
  LUT4 n1319_s1 (
    .F(n1319_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1319_s1.INIT=16'h0100;
  LUT4 n1321_s1 (
    .F(n1321_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1321_s1.INIT=16'h8000;
  LUT4 n1329_s1 (
    .F(n1329_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1329_s1.INIT=16'h4000;
  LUT4 n1335_s1 (
    .F(n1335_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1335_s1.INIT=16'h1000;
  LUT4 n1341_s1 (
    .F(n1341_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1296_5) 
);
defparam n1341_s1.INIT=16'h1000;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1348_s1.INIT=16'h1000;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1355_s1.INIT=16'h0100;
  LUT4 n1189_s1 (
    .F(n1189_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_p2_is_1st_byte),
    .I3(w_write) 
);
defparam n1189_s1.INIT=16'h4000;
  LUT4 n1196_s1 (
    .F(n1196_4),
    .I0(w_bus_address[0]),
    .I1(vdp_p2_is_1st_byte),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1196_s1.INIT=16'h1000;
  LUT4 n1211_s1 (
    .F(n1211_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n1211_5),
    .I3(w_write) 
);
defparam n1211_s1.INIT=16'h4000;
  LUT2 ff_rdata_en1_s3 (
    .F(ff_rdata_en1_8),
    .I0(w_vdp_enable),
    .I1(ff_rdata_en) 
);
defparam ff_rdata_en1_s3.INIT=4'hE;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n174_7),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_write) 
);
defparam vdp_p1_data_7_s2.INIT=16'hE000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h40FF;
  LUT3 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(w_bus_wdata[6]),
    .I1(n1211_4),
    .I2(vdp_vram_rd_req_8) 
);
defparam vdp_vram_rd_req_s3.INIT=8'hF4;
  LUT2 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(n1196_4),
    .I1(vdp_r16_pal_num_3_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=4'hE;
  LUT2 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(vdp_r17_reg_num_5_9),
    .I1(n1273_5) 
);
defparam vdp_r17_reg_num_5_s4.INIT=4'hE;
  LUT4 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_10),
    .I0(w_bus_address[0]),
    .I1(w_write),
    .I2(w_bus_address[1]),
    .I3(vdp_r16_pal_num_3_9) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=16'hFF40;
  LUT3 vdp_p1_is_1st_byte_s3 (
    .F(vdp_p1_is_1st_byte_8),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4) 
);
defparam vdp_p1_is_1st_byte_s3.INIT=8'h40;
  LUT2 n174_s2 (
    .F(n174_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n174_s2.INIT=4'h6;
  LUT4 n972_s1 (
    .F(n972_4),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[4]),
    .I3(n975_4) 
);
defparam n972_s1.INIT=16'h8000;
  LUT2 n975_s1 (
    .F(n975_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n975_s1.INIT=4'h8;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]),
    .I2(vdp_r16_pal_num[2]) 
);
defparam n993_s1.INIT=8'h80;
  LUT2 n994_s1 (
    .F(n994_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n994_s1.INIT=4'h8;
  LUT3 n2563_s1 (
    .F(n2563_4),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n2563_s1.INIT=8'h40;
  LUT3 n1235_s2 (
    .F(n1235_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_6) 
);
defparam n1235_s2.INIT=8'h80;
  LUT3 n1249_s2 (
    .F(n1249_5),
    .I0(vdp_reg_ptr[3]),
    .I1(vdp_reg_ptr[4]),
    .I2(n1235_6) 
);
defparam n1249_s2.INIT=8'h40;
  LUT3 n1274_s2 (
    .F(n1274_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_6) 
);
defparam n1274_s2.INIT=8'h40;
  LUT3 n1296_s2 (
    .F(n1296_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_6) 
);
defparam n1296_s2.INIT=8'h10;
  LUT2 n1211_s2 (
    .F(n1211_5),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]) 
);
defparam n1211_s2.INIT=4'h1;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdpregwrpulse_11) 
);
defparam vdpregwrpulse_s5.INIT=16'h4000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h0100;
  LUT4 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_inc_reg_num),
    .I3(w_write) 
);
defparam vdp_r17_reg_num_5_s5.INIT=16'h8000;
  LUT3 n1235_s3 (
    .F(n1235_6),
    .I0(vdp_reg_ptr[5]),
    .I1(w_write_4),
    .I2(vdpregwrpulse) 
);
defparam n1235_s3.INIT=8'h10;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[5]),
    .I3(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s7.INIT=16'h0100;
  LUT4 vdp_vram_rd_req_s5 (
    .F(vdp_vram_rd_req_8),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdp_vram_rd_req_s5.INIT=16'h0100;
  LUT3 n1164_s4 (
    .F(n1164_10),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdp_p1_is_1st_byte) 
);
defparam n1164_s4.INIT=8'h4F;
  LUT3 n974_s2 (
    .F(n974_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n974_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n973_s2.INIT=16'h8000;
  LUT2 n70_s2 (
    .F(n70_6),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam n70_s2.INIT=4'h7;
  LUT3 n984_s7 (
    .F(n984_13),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_bus_write),
    .I2(w_write_4) 
);
defparam n984_s7.INIT=8'h7F;
  LUT3 vdp_reg_ptr_5_s3 (
    .F(vdp_reg_ptr_5_8),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s3.INIT=8'h80;
  LUT4 n1226_s2 (
    .F(n1226_6),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n1226_s2.INIT=16'h1000;
  LUT4 n996_s1 (
    .F(n996_5),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n996_s1.INIT=16'h5CCC;
  LUT4 n977_s2 (
    .F(n977_6),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n977_s2.INIT=16'h3AAA;
  LUT2 n1203_s4 (
    .F(n1203_8),
    .I0(n2949_5),
    .I1(ff_palette_wr_ack) 
);
defparam n1203_s4.INIT=4'h6;
  LUT4 n2949_s1 (
    .F(n2949_5),
    .I0(ff_palette_wr_ack),
    .I1(ff_palette_wr_req),
    .I2(w_vdp_enable),
    .I3(n174_7) 
);
defparam n2949_s1.INIT=16'h6000;
  LUT2 n1167_s3 (
    .F(n1167_7),
    .I0(n3500_5),
    .I1(w_vdpcmd_tr_clr_ack) 
);
defparam n1167_s3.INIT=4'h6;
  LUT3 n1234_s6 (
    .F(n1234_12),
    .I0(w_vdp_enable),
    .I1(n753_9),
    .I2(w_vram_write_ack) 
);
defparam n1234_s6.INIT=8'h78;
  LUT4 n1371_s5 (
    .F(n1371_11),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1371_s5.INIT=16'h9F60;
  DFFR ff_rdata_en2_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(ff_rdata_en1),
    .CLK(w_video_clk),
    .RESET(n70_6) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z_6),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z_3),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z_2),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z_1),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z_0),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n174_7),
    .CLK(w_video_clk),
    .CE(ff_palette_we_5),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n984_13),
    .CLK(w_video_clk),
    .CE(vdp_p2_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write),
    .CLK(w_video_clk),
    .CE(vdpregwrpulse_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n438_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n439_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n440_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n441_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n442_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n443_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1234_13),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z_10),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1304_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_9),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1294_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n993_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n994_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n995_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n996_5),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n972_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n974_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n975_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n976_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n977_6),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1273_8),
    .CLK(w_video_clk),
    .CE(n1273_5),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1371_12),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1167_10),
    .CLK(w_video_clk),
    .CE(n2563_3),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1203_11),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_read),
    .RESET(n2034_4) 
);
  DFFRE ff_rdata_en1_s1 (
    .Q(ff_rdata_en1),
    .D(ff_rdata_en),
    .CLK(w_video_clk),
    .CE(ff_rdata_en1_8),
    .RESET(n36_6) 
);
defparam ff_rdata_en1_s1.INIT=1'b0;
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n915_12),
    .CLK(w_video_clk),
    .CE(vdp_vram_rd_req_5),
    .RESET(n36_6) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFSE vdp_p1_is_1st_byte_s1 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1164_10),
    .CLK(w_video_clk),
    .CE(vdp_p1_is_1st_byte_8),
    .SET(n36_6) 
);
  DFFR vdp_vram_addr_set_req_s5 (
    .Q(w_vram_addr_set_req),
    .D(n914_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam vdp_vram_addr_set_req_s5.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1203_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1273_s4 (
    .O(n1273_8),
    .I(vdp_p1_data[7]) 
);
  INV n1234_s7 (
    .O(n1234_13),
    .I(w_vram_write_ack) 
);
  INV n1203_s6 (
    .O(n1203_11),
    .I(ff_palette_wr_ack) 
);
  INV n1371_s6 (
    .O(n1371_12),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1167_s5 (
    .O(n1167_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  w_video_clk,
  n36_6,
  n918_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  n227_7,
  slot_reset_n_d,
  reg_r25_cmd_Z,
  n575_15,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_vram_write_ack,
  w_vdpcmd_vram_read_ack,
  n1371_11,
  n1167_7,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  w_vdpcmd_reg_num,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  \vdp_command_processor.maxxmask_1_6 ,
  n313_6,
  n1786_7,
  ff_dx_tmp_9_14,
  ff_state_0_14,
  n1967_7,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n3500_5,
  n2386_6,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_current_vdp_command_c
)
;
input w_video_clk;
input n36_6;
input n918_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input n227_7;
input slot_reset_n_d;
input reg_r25_cmd_Z;
input n575_15;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_reg_write_req;
input w_vdpcmd_vram_write_ack;
input w_vdpcmd_vram_read_ack;
input n1371_11;
input n1167_7;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [3:0] w_vdpcmd_reg_num;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output \vdp_command_processor.maxxmask_1_6 ;
output n313_6;
output n1786_7;
output ff_dx_tmp_9_14;
output ff_state_0_14;
output n1967_7;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n3500_5;
output n2386_6;
output [7:0] w_vdpcmd_vram_wdata;
output w_vdpcmd_vram_address_0;
output w_vdpcmd_vram_address_1;
output w_vdpcmd_vram_address_2;
output w_vdpcmd_vram_address_3;
output w_vdpcmd_vram_address_4;
output w_vdpcmd_vram_address_5;
output w_vdpcmd_vram_address_6;
output w_vdpcmd_vram_address_7;
output w_vdpcmd_vram_address_8;
output w_vdpcmd_vram_address_9;
output w_vdpcmd_vram_address_10;
output w_vdpcmd_vram_address_11;
output w_vdpcmd_vram_address_12;
output w_vdpcmd_vram_address_13;
output w_vdpcmd_vram_address_14;
output w_vdpcmd_vram_address_16;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1978_3;
wire n1979_3;
wire n1980_3;
wire n1981_3;
wire n1982_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1541_30;
wire n1542_30;
wire n1543_32;
wire n1544_30;
wire n1545_30;
wire n1546_30;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1550_30;
wire n1551_30;
wire n1552_31;
wire n1553_40;
wire n1554_34;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2278_4;
wire n2280_4;
wire n2317_4;
wire n2318_4;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_ce_8;
wire ff_s2_tr_6;
wire \vdp_command_processor.ff_current_y_9_7 ;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_7_8;
wire ff_s8s9_sx_tmp_9_10;
wire ff_dx_tmp_9_10;
wire ff_nx_tmp_9_10;
wire ff_vram_wdata_7_8;
wire ff_state_2_12;
wire n1788_16;
wire n1574_29;
wire n1518_27;
wire n1790_12;
wire n1789_11;
wire n1787_11;
wire n1786_6;
wire n318_7;
wire n316_7;
wire n315_7;
wire n1646_8;
wire n225_6;
wire ff_r44_clr_7_10;
wire ff_r44_clr_3_10;
wire ff_r44_clr_1_10;
wire n3494_4;
wire n190_4;
wire n190_5;
wire n311_4;
wire n312_4;
wire n313_4;
wire n313_5;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1806_4;
wire n1807_4;
wire n1808_4;
wire n1809_4;
wire n1810_4;
wire n1811_4;
wire n1967_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1975_5;
wire n1976_4;
wire n1977_4;
wire n1977_5;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_35;
wire n1536_31;
wire n1536_32;
wire n1536_34;
wire n1537_31;
wire n1537_32;
wire n1537_33;
wire n1537_34;
wire n1538_31;
wire n1538_32;
wire n1538_33;
wire n1538_34;
wire n1539_32;
wire n1539_33;
wire n1539_34;
wire n1540_31;
wire n1540_32;
wire n1540_33;
wire n1540_34;
wire n1541_31;
wire n1541_32;
wire n1542_31;
wire n1542_32;
wire n1543_33;
wire n1543_34;
wire n1543_35;
wire n1544_31;
wire n1544_32;
wire n1544_33;
wire n1545_31;
wire n1545_32;
wire n1546_31;
wire n1547_31;
wire n1547_32;
wire n1547_33;
wire n1548_31;
wire n1548_32;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1550_32;
wire n1550_33;
wire n1551_31;
wire n1551_32;
wire n1552_32;
wire n1554_35;
wire n1555_31;
wire n1555_33;
wire n1555_34;
wire n1556_30;
wire n1556_31;
wire n1556_32;
wire n1556_33;
wire n1557_30;
wire n1557_31;
wire n1558_30;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_30;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire n2280_5;
wire ff_vram_wr_req_7;
wire ff_vram_wr_req_8;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_8;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_7_7;
wire ff_r42r43_ny_9_8;
wire ff_r42r43_ny_7_7;
wire ff_r46_cmr_7_6;
wire ff_r46_cmr_7_7;
wire ff_r46_cmr_7_8;
wire ff_vram_rd_req_8;
wire \vdp_command_processor.ff_initializing_8 ;
wire \vdp_command_processor.ff_current_y_9_8 ;
wire ff_r38r39_dy_9_10;
wire ff_r38r39_dy_7_9;
wire ff_s8s9_sx_tmp_10_11;
wire ff_dx_tmp_9_11;
wire ff_dx_tmp_9_13;
wire ff_nx_tmp_9_11;
wire ff_nx_tmp_9_12;
wire ff_vram_wdata_7_9;
wire ff_vram_wdata_7_10;
wire ff_state_1_12;
wire ff_state_1_13;
wire n1788_17;
wire n1788_18;
wire n1574_30;
wire n1790_13;
wire n1790_14;
wire n1789_12;
wire n1789_13;
wire n1789_14;
wire n1787_12;
wire n1787_14;
wire n317_8;
wire n1646_9;
wire n192_8;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_13;
wire ff_r44_clr_7_14;
wire ff_r44_clr_1_11;
wire n311_6;
wire n1976_5;
wire n1982_6;
wire n1527_36;
wire n1527_37;
wire n1535_36;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_40;
wire n1535_41;
wire n1535_42;
wire n1535_43;
wire n1535_45;
wire n1536_35;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_40;
wire n1536_41;
wire n1536_42;
wire n1537_36;
wire n1537_37;
wire n1537_39;
wire n1537_40;
wire n1537_41;
wire n1537_42;
wire n1538_35;
wire n1538_36;
wire n1538_37;
wire n1539_35;
wire n1540_35;
wire n1540_36;
wire n1541_33;
wire n1541_34;
wire n1542_33;
wire n1543_36;
wire n1543_37;
wire n1543_38;
wire n1544_35;
wire n1547_34;
wire n1547_35;
wire n1549_33;
wire n1555_36;
wire n1557_32;
wire n1558_32;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1561_32;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire ff_r34r35_sy_9_10;
wire ff_r42r43_ny_9_9;
wire ff_r46_cmr_7_9;
wire ff_s2_tr_9;
wire \vdp_command_processor.ff_current_y_9_9 ;
wire ff_r38r39_dy_9_11;
wire ff_r38r39_dy_9_12;
wire ff_s8s9_sx_tmp_10_13;
wire ff_nx_tmp_9_13;
wire ff_nx_tmp_9_14;
wire ff_vram_wdata_7_11;
wire ff_vram_wdata_7_12;
wire ff_vram_wdata_7_13;
wire ff_vram_wdata_7_14;
wire ff_state_1_16;
wire ff_state_0_15;
wire n1788_19;
wire n1788_20;
wire n1788_21;
wire n1790_15;
wire n1790_16;
wire n1789_15;
wire n1789_16;
wire n1789_17;
wire n1789_18;
wire n1787_15;
wire n1787_16;
wire n1535_46;
wire n1535_47;
wire n1535_48;
wire n1535_49;
wire n1535_51;
wire n1535_52;
wire n1535_53;
wire n1535_54;
wire n1535_56;
wire n1535_57;
wire n1535_58;
wire n1535_59;
wire n1536_43;
wire n1536_45;
wire n1536_46;
wire n1536_47;
wire n1537_43;
wire n1537_45;
wire n1538_38;
wire n1539_37;
wire n1540_37;
wire n1541_35;
wire n1542_34;
wire n1543_39;
wire n1545_34;
wire ff_r34r35_sy_9_11;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_13;
wire ff_r38r39_dy_9_14;
wire ff_s8s9_sx_tmp_10_14;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire ff_vram_wdata_7_17;
wire n1790_18;
wire n1789_19;
wire n1789_20;
wire n1787_17;
wire n1787_18;
wire ff_r44_clr_7_17;
wire n1535_60;
wire n1535_61;
wire n1535_62;
wire n1535_63;
wire n1535_64;
wire n1535_65;
wire n1536_48;
wire n1538_39;
wire ff_r34r35_sy_9_14;
wire ff_r34r35_sy_9_15;
wire ff_r34r35_sy_9_16;
wire ff_r34r35_sy_9_17;
wire ff_r34r35_sy_9_18;
wire ff_s8s9_sx_tmp_10_15;
wire ff_vram_wdata_7_18;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire ff_vram_wdata_7_21;
wire n1790_20;
wire n1789_21;
wire n1787_19;
wire n1536_49;
wire n1538_40;
wire ff_r34r35_sy_9_20;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire n1789_22;
wire n1537_48;
wire n1545_36;
wire ff_r34r35_sy_9_22;
wire n1561_35;
wire n1560_35;
wire ff_state_1_18;
wire ff_s8s9_sx_tmp_10_17;
wire ff_dx_tmp_9_16;
wire n1536_51;
wire n2298_7;
wire n2299_6;
wire ff_s2_tr_11;
wire ff_vram_wr_req_10;
wire n1537_50;
wire n1527_39;
wire ff_r38r39_dy_9_17;
wire ff_s8s9_sx_tmp_9_14;
wire ff_s8s9_sx_tmp_10_19;
wire ff_vram_rd_req_10;
wire n1790_22;
wire ff_state_1_20;
wire ff_r44_clr_3_13;
wire ff_r44_clr_7_19;
wire n1556_36;
wire n172_6;
wire n189_8;
wire n191_8;
wire n192_10;
wire ff_r38r39_dy_9_19;
wire n1787_21;
wire n1535_69;
wire n1537_52;
wire n1583_28;
wire n1582_28;
wire n1581_28;
wire n1580_28;
wire n1579_28;
wire n1578_28;
wire n1577_28;
wire n1576_29;
wire n1790_26;
wire n1546_36;
wire ff_state_0_17;
wire n1536_53;
wire n1535_71;
wire n1533_31;
wire n2632_7;
wire n1535_73;
wire n1536_55;
wire n1539_39;
wire n311_8;
wire n317_10;
wire ff_r42r43_ny_9_13;
wire ff_s2_ce_13;
wire ff_s8s9_sx_tmp_9_16;
wire ff_vdpcmd_start_9;
wire n1544_39;
wire n1555_40;
wire n1546_38;
wire n196_11;
wire n1977_7;
wire n1527_43;
wire ff_r44_clr_7_21;
wire ff_r44_clr_7_23;
wire ff_r38r39_dy_9_21;
wire ff_s2_tr_13;
wire n1778_8;
wire n1779_8;
wire n1780_8;
wire n1781_8;
wire n1782_8;
wire n1783_8;
wire n1784_8;
wire n1785_8;
wire ff_state_0_19;
wire ff_state_3_12;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n650_10;
wire n3494_8;
wire n1546_40;
wire n1558_35;
wire n1555_42;
wire \vdp_command_processor.ff_initializing_14 ;
wire n1539_41;
wire n2298_9;
wire n171_8;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire ff_vram_wr_req;
wire w_vdpcmd_vram_read_req;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_6) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_6) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_6) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_6) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_6) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_6) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_6) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_6) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_6) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_4),
    .I1(n227_7),
    .I2(ff_r45_dix),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hBAF0;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_8),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_8),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT2 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(n311_8) 
);
defparam n311_s0.INIT=4'hE;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(n227_7),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n312_4) 
);
defparam n312_s0.INIT=16'hF044;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n313_s0.INIT=16'hCACC;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n314_s0.INIT=16'hCACC;
  LUT4 n1804_s0 (
    .F(n1804_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(n1804_4),
    .I2(ff_r42r43_ny[9]),
    .I3(n3494_4) 
);
defparam n1804_s0.INIT=16'h3CAA;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(n1805_4),
    .I2(ff_r42r43_ny[8]),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'h3CAA;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_4),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'h3CAA;
  LUT4 n1807_s0 (
    .F(n1807_3),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(n1807_4),
    .I2(ff_r42r43_ny[6]),
    .I3(n3494_4) 
);
defparam n1807_s0.INIT=16'h3CAA;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(n1808_4),
    .I2(ff_r42r43_ny[5]),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'h3CAA;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(ff_r42r43_ny[4]),
    .I2(n1809_4),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'h3CAA;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(n1810_4),
    .I2(ff_r42r43_ny[3]),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'h3CAA;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(n1811_4),
    .I2(ff_r42r43_ny[2]),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'h3CAA;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hC3AA;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(n1585_22),
    .I2(n1967_7),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hCFA0;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1587_22),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_7),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hA0CF;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(n1588_22),
    .I2(n1967_7),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hCFA0;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1589_22),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_7),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hA0CF;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(n1590_22),
    .I2(n1967_7),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hCFA0;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1591_22),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_7),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hA0CF;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(n1592_22),
    .I2(n1967_7),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT3 n1975_s0 (
    .F(n1975_3),
    .I0(n1975_4),
    .I1(n1975_5),
    .I2(n1967_7) 
);
defparam n1975_s0.INIT=8'h53;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1975_4),
    .I1(n1976_4),
    .I2(n1967_7) 
);
defparam n1976_s0.INIT=8'h35;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n190_4),
    .I1(n1978_4),
    .I2(n1978_5) 
);
defparam n1978_s0.INIT=8'h2F;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n190_4),
    .I1(n1979_4),
    .I2(n1979_5) 
);
defparam n1979_s0.INIT=8'h2F;
  LUT3 n1980_s0 (
    .F(n1980_3),
    .I0(n190_4),
    .I1(n1980_4),
    .I2(n1980_5) 
);
defparam n1980_s0.INIT=8'h2F;
  LUT3 n1981_s0 (
    .F(n1981_3),
    .I0(n190_4),
    .I1(n1981_4),
    .I2(n1981_5) 
);
defparam n1981_s0.INIT=8'h2F;
  LUT3 n1982_s0 (
    .F(n1982_3),
    .I0(n1982_4),
    .I1(n190_4),
    .I2(n1982_5) 
);
defparam n1982_s0.INIT=8'h4F;
  LUT4 n1983_s0 (
    .F(n1983_3),
    .I0(n1982_4),
    .I1(n227_7),
    .I2(n1983_4),
    .I3(n1983_5) 
);
defparam n1983_s0.INIT=16'hFFF4;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n315_7),
    .I1(n1527_43),
    .I2(n1527_39),
    .I3(n1778_8) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_43),
    .I1(n316_7),
    .I2(n1527_39),
    .I3(n1779_8) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_43),
    .I1(n317_10),
    .I2(n1527_39),
    .I3(n1780_8) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_43),
    .I1(n318_7),
    .I2(n1527_39),
    .I3(n1781_8) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_8),
    .I2(n311_3),
    .I3(n1527_43) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_8),
    .I2(n312_3),
    .I3(n1527_43) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_8),
    .I2(n313_3),
    .I3(n1527_43) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_8),
    .I2(n314_3),
    .I3(n1527_43) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n190_4),
    .I1(n1535_33),
    .I2(n1535_34),
    .I3(n1535_35) 
);
defparam n1535_s28.INIT=16'h0007;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_55),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h10FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1537_33),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'hFF01;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_31),
    .I1(n1538_32),
    .I2(n1538_33),
    .I3(n1538_34) 
);
defparam n1538_s26.INIT=16'hE0FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n1539_39),
    .I1(n1539_32),
    .I2(n1539_33),
    .I3(n1539_34) 
);
defparam n1539_s26.INIT=16'h70FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n1540_31),
    .I1(n1540_32),
    .I2(n1540_33),
    .I3(n1540_34) 
);
defparam n1540_s26.INIT=16'h10FF;
  LUT4 n1541_s26 (
    .F(n1541_30),
    .I0(n1541_31),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n1541_32) 
);
defparam n1541_s26.INIT=16'h0BF4;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1542_31),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1542_32) 
);
defparam n1542_s26.INIT=16'h03DC;
  LUT4 n1543_s26 (
    .F(n1543_32),
    .I0(n1543_33),
    .I1(n1543_34),
    .I2(n1543_35),
    .I3(ff_state[3]) 
);
defparam n1543_s26.INIT=16'hCCAC;
  LUT4 n1544_s24 (
    .F(n1544_30),
    .I0(n1544_31),
    .I1(n1544_32),
    .I2(n1544_33),
    .I3(n1544_39) 
);
defparam n1544_s24.INIT=16'h1F11;
  LUT4 n1545_s24 (
    .F(n1545_30),
    .I0(n1545_31),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_32),
    .I3(n1544_31) 
);
defparam n1545_s24.INIT=16'hAAC3;
  LUT4 n1546_s24 (
    .F(n1546_30),
    .I0(n1546_31),
    .I1(n1546_40),
    .I2(n1546_36),
    .I3(n1543_35) 
);
defparam n1546_s24.INIT=16'hFAF3;
  LUT4 n1547_s24 (
    .F(n1547_30),
    .I0(n1547_31),
    .I1(n1547_32),
    .I2(n1547_33),
    .I3(n1543_35) 
);
defparam n1547_s24.INIT=16'hEEF0;
  LUT4 n1548_s24 (
    .F(n1548_30),
    .I0(n1544_31),
    .I1(n1548_31),
    .I2(n1548_32),
    .I3(n1544_39) 
);
defparam n1548_s24.INIT=16'h1F11;
  LUT4 n1549_s24 (
    .F(n1549_30),
    .I0(n1549_31),
    .I1(n1549_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1549_s24.INIT=16'h3CCA;
  LUT4 n1550_s24 (
    .F(n1550_30),
    .I0(n1550_31),
    .I1(n1544_31),
    .I2(n1550_32),
    .I3(n1550_33) 
);
defparam n1550_s24.INIT=16'h000B;
  LUT4 n1551_s24 (
    .F(n1551_30),
    .I0(n1551_31),
    .I1(n1551_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'hBEEA;
  LUT4 n1552_s25 (
    .F(n1552_31),
    .I0(n1544_31),
    .I1(ff_nx_tmp[0]),
    .I2(n1552_32),
    .I3(n1544_39) 
);
defparam n1552_s25.INIT=16'h1F11;
  LUT4 n1553_s30 (
    .F(n1553_40),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_34),
    .I0(n716_1),
    .I1(n1554_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1554_s28.INIT=16'hCA30;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n1555_31),
    .I1(n1555_40),
    .I2(n1555_33),
    .I3(n1555_34) 
);
defparam n1555_s26.INIT=16'h0700;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n1556_30),
    .I1(n1556_31),
    .I2(n1556_32),
    .I3(n1556_33) 
);
defparam n1556_s25.INIT=16'hFE00;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(ff_state[2]),
    .I1(n948_2),
    .I2(n1557_30),
    .I3(n1557_31) 
);
defparam n1557_s25.INIT=16'hF400;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n1558_30),
    .I1(n949_2),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'hFC05;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n950_2),
    .I1(n1559_30),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'hF30A;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n951_2),
    .I1(n1560_30),
    .I2(ff_state[2]),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'hF30A;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n1561_30),
    .I1(n952_2),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'hFC05;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n1555_40),
    .I1(ff_r40r41_nx[2]),
    .I2(n1562_30),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h7D00;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n954_2),
    .I1(n1563_31),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'hF30A;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_r36r37_dx[8]),
    .I1(n1575_26),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'hCA;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT4 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2255_5) 
);
defparam n2255_s1.INIT=16'h8000;
  LUT4 n2278_s1 (
    .F(n2278_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2255_5) 
);
defparam n2278_s1.INIT=16'h4000;
  LUT4 n2280_s1 (
    .F(n2280_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2280_s1.INIT=16'h4000;
  LUT4 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2255_5) 
);
defparam n2317_s1.INIT=16'h1000;
  LUT4 n2318_s1 (
    .F(n2318_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2318_s1.INIT=16'h1000;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(n2298_9),
    .I1(ff_r34r35_sy_9_7),
    .I2(ff_r34r35_sy_9_8),
    .I3(ff_r34r35_sy_9_9) 
);
defparam ff_r34r35_sy_9_s2.INIT=16'hF888;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(n2298_9),
    .I1(ff_r34r35_sy_7_7),
    .I2(ff_r34r35_sy_9_9),
    .I3(ff_r34r35_sy_9_8) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF888;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(ff_vram_wr_req_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(ff_r42r43_ny_9_13),
    .I3(ff_r42r43_ny_9_8) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hFF80;
  LUT4 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(ff_vram_wr_req_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(ff_r42r43_ny_9_13),
    .I3(ff_r42r43_ny_7_7) 
);
defparam ff_r42r43_ny_7_s2.INIT=16'hFF80;
  LUT4 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_vram_wr_req_7),
    .I1(ff_r46_cmr_7_6),
    .I2(ff_r46_cmr_7_7),
    .I3(ff_r46_cmr_7_8) 
);
defparam ff_r46_cmr_7_s3.INIT=16'hFF80;
  LUT4 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_state[0]),
    .I1(ff_vram_wr_req_7),
    .I2(ff_vdpcmd_start_9),
    .I3(ff_r46_cmr_7_8) 
);
defparam ff_vdpcmd_start_s2.INIT=16'hFF40;
  LUT4 ff_s2_ce_s4 (
    .F(ff_s2_ce_8),
    .I0(ff_r46_cmr_7_6),
    .I1(ff_r46_cmr_7_7),
    .I2(ff_s2_ce_13),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s2_ce_s4.INIT=16'hF800;
  LUT4 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(ff_s2_tr_11),
    .I1(ff_s2_tr_13),
    .I2(n1646_8),
    .I3(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=16'h4F00;
  LUT2 \vdp_command_processor.ff_current_y_9_s2  (
    .F(\vdp_command_processor.ff_current_y_9_7 ),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam \vdp_command_processor.ff_current_y_9_s2 .INIT=4'h8;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r34r35_sy_9_8),
    .I1(ff_r38r39_dy_9_19),
    .I2(ff_s2_tr_13),
    .I3(ff_r38r39_dy_9_10) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h8F00;
  LUT4 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_8),
    .I0(ff_r34r35_sy_9_8),
    .I1(ff_r38r39_dy_9_19),
    .I2(ff_s2_tr_13),
    .I3(ff_r38r39_dy_7_9) 
);
defparam ff_r38r39_dy_7_s3.INIT=16'h8F00;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_16),
    .I1(ff_r34r35_sy_9_8),
    .I2(ff_s8s9_sx_tmp_9_14),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h0D00;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_10),
    .I0(ff_dx_tmp_9_11),
    .I1(ff_dx_tmp_9_16),
    .I2(ff_dx_tmp_9_13),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_dx_tmp_9_s5.INIT=16'hFE00;
  LUT4 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_16),
    .I1(ff_r34r35_sy_9_8),
    .I2(ff_nx_tmp_9_11),
    .I3(ff_nx_tmp_9_12) 
);
defparam ff_nx_tmp_9_s5.INIT=16'h0D00;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_s2_tr),
    .I1(ff_vram_wr_req_8),
    .I2(ff_vram_wdata_7_9),
    .I3(ff_vram_wdata_7_10) 
);
defparam ff_vram_wdata_7_s5.INIT=16'h4F00;
  LUT4 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(n3494_4),
    .I1(ff_vdpcmd_start),
    .I2(ff_s2_ce_13),
    .I3(ff_state_0_19) 
);
defparam ff_state_2_s8.INIT=16'hDF00;
  LUT4 n1788_s11 (
    .F(n1788_16),
    .I0(n1788_17),
    .I1(ff_s8s9_sx_tmp_9_16),
    .I2(n1788_18),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'h4F00;
  LUT4 n1574_s23 (
    .F(n1574_29),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_8),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_8),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_8),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_8),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_27),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_12),
    .I0(n1790_13),
    .I1(\vdp_command_processor.ff_initializing_8 ),
    .I2(n1790_14),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'h4F00;
  LUT4 n1789_s6 (
    .F(n1789_11),
    .I0(n1789_12),
    .I1(n1789_13),
    .I2(n1789_14),
    .I3(n3494_4) 
);
defparam n1789_s6.INIT=16'hFE00;
  LUT4 n1787_s6 (
    .F(n1787_11),
    .I0(n1787_12),
    .I1(n1787_21),
    .I2(n1787_14),
    .I3(n3494_4) 
);
defparam n1787_s6.INIT=16'hF400;
  LUT4 n1786_s1 (
    .F(n1786_6),
    .I0(n1786_7),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r25_cmd_Z),
    .I3(n3494_4) 
);
defparam n1786_s1.INIT=16'h00FE;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s2.INIT=4'h4;
  LUT2 n315_s2 (
    .F(n315_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s2.INIT=4'h4;
  LUT4 n1646_s3 (
    .F(n1646_8),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n1646_9) 
);
defparam n1646_s3.INIT=16'h00D7;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_10),
    .I0(ff_r44_clr_7_19),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13),
    .I3(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_7_s5.INIT=16'h0001;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_10),
    .I0(ff_r44_clr_3_13),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13),
    .I3(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_3_s5.INIT=16'h0001;
  LUT4 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_10),
    .I0(ff_r44_clr_7_12),
    .I1(ff_r44_clr_1_11),
    .I2(n3494_4),
    .I3(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_1_s5.INIT=16'h004F;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h9;
  LUT4 n190_s1 (
    .F(n190_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n313_6) 
);
defparam n190_s1.INIT=16'h6000;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s2.INIT=4'h8;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(n317_8),
    .I1(reg_r0_disp_mode[1]),
    .I2(n313_6),
    .I3(n311_6) 
);
defparam n311_s1.INIT=16'h4000;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n317_8),
    .I2(n313_6),
    .I3(reg_r0_disp_mode[1]) 
);
defparam n312_s1.INIT=16'h1000;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'hCA;
  LUT4 n313_s2 (
    .F(n313_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n313_s2.INIT=16'hFB8F;
  LUT2 n313_s3 (
    .F(n313_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n313_s3.INIT=4'h1;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_4) 
);
defparam n1804_s1.INIT=8'h10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_4) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1806_s1 (
    .F(n1806_4),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(ff_r42r43_ny[6]),
    .I3(n1809_4) 
);
defparam n1806_s1.INIT=16'h0100;
  LUT3 n1807_s1 (
    .F(n1807_4),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(n1809_4) 
);
defparam n1807_s1.INIT=8'h10;
  LUT2 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[4]),
    .I1(n1809_4) 
);
defparam n1808_s1.INIT=4'h4;
  LUT4 n1809_s1 (
    .F(n1809_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(ff_r42r43_ny[2]),
    .I3(ff_r42r43_ny[3]) 
);
defparam n1809_s1.INIT=16'h0001;
  LUT3 n1810_s1 (
    .F(n1810_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(ff_r42r43_ny[2]) 
);
defparam n1810_s1.INIT=8'h01;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(n1584_23),
    .I1(\vdp_command_processor.ff_current_y [9]),
    .I2(n1967_7),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1967_s2.INIT=16'hFA0C;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(n1586_22),
    .I1(\vdp_command_processor.ff_current_y [7]),
    .I2(n1967_7),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1969_s1.INIT=16'hF503;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(n1587_22),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_7),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1970_s1.INIT=16'hFA0C;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(n1588_22),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1967_7),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1971_s1.INIT=16'hF503;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(n1589_22),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_7),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1972_s1.INIT=16'hFA0C;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(n1590_22),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1967_7),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1973_s1.INIT=16'hF503;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(n1591_22),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_7),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1974_s1.INIT=16'hFA0C;
  LUT3 n1975_s1 (
    .F(n1975_4),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1975_s1.INIT=8'h53;
  LUT3 n1975_s2 (
    .F(n1975_5),
    .I0(n1592_22),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1975_s2.INIT=8'h53;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_5),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'hCA;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1977_s1.INIT=8'h53;
  LUT4 n1977_s2 (
    .F(n1977_5),
    .I0(n1976_5),
    .I1(n190_4),
    .I2(n575_15),
    .I3(n1978_4) 
);
defparam n1977_s2.INIT=16'hBBB0;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1978_s1.INIT=8'h53;
  LUT4 n1978_s2 (
    .F(n1978_5),
    .I0(n575_15),
    .I1(n1979_4),
    .I2(n227_7),
    .I3(n1976_5) 
);
defparam n1978_s2.INIT=16'hEE0E;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1979_s1.INIT=8'h53;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n575_15),
    .I1(n1980_4),
    .I2(n227_7),
    .I3(n1978_4) 
);
defparam n1979_s2.INIT=16'hEE0E;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1980_s1.INIT=8'h53;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(n575_15),
    .I1(n1981_4),
    .I2(n227_7),
    .I3(n1979_4) 
);
defparam n1980_s2.INIT=16'hEE0E;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1981_s1.INIT=8'h53;
  LUT4 n1981_s2 (
    .F(n1981_5),
    .I0(n575_15),
    .I1(n1982_4),
    .I2(n227_7),
    .I3(n1980_4) 
);
defparam n1981_s2.INIT=16'hEE0E;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1982_s1.INIT=8'h53;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n227_7),
    .I1(n1981_4),
    .I2(n575_15),
    .I3(n1982_6) 
);
defparam n1982_s2.INIT=16'hDDD0;
  LUT4 n1983_s1 (
    .F(n1983_4),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n575_15),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1983_s1.INIT=16'h0A0C;
  LUT4 n1983_s2 (
    .F(n1983_5),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ),
    .I3(n190_4) 
);
defparam n1983_s2.INIT=16'hAC00;
  LUT4 n1531_s25 (
    .F(n1531_29),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_11),
    .I2(w_vdp_enable),
    .I3(ff_s2_ce) 
);
defparam n1531_s25.INIT=16'h3500;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_36),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1535_37),
    .I3(n1535_38) 
);
defparam n1535_s29.INIT=16'hEF00;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_39),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n1535_40),
    .I3(n1535_41) 
);
defparam n1535_s30.INIT=16'h3A00;
  LUT4 n1535_s31 (
    .F(n1535_35),
    .I0(n1535_42),
    .I1(n1535_43),
    .I2(n1535_73),
    .I3(n1535_45) 
);
defparam n1535_s31.INIT=16'hEF00;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(n312_3),
    .I1(n1535_40),
    .I2(n312_4),
    .I3(n1536_35) 
);
defparam n1536_s27.INIT=16'h4070;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_36),
    .I1(n1536_37),
    .I2(n1536_38),
    .I3(n1536_51) 
);
defparam n1536_s28.INIT=16'hBF00;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_42),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(n317_10),
    .I1(n1537_52),
    .I2(n1537_36),
    .I3(n1537_37) 
);
defparam n1537_s27.INIT=16'h1F00;
  LUT4 n1537_s28 (
    .F(n1537_32),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1535_42),
    .I2(n1535_43),
    .I3(n1537_48) 
);
defparam n1537_s28.INIT=16'hFE00;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1535_42),
    .I1(n1537_39),
    .I2(n1535_43),
    .I3(n1537_40) 
);
defparam n1537_s29.INIT=16'hFB00;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(n1537_41),
    .I2(n1537_42),
    .I3(ff_r44_clr_1_11) 
);
defparam n1537_s30.INIT=16'hF800;
  LUT2 n1538_s27 (
    .F(n1538_31),
    .I0(n1536_36),
    .I1(n1536_37) 
);
defparam n1538_s27.INIT=4'h4;
  LUT4 n1538_s28 (
    .F(n1538_32),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(n227_7),
    .I2(n190_4),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1538_s28.INIT=16'hBB0F;
  LUT4 n1538_s29 (
    .F(n1538_33),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(n1538_35),
    .I2(n1538_36),
    .I3(n1540_33) 
);
defparam n1538_s29.INIT=16'h0E00;
  LUT4 n1538_s30 (
    .F(n1538_34),
    .I0(n1538_37),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s30.INIT=16'h3AF3;
  LUT4 n1539_s28 (
    .F(n1539_32),
    .I0(n1535_42),
    .I1(n1535_43),
    .I2(w_vdpcmd_vram_rdata[3]),
    .I3(n1539_35) 
);
defparam n1539_s28.INIT=16'hEE0F;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(n1539_39),
    .I3(n1540_33) 
);
defparam n1539_s29.INIT=16'hF400;
  LUT4 n1539_s30 (
    .F(n1539_34),
    .I0(n1539_41),
    .I1(ff_r44_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s30.INIT=16'h3AF3;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n312_3),
    .I1(n1536_35),
    .I2(n1539_39),
    .I3(n1535_40) 
);
defparam n1540_s27.INIT=16'h0503;
  LUT4 n1540_s28 (
    .F(n1540_32),
    .I0(n1536_36),
    .I1(n1539_35),
    .I2(n1536_37),
    .I3(n1540_35) 
);
defparam n1540_s28.INIT=16'hBF00;
  LUT2 n1540_s29 (
    .F(n1540_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1540_s29.INIT=4'h4;
  LUT4 n1540_s30 (
    .F(n1540_34),
    .I0(n1540_36),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s30.INIT=16'h3AF3;
  LUT4 n1541_s27 (
    .F(n1541_31),
    .I0(n1535_42),
    .I1(n1535_43),
    .I2(w_vdpcmd_vram_rdata[1]),
    .I3(n1541_33) 
);
defparam n1541_s27.INIT=16'h0FEE;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(n1541_34),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_r44_clr[1]) 
);
defparam n1541_s28.INIT=16'h0BC8;
  LUT4 n1542_s27 (
    .F(n1542_31),
    .I0(n1536_36),
    .I1(n1536_37),
    .I2(w_vdpcmd_vram_rdata[0]),
    .I3(n1541_33) 
);
defparam n1542_s27.INIT=16'h0FBB;
  LUT4 n1542_s28 (
    .F(n1542_32),
    .I0(n1542_33),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_r44_clr[0]) 
);
defparam n1542_s28.INIT=16'h0BC8;
  LUT4 n1543_s27 (
    .F(n1543_33),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_8),
    .I2(n1543_36),
    .I3(w_vdp_enable) 
);
defparam n1543_s27.INIT=16'h0C0A;
  LUT4 n1543_s28 (
    .F(n1543_34),
    .I0(n1543_37),
    .I1(n1543_38),
    .I2(n1543_35),
    .I3(ff_nx_tmp[9]) 
);
defparam n1543_s28.INIT=16'h35CA;
  LUT2 n1543_s29 (
    .F(n1543_35),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1543_s29.INIT=4'h9;
  LUT2 n1544_s25 (
    .F(n1544_31),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1544_s25.INIT=4'h1;
  LUT4 n1544_s26 (
    .F(n1544_32),
    .I0(n1545_32),
    .I1(ff_nx_tmp[7]),
    .I2(n1544_35),
    .I3(ff_nx_tmp[8]) 
);
defparam n1544_s26.INIT=16'h41BE;
  LUT3 n1544_s27 (
    .F(n1544_33),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(w_vdp_enable) 
);
defparam n1544_s27.INIT=8'h35;
  LUT4 n1545_s25 (
    .F(n1545_31),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1543_36),
    .I3(w_vdp_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT4 n1545_s26 (
    .F(n1545_32),
    .I0(n1545_36),
    .I1(n1544_35),
    .I2(ff_nx_tmp[6]),
    .I3(n1543_35) 
);
defparam n1545_s26.INIT=16'h3FF5;
  LUT4 n1546_s25 (
    .F(n1546_31),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(w_vdp_enable),
    .I3(n1546_38) 
);
defparam n1546_s25.INIT=16'hCA00;
  LUT4 n1547_s25 (
    .F(n1547_31),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_34),
    .I2(ff_nx_tmp[5]),
    .I3(ff_state[2]) 
);
defparam n1547_s25.INIT=16'h7800;
  LUT4 n1547_s26 (
    .F(n1547_32),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(w_vdp_enable),
    .I3(n1546_38) 
);
defparam n1547_s26.INIT=16'hCA00;
  LUT3 n1547_s27 (
    .F(n1547_33),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35),
    .I2(ff_nx_tmp[5]) 
);
defparam n1547_s27.INIT=8'hB4;
  LUT4 n1548_s25 (
    .F(n1548_31),
    .I0(n1547_35),
    .I1(n1547_34),
    .I2(ff_nx_tmp[4]),
    .I3(n1543_35) 
);
defparam n1548_s25.INIT=16'hC3A5;
  LUT3 n1548_s26 (
    .F(n1548_32),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(w_vdp_enable) 
);
defparam n1548_s26.INIT=8'h35;
  LUT4 n1549_s25 (
    .F(n1549_31),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1543_36),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT2 n1549_s26 (
    .F(n1549_32),
    .I0(n1549_33),
    .I1(ff_nx_tmp[3]) 
);
defparam n1549_s26.INIT=4'h6;
  LUT4 n1550_s25 (
    .F(n1550_31),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(n1543_36),
    .I3(w_vdp_enable) 
);
defparam n1550_s25.INIT=16'h0C0A;
  LUT4 n1550_s26 (
    .F(n1550_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_r46_cmr_7_7) 
);
defparam n1550_s26.INIT=16'h8700;
  LUT4 n1550_s27 (
    .F(n1550_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1543_35) 
);
defparam n1550_s27.INIT=16'h001E;
  LUT4 n1551_s25 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(w_vdp_enable),
    .I3(n1544_39) 
);
defparam n1551_s25.INIT=16'hCA00;
  LUT2 n1551_s26 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h9;
  LUT3 n1552_s26 (
    .F(n1552_32),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(w_vdp_enable) 
);
defparam n1552_s26.INIT=8'h35;
  LUT3 n1554_s29 (
    .F(n1554_35),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'hC5;
  LUT4 n1555_s27 (
    .F(n1555_31),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1555_42),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s27.INIT=16'h10EF;
  LUT4 n1555_s29 (
    .F(n1555_33),
    .I0(n717_1),
    .I1(n1142_1),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1555_s29.INIT=16'h3500;
  LUT4 n1555_s30 (
    .F(n1555_34),
    .I0(n1555_36),
    .I1(n1544_39),
    .I2(n946_2),
    .I3(n1540_33) 
);
defparam n1555_s30.INIT=16'h7077;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(ff_r40r41_nx[7]),
    .I1(n1555_42),
    .I2(ff_r40r41_nx[8]),
    .I3(n1543_36) 
);
defparam n1556_s26.INIT=16'hB400;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1543_36),
    .I3(n1556_36) 
);
defparam n1556_s27.INIT=16'h0A0C;
  LUT4 n1556_s28 (
    .F(n1556_32),
    .I0(n1143_1),
    .I1(n718_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s28.INIT=16'hAFC0;
  LUT3 n1556_s29 (
    .F(n1556_33),
    .I0(n947_2),
    .I1(ff_state[2]),
    .I2(n1556_32) 
);
defparam n1556_s29.INIT=8'hE3;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n719_1),
    .I1(n1144_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s26.INIT=16'hC0AF;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(n1555_40),
    .I1(ff_r40r41_nx[7]),
    .I2(n1555_42),
    .I3(n1557_32) 
);
defparam n1557_s27.INIT=16'h007D;
  LUT4 n1558_s26 (
    .F(n1558_30),
    .I0(n1558_32),
    .I1(n1558_35),
    .I2(ff_r40r41_nx[6]),
    .I3(n1543_36) 
);
defparam n1558_s26.INIT=16'hC3AA;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n1145_1),
    .I1(n720_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'hAFC0;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1559_32),
    .I1(ff_r40r41_nx[5]),
    .I2(n1559_33),
    .I3(n1543_36) 
);
defparam n1559_s26.INIT=16'hC3AA;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n721_1),
    .I1(n1146_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'hC0AF;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_35),
    .I3(n1543_36) 
);
defparam n1560_s26.INIT=16'hC3AA;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n722_1),
    .I1(n1147_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s27.INIT=16'hC0AF;
  LUT4 n1561_s26 (
    .F(n1561_30),
    .I0(n1561_32),
    .I1(n1561_35),
    .I2(ff_r40r41_nx[3]),
    .I3(n1543_36) 
);
defparam n1561_s26.INIT=16'hC3AA;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n1148_1),
    .I1(n723_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'hAFC0;
  LUT2 n1562_s26 (
    .F(n1562_30),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s26.INIT=4'h1;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n953_2),
    .I1(n1562_32),
    .I2(n1562_33),
    .I3(ff_state[2]) 
);
defparam n1562_s27.INIT=16'h0C0B;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1543_36) 
);
defparam n1563_s27.INIT=16'h3CAA;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n725_1),
    .I1(n1150_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'hC0AF;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_30) 
);
defparam n1575_s22.INIT=8'hCA;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(ff_r36r37_dx[7]),
    .I2(ff_state[3]) 
);
defparam n1576_s22.INIT=8'h53;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(ff_r36r37_dx[6]),
    .I2(ff_state[3]) 
);
defparam n1577_s22.INIT=8'h53;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(ff_r36r37_dx[5]),
    .I2(ff_state[3]) 
);
defparam n1578_s22.INIT=8'h53;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(ff_r36r37_dx[4]),
    .I2(ff_state[3]) 
);
defparam n1579_s22.INIT=8'h53;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(ff_r36r37_dx[3]),
    .I2(ff_state[3]) 
);
defparam n1580_s22.INIT=8'h53;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(ff_r36r37_dx[2]),
    .I2(ff_state[3]) 
);
defparam n1581_s22.INIT=8'h53;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(ff_r36r37_dx[1]),
    .I2(ff_state[3]) 
);
defparam n1582_s22.INIT=8'h53;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(ff_r36r37_dx[0]),
    .I2(ff_state[3]) 
);
defparam n1583_s22.INIT=8'h53;
  LUT2 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]) 
);
defparam n2255_s2.INIT=4'h4;
  LUT2 n2280_s2 (
    .F(n2280_5),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s2.INIT=4'h1;
  LUT4 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_vram_wr_req_s3.INIT=16'h8200;
  LUT2 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s4.INIT=4'h4;
  LUT3 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]) 
);
defparam ff_r34r35_sy_9_s3.INIT=8'h40;
  LUT2 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_10) 
);
defparam ff_r34r35_sy_9_s4.INIT=4'h1;
  LUT4 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r42r43_ny_9_13) 
);
defparam ff_r34r35_sy_9_s5.INIT=16'h6000;
  LUT3 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_7_s3.INIT=8'h10;
  LUT4 ff_r42r43_ny_9_s4 (
    .F(ff_r42r43_ny_9_8),
    .I0(w_vdp_enable),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(ff_r34r35_sy_9_7) 
);
defparam ff_r42r43_ny_9_s4.INIT=16'h0800;
  LUT4 ff_r42r43_ny_7_s3 (
    .F(ff_r42r43_ny_7_7),
    .I0(w_vdp_enable),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(ff_r34r35_sy_7_7) 
);
defparam ff_r42r43_ny_7_s3.INIT=16'h0800;
  LUT2 ff_r46_cmr_7_s4 (
    .F(ff_r46_cmr_7_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_r46_cmr_7_s4.INIT=4'h8;
  LUT2 ff_r46_cmr_7_s5 (
    .F(ff_r46_cmr_7_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_r46_cmr_7_s5.INIT=4'h8;
  LUT3 ff_r46_cmr_7_s6 (
    .F(ff_r46_cmr_7_8),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(n3494_8),
    .I2(ff_r46_cmr_7_9) 
);
defparam ff_r46_cmr_7_s6.INIT=8'h80;
  LUT2 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=4'h1;
  LUT3 \vdp_command_processor.ff_initializing_s4  (
    .F(\vdp_command_processor.ff_initializing_8 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_vdpcmd_start_9) 
);
defparam \vdp_command_processor.ff_initializing_s4 .INIT=8'hE0;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_8 ),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(\vdp_command_processor.ff_current_y_9_9 ) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h8200;
  LUT3 ff_r38r39_dy_9_s5 (
    .F(ff_r38r39_dy_9_10),
    .I0(ff_vram_wr_req_7),
    .I1(ff_r38r39_dy_9_12),
    .I2(ff_r38r39_dy_9_21) 
);
defparam ff_r38r39_dy_9_s5.INIT=8'h0E;
  LUT4 ff_r38r39_dy_7_s4 (
    .F(ff_r38r39_dy_7_9),
    .I0(n2298_9),
    .I1(ff_r46_cmr_7_9),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r38r39_dy_9_21) 
);
defparam ff_r38r39_dy_7_s4.INIT=16'h00F8;
  LUT4 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(ff_state[3]),
    .I1(ff_s8s9_sx_tmp_10_17),
    .I2(ff_s8s9_sx_tmp_10_13),
    .I3(ff_nx_tmp_9_12) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=16'hF800;
  LUT4 ff_dx_tmp_9_s6 (
    .F(ff_dx_tmp_9_11),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_r45_mm),
    .I2(ff_r46_cmr_7_7),
    .I3(ff_vram_rd_req_8) 
);
defparam ff_dx_tmp_9_s6.INIT=16'h8000;
  LUT4 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_13),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_state[0]),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam ff_dx_tmp_9_s8.INIT=16'h1F00;
  LUT4 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_dx_tmp_9_16),
    .I1(ff_nx_tmp_9_13),
    .I2(ff_vdpcmd_start_9),
    .I3(ff_nx_tmp_9_14) 
);
defparam ff_nx_tmp_9_s6.INIT=16'h0D00;
  LUT4 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_12),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(n1544_31),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_nx_tmp_9_s7.INIT=16'hEF00;
  LUT4 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_11),
    .I2(ff_r42r43_ny_9_9),
    .I3(n1544_31) 
);
defparam ff_vram_wdata_7_s6.INIT=16'h4F00;
  LUT4 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(ff_vram_wdata_7_12),
    .I1(ff_r46_cmr_7_7),
    .I2(ff_vram_wdata_7_13),
    .I3(ff_vram_wdata_7_14) 
);
defparam ff_vram_wdata_7_s7.INIT=16'h0B00;
  LUT4 ff_state_1_s7 (
    .F(ff_state_1_12),
    .I0(ff_s2_ce_13),
    .I1(ff_vdpcmd_start),
    .I2(ff_state_1_20),
    .I3(ff_state_1_18) 
);
defparam ff_state_1_s7.INIT=16'h000D;
  LUT3 ff_state_1_s8 (
    .F(ff_state_1_13),
    .I0(ff_r46_cmr_7_8),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state_1_16) 
);
defparam ff_state_1_s8.INIT=8'h0E;
  LUT4 n1788_s12 (
    .F(n1788_17),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_state[1]),
    .I3(n1788_19) 
);
defparam n1788_s12.INIT=16'h0D00;
  LUT4 n1788_s13 (
    .F(n1788_18),
    .I0(n1788_20),
    .I1(n1788_21),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1788_s13.INIT=16'hA73F;
  LUT4 n1574_s24 (
    .F(n1574_30),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(ff_nx_tmp_9_13) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT4 n1790_s8 (
    .F(n1790_13),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_r34r35_sy_9_10),
    .I2(n1331_21),
    .I3(ff_state[0]) 
);
defparam n1790_s8.INIT=16'h0D00;
  LUT4 n1790_s9 (
    .F(n1790_14),
    .I0(ff_state[1]),
    .I1(ff_r34r35_sy_9_10),
    .I2(n1790_15),
    .I3(n1790_16) 
);
defparam n1790_s9.INIT=16'h008F;
  LUT4 n1789_s7 (
    .F(n1789_12),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_11),
    .I2(n1789_15),
    .I3(n1789_16) 
);
defparam n1789_s7.INIT=16'h004F;
  LUT4 n1789_s8 (
    .F(n1789_13),
    .I0(ff_r34r35_sy_9_10),
    .I1(n1789_17),
    .I2(ff_state[1]),
    .I3(ff_r46_cmr_7_7) 
);
defparam n1789_s8.INIT=16'h1C00;
  LUT4 n1789_s9 (
    .F(n1789_14),
    .I0(ff_state_0_14),
    .I1(ff_state[1]),
    .I2(n1789_18),
    .I3(n1540_33) 
);
defparam n1789_s9.INIT=16'h2C00;
  LUT4 n1787_s7 (
    .F(n1787_12),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1787_s7.INIT=16'hE000;
  LUT4 n1787_s9 (
    .F(n1787_14),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_11),
    .I2(n1787_15),
    .I3(n1787_16) 
);
defparam n1787_s9.INIT=16'h004F;
  LUT4 n1786_s2 (
    .F(n1786_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n1786_s2.INIT=16'h1000;
  LUT3 n317_s3 (
    .F(n317_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n317_s3.INIT=8'hD3;
  LUT4 n1646_s4 (
    .F(n1646_9),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(n2280_5) 
);
defparam n1646_s4.INIT=16'h0800;
  LUT4 n192_s3 (
    .F(n192_8),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n192_s3.INIT=16'h0007;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_12),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_11),
    .I2(ff_r42r43_ny_9_13),
    .I3(ff_r44_clr_7_23) 
);
defparam ff_r44_clr_7_s7.INIT=16'h4F00;
  LUT3 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_13),
    .I0(n1646_9),
    .I1(w_vdp_enable),
    .I2(ff_vram_wr_req_7) 
);
defparam ff_r44_clr_7_s8.INIT=8'h07;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_14),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wr_req_8),
    .I2(ff_r44_clr_7_21),
    .I3(ff_state[3]) 
);
defparam ff_r44_clr_7_s9.INIT=16'h7000;
  LUT2 ff_r44_clr_1_s6 (
    .F(ff_r44_clr_1_11),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam ff_r44_clr_1_s6.INIT=4'h4;
  LUT2 n311_s3 (
    .F(n311_6),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(w_vdpcmd_vram_rdata[7]) 
);
defparam n311_s3.INIT=4'h4;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1976_s2.INIT=8'h53;
  LUT3 n1982_s3 (
    .F(n1982_6),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1982_s3.INIT=8'h53;
  LUT3 n1527_s32 (
    .F(n1527_36),
    .I0(n317_8),
    .I1(w_vdp_enable),
    .I2(n192_8) 
);
defparam n1527_s32.INIT=8'h40;
  LUT2 n1527_s33 (
    .F(n1527_37),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]) 
);
defparam n1527_s33.INIT=4'h1;
  LUT4 n1535_s32 (
    .F(n1535_36),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_46),
    .I2(n1535_47),
    .I3(n1535_48) 
);
defparam n1535_s32.INIT=16'h2C00;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(n1535_40),
    .I1(n1535_49),
    .I2(n311_3),
    .I3(n1535_69) 
);
defparam n1535_s33.INIT=16'hF431;
  LUT4 n1535_s34 (
    .F(n1535_38),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1535_s34.INIT=16'h0700;
  LUT4 n1535_s35 (
    .F(n1535_39),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n315_7),
    .I3(n1535_51) 
);
defparam n1535_s35.INIT=16'h823F;
  LUT3 n1535_s36 (
    .F(n1535_40),
    .I0(n1535_52),
    .I1(n1535_53),
    .I2(n1535_54) 
);
defparam n1535_s36.INIT=8'h10;
  LUT3 n1535_s37 (
    .F(n1535_41),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n575_15) 
);
defparam n1535_s37.INIT=8'h02;
  LUT4 n1535_s38 (
    .F(n1535_42),
    .I0(ff_r46_cmr[2]),
    .I1(n1535_40),
    .I2(n1535_71),
    .I3(n1535_56) 
);
defparam n1535_s38.INIT=16'h0100;
  LUT4 n1535_s39 (
    .F(n1535_43),
    .I0(n1535_49),
    .I1(n1535_40),
    .I2(n1535_57),
    .I3(n313_3) 
);
defparam n1535_s39.INIT=16'hA0FC;
  LUT4 n1535_s41 (
    .F(n1535_45),
    .I0(n1535_58),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1535_59) 
);
defparam n1535_s41.INIT=16'h3FC8;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n312_3),
    .I3(n1536_43) 
);
defparam n1536_s31.INIT=16'hF14C;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(n1536_53),
    .I1(ff_r46_cmr[2]),
    .I2(n1535_40),
    .I3(n1536_45) 
);
defparam n1536_s32.INIT=16'h0100;
  LUT4 n1536_s33 (
    .F(n1536_37),
    .I0(n1535_40),
    .I1(n1535_49),
    .I2(n314_3),
    .I3(n1536_46) 
);
defparam n1536_s33.INIT=16'hF431;
  LUT2 n1536_s34 (
    .F(n1536_38),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1536_s34.INIT=4'h1;
  LUT3 n1536_s36 (
    .F(n1536_40),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_4) 
);
defparam n1536_s36.INIT=8'h40;
  LUT4 n1536_s37 (
    .F(n1536_41),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1536_47),
    .I2(n575_15),
    .I3(n1535_40) 
);
defparam n1536_s37.INIT=16'h050C;
  LUT4 n1536_s38 (
    .F(n1536_42),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1537_41),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1536_s38.INIT=16'h0777;
  LUT4 n1537_s32 (
    .F(n1537_36),
    .I0(n1537_43),
    .I1(n1535_48),
    .I2(n1540_33),
    .I3(n1535_49) 
);
defparam n1537_s32.INIT=16'h90B0;
  LUT4 n1537_s33 (
    .F(n1537_37),
    .I0(n575_15),
    .I1(ff_r44_clr[5]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1537_s33.INIT=16'h35F3;
  LUT2 n1537_s35 (
    .F(n1537_39),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s35.INIT=4'h4;
  LUT4 n1537_s36 (
    .F(n1537_40),
    .I0(n1537_39),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(n1543_35),
    .I3(n227_7) 
);
defparam n1537_s36.INIT=16'h0B00;
  LUT4 n1537_s37 (
    .F(n1537_41),
    .I0(n317_8),
    .I1(n1537_45),
    .I2(n313_6),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1537_s37.INIT=16'h00BF;
  LUT2 n1537_s38 (
    .F(n1537_42),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(ff_r38r39_dy_9_11) 
);
defparam n1537_s38.INIT=4'h8;
  LUT4 n1538_s31 (
    .F(n1538_35),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(n227_7),
    .I2(n190_4),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1538_s31.INIT=16'h0733;
  LUT4 n1538_s32 (
    .F(n1538_36),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(n1538_38),
    .I2(n575_15),
    .I3(n1535_40) 
);
defparam n1538_s32.INIT=16'h050C;
  LUT4 n1538_s33 (
    .F(n1538_37),
    .I0(ff_r38r39_dy_9_11),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1537_41) 
);
defparam n1538_s33.INIT=16'h0777;
  LUT3 n1539_s31 (
    .F(n1539_35),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_4),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s31.INIT=8'h10;
  LUT3 n1540_s31 (
    .F(n1540_35),
    .I0(n1539_35),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1539_39) 
);
defparam n1540_s31.INIT=8'hB0;
  LUT3 n1540_s32 (
    .F(n1540_36),
    .I0(n312_3),
    .I1(n1540_37),
    .I2(n1537_45) 
);
defparam n1540_s32.INIT=8'h5C;
  LUT3 n1541_s29 (
    .F(n1541_33),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1539_39) 
);
defparam n1541_s29.INIT=8'h70;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(n313_3),
    .I1(n1541_35),
    .I2(n1537_45) 
);
defparam n1541_s30.INIT=8'h5C;
  LUT3 n1542_s29 (
    .F(n1542_33),
    .I0(n314_3),
    .I1(n1542_34),
    .I2(n1537_45) 
);
defparam n1542_s29.INIT=8'h5C;
  LUT2 n1543_s30 (
    .F(n1543_36),
    .I0(ff_state[0]),
    .I1(n1543_39) 
);
defparam n1543_s30.INIT=4'h4;
  LUT4 n1543_s31 (
    .F(n1543_37),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(n1545_36) 
);
defparam n1543_s31.INIT=16'h0100;
  LUT4 n1543_s32 (
    .F(n1543_38),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(n1544_35) 
);
defparam n1543_s32.INIT=16'h8000;
  LUT3 n1544_s29 (
    .F(n1544_35),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1547_34) 
);
defparam n1544_s29.INIT=8'h80;
  LUT4 n1547_s28 (
    .F(n1547_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s28.INIT=16'h8000;
  LUT4 n1547_s29 (
    .F(n1547_35),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s29.INIT=16'h0001;
  LUT4 n1549_s27 (
    .F(n1549_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1543_35) 
);
defparam n1549_s27.INIT=16'h7F01;
  LUT3 n1555_s32 (
    .F(n1555_36),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1556_36) 
);
defparam n1555_s32.INIT=8'h53;
  LUT4 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1556_36),
    .I3(n1544_39) 
);
defparam n1557_s28.INIT=16'h5300;
  LUT3 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1556_36) 
);
defparam n1558_s28.INIT=8'h53;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1556_36) 
);
defparam n1559_s28.INIT=8'h53;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_35) 
);
defparam n1559_s29.INIT=4'h4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1556_36) 
);
defparam n1560_s28.INIT=8'h53;
  LUT3 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1556_36) 
);
defparam n1561_s28.INIT=8'h53;
  LUT4 n1562_s28 (
    .F(n1562_32),
    .I0(n1149_1),
    .I1(n724_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s28.INIT=16'hAFC0;
  LUT4 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1556_36),
    .I3(n1544_39) 
);
defparam n1562_s29.INIT=16'h5300;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1556_36) 
);
defparam n1563_s29.INIT=8'h53;
  LUT4 ff_r34r35_sy_9_s6 (
    .F(ff_r34r35_sy_9_10),
    .I0(w_current_vdp_command[4]),
    .I1(ff_r34r35_sy_9_11),
    .I2(ff_r34r35_sy_9_12),
    .I3(ff_r34r35_sy_9_13) 
);
defparam ff_r34r35_sy_9_s6.INIT=16'h7303;
  LUT2 ff_r42r43_ny_9_s5 (
    .F(ff_r42r43_ny_9_9),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_r42r43_ny_9_s5.INIT=4'h4;
  LUT3 ff_r46_cmr_7_s7 (
    .F(ff_r46_cmr_7_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]) 
);
defparam ff_r46_cmr_7_s7.INIT=8'h40;
  LUT4 ff_s2_tr_s5 (
    .F(ff_s2_tr_9),
    .I0(ff_state_0_14),
    .I1(ff_state[2]),
    .I2(ff_r38r39_dy_9_11),
    .I3(ff_r42r43_ny_9_9) 
);
defparam ff_s2_tr_s5.INIT=16'h8000;
  LUT4 \vdp_command_processor.ff_current_y_9_s4  (
    .F(\vdp_command_processor.ff_current_y_9_9 ),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam \vdp_command_processor.ff_current_y_9_s4 .INIT=16'h0130;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_11),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'h1000;
  LUT4 ff_r38r39_dy_9_s7 (
    .F(ff_r38r39_dy_9_12),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(n2298_9) 
);
defparam ff_r38r39_dy_9_s7.INIT=16'h8000;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(ff_s8s9_sx_tmp_10_14),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'hFA03;
  LUT2 ff_dx_tmp_9_s9 (
    .F(ff_dx_tmp_9_14),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam ff_dx_tmp_9_s9.INIT=4'h9;
  LUT3 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_13),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam ff_nx_tmp_9_s8.INIT=8'h40;
  LUT4 ff_nx_tmp_9_s9 (
    .F(ff_nx_tmp_9_14),
    .I0(ff_r42r43_ny_9_9),
    .I1(ff_state[2]),
    .I2(ff_s2_tr_9),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s9.INIT=16'h770F;
  LUT4 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_vram_wdata_7_15),
    .I2(ff_vram_wdata_7_16),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_vram_wdata_7_s8.INIT=16'h00F8;
  LUT4 ff_vram_wdata_7_s9 (
    .F(ff_vram_wdata_7_12),
    .I0(ff_state[1]),
    .I1(ff_r34r35_sy_9_11),
    .I2(n1234_3),
    .I3(ff_state[0]) 
);
defparam ff_vram_wdata_7_s9.INIT=16'h1000;
  LUT4 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(ff_vram_wdata_7_17),
    .I1(w_current_vdp_command[7]),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_vdpcmd_start_9) 
);
defparam ff_vram_wdata_7_s10.INIT=16'h0700;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_state_0_14),
    .I1(ff_r42r43_ny_9_9),
    .I2(n1543_35),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_wdata_7_s11.INIT=16'hF800;
  LUT4 ff_state_1_s11 (
    .F(ff_state_1_16),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_s2_tr),
    .I3(ff_s2_tr_13) 
);
defparam ff_state_1_s11.INIT=16'h4000;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_0_s9.INIT=4'h9;
  LUT4 ff_state_0_s10 (
    .F(ff_state_0_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_0_s10.INIT=16'hFB1F;
  LUT4 n1788_s14 (
    .F(n1788_19),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1788_s14.INIT=16'hD388;
  LUT4 n1788_s15 (
    .F(n1788_20),
    .I0(ff_r46_cmr_7_6),
    .I1(ff_vram_wdata_7_12),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_state[2]) 
);
defparam n1788_s15.INIT=16'hEEF0;
  LUT4 n1788_s16 (
    .F(n1788_21),
    .I0(ff_state_0_14),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1788_s16.INIT=16'hCA03;
  LUT4 n1790_s10 (
    .F(n1790_15),
    .I0(ff_r34r35_sy_9_11),
    .I1(n1234_3),
    .I2(ff_state[0]),
    .I3(n1790_26) 
);
defparam n1790_s10.INIT=16'hBF00;
  LUT4 n1790_s11 (
    .F(n1790_16),
    .I0(n1790_18),
    .I1(n1790_22),
    .I2(ff_r38r39_dy_9_11),
    .I3(ff_r42r43_ny_9_9) 
);
defparam n1790_s11.INIT=16'hE0EE;
  LUT2 n1789_s10 (
    .F(n1789_15),
    .I0(n1789_19),
    .I1(n1789_20) 
);
defparam n1789_s10.INIT=4'h2;
  LUT3 n1789_s11 (
    .F(n1789_16),
    .I0(n1789_20),
    .I1(ff_state[3]),
    .I2(ff_r42r43_ny_9_13) 
);
defparam n1789_s11.INIT=8'h0D;
  LUT4 n1789_s12 (
    .F(n1789_17),
    .I0(ff_state[1]),
    .I1(ff_r34r35_sy_9_11),
    .I2(n1234_3),
    .I3(ff_state[0]) 
);
defparam n1789_s12.INIT=16'hEF00;
  LUT4 n1789_s13 (
    .F(n1789_18),
    .I0(w_current_vdp_command[5]),
    .I1(ff_state[1]),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_state[0]) 
);
defparam n1789_s13.INIT=16'hBF00;
  LUT4 n1787_s10 (
    .F(n1787_15),
    .I0(n1787_17),
    .I1(ff_vram_wdata_7_17),
    .I2(w_current_vdp_command[7]),
    .I3(n1787_18) 
);
defparam n1787_s10.INIT=16'h3A00;
  LUT3 n1787_s11 (
    .F(n1787_16),
    .I0(n1787_18),
    .I1(ff_state[3]),
    .I2(ff_r42r43_ny_9_13) 
);
defparam n1787_s11.INIT=8'h0E;
  LUT4 n1535_s42 (
    .F(n1535_46),
    .I0(n1535_47),
    .I1(n311_4),
    .I2(n311_8),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s42.INIT=16'h03FD;
  LUT3 n1535_s43 (
    .F(n1535_47),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s43.INIT=8'hE0;
  LUT4 n1535_s44 (
    .F(n1535_48),
    .I0(n1535_52),
    .I1(n1535_53),
    .I2(n1535_54),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s44.INIT=16'h00EF;
  LUT2 n1535_s45 (
    .F(n1535_49),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1535_s45.INIT=4'h1;
  LUT3 n1535_s47 (
    .F(n1535_51),
    .I0(n1535_60),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]) 
);
defparam n1535_s47.INIT=8'h2A;
  LUT4 n1535_s48 (
    .F(n1535_52),
    .I0(n1535_47),
    .I1(n1535_61),
    .I2(n1535_62),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1535_s48.INIT=16'h0EEE;
  LUT4 n1535_s49 (
    .F(n1535_53),
    .I0(n192_8),
    .I1(n1535_63),
    .I2(n1527_37),
    .I3(n1535_64) 
);
defparam n1535_s49.INIT=16'h0007;
  LUT4 n1535_s50 (
    .F(n1535_54),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n225_6),
    .I3(ff_r46_cmr[3]) 
);
defparam n1535_s50.INIT=16'h1F00;
  LUT4 n1535_s52 (
    .F(n1535_56),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n225_6),
    .I2(ff_r46_cmr[1]),
    .I3(n313_3) 
);
defparam n1535_s52.INIT=16'h877F;
  LUT4 n1535_s53 (
    .F(n1535_57),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n225_6),
    .I2(n1535_49),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s53.INIT=16'h8F00;
  LUT4 n1535_s54 (
    .F(n1535_58),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1537_41),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1535_s54.INIT=16'h0777;
  LUT4 n1535_s55 (
    .F(n1535_59),
    .I0(n1535_65),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_r44_clr[7]) 
);
defparam n1535_s55.INIT=16'hE023;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_61) 
);
defparam n1536_s39.INIT=16'hE3FC;
  LUT4 n1536_s41 (
    .F(n1536_45),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n225_6),
    .I2(ff_r46_cmr[1]),
    .I3(n314_3) 
);
defparam n1536_s41.INIT=16'h877F;
  LUT4 n1536_s42 (
    .F(n1536_46),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n225_6),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_49) 
);
defparam n1536_s42.INIT=16'h7FF0;
  LUT4 n1536_s43 (
    .F(n1536_47),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n1536_48) 
);
defparam n1536_s43.INIT=16'hA21F;
  LUT4 n1537_s39 (
    .F(n1537_43),
    .I0(ff_r46_cmr[0]),
    .I1(n1537_50),
    .I2(ff_r46_cmr[1]),
    .I3(n317_10) 
);
defparam n1537_s39.INIT=16'h7CC4;
  LUT4 n1537_s41 (
    .F(n1537_45),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1537_s41.INIT=16'h1000;
  LUT4 n1538_s34 (
    .F(n1538_38),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1538_39) 
);
defparam n1538_s34.INIT=16'h875C;
  LUT3 n1539_s33 (
    .F(n1539_37),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1539_s33.INIT=8'h53;
  LUT3 n1540_s33 (
    .F(n1540_37),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1540_s33.INIT=8'h53;
  LUT3 n1541_s31 (
    .F(n1541_35),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1541_s31.INIT=8'h53;
  LUT3 n1542_s30 (
    .F(n1542_34),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1542_s30.INIT=8'h53;
  LUT4 n1543_s33 (
    .F(n1543_39),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1543_s33.INIT=16'h4000;
  LUT2 n1545_s28 (
    .F(n1545_34),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]) 
);
defparam n1545_s28.INIT=4'h1;
  LUT4 ff_r34r35_sy_9_s7 (
    .F(ff_r34r35_sy_9_11),
    .I0(ff_r34r35_sy_9_14),
    .I1(ff_r34r35_sy_9_15),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s7.INIT=16'h5322;
  LUT4 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(n190_5),
    .I1(ff_r34r35_sy_9_16),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s8.INIT=16'h35F3;
  LUT4 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(ff_r34r35_sy_9_17),
    .I1(ff_r34r35_sy_9_18),
    .I2(ff_r34r35_sy_9_22),
    .I3(ff_r34r35_sy_9_16) 
);
defparam ff_r34r35_sy_9_s9.INIT=16'hEEE0;
  LUT4 ff_r38r39_dy_9_s9 (
    .F(ff_r38r39_dy_9_14),
    .I0(ff_s8s9_sx_tmp_10_17),
    .I1(ff_r38r39_dy_9_17),
    .I2(ff_state[2]),
    .I3(ff_r45_mm) 
);
defparam ff_r38r39_dy_9_s9.INIT=16'hF53F;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_state[1]),
    .I1(ff_state_0_14),
    .I2(ff_state[0]),
    .I3(ff_s8s9_sx_tmp_10_15) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'hC040;
  LUT4 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[8]),
    .I2(ff_r42r43_ny[9]),
    .I3(ff_vram_wdata_7_18) 
);
defparam ff_vram_wdata_7_s12.INIT=16'h0100;
  LUT4 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(ff_vram_wdata_7_19),
    .I1(ff_vram_wdata_7_20),
    .I2(ff_vram_wdata_7_21),
    .I3(ff_r45_diy) 
);
defparam ff_vram_wdata_7_s13.INIT=16'hF800;
  LUT2 ff_vram_wdata_7_s14 (
    .F(ff_vram_wdata_7_17),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s14.INIT=4'h1;
  LUT4 n1790_s13 (
    .F(n1790_18),
    .I0(n1543_39),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1540_33) 
);
defparam n1790_s13.INIT=16'h4F00;
  LUT4 n1789_s14 (
    .F(n1789_19),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s14.INIT=16'h63F0;
  LUT4 n1789_s15 (
    .F(n1789_20),
    .I0(w_current_vdp_command[6]),
    .I1(ff_state[2]),
    .I2(n1789_21),
    .I3(ff_state[1]) 
);
defparam n1789_s15.INIT=16'hEC0C;
  LUT2 n1787_s12 (
    .F(n1787_17),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]) 
);
defparam n1787_s12.INIT=4'h4;
  LUT4 n1787_s13 (
    .F(n1787_18),
    .I0(ff_state_0_14),
    .I1(n1787_19),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1787_s13.INIT=16'h5CCF;
  LUT4 ff_r44_clr_7_s12 (
    .F(ff_r44_clr_7_17),
    .I0(ff_state_0_14),
    .I1(ff_vram_wr_req_8),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_r44_clr_7_s12.INIT=16'hF800;
  LUT4 n1535_s56 (
    .F(n1535_60),
    .I0(ff_r46_cmr[0]),
    .I1(n1527_37),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s56.INIT=16'hEF30;
  LUT3 n1535_s57 (
    .F(n1535_61),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[2]) 
);
defparam n1535_s57.INIT=8'hE0;
  LUT4 n1535_s58 (
    .F(n1535_62),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_enable) 
);
defparam n1535_s58.INIT=16'h0700;
  LUT4 n1535_s59 (
    .F(n1535_63),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(w_vdp_enable) 
);
defparam n1535_s59.INIT=16'h2C00;
  LUT4 n1535_s60 (
    .F(n1535_64),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s60.INIT=16'h0001;
  LUT4 n1535_s61 (
    .F(n1535_65),
    .I0(n1536_38),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1535_s61.INIT=16'h0B00;
  LUT4 n1536_s44 (
    .F(n1536_48),
    .I0(n1527_37),
    .I1(w_vdpcmd_vram_wdata[6]),
    .I2(ff_r46_cmr[2]),
    .I3(n1536_49) 
);
defparam n1536_s44.INIT=16'h0BB4;
  LUT4 n1538_s35 (
    .F(n1538_39),
    .I0(ff_r46_cmr[0]),
    .I1(n1538_40),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1538_s35.INIT=16'h0EC9;
  LUT3 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s10.INIT=8'h3D;
  LUT3 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s11.INIT=8'h0E;
  LUT4 ff_r34r35_sy_9_s12 (
    .F(ff_r34r35_sy_9_16),
    .I0(ff_r34r35_sy_9_20),
    .I1(n1547_35),
    .I2(n1545_34),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s12.INIT=16'h7F00;
  LUT4 ff_r34r35_sy_9_s13 (
    .F(ff_r34r35_sy_9_17),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_s8s9_sx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s13.INIT=16'h0C0A;
  LUT4 ff_r34r35_sy_9_s14 (
    .F(ff_r34r35_sy_9_18),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_s8s9_sx_tmp[8]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s14.INIT=16'h030A;
  LUT4 ff_s8s9_sx_tmp_10_s10 (
    .F(ff_s8s9_sx_tmp_10_15),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_s8s9_sx_tmp_10_s10.INIT=16'h6000;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_vram_wdata_7_22) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h0100;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s16.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_r38r39_dy_9_11),
    .I3(ff_vram_wdata_7_23) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h0100;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_vram_wdata_7_24),
    .I2(ff_vram_wdata_7_25),
    .I3(ff_vram_wdata_7_26) 
);
defparam ff_vram_wdata_7_s18.INIT=16'h4000;
  LUT4 n1790_s15 (
    .F(n1790_20),
    .I0(w_current_vdp_command[7]),
    .I1(ff_state[1]),
    .I2(w_current_vdp_command[6]),
    .I3(ff_vram_wdata_7_17) 
);
defparam n1790_s15.INIT=16'h1000;
  LUT4 n1789_s16 (
    .F(n1789_21),
    .I0(w_current_vdp_command[7]),
    .I1(n1789_22),
    .I2(w_current_vdp_command[6]),
    .I3(ff_state[0]) 
);
defparam n1789_s16.INIT=16'h08BF;
  LUT3 n1787_s14 (
    .F(n1787_19),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1787_s14.INIT=8'hBC;
  LUT3 n1536_s45 (
    .F(n1536_49),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[2]),
    .I2(ff_r46_cmr[1]) 
);
defparam n1536_s45.INIT=8'hCA;
  LUT3 n1538_s36 (
    .F(n1538_40),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1538_s36.INIT=8'hE0;
  LUT4 ff_r34r35_sy_9_s16 (
    .F(ff_r34r35_sy_9_20),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s16.INIT=16'h0001;
  LUT3 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(ff_r42r43_ny[5]),
    .I1(ff_r42r43_ny[6]),
    .I2(ff_r42r43_ny[7]) 
);
defparam ff_vram_wdata_7_s19.INIT=8'h01;
  LUT4 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s20.INIT=16'h0001;
  LUT3 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r34r35_sy[8]),
    .I2(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s21.INIT=8'h01;
  LUT4 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s22.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r34r35_sy[1]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s23.INIT=16'h0110;
  LUT4 n1789_s17 (
    .F(n1789_22),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[7]),
    .I2(ff_state[1]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1789_s17.INIT=16'h040B;
  LUT4 n1537_s43 (
    .F(n1537_48),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(n1543_35),
    .I3(n190_4) 
);
defparam n1537_s43.INIT=16'h0700;
  LUT3 n1545_s29 (
    .F(n1545_36),
    .I0(n1547_35),
    .I1(ff_nx_tmp[4]),
    .I2(ff_nx_tmp[5]) 
);
defparam n1545_s29.INIT=8'h02;
  LUT3 ff_r34r35_sy_9_s17 (
    .F(ff_r34r35_sy_9_22),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[6]) 
);
defparam ff_r34r35_sy_9_s17.INIT=8'h20;
  LUT3 n1561_s30 (
    .F(n1561_35),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]) 
);
defparam n1561_s30.INIT=8'h01;
  LUT4 n1560_s30 (
    .F(n1560_35),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s30.INIT=16'h0001;
  LUT4 ff_state_1_s12 (
    .F(ff_state_1_18),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n1540_33),
    .I3(ff_r46_cmr_7_6) 
);
defparam ff_state_1_s12.INIT=16'h6000;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_17),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n1543_39),
    .I3(ff_r46_cmr_7_6) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'h9000;
  LUT4 ff_dx_tmp_9_s10 (
    .F(ff_dx_tmp_9_16),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n1540_33),
    .I3(ff_r46_cmr_7_6) 
);
defparam ff_dx_tmp_9_s10.INIT=16'h9000;
  LUT4 n1536_s46 (
    .F(n1536_51),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n227_7) 
);
defparam n1536_s46.INIT=16'h1F00;
  LUT4 n2298_s3 (
    .F(n2298_7),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(n2298_9) 
);
defparam n2298_s3.INIT=16'h2000;
  LUT4 n2299_s2 (
    .F(n2299_6),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(n2298_9) 
);
defparam n2299_s2.INIT=16'h0200;
  LUT4 ff_s2_tr_s6 (
    .F(ff_s2_tr_11),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_s2_tr_9) 
);
defparam ff_s2_tr_s6.INIT=16'h00FB;
  LUT4 ff_vram_wr_req_s5 (
    .F(ff_vram_wr_req_10),
    .I0(n1540_33),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s5.INIT=16'h0800;
  LUT3 n1537_s44 (
    .F(n1537_50),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s44.INIT=8'hE0;
  LUT4 n1527_s34 (
    .F(n1527_39),
    .I0(n1527_36),
    .I1(w_vdp_enable),
    .I2(\vdp_command_processor.ff_col_mask [7]),
    .I3(ff_s2_ce) 
);
defparam n1527_s34.INIT=16'hAB00;
  LUT3 ff_r38r39_dy_9_s11 (
    .F(ff_r38r39_dy_9_17),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_r38r39_dy_9_s11.INIT=8'h02;
  LUT4 ff_s8s9_sx_tmp_9_s8 (
    .F(ff_s8s9_sx_tmp_9_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s8s9_sx_tmp[10]),
    .I3(ff_r46_cmr_7_7) 
);
defparam ff_s8s9_sx_tmp_9_s8.INIT=16'hEF00;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_r46_cmr_7_7),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h1F00;
  LUT4 ff_vram_rd_req_s6 (
    .F(ff_vram_rd_req_10),
    .I0(n1543_35),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s6.INIT=16'h0004;
  LUT4 n1790_s16 (
    .F(n1790_22),
    .I0(n1790_20),
    .I1(ff_s8s9_sx_tmp_10_15),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1790_s16.INIT=16'h0100;
  LUT4 ff_state_1_s13 (
    .F(ff_state_1_20),
    .I0(ff_state_0_14),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_r42r43_ny_9_9) 
);
defparam ff_state_1_s13.INIT=16'h1000;
  LUT4 ff_r44_clr_3_s7 (
    .F(ff_r44_clr_3_13),
    .I0(n3494_4),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n196_11) 
);
defparam ff_r44_clr_3_s7.INIT=16'h8A00;
  LUT4 ff_r44_clr_7_s13 (
    .F(ff_r44_clr_7_19),
    .I0(n3494_4),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n1527_36) 
);
defparam ff_r44_clr_7_s13.INIT=16'h008A;
  LUT4 n1556_s31 (
    .F(n1556_36),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1556_s31.INIT=16'h4000;
  LUT3 n172_s2 (
    .F(n172_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n190_4) 
);
defparam n172_s2.INIT=8'h80;
  LUT4 n189_s2 (
    .F(n189_8),
    .I0(n227_7),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT3 n191_s2 (
    .F(n191_8),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n575_15) 
);
defparam n191_s2.INIT=8'h7F;
  LUT4 n192_s4 (
    .F(n192_10),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n192_8) 
);
defparam n192_s4.INIT=16'hD3FF;
  LUT4 ff_r38r39_dy_9_s12 (
    .F(ff_r38r39_dy_9_19),
    .I0(ff_state[2]),
    .I1(ff_r38r39_dy_9_11),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s12.INIT=16'h0100;
  LUT4 n1787_s15 (
    .F(n1787_21),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_state[3]) 
);
defparam n1787_s15.INIT=16'hF700;
  LUT4 n1535_s63 (
    .F(n1535_69),
    .I0(n1535_47),
    .I1(ff_r46_cmr[2]),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s63.INIT=16'hCCC7;
  LUT4 n1537_s45 (
    .F(n1537_52),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_40) 
);
defparam n1537_s45.INIT=16'h001F;
  LUT4 n1583_s23 (
    .F(n1583_28),
    .I0(n966_1),
    .I1(n1583_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1583_s23.INIT=16'h3A33;
  LUT4 n1582_s23 (
    .F(n1582_28),
    .I0(n965_1),
    .I1(n1582_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1582_s23.INIT=16'h3A33;
  LUT4 n1581_s23 (
    .F(n1581_28),
    .I0(n964_1),
    .I1(n1581_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1581_s23.INIT=16'h3A33;
  LUT4 n1580_s23 (
    .F(n1580_28),
    .I0(n963_1),
    .I1(n1580_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1580_s23.INIT=16'h3A33;
  LUT4 n1579_s23 (
    .F(n1579_28),
    .I0(n962_1),
    .I1(n1579_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1579_s23.INIT=16'h3A33;
  LUT4 n1578_s23 (
    .F(n1578_28),
    .I0(n961_1),
    .I1(n1578_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1578_s23.INIT=16'h3A33;
  LUT4 n1577_s23 (
    .F(n1577_28),
    .I0(n960_1),
    .I1(n1577_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1577_s23.INIT=16'h3A33;
  LUT4 n1576_s24 (
    .F(n1576_29),
    .I0(n959_1),
    .I1(n1576_26),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1576_s24.INIT=16'h3A33;
  LUT4 n1790_s18 (
    .F(n1790_26),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1790_s18.INIT=16'h7000;
  LUT4 n1546_s29 (
    .F(n1546_36),
    .I0(ff_nx_tmp[6]),
    .I1(n1544_35),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1546_s29.INIT=16'h6000;
  LUT4 ff_state_0_s11 (
    .F(ff_state_0_17),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state_0_15),
    .I3(ff_state_1_18) 
);
defparam ff_state_0_s11.INIT=16'h00F9;
  LUT4 n1536_s47 (
    .F(n1536_53),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(w_vdp_enable),
    .I3(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s47.INIT=16'h4440;
  LUT4 n1535_s64 (
    .F(n1535_71),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(w_vdp_enable),
    .I3(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s64.INIT=16'h4440;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT4 n1535_s65 (
    .F(n1535_73),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s65.INIT=16'h0004;
  LUT4 n1536_s48 (
    .F(n1536_55),
    .I0(n1536_40),
    .I1(n1536_41),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1536_s48.INIT=16'h0100;
  LUT3 n1539_s34 (
    .F(n1539_39),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]) 
);
defparam n1539_s34.INIT=8'h01;
  LUT4 n311_s4 (
    .F(n311_8),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(w_vdpcmd_vram_rdata[3]),
    .I3(n313_5) 
);
defparam n311_s4.INIT=16'hF0E0;
  LUT4 n317_s4 (
    .F(n317_10),
    .I0(n317_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s4.INIT=16'hFE00;
  LUT4 ff_r42r43_ny_9_s7 (
    .F(ff_r42r43_ny_9_13),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r42r43_ny_9_s7.INIT=16'h0100;
  LUT4 ff_s2_ce_s7 (
    .F(ff_s2_ce_13),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_s2_ce_s7.INIT=16'h0001;
  LUT3 ff_s8s9_sx_tmp_9_s9 (
    .F(ff_s8s9_sx_tmp_9_16),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_9_s9.INIT=8'h02;
  LUT3 ff_vdpcmd_start_s4 (
    .F(ff_vdpcmd_start_9),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_vdpcmd_start_s4.INIT=8'h01;
  LUT4 n1544_s31 (
    .F(n1544_39),
    .I0(ff_state[0]),
    .I1(n1543_39),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1544_s31.INIT=16'h000B;
  LUT4 n1555_s34 (
    .F(n1555_40),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(n1543_39) 
);
defparam n1555_s34.INIT=16'h0100;
  LUT3 n1546_s30 (
    .F(n1546_38),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n1543_39) 
);
defparam n1546_s30.INIT=8'h45;
  LUT4 n196_s4 (
    .F(n196_11),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s4.INIT=16'hF8FF;
  LUT4 n1967_s3 (
    .F(n1967_7),
    .I0(n1786_7),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1967_s3.INIT=16'hD0DD;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(n1977_4),
    .I3(n1977_5) 
);
defparam n1977_s3.INIT=16'h04FF;
  LUT4 n1527_s36 (
    .F(n1527_43),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s36.INIT=16'h0900;
  LUT3 ff_r44_clr_7_s14 (
    .F(ff_r44_clr_7_21),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_vram_wdata_7_12) 
);
defparam ff_r44_clr_7_s14.INIT=8'h09;
  LUT4 ff_r44_clr_7_s15 (
    .F(ff_r44_clr_7_23),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_s2_tr_9),
    .I3(ff_r44_clr_7_17) 
);
defparam ff_r44_clr_7_s15.INIT=16'h0009;
  LUT4 ff_r38r39_dy_9_s13 (
    .F(ff_r38r39_dy_9_21),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_r38r39_dy_9_14) 
);
defparam ff_r38r39_dy_9_s13.INIT=16'h9000;
  LUT3 ff_s2_tr_s7 (
    .F(ff_s2_tr_13),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_s2_tr_s7.INIT=8'h41;
  LUT3 n1778_s2 (
    .F(n1778_8),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1778_s2.INIT=8'h28;
  LUT3 n1779_s2 (
    .F(n1779_8),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1779_s2.INIT=8'h28;
  LUT3 n1780_s2 (
    .F(n1780_8),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1780_s2.INIT=8'h28;
  LUT3 n1781_s2 (
    .F(n1781_8),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1781_s2.INIT=8'h28;
  LUT3 n1782_s2 (
    .F(n1782_8),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1782_s2.INIT=8'h28;
  LUT3 n1783_s2 (
    .F(n1783_8),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1783_s2.INIT=8'h28;
  LUT3 n1784_s2 (
    .F(n1784_8),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1784_s2.INIT=8'h28;
  LUT3 n1785_s2 (
    .F(n1785_8),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1785_s2.INIT=8'h28;
  LUT4 ff_state_0_s12 (
    .F(ff_state_0_19),
    .I0(ff_state_0_17),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_state_1_13) 
);
defparam ff_state_0_s12.INIT=16'hBE00;
  LUT4 ff_state_3_s6 (
    .F(ff_state_3_12),
    .I0(ff_state_1_12),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_state_1_13) 
);
defparam ff_state_3_s6.INIT=16'hBE00;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT3 n650_s4 (
    .F(n650_10),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_state[0]),
    .I2(\vdp_command_processor.ff_initializing_14 ) 
);
defparam n650_s4.INIT=8'h3A;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n3494_s3.INIT=8'h60;
  LUT4 n3500_s1 (
    .F(n3500_5),
    .I0(w_vdpcmd_tr_clr_ack),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(n3494_4),
    .I3(w_vdp_enable) 
);
defparam n3500_s1.INIT=16'h6000;
  LUT4 n1546_s31 (
    .F(n1546_40),
    .I0(ff_nx_tmp[6]),
    .I1(n1547_35),
    .I2(ff_nx_tmp[4]),
    .I3(ff_nx_tmp[5]) 
);
defparam n1546_s31.INIT=16'h5559;
  LUT3 n1558_s30 (
    .F(n1558_35),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_35) 
);
defparam n1558_s30.INIT=8'h10;
  LUT4 n1555_s35 (
    .F(n1555_42),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_35) 
);
defparam n1555_s35.INIT=16'h0100;
  LUT4 \vdp_command_processor.ff_initializing_s7  (
    .F(\vdp_command_processor.ff_initializing_14 ),
    .I0(ff_vram_wr_req_7),
    .I1(ff_vdpcmd_start),
    .I2(ff_state[0]),
    .I3(ff_vdpcmd_start_9) 
);
defparam \vdp_command_processor.ff_initializing_s7 .INIT=16'hA800;
  LUT4 n1539_s35 (
    .F(n1539_41),
    .I0(n311_4),
    .I1(n311_8),
    .I2(n1539_37),
    .I3(n1537_45) 
);
defparam n1539_s35.INIT=16'h11F0;
  LUT4 n2298_s4 (
    .F(n2298_9),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdp_enable) 
);
defparam n2298_s4.INIT=16'h1400;
  LUT4 n171_s2 (
    .F(n171_8),
    .I0(ff_r40r41_nx[9]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n575_15) 
);
defparam n171_s2.INIT=16'h2AAA;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_16),
    .CLK(w_video_clk),
    .CE(ff_state_2_12),
    .RESET(n36_6) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_12),
    .RESET(n36_6) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_12),
    .CLK(w_video_clk),
    .CE(ff_state_0_19),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2317_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2298_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_40),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_10_19),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_34),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_28),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_32),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_31),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_6),
    .CLK(w_video_clk),
    .CE(ff_vdpcmd_start_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_6),
    .CLK(w_video_clk),
    .CE(ff_vram_wr_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_8),
    .CLK(w_video_clk),
    .CE(ff_s2_tr_6),
    .SET(n36_6) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_27),
    .CLK(w_video_clk),
    .CE(ff_s2_ce_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address_16),
    .D(n1967_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address_14),
    .D(n1969_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address_13),
    .D(n1970_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address_12),
    .D(n1971_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address_11),
    .D(n1972_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address_10),
    .D(n1973_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address_9),
    .D(n1974_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address_8),
    .D(n1975_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address_7),
    .D(n1976_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address_6),
    .D(n1977_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address_5),
    .D(n1978_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address_4),
    .D(n1979_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address_3),
    .D(n1980_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address_2),
    .D(n1981_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address_1),
    .D(n1982_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address_0),
    .D(n1983_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_11),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_12),
    .RESET(n36_6) 
);
  DFFR \vdp_command_processor.ff_initializing_s5  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_10),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1371_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1167_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_7),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_10),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_7),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_7),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s3 (
    .O(n2386_6),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  w_video_clk,
  n36_6,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input w_video_clk;
input n36_6;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_5;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_6;
wire n73_7;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n171_3),
    .I1(n384_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hA0CF;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h880F;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h880F;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n387_3),
    .I1(n174_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hA0CF;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n388_3),
    .I1(n175_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hA0CF;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n389_3),
    .I1(n176_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hA0CF;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n390_3),
    .I1(n177_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hA0CF;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n391_3),
    .I1(n178_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hA0CF;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n392_3),
    .I1(n179_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hA0CF;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n393_3),
    .I1(n180_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hA0CF;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n394_3),
    .I1(n181_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hA0CF;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n395_3),
    .I1(n182_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hA0CF;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n396_3),
    .I1(n183_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hA0CF;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n397_3),
    .I1(n184_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hA0CF;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n187_7),
    .I1(n417_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'hF503;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'h35;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'h35;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n420_1),
    .I1(n190_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'h03F5;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n421_1),
    .I1(n191_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'h03F5;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n422_1),
    .I1(n192_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'h03F5;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n423_1),
    .I1(n193_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'h03F5;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n424_1),
    .I1(n194_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'h03F5;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n425_1),
    .I1(n195_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'h03F5;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n426_1),
    .I1(n196_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'h03F5;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n427_1),
    .I1(n197_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'h03F5;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n428_1),
    .I1(n198_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'h03F5;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n429_1),
    .I1(n199_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'h03F5;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n430_1),
    .I1(n200_8),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'h03F5;
  LUT4 n171_s1 (
    .F(n73_5),
    .I0(n73_6),
    .I1(n73_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_6),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_7),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_5),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_bus_write,
  w_bus_valid,
  n86_7,
  n87_9,
  slot_reset_n_d,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  ff_rdata,
  w_bus_wdata,
  p_vdp_r_5_3,
  w_dram_oe_n,
  w_dram_we_n,
  n13_5,
  w_bus_vdp_rdata_en,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_bus_write;
input w_bus_valid;
input n86_7;
input n87_9;
input slot_reset_n_d;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [7:0] ff_rdata;
input [7:0] w_bus_wdata;
output p_vdp_r_5_3;
output w_dram_oe_n;
output w_dram_we_n;
output n13_5;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [1:1] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire w_write;
wire w_read;
wire n76_6;
wire n168_3;
wire n175_3;
wire n261_12;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire w_write_4;
wire n76_7;
wire n76_8;
wire n168_4;
wire n168_5;
wire n261_13;
wire ff_bwindow_x_7;
wire ff_prewindow_x_7;
wire ff_bwindow_y_8;
wire ff_bwindow_y_9;
wire w_write_5;
wire n76_9;
wire n168_6;
wire n168_7;
wire n168_8;
wire ff_bwindow_y_10;
wire ff_bwindow_y_11;
wire ff_bwindow_y_12;
wire n168_9;
wire n168_10;
wire n168_11;
wire n168_12;
wire ff_bwindow_y_13;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire w_vdpcmd_vram_write_ack;
wire n494_25;
wire w_vram_data_3_8;
wire w_vram_data_4_7;
wire w_vram_data_7_6;
wire n753_9;
wire ff_dram_address_16_12;
wire ff_dram_address_16_14;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire n914_15;
wire n918_10;
wire n915_12;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n1171_2;
wire n1170_2;
wire n1169_2;
wire n1168_2;
wire n1167_2;
wire n1166_2;
wire n1165_2;
wire n1164_2;
wire ff_pre_x_cnt_8_5;
wire n553_4;
wire n969_5;
wire n186_8;
wire n42_8;
wire n550_6;
wire n973_7;
wire n1607_5;
wire n227_7;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n1011_5;
wire n100_6;
wire n166_5;
wire n100_8;
wire n100_9;
wire n1017_7;
wire n1018_6;
wire n519_4;
wire ff_pattern_generator_7_7;
wire n585_6;
wire n537_6;
wire n553_6;
wire n569_5;
wire ff_pattern_generator_7_9;
wire w_yjk_en;
wire ff_local_dot_counter_x_8_7;
wire pcolorcode_7_6;
wire n110_6;
wire n575_15;
wire pcolorcode_7_10;
wire n1514_4;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n1185_25;
wire n1551_10;
wire n251_26;
wire n1561_6;
wire n1582_6;
wire reg_r1_disp_on_Z;
wire w_palette_we;
wire w_vram_write_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdpcmd_tr_clr_req;
wire w_vram_rd_req;
wire w_vdp_mode_is_highres;
wire n1208_4;
wire n1211_4;
wire w_vram_addr_set_req;
wire n1167_7;
wire n1234_12;
wire n1371_11;
wire \vdp_command_processor.maxxmask_1_6 ;
wire n313_6;
wire n1786_7;
wire ff_dx_tmp_9_14;
wire ff_state_0_14;
wire n1967_7;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n3500_5;
wire n2386_6;
wire [7:0] w_vdpcmd_vram_rdata;
wire [16:16] ff_dram_address;
wire [7:0] w_vram_data_Z;
wire [10:0] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [7:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT2 w_write_s0 (
    .F(w_write),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_write_s0.INIT=4'h8;
  LUT2 w_read_s0 (
    .F(w_read),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_read_s0.INIT=4'h4;
  LUT4 n76_s3 (
    .F(n76_6),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(n76_7),
    .I3(n76_8) 
);
defparam n76_s3.INIT=16'h1000;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(n168_4),
    .I1(w_vcounter[6]),
    .I2(n168_5) 
);
defparam n168_s0.INIT=8'h10;
  LUT2 n175_s0 (
    .F(n175_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n175_s0.INIT=4'h8;
  LUT2 n261_s9 (
    .F(n261_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13) 
);
defparam n261_s9.INIT=4'h8;
  LUT2 p_vdp_r_5_s1 (
    .F(p_vdp_r_5_3),
    .I0(ff_bwindow),
    .I1(w_vdp_enable) 
);
defparam p_vdp_r_5_s1.INIT=4'h4;
  LUT3 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(n76_6),
    .I1(ff_bwindow_x_7),
    .I2(w_vdp_enable) 
);
defparam ff_bwindow_x_s2.INIT=8'hE0;
  LUT3 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(n261_13),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam ff_prewindow_x_s2.INIT=8'h40;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(ff_bwindow_y_9),
    .I2(n168_3),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=16'hF800;
  LUT4 w_write_s1 (
    .F(w_write_4),
    .I0(w_bus_address_2),
    .I1(w_bus_valid),
    .I2(w_write_5),
    .I3(w_bus_address_3) 
);
defparam w_write_s1.INIT=16'h4000;
  LUT3 n76_s4 (
    .F(n76_7),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[6]) 
);
defparam n76_s4.INIT=8'h10;
  LUT4 n76_s5 (
    .F(n76_8),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[3]),
    .I3(n76_9) 
);
defparam n76_s5.INIT=16'h1000;
  LUT4 n168_s1 (
    .F(n168_4),
    .I0(n168_6),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[7]),
    .I3(w_vcounter[3]) 
);
defparam n168_s1.INIT=16'h0D00;
  LUT4 n168_s2 (
    .F(n168_5),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[3]),
    .I2(n168_7),
    .I3(n168_8) 
);
defparam n168_s2.INIT=16'h0C0A;
  LUT4 n261_s10 (
    .F(n261_13),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n553_4) 
);
defparam n261_s10.INIT=16'h8000;
  LUT4 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]),
    .I3(n42_8) 
);
defparam ff_bwindow_x_s3.INIT=16'h4000;
  LUT4 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(w_vdp_hcounter[2]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vdp_hcounter[3]),
    .I3(n550_6) 
);
defparam ff_prewindow_x_s3.INIT=16'h9000;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(w_vcounter[3]),
    .I1(ff_bwindow_y_10),
    .I2(w_vcounter[4]),
    .I3(ff_bwindow_y_11) 
);
defparam ff_bwindow_y_s4.INIT=16'hCDC0;
  LUT4 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(n186_8),
    .I1(w_vcounter[7]),
    .I2(ff_bwindow_y_12),
    .I3(w_vcounter[4]) 
);
defparam ff_bwindow_y_s5.INIT=16'h0230;
  LUT3 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address_5),
    .I1(w_bus_address_6),
    .I2(w_bus_address_7) 
);
defparam w_write_s2.INIT=8'h10;
  LUT3 n76_s6 (
    .F(n76_9),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[7]) 
);
defparam n76_s6.INIT=8'h10;
  LUT4 n168_s3 (
    .F(n168_6),
    .I0(w_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]),
    .I3(n168_9) 
);
defparam n168_s3.INIT=16'h0100;
  LUT4 n168_s4 (
    .F(n168_7),
    .I0(w_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(n168_10),
    .I3(w_vcounter[7]) 
);
defparam n168_s4.INIT=16'hBF00;
  LUT4 n168_s5 (
    .F(n168_8),
    .I0(w_vcounter[0]),
    .I1(n168_11),
    .I2(n168_12),
    .I3(w_vcounter[5]) 
);
defparam n168_s5.INIT=16'hBFF0;
  LUT4 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vcounter[8]),
    .I2(ff_bwindow_y_13),
    .I3(w_vcounter[0]) 
);
defparam ff_bwindow_y_s6.INIT=16'h1000;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(n168_6),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[6]),
    .I3(w_vcounter[5]) 
);
defparam ff_bwindow_y_s7.INIT=16'h000E;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(w_vcounter[2]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vcounter[3]),
    .I3(w_vcounter[4]) 
);
defparam ff_bwindow_y_s8.INIT=16'hFB2F;
  LUT3 n168_s6 (
    .F(n168_9),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[9]),
    .I2(w_vcounter[10]) 
);
defparam n168_s6.INIT=8'h01;
  LUT3 n168_s7 (
    .F(n168_10),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[5]),
    .I2(reg_r9_pal_mode_Z) 
);
defparam n168_s7.INIT=8'h10;
  LUT4 n168_s8 (
    .F(n168_11),
    .I0(reg_r9_pal_mode_Z),
    .I1(w_vdp_vcounter[1]),
    .I2(reg_r9_interlace_mode_Z),
    .I3(w_vcounter[2]) 
);
defparam n168_s8.INIT=16'h4100;
  LUT4 n168_s9 (
    .F(n168_12),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]),
    .I3(w_vcounter[4]) 
);
defparam n168_s9.INIT=16'h1000;
  LUT3 ff_bwindow_y_s9 (
    .F(ff_bwindow_y_13),
    .I0(w_vcounter[10]),
    .I1(w_vcounter[9]),
    .I2(reg_r9_interlace_mode_Z) 
);
defparam ff_bwindow_y_s9.INIT=8'h40;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n76_6),
    .CLK(w_video_clk),
    .CE(ff_bwindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n168_3),
    .CLK(w_video_clk),
    .CE(ff_bwindow_y_7),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n261_12),
    .CLK(w_video_clk),
    .CE(ff_prewindow_x_6),
    .RESET(n36_6) 
);
  vdp_color_bus u_vdp_color_bus (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .n2386_6(n2386_6),
    .n1551_10(n1551_10),
    .n1561_6(n1561_6),
    .n1582_6(n1582_6),
    .n519_4(n519_4),
    .n1018_6(n1018_6),
    .pcolorcode_7_10(pcolorcode_7_10),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n575_15(n575_15),
    .w_vram_write_req(w_vram_write_req),
    .pcolorcode_7_6(pcolorcode_7_6),
    .w_vram_rd_req(w_vram_rd_req),
    .ff_state_0_14(ff_state_0_14),
    .n1786_7(n1786_7),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .ff_dx_tmp_9_14(ff_dx_tmp_9_14),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .w_prewindow_y(w_prewindow_y),
    .ff_prewindow_x(ff_prewindow_x),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .n251_26(n251_26),
    .n1234_12(n1234_12),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .ff_rdata(ff_rdata[7:0]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_main_state(ff_main_state[1:0]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n494_25(n494_25),
    .w_vram_data_3_8(w_vram_data_3_8),
    .w_vram_data_4_7(w_vram_data_4_7),
    .w_vram_data_7_6(w_vram_data_7_6),
    .n753_9(n753_9),
    .ff_dram_address_16_12(ff_dram_address_16_12),
    .ff_dram_address_16_14(ff_dram_address_16_14),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .n914_15(n914_15),
    .n918_10(n918_10),
    .n915_12(n915_12),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n261_13(n261_13),
    .slot_reset_n_d(slot_reset_n_d),
    .n1011_5(n1011_5),
    .n261_12(n261_12),
    .n76_8(n76_8),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n166_5(n166_5),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n1171_2(n1171_2),
    .n1170_2(n1170_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .ff_pre_x_cnt_8_5(ff_pre_x_cnt_8_5),
    .n553_4(n553_4),
    .n969_5(n969_5),
    .n186_8(n186_8),
    .n42_8(n42_8),
    .n550_6(n550_6),
    .n973_7(n973_7),
    .n1607_5(n1607_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter_0(w_vcounter[0]),
    .w_vcounter_2(w_vcounter[2]),
    .w_vcounter_3(w_vcounter[3]),
    .w_vcounter_4(w_vcounter[4]),
    .w_vcounter_5(w_vcounter[5]),
    .w_vcounter_6(w_vcounter[6]),
    .w_vcounter_7(w_vcounter[7]),
    .w_vcounter_8(w_vcounter[8]),
    .w_vcounter_9(w_vcounter[9]),
    .w_vcounter_10(w_vcounter[10]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp_0(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_yp_2(w_pre_dot_counter_yp[2]),
    .w_pre_dot_counter_yp_4(w_pre_dot_counter_yp[4]),
    .w_pre_dot_counter_yp_5(w_pre_dot_counter_yp[5]),
    .w_pre_dot_counter_yp_6(w_pre_dot_counter_yp[6]),
    .w_pre_dot_counter_yp_7(w_pre_dot_counter_yp[7]),
    .w_pre_dot_counter_yp_8(w_pre_dot_counter_yp[8]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n1786_7(n1786_7),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_dram_address_16_14(ff_dram_address_16_14),
    .ff_dram_address_16_12(ff_dram_address_16_12),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n227_7(n227_7),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vdp_enable(w_vdp_enable),
    .n519_4(n519_4),
    .n973_7(n973_7),
    .n969_5(n969_5),
    .\vdp_command_processor.maxxmask_1_6 (\vdp_command_processor.maxxmask_1_6 ),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .w_pre_dot_counter_yp_2(w_pre_dot_counter_yp[2]),
    .w_pre_dot_counter_yp_4(w_pre_dot_counter_yp[4]),
    .w_pre_dot_counter_yp_5(w_pre_dot_counter_yp[5]),
    .w_pre_dot_counter_yp_6(w_pre_dot_counter_yp[6]),
    .w_pre_dot_counter_yp_7(w_pre_dot_counter_yp[7]),
    .w_pre_dot_counter_yp_8(w_pre_dot_counter_yp[8]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n1011_5(n1011_5),
    .n100_6(n100_6),
    .n166_5(n166_5),
    .n100_8(n100_8),
    .n100_9(n100_9),
    .n1017_7(n1017_7),
    .n1018_6(n1018_6),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_7(n1017_7),
    .n1514_4(n1514_4),
    .w_vdp_enable(w_vdp_enable),
    .n313_6(n313_6),
    .n1185_25(n1185_25),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n519_4(n519_4),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n585_6(n585_6),
    .n537_6(n537_6),
    .n553_6(n553_6),
    .n569_5(n569_5),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_7(n1017_7),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n1011_5(n1011_5),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n100_6(n100_6),
    .n1018_6(n1018_6),
    .n585_6(n585_6),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .n519_4(n519_4),
    .n1967_7(n1967_7),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n494_25(n494_25),
    .n100_9(n100_9),
    .n313_6(n313_6),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:2]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .ff_dram_address(ff_dram_address[16]),
    .ff_rdata(ff_rdata[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[6:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_yjk_en(w_yjk_en),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .pcolorcode_7_6(pcolorcode_7_6),
    .n110_6(n110_6),
    .n575_15(n575_15),
    .pcolorcode_7_10(pcolorcode_7_10),
    .n1514_4(n1514_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16])
);
  vdp_sprite u_vdp_sprite (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n519_4(n519_4),
    .w_vram_data_3_8(w_vram_data_3_8),
    .w_vram_data_4_7(w_vram_data_4_7),
    .w_vram_data_7_6(w_vram_data_7_6),
    .n1018_6(n1018_6),
    .n494_25(n494_25),
    .n1017_7(n1017_7),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .w_vdp_enable(w_vdp_enable),
    .n166_5(n166_5),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .slot_reset_n_d(slot_reset_n_d),
    .n1011_5(n1011_5),
    .n1170_2(n1170_2),
    .n1171_2(n1171_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .n100_9(n100_9),
    .n100_8(n100_8),
    .n110_6(n110_6),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n553_6(n553_6),
    .n569_5(n569_5),
    .n537_6(n537_6),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .ff_rdata(ff_rdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n1185_25(n1185_25),
    .n1551_10(n1551_10),
    .n251_26(n251_26),
    .n1561_6(n1561_6),
    .n1582_6(n1582_6),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .w_video_clk(w_video_clk),
    .n1607_5(n1607_5),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write(w_write),
    .w_read(w_read),
    .n915_12(n915_12),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_write_4(w_write_4),
    .n914_15(n914_15),
    .n3500_5(n3500_5),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n753_9(n753_9),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address({w_bus_address_1,w_bus_address_0}),
    .w_dot_state(w_dot_state[1:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1167_7(n1167_7),
    .n1234_12(n1234_12),
    .n1371_11(n1371_11),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n918_10(n918_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n227_7(n227_7),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n575_15(n575_15),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .n1371_11(n1371_11),
    .n1167_7(n1167_7),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .\vdp_command_processor.maxxmask_1_6 (\vdp_command_processor.maxxmask_1_6 ),
    .n313_6(n313_6),
    .n1786_7(n1786_7),
    .ff_dx_tmp_9_14(ff_dx_tmp_9_14),
    .ff_state_0_14(ff_state_0_14),
    .n1967_7(n1967_7),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n3500_5(n3500_5),
    .n2386_6(n2386_6),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  w_video_clk,
  n36_6,
  w_dram_rdata_en,
  slot_reset_n_d,
  w_bus_write,
  w_bus_valid,
  n86_7,
  n87_9,
  w_dram_rdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  w_bus_wdata,
  w_dram_write,
  w_vdp_enable,
  w_dram_valid,
  p_vdp_r_5_3,
  n13_5,
  w_bus_vdp_rdata_en,
  w_dram_address_Z,
  w_dram_wdata_Z,
  w_vdp_hcounter,
  w_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_dram_rdata_en;
input slot_reset_n_d;
input w_bus_write;
input w_bus_valid;
input n86_7;
input n87_9;
input [7:0] w_dram_rdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [7:0] w_bus_wdata;
output w_dram_write;
output w_vdp_enable;
output w_dram_valid;
output p_vdp_r_5_3;
output n13_5;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address_Z;
output [7:0] w_dram_wdata_Z;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [1:1] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire ff_write_6;
wire n401_4;
wire n22_9;
wire n75_14;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [7:0] ff_rdata;
wire [13:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT3 n367_s1 (
    .F(ff_write_6),
    .I0(w_dram_we_n),
    .I1(w_dram_oe_n),
    .I2(w_dram_valid) 
);
defparam n367_s1.INIT=8'h07;
  LUT3 n401_s1 (
    .F(n401_4),
    .I0(w_dram_we_n),
    .I1(w_dram_valid),
    .I2(w_dram_oe_n) 
);
defparam n401_s1.INIT=8'h10;
  LUT2 n22_s4 (
    .F(n22_9),
    .I0(ff_initial_busy),
    .I1(slot_reset_n_d) 
);
defparam n22_s4.INIT=4'h4;
  LUT4 n75_s6 (
    .F(n75_14),
    .I0(w_dram_valid),
    .I1(w_dram_valid),
    .I2(w_dram_we_n),
    .I3(w_dram_oe_n) 
);
defparam n75_s6.INIT=16'h4555;
  DFFRE ff_address_13_s0 (
    .Q(w_dram_address_Z[13]),
    .D(w_dram_address[13]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_dram_address_Z[12]),
    .D(w_dram_address[12]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_dram_address_Z[11]),
    .D(w_dram_address[11]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_dram_address_Z[10]),
    .D(w_dram_address[10]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_dram_address_Z[9]),
    .D(w_dram_address[9]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_dram_address_Z[8]),
    .D(w_dram_address[8]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_dram_address_Z[7]),
    .D(w_dram_address[7]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_dram_address_Z[6]),
    .D(w_dram_address[6]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_dram_address_Z[5]),
    .D(w_dram_address[5]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_dram_address_Z[4]),
    .D(w_dram_address[4]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_dram_address_Z[3]),
    .D(w_dram_address[3]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_dram_address_Z[2]),
    .D(w_dram_address[2]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_dram_address_Z[1]),
    .D(w_dram_address[1]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_dram_address_Z[0]),
    .D(w_dram_address[0]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_dram_write),
    .D(w_dram_oe_n),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_dram_wdata_Z[7]),
    .D(w_dram_wdata[7]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_dram_wdata_Z[6]),
    .D(w_dram_wdata[6]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_dram_wdata_Z[5]),
    .D(w_dram_wdata[5]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_dram_wdata_Z[4]),
    .D(w_dram_wdata[4]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_dram_wdata_Z[3]),
    .D(w_dram_wdata[3]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_dram_wdata_Z[2]),
    .D(w_dram_wdata[2]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_dram_wdata_Z[1]),
    .D(w_dram_wdata[1]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_dram_wdata_Z[0]),
    .D(w_dram_wdata[0]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_dram_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_dram_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_dram_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_dram_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_dram_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_dram_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_dram_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_dram_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFF ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(n36_6),
    .CLK(w_video_clk) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n22_9),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  DFFR ff_valid_s4 (
    .Q(w_dram_valid),
    .D(n75_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_valid_s4.INIT=1'b0;
  vdp u_v9958_core (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_2(w_bus_address_2),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_5(w_bus_address_5),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .ff_rdata(ff_rdata[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .n13_5(n13_5),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module video_ram_line_buffer (
  w_video_clk,
  n13_5,
  ff_we_e,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  ff_d_0,
  out_e
)
;
input w_video_clk;
input n13_5;
input ff_we_e;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
output [17:0] ff_d_0;
output [17:0] out_e;
wire ff_we;
wire [9:0] ff_address;
wire [35:18] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],out_e[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  w_video_clk,
  n13_5,
  ff_we_o,
  w_vdp_enable,
  ff_addr_o,
  ff_d,
  out_o
)
;
input w_video_clk;
input n13_5;
input ff_we_o;
input w_vdp_enable;
input [9:0] ff_addr_o;
input [17:0] ff_d;
output [17:0] out_o;
wire ff_we;
wire [9:0] ff_address;
wire [35:18] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],out_o[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  w_video_clk,
  w_vdp_enable,
  p_vdp_r_5_3,
  n13_5,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_hcounter,
  w_vdp_vcounter,
  n73_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input w_video_clk;
input w_vdp_enable;
input p_vdp_r_5_3;
input n13_5;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [10:1] w_vdp_hcounter;
input [1:1] w_vdp_vcounter;
output n73_6;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_4;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_4;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_3;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n66_4;
wire n67_5;
wire n69_4;
wire n70_4;
wire n72_4;
wire n75_4;
wire n74_6;
wire n71_6;
wire ff_we_e;
wire ff_we_o;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] ff_d;
wire [17:0] ff_d_0;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT4 n69_s0 (
    .F(n69_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n69_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n69_s0.INIT=16'hAA3C;
  LUT4 n70_s0 (
    .F(n70_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n70_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n70_s0.INIT=16'hAA3C;
  LUT4 n71_s0 (
    .F(n71_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n71_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n71_s0.INIT=16'hAAC3;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n72_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n72_s0.INIT=16'hAA3C;
  LUT4 n73_s0 (
    .F(n73_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n73_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n73_s0.INIT=16'hAAC3;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(n74_6),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n74_s0.INIT=8'hC5;
  LUT4 n75_s0 (
    .F(n75_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n75_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n75_s0.INIT=16'hAA3C;
  LUT4 n76_s0 (
    .F(n76_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n76_s0.INIT=16'hAAC3;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n77_s1.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n78_s0.INIT=8'hAC;
  LUT4 n79_s0 (
    .F(n79_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n69_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n79_s0.INIT=16'h3CAA;
  LUT4 n80_s0 (
    .F(n80_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n70_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n80_s0.INIT=16'h3CAA;
  LUT4 n81_s0 (
    .F(n81_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n71_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n81_s0.INIT=16'hC3AA;
  LUT4 n82_s0 (
    .F(n82_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n72_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n82_s0.INIT=16'h3CAA;
  LUT4 n83_s0 (
    .F(n83_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n73_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n83_s0.INIT=16'hC3AA;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_x_position_r[4]),
    .I1(n74_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n84_s0.INIT=8'h3A;
  LUT4 n85_s0 (
    .F(n85_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n75_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n85_s0.INIT=16'h3CAA;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n86_s0.INIT=16'hC3AA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n87_s1.INIT=8'h3A;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n88_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=8'hCA;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=8'hCA;
  LUT3 n92_s0 (
    .F(n92_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=8'hCA;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=8'hCA;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n94_s0.INIT=8'hCA;
  LUT3 n95_s0 (
    .F(n95_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=8'hCA;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n97_s0 (
    .F(n97_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s0.INIT=8'hCA;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hCA;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=8'hCA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n100_s0.INIT=8'hCA;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=8'hCA;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT2 n66_s1 (
    .F(n66_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n66_s1.INIT=4'h8;
  LUT2 n67_s2 (
    .F(n67_5),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n67_s2.INIT=4'h4;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n71_6) 
);
defparam n69_s1.INIT=8'h01;
  LUT2 n70_s1 (
    .F(n70_4),
    .I0(w_vdp_hcounter[8]),
    .I1(n71_6) 
);
defparam n70_s1.INIT=4'h1;
  LUT2 n72_s1 (
    .F(n72_4),
    .I0(n73_6),
    .I1(w_vdp_hcounter[6]) 
);
defparam n72_s1.INIT=4'h4;
  LUT2 n75_s1 (
    .F(n75_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n75_s1.INIT=4'h1;
  LUT4 n74_s2 (
    .F(n74_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n74_s2.INIT=16'h01FE;
  LUT4 n73_s2 (
    .F(n73_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n73_s2.INIT=16'h0001;
  LUT3 n71_s2 (
    .F(n71_6),
    .I0(w_vdp_hcounter[7]),
    .I1(n73_6),
    .I2(w_vdp_hcounter[6]) 
);
defparam n71_s2.INIT=8'h20;
  DFFRE ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n66_4) 
);
  DFFRE ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n67_5) 
);
  DFFE ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n69_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n70_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n71_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n72_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n77_4),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n87_4),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFRE ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFE ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n91_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n92_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n93_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n94_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n95_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n96_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n97_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n98_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n99_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n100_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n101_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n102_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n103_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n104_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  video_ram_line_buffer u_buf_even (
    .w_video_clk(w_video_clk),
    .n13_5(n13_5),
    .ff_we_e(ff_we_e),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .ff_d_0(ff_d_0[17:0]),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .w_video_clk(w_video_clk),
    .n13_5(n13_5),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d_0[17:0]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  w_video_clk,
  ff_tap1_0_5,
  ff_pixel_r,
  ff_coeff,
  w_data_r_out
)
;
input w_video_clk;
input ff_tap1_0_5;
input [5:0] ff_pixel_r;
input [4:1] ff_coeff;
output [7:0] w_data_r_out;
wire n80_6;
wire n79_6;
wire n78_6;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire [5:0] ff_tap0;
wire [5:0] ff_tap2;
wire [9:0] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:2] w_add;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n80_s1 (
    .F(n80_6),
    .I0(w_add[8]),
    .I1(ff_mul[0]) 
);
defparam n80_s1.INIT=4'hE;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(w_add[8]),
    .I1(ff_mul[1]) 
);
defparam n79_s1.INIT=4'hE;
  LUT2 n78_s1 (
    .F(n78_6),
    .I0(w_add[8]),
    .I1(w_add[2]) 
);
defparam n78_s1.INIT=4'hE;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_0_s0 (
    .Q(ff_tap0[0]),
    .D(ff_pixel_r[0]),
    .CLK(w_video_clk) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_r_out[7]),
    .D(n73_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_r_out[6]),
    .D(n74_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_r_out[5]),
    .D(n75_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_r_out[4]),
    .D(n76_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_r_out[3]),
    .D(n77_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_2_s0 (
    .Q(w_data_r_out[2]),
    .D(n78_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_1_s0 (
    .Q(w_data_r_out[1]),
    .D(n79_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_0_s0 (
    .Q(w_data_r_out[0]),
    .D(n80_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_r[5]),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s4 (
    .DO(ff_tap2[3:0]),
    .DI(ff_tap0[3:0]),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s6 (
    .DO({DO[3:2],ff_tap2[5:4]}),
    .DI({GND,GND,ff_tap0[5:4]}),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_r[5:0]}),
    .B({GND,GND,GND,ff_tap0[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  w_video_clk,
  ff_tap1_0_5,
  ff_pixel_g,
  ff_coeff,
  w_data_g_out
)
;
input w_video_clk;
input ff_tap1_0_5;
input [5:0] ff_pixel_g;
input [4:1] ff_coeff;
output [7:0] w_data_g_out;
wire n80_6;
wire n79_6;
wire n78_6;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire [5:0] ff_tap0;
wire [5:0] ff_tap2;
wire [9:0] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:2] w_add;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n80_s1 (
    .F(n80_6),
    .I0(w_add[8]),
    .I1(ff_mul[0]) 
);
defparam n80_s1.INIT=4'hE;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(w_add[8]),
    .I1(ff_mul[1]) 
);
defparam n79_s1.INIT=4'hE;
  LUT2 n78_s1 (
    .F(n78_6),
    .I0(w_add[8]),
    .I1(w_add[2]) 
);
defparam n78_s1.INIT=4'hE;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_0_s0 (
    .Q(ff_tap0[0]),
    .D(ff_pixel_g[0]),
    .CLK(w_video_clk) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_g_out[7]),
    .D(n73_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_g_out[6]),
    .D(n74_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_g_out[5]),
    .D(n75_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_g_out[4]),
    .D(n76_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_g_out[3]),
    .D(n77_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_2_s0 (
    .Q(w_data_g_out[2]),
    .D(n78_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_1_s0 (
    .Q(w_data_g_out[1]),
    .D(n79_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_0_s0 (
    .Q(w_data_g_out[0]),
    .D(n80_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_g[5]),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s4 (
    .DO(ff_tap2[3:0]),
    .DI(ff_tap0[3:0]),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s6 (
    .DO({DO[3:2],ff_tap2[5:4]}),
    .DI({GND,GND,ff_tap0[5:4]}),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_g[5:0]}),
    .B({GND,GND,GND,ff_tap0[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  w_video_clk,
  ff_pixel_b,
  ff_coeff,
  ff_tap1_0_5,
  w_data_b_out
)
;
input w_video_clk;
input [5:0] ff_pixel_b;
input [4:1] ff_coeff;
output ff_tap1_0_5;
output [7:0] w_data_b_out;
wire n80_6;
wire n79_6;
wire n78_6;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire ff_tap1_0_18;
wire [5:0] ff_tap0;
wire [5:0] ff_tap2;
wire [9:0] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:2] w_add;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n80_s1 (
    .F(n80_6),
    .I0(w_add[8]),
    .I1(ff_mul[0]) 
);
defparam n80_s1.INIT=4'hE;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(w_add[8]),
    .I1(ff_mul[1]) 
);
defparam n79_s1.INIT=4'hE;
  LUT2 n78_s1 (
    .F(n78_6),
    .I0(w_add[8]),
    .I1(w_add[2]) 
);
defparam n78_s1.INIT=4'hE;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_0_s0 (
    .Q(ff_tap0[0]),
    .D(ff_pixel_b[0]),
    .CLK(w_video_clk) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_b_out[7]),
    .D(n73_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_b_out[6]),
    .D(n74_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_b_out[5]),
    .D(n75_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_b_out[4]),
    .D(n76_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_b_out[3]),
    .D(n77_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_2_s0 (
    .Q(w_data_b_out[2]),
    .D(n78_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_1_s0 (
    .Q(w_data_b_out[1]),
    .D(n79_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_0_s0 (
    .Q(w_data_b_out[0]),
    .D(n80_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_b[5]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_0_s2 (
    .Q(ff_tap1_0_5),
    .D(ff_tap1_0_18),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s4 (
    .DO(ff_tap2[3:0]),
    .DI(ff_tap0[3:0]),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s6 (
    .DO({DO[3:2],ff_tap2[5:4]}),
    .DI({GND,GND,ff_tap0[5:4]}),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_b[5:0]}),
    .B({GND,GND,GND,ff_tap0[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  INV ff_tap1_0_s12 (
    .O(ff_tap1_0_18),
    .I(ff_tap1_0_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  w_video_clk,
  n36_6,
  slot_reset_n_d,
  w_vdp_enable,
  p_vdp_r_5_3,
  n13_5,
  ff_h_cnt,
  w_vdp_hcounter,
  w_hcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_vcounter,
  w_active_start_7,
  w_active_start_8,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input w_video_clk;
input n36_6;
input slot_reset_n_d;
input w_vdp_enable;
input p_vdp_r_5_3;
input n13_5;
input [9:2] ff_h_cnt;
input [10:1] w_vdp_hcounter;
input [0:0] w_hcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [1:1] w_vdp_vcounter;
output w_active_start_7;
output w_active_start_8;
output [7:0] w_data_r_out;
output [7:0] w_data_g_out;
output [7:0] w_data_b_out;
wire n374_4;
wire n365_4;
wire n110_3;
wire n111_3;
wire n112_3;
wire w_active_start;
wire ff_x_position_r_8_6;
wire w_we_buf;
wire ff_numerator_4_7;
wire n374_5;
wire n374_6;
wire n374_7;
wire w_we_buf_39;
wire ff_active;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_2;
wire n53_1;
wire n53_2;
wire n52_1;
wire n52_2;
wire n51_1;
wire n51_2;
wire n50_1;
wire n50_2;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_0_COUT;
wire n57_6;
wire n113_6;
wire n73_6;
wire ff_tap1_0_5;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [4:1] ff_coeff;
wire [5:0] ff_pixel_r;
wire [5:0] ff_pixel_g;
wire [5:0] ff_pixel_b;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire VCC;
wire GND;
  LUT4 n374_s1 (
    .F(n374_4),
    .I0(n374_5),
    .I1(ff_x_position_r[2]),
    .I2(n374_6),
    .I3(slot_reset_n_d) 
);
defparam n374_s1.INIT=16'h80FF;
  LUT2 n365_s1 (
    .F(n365_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n365_s1.INIT=4'hB;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[7]) 
);
defparam n110_s0.INIT=8'h87;
  LUT4 n111_s0 (
    .F(n111_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[6]),
    .I3(ff_numerator[5]) 
);
defparam n111_s0.INIT=16'h0EF0;
  LUT4 n112_s0 (
    .F(n112_3),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[7]),
    .I3(ff_numerator[5]) 
);
defparam n112_s0.INIT=16'h01FC;
  LUT4 w_active_start_s3 (
    .F(w_active_start),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(w_active_start_7),
    .I3(w_active_start_8) 
);
defparam w_active_start_s3.INIT=16'h8000;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_6),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[7]),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hF800;
  LUT4 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_we_buf_39),
    .I3(w_vdp_hcounter[10]) 
);
defparam w_we_buf_s24.INIT=16'h15FE;
  LUT4 ff_numerator_4_s2 (
    .F(ff_numerator_4_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[7]),
    .I3(ff_active) 
);
defparam ff_numerator_4_s2.INIT=16'h0700;
  LUT3 n374_s2 (
    .F(n374_5),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[4]),
    .I2(ff_x_position_r[5]) 
);
defparam n374_s2.INIT=8'h80;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r[1]),
    .I3(n374_7) 
);
defparam n374_s3.INIT=16'h4000;
  LUT4 w_active_start_s4 (
    .F(w_active_start_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_active_start_s4.INIT=16'h0100;
  LUT4 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[9]),
    .I3(ff_h_cnt[6]) 
);
defparam w_active_start_s5.INIT=16'h0100;
  LUT3 n374_s4 (
    .F(n374_7),
    .I0(ff_x_position_r[7]),
    .I1(ff_x_position_r[8]),
    .I2(ff_x_position_r[9]) 
);
defparam n374_s4.INIT=8'h10;
  LUT4 w_we_buf_s26 (
    .F(w_we_buf_39),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n73_6),
    .I3(w_vdp_hcounter[6]) 
);
defparam w_we_buf_s26.INIT=16'h8E88;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n49_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n50_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n51_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n52_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n53_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n54_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n55_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n56_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n57_6),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n113_6),
    .CLK(w_video_clk),
    .CE(ff_numerator_4_7),
    .RESET(n365_4) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(ff_numerator[7]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(ff_numerator[6]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(ff_numerator[5]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(ff_numerator[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_active_start),
    .RESET(n374_4) 
);
  DFF ff_pixel_r_5_s0 (
    .Q(ff_pixel_r[5]),
    .D(w_pixel_r[5]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_4_s0 (
    .Q(ff_pixel_r[4]),
    .D(w_pixel_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_3_s0 (
    .Q(ff_pixel_r[3]),
    .D(w_pixel_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_2_s0 (
    .Q(ff_pixel_r[2]),
    .D(w_pixel_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_1_s0 (
    .Q(ff_pixel_r[1]),
    .D(w_pixel_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_0_s0 (
    .Q(ff_pixel_r[0]),
    .D(w_pixel_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_5_s0 (
    .Q(ff_pixel_g[5]),
    .D(w_pixel_g[5]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_4_s0 (
    .Q(ff_pixel_g[4]),
    .D(w_pixel_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_3_s0 (
    .Q(ff_pixel_g[3]),
    .D(w_pixel_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_2_s0 (
    .Q(ff_pixel_g[2]),
    .D(w_pixel_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_1_s0 (
    .Q(ff_pixel_g[1]),
    .D(w_pixel_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_0_s0 (
    .Q(ff_pixel_g[0]),
    .D(w_pixel_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_5_s0 (
    .Q(ff_pixel_b[5]),
    .D(w_pixel_b[5]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_4_s0 (
    .Q(ff_pixel_b[4]),
    .D(w_pixel_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_3_s0 (
    .Q(ff_pixel_b[3]),
    .D(w_pixel_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_2_s0 (
    .Q(ff_pixel_b[2]),
    .D(w_pixel_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_1_s0 (
    .Q(ff_pixel_b[1]),
    .D(w_pixel_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_0_s0 (
    .Q(ff_pixel_b[0]),
    .D(w_pixel_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n48_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  ALU n53_s (
    .SUM(n53_1),
    .COUT(n53_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n54_2) 
);
defparam n53_s.ALU_MODE=0;
  ALU n52_s (
    .SUM(n52_1),
    .COUT(n52_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n53_2) 
);
defparam n52_s.ALU_MODE=0;
  ALU n51_s (
    .SUM(n51_1),
    .COUT(n51_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n52_2) 
);
defparam n51_s.ALU_MODE=0;
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n51_2) 
);
defparam n50_s.ALU_MODE=0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n50_2) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  INV n57_s2 (
    .O(n57_6),
    .I(ff_x_position_r[0]) 
);
  INV n113_s3 (
    .O(n113_6),
    .I(ff_numerator[4]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .n73_6(n73_6),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .w_video_clk(w_video_clk),
    .ff_tap1_0_5(ff_tap1_0_5),
    .ff_pixel_r(ff_pixel_r[5:0]),
    .ff_coeff(ff_coeff[4:1]),
    .w_data_r_out(w_data_r_out[7:0])
);
  video_out_bilinear_0 u_bilinear_g (
    .w_video_clk(w_video_clk),
    .ff_tap1_0_5(ff_tap1_0_5),
    .ff_pixel_g(ff_pixel_g[5:0]),
    .ff_coeff(ff_coeff[4:1]),
    .w_data_g_out(w_data_g_out[7:0])
);
  video_out_bilinear_1 u_bilinear_b (
    .w_video_clk(w_video_clk),
    .ff_pixel_b(ff_pixel_b[5:0]),
    .ff_coeff(ff_coeff[4:1]),
    .ff_tap1_0_5(ff_tap1_0_5),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  slot_reset_n_d,
  p_vdp_r_5_3,
  n13_5,
  w_hcounter,
  w_vdp_hcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_vcounter,
  w_video_hs,
  w_video_vs,
  w_video_de,
  n86_7,
  n87_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input slot_reset_n_d;
input p_vdp_r_5_3;
input n13_5;
input [0:0] w_hcounter;
input [10:1] w_vdp_hcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [1:1] w_vdp_vcounter;
output w_video_hs;
output w_video_vs;
output w_video_de;
output n86_7;
output n87_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_h_pulse_start;
wire w_v_pulse_start;
wire w_v_back_porch_end;
wire ff_h_sync_5;
wire ff_h_active_6;
wire ff_v_sync_5;
wire n154_7;
wire n153_7;
wire n151_7;
wire n150_7;
wire n148_7;
wire n85_7;
wire n84_7;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n129_7;
wire w_h_pulse_start_10;
wire w_h_pulse_start_11;
wire w_v_pulse_start_7;
wire w_v_back_porch_end_8;
wire w_v_back_porch_end_9;
wire ff_h_sync_6;
wire ff_h_active_7;
wire ff_v_active_7;
wire n155_8;
wire n155_9;
wire n152_8;
wire n149_8;
wire n84_8;
wire n83_8;
wire n80_8;
wire n78_8;
wire n129_8;
wire w_v_back_porch_end_10;
wire ff_h_active_8;
wire ff_v_sync_7;
wire ff_v_sync_9;
wire n155_11;
wire ff_v_active_9;
wire n306_8;
wire n157_15;
wire n156_14;
wire n152_15;
wire n149_15;
wire ff_h_active;
wire ff_v_active;
wire w_active_start_7;
wire w_active_start_8;
wire [9:2] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:0] w_data_r_out;
wire [7:0] w_data_g_out;
wire [7:0] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_pulse_start_s6 (
    .F(w_h_pulse_start),
    .I0(w_h_pulse_start_10),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(w_h_pulse_start_11) 
);
defparam w_h_pulse_start_s6.INIT=16'h8000;
  LUT4 w_v_pulse_start_s3 (
    .F(w_v_pulse_start),
    .I0(ff_v_cnt[3]),
    .I1(ff_v_cnt[8]),
    .I2(ff_v_cnt[9]),
    .I3(w_v_pulse_start_7) 
);
defparam w_v_pulse_start_s3.INIT=16'h1000;
  LUT3 w_v_back_porch_end_s4 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[8]),
    .I1(w_v_back_porch_end_8),
    .I2(w_v_back_porch_end_9) 
);
defparam w_v_back_porch_end_s4.INIT=8'h40;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT3 ff_h_sync_s2 (
    .F(ff_h_sync_5),
    .I0(w_h_pulse_start),
    .I1(ff_h_sync_6),
    .I2(w_vdp_enable) 
);
defparam ff_h_sync_s2.INIT=8'hE0;
  LUT3 ff_h_active_s2 (
    .F(ff_h_active_6),
    .I0(ff_h_active_7),
    .I1(n129_7),
    .I2(w_vdp_enable) 
);
defparam ff_h_active_s2.INIT=8'hB0;
  LUT4 ff_v_sync_s2 (
    .F(ff_v_sync_5),
    .I0(ff_v_cnt[3]),
    .I1(ff_v_sync_9),
    .I2(n306_8),
    .I3(w_v_back_porch_end_8) 
);
defparam ff_v_sync_s2.INIT=16'h4000;
  LUT4 n154_s2 (
    .F(n154_7),
    .I0(ff_v_cnt[2]),
    .I1(n155_9),
    .I2(n155_8),
    .I3(ff_v_cnt[3]) 
);
defparam n154_s2.INIT=16'h0708;
  LUT4 n153_s2 (
    .F(n153_7),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(n155_9),
    .I3(ff_v_cnt[4]) 
);
defparam n153_s2.INIT=16'h7F80;
  LUT3 n151_s2 (
    .F(n151_7),
    .I0(ff_v_cnt[5]),
    .I1(n152_8),
    .I2(ff_v_cnt[6]) 
);
defparam n151_s2.INIT=8'h78;
  LUT4 n150_s2 (
    .F(n150_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(n152_8),
    .I3(ff_v_cnt[7]) 
);
defparam n150_s2.INIT=16'h7F80;
  LUT4 n148_s2 (
    .F(n148_7),
    .I0(ff_v_cnt[8]),
    .I1(n149_8),
    .I2(n155_8),
    .I3(ff_v_cnt[9]) 
);
defparam n148_s2.INIT=16'h0708;
  LUT2 n86_s2 (
    .F(n86_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n86_s2.INIT=4'h6;
  LUT4 n85_s2 (
    .F(n85_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_h_pulse_start),
    .I3(ff_h_cnt[2]) 
);
defparam n85_s2.INIT=16'h0708;
  LUT3 n84_s2 (
    .F(n84_7),
    .I0(w_h_pulse_start),
    .I1(n84_8),
    .I2(ff_h_cnt[3]) 
);
defparam n84_s2.INIT=8'h14;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(ff_h_cnt[4]),
    .I1(n83_8) 
);
defparam n83_s2.INIT=4'h6;
  LUT4 n82_s2 (
    .F(n82_7),
    .I0(ff_h_cnt[4]),
    .I1(n83_8),
    .I2(w_h_pulse_start),
    .I3(ff_h_cnt[5]) 
);
defparam n82_s2.INIT=16'h0708;
  LUT4 n81_s2 (
    .F(n81_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(n83_8),
    .I3(ff_h_cnt[6]) 
);
defparam n81_s2.INIT=16'h7F80;
  LUT3 n80_s2 (
    .F(n80_7),
    .I0(w_h_pulse_start),
    .I1(ff_h_cnt[7]),
    .I2(n80_8) 
);
defparam n80_s2.INIT=8'h14;
  LUT3 n79_s2 (
    .F(n79_7),
    .I0(ff_h_cnt[7]),
    .I1(n80_8),
    .I2(ff_h_cnt[8]) 
);
defparam n79_s2.INIT=8'h78;
  LUT3 n78_s2 (
    .F(n78_7),
    .I0(w_h_pulse_start),
    .I1(n78_8),
    .I2(ff_h_cnt[9]) 
);
defparam n78_s2.INIT=8'h14;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(w_hcounter[0]),
    .I1(n129_8),
    .I2(w_vdp_hcounter[1]),
    .I3(w_h_pulse_start_11) 
);
defparam n129_s2.INIT=16'hBFFF;
  LUT4 w_h_pulse_start_s7 (
    .F(w_h_pulse_start_10),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[5]) 
);
defparam w_h_pulse_start_s7.INIT=16'h1000;
  LUT4 w_h_pulse_start_s8 (
    .F(w_h_pulse_start_11),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[9]) 
);
defparam w_h_pulse_start_s8.INIT=16'h1000;
  LUT4 w_v_pulse_start_s4 (
    .F(w_v_pulse_start_7),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[4]),
    .I2(w_v_back_porch_end_8),
    .I3(n155_9) 
);
defparam w_v_pulse_start_s4.INIT=16'h1000;
  LUT3 w_v_back_porch_end_s5 (
    .F(w_v_back_porch_end_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]) 
);
defparam w_v_back_porch_end_s5.INIT=8'h01;
  LUT4 w_v_back_porch_end_s6 (
    .F(w_v_back_porch_end_9),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[0]),
    .I2(w_v_back_porch_end_10),
    .I3(ff_v_cnt[2]) 
);
defparam w_v_back_porch_end_s6.INIT=16'h4000;
  LUT4 ff_h_sync_s3 (
    .F(ff_h_sync_6),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(w_active_start_8),
    .I3(n83_8) 
);
defparam ff_h_sync_s3.INIT=16'h1000;
  LUT4 ff_h_active_s3 (
    .F(ff_h_active_7),
    .I0(ff_h_active_8),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[5]),
    .I3(w_active_start_7) 
);
defparam ff_h_active_s3.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(ff_v_cnt[8]) 
);
defparam ff_v_active_s3.INIT=16'h7FFE;
  LUT4 n155_s3 (
    .F(n155_8),
    .I0(ff_v_cnt[8]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[9]),
    .I3(w_v_pulse_start_7) 
);
defparam n155_s3.INIT=16'h4000;
  LUT2 n155_s4 (
    .F(n155_9),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n155_s4.INIT=4'h8;
  LUT4 n152_s3 (
    .F(n152_8),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[4]),
    .I3(n155_9) 
);
defparam n152_s3.INIT=16'h8000;
  LUT4 n149_s3 (
    .F(n149_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(n152_8) 
);
defparam n149_s3.INIT=16'h8000;
  LUT3 n84_s3 (
    .F(n84_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]) 
);
defparam n84_s3.INIT=8'h80;
  LUT4 n83_s3 (
    .F(n83_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam n83_s3.INIT=16'h8000;
  LUT4 n80_s3 (
    .F(n80_8),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(n83_8) 
);
defparam n80_s3.INIT=16'h8000;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(n80_8) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[3]),
    .I2(ff_h_cnt[4]),
    .I3(ff_h_cnt[2]) 
);
defparam n129_s3.INIT=16'h4000;
  LUT3 w_v_back_porch_end_s7 (
    .F(w_v_back_porch_end_10),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]) 
);
defparam w_v_back_porch_end_s7.INIT=8'h40;
  LUT4 ff_h_active_s4 (
    .F(ff_h_active_8),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[9]),
    .I3(ff_h_cnt[6]) 
);
defparam ff_h_active_s4.INIT=16'h0100;
  LUT4 ff_v_sync_s4 (
    .F(ff_v_sync_7),
    .I0(ff_v_cnt[8]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[2]),
    .I3(ff_v_cnt[9]) 
);
defparam ff_v_sync_s4.INIT=16'h0140;
  LUT3 ff_v_sync_s5 (
    .F(ff_v_sync_9),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_sync_7) 
);
defparam ff_v_sync_s5.INIT=8'h80;
  LUT4 n155_s5 (
    .F(n155_11),
    .I0(n155_8),
    .I1(ff_v_cnt[2]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n155_s5.INIT=16'h1444;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_9),
    .I0(ff_v_active_7),
    .I1(w_vdp_enable),
    .I2(w_h_pulse_start),
    .I3(w_v_back_porch_end_9) 
);
defparam ff_v_active_s4.INIT=16'h4000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(w_data_r_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(w_data_r_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(w_data_r_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(w_data_g_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(w_data_g_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(w_data_g_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(w_data_b_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(w_data_b_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(w_data_b_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT2 n306_s1 (
    .F(n306_8),
    .I0(w_vdp_enable),
    .I1(w_h_pulse_start) 
);
defparam n306_s1.INIT=4'h8;
  LUT3 n157_s7 (
    .F(n157_15),
    .I0(w_vdp_enable),
    .I1(w_h_pulse_start),
    .I2(ff_v_cnt[0]) 
);
defparam n157_s7.INIT=8'h78;
  LUT4 n156_s6 (
    .F(n156_14),
    .I0(w_vdp_enable),
    .I1(w_h_pulse_start),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n156_s6.INIT=16'h7F80;
  LUT4 n152_s7 (
    .F(n152_15),
    .I0(w_vdp_enable),
    .I1(w_h_pulse_start),
    .I2(n152_8),
    .I3(ff_v_cnt[5]) 
);
defparam n152_s7.INIT=16'h7F80;
  LUT4 n149_s7 (
    .F(n149_15),
    .I0(w_vdp_enable),
    .I1(w_h_pulse_start),
    .I2(n149_8),
    .I3(ff_v_cnt[8]) 
);
defparam n149_s7.INIT=16'h7F80;
  DFFRE ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n79_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n80_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n81_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n82_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n83_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n84_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n85_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_sync_s0 (
    .Q(w_video_hs),
    .D(w_h_pulse_start),
    .CLK(w_video_clk),
    .CE(ff_h_sync_5),
    .RESET(n36_6) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(n129_7),
    .CLK(w_video_clk),
    .CE(ff_h_active_6),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n148_7),
    .CLK(w_video_clk),
    .CE(n306_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n150_7),
    .CLK(w_video_clk),
    .CE(n306_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n151_7),
    .CLK(w_video_clk),
    .CE(n306_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n153_7),
    .CLK(w_video_clk),
    .CE(n306_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n154_7),
    .CLK(w_video_clk),
    .CE(n306_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n155_11),
    .CLK(w_video_clk),
    .CE(n306_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(w_video_clk),
    .CE(ff_v_active_9),
    .RESET(n36_6) 
);
  DFFSE ff_v_sync_s0 (
    .Q(w_video_vs),
    .D(w_v_pulse_start),
    .CLK(w_video_clk),
    .CE(ff_v_sync_5),
    .SET(n36_6) 
);
  DFFRE ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n78_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFR ff_v_cnt_8_s1 (
    .Q(ff_v_cnt[8]),
    .D(n149_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_cnt_8_s1.INIT=1'b0;
  DFFR ff_v_cnt_5_s1 (
    .Q(ff_v_cnt[5]),
    .D(n152_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_cnt_5_s1.INIT=1'b0;
  DFFR ff_v_cnt_1_s1 (
    .Q(ff_v_cnt[1]),
    .D(n156_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_cnt_1_s1.INIT=1'b0;
  DFFR ff_v_cnt_0_s1 (
    .Q(ff_v_cnt[0]),
    .D(n157_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_cnt_0_s1.INIT=1'b0;
  INV n87_s4 (
    .O(n87_9),
    .I(w_hcounter[0]) 
);
  video_out_hmag i187 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .ff_h_cnt(ff_h_cnt[9:2]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_active_start_7(w_active_start_7),
    .w_active_start_8(w_active_start_8),
    .w_data_r_out(w_data_r_out[7:0]),
    .w_data_g_out(w_data_g_out[7:0]),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
UPrClHvkeeezFhOUPiWqFwiIKiaxyE2o1l/zApKYwDhMBTQDZtp/JV1SoP3C5HnGz/T9MnQ5yW/V
kYd6kohLwE8m1gcKza3S/rZXAjiDMnrEV7eXyVdxRyA4LMfyFQ7oqmte9pyijz0k0qiPdm5++nCz
rGDAyZ2PkuyswNz1kIrhCd3HkTZRMjJeoteThXtM/GnC0iXshTBF87CYFwiPq4zwZwLKFuhNuUSC
OOoYm2cFDqdw+ySbs9YJ3zXxd4D2EZ/Uk7torM7iqimjVSoP/3DqkXYT8mQ0mvXukAFBH9gouOEX
zNt6fwgBgPKng85knaptafUf5N2Kh2ZZyYXI4Q==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59648)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
Z9mC+PTbxZUpVFBUD3qQvNB+C6FhHU6eVvxNQ6DAR8DgtRxNPAb8t+xtnM6nT1lL0lI0mmjKS1oW
MoPs+EZop2zgvfeW+whk59WGjgj/sCMH/YT5m0ug67E7A6WGc6tHEOkWJyxbnT0HDxev81I6Ev9Y
fmTjJzXmTUkWtoD4y/e0g6EgwOoiN1oiUeXNV2AF1KY73krhPYlPzsk/N5MhMBGgc93thc6ZGVp7
My3eo8Y/0qnGGufL892qiTTcTuRtpdGsMJzpeJBt/Vv0FN94y8PxZgvyAjCCT/XyXHSF9HlorIHR
uwwt7z04dQd8GbZz1aPwR2eOvGieoiXxC7d87sZcd+d7XHQjL05+BPWDV67f/Xi/NRrxgwwNMmY6
o7FVDqRtH3mjdkOZmgSv3G5vKA5ZUbfraOhpEjmWvS3R2pqIEhrHLYj+19j4kPFB5evQ+PaOqKJj
83mwdPdMPACUtRA8yioC+ZGATPlSU3UGGX8LGdz2HSWGpDgtgBWVQ/80vMXf/gUCkYww8aaJxv5K
LsDYpUldiGSNTZ81xwev68HhSx9Wau7xu62x9yQfxwrHEjr3hjtfgZHI8QGAgsGF0HHdhCIEhwZf
bK83eyU4JV3yeSggrTGpb8lgYgaK00MjPmENu7Iq7ULGUxrnDrGYP1nl1iwrNH9f8qsBkvGcG60q
2F3u2ou3OUFr6xzafWxx+Z0yihxN01IG4ioWUviavJ+2rO2wuK/updIo/j4zme9ejp177NH+cKcQ
DjsLkQU4zhADFrWqf9WYCY5YVlbSEI27O/XxegXpDU5mrv3ozWYAsryRKkmgVLvfC1Y5KcYWS+vN
fBO5EuBX5ymY9MEFt8wgMnXoT2K9XjyC4FeL+ccYvWrOxJuXaEdOX4KU2Jdx7ZRcGDlIzNXDgOEi
TH07gXVPTIjpIT7LtgOT/wLOM974siXfPL64Thb1qDMHZoTCj+EZGBG37WYpXwhwOnbQqr/dSWId
x1nXsqLnADD4IA+6H0nhPedzWYlxfVMo1rc0nxr9DiLRYqTbZILY1yxsv/JI96xXDIfdIUKtXFKP
eEY9T2S4ThPFqbc04LCH93qRqOtuHZGU/xC3U3l2RxyhqQ8tXejucvsY7YH+V21g2CJGH+t3MPm1
BKZ+rdFl5L+nOTzRzD3aZhNETLa2ril9jFzSFWILZOM0QfjY3Jrfa4iggnKfLbrnOtTe02XoNwJc
LdHj5OjzVEfROYn/3qW3/xxlDkJ45ERBFzIDgEqIaeSg0yX3eSiK65Tp1aJVb0zAygrp4v58rOTh
HlVbMCSwGsCnWWkaAXFSOUhh6eK6kYPe4VgeODEcSlJYA0OnQcRWeBpTSMb2otqht4QDzNliYtn/
te3MY1URouUTJzAhoVyJoR2e8YtTpVLqoUAIPPcKQBd/oIs9XLYQCUHlg2Yu0SjULFQejnr6sC9b
IQ2FS/IN3Of5nfqx0r1/4pWko2YHSAjhTGRdeLNbf4/wl3HRZ7I0aKYh8ZaChc2QbK/5CN+utFS+
lsOP2ohPPFcQz5EWUOxqaTKOFS0DLt8delshD5IsYqeuNjm9bq796CPGXdcr6yF/8XsN/PO3CfD3
Tw8jjHpnebxP4bmVGcuqqdBRaXZD9n/qp0W18tHFanPTGwMJq0/gJe9Y4JYOfogjtfReXBJYzBP/
utmrl97HHtoBdrS0kwka6ugt43Cvb/iFwSJCZZG4WOG8VR69JBq97iNckF1QoBaJSZmm1qtbMFiN
6IY43XfCz/TKjC8h62rkpzEIeyDXcL2vb0KdSN/c6wPPn4nL8WTgHtzwtvXqClfk7joR2ZyiF5UQ
sUAeTYFtkU0Ju6/giMtvTXtpQb1CToM84d9tIBgyx17RB3R2Jq8vL4k9w6zh2bTduyj2v6UDdyut
+5mnGnkIlJKKRep6vtwnKxbB7zx4KxrBwsC0AQffM68QVfxDgpCAPB7Ri8sboj3ls86zQJtLQgza
z0kx3kixyTzn7xdf81100pipgRLvggy2XgI7tfH9hw7n7vaBy34PxUo2n7/k+KEdauGOKC0UzTcy
eCgMXqAIOENJeUNaCi8/Qi/sZ9JdS14vx/i+RrN+lxKOoFx125/BALPMrwDN09z3Z2mvQOgHcA4i
V66ZwYr/ttHajAbntFnCuYIGyYfBi3v/52Nox/GdiutsQUbs/0Dod5O6H/cPAVNkWx2R/THDxkqi
XoaC/sCmx9X0GNRMnXfAGFwK/vHLHDmqFHO0rqCX57s50iRdXK2RE5fs63CUNpQvu3MkfzkMZWTO
Io+mwNzDVVkuSQMF8ybn0KEifDsO3tjHd0xuwOYpzcJX724KRpeC0QqXS5gD6BoyMRoRycaqYYUl
Q94EcU+b1u4ZAKmabux5Zsl+DJurKQfMm7yEdngb1UR7/ZxU/fceMU7PE39U2r3/APLNKLR00oVf
CHw5mhn0ZILxiq8Y+EGJ0w7gTjdUcNz+xjMa/Wy270nw0tpkCmEhnaXDRnqK4TbkAKFqrJeuO1bs
M97IxuhsJr2TuVY4yKeN47VuFmHJUhM6qygzwmorsq4WGtidYOdhEZI5G/MarHAZEnv0ekBcI0Un
bTlpY3u/qQyuGuCaSsXvhDRuJjLx7MH/stcNwFAFHjFVbbf2QwBubzs4qKpWRFb6viFb18mlnBEU
zqm/w9izQVku6tiRiW9gJHpHlE0lIr4TsKHPTL6HbwI7u/emuxA+v2ItGNDEflUl6ykybMTLGqi8
5PEBCtEaCHdu3eJ+KVdWeiAaCixap5lRSj/h8VJk2ryA1v3yo1EtBT1wsTNnAybLS1JrGNdMDc7L
OwWwyTYxH6mauOu54QtP8cKPZsbn2of4xCyaq4c0J49Eec9lOW94bmmLRxXFYS5cXjavzqC+sehT
WZZFGJzdIubdb502Fyk0e4PaaryibFxgtAbkJ48LgJn6bpv7Cq9IJ99Hr6OHiJoUbPxdr5o54Bkj
I0OkHAnkkJQ2L7QklGvkwhhVDvkNbPyJqBIZYgehW5f5f/4oCkBsg7F5IQHHNv4u9tmVZT/ADm6W
prokKp/8N2pjQmK7K7VRW58gUPnN1c0plLrpL4fgBibY8mATMrTk80aw4d1S0GTBgeGAYGUeMWyl
ivwWhmkx3CqLSdkUfoOkyWN1C0CP8liFeAeMKDDarETotRiNTWdWv245AxtKcMj/C8vkMtxbLEtO
k4YGITgdFrged3oISgHucAkfvb7A9/pVy7Vmg5jWaqB6AKOxuxoFT7dXB3UK6NO7D/GoyrS9H85w
AZdP2v2W4ttqP8QWzSTM1FwkHQ0UaWias+5ocfHxthD1LJyNBXL71U0xXiLurxu9KVY6iNoZOtjB
6SDXi63Wvz6NeMtFzov17SCFtcZUVOag9TR7Lm57/EXIe/fAtumR2Juvme+S5Z4ektXoXE44wdMt
Hp2HWwzc6O8nbf6u5jxngm2i0SXAF5lA9YCfAxSI30ZcP1sIjuabB8LQOvVZVZdnmKaaU5qvkJTh
d4rofbZxh85eehtxFFJVd2YuaK9Gr2uPfSZloV6NmL6HX+2EMEFjS7o0lhYAQeSZcIJ5ZOGaPpdw
glOHE37dHr+vUFhUWJUi0t0jkOE96Kps00u0uxSsTAHZCkA5zxsUrflCEpHvUUQawXZiEuqfmQiV
qCbUEG88mhUXooHUHnNO8ymmb50RyDfISwtYp5z4OQACCGj4zqiQRuIIYI+aWUYg24kkdApgm3Ad
d18Bd/h2BMeVHTgXSAlDxkl8QTsE737FGN6CoAMfmosfSxBz0hPWsN82LD8NvHt9WXcPIy8TQJZS
3mmD8z2/B+f8USnwxzXwvNYI+GZL6cB67EGegHtTqNeJM6Nnzr28XF24eUGW+eMgtDMngCUnMYPB
E/z5Dyqembl4mGXBrrnOr3npP88u1X2hvCZWfGjpGhrcET1WMbkc4l8Ms1f6pVDgCV2d5O6Z0hFB
Ya1mUrsmiyuWUrVL4xO63TLgcq1sVBilRfd5fULdOoeWaR+e9tbRJuf3aPu9BrFo6SGSRyiJn0rO
8CX2pKuhigBNu54QPx8WBSLasSuu7b/yuzTjT5VjwQUNZa98Xeswt9zTpQEne/yNdF39AJmoIbo3
hEvcoP5YnNXcsTwpMSuoOn6GfrqPcthiSeljdqMLNUum2d1WNnIuNYsKhqB37Ysv45y2PVRrO2uW
OIciy1ZNfLBOZcyLrSGpmKCsxNTr2J+I/d2r+XzQeqj75MkufKL7EkZF01BtvnYQYDvGl8voQCZN
4ZIFg3GmcE+c+YWO+7TKeeTN0ziKdpMckWAwiAGfbM+Qj2Lam9zary+SW1cj/NjwLDQjIBtWz4Bt
96RzqIopy4jlPoRzW6Vr0q1fj1c6F2TQJdupWWRCF7Or0WRT8tF1kwiDbmipNU58e8Py56TXMZug
EyeAgMiX047dms2Cmj2qPUofT/cnaKE+LmNSugCadUqRWmRDS0OVo3minSPLC6Jw7QGSnQkVVBx/
oP3fQtRG8H9ML3RBD68iGye44sRhSkwhr94WdjWc3wQ6snj0rCl7x3vsr5ILzwFV62XVBjxttoMZ
JZfYlkrVt7dMLWMxk5Gf5scqdd7unMnItPvWOO/e85YCymFv/yGN6sptPccyLik4JdvRucvyE0wp
ZjtIq0KosPM8A58pkducVlEwrq5y6NkW0HXbHVo3IeCnh7lO8MpBe6LkcG+gts0PRhmWjfGz2+2q
WJLQj/B9Hd/MD4wvDpgUe3MSTot21/a6uhL8EukXr0E6e26LDycEhEvSWr6XSK3smmyEa9hsfb27
rlE8TUp2byZe57QCJjAWf144yNdAkjX6UG3gUtoczrmDQuEI/bRp5xMqs5l93Ss/Ic9MZxaqJ6LK
1z5Z6aT6BGyej7hxKl4ma1NU19e5kCljEW7KsSpzgutR57izACP7KSe7kgV58PuIkdU57gAgMOSG
Y/Nn1hU30kEx/UqoCIMgbIUsXhc4P9Xx9N6BqPeN89wvHEom5VJ5z7Gm+FnTqWNvK+whN4P3QFu6
1xKUtaxDznGzx2mkORSV87/fGSgraZulXZ/0PARmtHzDrdE2M2MqlxaP7gglUmmlalTqJ1jdmvD8
/CDk9nxIYX+9/1wqAGvdEQX5im+lsILbzWPsy4tHlbOm2fOURTnFVR0tursQyGA34H2j4zEw9Q6E
XT96YPSXuX4BOvv9hXLvbllUIaxqLauam9TpwOBtqZv1E4WCEkMtDbeMWWFNfkRwzbJOQLLfSctf
wmHwF+8eWkgnv1GBORaYNeJAxMmJYZY4GLEuulUN1difT/3bh21eHxH4Xg2kLdO7uJCiGM3qNDiO
K5GQpYW0g+tQQq/XcV3tsAdVXOUxZStzNiWuylUV3u17EDDeWTxljyrxw+2PyaN5cO7LOq3wqRuw
DlFw/Pz7wfqkEEBQfnZzYMXjKToguZlXnmdpHRGRqYe38p6cmGft+uXjJ8b+JGc3Pqhvpcr/zVNr
ey42PeO4qjDiJIRUtAYfMibS29COfwrVmQbn+WMyqC2lNOp5f2UnDAVTZUJ4kHf7IFaY21aGXwrA
NFVy+LuRepR/hJFn5izfEzufH1ThmEk0l9gNTJrcJsP2kYypRvNQWI+9PWfYEKme7pFHQEPbyd5B
8NRu8+m5QKO0He9a7dUSObdERIsWaJPArJCTl9oQqact8wouhTjrmFwurgoBQprUBQlxjkEk9ynZ
Xd+jSpGHZOWC+PmUW4M2gmMujopl9WJBhNu68egMtP4zKKeyhcnbuoElu6aPo3YznT3RfNOivNR8
U440A39RHUdonp7ARoWqjHw/3G3czC06MpTbNJAoUYPYe7nFc2eLO9AWgdsXu5QAGx8midEfEeAs
XDqboVgcx6/AeKEj5LIR1NLn8ppobDdIFd91IbJhtSSYNB4Cz8V53DVnBVcqNwavHLChGQtYE+Xn
n1iODhbLvecPPXmt4eP7y+3klHHVHa4GrTIAtBbshCaXdqDKG5N+jmUlOiO4tBdWR7JfygZCh2zt
KiUktvgXyPqWeKvulz7ethI8KpzFTr4p0xItT3PigXjDeqNJ5+/nr8FHf5SqAw9kPBHs+oRBwEx0
hj4c/yolmBwdZmDNjdc1YmqbVwc9LkjDKfLtrPVgGSf+AaPURt3nlsA51DGCOaPvleaJ2+CDZjnE
U/AAo5KXiwnYkL/kSQOwGfl2M9/80lKtngPSklhyVwA4I6bl15zEfe0l+gnvsWLbYF/wc7NZVAEw
2a8dJS45kai7WKrezNUNdDQ7jCwHxb06PR4HwBOPMGd1u8yGex1+8Ir0mkJwLIcKhWISQT3ZBf8m
vA1Wp69/EF0debO0TtCBt6JtioVsY1hwn3aZoNbzMuQHe1VvcO2miIAKYgn+869cHoyqPzcqOpgh
faFQ4PGBxVBvizmKxCAe89ihbtcsNS496moxp11/i1ClHumaPTIyN33d6kpKiIQ8XEN3jBlcqLoy
vvyi5qEgsT6bprOPoqQdUTXbglZlwrT3CjI8LFtgf5tluBsY51vjL8tiZRuC9SI7EPMwR7pvq2BT
0zhkuNbPv3wkWMXyusNTTvMIBDgoD/WUfz2EwSrTW5I2XOywh6gjfuxIiQgSy89Mfa66J0QLADEA
D7EkU5+1tP9O1VwBsVLE4rR4hQS9fCQYDlzSofW4zeu1qfOTvlqP9i4NcXPW0w4GQ8IhSMUe72V/
7ZDNOasj0qWOlE+aWpC0fLTrMwBh1dRfSdz+WwlA0fq3D5g25TsD+mUYnTNEq8gTX7Xz0Q1OlS6v
FGiR+5s/fZgiYInj7vfCFaCO+F8+4oV+nMCE25EsPl7EBcFDcQ2HaCLXbt9yPEjx7gmgacSxHV1t
t6zzns1RmjbsaxzwOOj8hHZQpD1pmuhgwkKdkeI3k3+iPEqA8LoquPuofNgx18Lv674tWbcjqjEt
efSDxFca8FTejFRFxXf9qErw2G+TJwRFjKqOcpZwojJzW4aPR6hr36j14RW/2zy1dP3YewSdiQyv
70CyJsDALrvmuWrQ2yL6HgnexmEiQzhBN0I2nuSlko72ExHOm8nBNc1osdlttHD5qFuATV1NoJYi
xzHWYLxTiYxF7VZoG4Uh+HuNlpreYiuDDd6Ixb2WZ3DP4OdEosug3a6g7GFCL/wxb22yzR86KmhV
h8peFw3PgBpnP/uvDxVs5jka6hj3o/X0XtLomMD6pB7W4dQh3u783eB5WRqN/HKDmXS2en4IRcSn
ZyOZrutvl7KBiLSw+/QQwHe6RrmyVSjxA0Fj3couQXLdPRZpzicavES/JjHeDDem8scyW/xaTEJB
dcku5qsRTEQEocJ2uTdIrujT4u1t0r2Qyl353qyE2QBsybZie2+CBc4YwFTHw3bAdhbkyAddsZUr
vyDQziYFZILb4cp8nhJo+ij7x7W4EhRp5v2IrjJA1ST5XPn6i77DColAd93F06aBhrpahG9UDQD6
KIuOUSD3mxyV7pVpWnMljNAGUa8zi4YNCKG0rnIsosXLCslQ6rYe7E6YFvHO2PgMjjSyaxfJx5bu
MKfmrFxkCLMqOF+ZQ2gWEaiz7UZJhQVoKvCqQeSVP3ookjLMPzIkKTkTxPYtO2Fnm4W1k7NWGvKZ
FpY6DC98yYokfJtYkPdDDdXXSE1CuY6EBQ05HlNfJ9gLdsXxIuUcgFDLKIPz8l/g3nsV2E4DsKfM
ZBmn2FuKZ/gDpy5vCQGVNJcouVzb9iFZiQY0BNm8c4yVesr/qxwKrBMsmMjzLaglbXbrVR3WEWQa
CLDWFiafLGYEguIu6g6/F01sCprdtGj882AEbbld4tcHb6bTy4w4i3TM1oJ9lIBK4ZgMlGIuLlyA
vBr/GmPv/3EgPl2itIYH+9ysy6seSQnO0QKnts7QlRDtzallgleXD4RnLefjcSDQXRrPdwWMg+tx
dUiRhyEshQH4Cb4pX6rl8MzcLmhI0AJ8PviZVpZbP9mIJ7vAsgyt1pdtLy6eUYVIcU7H0oUBZ9YS
PcyeFW46lpNv4C46nySuJW9pb9yXyPf0qcPOIpq/OSn665bm4F7rH5H1/rfG35BkyFnwI8X+N9+K
PxC4bVJMxX3yoeGSGKPvEFnstjg0zmFUbZTcfb64X3AsBUcEB47s1VW+5GrVfXW3J4WlIOYJeifv
cPgf3Hd1AGuwP3KSCf6MfDRqrp9RUu6wwvFLlqLiK0PzQ7UM1pkc8JJPOJQctgtzFdBy0LASt48j
pB6J98kcw2DD2TLCtLzayUm8dzq7WiyEE0HZGk8/maFlEDUzXgXDv4HZOMNT+o/uH+0BCmnVblM+
tmtOrZ4PnkervJiSeHVRe/CIgVnDn+5KX1/HA+hRP/UNTvRv2uBMWvm0x3HlWv0+DXJVJlZspZUA
n5NFkjmUZPuu7CsLABN0fVWkdzYdeVkZYgqrOJnA1B0Kru6+rwtgKDQ0UgZZOUbJdqF4xgBXrDaB
bqh0P30wF4l0qzzpMAmXAVj/k5TKHvQ2eVlOhGszi1zuzTAWomhjN5uSgqu31jbs8D1VgmlTuXPN
FTbEKklcvG7KN757LkXJC1eH2L8ztF+ecTo0/ybwkLQ/aiP+0YMmXPYAraizhVGuU2WoC/gKrPLC
IH2ILFtaRNXXwu/9yX0PuecgqqPkn5XqiqdyDR35Y1pEcFJVl9KG6TpFja0Ttl39sUu8Ytt3zj6i
lAMDyJ0bgKRp76yk4I8Ay0BmaZcAYnzFdgRSekxnjayqkRIdrGw/Oa7SAZmrU/qrMOoLdNb3DJ9q
61RXv5kk9wsi8gJrerJSo88K5nofHgyH9V29AHUGDujNtv94IZBg9x3J21fLOhhjfMlIJbXyaoWy
o5fRKRx08ciag4AbpX2ZsYdcpcNDR17+FKstlQ/0sYVFEpXHeFMgm1c215vp6z8xlH0vxG6ayQs7
qJtbDB9yRnpxMvp3cvqDRAqkekRzjFwzt7yCNatHvB2ENNig+SBXhUQ/8gDK2OWTKcF6LtIG8JFh
FulyKlMzBhJ+hlPJ2VP0Hajp6UpPyAiP5uxYPt/kQq/wbF3gfAGD+yBy+MJfSWr9khH5hq3tUJKX
AXY2P7fclGLBFUmvIUvvSnmUEd7guDm1wDEIaOrrOOl5KeIwPJUnjVNU53ZzYcQfB9cmJKosGUDp
F5r0RU6pYp4vNAcEEaC3hN3w444zdK+bflWRZjOADGyDjRweM6YTHBPSA6YMRIwV8/584ZcGS+BZ
yL5jhh+626JYl6zUYA5K0oG36naSyxv4ZW96eXSKwufEyOlcvTk7myIUq3MqQkEk0Pnwbmmkg2rc
AoQMpw8XYzv6oJQbjsjSAP2zzRqU6ndA5gydwdnkkpVr/JIbpM+KUM+ihZnEHGOHWE4pkOSwd5nT
f1C6z19/xx62/b/p4qdhS8ZDRUsB5kLO+5EchAGoW6Ydoj9fQocz1wd/UlTtCPsqdwtAlYVn1dHh
GX3qGW0CR44t/oTZbPM6k18eBNZmOXKzXEVrV9G5pop97IzSSN1Iw+hLs9XGTPKdF9v/4whQefa1
BY7dJiTkCYB2ZNC9NElAO86bcIg0dlbCPCYxcoKMQ9IpmG+2jYHplmbC3yGBiSnjTLEJ0eC7tWAt
7qeM+f9Qqvj+wlEx6UbYZkdxc8euyDqhZ30VIOrSonTEu2ytAf3FUMp5tUK7B/TLiXfeFt54Zlaz
b1B/W3irsotTNiUVTI3o/B/dMAUz610Vjf2g0EkkrXSpJJjQVvWRC7aaNKLj0hyRIfkBS2Z0qj8P
9JEv2DFz+KWlGYTT/YoDNMh5t38RSvJvdmo0iCaZXQ8y4tctlrpn5E3e+Jo1Y3c5+7YPxfBKG235
EnVkZRvEB2P8XN52DCikSCtQfZy6TBcg6C1A20FAg1TRq/KYiGDMH5hIf+jyilDKz/IDpZ9b8GuY
4GXLpkWcLnGP6ZgLf0ws0GjoZkeYaQN+uwpiom7pqgpjJUg0rVGcHHR/q/fxgKmBQI2AashnHgvd
cvwPLN2vMiol9xavWS4GtPIqS4C7YnAfYgLcaeZEr7J0c+i+LWHWnn7gChfBH8aI+5AVoBuYBYLo
cm1uz3AN7WCzZfB08SLTAr/3ybnYDV/qNyEKD2F77tyATwUTkqvZ2+s6SbpCIP4xT3Et11CzHx/Y
dwmIE/9PueFwOgxzMDdzMG1MWmKryHOsMfqpAnIZsjC/gCIU866eN+lZsJWDMNwDCkUaUYA/s5jv
5jjbZ8loD749LkPl6LLTD5tX6X7rEn4OHPfejRlDVRqoa4QI3KFgARKldG1aEHQaX8bSseg7Q63G
TT+M219T4uBLW8aRAdGmln8tPCWm40dDOGEGnQETvudInwk7I1ujPx5mWyXJ+2Xy0awBV4pA8/hl
r6amYYwMsXI/CM+NsPhbaondvEC3AdVYHUGlOm7S2X6UsG5ib4uJu6CDJ8jdpHRf1KTs4r6tqDIU
Whmu67aDsLEwh2byjYLOsSf1T0pT2h01SrAghYLSI3ygVHFIb1dJsR25hFLSl/Wwy8lzQtiJZtht
u1mi2KwlSgpMaY+s9aYczJiZpecjhUiwLSCc0lF6gdy97XdklLNM8SR80UH0KkemQpvJW7BYwqki
i5LOZe1VtxQKpylFw1h+BYcaEIUsabAIRv+clmQleHV041s2jDVyN2nJvd3csmXu7LvvnHZcwF+X
VP3GQFCCcdosrTRdTyo/on4D8s9xPkdmlOlKZ13ULtUvY5VUeEeIJ7UMDCfW0B636j9ut76Fkxjy
AuHDZegqsiEOlqE+BszMdnI65051rPtdb5yA2QUk2CHj83pjrDt8icaOhKzDSjs9HWssekSRuaB7
h5QuJZ3cI4zRhOmmizqa8bU9nPacQ+wq67BrsZUcGIGTCJFFnqjCusFMkJIuYHI+dqDgeS1Fjq8A
wV4BRlkYDaMuiJsbin0KjP0sS2NAPfYlgj6kCVu+RCny0MEIO6KirJJg1PCwUVpnmgQ7opl5HVNv
WR0pyEPGA1WGqxPilD2LQxA1fbLKAnp5PAWBWm/nxfv+GprHJc6PAxcZCYjayvzbu2y/0f+wm1Oo
hndM6f/u91Nk29XpC7YeBOg+GSkCaL8chvS2peOTsct9kKhtAyrA7k3/N/ck63m4hOSDLfxh0rOn
x5WKYGyAAeGSlhXLpraJ1bqbp9sNNx2qLdIz5TgnC/+s0LSiFu+GLLflDnH4UNyYPI3mOOxu6TDU
3xuIBPAazBw1KIDLjXTYDt1aq7N74voG/b09Gwvbr3b74u13o5x2q2jEEbI6Hr4k1tIKBXlFdN15
pxYZfTTaM277dl3o2vHEcyupGGLfgdHX2OaFf2lZaYyNwwppACO2g8IB7qu+Zx4wuxGz8/O89rd0
U2bANndEycWJh2cC3jg0O35iMCX879UaEMNvuwRGnSK1cvds6W1XGEyweEzNjatJ8yGsv3oCV6Mi
rdbzWvXVSimE6M4X4hs6VEa61RBr0eK91T90k7ef1cAHGVm96eT1e8pBU+rYrujHXKt5Iljofeaj
ICCeA76/nlSf/1ahs6dYnuPzhD867nB0/eUzceRHJvxJV+cyN0LEkU2/67SIr90dAzDjycwEHlkx
dgkNCHrHv8WVTceH7syhEWDHSE3Dixr76/sA9Po4pjBHUuPD8Y+cbgDMxIz8K1/6AVL8TmUMoci5
9OWweKqJQYqZWY5VY8A7jHfZjUEXtEiya0Euohz+zU0BNK29FG+AwCW8YYRmz8pvh1SQ/bM3Q7iM
FJobOnLpG8juf36BTC6NxnHeDxdtFAdr41t18rHfzV9gt355GDRST9db0T3AWwDD7kwCEbmGM/K9
EvxzkgK3yDkVpLnYN4dj5SrCDHUYvyQ5lbZC/AL9Ukq+v52nS3uCSV2aAbcez55iuZk9neFCBxAV
k7QhKNvsVx67BNy9SFKF4eMmDxbc7P2Eg32XBxgl3e4T2Yy3duVufONB92lSzC+YWRDt2CzWkrud
7X6tWOQKJsbic1lvsX4ZhbLifw9AZAlJ6NGxDr47RPL6b6qbZQmLJrApfI51Sm3lns/Df0ULxPqn
A4+wrlCqheJKXtnmxxA2INArbVIcpRViSgGiGwQUpIymrSLdu4+eLDKAsses1/XMzbKPtJnOkuA+
ihqtUDcvsJt0H0OPIYYassqsJsRpO8DNoYqhgw+8+6nriAPPuGcg2Ckk9l7wUky8P0Te9kOJVAiy
OezYEPRHdI/gtBNy0nbZLGjpJBVEljekXa7VSlZtwnKvpPydt2DTnXlnUvZj0TmyrPBSS5nEeZwY
F8hHPcPUKHwIpk9mqDLDSuFAQDE+znY5y2QDL1KEYGtoeK0T2E9lqtIYcYIi1oFYg7Mxl5N5ij4c
rb3kKenLrnBUzCPXeRwmr/eFSBNS3WMj1pq3L20DjC+gG5OGKECU2VbFS6nxm8gpTkiFTKVz1wF6
Z4cl1uBtKcHlvEm6U0incFs7+xHVka2/WhfO2n7j34oebNwPgCLNTg5uiqVsjUEV/h55euenQMx+
1cFdb2MwG+cisrXSv3YnDHlz/dIuuD1J93ThQtbln+g7NVKzEPq5HLIvu6tBcfTshBhShmliYugJ
Ej4Kf6CEcVt2YD0KxHkIZaPi8/Ttx3jA60eiON0kNTo0ONsArmH0UAWNmjead38B7XKSblD5A5vu
8olflQL4b2GwKayoDHFSLdGja0mmUp5EzVMd0F07EPmz/KGsNCn0Fc0JHQ++qzH6Vs9tg9VlsZN9
WzOCesL/gw4/SSPv1hOBKK1MLRHnvQs3RGH11khGSu9w8tpdHZsXeIUvPcNFsZtdccBZmoHgsdmB
t8zZGl41itzmXcLsnTN9/IOHZ+sU40NHQgdvnsdhmpq3VKULaO8t3h4JUnFb9oZYUyyRRXmT4gV2
bHX/dP8JwPJCcY0fVcC1uWO8u2Yg6n2lPccTUYqoh3Dy4ejf+fhf0BY9rtmmNdW/9wmB7Lf77DrQ
FWAjgFQtS6lvl0ErpCQZRYf5wGsOOYXnJKfsbTQtSN0ujkPVYVfsDdk3vxbm7d5XVULU1qG0rwKg
/DZkVTuf7Yu6PtqJRIFKgdD8CxzBw9YeNl/Zf/bpoqdAVFBGiOCkDEnXHo+10/sgWQ3MhPAzoMLX
YDId72BNY4ntEm02iW7il0N9zCdNl3HWmQaxkbqTl1fCmOKMoJY4Eom7QQXCbAZYu6lwB9X2ADJt
TOZee1lbv6QeoNz6cTYIab6oM9ba6kvBg6L10BC3tHPyP9hTwZmVy0vU8uECR9Y/1K9m2+IXNmDP
HdSMexSFybH1eUtx7y8k5Bp9wXialdUFxJ8+44/Cbk1l0R6yrrDxvz/98M+LA9D6PmE/W0/jHYsd
ef/842PZoTxOjLaZzuhD6Er9PBBG2l0wMG8t8n7Su8EVKjm30/17qNIJcbpNMakX2I2DA46BoZfo
IIULvdSd2pC91oWx4aa7Vx/RZEXDTjJXYWQbXYSl3mPmeuTpRggY1eEOIhip08XuA+udgMD6WWbH
host4+ebZa9Fl9mOxZmpV12hm0scqSMKGskHLTe8QPWGk+mp2FDtWOHLAB847PtGF1Ii1vrXnkh4
r/Cy/2677jRyp+Ax1DuqUdT99l/yUbNwUN6OQ1bXwjnikTFnMxGXQy2IGGD0IZvM06/vRQxKjTQY
+XwdbClOGlLzQliGaQEzlRHnOO8uAVvrXkEkGofBLv8wPSgnbpApdx48ECZAudqUWjVNuTMroZtV
75vwvlANlG2mkZ/rVp3YUuvTo4AV3uCDJXQuLY/eWhcB6Rm0erXbyBIqRnwOUWlqL2U2wSsKPLVv
whFmbVLqn+WC2walE7LsFO6vz7rZF6Xp8R1xKGL5OfOHeBknRUceC3Y4a4FhxhO9/y0drExjH30a
lkl9iIdh7tF5KkRH2D7NTIf/g0AzD6uAw5C+ciEGg55xbW4YyA0KpfkHUpS+/UtCjgNbLffbf3u+
aj3w0O46bNNDDz7TnG3isGNER5FSb8TCt1cnzTPCJXi53d4VdzNQ6fEU8zoKtduZDjvUGhksBSyt
YNbMdsDRJkau0n0LWSTT9gZrVZ34lvhygKjC46ys/EBKXwkwM58QkmFvk4WU+BZx2UDebS/JRUna
/w4qSOT6hOC4BylewfoGsxjOaQeedp19Gt3qv3dGUvZ5XKbk7N1mVF7Qxbjj0kyMzjBmXuUgMRVL
7pp4qBBvmiGNa/QA0YiPt6rUlNpn0WykvCmaod9AEilsH8lmo0YQe1trANnunWw2iIWqRbSCwp3C
XryUJqyQYdZEugzUomE8aGfDtR9UMqxqlsaRfs5NrJ7e6HQgL6/a6SDwmYCCq1hrv+Wlo+kVmEG3
3R8gV8gO40Ulgx85pkVa6tlcS47rS9uaIfzL77L4ybFDYhv85u41UaBrUyq8+xLfp5WLlMbuQJej
PTwFONw4JbPvFr5mIx0OBoH3hXSfeupS4nsI8Bs/J8EQqyZ96FFYHNTHsho1IT3q10eT11CBvGu9
EdEbX8qQLI6vyaitglwVQKThx24ZsEd5KQQC7kN0EX7deI+sJLvqJAvkMeCDk6XwZutewhPBTl9Y
vSLdwXiEIs1be15nBGKDbxxGSB14CqoKqQLWfuLfDIpI+3cKrdEZsQZHcHnGMokMfDHBKpJAATDH
lWfBlIQLQxkbtsbwXJL/Knsw5Qzdi/J5Pov5fuIdIYsVPazXuuwA7Rh2eQdEmatotA2jckGd+g/w
0GdAGum/4IvSu+8TVUvW6p02FMPktu9tYJ7aynaan1ONpfi2MntdC6FRbGJO6smEKCgJeY72iVlT
Fe5JiTSU9i19soTfgGWRtbSLsH4wU+WxgHVExE4fOHoZJQjGfWQQ4jYP+tA1zhB5GXaIjf2VsSA0
kaxGjmrO3gS303a3x+RHWQnbvRNLeWA+ei/wUKv3tSMSGbakXblEliMH+QPw/33szejesBrx75Mv
jUxOSL2HrUaWY4gqQdrc4hAXllEcjOO3pNCvonnD5pp5iqOgHQIcDcbzZrQaTAFO4HfKGH4pPpNN
pedv/kGGOggrbvtVwWncu17RvMPD65ztAem+9LOjAS1XnsDZLNBYpqUieVg0wbXVe/1kNovw2PLO
bWfoi2ZQJECl0etqHQy0fctiaPjDp0iqcxZyq1RY6JzLlHjCu3nEETCguSsSUb2pkp2md75nJqOH
TmXP/1BDgz+yXVdtecdd1whQ6Cuz+SbLkwvj211rzljSMZBYu/2GQo4Myz1qaT9xLqOsmHDM6nKE
SB5k6wVpdejIffVuRsZ7IIUH57I02rEMZsWq/OaH2gQXMjjIsAJxiL1WfDyOIJ3oQn7ezZzCyPCf
jS8Zre0BhQSCxSt1UkC+UrdtNF4JZqOXZZob8YsrdVkfJgSloJaKcRBc4+SFzOUCl9BSJ42KEy4k
7oHCU1I4L0FvMS+i+AzTHre9lLvzRc0zxJRUKutyng/1hfUvw7H76stm6PySuNT2KHgUi4Azjxkb
LmWs4P7UlpIbhsrwmQ4XtaKlH5xZSwOyh1+in/DgXRFzWGJqwUSgmBYDGVfQtJ45SSjVq1sXphgp
E/r9vBD9eSawTSOvp3DdY+m7jfqvVCco+ofwt02UIMN1qXjNqFrrASQ0i3t5JMwlfDLDUOpg2jBO
Vd+k4RUTuvAOYIa+K0fIO5Hyw/xmSqzQdWn/9Knp/IeSFT+NrFE8zSKl6W3WhARDfWWBg9r++5/Y
gxqkCAsUWnyWDL+3ngjJ5WqhGc2tu3DCD0oyHKT1av60lUbGGAMXjSf2YhzQtlYj3+xoIsKDn6iM
eVP4b2HDl3Nt0WSgKIXIWpykkJXgxEBP5g21i50tFcTAKmnnCn824JZ6O7IPm4vzYobFLtqOFX4L
76VzdVR5j9RWqCUsEJ0JwN2MZK93HNBx6sg0a+Etl/3HdxvF3GPfQooRghFRVIM4Bquhsbaqh3aX
9sbdXVcABh+IRU7C751600hK3ML0m2w04pS8KsdQtqt1WtfQACWlvX8m+VDo2w02N9ojx2Tjw/5B
G0V7YngJzQfUcy4J9mmygJRkcN6AOMMKt/9Wwc5n9LvfLE9KnVyI7/Z91ZK3HvpBmIFibpyqvev9
+FXMqS+ha3HcDpv1ojqkC7YkYcPV7RUkQO6wr7vg7NYpYyamxlWWevPW1eO9hERB9ICfgM15Msmw
27E8eUBi22d3K7ICBVm7K7tDqbZ8P0GvjENqeYynQGiPFy8ss1JaMjrHtbn4oc039SNn03C5ch+Y
uXKZ+Wjku+0NLhgHVnmcnHox8N3vr3kH0qXCmSq65CoBki2OXISIUd381dOnd9NOkjYQC+R03XBl
1kOUwAm5jIK6PPzhFWSJu4VUphXNzVqz56X1Zrd7Cex58KYGE1qB1IpcZhTlu9UgEXBHtwNfIJHN
JZoKAlPxWL7GO/+PMEI/DD903g1R/0KKxlhbTJoGYWmQZ9Mm46g27E4bSnVz+xSXkvHlS3eyJjYT
MbcxPXqS4XTuo3CILUnQw651G5BUuNB/07TUafDAOmkmXdjLMsUXNt94nfzV0xVhhaUxv7idja+w
LLJtcgVYZ74aCAChXZFKk/cE3GtJlxK5yRRkTqjLfXqgVJkITnzsCyAClzQE8PETX48OUB0BMkPY
/RvYb5IoZmPk4b5IjOdHZzJ52dmNnDMXhgCXg6mxr2g1dGEy6vU4U4o3TpUxNTWZ4yyzJgLoTbs6
+6h5lWh5tkL5gm0PiPzT1WuAfZY5UP46Co/ogzTBzDQoQIlR/fPRtfU4Lk0cionYgyO7v34wg60S
tnWohwsMuzPGqOte4iinzCrtmb8vVR2uEflUu+WITXBUi1yO9rZU7Kv88PEDSNfqWtTaVrJ9vOd3
MVOE6bOHg0AO4bhhPKfn15nobWKD6nulcXRgM6sGxJDKPzFz89IL8s0HSnLUmx7wAk3xFXNlZOsO
Ij6IQ454v7tBtZPeiJ98FFfypwgmHsb4obNahC+t1Z84Ko6hvkHffmVeWWnRElYSWKx5XiB32f9d
0WA/Jq4IalYRcDdqBvkZ9gZebijiNkMLl4brEtDxTj9fIE1UkoiqXYoS6EtGnHaAf2pTHKKfLJJq
w6yrRrQVewvJT1nvikcaRO/CJHO3r+JXgtjcNXuJsqXzK+MaNKmoSXY9ga0f1CS13FW0rKrhcYwo
1RNjMOjs+V6X+uvWYP02d1DysegchyCtsWLs7UsV1kTQd3IG+Dkk5XT53h+SoC9iYkpXVTLQ54Sr
fmDksn3Ej6Q8nA4jlMn5T9jwor5KLWP85AXIOy/jDqCQfm5LgaWy9fja0dphWMxXI6euEozXrU5p
NvrlKSVR8GqioURgSPeSwQ5X/WPXt1uA7mNQIFXktJ4zcQLM4FjkEPhE1ra6si6Q5lWLrh698MXK
HIhE+VRSbyKSOWAMg/02WYOFrJuZiN+2fsEJZLqdLtncUbiSPQOaXkj1fJoxRu3c8oGxUY20TRTL
afXGLuItBK0+ka8q3Ql+gFGI9HXwOvyYPu82HxLZfBqhW4Xhft68FGwP6FSSQv2XPt4azeevQZht
du5+ftp1wxDkOZpqDIEaozEgFIVh1XXL5rmDRr9VWc40TIFdgacQftdbEwA9xxxB2ks97GejalpK
BNb/rH0qLhHIiez13HQbVs8hFpZx0+ohCFEwjjBpt8Ird+fy3h6jbmnZiQs41OW6OGiVrtbz+1n2
ejR0F1ZYvDGkMJL7b1m3Fv8KwxDyaPpvSIWFfHMkN4SxNLo4ZvfglCnxdcOhoRb1FLDwOmjxgd5i
ylPUSerH7lS4jhtmeLd7T4m7c3uW4SYwLTPWKbYYewVO0gzBIGdDALP0rCbelwA5+65hYixSBpuh
GRPLg8ojo6J0P711Ap58iOI5HtRe6kLwXLaU2Q8f7qLJ3hlU5tanAWaPNBNdFNespFrLHWjoBppd
qLliaFaSSv55Ky5/9QvF1wpDvgK/8jZKI+BKZHgivdz2QomFLK2NORJwc9HqZDqkAVfbd6h6+NjJ
qN+jA3w7qNvqdu12kwHYqcH8KVMwh7g4I8LqPYzmblA5PjdThQuFp2Bhc2nCYpu4iohvmuh4Lvd3
/2k659sNB22zpWlH8Fa9BZHPGi9FquaofVt/aamlE67VBvCDh25LKAp4TEK1er6rGqGAhitMjraD
oE8LB5on1C9XonzFzJZe22P3z/ZnX68J9HzPXL7AHlVEA1fawRKtSrQ0F0/Ha75VFduWprbwVTzN
fmep8FE7g4lUh0RVtcoMtAt1Tg+n/Fd0gl5XHaRFXLUZfs6QDSyiL7U0bE1/0MxUoOBoQVfma6MX
vHsKUPmzEW1cbYlvt9r183SdFc7t0z0EECJPNDa/tsH88FygsVTBpFmF6E/JbUUDElAXvjCV2B7U
AmVraW4B8RMR+MsIML+gIJZ0pL0zlX+ybCjaEDByiZoy0iI4QonElyMrpkYMLpV5oCVXjrhwtqsI
/Omrhp7svDLwLdp+f392ltu4/LhlBebyuNs3KrM+EiJ0cdZvpXGMyuOV9Vj/R62PzRiqDh7X1G4G
c3qQEdDIYYevF9w4F42/eQZ/5tZiPHJGz9FGKVGBBD5MrGohW05pvcQPFqAD8Kb8QCWdhcRCK1VG
EfHcDgdiKjYIxyELc8TesIdpgKN54P82wTbv2XqA+w2fW59zwKkhlUqOms805q2Zs813ZmxlRKom
Y34MdndmA2gPnO+XUMyCohDT6IIeon6wzdXaSsOkhoCtsmexOPPJc07dskjtyFz32MFCG60TCD7N
Fd7Zy+AZgtMYSDMoskTm/ePsYXK6p5FoF/wgbm/kc3dMVGRGnLHLafBVo4QcB008yQfpd6sCelWY
q8Se37t6Lu+/84xjN8z0zqczLWhzqJccUAE51M6/vZid5dXi4oXNxRZNxRolaiOWMvvO48Esb449
sMo2/95o7m3V6bXdBiWdq2EuAevw9+0Tr/weIWCxQ1Mx5iFUy2AXuZCmRjyg++OobtqK6RmKaIsF
8g2APsl517VZvyy4cXc7rZMq8nfXqwSiu+ouUkTeRTWXxEuN8CO9oZLB44rHb53G/Q1Fah/MC/X5
fwvmzC/rIrcBc4TYZ1tPjCcRYJ8vztsyk2y43cYG5kQ3iZtr64Xf4p0dqWek6N2R66OHGe2ClsTX
n+CNj3XV8y7OPOHAX52x71W/4yXZWu3q4YSKtHI+nqSvsSLxfTp0Dt+ZtLK8b0K2Y+ws5nTYN3Fj
vv0gbYG27Q8Y9NHyM0AFRxN9J8h9az30SiGh8qjBb6B8G89Ery19eG/LixtMSdENJpq+0I2+WaZV
WXXQsMA5MoFHDXjRQDO4DsP2BeHPRsEQnV69nA0AvyIcwC69U2Xo07uuqETh1HjVg4yc5ffTuXsQ
kP8AXN3L8ccsQkxyDrl9Q7GbNEqE4r2D+I/7HgdqJl4W/dAD2/lr3ENZze7f1id+GgopajyL8dcB
HRBWp3VXapBgpmBeAmJyMVzrLwzlAF/XmuLylTypUIGnUpR9lV+ePfD8RTgBFVqAmGzPRMdbvjw/
azMSR1+CyaKO49TwHboty7GX8xNc8pvm3HtqEDRpTM4DLdKjbtaSrr7n1YJNo04ahgAcOg+MvMHv
RTKvzYAMeRAp1jPmQbaf/ByfDCTSSDmbHq26BHzobFgJeFLyI9XdTYdFohmh2SxfUTLgwPB6OvPv
qbdbhyiEMI1Y+4yhsypdirDSBxKY9rjgNVjalNThptMH8v8ls8sp/tNGFuXjLqdpUWQvs3+wX4kR
xMJ+LB04REqR63abBZfE4wcaMQ11Qa+quEOMnZvDjSVYtszhS3/c5jRt+RHecrlYwg0AYLOEq1ih
LkctnsNlBMyPVVNQt+InwHB+hX5VDzD8FjulhCZieRJ8Q9x/JPBChWEWSOp40qQZYilot0h35VVp
stXzhgNbwFBuzMtngj/mLd/gVIHSopuLw6gR+cE0YU3GEMoyYYQ8szCm2OVcooWMKJlu2dSNiaq3
pjBACOBRP3XVLCfgoIeccNDTihqeQ6914TS1/ZQrFa2Uy/LTu19juIxeX/uYLufrzAaO5ASwNZ7w
UsUbC6eRnVy9rT2zfSOttcOSq8cCOHZz7N/+GhgxDaYKcXZat/jlPfULX7X+64IBmdtOoYBbOjvC
MB+WGbjhxaQifb1mYaIl05I7qdcuwPn7It/9BeCbCKJ3cpaDgVjuAOBZuzkKGF8xpF9+R7pL2QoF
r7TVVXHGtCMq9HKS3Xj0dwcfczJ4qX7LIPXtgMmBP6aRNvTb1tf8QQaj22awo8wI1Z1Byzjq5nxn
nlkcZZFu5KYuSkYg6nUOgsd9cH+UEnjofQ0XaSU+hDpcu9d8nHIXlOD8xx8DJykwz5VsJJ2bv083
kFLcTuHUD2fxqXOBKaU/o4HclGsdQ+KkrZbO40CVKNCG/WuSsFQNSzokqZ7yM2J1YlP9qQg1zPaU
Krm7mr8jfAkucs4ToKN1sMNA+7o1VppXLM+bl3ZekSCvYdu23TG19STO5/AoA30PWnvSVtz5vn0A
AIXhDz2gfEOPzbMUTNGl2ChembkrQM9/aLokEchsR+WkO5uIfJZ608NlW4WsgwGkpX88D7pHaIxB
38Fk+ZD4Cwd6Ux6MKo+rJtFNvcj4k4bVTvv+ceMPBkT1KGvEE5eoHO0y3WAt6DO5K5hCnea3raVZ
qe39S+KH9U341D5MQXfZmRxet9kKlBYApgca2M3bmzVE0rVYvscb51CxpDmODqYdBZzNDUtXnM5t
huHCjkJezapENJRX7w9oySmAzVdX4phbeRKWaKVUDNY0WjLwKyEbUiuKk4eAjlm90NoLsjmWOEDk
9s1mDUlg1vqSgPrkGNvIyug4gUdNIYILzHIMtCg7TpKcgBwVZAeLY+MrxhPytcGmlR0r7v1gZDBb
EFarlbxjPU+VlYlrlKVYT7DFx9u9tu5uFY+IQ2isdqwn4XhtLvdTH68gg6xh1OjGWGBe5+2cartb
eg64ZFYG5J5/tsxaPSngAo7Y5bKS20pAdOPjtIxcwd2CsX+IprekUmJ67FFPXD64YlzeZl9Osw6e
DRekv3E1O+jFsNU0c7bMhi8E9edD8MfN//feoI7WPDI+VWKNDZW8JmiZC2CzdLdC3bJXvOby/7fj
nS76rSHHnaHyEHieKZOef66ez2pUn2do9uvBCR6d7XuFfsuyimR+Klf+aVwbwfTBvB60Mz680VMa
kE8WDe96ATJ2DQEDAV+dmM+8a0jkVawfB88lJTt9ERD2CpbvxvAbQzMK+7zNkhQarWRle+pNfqlW
t7WJ6OPpyFENmPAT5+HNRYbnrNn83XI3HufLo3vZXuMMC7kzT2mm3z2jvMf7Io/5ds+iNfKtDpFF
i5txjwgGQ//a8KBbFqdTIyBnDZ0bWMRtUf1KDNeW+q8/LGwdpr2ZwHp0PMClBmIVJiOQrB/Fk2YJ
C3RmN40G2K/IiMQ8lO9gxnZsqg26uMc3+8tRt9Tp8zFC/afxAWy5PQ0BBO9xcs10lUclHRfUQw0y
4tGHFGKd3BqoMXsWiH3xlGEARmOPgPkj+g4lYtGkhQo8bNn6v98Py1ZbFy8zCCW6PGWMwTdOi9Xg
pC7wNLlWJhTBGYkF5S5xBRhQQ01hcyCzrAoOMkrRF2eCMOQ4eIUVyDp2HbBV0V1fnABX+LP746lL
u7Xjh+VQ1z2D/felWLzP2O84mfBx2rJhRmwz+OtPyCJ+z8pWZBxTNw86ogRPgpFKsqy2Z/DdwN7r
4z3E+1b+NF4nXmaqO5dMWjgXSjwF+5efoXAwJLUpR3W1bRUEVcjk/sPdXl0YSHtGNUTHQqrx2SNN
D2TvrWkYxlG2bWukT7eFjDyoyImTS98eZUSZt0dlfyMoZT3dh7jgMNwmx+cYFUcWdGZP0Ign71wL
Yka8eg9D/th38zfFMejv5cGQ9+KK6kqCD+qGcEBnuoixPyyQPjWaZoVgvmAJkofufGY4s/22pXvP
F/M3psXSFQhSbp5dZ19BD7gOWD9fYdIIXFAZB/qxmwaHnasNkyjAP5sirXGMs2GjLc9Z+a7GgSKN
AAQ++6K0zrhuaK9krHnxY5X0BqQWFdoQZIrpu1m+T0qnY+diKOtI00nfxvDeB8KnyRjhEjbpYeN8
YG5E4psdZijIZwLRT7ImRsPxDrqftudtTKbAzaBAk+Iibc6ZGEwfMQARDjy35uCfT4UxKdKqBuyQ
1Kx7Ncahclhsb6eUEhflVnd2WqqLJ1KjvBzcs1xWqTa/SnKrp9SJ2HmSEKQj3bBGbyZQ6wNvdudS
LBKCIJ6WSR3VClUFofU7wQwD+hmeCBA5Dz4fRfaTZjqfZKYx4vywKt4bVlXDsXIM8rV1MkdGNPzE
7Mqz5HeJPbh4hLesX5FoTqH6wTMhvaQFwP5n/OKgb0Htu2LrS/peJI45kbHrYkaC28MVPoyuAxhK
c4GaXjFaEhdgonfxO0QFCXjPlu+mGlrFm8orB1KsTlQZgsPRbZX2Dq+wh4HbJP0UuJvme170evU6
urv41AcDEyH5p2/s4svTJa1J5R7tNNaJBUE3iCBjM/401n63RDk5kHocSxLKUL6e5Ucn0FVqszcO
KhLORGg1/HFtsj8vZKm16A455AzFUdl0VSRx/bqvkIIyI/T2c9qJU2XrT6HVFyF0nDA+eGrN4iBV
ZhK1DdgdVlqj/jPw20KjDDWHHDxC4Hd+IHWE0FnYqR98ur8UCuRSkNBbiF/XJ6nCd+oNqEY/aW56
ME3hw1vMpE65LolshBr4hvmV9oKdVCTif7wns73I21sbunI0alP4upDE43sHABSrzJu3oaq1wzej
SdI12mYleiHJuXvJ3pqlehNjdd94t5S5NO8xk0Zp2qxNDwmvyqwtos44jHtu4TGADIzJfP8MLp4r
fxUDTE8JLCzUygV/kv/HWZ+0C1zPUCo243nlfpU7hxZsd6jc0Z5urknoYuUmrTPdCuPyrM8Bffpx
BhHlq6YRL6f2wmpxk+zxYH9GuYvZu0SZwxIdB6rZ8av5NB0d9LRXVqrVujIJukp4fGkX0++SDdw0
gAisUAzNs8b4KrFZ6PtGuj+N6S75yKlpCM0NiQuefXKj2p8wFulRb1nDchp1NUSSf46nFKiVkorn
d2eiSEvL3WQqWZwwE9fZQhMNMZwPLduv9Ni8sJ4p90/ydzMRNRJ7jO1w2mTAHvs5ujGAMMNJ8YT2
tkEy7lPwzrWm9fR/3Chd3qE/Wyv2ItTtN/v50eh2l8LOeVZ0qdDYNnSjUyqPluWt+YeyERdY1Cdm
1Y/XIEUfscIgVWpL77KF9DfpXPg04zIXHCZkicW1ovJk6iZ+VjMHtD4Iefh9HMzz5r913FGoPkIx
DudOljl3zd+iem/NfUsd1fch/VDZKeq0uk/fdKjtWsBtx2WdRV6xahpPMTjou/NCi/hMxqasA6lB
hj5tEFp6A8l+NOFILY3AxU2jT6tD40AlO9it9ClPbXAbksnIFjlfHzIREzditDV8LYnKd0E2GVG0
5e//T6k28l+/G4kAy5VpeGAb4VfwE/8hKDRXbGZgmXTdznl23ORjjfJlVy8MglKJz39Zd8HYb9zh
Z+V/PRqsorE7/pwxnuSjAV5ZYgumccDlZOV6aRtXHEmpVwkD6BqmfrT6i+nOAySoav1jG8cpai+/
SqpyuAWsW+yNi6j52kA2M9x02t7flTHcj+w0plwYsX5nFehsRFVau7rMmC6ArkC3PsxN0revLBdq
V7CmysbQ6zf/0I8NI4PuQwFcTG2XFisbnRngtzeZfCE17qOOHmJUB5lY6D6GvoTqF+oSx4thGWyb
v8tNM7V8lZAm/nLEXC0C0wF1/H7tmAtzxvFPBMm0ltK8Ym8/8r6qCpMn0bXTiVbYJg94ykBs+hYg
6pFFVMtwFCFxLxSi3Kyt1EBtGJqAyDmyAfVwAiY4kUwL1spAhtrln0N0/zM/YaLSnBNf38vZ4VF/
JCsbvztj/GASX71THTcqU7SGDPPo/RGY5tPcvwa+x7SgBARKVNjvc38Jq43Ykm9OjZ9tVmuMJr2A
RJg4Ayrulij/dBnBHUt6lcjZlNm8P5qiLo5IKPDYCVgdSRj4pF0B+8X1u5cAiKifz9UU1/z4O36Z
s4yWFCvooa5m84PFvb226ek0pa51hH1PG3rIea7PtlVaKbcB8HedDoisTuKBCDXtn8+sHbLpSSvm
MwkESu2nXovh6a2u1FXnLjMaTd5JMjbRjp43T0eMODK9wHGsOgaVXK7roTvT2WJyO34T/yxzkbpm
x9A7TAldCBwI0JEnoh6QA4xzm7maCV5k6rAzwAz2TffXpyuC+3gJfOl/suLPx0JhImhBudodKw1w
nG2ASwkU+o5qstWwwZDMX/F0PQBewVA9qMsJf+rujjFwLXswjXBW+ffrkcym+Oc9cQeFF2+6q4uL
PwftgOFLeuSHNmbO8qHUKUhT423D+ZCBNV9m3YYop8oMN2KsND7YcbJxDd2PmdDPtMASARSNv0yy
anR8noBGcgqY+0aRFmu1VBdahMQ+srrtIbCQZ3wOmB21H69vxJZzJ5NMP6OPgfv5cfq717CRQ226
YYAXKFF4VbilrEmVqbuSmH9r/zRV4SbQLNcQJ4G4RaIMFHnzUZnQpF11Xvldi+Sx6f5ObRYiQgmk
IXo5QDLgIro1ZXBy9YXCCF9ciYWmafuYAikPPjZb03jysDKxxi14I77ty2Nudlhn9aqqeKQaCaB9
SoqDWngNcdZILmIQueY7UQl65E4kkjcvZstDzz72GzdorL8hooGpdl1aSIiYBV70r2HedsxZmb3t
fztCphT/7kLFOSoNQa0cCfgcKOfGGs6SK84nCSfP32i1BP8hWXenIFyeWBB0+LMtzd0tAtfqoKlY
u2ufXniGRIF36mENH6SkB15QEW4ZZJX1h2dcH7WdSuoa2FUXccbQHtcC8z+qb8KeL4aLe75Fh5ZI
X0lVamk4HpuoniyOAfh23pJjQOMQ5FCmA8m0l7CkYp4qgHj85D+jjQyKmdMGMdcmLR1h9nYpenVl
6c7kcLx9CaijDdFrGtB9gfgtPNfCtm+2o7gwXmaZUtiCubhVjc//rf1VYzRrF0whsPhiFvnStT9G
r5WhIcjQizrpsnRp6YM49Pa9A1Ea8iCwOFSmSY7OFmrz7fQfBGzWr6lLH5JF6HptsXNjrV/nf/DR
eWR5r8L9qJ0CBkUGbYhOb4Ndf0OM78pRN/xsQHeXj6nNu05n8P49QmmSHz0UgAW1CBSZigPvmQiI
KA3lK4xue8xOyws/PWaMQjQqLbV/b4rWZpak+PKkaxz2okm8uorxFHrVdzIUPIyvA1P4uzfVawd5
Ey0Y+W4MmVBUX7799m1wUt+cUpY9RUWEYhu304KNrjZQrZzAn8gWn3NdLzB9YRDNCYZ1nhkhLZtA
A63mn9Pp9zxu2cx2QaNv1MDfGFlYekaPJWrAa/xUIeBJPuDjvlZSyjOLQq9wIf0Cm2eWre+/7H0h
mZ+LHuBecnlccd51Fn/mD5qxu7nPtUGEWHWf7OAzrI1vp3/6cevz5fiFerHHHiWJgoZPOi2gaCQJ
/RxYQRP5DKLAs/x8gnY1NoLF+Xo1b6CClB0ECRGyWnD1MgEMC14xL45+BOY92F+Vs1qvt5ZDX2Qu
jYp937SrzCxZ8JqhAEVL+0beVG6fp3uzp+WCOjO1lR/bjMSv2c4lFj9c/E9elLePd0eF+DSVOKwx
NJ+kEcAwo0yIY7uLjypdxBN7xWuJO5hxKy7A6LTKZa8zj24LU+qobAX6SKy4U89YPrCz6Fh4r9Ge
1IFniaMmlQS6YEk9jL9O4oRuNaN4FLUhbpAaTSXnKwKxYECb/U/Xc0dT5hb+UhLfftz7qlju/wWF
HH2bWeKEaCLUnnMgBKT1Re+LvoNkjt5Ltfsc3fGTPjQXp1fpbo2UNXL4atzG0K1n4/urQ/4eFwgk
MF7+AagJxBLBMPXnwJviscJIq41JL0DrOGV4BtSZWeLXN01ceOLjPSkq7c+B7UMEWZZWRUTGKpjW
HtgpmWtSfyiLP7ySqszpVckm3voe/WpvYw+sAEVo1EZsvovzQ+0qwbNuJoXkjAHKssocWi2nymAE
M9HCN1ifrsSpWou+gmrdtkVbLuTN9gdILwuWPqzPFoDfmj8jvV3ErMwY+6fJZbw5ZbcDPRjhWial
gAMQVrbL5jckESIk1FxDP1m31eJ9yW15AC1cZHjN39JfhyXnTmxBi77mQGSp1cgp4B02DYk1rjSJ
6O3T2FEIwsKOjmgw5z0mNWRuOpD1NxB3Z2wEZK6xQYEI0nJt/dhWs1hMwZfiRbd+77RehoN8STpL
jrDMc7PwH7zLCy5Y4MaPadCwCIQxDAnu1m/YHX2FI5ZP9jjJOAQtyHQc2RV2AvwA0hsXHFHryQ+8
R8Q3Nzu/Ls3Pvnd5ThgXysPGrKmItUIhDldQVAFwkuwkcZHxAMzmFUBRCBGAbiqyS5s72mrGIrBT
qF32v1UbUhL+Udt2KLqf0o86vMLu5SDiMkixCZvaHfGclwmlJa2SjDgpRxoqMD79F2rh78ih+kGF
jsFKsUBp1b7K10HibVsRLhJYu5HRqP7/6wzfytVxS/mTgYsiZITpeKoAzzWfZ0UhSUPuaXitrAUu
fAy7tW+CLUJkXgpDhV04NEO/TvJirZfV37zjgmcMxVGb1irM9w4gNENVXaZJPCsIxVIVqa+aObhM
JgJZy87YIhN0eetyVs4sWfhjydOWOI3vw0viRxTTORfFjKYVgIcKbySRpVPEHpRmyY4c1cnmo4rc
88gq6LTYzZGx1PrCBienhwQ2kizy7UFDROKVwJ60VEVRO8155guB1wMdClx94j3fhV27pi0VMZc/
3UIyQlQMUYV4Sj6COWbUF9TtK6vmMNa5ozMe0EUvGzPP9so8MlgWeXdhsgHvmvERr0WkRJ3/9k8q
9GOxghGPtxSpL0ckbD5pVvYo4qyBlTbOFIYzcaR7pM31Q0oMlPwIwz+ja3vH/XeyCBzNLurn2B04
LSnLKbSy3IXgsh5nmnsGbu+d6H7ueMiMyhwk+mMXKk121Qb1Mg8RKgyV2I+Lp/yfUAZzMqpXkKyU
pPScKZudUuUmesEbHQspcVQiK4FAA8Mgr7pDAoz0H9wH7diQPS0iwxHMgP4PzrPvX0bC0RRolI3Z
dBWc54xYeMlqFrkU2+uFyV6xNLIkn+CD0edQtnath02XpChK/Zyo0tW6Kchvbm0QavwzHuGfBals
6JagvXbLrNKUf3TVeCt728z3VTy6P/2Yy4vi+SaLgPosNc9HSYkcJRJDr49hXYFqrgms43NTX7u6
210ffHkyLESYaqj1TivZvkRsu40L/OB0hhQhsxol7uaoC+Gm7FlcjvmqM3dJ0m460WQRJ0iuux25
tpdgSQ3NRuLyzMQgkbs7QnyioimbY9dmu49d2OUWqyz6vSG+/aYCqAjjzrk+iY/so6Hd+KPU8kEK
UDtsmuNCwJN6KI0YyKWxBmcGiq+AMOiKaNOWJ42JCCJcpxmrq/YHtR1xVu8uXdiP4zPC9jhssX8d
84FolkDs/AhZtvS0BW/XSnNWRw5KN9+z37vQ3rIN7aBnWIip8IGIypGqUTClFWx1GozmTN2YW/ca
6zhG6EpYuSgRInItJMcsy5P74lfJCn0vTm/sKXPN5PVBonwwjqH/sUKpuPM53CsoEtUG03qNomGS
+n9GW0uLH9h/sllfk4tbcgjoYzA23ITLyHZDfb46pWWfShD+IEyHIKqiTEHfOR2+ob+LG9gj2d0I
4JuKUs97DnLh93zEv7Rrmt42a4YpfGpGIEKOd4lVrOweZBHY2x3Q6S0XkcDXWU+i2IeoXBRb0w/w
oOfdryCkPGDvDVRKz4HhI3zQtIAujqIY3ujZBfCtTCzhoNQwD47Tn4Q/vw3inDmUjPd8iDqGRYGD
0noB4eGMDOhW23/iAgqAvTI5SrRIbNZKgBfbMot5L0P6V7QWOTtxEE9zncamDmrWBNOvTZxn32pF
gLOheoh6o5z/Md4i4zTCsFotDW2G8eYlUWJulDplwr+XFBpC7926nvNzjcRrlfQ1mMjWKbzfcCii
g19cPIXPet44U83Wcl/p5RCVkykRyZ/M7GaFXYukt3vQtUub7jFADGWStXBGurPzTd8FuR6ToREM
k1NqB3fba7wGr+yDAIbxBh3nzbKktlwx2IRSa8jWuErU9Tis4tb7TqMSxkQ/nWh77mPEbcmccii2
JSFGfdDKXlbSnp4Jxf0aCbk2Eg02SmDOgGy1RPyDdBnXUTTeBTYyWfn9m1x7my4WkOUjeamDuiMH
kDlPMJppEMTWyl+APVsMadQrINDga2ORBDbfo3PIGE9/Rj9QUUlQXKr5M6BUv6dB1qrhXb1yKt6G
pS6jZj2mnskXU6tqTy42xS8BkZhAEfXIWA/XkmvG/cKhVU29J/5aHlTkFq665fYwyQJCEtHBl59T
6trTrUBmWLKtORdslNUKIgd66hAgO4t5x/9TxXhm7c3ZgCF8lGDMcRBJuF8jEHm5VxJl3luqPozt
BtsXKRl762WdQdjCveCwwAsOXMgbzPlX5qAVLLJud8Oqe1aEseTS/6XCsPlWLr7DFp0Jdo+8McED
N9YxeE9n7D4Pk9UVmucf2Ccq1nP25GI20UNLZmrf37H82Hq6jPDdxUDH75E+py6PmDUijhWGVMFj
+YPRYdg0gi66UT/QIjLrDF7F1vkQg8l2P1l6R0DYq3cqfSMa8zeh13gzxOzLZz8jzXn1OCSaqX4f
e+IEwlQ9QujsZBMdk1cB+GhDZJ/wQH9dgFCUqYfDy0gdKxDsUQnf3sPbOgNAMQDCYYut1OOlK86K
7GB5kf8BE/iOcuSf8svMNdxSw9p0eFtm2JQQOBTZGU0+ygKwxu94fZGt5al3oENmD+vIb5QJhVpP
IpSAJRHZQXm7983aOJFqmNv3U+7meI9Hj+MBaOeUcRxcKO3JCAHU9d2MEA6xGhh9lpONSTkKdNVY
gnAE6RL9Z3xitnnNp51/41wcole2ogLxNDxXWEr9DQg6OEPEC+fmfdJRhshHI26eb/+/vUGt8H4B
Je5UumC22VLZOEoUzz+HCuvuiawrG+ZFSxCilqk3pQPBktNvZ5ngfuEoqoY/jJnUbcHfa6Y2MfZB
Bx1C626q46gU4dyJWhv6rn566zqRAFeg7zPD4dSpWkIr3Z+QmYXTPmVdyfR3361G9t4Y307AH4C3
jeuO5d2M7jSarPkbacnDy1t6SsYP3NIPNFr4qTx1gwPg5JZ+rQknvwjeo66Iid1YHK/7Gzs2Yq7H
M/5puOm729b29YYH8PpZ7Zh/DEN/tZqaD/nONduUdsXqkHCfnA4qBk2KdJ7i2GK42FdmnHMLowYV
6XCyKoUU+ILrPQX2HzouBZymgADLgGbAN6mntNeGQ000oLyRxqlPYwy0+6nGaQR0PGzSMVf0a/4a
ZSdOasQiqq1efp06tqbZCZ8xkr1ZR56dl9+Ab+juNeEL3PQaWqYEgsZOq9w7DSD4zl82+oxvfS6J
cfSK2kELc2cV5sShOFhx2I2wSlMGNY7qv+IS0Me5SpK8PouNYKBmUHzLww7yz1/gP/TjH8LPTDqW
iNpTlrbweInJeZ9HWwPFgP2ceKckrf6zwKRvWyWA4QzmNdbFntQ2y87r1+dw7ApNMZ+FTatwA9Xg
zbjwl4rh1U1KfCPov17M0cL5IFzHa5LinlkI9/0ucMo60Fwwy9qLsGqGRB4Qmq+0In5Oh+OhuqVQ
0MOL85zgYzlY/2qqBW/h0hdDDjmgIES9bS6aoeNSm/HwinpIUEwjBbVYB8czfKNzb0YcHZCpNDkb
TNQcOe7b/qrx4iNMlTbiOEjPNF0snG2ui2pqOocihG440kLEV1/ILKCjD2/5RKzL4zcfIqch6F2x
8mcYbKj26fItboD1VfWxLO6VCxMeSxudHdzLiYWomPv0AhPsNurEvfMzuT6qKvkH1zjRUa+ZCk44
hF/vZWCIcYth46spWo0ypLMTZGLNEmD1xNJxHqcPjku0ELifQsPzXrnn807bmBzva5iip9wa9jOS
S/eu2R/3JFDYytpXKhc8V+BCi32bqaq7XW6Km9W4zG8BqJ/7EGwwWDO52gc5+6AsF8/m1L7oHJ+d
E8hiMUn9XjOZLuMwsZ0CVXaYQzbRVh0cEqA/01oSGAh6f0MNLQeKwKYxg/L8BnAZj9sAKj/hRbwa
gxd06bhIULcfAtAUirDLCAicBI6zWXZpXDLiylKrQrbggjpHxTX2m4MmwbMXkVgfSM+6phOBQCEH
igSSEEL9zX3aEokJQBcnYTj6Bbx5uQZgnivUabpHvSQ49bacK7Ph1zI9V+WkyDXPa7O+ohpYFvCT
VuzMRw2vUovEOdLRGO6CqSDRUMcJeozAGgUmM7M4RknE3pL+vBfg8mxvaUVRNeler3aXjLrvZtap
nac9I8brgeYJktFJTF5lSyPaxmtkxBNkaMQZCSTo87NZ/YuxjHxECRC/AXk9xGhL5wlfz2cELPg3
AJDa2/CyfBdeRUWCE7ekZN7jyu5LpogOIxj0S35vQZEbsDwdMQ5RBthuw0EON+4mD7d7o/7u9UDN
aL3nYBbUaBalV6ILqmyJ0oyIEXG9cNKawXl7JAuFxYlUbS8WkbcdzbvhwrxALY196iF8ZrXCFx0G
NS5JCkOrwOwvLEk0bw8ogsL9OfWYhc7aWzwa6hVtq8ELRjP8RM4UNKqkHgvW23W2OXdkzu674I2v
Rb+P7Nhc+iGDZDjFPAomsh1SqpGtyseb78EdNYW58ML5RTM9A8jRsfU2J1D9PzipmeMAU23Lr/xl
wIb/G+E8RxoCuEJG5uYdDny9phqvgwH1nkAw0QoH12K1N9f74YDXBAcL5nNoMh+fDZkLUuCyLSnJ
NggWmdYlrBRQDuKoem0yvyGGwR8n7R7qMOy4iBBLfT79RGWl3XJjbxdAPDbhpN66jLVaHlrRQvs1
MW24nBQelEbiCOKxD1BVV/E8z1xHQJROFOVqTq+7ar66Mu1bnG6RjeI1Dkym9YTgemiazWT4YDD6
1aShoRT2dqNxqIlJN70W3eEE1tyns64rL084hvKjaR5lIgBo5rUACi99pHed+e5CKFoDpF6eRATS
O60qdh4wCslb0pm5Ka8vyGk0RbphOG8oEL1bDBflM2u6O3AJUZ7jcGfSismaPUPu88xv5aYAujmb
+hLmRertt4D9cylIezEAYJbT8hjNkBCwVek9C+EaCNN/WAne2epOK73Eo7IXdgjYUcANH17JPl6S
n++cfe7qDEkg8Cl3VLuOLx6VlwW0An+THDngJalAE0Eh9uJ56RIA3D/gKhNvPIv3Z2+f1cUzdK0Z
JrMqll2dK5gt531+nCCmeZxtLES/eqL1EiPB3k3YM0bHmmlh3y2elM0j1PNxaP3AlmqA6Ujtfn19
PntE5OeD35zJK1QcXVQ5qIlnC45osnXn5yjHXFOVuwBdDANmVvNKg0qtaDT+v+IGaqk9ICctL5f1
H2sLL20H49XQGLazqbx7kMEgnkDXDUOFjGXpUtrRmgo48bOnDbDYWRMg4QYPkGTwyZJffMfJ1uDN
+nOLWo8L8/92AF6ox+mlh7EC2frs6g+iecuoxsE2VMSaKUgmmTEWkwxFabOe3Cm1pOYxBg4oihxD
klEbGGCZQ9Ku6JlGATk67SyoOGOAAcQioeq76EiqMe+V+lBWW+1gVhvoghjFlI5MxI05x4KFGmcI
f0satlrgkfb5Y/RhvLdKH3dSa1AeZq2zUfqZ2S063YHqgyElKAjAmOflgSt2Kxf7ShUuiRGp5DS6
dMBCDMwVcXRJOcY4ikxysgrX6jnCUqfuVed1+5yNKJKhPGNjJ18SX2xpcYYTRuA3cvGCKHb46m0S
vWKZLXeG8nNA9IJcZlAXlyun1AZ29fsFf5LzdsbF57tz4CMC6ZLvTyVX0fqCL0WtZ6EO4nOrjEiE
x/Lcy1z2A6o32wEy/3OJEWuIZk/zQHRj1AtgLAoIAa4flUvYnohctSCyyzqNUAP6kbVeYvJT+zin
LZwjxIchE89CGNkABEwdzh5zhiOKQYvzPns2aFKrfqw2gPXqKPU6nH1jcd0ijz+rCWOSIkUMB8T9
RJiHbgNIrFq1ZBqdNTzNXLWHqdyTuIgtxn0eOUiszw32WeVmMQjZk38VL3oz7lUn/m3h13k/f3Ml
uJIU1pCfCnG362yzo8ox0fWmUNKqFCg46rxOL9cEWcvnauw1Wt97h0FQNi5fI+N2FCVTFku6yx1X
V7ly1zL8N6ePQxCSSxg3tOZsuVLpk1uaZMCOHkZBrJvJRIOpkDYFjh6fSCLvdGHttHv1jW/lUfj0
Es9YN6Ge+LYpLUEH/Uh6LBLmqkoI0xtS7ywxRsU5YyOsbv5ZU+hzItTRR2VAdSwraVh1bfMs+RrM
nRk8YzA2WqShE024UtTKJJ5OQsYFRU5aXctPWJ2g/Yjr6eLamhCOubsHU4xo3UCQth3KJpokanZ5
V2OE2w3wOdKMYwQGtX1WY23KXPGuPbL/Ao1Z7/RRrZdLTLRq/fMvJNDWoYoxWc9Nh36JAoPlFNva
+ab7JU5O+ccd9IygUIhXKZ3l/VnERSVfxM/u/Ra4Ht7igDOIOej/6/GC8qeWwx0nVwbaa1+Pig0B
pWUZRpc/S8d9vPS5UTWumRTGndaHwM2dtj/7gSl+NOwDvFT4ouMljY0rNAEuu/EJ7toziRSIvLes
92lIVK1OTPMKthn+MCuG+GQwNxYRuUuSb/FxE08T1xrQFiIkMW/MKsond/e7C7Y1PNmyajeCS850
qTtClQtZ5ww028RoWdOHiFeprinn1vhfnNXpz8eAZyucgb5sf/IauE4bVPj4ZDbx8GRew+dFLGOk
KjInlACeliJSvOAVgC/nk+HYsx8w/68AxlXfqNI42xgz2CbuG02wSJhd4sMbQSa2YqKVvfABHTzz
koXBGdP2OPsdIT6a/wIFVGz56kf/MkZPjwCAMR69/s9VTy9b5xc1gvvqkx6JYFHjognDcqPSggGa
bcQ03ilZsjNTsH9fvhzog2hfPMnoZR8m7wjwypVjhwIZoupMCqHdVxffNssaA82DhO93wardpSuy
8QRE9JpBnfQW+hVylcT5c3wB4+jb55EWs/YTixo0FfpBCUfYgsTpzzbcOtuoaRZB5tfNoAeX5cqG
cIcpdOcsgJexGeo+GB0FmtXfgTxHzAnqe7xfHymVqbBtSckGiKb7u8aufvKQw84hjvq86AflSVKi
HFO6TKb80si417fV9qMCswRBQDaHFh0cbWgohNW+LulXug717pHVkD3X7lceMbIWRt4gFPbRbGP5
j17SCjK+IQwaB9ymrH8sli7g8WHqhauGFypIH0eK4k1s4BNRrfdvmX+fzE8jW9H/2ciQSaRdKcAK
NHrABkkZk4l2WOFC0/qht4MQJNpKHrN7cHElsIVL4aOJmpukVDPj176h7XuYSTPtN13/KNPqit8s
B1fUvEb+8/3qPeTnd0PIHq0ND2fgzhNqicnK4GlxNv76GRFiyFV0DnrEkLmgwrbWUnl2dL4tjDS0
QaBeMgs+menaEeJgmhNAHSW8BmeZ4XZSIQc4IUHFKDIKHcS+cmWeTtUHo2Q7sxOZNYrJfhvebYHZ
cqYTSpYDxKlg5xcqyV7KQIM7mxH0JdXnH/5cv9c/bFlIEmTqbxZ+OKm+YpYfkkB8suh5px0YAeiO
S4+LX1HAC1OoEQgwG5X1i2OcIwiolXjGD2o+6C9Dd+6GK9qNbxWtJa2nRo+Pm9qcxMOHdZAiDJfr
I9FE0QC8rHJhP7ig56UdzvNxu3UGzeBSlcP64ddRK+5CKI7V49yB+aLZ1aAeKNNvHF32PlPjDz4f
bZFznkBY6q8JbU+MDSz/LwSQNlvxnymFXeg+S8nBXpz9Jo7roKyiDRJVjrpyVYgUgHBWwL5drYVU
lropPF5cxnrl1kyWmWILusyKQ6kDxp123fr4QSl/pTraqnMWzLfzBx12AuXZda9RMJlxsmuAvi1Y
Le9OYoM+kr/v1eyYloW3GuqHWgsce6awu1FTzCBYCaWKWAO3UwlmeaqLHoDR82piw68uGlCGqpoc
4s6RlLROH5kIHS5y7i1mzEc4JaAlXKQzFfgIueDQTjaVPVFEo3zxTCWV6raKoE1Zt8qWoQnLg4e9
oVTxn9zzE8d+/lJggWE+FTgCPrXh6FvsmT8W0n/FyW5yts0hXoTv4O4zYTo0ImQbB3RFZnKzaD1Z
bm8xQqQfyOmEd0vnVufTg+JcxxLyVveGO5DqJ0052IQFo3Ry1gLi3V0YR3NWh5PwvYY1iGZFhGNc
zluC499wEl5KAXMZHqDbh64eSj3CM12pyxhGJOsrm/u1iW7AktabKbVIiH004zxyPXQuRzplNDx5
Z8IBqHYeip9dmfgEvI+02qDWNlnCyYtoAhlDhTmAdWa1Ry/7h5mSeYrCd1wMVfcq5aGlhlLLIdnb
tXuOCBOLXsV4dXWc0iS6ubR2LCBUB1jhHwysHJ0qHlM4HXcn1WA2a0BUKuMvMuFkQnDtEAa0J3jt
j3dwQjf9xNzHO0ZlRu7laqZ+18vgNvfn3JZAMEwZTxFjI3nHsjqfIEhtVZ4ER/YXS1BZTxgYip1N
wFerv46uRM2/XCxOwewrzE8cAjYuSnIawd3Y4rgU1mBg0hgVQOCw+v4Z0CfXcFY3E8pWghNtqT83
lz7dBBvqwAMxO5Ay8mVWtxOYTvUjGPfusmpnMa98VOEvWFbYcWVzZa87mdHEGcS38m5VykYxfmWr
yMqp+gpEv18BAi5RiC4qK7jdhnGIO2+EVMkLkMVm26z8OuZ02oKlskSEskrcwQBa2/zTloRr4mcJ
hODTZoNql0k8WtS0ksT4O1X9c3jwNuoA9euft5+3xfH5bR55M0JDglShuEQUxIAWAab+gLExTyyg
Eh0wgJ7Lkh4af8zpXjSILy9mXC/eeZ5FAFOb+hGxhcmAVWXmu1e9GPbAq4sUC31bBgBb4IpkI5Hk
1I1Bnq0bnf5qafAx50Ynvj3/i7+FASM/D29POYg39AwOhSltVTOWcYYCXYuESVzMUzobxormQXVW
NAm4CKIyulNH2H5pVHa8msGCrMMqPYpRA5b6HMqgPyK1q7JFsz6IJ1cUerD/5itQwhORbzPDxQ76
HXe2Al7kZ2c+bpH2JOqq/mDU0/X7nAjIo9VAOE3lqWlbOSUrk3thCKpYl0t35D9QLNU8QpTBW6jV
WsZlW22i/Ul1nO7Fl3+RZQJ2OwmhZ1kA8yLwc9fiIJwYLzxSi1h+8nuqdtoGejCKDnSOsGs4VAOP
AkEIeBzAYxZUflM+kdP6sxZyhTfH4z6rqoEEQCKxYfoXeFrsIWXf9YRMKC/uApVSbunL3R72G0FI
LYPRbwDRwhqPEsgjcVIWxffWr4Cwd5KkqHU2F8Mrjxenq1ICFa3Jf6hICSby7LA2bDPOzLobD68u
1EMycPUdZr+cNHgbcCvS9e67fXPKS+QcODUC7gVNUAzN1/NDUlH4Jx+IKlm0gMEwu9Pp+Pphf+D6
rLmcQlGfVRz12Nh4qdMUCrjYkW8B9Zp37nhO82G+hhQ469Lb5J+pvjr2019qNMs4Yu0SlAh9TgOs
Yt67bfwsnNwT1iK8MHiVeKiPY+epWS3Bcu+Jli+XugfmH6+ETCIFaF45KjDBnTrNRZoUNz9XXsJx
sBPO5tKGwr+JO7y/bdUNkeSt5c+253b79dn/gJIWzeTHJoinBFenKfzcLSWD+2aMTxfMoFwyVL+J
kUWHR3Zgma8sKhrKqajbnfNI546kJmH/NWe95hnHQpQXxnCs/cKYeUvIzBPn6tjOnCPiaEz3yO4E
Sz42L27L8/rKr9fSQXji/O0nZRN3sswWtYbBdGK+PSJ28yx+zDHpx5EglKDPV9zE5A8+ekdSl0AH
8NFkG/NC9wepBg6DM0q2CFDGY8Rx3l7eF5qCuD63HghbRe63KzkKgeL88EQOPyV9Uu5DXCiKCfX/
yYBpv1iyCW3aY5CxU8rdbmu8Lm/Hq7D+jnX8GVQCIYK5ZT5jmOyIYlBIOva0V7oM7gckHutMqY53
adtsoAddlNbnVHq+iYnpLs4xGInPWxS0b5iVsPBzCLOOW2/1TVY5spOJ30c0bQCZnOm8WkiCAOba
UcEvYU+33CqmiKRKjI2UEuSKPbg/hNa5djvSc0+93OujzpSrFQSW4L1zqZU5YSrMRbUgTgN76PUi
AQxej/OPC9HFWuaI1vjVyCZqwXTSynyeKSr9YArWC4gclBKQA6KvJvKzcZBuM4iM4cpHvTgJVkcc
Ir9MYjmJO5M6lPa786ysXdsoBa6rKUar8u3gYgm2/Po7WwWmWm92cMepQZ7TMTGngHKtW0AcOeoP
NDqrf28GrOKBng37n+5SdGQKZY6ek2hcg4FlJZcIdvGeZVZyMph7gA53ApF0mqpVU1Viia9qguDR
TmKMnDu/EgQRlMH269noqvxQciFPUIXg6gl/emwBAm07NhZEEbhciE+1JBOaSukLyM0kFc+JnPTT
bhRXjYyGzEdDkNmK2Dk5h6thwspahQwq7mpaFvqu8y8QCQGOyO2Oi52CFGc75N5ANjV25B7iVhgO
zSJdODa5xnV+BwGDgt0b7YnzOz2udNJsFzMRtv4pt4RAP9Lm9ko7ttTOm9//lSlgwRy/vevHuzqG
6xXCQkNVR9z4+wWlLfJNqj86aDw2xepCeU8l8EAEk5lY0hizaDW1mgKEJyOcE1XT9Z+922ANU0Ox
OsI+QUi/1zggIYVD3rucffzMmw/wyfsjlJDdChmz9uNmZKsEv3Rx0nZKQlWvYsFCp1eqpUpN4hcE
tIpEWnQzaTGy3GT442bunlnBThWD4qKBaqmdNTqU56u2y54e0kG4/wdmGZkcM5V1SJlea1BDJDqv
P6fVPu/JbqjMqs8bDAkq4rwQ8mf9xvBPQyS8WV+msLycubRJSYqeB2KFf497AJC7DbLrxlZGDCa9
+t4eGoSCCCIG7FArkmTqiBULVgdOQgQNt42/qGzZoZddlkklNE3t5Taa7HzRi3WsNJyUgmSplk+F
O15vdayjbYHAfraZcUZnzEsMKQlmKQpGfbk9sgGyVqVc6HMsaPzupx/8DrkUUgHEDYPeGk4LILuM
dgMcqrWE30nyCOxh5x2xktEkNZQVwfRYR9sa5ThVTtonFyohrKOflzAapfoGzMApzBIjhGTlVGVq
4FV+6f6Svdr48tSLQvpq4lizU4XpqE7luzbwjyrKIYeEy7vKhU0IRZdyVFZiIsM+saF+oZpSCvum
o9fWQmlgH2A6XoWmgslrlSl5PP/i7Lb+wGd+SfIGKy/If2huDc6YCNJO8l1O2u5pfal5KFDWqqp0
453rc4gvWJDyuEqDXdqgo9Q+nNeL18C9ylFUC32MVTj41x4HeUpNVHxxIuqNGR2ddgDoR2xzz8ZZ
bvTq0hhmaDcdwvD2Qe9Y/udcBMajGMsnF05A1MQakCdudEMoQ358H6pDObbE19aqRqLC3SekcgT3
KVKf5288rDy47Aw2DxO6/b2m3A7DyBNL/xANRqCAhGZ1XO5kY5KOBi1CrtWU3LQESI1Q8N5UDNTH
n17qTBqzsxAHb8hk8nHvuui3yWXvtjDf1MmflrWy0aXAq5ramaw/mbBanJlOAEQZdU5ghrKgHU6l
tCJPCtfpqdG7ave6pI8KUaJPhRzz66fruo5I1mlG6T1D1e9cF5wHoF/w5fthOzOqxEwCnqeeKi4t
pfUINxULe1OWftX/X/Jf1wZ/JuWpvQDQPdhZkYR6cyfV//cs/lagjkFDVRvyQS9FfJOnuh8voj8i
TGJQtGzxOA3A7GT6zWFzH8JGjiMpH4wpkBLiA9C7ZhOic6CTzIRSt2gj02x1k1qsZ1XrlU1qfA+W
qtWe7kiOlfPu4Oorc1NEUgbwzEv9L3SBE7DgPpNWYsTVBtA0Rkhf3rVeKxfGWHsNr8soLBW4AuqF
4Yl08G2acNouBT43rcft4awG86sbkABTUesIbru07ITGQ6G3hYscf/jQUBdgTpiJI4v+qRRJ0Ycl
UwqFvH+ls4SmubH46YQZjBl/qiHTWTCh0mkDOuXj9E/BllwFWd7kAFb49c3i9Z/oyRTX8t8gLyQ/
KMrNnnKnLkcENc07GDoRJHd1+XPVSQXJTfIl6D8pwjTxJsOmej3wx5Z6+gY7CzRj2u91z2ap7Gyq
b33JeLiaFGBrkvKRffNgHkg/Au/HbbSL5mSq0PolsihKQt+pPRBHI3Q+jpcgc/XF8uGh9649mTLw
pobUOSw8Z67CS7uI9UWAxdgSqAx/1a5x+lBP/33BG12+ro+7o5OAhLOMy8u+Ew+izA7cXCYGGoMe
Nexgbw0Ugu/cvM6xr/zdffcdjYu4ByG9fUCn37feAx+Qe0uNOCA6vBLiUrVZ03x2fGKFiZIGXyaF
MM+cdA2itI0wzYXUpb5wU+rLMp83JU2Td5ZNah43IpujZ4Y9G7m6LJzxLhr9NroZdsFuymOnr42k
NusRB7YFrCLwbwz6IH8P/jW1YOfLd8nL87HEhFXVt9dI0Zb8687tHMKzu23/3RODzUTW9h1RyT+J
RQ5L1g5ZQA63RhG5mewvhV+Sh3y6OO2DcpfMagyT2QfM61BL5cp0J7KswSf5jD42CT+EeYzkUTnA
H41a/S0/YUBLNQ5OzQ45Qh2/tCuygNjR/eyXxPxTCVOE1wXo1X+ydb1SUns8agsOQUQ62X3lNXxW
dhuHZu8DPGJ/auXyVLxcc57e4hFu6c5F4y4fToTkA42ezsXHjtIKhHNHhwchb7K5Sg9CC9/dw0VN
j9hdFutvX2fPyQeo0YRS/aPWtFK0MTtzHODtb7kowmQN0JE36pYCZ3mEt4cJoEQx3Z2lrsbocGUX
S5kf/C9XCOKcixUFoEePezxIiZv69cR94cXG1v5N6sKO5J6rsMFRanTKFqYDd4pJMYbS8GIKlTeW
fWXrFS81nQ+A4/pRh7VbkaunPvIeHrEbzdnpeXjCRgIrUS3TbiZg+AKdY4GO1XyySFTA9xDAt0ck
cKCiiRQqmddlkIDovPXuDQKqBnUdKLBOfHuVWhscNJthiAMRiQrQoRdNY+sCFeWnV9/4I6fAQnmw
OyXEzr2cqoEdf2dvEMmZ/K9IcQOutP0G8UVB+Wun51Ug2VfzKenKCpkeTc/y/uwqZwal8x9HU1T1
CjJ6c6JrrrglzhDAgKEzQEWdns04p07F3YVgdOzzJaBufFsd03Bt4wF6+dBvBKXN3GdMGpA72bQa
C/Qd8+Zsu1ZzUTwnT0N6GUVlYRYWK5kDmHcntx46FgVTbEpYWw4MSLzzVGLIfLp0yDyn/wd6MUHR
smbSjcC5Etv5tHDL/9M3Q90sjQMpnPOOCHMSNgFu/AF8FJIO0zka02BsFbGVhO8T2JtsJslrRNzX
9HdQMdbgj6uFdrug1dGXfPB8QzvKjTmimvoi76sZhJLQ4yB9V7SFgGLzGniTOV4+KU+Xm/WTlLXi
ReZCSpoEgV2c5QT8cC9VN/0+mwWl1uTEindvOFqHB9tq4G9sKXNE5c148jPO6IP6u4r8BLv0kEgB
Ay4YLnDc8fdkeA48oYt3eKlTUx6PZrGPXYcVpirBtz6IdhqjkLSHzpiTWSFrDEh5z76Rw78YDNqT
XBDBv64JdHj9Y4NlFMo357RoVAl48fex5YDmMy0s5Z1uEPOdKsnuiVundsdKsUO7WWoO4gJAjvcV
ib85tuwD4tRmtr+Z9pQLNO+c1nt6S4rtngEsva7ghXNHWtE5c3rFPsSgOZKIa790H3Tb793FbK3I
REPAeALJdrigcMp6E+WVCox//fIfBgEsqfKvcbpupDcSm39oCTG8cW+FpzJq10G3MkwUfy59yoXt
Ix8MhU9KFO0kFmSnDV5OOimDRV8Li5CZandy2VFlds6PSBt0gxRg/it4VxIZ4sH5b5yTgIcn/pg2
OO9V51pZPH0ZuW2T9yoQqExK69slSczBFJlbJzp1hfbWSz9Ihk9jhsBV8NWwlcWFpuU0ERTWhG/i
trxsHBFYvZT2eqjCNl2mzfzJeA3ZumtdHOmxZRi8hdFCidMZQC8i/1w+2qKnd+2P5w769CImSN8J
4ic1wWEeNqrqWcTflqvFYiF92Mi3JMwUtAQWayxjbWNXBEG4PZeAE2q8wDPAHFx4cftJyOWLx1mo
aSyScTYDx2jgLeiJE71mOLuZxBA3WIGCgVyxbnQNMuT76pxZ/qbqBy90aBORLIgn3O6LgYYn6E0a
0tbQg6QxqIBuR5kbbgu1pFFEfo5uvjxqK03wwhtf257CFHZCgWDkOwIYuQOYXuK3Fqt/heuA3s3T
iX5AimcewYVumw9n2mERFdL8Ot9DuK3WyLUD29il7KhF/15YUIce7DiHtlPUoSsgu+BF5vUivx6O
0SDr/hHdHn9caOeZEmdcRHw5AMhC6cutRyOP62kB5MNYlUJSsYPQYpt0SWMBTb7XK0AxFYs8GjDV
MX3TS9ckU/MQGDrRxVrbpLQyNARbnki9CMcDu4pbkEErPAUMC3Mv3ItL74ybR5V2n530gL/6s2fT
85p9FxCQ7+/h53Mo6GOW4UXs2UXZuEOBbJGs3CEZRSJLouLzeU7N5IeIMCqB/YgS2hFQlOay5xUi
gREiO2nlxOrorHr20hxQQC7zaQ44nawDHHBZ7nnOEGNnJ1SjFuI5JfMthrCdQKLV+A8X6BbvnlcB
DJweKjqxOlGps+R1xi8i7dF7alimk6QaVTvEg1N6LiNy7T5O4XzAn0ihwsZu3zu44gVI2cDAyhmU
iqH5ZPXzX8VKMZIpFYJ6OAjO68tpLhxhMK5b+OVflOx63rrpHMX51hIZDk1TN5ufEdQXFyTPD3DS
ntgkVGe6piTUE3tY0xj4zoOtWlCP+RlzOiPzR29EANL0RqKy5hNa/kuO7+533D9yDEF6MJ8zUPfP
CWKZcMxysXLAMZE7cLq7sF0HRkKJAqAhpVpfBMpUJFje01mFo1m94xsE5sHGmbPH4ALTUYDEK1cX
ZdDS3QHTPbEJjNE26LyQJ8iQUsT7nb4pKZ4XBkJAth9CQQKme+R0UhLumgJ+vh1HCwxuc0f9BKFz
iwfc4wcfqWoTGPiekxpXkyVkSNwsUlePHBu9y1pxmyyvrCkyCIi1IVC3WVxpKNLfE3V0BNoNqakG
SKFCiKRQxICRblPIqTJAK52s1L4b+lBmNPZD25ASLIeNZYtfsTI9G3JNpD6Tw2bifhn1liR5Fxny
lST4ji4SsG0LglXs4gXGs9BezicR8Ia056jge7eMOkCas3yHcvfTsVx3V9glPcu0qaYequLl8eTo
Lat4H4J3cvmxrCDXlLhcPdA4BWsJnG/1MGQSimi+ZrhoqqFun4zvNrMZhZkQQqgA3BEXEqFCMzOF
duCQjqj4BIrSsATnkr5iC4WTekreE+pDR8xzqGnXerp0BI8R+A1mr0AlL/wZsi3w/f1OJQNqVsQ7
xKbygzDj1ouDogMtbAMVn8Tp6gg6ygp6DQKxFEej0fokKk6MP4wK3lXaokTDM52Qz1ZlU7dQL7Xq
q81pFBz883uF77k32gHKQwNqr0WN55Hrn7dXUneB74MJmQGQAgyROmbABP2WELuHWVVkH53n4S/i
UtOAGfSnCZKALbjukBTwjJ5PRYDfSXptpG0bbZw5hj5/HDRydvsbx66RyH3E8YMZQ3E0jsjSxPZj
fkWvC3ZDHo0Cf1tAiJ0c+0QS+ohffHle1cSnIZiHRxikkger1VBltoXBfm+O4r+AtvK+oMT06HqZ
9KjmOMS2Ww8cgtxmzkSI1ATikIuLNZ+ms8jDSa0IWmsMPdDngiMnWvMP86UkPBvgRU9GdMhqmGA2
/CSQpdD9yNZmOaO6EXHPbmJFQ9lKiYSEvRyd3qmzEfJCfKBa37kNPb1o3p3c3OQz5JNjLPwWKMli
7slYnR4cOTZs5VJBWw7MnYqT+TyvEuB6NMlR1S643Zf1qy9vR+N5pH3w0e+i3LLxPdB4xuAdCzIP
dWe3BLo2um139OsAtyFrqBgjyVdUI8LJq1qVyr4hwFzVH1mfJZ2BokozPTvLHqR8JJLwJJg1RB1y
Bl9tVNj9guWKajR8bVPruxdfckSdVX43TqDIB79C6ZyAKKSQNHJ4M6aXzvGE0Yp2h+uarJwOl9rB
T3jn7oOreW6easp8T6HB2PERCwKGsxMOzPLyAeL4UVLS4NZGKy70JxPHJpFYHMYdXQA8GKqY2En9
jDbWoedwrNmCANIgKuh+VoyDsJwDGeA1FYMUg8YsbCKNFuRmFtVM5u7rwjhizaanpKNrxdj4D4le
fznZVLQpOnFworHMBDjfLd6WXoF96UHiiUIG1JDtvEblIa2xIZXv863+TKWQ/BkbIXkG3XU4AXYC
HtUvjywR/TC7sgvMMR0/MXN6YDd3Qid4HTimpfYIHVOfvHS4Lov//DJWyS6Pa0rsV2OUteRkBrhs
0cOVDcae+jP+ocWFBQcMrz0iOhd1jikBmBDLf5e7lTLJ9yaVmM/bISX0AA26219WbpexCax3hhLH
N1vw5Q7qudVUw9Wxm7mAgroZB/Soic8H8T9JIAFzvGR3NJrL7Le2/59q/E9LDa+xOM554eMu8HZy
SeHGNFsUTr3K5F/VwNNXvPQR/MhGr9i6BAWk/ASsRADh6zqPwkhnKb/e/ePOJw6CXhiINC0usPGA
yYrnznUX4d2fYVbUlFFKIM4RE5jA7tGytpwj8Zzxws2Nx3Ctn6Uv99JZk6StUmcCCoFF8GAY+I1x
tGz5NosSN4PW4MfXJtpYB0345Iluv/F+F42f7L4KbDu4O6WMy1O64929AWSmxdL4l9F+0GJiezrd
LUlZUsKy0OrYnAnTsovq9F1t1mh0ZbOymHfILzaH5T7Tp7dU3tY9ab9ONTTLaEXZnHnHmEPo/8Dw
Ahtsv4sWTsjoG0vItz3nvvpPiY9WfbWCdUs/RhKzVqqAD1ZUyTbYgziqGNcx3x+03hcwFWLQ4G36
aOPe/S2SLyCo+4YGG5/+V0duu+9Bvu7XhciZ2JSVTgceJ5CiCrn4sJ+crjQ67Dh0rJmk/hesYOyU
aWwBdPWTpGwKAd961rhleBG7P0HQnckI39Hbkf3oa68GRcL0ceQ75vt8DBxGL9NEjMbEXJZeoezB
Ra08bOslWiyonQrqZeid5YgctHMyoX+YSgga5L5whjh0s9X2JOv5fZCaHSCcspz8ompoP2nc3pOu
ym1uwQXb+O0B5OACbfUZ8Vi3UcZNonCLU3+H5xQWO9fKQnlAeHCX/CMV2wvbaUuQe4i8dL6ieQ0f
atNGiGRwhdrnIMW7XrRClTGYjc1pokPvXuyskNlEgwffW6ZrsgOv9a4G6qQ36CbUdPV5d0kP/vl1
w0NA1s4+e81a89kEhi74/jJAyt9INiSZ66LPpfudJEquQ0HCyHKZlRyuqIRPpGxlBXNxx4FqzNEt
LZEiHsSBP52wCUzTWlKzoEAfm2kv7aLsOlWIIpsR+QF3dzBV/9OUYtc3RvkZnYsMLiCpm8No5R6m
4n+Ndf6JMZKzqN0e13kVnMy2ZxN1Vyv0Sma8oSvrysBYNUsbLPBoxVkTsGbrVT/xEtuJVhn3FdxY
AQt3aaJzcvb7ydYby2O5hB3tmARbcPqil8jxluRj+t6K4VpemL25kEjLXpuTP+cO6q0OfnVHDYZp
eRjXsquRhOfkRGYrOXQb5hlkDh+D60tMMltGa8hgwaD/c/U+8yQkY+/Cs6BYT6NYyA1D9HK+mbb2
dKU0C7Aqhn/25/5JDeW/FuXrcCl4Ha54QnixRmL595zRUAS0WA5rmyt9jsy+jxNNyQIL+rw73HDo
z46zmKiKYH71+zw+Bea9H6jQEC4IdAL9WJ3lpkxGC4ikvnahff0PnTSs2LPHJRUmEhTEkT4jx2u9
ZcCZzpkt2Oq/ypg1GaYEpYCDTqHTCELjkO0L7MZgtpoL0xnzF79hMI3U7eu9xF7SO9iMR5DsI2wu
KJ0FpZa08VQPvVtioWA3xCwdvqKVEp4eREeshBbypjqkxPg4Bjvs/Q77q1U8BwI/2Z6TcimA1gDt
HdA0aApULfyEwPjRkBYzFoAvTuJWtnuoDVhOY7j7x6w5GRJetqaUKDOO7OZNvRY15yssXE4xVSC9
EYoxue1AdpxK70NKbVQ8GslycJw0+02oYH+2OCR9VhkmOmt7fXOtCMphC0/D00M54gLe9Z1fEb1b
BxmQudErRgaIiQ2JPtx8dPIj8Mm8wqV3bSZwgE3DdjJJUkMcuaR/z39iW7zKyTWnivjudB6/2xdF
2SpJW53TNenKcQbmd1g2Y0TGTRT35fTYkxJFROaEZQ3jR/RjhX9nC7vatBMw0NCW73fqvyuRf33z
fBGWEfp22yu0/jyZ1xWcnxt88iWU4ZpzyoFBn36/1GbbvkuLXyFawaf97qbyPjvImjyasCgmi7ru
ilsqSm9lzpz40MFwcq1H2KXfqsDA+FJQC/RBPK7MlgFiPzRoYf4CmCxQH+r4Xt54tce+oHECknQy
wrXK3K27c/PeIUa8rGdDd4AajlLOBT99YEFy0Kn+s1crM66kcSdAQuaEYG0uJir+zqNUIeMn1C/y
jVkLiawrPHAY+YHulwNdyU/Upi1qoi/fe8wWcMnbWr/BfhbZwWfCRVa7Z4ASClTMyXWvRi17BJi7
k/OdGsR1rph3Wce2rUIMBFcmsNskRCmOG4PLVm3DdkRPA80IfGR4HcYy7c0PYOTJ3k7yhsZiYvdx
aDZJMd0JhqCvbsWsu5wrKF8Q5mCPW0jX6hgfRtFokXJIxYGkR3LPpzruKrrP0wo5d4Fbwhkl9HMg
cNXvNhGBOXqwFpX8PimS55T/Sog6IEM4o/CLmIc7x2jUoG+CnBwB65bFhpB2WOc1Cd4pM7B2DwXf
lDgEJ6FxNoZijI0uQx2lv88jcX2++u7eYaAhQhnFqBGFrHcWjI9nBkSZ4U0Q/x/3sFShzF3aYB/J
hxn9vYBXKBElJhbWPjGYqASqWsP3xFSJDIlFlrGR3t8aKEY/XhfpNzxeZ7sk7uANI9O34hxrcmv0
HDyoKjWnnRBQUz6pFvKDlUs7/gYWrDiJqdQlVSZeOfA363GJaPwydMbiEdiP+CmeEHYVBrSdKXnH
Ejp/oNaf54yvn7ZXwBOCSqivbrcnebJmOxfjf28UAebjmwJeutzg/xKJBITh9xTTGfm6kgmKvOan
XO4AuDW3foLZ5pYrTEWLi6uDEdm5vI1Vd/RIGbaqkdwrslrPbw50Tk3rB13uzHzREwx5hoN6uq3x
s+IgzjyPG/fnWglZeF+Ip+wFL1gQtKn2ss4CrMMJEP12WrEYLMNKWIwYC38oSClslTYAXjqZoZKY
KFLGtyk0+zRxN+peuNVXs5TfBoC/Av5m04FXdWJic9SmPIp5rQO+sCYzTfgje10dDXkfou5LHN1K
v3jH+9YYrvnyRoxOYSFPTGKjOem74eLP5h0F1NXQdfvZQQxcATO9bktQDGdSve3G8pr8czQKLp56
FMRjJdjPZwsDO4T9YKeEWQ+T9PiAkunwh0OXWBGgttExkDXIXc7Vg/0Xfat7PO2P2Jk+3doZoa2O
G2OerOz885H8hdBZ7GFRT/BTjGk4omFJWBKLgQAs+MQmBHWV7COWTo6Ak551YsB7451dk88gU9uH
ERBxIFK9CPhJggLP0SYcgU8yZ51vbrxtEtgdE36OGttrzlfRKP12bEif3AYo0StGBSHdk6ABmhWd
pWbzfeWCXLGBjNCgox70sA5vnNnpFQZ09DOOse+CE8KHqzzxNJ5zdibvBHrK6pZF/yB2nal7/WUn
DgCSxGHz6DRXC+EM6yHIYmb/JFI1J0efmvZ/3YiipGdmB//qOivteQcNxw1S43qnh991xNi/fJCi
ZXC+YNvkqpOTVxbVQnSXtzWGOzHy8MSyQwvH855IOYT7/uob+tWWKWxhUdHoOHFFHox28moEkzI5
oE1Q2uk1Z+9kHS0e5kuP9q+ld1YAt0G3kc0Ovaw7xvXTePATUnShleFf4cUrfZ64Co9pNDxwnR1u
Vi5sgObhP+ENY1mxNOydiGPstu1NXKRA75OyMuy5mfEVJHDnbZWkodzyXWy7YHz80IOIV678C0eS
ValqNhIazXRrswNCwAQmjyMx+6J1rq5cwKUT73r+JVd5SiVeRi9hDAMFTSM/V3tiRXh2oKWkDAay
+7DVSJ91FLW39Z/ONm9v90+slZxxk9cXwGf02lLBa0DwQ9X2/nfsgJfgvEdAGm5KLlGYKWBqtvmD
59x7TiqkQvGKWH5yEht+6qtKaJufh1+WX4S2tlOcYLaH+BRPkNtVdsxtPziEaJMGzunpZSHLF1VF
WUB/mvb8jay2a4MfuYkEueKXh07AlRGbDA71kvGsqSEYkUOY//sqUkkiZekgyquRHKUFJ/8uGzTp
T5b5sL1HulfJgDTgV921g/yoBnRJ52UmAaKPNUs7P15xzToezRGIqldb12DH+7GChs9HpUuX01zC
aK0OouQHDZ+R2sGkGA1/1W7OWTpknsUXdH/j+15islMqb8RNoYFYUidhO1dI1PPRzq1jeyJlGYPT
X9uy2hZOGOH0RuhhyxQnJFTj12CE8B21qbc/V4/51LuBhlnU6b4eJnhWH1RCZE/z50/PVCAHLqDZ
Hsu2z1ywcoaI97thtOxlrlhNzi0iProeLMhd3AdPsIOPr3Ak1DVmK/OfcpjGrN1w/sINyoFcX3gL
T06lEnKBh3KJCr50oCduYOw5hZ9SeDvQ1f2ZGQWyjtpjgUW45HMmC4GDKW9aGg4mSs8MXlYHJ6mY
srupH1mS1M5JXkckNkzzYwuGTn9wSzJjL8T4UtnO8qa5xm8Ou+SqYjQF9qjNmEUVAvU1p/UFSBy2
HwAgkkbMspEWCQ20ZYeeXZWfq310XXtqx4OWNBVI6llphnTv7QCF9HnBCPgDKXbY5F8HX6yAalzA
rD9ySvccrF2aaIS9KiuO5TBbwzvMdKK6f5Vw/fkQljteAWgpqTtm8GRvSKpZf4PmQWvNwx8f3oOk
NF8g9cBdZ5CJ20MQX43nAjQB1ZThEHF73Y6Wo5RqBFUKjfppELCiwiNhMbetjMjua9IYvP/8GF6b
FwbQNHdafP/AZ5ShlTLhUKo2pNzEfTcxoBoax714GbeBrODcD2zd1X/n/z6VC0ndjM3l10W7t7fY
dsRDoDRfgBeaTNYp++bRnJzjn/Cf6UK2rA+fp/3PNottf6jO9SjdUvzOuMYSXR7z6StdL+7W9Ol1
Aq0Db+1lCwbEwnN+bUGEUKcniER5Uv7pO7+AO0jJkQSolcxw4rmooM334gKD6+oM4pxPKEajvcsl
2G9ksjJ7Ul11W69HrNn5MaaajnK5OTZ1igNcozdl7aZCtupSKXaa9nGtYYyHn+GdGgp2acxKTmij
H4yL2sU3MrnqDrR8mrBPeyJ3n9W8Vn3wg3xzEziUPG781WW/dYP0dEOrq+LG97/cIsswYIaR20v1
0pIkSteXeUhhA6vW62dH39OnrJg2vDvs2QVCybIiPHOFA9jXA1CCZAIIIUpnnVg3gIc3YIS0j4/f
f0MjZTjhJhblU4+a4QBgJdV+MGXdDCdzTjDsz7DE1rmp7Z0xY2GSyZ5bc9XQ4B+tSP7sKynaDbMN
BFlocyC8Ima/Sw1uaDKRPamB4c7Y17Phu2oAgwgg4AJ0p0HGCcFulVs1oI5PR8823m40kAorDeFV
/NNWpaNUC3+NtV8GowCMMLaP3GNsqujToHBop0OJB+r/gRuBEAhYIrx9nDe3uMItNH2vVPh7+Xsm
evVv6XTRI53DYwXylfDKu5mx9UlUPxfljkqtD0FfQfqXGGfAo3DT547fFVUs5oP/xAAXIRs4VAAQ
f12sHatHGCkJD8hxrG3hPRfFVawFs610tcHCvf/EqPunAdBilb6EBbTh7SA/e1G7gC0mq4lwJJov
MkNbIg9ywP4lDLaZjMVL/clb70MmDU3pXi8TaBTIecL2ZkWXacFU66I4Qnb2gFEx86ctYOiLIBoz
Ra6LWQY+orzgUrFqNYPo27iQ+TnQamw4SoCB/tVPxyctujsltHCj66K4HS6ShjyFhRZyN9bVYxRy
pRQW0JtLrOtTjsBo0Jl4jxzvheahvS/7ka4tCvd+TeRcMK1tD+fcrROGsM0AzvccM63dR8T/Oqsj
ee6faT8fub8US5bjn5qGOvxpPnCGCvfHxn2T4m4y/+0UJ/qg2hoO3WPVpRrVac6MJEcB/qrfRzAH
0oA0pdKkHsz6jb0sKEpDV2/bFR3/voGT0AnCNgA/iJLlClEb2AsakRzPoAje5VN1v9w+6/rfxsFK
Ehct4KYbkTBmR7UDQGtURNykM/msoRchf5mbol8VCCKs2GN2aJZ2BWZ4wyAupQ7IUGFKEB3h1c/0
YIVcgF9vz9A6Iw+ZhjPFt+NFVzFJcnY0vMurNz03tPPmP8Wi77jZPKjI09dwn8WmzMgSvw3m8+eX
O0zaJx1Cy+m+SAQmznzDhZOykIh/+cCvX4bDaD82B/nCvgbOlwPgoNb45p4Ms9AviBmnzGDs8fAT
4zWDZ24DBcE/KhXUArIeqFgv+kTK/a4AjK/Pa5KlQtPOtWYv6tjVlTn+zkEL7HcvukqBP1JEMmgx
/4cOu0fyxN8BJtQDNMMx/iDvNB208QnBVuhoXftOOpBVt7+hmdF2UJufp8QNed7IiUa+NENnkSwf
gYqH3/70AwzWs3KyOIYnKruH3uR8IYGROhtk5Lf5FVEkYisjfP+qXS45jXxso2iNiU51s2ukH3Z+
PCjqycHH7G9YRip+BiA48LPvSQlH0pjhI56NEMeOSvyGKWcpWjaFicItRwQxjUZzwKoVymjrh6ES
ym2KAOwV6RRsM2sPWY9hNHsXs5lTYyj/JS7P7T9yi6oA49cdfaY7p1qH82b2DBaq1Owxa6xmOL/n
la0/tTAUZv2RukuYtfNfusb80lTFVcT7O/c8UTa1lFl+ZU2hVaPprhPZ2B9kLBYBocY983niZBgV
UjVzMGNFLAWhN1pF6TckaWqfkt2QX4PO6j7Yf26hByhOJOGviriJFL/HynS2FfYEB7mgN5rcVT3a
bx2nXcu2Ax1D2o25jp2wOMIdDtIzoABtGrW6mbeNVmF2MMXHibFrN6VYdztvDgJqsVDz2YN8cgRl
lt1fqCyJhHXy/Zw3V+ljqi4qHG2TJpvK7kqUV3aADN/qAL+aWCDcBt6cOo1zFNXM9A1ppnvnLGlW
NiCoHXvj2r9vZ9nXwh3O/OKFK81dJm5YhWKwIkfRhGQvyBC5U7mmOID906sFA7RFMT1AF/XwTh3s
L0DZTr+C1tBBqKUKGs0pxvAkc26xTKGxgKzRLjfobO8yv5adNbZkrkVgwEU6aZbqxhlLT8uyL/0i
4/7ibZmfGUP3ZeKmMAf3qmFRB2eCQgDdXTZePm8FD6niFNf/3FKBRfS81vphbawU742t/enH4JMM
ZNHZ3+pqSI5NCEztqu0/N71MsqXuUfKwrIsPdstQuqifVI40SumoPYzGvfKdNAgtJQ7KIcOucbqC
udgxaD+U4Pue+QEYaQmFa4d+bTbxrosK04sKEeezW/zk9l8//nwla+KPzYhkRKDDIOK54WcYP5qQ
EpOuq0NR+ktddYrqzfPDxxO8KalNBDP+T2Wqn356JZiODx3btBxeiB18XagkgkYWN7rS6o7cEs0N
gN3BkM2pCmjOuMYh1olBOjWp/YEo9JSw3JUotSAJATMvr0n89Wf7AR1n+L/0SA11z+FdxfCXRXQE
lMUWpjxWZ02VYRHt1uKVkr8T9vu4k2DGBRlCbTixi849HGom9/9Kx1ZrhR88iwgRYLdN4y8liSaW
CorqoHjavf7hSKL9VIKXLrzo2nFo/zxEbUcylWM1O5yWmG1thOawmgMq9WS8y+q8HL9lZJpXujLO
qd6PlzbO+CieimOkOfY14f/iGPB2/iMVf/WXjozPO6r0/d3QN6zaTrGd3QLo4a7diYTvv/kHRBEL
y8tjI/u5AG6ZTWdn4XXysXF9bQR9pUrin6yuANZeB8xf/UvnQ1ac11KJcIw7abnaex15X8uU6x6S
ZxyohpFGs5fuoO8IRXIViMqiqfhJq/gOaON8PBkHvJCa1Z3T5dozeaY/b8zKb18jZ944ZPH2ZYkz
7mYzF/ugdOdjCWiyW4LJWFpzLvOfQrz8VC7cqB0Ky/1JCpcNY0fxfN9cK8C+7f7fZSuUjvVY7kuH
fIR44g5pRA3vP7DkM3YztJ2aqx9KzR7hF6PnGUG0i88QuWB2g/3X1jSxeD9ee3afzq5Lxgdr/28z
v8UTx85uM+ByTEugQSciEazF2RciG5f0oKa6WxBL7v69OjsFtj90g57IT75/u4WuAJO1AkOL+m0j
LtxSkzOT86Vl7n/tsTXQfkub1DmShUfjEHS69MKwMl9C2g1rnEgE293eMLQpnMVvQoxhh7am4yN/
y29nQhHYmrkWSL2+fEAQO1yqj+CiiMvnvx7KglLS9VWvCij8Jjhxt7dEesbMDEl3Za+CorGSraj+
kZSsIcrx4bbxo0OxpWal025RPXyd5lg3xmwcqAIW9xoYVeeP611xABfWZvTMCojzi0WQ1I5ANT0j
Mpm63lSFCnL8E0Pbr0xmXM/+5FJdWGE8MguXXRKaIv+ZpRDHqRaxu7bN8A0XVFXOPwzwNUQSRUYs
n53ygfM1POG1ouXPHNxRbR89gns/UcNBULO6OBpDdtYKF0/M/sjI4fWaTHQ3F0KHYtx0WlyC72LO
rE6ZDcUCVJTiIauDsCezKoqQnkohBMVUlLJSUYl0Ky7zm7C4R8rHe3a4gL/ik7RE8aFPzNHOo3Nq
7sF5d3E2Y6e4u6VC8Clg8Wa7y4EQl1c37olPJyyH0Dvx1VSJ4K1UpTrVDGnFdwjoJNrPqfGn1bYo
V5tPaMVFSypFjzo9fLdgmqajqjFAj04KS1n+keJQ/p8G6SXr+U3FprRdvebRvCV2DxMs5Xyk0lNP
wnPPSMESk2QT6fFHNr6EUXo2uihmigC2m6vi+iEDZCA1iRmTWkA0UhxRemk4WR32MRpGdmkrAgsR
15NGcghqdHx2WVqPIOAd2h4nwNO1PsAgZtd7EDJ0J5Wm1ZULymskDd2dy/8b/JiAXSJJ7Zam3bB/
mdp2vhVPbWHv9ZAhpo8Du5RIvJWW+GfjtRVHSr/l5TFukigbXR/x4b0goeGQRWcuDhNg2LeDJTlG
Pn7Bm1oPyWAr+Y1F872BmD+RTXdVxeVI0qeiLsDVik4Ymaq5AM7w9UJeCkO/IZSfn5eGkCliG7HI
K6Y4MxoJcaaMiEZOVctVHe25fBJ755jxT9UvDbVy+zp6dpBqKDR7W4tm9fu3sGWwZozH8BZZ8X8v
tvjfS8ZL/MND5DXjUTKsRpTquBaT/XnJuJvRa0wlQC0SsaQnwyXm7MDJXkfL72nkE+mDp/iPMMF3
B0pcpGg0P39TCm9bu5j8vXVMpkqTzmilKGxiP6F5FtvFGL27mbPIvNYUrp3NF7grdoQMVINC0F72
N+sig9xGPLPWoe2/v/yPM2ytUNPnjvXFjQM4odc9iRlBftNTBcMN/oMkSG61z/W+yODHoCJ92fLK
aJipCIVa7UD2us4VyHx9QLD9QVxuMVzU7NJF/7EEa/uz6qtWaH2htSIEVMbLl+lUXYwHIsGchPic
eWfB6AFNyfz6fgAX/1NKIkmt8zmRV7i6aF9J/q6w4LBBrNpHnLOyb11nBTPgBKED7uh1azvRechN
IV7GZIIac5yLavgBmYy4IQSZ34FeC1Zgw4BwhiUHAFvuWbBaMvEpp8DKelJw75HALnj/kBzqmWxL
VTaLqQM93bzj3rl2c8WEBf1g2tH9ayhPyG5CV263jt6/SWunGM32ocFSwdgmISXTqxbffVBYjJnn
ZpKuQ0l5PkR3dnfEN8bXZ5dq3Mx6rDjiEzCaMYNkuNJ2Aao49SBB8hWeMjRDjs2IXbgOmKn0vAfH
uKyyFrxUks1M6LkkA5l5hITFWDZRqcJFZp2mUPCRIkucertYjCm6T9b953A7+NvsZ/aK/Q+VM7WT
MwJCvmpDYhnUGcrpuq8DYjGu3L3NWYiU2aCnbpJ+/oH7OCRIuCGudDuGVYwGtE+5h8YlYEdfz7OW
o/8hdL4ShOj0mJiSqsdniwK4F7vohABxQAdVf1w2X1Q3Ku6JlhFJ+uBQNnqiuVplF3ET7Ga9j8CF
rH7ZYrhdspfabKMr7WhjkCcvRIjGk4nJMYzMnKW6uJTpEZZy32cSxrs24Q7ECk6GpweR+hrHYHAc
MpXqkJbcCVBJhYKXfIHCukzJuoBYXLRrfsKtMEkWHfWxc8/PWrkeuqJZLeJg1eSs6FtNAlZ4M0eK
vWV60RNxJqF8viLOYKPaMt+KwxxoupCaj8PLHPjmXViWTnGK8kx1EZ050kAOc9LBxOmV0fDUB5OJ
8vQjfDjOGVihX2AaCoJhAMoPOCj8QAakoWgFNOMtf2NULz6Hgs9q8TeqaX8bmrP8LRVqafL+NCDr
dyn3IYdHkeI3uS/vQYX5c63sRLUF/iwyrG/pBmXI84u33HizqpgdDxBc8vexPv8swOrGjxCdc+BL
TRpQBJBu2YvytQ7srergoctaW3UK+05e5b+G71WmggGMjCyD/tZ+B5eI/t4lTNhQvAEgnZ8MOTJa
xMaJkOb2HOrLY4msJGl9XJ/3Ej1LMGd3NPsx/metGK2u2Aa4CGCMNurksjgLn+c9KexnkVmeXjoY
jj8dVFmqadsiVpHweSlt88FBHeAoKbVLykqYv4XflFRBfDPgWIAT3yO+LCMLJGBusFswHccF1pCK
WrExpPI5/n9Vn76b0u3msQtmaKgstPbUBzzajqKGT/peKaLxUruMzVvgOLxAuRuNrK8aB0ZbFlaX
WkpKcVGpoGEvt4IKH+Hun9SlAgEOcFEsV7thpqAu+Hs0gMECusghs47XF3OUHfftPDpHR1Nj8FvH
4DyA+yeIwru5tio6uTu2PLG9HaqIaHbsaG6WpP1IMi0tOmDyN5r3OmPvuoY2VI5P5RgcIAJGjuW9
LpWMFPbKNBQeeM3BACL0PdiPX6YDuodl7VoUs9kKEzLbeACfA9G851aiPQDbevnRYoSUO73Sk2qK
lb2hbpb8uQELjuJQKKr8fpxFAxnCel/ufZZnBbIpuLkHO+1Qep+u0jgrbnmGqUYl0Yjmhpur11oH
QcW5vJM0ZZi0jGUu3NcCTLROasFiwIw7aOSeuHy7h7BGsG0GvbhCqx+wlGN4cBXVEaWhmvWtJcv8
mM4oLjADintUmpTaS2bkCWZI7klEWdxyE9t/EJ8vadzIb3thXkP/N36wUT5Xexo2f9/s608CO4AU
X1CZqc9Acf3s0xCTixhf5VgYqJ9Mma6vPTlP5PnENZRtggYV20YkCVdTDc5IvAV6XfbEzJYIjkbi
3oAsYRWvlBwr7Tvtm66ZwtWgAX0+X2XBZLszl26YNN7SvcfFXNIbMIAqkx4EFj15ZwqnFPyfjAKk
HnjJwJkDtnnI8NgJ4+nOlHi4LIUXQFPMteAi3qa0bFnrrgmSjLwySYttl1eEMwdHTneCRtui1m9U
a1PtyFWRsLlloo5haw+bjUlFAFWG3O+7ZCZA/Mh8SfS5b16/PlmZznZD+Y8Y67N0NOz3eBqH1yGY
y4PNsnr+uvwkhONbHywZKzrHn1XwbJtOd3fhDpI6w/5ES3RlCpuudogZARRRzgd/e7XzdBEvb3ct
gLg3PREJNj7LZI0n9wiQL5VASvlTUWwaJ5fhtbcrSrKc+51iuRVrgvY1BV7qN8MbfqBCPQzbWEDq
iHTkvXNgYW6yX+6k5Di9LyaVE+WLEIR6ivRhP3rTyqHxBSYnao2kPlQUX4grwnyw8XuABQ5R31Z6
VjNiNWPNiPrTokTUH86Np67WyuuIeiATmG5QgAdJ6HWPF/N/CyuABvREHQ3sv6TAlXyqISFNKF77
eMRvlbnEFSui3D3sPzHcWD2ENrOAknlUwhe1evviRSmBP2hbB4lkEbFmc371CuA346T9FxePxejj
8cOgBGhbscVZ7LueKQgiteaH+wkJLk05OZpD5ktcL/v+24pQ+9sbXp1Tc9Lp+KzKjtH48FBJ3kFc
janQWEylGGw4CjQ8ieZUBo+t66l3q1+hZT3BMhEad3KJJ7r8HIuTGF47FWFb/iLq/78Y7zGExYMc
UwsxfXduhM2E2wlBpsmNaD0aeiqbe0rd+uyBn/sHTxUG9kGGhJSNnz7OPhqkHkXqR15LK9U2H/bc
pB3q4jcIexwP/j/O2LFf+1Ld72LkOlMr85TOtAenzCe4piBYkSeI9y+qGmVrrPy0VNfN8DZ+pDqv
N39rFIO2D+cgso1x5gMMDEziFmi4M4biG9TJrr/owf/c5auIE4tugezyXtSbNlfuON/WQdcb6Qr5
qfq7CofcJ5fpuKDYbsIn/Dj7VNPF0lD2gSUH1ii4dOJipD9dehaa/nXxJm9ImcZFW8YIUrz3F5Zl
EprAnxaYYLOS5KcgRZDF08ff6xTVfrA7xo9CezPndbyRO2Bawwkk+EnecSn3JN/l/rxKL6F4Mkeg
srh/TC8G/wLu/87B5FNdvTCkh2RqFA9Msr1HBAqezc2U0F+6hGXodeT1iGfbxnIU31bZ5GxDn0uE
QCU4zqrUHAQBUeI8vufo2kXxrcwabhOhj2E33wLm5kNED3+7yemmvkvK+IlaCwCigI1yFNevdIl9
b6jJv3xKTJrbZiYAJpjPsOY/VQh0jdBjsP68FSPtFl/ICHdvbcJeB0/plx9mAu1kZBaBvusezlvP
+M7ifHmxDtUTRDiyorbrKuczLsRxXWeGeBIgaoDmxPfNtXH+kPDkyBx5g5hoDWGJsCCqjfuvVdhX
b8SV5QaNgj1Cu89slvV6B4DYpYqUio1RjJLLvl+S/IL5UlK4qj2Oy+k3bu+NY3URBNscXaKZ0vNf
8D1xzJIjSxgySC9w/8Y7jAXCZPExE7L5GqiaUBe8X9gkt+JLutNAVdQzdObahnCdBprp6rx4LROH
gS3KEPMpseZgDgVJwGcHGAs1o4oQtCojsnWXB9I7yrjF7F5B47ND1Qap4witmNaSqnxQaE5Le6Jb
sqCzrOMGrSSOPbOeih9kkDn3V0Xa8651wZGAYdRa8RrfeE28KDg7A5QMRFx3kAihNfkgrtPLtKER
ghHE+AVJUYhPLZPpcGu4W0PvzA3X4lnYhz1muGLnAf7TOGjCUlWz6yavzvL7dIJdBj9purWPAUbz
DxkRo27PpMMr4BNPpFP6ZH/XtAeuUHkZdCrFeWtfLi/anroSd1lFUXKOHfEgIYJ0YwevtnREb3Pv
j9X88vZvOjI6iavIxOXys4hDU4MhlRIGEhrQjJs0audKk+QkdUaFOw+VdqKX4PVcQ1hx1TKT8Nxc
N5Jk0+n/Nvu6PpbNUZxx+If2H5RrgQtPg6tFXE9E4tMHNT3McYYOOmLnw77imVNcLHbHmPaGYZfW
XUkPV+BmAsZKRiJwZXUtBheMGYEEmyv34iXSmDE+mjdvsFVLN9Vy2zVFUNEI4h3UOOr2PTVTcC9n
NXMzht7Kfv9fL0ZOVA3IBsJtbS9ky6YtBAQxlwfHmVfie0zTvBpODu09TgHpuaDiJjdYhwpL1OwL
d1HfGLVvaXDhZzl1ovBYtypgIxWgEHbTqgMPmqUkWj+1zO6TLtwWbEjn0TdajPvKHrHaDesh2Mov
OA8BayDSReksHemYPPN6TbB8SBhDKrhAxnfWYnfH4lxKs/OLaEKj3CfGsTqD+RG/DYM2BeOe7Rk6
WkyMB19XQuc88HR9uTilqFJts91G2p8bvTI6K7UThF/3gyrEGlX82Xp311h+NMKAP3ED2CP0Yfta
EjyouInY0c14RP0jQozcnR4oG3ch+mb26Bsj9oCTBcbp79usbFa/OmZqu7TlqpLlXkk5Z4RakMDm
QFiVCSWCk9OJZ3pqGrd3AM1LEfdYDX605dydeXyqjraKFOhd8dGMNBU7jwjFsf4i/dMFRaOTiKzi
mNTBhbWjHekAe0q8KeIghUlyomwdgh3neOy84awkVUPLPEm92ZlAkUIoJBCeKVaXzquTFUgGqlIz
5Xo0D9PmTEywvmDbYv9Idplu9T6WGorPEdxdc+FL72PiYMrI5D2pLKZnr0u6ypEjF2l7V9+ctOEG
3nlPf6WHw99sVbXnbhWHiEmzzA89Trw1DtYjoI/VLPBSHct13y/uS5pt3XZ57WJfUyKn9r2E7Ka5
rILVW4hff26N5rMcyeRlBi45M3gHhyxzS8RSCKdzU34xd7qhtNnuUi5a01pi30t7F4W6RRAsvpm6
2F6LX6RDtuq0rZI2RxpMV5bA2Lmu3wi9DIcK/bJuaIRLIiTWOD4Kt5kZp+ZCdf4+710Y7GOE6ue7
Qgue1nna9th1Kt7d5pRuXyFRfh3iiOJd7+C/wAlU2fIcUGowi1ttP9yt26k1QtaUYnxoGkFTuwwv
4vuocaK8o5QSbtNaCCueyQq9KAAG4x2RlUm1xiZOuZhu6TuAHp+RnobyN2LxxyTs2uhAQmx3qXDC
9L5/KJQbr8bW+yKJNn3tY7NtKFKcB1yVtHVy0qNvBuRozE5tZf7jtmXyFIu3QGrxD3Q7o3/wvBLO
I1VSc0VD3d8j+IFoxP2XxBDxqlkZ3vby5COmhccUhuHP5qJjFYY/IaBzQA2BUY+wPjRId4EfBoDU
oEVZEgIR2HosHFplkmUwdGsE+3vssWpd0bLqzSlqzOZ8Oa2nQy7a8NrJSwxm7diobSwWekkpj508
0aHE1g6c6Db0XdrNtc912an3RZIRrzjAj8fFAEXpMxLCG0gMPQ8VfMja5hsAoh7pFYySjyXr8RsK
YFX7AqPy6MUnM9r5hHXJ/ZybigqbGdNman3IF6cE6KiKXxC8avAQWDyw/deoP4Xc+i6B1SYKdbtW
0711JfR9/dXkF++YzuGO3OwxgrAPgDx9uUIpw53Lnmd58Iur9KyFHhLbB9UnK0G/1w+qO8X9kyR6
wR1cVcQOq5L1nctQepgkbLC59qKRVFF9GSsa72rVomVidMWxX11sBKJYVzAbM99Vm1Ehz1waGfP7
gJkkBhUbFWbQOIIqrdW+sYMZvPUfsTcO1rPDeMeBq7mRXDEGouPYD96UWQDlT4NPV4kb3msaq9ps
IPY7PkG+A+YS1OaoUGBVmCvNq9DT+niWX7NnvvwCz+ZQoTxd4FTcx8+9cqsoATVwZ5vWV+xa62UZ
ecLMZu9XNnssw78bLgd8xVuQuuCYWmF8OxeIISRa4S3bn9E5xE9cby8cB9gLRvrJycZcEecafGB7
mEP6Rrv4P2v0N5uiszoWCUhnkV7BJtFNJ7l6pVOa3isXmJXG1EaiRBYJzfpVqBafphh97+2Sx7Jy
eWsHGtDwRz3q0+L8X4qyHm5kqFC9RaTja/FDKZN06zNiapW6UfUm2+Q1STiP1p+TjW2O9ONjCg3F
k/2wGyX44Uz42C/5E2Vz9EFOGrLqxDNvUx4fOxjZG1bgqW9S8AeK/OUGNRDXg0t2qR7jDEz98LdO
SOzCbm8EF8Ei2U/TSFS9xxy1/QFX+cCKf0NRgRszXpFbgCBFx+5eFxaABDq/aBsaRNbvriIErRdr
9aI7CqWuko34tajrcqpA3f2k7v1ts/5mizzCBQBRVvxJ0oedo3zIfjXm7ZvNqB9IYn3RkDBsb41p
EMpJAc0YZcq2YvKONp0u9L7WLz1tBBUghGD7oCDPG02Oa3B6mvToiNtGbwXYRtgtDUVxMf87lHCD
VouUlDMx8ymJvCSh0NPV1Mft+xKYEDYwMkSWrVH5Maym/lcs7CXG07TNXBmzZWQUYtIpXfaUqgiO
Ee9S2PFpscGza97qo3TXeGZlJ5Jbdk8PUgId7rT1bqidIKp3drKd79V/zZDWrl+tPxTQakCXqf8G
OlebVs33kaChcOQK+fGfeK7X+PEiHvJlwwafiGByHWHl4GWTjr29faenYlVnozzcFAA2485hAFfG
mMVA4zFsqfRol36oyhUyFMMkySfn69UYbgLHl2SIOZ4ziVl/Jz79w1Ut49pnFcKOO2Tnvz92dXCV
46q9Ala/LMRGogyLIeN3fupApjxPJejjEm6uo1g8aXadJRk5RNSiXHI2c//R8Bu0nMz2aPYRfDF7
C4+e6ffYrdOYlWBagjAYrI9g0bGESwsIDvmTd8a0qVjU0OYKRT7KsW1bDJzQ73ow3MpEe7Rs0Sav
4JKDJOvBav85xFNhAbZefdBa70HHe6hXAqaEl/LmtDb6SCuxqn7RG7Y0dvoWW78garGoDznqHpCQ
cdJPbnk0FUC/e8+djbqK+9uTdJgT/KxmZGMWdgHMKhb/b4s6DfE5Af0CYIGg8+C6fNSn39KBqXl0
OSaKtK4+Tn/c/rG76FO7qh6+sFSdZkSnIGTMVKoQQk+LtqUp8sf1IAXuPK8b5FlSSnQjM04twkd2
k1eDYWNby1vEMqwBUU4wpaMpC2C+imYIS08WhJGQhf/Lxar/Ex/J1b9XP6sAe5i9vejv52WPBrF7
N27/xc6+y8ggbeY5njaIX9HdKqhSH9ZgWzCcGxgdY8xZXtPXv33qmHTVxOUznTUhiQGQANnpFlZj
Xi0Gt/8HzYpshWUeJrs4X/PWZrBnPvTsdENtpE2bLWDYPeoTPK2cDi+7BISjRMeJ0q7a9pAZiubW
OVBpCaWBxR60kTtJHTWehqT20AB+IbixyZxn6F9nGmCgs0oxzQh5ISCIWEgVPntsfPztNHYgBt6j
liiaNixs3hNx1XwM+sHLEk/ONOgL9fjsZytmzuyi8uo030dnopFUmrAz57SgO0H2N7NYfI13vAVa
fjNTooRGBqH/XVh3oLEF1SOYqQnir5Xhj0tITtmvSvvNLPruBqPZaokHE/TPiMkm9fDIQQCrkYYY
7g7363vf3XAJtVQzliize9UCRWePffXztutiqY9kOVh5WLs76ptinsyKz/y8t/bKiz0Z5aElUpqY
QGcyF/CvDMgULzBFoKqiIsRi+Y7JG3ybwBN0rRIOFZDQSykrnMOI/23GQirKAQ5xoccpJ7M8fhRF
G83hUp905DJ2UQcjhrX/DVmv34jm4/ISj8rj6uIPw5ZmZ6CEI6icXLGGYQPbq55wuLJ37gdaeTYv
CKxAE1iRqHlLAlceoYJNoPm7GMJ7CGN4W9fJVMFq58rgZA0PgSaByTC2irXt75ZlCre5sR0Xa6DJ
zCS6KVWZ7MtbRocWtPHHcMgfv0vPQ4bVw7KYnqCJElj/sKxp/SXA/gSN+3hF0rsX9TehhNUiM+K8
k/0vqEhiN8EWqfa6l4sIU/LsbxxW/pwB/g6Mq/zDQIbgiquu/Vv79d5T36kNcSTF95jib94jkY13
BFyMSS9oPAAmB9oSRSK+BuMzvjOfpuCt+0OJILXVckgEzUEz06u5ykpQS1rZm/UoUWjS+HhtQc8N
lg8RMoXDg3ckN2jcpiBSZotXJpdAAziKN44jTZoNZsp1r6Okt4oqLZHfdAbaRb8ux5aPfsiJI8Lt
YcQNpQ1rHd6W88Tj+ZyYnO28ZR1oRNwTLxlK4yahQn5fvkUjkiBsCNG/4KCRcxG1XKZG+B7ltMQL
J3PAhjqY1qBHtlhQMpU0x/byd66b0ssS9KN/bgBu8VVr96lleFpWN0243Gee3BVHK/F13YQXoF5M
Q/wf5z7dLFW2VMlAbJPRNmY1EJCI091Vwm/+1Xkuhs6nL9RK8zMJq2405/+h1Te8+3Fe8ueJ8qIZ
811ewH7TGXzeC6oZtLDGZbA0rTqC9/vTU5FI+2yqJ5brEELipkTO8gjkHczRPYtujVkA/BrNfnF7
ODPrIohxPVJwDiEeNrecKQXULvO17AwunrGnCJmEXpj48Iktlx/+RxtgL/RcCgcoUfrL8xMJ9GEv
j4Rtpc9G6Y9Z9cguT814ZQCQI74JtbQ1uaKP9NayvnXuFwklKKkedTlq9JRK17ERZcWDLbjWRyj5
AYnBaP7q25p2jvfZ2R0QbWiKIeh5JNdjE5qLlpnzOtjJ1ioMVBWQuT5tOov2DIbe+ObDHu2pR9mx
moOSMlxK4+aRiEYPaLxRjQOl6V79Q0qgBjMdVCKCK9WvxEk9NrVkbJG3RW9h0jXPIhKjF5hRKSmJ
bRG0fr/cB5eWVnC4qlM96W23aAF6NVuNC1UvBYwMU8cY/IG6TwRsc6dWyzuLczNbc9EPF35l6QQO
MSB/9YfJXhKw8vFE/NA1ofswohPV6FvGxgaJ+4B04eQFK4DuR3oYyIEuSf7WurnpBklEWADQVobH
Ne++4KMkjCGJgQJNcvlWQx7l3vNWsxV5mUQBrUTMTRuyG/j//qfS4Hl3pVVejQk4C1pnvgdQkPw2
nRmxhDlINQbtVbCHEdbL8zI3EwQLb2kykXRLaSYMnXb6EmzKQioUYuulF8LN3RbCaYJ5fWTuKmy9
noYsALW+Nf78m3icLkNDwIx1P77v2txJCptPqPgI3luLdXv4+tNNJ2OypiNpJDJxZO8cab9nmPra
VOTS4DEsh/yxORT2Oaj0af+38KVFwsc2Kez60SR8Smt5xr9mJ0AJvC8XaV3laQltSkusMQm94QCM
2UwXpiEOKao0eZqxNHqAhrOo5U1VMZlH6nmQXIueWwC8DgVeKivYcVT3KLsb0mwEMJMYM0l3bq2B
4wjyEPnNo9a70W6wZwfWcmS9BaD4OIGPpqgfRsGyUsRFWlF5O1XKcFT0rZXmIgXX9mW782TIHGDX
vczqKmAmfAdyceWF9S5V3we9XY9G+XHTx/ZqoQCe3taZx7qsfeLs/V11aA9sXuryZsVhH5gWGuvA
CISQOlhJjB6d1c2ECswuU86En2PL9TvHJiZqZkmTbn86L4fAq1sbmGU/+K3ex74ne6S8PQmKaF0w
kgFievCIvo3MbaLjE5O2FLCvPyyRuak8W65HBPmHMWRVfTtUrd6ZMwI9gtsUhSz5mx4ioxgt7MIb
oBSPgmbE2G8u/qd11GY0irkl9z8RFZJH7Tv8gU4umBCHxDNSXiDAyCT+f1sHGqZqtu8grJgP0BUj
zghi2qcAKnPNZ608Sd+h3BSBcbN+1PzdmbiBh+xrZMH+EufPgcDpVZTkGdr/0n4+1gmvIEZsQ6VD
KZTeu9JKnjhzP4bPBn/D8zffh4J+qvpsO9YtZpkyGBga1UhLJxyB00NG8bHvXxvA2Ouqmwgqj2ZW
iCV4z3U4G1UXolmHsZp+eG7/teIZ9h2NgSD7yR5sgABFrPIeBgXtlaXWVd6ykC6RaCclNt94kVYJ
axWuAoSTmFTt2NneJQsq+sKqwXBHj+O2DnnhFtinINFV2jP5qSTvlLPug/6ZmEMQaKh6rID1P1/z
GH6JxPRik0K/Z3EsPBcqEOAao1uyAMgaBNMleseiqoAQfh91kbbSNfad97fjqZwJ91dDPyl6PmpK
Rm8iDoUphHRydK72WIu5NCmT7nAFdxjYuBkiUOqPJJiJw8Y3yNjmXe139PtWdUlYA0WTzZl6795m
/h14/PbBC9PXQgRdDBzmgZuAuoVfxLxRViHD0l0P0U78IeOiQ/l7EKNxHzUHHlfH0bdH/mdJZWnn
oZoKQqYpyVFLBrz84YllqKqOE03D8m1nnGZlh0PtJHM1znHFgmNdy2MMX9iNPlsHwCxj+1SPhDij
KVpp2kbSAy2I7s/GQJzwNC++uBkzmOtmwoAmWHK3MntEeR0rGkdltC+lXdncI3e9JJNUnPyvv7Mw
I6yVIscLWiPLmCNx64iZGrLdIXLLqKjVmsMcLR/fcKuJjLbIJ7RTI/wa184Yf6mwkr+nmbSxhRCY
MIJkQqIe1YW7N98zohMjn4Z8WRcpxpDKBqCVWe+EBh90xuLvRjhxp1+VAqBIdUhi7K9Iu2mydG5/
yQphgRr+toDwPVLkW45qjm2hiBGDNDDMdGhqye2beUhOpTtespe+mDSs+6iSiEcXy8w1Vbk9ca1D
WVbYK/vWTOslN3LUqF5bg4i/spSYmjlWd5l7Cj6wtVUXOBDyO4vItdtibcxg0HN3MORDn+Tq2adF
iQlmgAymlU22BBeKBeoJgimsy0UCTHNFmt291VK+wIy6s2HRf1bRViW2deXVGxllHU2xmfzUkJLw
KY7SxlB+m+XbWzQuO8RxVrh38T5FYxAgDFqaQ50d5X6yJGNPxs+AEV1x2haq3rkGM7oA6FawFQ3x
Xs2JHpViohOJ9qbWRTP/CvGM1PKpCerNwD4oidFjozUxE374HCxXJX06qgsYgBAAAkwnI42KCOI7
HD2V/wxd7qcTQcV4HoFGzwZP25Y6+0jq/uxqfdGSGAsxNg+cSgtag1TC6Ga/vQ6yO1FdGpTBCAy7
BInHEb3LyOTZO4ysl49dTwdcExL/t9SX1IeyldQScEN9XOw6RUADQlpbzmqWGh3jVO27KafsYpSt
cJ5l/Puc53Q1+9M8mWo0seQ2a0GluAHy3MZT+90vwSvMFbyyVI/D+it2luqimq5oXlSSS7rYwrpP
ng4BZoN+cSGti4RnFVOXbovzs/TZq3mqekKeffhiffEiuVE5DvfynfW2Bun1s7slSGOM/dQFrPxU
k+tWWuU/zHzKwRAPpRIWzPpiwfbx8/uavl/U7gy8n2UGnS5kz394mf0rpxPX/AfryET6/IwlpvX5
OhM0ETplHRZHe/3BwRXcwxJk+E0kUbRQ1nx7KwqCOoeXSp4gCBpLhBAru4KlekEe3Q5hVYy58bmb
rHESiU1IF/pa3m51rEJke3l84g81fi3bKHbL+lV31dOFUowIuDJ6PM7FckWnZluiSUcldBxZ+V+u
w+v0GpMM1GV2ghwB4PVUvxwQEvZ4DCZ7hsnJkAcs7sedyBXmvPh20bPpWRS0ons3N1GUmbzIWkgZ
VHr+5bbzWTrwfruMY5hPzFUxVyKE53Q15qh68eIGs0nFJDGMpMfNhr19SznBLrCQ8P76XgJf3IFW
Tu18Qcl+n47ZVPn+1Av1Wvzly7b42dK88qtjLuqVHMZQ98CksNCuhblkPkOFV7TGZZu3CR4IagDr
rV8GcCsiHr5borFxgLbbN0b5sUukRqUmbY0mdjCV/yeuWW5eys7wAyZw68ftBsXbvUXbh5fpowXs
SyQXXthW9WlZ67wZ94qtROonYTwNMOAOu31mG6F6fHNvMoG0R1/C3mCUsqZF4oOsTKw54R1q6sM4
CdRmlTf2pVzarUQg6IEID2EVhtALZunRV6K+afnAD/XhpUPUMJnNFgcAh7/OX6WRKDNw1oMf0cQ6
tjQ8Swfgn/CV0n9A4wKzkHtwfEwPEhElTflqf+bSmGXC2rY28fxdoW9+08NLnsrgcfBsbWwMCI8J
u4sq4yvuKGoIgrGPx0vsrLHXWqXt3jvgy51jkw8VNn+IMxcdpdckRDcc1XGBkWKPqHC/1foWOYTV
zvSDpJJZVUMT8HPCI5ITMEXXG/37G0Rg/rF1MaxpRvuyEAed35lhewdsTk6rHmcLq2+Zdh2cnJZ9
kVaI5rSuFInC52a0oSFBq2Nphhv0jBokWDlefCL6OhgogEUoevYEGCuS74j3OVHfTTb+n4FMJ9yY
y45JPvEQcVdk1wSnsHmDkOQxMXLzTBklOpYKypLzyh4HLSbukUcGi2drONsTibeDlNeMdJajY4kw
iwtSF18XowF2Phb5+uYoCAUp38LLPkIWJ2IfxoSBm4SXchAXP5tzA3LOZNKdJ/9Ob0ge7ir7uz8P
R/XSEqgjFM1t/MPJVbzBATTVP+RXQeYHhqT8BaYM3dVsKaJtDMhkFEY3MqKD4PoknYEEw013APRO
A0MxNGl6A2j8p7RULaVH3CcaZi/mEVM30PCw6XTCPxiMIt8+KPSnZpak7HZeix7+rUEnrqPqMvLe
fkv9b2vPpOPbs+BhI7gKsKCP+ANVYkw0frLsnSgv0etR3bvq52aUgdfc2eNAyVGnQkq2KVU1wqTT
PbJqt3EKDjqafjqXNX9G35FcQPBn5OVDBBxNwMDPYgDPGwNEGhdL0EBcxv+MdwPPuBJ/cFEz7k+0
UGNXOOtF6E40TdI/ThgZM2b4R0XU5Jt3cIrc0KJEDkD2aNBrgqjD3D4gRh4//x97CqD74HeKL48L
fSvgpSeg2mAIBqN5AmmmirxxSbF4FxQ6dVF8lUCD7xQzYqRMURV2r3ecG2SiGFtCHIBV3e8VOl1R
/cepk0FtS1FbMIltPp6UVpIDTpzk9B8BYtedwDNFauyvV7ICg1W4+eOtAuA7O8M6Qitu+yCYZwmj
8w3QA+kDAQnviD6Ohqm4WSsB+E/qnt4EBQyisCUweXzZ6SPo8X2cs4mbv/d/hPWjaNw/+v2WaxEF
CMAqLeGlNbk2Yto6AeLPWElzsLeOlQUSO4MjFsMjo0a43J81XxwPruTHjn7SXv1PfhvY2kszCQc4
2gwLCrunDKiU7W/LGO/i0hKzZD3P4bVt7dHotTXbiYA2qe7xEwjHUgNAxnumWshoEaQbIqM7NGu+
cECIeiyiyzz/D0b8i3m3D4khNP5qyz7bnEEV+PfX6HJegaj1yyxilovZ8+dAIzTNOigXwhryC+UZ
AfAEpbEvNM87ptMRDKCwf4EY79N21fholqo65WE39zOeVDGam+b5ExUFpK5qtU7xO4UAeE7RR5ez
b7pRBv9RcX8ofAvosP6h9OYLvHSnZB49kCaGouXlS0Fqd/+jT7osp+5/4K+CmQJRdfSh/ZuwndvZ
FGnZl7ptjI6PIgs/WODPBaFFJFtoe2exATjoLJpGkeeo/6rl9qyKhl2qd/QI4IiY4FQhqDB9Beao
YhGsTScvZmd0ZQPVYtWWSS1t8Gw6lKCcbMYoFH97+taZ0Sz/t4OcPumxNb6EG6QnIxhfWbxLj0NO
KvE1qtKs4zHqsyWy+06C+WY1RrYdIa5ofrWxoZWeW59gcRBVj9ZPlTSgY46AN1Vzs4nnlj9URlHn
Z17yci56ItZFbc9jznle1eIsZrPdOHZrc0GEFCWiro3D4aI/1VIOfNDsGQKwTBApxAaYYjBbDZDq
RzHL1CVvSqRidfBCo39kOu9bB86Uz3M5wtvy6CBXiwdISLDL3ve4XydC9knb1lvI3sEZl1+QT0e+
iU96fBjBXMFobZXPXFoJ4ipPxfgsfZb1QVub6Mm5fSVipTW0+W8E13i6dTOQWUPC6lV+RRVat7MP
cZ//U1OeNfB1LFVKffLItqsfx82gH4f8q2BSIR7btY6ZqjFFqgHQ+4+kOv/sMvaegJqaAsfMT9Bt
rar/rhwfgnL1cNFxwViuWB4nrl2+zjMZvhsr0PG/2VtEDj8lzPs9j9IBRWMqhBo3G6l/ARowXgGk
997AhA43jMwi8V3sszfyk6ME1BIzMwh0t8G+A3lt91xOVrpnU+PnuzALhkAUPgFr9UtprE6B0xci
0jmraNMbSE13opmKEdJ5aWDZpWfNOqTD+SW+ErV8lPMtzczip7WE00e9PBGEhhicVEOf6oe/u7TY
iweBFvbN7DWSmCVC5bXsXrhfVGRIhd+pwDK/6kNHLcCED3MkQbiXott041lsrTm82bb9r4imA9QG
FbjFD4dzAZeXONspEm70gxLScfEqjVVNSC9vlNs4WphertpBnXAmP97BcdyIjqhUC7QJL59wXUAr
xof1gdXTHPBsilYjrMzLXN3V1AhyNubUztPLnM0JkacQSKUtJgikJklcGolI0WUXmlWgiuIc62Qv
h5Prac5tADKrIt08f+rdMMSygIzH8eNz0/xnU4k8Z8tq9EwHkFBaquPcXE08WhAZ4mVw+CsYo1uK
CDC8XLQCFvmVodmV6XjxAVIWIzMuUdsIqF/RmLHOgp3kpTKF/n+V3BMj14yQHDcYaXHhtzqRpu34
lMaiso7PRAJlG6tp+bnrJGK9zdm3lVQTRcrPDIsadtPlmveQCM0dVsYGZsLlKxKneNY03p2Ei8z+
2qOXSkGIWbNJgFyY0hTBRP3qKt70z25N+FFdrlRy3/Q9MdJmEoWQYYH2K62Pc/V76IoY+/OUu3Pq
TU4JQsSHDbt4Ew+QwfNXy0n5DpJg7mNy6ZZWz92PySxl8qN8tejjYICisu0ScD0SqHb+qaUMUAZK
P8F5dtUaQoLagVxzBM5popVZESdI7G19FqQFgbzZkM5U8BmfGxq7g4M4CE6fiPi5JhOrJj+NMGvN
VhzK3E6NDB7TlYXH/oyE4ONPG7ERBr6p234Ogd9I3v3UVQih7TT/mgQ4HckkXNcJRd3ls4aT6QxE
rQ8BTq2qixrIctcA8lvidXhFm1o5eXSzcjEE1dv0Y5mErFHgz0KCJ+i9r5jhO/xnxdoCHl6gJPEl
7wVi1RjgMAfoEM/MTHkA7bYgMaisLh3cBDFUEimSXqO/tLyWZ0xprftAOZ0P2rnu5oerr6xKWe8s
0p6JaJxBn9RXewIbKDsQTPBn6bGWvli/okzvRGq6g9QEP/4Xa0UTx3OGXjWNAydqVPpoqkOW49aT
kwROof1PH4cexS+cV9im9CaiLcY5T54E0JK8vypG7X4gqggv9LHNp8y0cvm+JKmSUwVInPTjEcvx
lhsu9A/yr9uEvTzigyRAPdQwXGA5rljcPTMJqOUs5gkgSmOVXbeSGviVMHPCAZeP6rcp3uaEuw51
9zh8jGACiqGmKPZqf/D2WS5n953UccyK153ZYXUli2HnUgQZ6SBESz0ZzH8kbMHqhPFQr918cFsI
SP5f4oT+hna9Jlz6TqODEBFJgrRyQOKQP2lqPJynprumagdUjVjbQ9REHpnJVWXrXWzi2Ly07Ey8
2Ohmm9qq34ehL0Vt2hXd8TyZs+eh9/NsfPDk2+JH2+PfphuIkdbme+Xak/d+3doFucpjMIf4qxeF
NS3p/1DPtrV3MAhPV/jTVKhQG6oX5eEQ9onvsVMskZ+VhkJ5TVAYZQYnqnZeSMda6a+KIU64ufby
qBPZhTkZtjGS3YGGyGWVMyXn3NOS6siOz1xcuXOVnKWDFYfKCkpeA2wF1+wW/Au+uqJ5I7HjPCeu
KUPi0RqXoosiA4rwaQdf8LOppNc4i7reiEfCxCW4G09qqpZD/NqJFX753HzX8F93dXVMBuX37J07
DUZCN6K33ALZTUJeUdgilnOVJxMSZgNLMOLJL1VtIHEIMVwgQTIqCdo8fK+DjMuvOybK3p7H6kWE
afRr5JkJjsQ90yNGLECUpA1h5iTHpt01nt42f9szBOcoyWxKjq/0R0EllNE+N+SaRdKg/NfFaxHj
vn/WPwpZnh1bYGuwHxRO9RNBzeckDWfnDT27h9X1YTt+P/6kOqzkBDNVi8nxwQa6qifkNSRKUsRh
sf31J5pQKqMDkKcvHTBIyq/YNdYA7lflfI5+9AkVhef68jP+bLrbFxo/y6GhupxYgUfmxHHdirjl
gIHy7BXk4TfDVoc150UvCC7NfCKmkzhpYoLyoKaooh1/bgD61oVIYRy3UxCHmsAR27yhZkzGrMaB
HuKEUhF040Emfar474kgg5pKcY/ZjixUcEr1oexdm2F17Xsrn1xPhoCpEU2n8XCkKyK2OXF4++1R
rACkHfvO1x/cmhbYYFd2WSY3iM6gKCDWom7LKZwYDrnW5xGlmJaSsYyNeJjDT2R2EkNFl7+48wGC
WYHW9cT72ewgGxv75sRKKeD0uJCG6W3SZAqliiUM/sNKHcDGGzM0Gs9LI4kyKfHoMgtdK0pSoJZk
ax+kAl5e8GdCDoWdpd/2EMzRAYhwTLAHYk3e57NU6RyKlPdxDJ6Kkihd8v6S/i67F9jrFh+vYix6
memz+BTeCOeAkb1ZCEcsB66z+2tCrQeHKaEwCXhjMoiramjkgg/3wr3w0AlELMH/L6f9Yv+Azx9e
yeDoMozoMfLsq+yJk/3nub84KyIVjAnhKfLHkOCMw+4ENVkytMeBj+0pN/MALJ3lPwU3DjpDlWVm
zDZkzYv/LnDZcyYtGpJSNFcjt7ccdSRNpTe770r2Ebxq7gXWdbwf/Bqj1DqTzktJZg0Sknbppi8w
lTUEi0yeHzMjgvi120KY9iN0R8JECSWZ7lLzXS5/Xel2SEufU0V6qQKei3dTILMxVpbyLSPiL3Rs
l3uz0ap5viWjIuDSccGDNZ7uNf0IzmI3KB3EOf8NQmZGRlbRM9mCm9UWgitU70fFrLvXeg5ZuLFy
zISu8VxxG/MJj0WihDRec/oo0aaslK72pZBXTniwRFcR8PJD2K7UFvpalZ58NStBbZduz0FKFfaP
YydGQCx8hP1jgT/wDz/Kuo73eDuKhwXCRMXnt/uTaP1NiVm0VDinDDySdSg/lVCi8g4KP2jtlS0N
UwEaIfc7nM7nTUk3FTm2inhv2+KvZLWdq1dHg5P8cWOpS2E3mREbpzY+cpOnd1q4D3jBbx/yqeM6
K84LeSR6XqmSAmFvE3skgHzHkj1DU5dtGesNrxk7u7G4RlEBEO9fzK1XtP/qEvzsxI3V0vhoTu9F
G2y9BeoWajdSHeFuiGpHQWlJ8vz5HzTesLWrR845z7tjnf7YZPJYIUTg+7ZXrE1/9lRXjlwBydxF
rWte3zUuxI8UJ2dlnjJY/gmldv3CV75Fv/xUSFnHr5rv3mDEZ6iBiY6Mq3qXMtH1zFkZMBiqKcrG
KKqQq8bzFYOZdfGl2/KaWYG3Wkbf3umEjgxSaNm7ND2h/9Mx5gus9u1BQVe5/QikY36+4lhoZ7BN
+kuQm7xsAd0Ggidcp/j4vCJt00XTh1WFyljE2leGJKBOYXo8b0TJUnJEnOF9wqk3DMIqSV1om8fH
QsBrbBSy0LcGKokIwW3LTpsL6CHZm+521cKqdzq3c7RiQOyu8Rc1WJXv6wSpSoPMHkYm96W9DUsx
Tkpb+ecOye8Xry5/w6rG423VCSTSHTxeUJ3n3s+/QVw9Swk4YMCl8nXeMyLgN1Y8PG1mTu2ELEuo
w2K+Ds0nrZY9QUMKUZnKLr1aUFwqhlimBcvNdE06G6Aj/ndbn+TAeDgsIoBLjAuP3nj5GyjvtcwK
+zvdUkuglOoH85RO41x2YHAfK5dnineq8HK9LIsfqoz4aHInin2q8Lam3yU+9PbmEfzYNQ6oOgii
qyPjMX8xyz3ybt1Yt1HRCwQp58ymfM84wKGI5isdw8EqVxK9OxqqScGvXqe+DoLtgbr8ImMk69dO
ZgUOOg/6JNilSNNC8d3hS/22a4gaBDhSjPWFpjV7baFqKFAsq1/ARGFLGNNEr5yoHYle9qpquq9r
GeI9ygWbScS+4HljtTAhs/+OV1VnQOLOImq4HetWENZb/VfKDYSO9jUGtIZQ6r5FcvO66naW3aAA
UiLc8RhG906s4soDbeRFsTWei3Ixjj5IPpOLDgJeDiv+TKQ0LuyJJtreXMy+BKwKbKBb8HlQwAG+
jLU4V9qC2JXOA7Q9JB+hFpt9xO5AAy3yhda8BbfDISwfPsz+FFiPBfcfa5lK4GUkf8kLJCBakPUc
3a7kjOPPrpEJih3JYmXFxQOGitKk2Qg5kfutw+J2SId+FCIyDHaZLQHAuij7HJI9KBSsHcAIHcy1
/ZP29ukkSMhIT9esWVWF4lynIovlfh/pRRmI63+aKSCw1F7uBieLbwWx0dYXfohkuU4xBY0UrVgr
7nYSpb7h80Tgt10iBvZ9G7dBaukSGGCLqWP+oCR3MSWSPftCA+rtAs6FSF8g+/b8gpNjnRYfL3rv
UYacfmHjTLVLijIp83ZFBSm3J96kN0fBo+QtFffR0viL/Lb/ZjEKR7lXbCfTJKKzT4ZWlYTOde1P
2HzCcWUTM37aKABiK1t7NTz4zP1oGqpzzO1qKxvt8VH1F91yaTUCiGopZmwJJWypQSQEtaxWGHpw
ikWs+/wLBtCNet791CwMVw4kpV/2ZB/K4f9gZuwGUIvvCQS6V2iQlnH7+qQRPEZDwOTgNT0R64fI
qFgzY+R+L9Y1cl1PVCsU4j/kgNBUgIobNoLobuVWsl2D7Wlqnd6Et0JpAWBSQWJI6qB7vMqkup2D
yq6bdUiE4MK/Dm5ajihapes/6qI0Gpa+knol1weXwZAMpniDnB/ioRvwjUhW20g4oEmZ5e84M2Ms
d2ZSQm1YcqPMWDdsKZElnuNTfWWUvfaNQfabA8tFeYxLkKTyScaGICsaji1F8v+Clr5iGe735SOE
c0jqh6weERaAvWWotCtHV1qtW2bWUF+W054GDrwQ7+KsfNej43UEQ/8+nKkGcho00cuDvRYuHF0R
xIAZwr0roUUADDo2tp137cGodoXHDOFtB7dwiWX1HFApUHnyWgOV7Udkr44eYGIDqFyaz5iAArST
lh+8rKSLhR6bUZ7xDn9PHbHG8XIyQjGBoDXPM1JzPx3IQleNHiWg2cGEbP5B6gxtTNQzyAaTkeGC
eeoim+UeyWd2q8ACfFNkP+kakWb0lVr6llBL3x82e5XxlU20x5jZPv8ZYcgT1XAULE98Z81H6lde
BtReoPAifoEx7IoK9muDPBM6D94g9iI0dRrcQ8Kf3BIqsdkeYahEPtfLpA/frMXTrt7BagqUXUun
kG6iqYZ0YeCipgxg577Dgw32eUD4Ey2QMf0ovjQQjfT40dmJfVQ275UR4QkdJXQMM8tNTPhUDEAO
rfrJr+6PxxJqYQWdx61IQbV7DSr8YlLv6KYpsnKjlx7ozlFnN0DA8ldQgQf6EBNtaIDMxH2y7Y9h
6R8NVBXfbAsW6hbuA4OYksyoIv1nAE4+zUBpIq+i+S0e1Aa75/CAD9QcdlhfGZZsqbTcsViXkRS0
/6uwPH629M8w0lMFAXdiCMm9wgwGPeWXQtmQgba4xY+41WihjREjE6ZI2CB6SM2UxEaEy7YwA83V
8xQGtBHqiB/ktl2m09rcH+RdDHU03/ZeRIvANajONqYvw5CL0POTTUFcgdqutOzxKWnFbOOatRYQ
9gOq7mlX3XS1i5LYI5/EzaUgdubaeIQf8h64Q7GPiyc35BNc17rl4KKNPxvG5XIrF30Ch5jwx3v0
3T8JE8vyNoLzoikgzaMZsc9fnKbHSrR0vC4Zho72ihcNkj7aFIixaDYvQgbJyQHvV/jnfDoDp1a/
qX5ZbNy4uElyENMmfKUu52WYF/5bWluq1B1cbeL2btInNP5VNLUSW+eiR+vMZoqkO+7staPz3duB
z6Nd3sl15a2+9Goj5yP5ZDN9Dl+lECb+NRGtF+ZdrnRcab6t8DKq7jU+MOPa6bjRRNb+7Dy+Dk/C
dTcIjZQ0uOUDyTWw7xrw81mawnDqkN4+b2hIQ6k29cIHc0fROJtX0RIBVkngMETy8H1GnyQqOV3l
uZt1xvQGb6pU+a6kzfegMBH3SPOyDpLqGETZ8EQnKxeh67KWFyWNZK3F2Fx8eS6lEFmlKtJblekm
mlgCw2bXnUMfwFw2DTzB7dmNRdAC+igsfNRy64eLCWASCgq0fG/WioisVZHp185dox8rQCNGLEUh
XicretN6T1v2PZCzLYwsekAuSrmuR5xdRZq3RCl+US9svgeE7z2E+XM0AUcetOUvrDJ2adUxW2N4
tY6yrY6e5icuQomocT77OHJ+9p7j1wC/tn2J3C+nL4EI/K6mbHvTTPYeGz7WFyu6i8CMgFxclmYj
fD98zq2Pfav+Hf5GcYlJLIwQ2AvCF4f1N3NIstuADA6JHF91NoYj4GE6eyYyLupZLS+a2qzFeqa0
gpsvK9xHKYsO/oJFp6Rt06Fiz4eCz59607gd0EjK9yT1sbBs8tNByKy92WLKb+bbuyy3t+7gKcpH
jboFz6+KCEedf7Wi2kN0n+HcGSh2P781pVcO95i2Yl0iz1GAyu9b55CZZPELu7MVhj/Uorvq36hA
meLy1Y/cL4G+lLtYR9oRj6jFpMKngOTSTuDY10RwJwf3Bu6BcIk2CVrcZmpm5HSmNkXydl5oPt3t
sINikUTut6A8ZeCROHfYThAVd5p1+wBl+Jai6NUZplpkHbcOT1egEnDhWL2XwtTZ2jRx7BVRuh9H
rNOVfq2GADYyPTPCZ38LhAIBC2Xyr7ms+v7xaYTRBShwqFMlqGpJNq12K532Ozo2nunLRkNAbpB7
RW/uXHxAw23LiheBT2x6NsQPthJGiwwQYKda4aVVh2cnY1pqUWBoQ4vilyoWtF0AoA10B55XJcFn
jebDGh3A0/vJISIyfj5ThxNpft6/x5xmP2AJAHGJv/cGlmEUUaUmn8Q7uEL6qJpc2T7J+L57mfWI
khgvHD5Uly2VSZkQ1ayqnIgIz9pE6gBRLM9o/wcFZU7hLSJnkzI5+e6kX9OhqeoAF0k2730Aw6hD
+eynPDCO+I9QhJQcRPcZdOBWv+dm8I06ZuV7vJeU1epTsTVbsn2CGoX/f2zJ9Hg+kKIs14iNeuJr
lmLmK/1RVm7pGWOhGbge8aAArdRR9YFzCvIC4b3jtaPvCaBqDaZ4weQOlSCniTECNk+IKntubrK7
4R7GxKd44gywDdaVVMW4xNHmkSBbPNsJYJlgGKNWHWBks8f6t4ps+CmrnDn6uxbN9aJNRQl1srtt
y12UAvhtafBpZo2KlLz8ytwficYKiPd1mGRxCdQ9SRBPpwg+VcBqN2IK88vdilrgBnBqzvE/chX5
sjINjpCK9GqylMuCEG9bXGervMTjAji4YEROke1dK8iK5KGlaiRO2tdJhFZfudwLaxB3WE/DtgeN
BF5XsWnLWHWHs/JekQ7SYrAHFHcjv+vQK+8C5U52Zf8Qf2D8/JyCvmgCwTCSA1qkNkNz4U9YpTGo
ydJj67qLeHCDckpRqosOZBGpQPJJ9Og04M1aERwZHqzOLIsehLQjWV6y6DrEiDTiCA09FmiRmaJM
bJvah0KBmY/25M6VwoUSBdEB6Ietkf1BwG0VfMix/ghwRApta8DNChZiHqjLn1uEnfsTFwFkl5Y1
+Px72BZ8GPxrOvEgbJg74YRUVSTprpd0BSXophNorjXHrdg34OkIeVS84jBxkTf1r6Vy+Tpg+OE9
5ygaGylNDSUYWwZv7FBDSO19rbdFE8y7U+HAPG5OaKFjGG+hAdUAs4Zr3JrUBB3Sys23ot+XFqcf
WuAAUavs06z9qcmE15u+dV3S3ZAh0w9jcHqNmfhJTcAjS9yJ5q39Wj+0YbSQiFxq9PvqmX37i9WA
gVoSLW9wpQCz92bYJoRIFrVSef+K/VI7wgbic0RcovoLpdS22zKbs/OVJ/YAIdXO4l8Y9KghKF6r
lXCvuhRm7iNVyoh9XWPbqYQj3oiFwBtS7iAe7oOFo1Z5RUZVW3GZvw2/q9G1LXBIL7HvS3Ec4b7l
zzO0hR8uQsw2TnvWvZv+GOLbFrKr4BEBxv6/IQa0s0UOl1moBseboGNAEJ/5n5qHhVKDhScLk6mR
/nyVmvzvB/Z/f1aXT0WhyA26/1x57fCOgzIHPbAt33ai++sC6Atw/I4ETHR1KYQbeh0X0UXJVUd8
U6F3+TZmi+lOKNsSzw7W4czr1Y6TMvLqtu/EyzoeB+KdJpKyeKn+4jaEJLVtT42ZyyOfHP4OmHSD
Z7G/SRa4JNAPZgMfSZZh0rbR9k08j6Y8W7y2Vi5X5hV0GL/Y9xbC7lmJilVO0jBfanXndXOjD0Dt
crsAO0geA9NK//pjDyibpX/iOT8z2I0EQgHNnz6EtsUhab7o+5+0LwDLbNvALoGFljA89mxla9Ip
ItZ1QfllZxnJRxHc2qP4FF0u0Fpl7fPuYjdFFSuW+OBuEJZ0vSMr26t+22DUoC7hRvMDdI+V7oCV
pVQAAj+itCYuAz4iLQ6d9OR9p0Ve5+L5+RiWPLvEcanB0HhWuecFiS5krFxAq2/9l//7mnEp5iNg
+gFOY3Ek1wPCd65LUzi0zG8uM25zgx/ia1VtcJvci2CXkmpPStfcBN/+F6OYwO34xxEUrqHDAUIh
E9TlOSiksGrvQc6V7GDRCqOlicm3VajX1P96APd6iHWddpJ4sil3YdMslT0noU2JsYPgMDotSKXm
nPx8Dn7nUjvKHsKUsiyqwBVLXj5uM0cnPabngiVxtWxEtTN09VA7aj6npopk5MGwda3Cn3UDUcSh
snhuNXO5dgpWNN3GX0XExFo4EwLETEh6l7Jf2bXk8hi02SaDVrqe1sobkfZYj4Hw5qi5AZHiK7ln
ik7fK9QeWLN8NiHYXpiNZBt4LYkymqCXUEOCujQJzW9RoXz9Rq7Am6NDsXLGrlE4xv9YUsdxpP8D
LAP0L0dEiIdIAX5E4Pnpq251XnwzyPdNC8+X8SNnZotD82lkVCsV1KUksjVfdNBY1mtrtO04zIpq
wZeXXkUN44JSJC9/7mXeOJYLqgXxw0eN5uXQo17jR81chcmqciIs51tyPl9g7zPwATY0zXNlcZFP
rqlSlVVzoVNilLz049PI6PgEJ5BU/jw28M9BIKs2Txd1jV7KxQ7ZNVZ3D2I4qQ4Zwa2SprCTCpT6
+Tuha4faVxvwGoxDQDulUlmhvMSx1o0xNN15eg1xD18nBMTU2CDGuQVAHE1C+UXjTUISzbAy5BTR
vfhl+xE40moAcd81wVhhku5pO2L07ExNgzI4MPtDm/98zHQBmus6ePZtPbX2OKQt2nrzWOjdxCd8
d3tL0+8YQVc8eEb++vP5X18rnc6t6d2nH4LRlHaHJb5PCmy/ULL93uyKa2aIO2sf2LtxpzZCwe1A
RqMYNEwQhK4YkhmSVLtJEzwpF50MPjxlYlIPV9Uk0ksOgPdTqBqR2RjDf6xt69j+7nsccn+7ExoH
q5CSA0v9vYByJry4hoaMNefR2GgbGZJbtZL93UcJZTze4QCL+jPouYRvCPo4VNMPCnM1bduZLXr9
TtyqQ0a+cqYd+UYT9FgTmzQL737fNuNU4MCZS50icsW3vRsiyuQ4R7HXFwQ3Z/yPPT0Mn2zLC9gW
EBKRH4cqy3w8mj91HqBs7KgzEjnL+gVbN+AzEzDCImRuKc05LaHDW/tgo78FfQv/3DZrBRlb0uwN
PH7SGGxYsMZ+XCrVkmV3uYFJaQDQ3+sHXODdohSKF4wsZqo9g+nk5w5nBYr8q876k1x5hh04JPNK
2sfLMR+xZMU9Tmgo8gZfZqKmy46LYWRvIXKWpN0L4aJvU7A4Vf5ZCLSS2IbXqtlyq0wfFcr8z4dL
QL9BVB3IDo9gz0LqYTUqMbttUBiSX5ymSZwskaFpLnEah2wP3tEi1gMTOL32iRuomsOtie5nOKWL
FMmOYlP3+qzSru2C1Lje+li5H6TUK9EYHI09vvcpxGY+tWDU/bwhDxEWjJwbsqDBdTeeMo8QtFE2
VRysQoHxu4Cr6Z3pFbQ7nPTriRXxeLqAKYSKhWBZ+goS5HFqMLGIO+XHDUpeOW4YQ7spujZ2w/ET
fnGXD0xHgCmpaZkQrT8DN+pcpeXVJ8Y2WFT0pLYcEam0Lvzmhi4B4OSH0lU10ogQyLo5qDqzI85G
xqhnz0ByCJUNx6XBxQ3dCqhdpQC0CnBx5uhGEvmXyj6zUJo62fFu/YktdAC7iykBIhGh7Hl7rTRH
C9LUrCDeKYDuwHYKmmIz27x09ULfWP68V8O8X/M4ma2RlAlSSDL62ezDdXLSTUis3eLyBKZg73n5
kaP9rWpZc9oGc7GIUDiIHORpqOrt6rOtDa5Yyv2yh/XcehmhdVmeMpf2lovk0zi/rRxdJOsLgv9n
wnLPOQHdwP1ixgYO3Zk5+ZX2BiQCmU+SM4p3czdgd0bfxG1BBZykVrwobeZEfFf+AcFBWa1YlBG1
q3yXhztngMn8Pmz+b0LceZEw/doj7UzftFiN7ltG12jk+cL+oH2f3EoVwQrH3uvBQZD6pbss9iLV
sVHDcKNRXnzgoQzpvN2qtULiyuS2zGS3sJnpAj+vnfJZKMAxwOf7Rwuzx7ZBGW9iYZk74X5MOFJ1
lG5PNfN+s27b4XINDvFFHN8uhcn6ac++395pJ6iBr+qVt6MylGi/Ogl+gtUCTQVY6vtq8OEsT6Jd
4sWf49H55H5DsFm2gI5glEtur86vRvdVVz7YFkOTtLfNBk8SV2rDaLTIjE/iNpVBEXlvLBMcJOkM
36MqK1qjLHx+jMPnQHmnab7MHvw4+VrhRolYdv+0uqlHu0EC0nTA8dso1gtNphHHd6yaRUc/IN/8
PU05GpbeX+yPt7JXcb30ZBjuciIL+8rthvFuhWmOw7lW+SAaGyrWhNxg6/EdQQMT6JQDVqJEnalF
qBSS44rtgfnD49R4OK74ojQQqYbN6QAHsPORHBpDDKh6cu1ZKfMwtebkDcnpSbcu4he1UrqxujP9
Xp0CmrZbF/0xu3kjbkl0W3CLzMSR474dh3tYz6x/zg2hgfncXbsbOAks0ULuZ5emW6FyszKPZQxF
hP/QoiX93DVm2h88N9cQdLVt1XXAhGsuMpJraetSPVBDScpeo/dqa4ZXkjJmlDOlJjwNVpEQOua5
rGzU4LTnm1YeCo80t7Ikd4vOSem1UTNsybRbLv633DFslEUbCf2a5yVyRSXUB/1PAYLITxfdy2Ti
/26cMFCHQAI4Fx2y6cWYFCAztko3YqG8f8pwxmRe8cKOtxfRuXMgO40emjdNhP1bwyrFd0p2+HXM
TZy5a8HlRlwE/SsqG2vBSg7iJk/4uRjummoWo9EBTwALy7NZFvNj86NBEw4GiT1XV6ofuD+mS87S
QkYOWxFmYkJC6m5L6rDGNPOmI6eer/EHBF51Y100/knhINU+Onh/Bttp3nDAsBrE/zl1/AQZ/qRZ
TWuRSzzSeXGkrON4K8VfRceEtD3ViEpbwkW4blxyTfWYEtwJ/dmxujaiNB0ByBqhblCl4Wd2YJa5
i7XcBuOE3FMq1x53jvDXEtyXR6uB4sPD3QTBCkGDmzIxsucKQ7eCNNs7kQQOBunfQaHn/1n312L9
RlDa+8t48ud4aSShKsSOFhcYQAcLfI2hKu+zvuSSTFqCCQo7cJstNwJ8pVFLJWo+B0HucMSAq9MZ
zzdhEB7pE1utn4b0T1pc6tqaNoMZVWFWlxk3T+rOT6Pl+oDp3qd3eZOIY87tJozJcyMJ7u4IUkMB
ziiqhOP6QkOsNWuHq9VMLlxS1kV20OXEANygA9Y33A2cmUjbQ/bzsnpdvqAgWDT8eOu/jqasUM/P
aNKn6f/heUKEtmTxqp1eTEYQSH9kq4S1mCts1VAlKHyXqg+5D2yrCA9c+mIZUXbSNpj03Usm4pjk
Rs8VCmg7B8chtzp973DW221cXDceckPiKzPrYUgAwL6Ng5kFCPI677HcLRFWdUB9RelYyDNiWte2
1XuPcBqk9BCF8r3Zgsssp63qBTUj2r5OkHFJ2gxZ09br37lc6KNqhJjjyfWraOkGtQiNw5zcxsBu
+a8BJVRtrPlPU5m47kdtxNzlOEs91Hsy0fyGFtpkMAL5fg9mKIE86zNSvd2Sugzk0exkm/MnSWkh
IpSt1yOajsS7DgSQ0VYWBahmh6f64s45BOp50WM1wux64qYMkuPxzhZwnDkP4AQVOEdkPQi6bwQC
SVk3iKOs+4qC7v67dxKBSwPm9TGohRhUsQCdKgGbNb57DKe6Q279f4TdHlsd93AuNzL9sGjgYA0e
2iPZF2DSREDP6L6TcKiVHu8nuQmb6jHEyB2wMrqjVP2Qhy9nZPUaH7omfZrZEGKg7jRyHDkG3ZOh
AO0wlIDjTR189kmrZ9RUsGJMOf98Vvf1o8V6ir2tVXgndtGoDA0OYx5MDjvGiVIQCV+CvjzwBlNm
sbEUrHcrHG5xG7r+QQ51KFFQsnSS4xn+a1Jpg8TbQ7Uk90mJXz8zBHdnltvw/3x9j1lSJuz72TxM
Z50xkbj3+Mkj++O8caA56ZGgFRZhyhvKS5nlCPGMQrOFe688I9MDlxNF+6Iy03Xwtp9tNRUSqw/w
15zvGpcx2XXZJCF3ENLtP1uviXw6TtJSgUoPCPLbkr+5J/Mr/c84VGbaAN4peKOPsdgKsbi6AXLb
qv3QGa/yQX8i92OMNNrEbcg7Vtnlkg//RTjqh/feF3J2OvKH4qdLKf05x9K2zeOt4m37MyVghXDY
t7c9XquKq7jt/1zjzRDcrfioNPJT3h/iHhqSR4KNURu+6pggAYMiur/cURXBTluuoQdSyR/XBOoB
HqmynYw/RdkBwo+irx5RCAZd9aUPiI8xuJfQsqwrFNGr4FXHPY2ziTYQpMYvslV6MM/ef6shkvKA
DEgO3LN4C9GlkMMZ4NTO2Mb0zUzw0u0zLmsYxz2m/tzwZFK+0yU7wPiK9hoDfdVp9p0RTopKPL7e
Hl9vupx1Mvd1OBZ7clmIDzixYvO9lBDH62SHotATyHv1R8HDrGDPbDE/nC/rVoqjhF1wgRrFRaWf
WU7JivoISGmSefen/bXQi6MmO7LrvcqvpGiXveAx3HImF8crBiIGx71xBepNBC4Ce2ZSBdtTpDFC
qOXgRrfPgpC2mxoLrr+/+NigGm4auE4Y64o2K0PSiFtu+ZDiRUMvjYh2dMqpK/9neYN+23KAGXTx
A+UlJ7JB5+nKLuIRE5zFfrBFHK4jphRhI6Uoo7JhwOrI+S8Hg94a7W8vaewNhrtsqq0+yBvBZK4W
y8f8kQ/DJPqvMNEaWwDhK3HqbeUzj+SMEpd9zruHbEbt+3kuxl/l3pDdYyznHdLcQzf+Rtx9oEXM
KIwoyL8JLkrZm0uRKo0sNWUK4mYzfH0KxHzpdL84CF+zQgVLqxvvHmfXk28IO+B0eHbpC8qnKDTW
IHG8Lbg4KhcAEK6iA4YKLnFQBSlHbnEjLhzkqSXA9rukfJ/zQ6HCcGsEO9tO8PawSM1ZoZ1BVvA/
djpC3CKrXDhKw8+t2wUN8Gyd6y/lcJb5jhZPFquo4Z4GGRaoG+Q0RxXTKO+Ag7ELfGHYPti7cn6P
brcHnZK8Lp47duTJdbmhQqq4Uv2EyxVH7RPeUdwC4Kv+FnZ/FGahKbPbIAnaHlw75qBre1p1eQG5
vyjAsjBhBlx4+a7Kc9MLcwqwMkQVBPa83WaWU5agmkBf5TuiYk3mTBNXRJ22qLy7ajKqZlRZuCWL
WWe5QPpJkkBZHG3shr7P4yn63qE46tPDfnh2SGDBFtGrJkysuAfpQtV3zRm+A/KLXRweTghwoHR1
0NWKngWe/iLaeNTBDByINU30TGmxRwSlOX6UC8jajdf6BizFGahFpMvf6WV7lGeFVL+PAaQXSVNA
bDSYIkjW7KGSiBBMcoV4LLPoxCqqaLHd7Nns8FPj0Rx24Wf7YlSkXD/GLnNoV6/Og/Rp1mV03QYL
8POES6pHmj6qjo4AnRvFJYk/TjCCvTCSHk9IQg8leqBzq8LrDKHEjSKBMU7dQ3KebDirfyvnBUZB
ZBmU3tDv7A3Z967170q6bKDj8Lm7MiWt6+hp378MisP+yti4RdxWR+YgczoKUHQw7wKyTo+Kb51Q
fDDfRWWYdORcWMrfsnjfGU9y3q3MJ7qKaKtwNJ2PssSgc0TBg4lJ8TIFQ90n3AL/qOSlFX5drKOv
edpcJubd8EE6oUiwz/93XtUMUzZ/51qvmxMdfxjrDhlD3gQrWfS1iHkqENNIVmEzYPqCU47nNaFb
U+020LVELrD+/q3urxc1GVA9zE0eNx4AVR7sixU8bhE+1Y+D1yl9k7nk9R8dynfmvkN11lP2ZVKO
bWGzyzLVmkqnx8gx1w7r77Ep9QNKfIpi0Ohhs/AnfMRUnXGjvLFG1xXM1zuj6QcePQvhCoiZcZuI
HvjBgIR64Gcm84ogtkAhcvW3MvdOQLuOhndckczT0R5EgiGBKzzAJNNGvSlqtN92olpBPZryQ/Oy
e/hZpCPkVP704SipsTvd8jKniouUJYd0eD8=
`pragma protect end_protected
module DVI_TX_Top (
  w_video_clk,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input w_video_clk;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_ram (
  w_video_clk,
  n36_6,
  w_dram_write,
  w_dram_valid,
  slot_reset_n_d,
  w_dram_wdata_Z,
  w_dram_address_Z,
  w_dram_rdata_en,
  w_dram_rdata
)
;
input w_video_clk;
input n36_6;
input w_dram_write;
input w_dram_valid;
input slot_reset_n_d;
input [7:0] w_dram_wdata_Z;
input [13:0] w_dram_address_Z;
output w_dram_rdata_en;
output [7:0] w_dram_rdata;
wire n8_3;
wire n46_3;
wire w_dram_rdata_0_44;
wire w_dram_rdata_0_37;
wire [7:0] w_dram_rdata_b;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT2 n8_s0 (
    .F(n8_3),
    .I0(w_dram_write),
    .I1(w_dram_valid) 
);
defparam n8_s0.INIT=4'h4;
  LUT2 n46_s0 (
    .F(n46_3),
    .I0(w_dram_valid),
    .I1(w_dram_write) 
);
defparam n46_s0.INIT=4'h8;
  LUT2 w_dram_rdata_7_s8 (
    .F(w_dram_rdata[7]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[7]) 
);
defparam w_dram_rdata_7_s8.INIT=4'h4;
  LUT2 w_dram_rdata_6_s8 (
    .F(w_dram_rdata[6]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[6]) 
);
defparam w_dram_rdata_6_s8.INIT=4'h4;
  LUT2 w_dram_rdata_5_s8 (
    .F(w_dram_rdata[5]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[5]) 
);
defparam w_dram_rdata_5_s8.INIT=4'h4;
  LUT2 w_dram_rdata_4_s8 (
    .F(w_dram_rdata[4]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[4]) 
);
defparam w_dram_rdata_4_s8.INIT=4'h4;
  LUT2 w_dram_rdata_3_s8 (
    .F(w_dram_rdata[3]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[3]) 
);
defparam w_dram_rdata_3_s8.INIT=4'h4;
  LUT2 w_dram_rdata_2_s8 (
    .F(w_dram_rdata[2]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[2]) 
);
defparam w_dram_rdata_2_s8.INIT=4'h4;
  LUT2 w_dram_rdata_1_s8 (
    .F(w_dram_rdata[1]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[1]) 
);
defparam w_dram_rdata_1_s8.INIT=4'h4;
  LUT2 w_dram_rdata_0_s30 (
    .F(w_dram_rdata[0]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[0]) 
);
defparam w_dram_rdata_0_s30.INIT=4'h4;
  LUT3 w_dram_rdata_0_s31 (
    .F(w_dram_rdata_0_44),
    .I0(slot_reset_n_d),
    .I1(w_dram_write),
    .I2(w_dram_valid) 
);
defparam w_dram_rdata_0_s31.INIT=8'hDF;
  DFFR ff_rdata_en_s0 (
    .Q(w_dram_rdata_en),
    .D(n8_3),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFF w_dram_rdata_0_s27 (
    .Q(w_dram_rdata_0_37),
    .D(w_dram_rdata_0_44),
    .CLK(w_video_clk) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_dram_rdata_b[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_dram_rdata_b[1]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[1]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_1_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_dram_rdata_b[2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[2]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_2_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_dram_rdata_b[3]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[3]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_3_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_dram_rdata_b[4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[4]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_4_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_dram_rdata_b[5]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[5]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_5_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_dram_rdata_b[6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[6]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_6_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_dram_rdata_b[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[7]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_7_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire clk215m;
wire pll_lock1;
wire w_video_clk;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire ws2812_led_d;
wire w_dram_write;
wire w_vdp_enable;
wire w_dram_valid;
wire p_vdp_r_5_3;
wire n13_5;
wire w_bus_vdp_rdata_en;
wire w_video_hs;
wire w_video_vs;
wire w_video_de;
wire n86_7;
wire n87_9;
wire n36_6;
wire w_dram_rdata_en;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [13:0] w_dram_address_Z;
wire [7:0] w_dram_wdata_Z;
wire [10:1] w_vdp_hcounter;
wire [0:0] w_hcounter;
wire [1:1] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [7:0] w_dram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(GND) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(busdir_d_5),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT3 w_bus_rdata_0_s3 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[0]) 
);
defparam w_bus_rdata_0_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_1_s3 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[1]) 
);
defparam w_bus_rdata_1_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_2_s3 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[2]) 
);
defparam w_bus_rdata_2_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_3_s3 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[3]) 
);
defparam w_bus_rdata_3_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_4_s3 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[4]) 
);
defparam w_bus_rdata_4_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_5_s3 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[5]) 
);
defparam w_bus_rdata_5_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_6_s3 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[6]) 
);
defparam w_bus_rdata_6_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_7_s3 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[7]) 
);
defparam w_bus_rdata_7_s3.INIT=8'hF1;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock1(pll_lock1)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock1(pll_lock1),
    .w_video_clk(w_video_clk)
);
  msx_slot u_msx_slot (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp_inst u_v9958 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_dram_rdata_en(w_dram_rdata_en),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .w_dram_rdata(w_dram_rdata[7:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_2(w_bus_address[2]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_5(w_bus_address[5]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_dram_write(w_dram_write),
    .w_vdp_enable(w_vdp_enable),
    .w_dram_valid(w_dram_valid),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  video_out u_video_out (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_hs(w_video_hs),
    .w_video_vs(w_video_vs),
    .w_video_de(w_video_de),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_ram u_vram16k (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_dram_write(w_dram_write),
    .w_dram_valid(w_dram_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_rdata_en(w_dram_rdata_en),
    .w_dram_rdata(w_dram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
