{
  "cells": [
    {
      "cell_type": "markdown",
      "id": "15878bd6",
      "metadata": {
        "id": "15878bd6"
      },
      "source": [
        "# Structural Simulation Exercise\n",
        "\n",
        "Use your knowledge to instantiate the blocks in a module named \"ALU\" as below:"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Install dependencies {display-mode: \"form\"}\n",
        "#@markdown - Click the ▷ button to setup the digital design environment\n",
        "\n",
        "import os\n",
        "import pathlib\n",
        "!curl -Ls https://micro.mamba.pm/api/micromamba/linux-64/latest | tar -xj bin/micromamba\n",
        "conda_prefix_path = pathlib.Path('conda-env')\n",
        "CONDA_PREFIX = str(conda_prefix_path.resolve())\n",
        "!bin/micromamba create --yes --prefix $CONDA_PREFIX\n",
        "!echo 'python ==3.7*' >> {CONDA_PREFIX}/conda-meta/pinned\n",
        "!CI=0 bin/micromamba install --yes --prefix $CONDA_PREFIX \\\n",
        "                     --channel litex-hub \\\n",
        "                     --channel main \\\n",
        "                     --channel conda-forge \\\n",
        "                     iverilog \\\n",
        "                     verilator\n",
        "!python -m pip install numpy\n",
        "PATH = os.environ['PATH']\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "%env PATH={CONDA_PREFIX}/bin:{PATH}\n"
      ],
      "metadata": {
        "id": "_4HWkqjRNKYl",
        "outputId": "25719aea-d69c-457c-f8e3-95525673777f",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "id": "_4HWkqjRNKYl",
      "execution_count": 1,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Empty environment created at prefix: /content/conda-env\n",
            "\n",
            "Pinned packages:\n",
            "\n",
            "  - python==3.7*\n",
            "\n",
            "\n",
            "Transaction\n",
            "\n",
            "  Prefix: /content/conda-env\n",
            "\n",
            "  Updating specs:\n",
            "\n",
            "   - iverilog\n",
            "   - verilator\n",
            "\n",
            "\n",
            "  Package                                             Version  Build            Channel        Size\n",
            "─────────────────────────────────────────────────────────────────────────────────────────────────────\n",
            "  Install:\n",
            "─────────────────────────────────────────────────────────────────────────────────────────────────────\n",
            "\n",
            "  \u001b[32m+ _libgcc_mutex                       \u001b[0m                  0.1  main             main            3kB\n",
            "  \u001b[32m+ _openmp_mutex                       \u001b[0m                  5.1  1_gnu            main           21kB\n",
            "  \u001b[32m+ _sysroot_linux-64_curr_repodata_hack\u001b[0m                    3  haa98f57_10      main           13kB\n",
            "  \u001b[32m+ binutils_impl_linux-64              \u001b[0m                 2.40  h5293946_0       main           15MB\n",
            "  \u001b[32m+ binutils_linux-64                   \u001b[0m               2.40.0  hc2dff05_2       main           23kB\n",
            "  \u001b[32m+ bison                               \u001b[0m                3.7.5  h2531618_1       main          806kB\n",
            "  \u001b[32m+ flex                                \u001b[0m                2.6.4  ha10e3a4_1       main          343kB\n",
            "  \u001b[32m+ gcc_impl_linux-64                   \u001b[0m               11.2.0  h1234567_1       main           54MB\n",
            "  \u001b[32m+ gcc_linux-64                        \u001b[0m               11.2.0  h5c386dc_2       main           24kB\n",
            "  \u001b[32m+ gxx_impl_linux-64                   \u001b[0m               11.2.0  h1234567_1       main           13MB\n",
            "  \u001b[32m+ gxx_linux-64                        \u001b[0m               11.2.0  hc2dff05_2       main           24kB\n",
            "  \u001b[32m+ iverilog                            \u001b[0m  0_8_6897_g58dcf39db  20231104_052339  litex-hub       3MB\n",
            "  \u001b[32m+ kernel-headers_linux-64             \u001b[0m               3.10.0  h57e8cba_10      main          975kB\n",
            "  \u001b[32m+ ld_impl_linux-64                    \u001b[0m                 2.40  h12ee557_0       main          723kB\n",
            "  \u001b[32m+ libgcc-devel_linux-64               \u001b[0m               11.2.0  h1234567_1       main            4MB\n",
            "  \u001b[32m+ libgcc-ng                           \u001b[0m               11.2.0  h1234567_1       main            9MB\n",
            "  \u001b[32m+ libgomp                             \u001b[0m               11.2.0  h1234567_1       main          573kB\n",
            "  \u001b[32m+ libstdcxx-devel_linux-64            \u001b[0m               11.2.0  h1234567_1       main           21MB\n",
            "  \u001b[32m+ libstdcxx-ng                        \u001b[0m               11.2.0  h1234567_1       main            6MB\n",
            "  \u001b[32m+ m4                                  \u001b[0m               1.4.18  h4e445db_0       main          181kB\n",
            "  \u001b[32m+ ncurses                             \u001b[0m                  6.5  h7934f7d_0       main            1MB\n",
            "  \u001b[32m+ readline                            \u001b[0m                  8.3  hc2a1206_0       main          587kB\n",
            "  \u001b[32m+ sysroot_linux-64                    \u001b[0m                 2.17  h57e8cba_10      main           34MB\n",
            "  \u001b[32m+ verilator                           \u001b[0m   5.022_1_g881c6ee65  20240223_100318  litex-hub      87MB\n",
            "  \u001b[32m+ zlib                                \u001b[0m               1.2.13  h5eee18b_1       main          127kB\n",
            "\n",
            "  Summary:\n",
            "\n",
            "  Install: 25 packages\n",
            "\n",
            "  Total download: 251MB\n",
            "\n",
            "─────────────────────────────────────────────────────────────────────────────────────────────────────\n",
            "\n",
            "\n",
            "\n",
            "Transaction starting\n",
            "Linking libstdcxx-ng-11.2.0-h1234567_1\n",
            "Linking libstdcxx-devel_linux-64-11.2.0-h1234567_1\n",
            "Linking libgcc-devel_linux-64-11.2.0-h1234567_1\n",
            "Linking ld_impl_linux-64-2.40-h12ee557_0\n",
            "Linking _libgcc_mutex-0.1-main\n",
            "Linking libgomp-11.2.0-h1234567_1\n",
            "Linking _openmp_mutex-5.1-1_gnu\n",
            "Linking libgcc-ng-11.2.0-h1234567_1\n",
            "Linking m4-1.4.18-h4e445db_0\n",
            "Linking zlib-1.2.13-h5eee18b_1\n",
            "Linking ncurses-6.5-h7934f7d_0\n",
            "Linking flex-2.6.4-ha10e3a4_1\n",
            "Linking readline-8.3-hc2a1206_0\n",
            "Linking bison-3.7.5-h2531618_1\n",
            "Linking _sysroot_linux-64_curr_repodata_hack-3-haa98f57_10\n",
            "Linking kernel-headers_linux-64-3.10.0-h57e8cba_10\n",
            "Linking sysroot_linux-64-2.17-h57e8cba_10\n",
            "Linking iverilog-0_8_6897_g58dcf39db-20231104_052339\n",
            "Linking binutils_impl_linux-64-2.40-h5293946_0\n",
            "\u001b[33m\u001b[1mwarning  libmamba\u001b[m [binutils_impl_linux-64-2.40-h5293946_0] The following files were already present in the environment:\n",
            "    - lib/liblsan.so\n",
            "    - lib/liblsan.so.0\n",
            "    - lib/liblsan.so.0.0.0\n",
            "    - share/info/libgomp.info\n",
            "    - share/info/libquadmath.info\n",
            "    - share/licenses/gcc-libs/RUNTIME.LIBRARY.EXCEPTION\n",
            "    - share/licenses/gcc-libs/RUNTIME.LIBRARY.EXCEPTION.gomp_copy\n",
            "    - share/licenses/libstdc++/RUNTIME.LIBRARY.EXCEPTION\n",
            "Linking gcc_impl_linux-64-11.2.0-h1234567_1\n",
            "Linking binutils_linux-64-2.40.0-hc2dff05_2\n",
            "Linking gxx_impl_linux-64-11.2.0-h1234567_1\n",
            "Linking gcc_linux-64-11.2.0-h5c386dc_2\n",
            "Linking gxx_linux-64-11.2.0-hc2dff05_2\n",
            "Linking verilator-5.022_1_g881c6ee65-20240223_100318\n",
            "\n",
            "Transaction finished\n",
            "\n",
            "Requirement already satisfied: numpy in /usr/local/lib/python3.12/dist-packages (2.0.2)\n",
            "env: CONDA_PREFIX=/content/conda-env\n",
            "env: PATH=/content/conda-env/bin:/opt/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/tools/node/bin:/tools/google-cloud-sdk/bin\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 25,
      "id": "71e851d6",
      "metadata": {
        "cellView": "form",
        "id": "71e851d6",
        "outputId": "58bff196-7622-4251-99ad-5031c654aa66",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Writing tb_alu.v\n"
          ]
        }
      ],
      "source": [
        "#@title Click to setup testbench\n",
        "\n",
        "%%writefile tb_alu.v\n",
        "\n",
        "`timescale 1ns/1ps\n",
        "\n",
        "module tb_alu;\n",
        "    // Parameters\n",
        "    parameter WIDTH = 4;\n",
        "    parameter CLK_PERIOD = 10;\n",
        "\n",
        "    // DUT signals\n",
        "    logic [WIDTH-1:0] a, b;\n",
        "    logic [2:0] opcode;\n",
        "    logic cin;\n",
        "    logic [WIDTH-1:0] result;\n",
        "    logic cout;\n",
        "    logic zero;\n",
        "\n",
        "    // Clock for timing (not used by DUT but useful for waveforms)\n",
        "    logic clk = 0;\n",
        "    always #(CLK_PERIOD/2) clk = ~clk;\n",
        "\n",
        "    // Instantiate DUT\n",
        "    ALU #(.WIDTH(WIDTH)) dut (\n",
        "        .a(a),\n",
        "        .b(b),\n",
        "        .opcode(opcode),\n",
        "        .cin(cin),\n",
        "        .result(result),\n",
        "        .cout(cout),\n",
        "        .zero(zero)\n",
        "    );\n",
        "\n",
        "    // Test variables\n",
        "    int test_count = 0;\n",
        "    int pass_count = 0;\n",
        "    int fail_count = 0;\n",
        "\n",
        "    // Test task\n",
        "    task automatic test_operation(\n",
        "        input [WIDTH-1:0] test_a,\n",
        "        input [WIDTH-1:0] test_b,\n",
        "        input [2:0] test_opcode,\n",
        "        input test_cin,\n",
        "        input [WIDTH-1:0] expected_result,\n",
        "        input expected_cout,\n",
        "        input expected_zero,\n",
        "        input string operation_name\n",
        "    );\n",
        "        test_count++;\n",
        "\n",
        "        // Apply inputs\n",
        "        a = test_a;\n",
        "        b = test_b;\n",
        "        opcode = test_opcode;\n",
        "        cin = test_cin;\n",
        "\n",
        "        // Wait for combinational logic to settle\n",
        "        #1;\n",
        "\n",
        "        // Check results\n",
        "        if (result === expected_result && cout === expected_cout && zero === expected_zero) begin\n",
        "            $display(\"✓ PASS: %s | a=%b, b=%b, opcode=%b, cin=%b | result=%b, cout=%b, zero=%b\",\n",
        "                    operation_name, test_a, test_b, test_opcode, test_cin, result, cout, zero);\n",
        "            pass_count++;\n",
        "        end else begin\n",
        "            $display(\"✗ FAIL: %s | a=%b, b=%b, opcode=%b, cin=%b\",\n",
        "                    operation_name, test_a, test_b, test_opcode, test_cin);\n",
        "            $display(\"     Expected: result=%b, cout=%b, zero=%b\",\n",
        "                    expected_result, expected_cout, expected_zero);\n",
        "            $display(\"     Got:      result=%b, cout=%b, zero=%b\",\n",
        "                    result, cout, zero);\n",
        "            fail_count++;\n",
        "        end\n",
        "    endtask\n",
        "\n",
        "    initial begin\n",
        "        $display(\"=== ALU Structural Testbench ===\");\n",
        "        $display(\"Testing %d-bit ALU implementation\", WIDTH);\n",
        "        $display(\"\");\n",
        "\n",
        "        // Initialize\n",
        "        a = 0; b = 0; opcode = 0; cin = 0;\n",
        "        #10;\n",
        "\n",
        "        $display(\"--- Arithmetic Operations ---\");\n",
        "        // Test Addition (opcode 000)\n",
        "        test_operation(4'b0001, 4'b0010, 3'b000, 1'b0, 4'b0011, 1'b0, 1'b0, \"ADD: 1+2\");\n",
        "        test_operation(4'b1111, 4'b0001, 3'b000, 1'b0, 4'b0000, 1'b1, 1'b1, \"ADD: 15+1 (overflow)\");\n",
        "        test_operation(4'b0101, 4'b1010, 3'b000, 1'b1, 4'b0000, 1'b1, 1'b1, \"ADD: 5+10+1 (carry in)\");\n",
        "\n",
        "        // Test Subtraction (opcode 001) - assuming 2's complement subtraction\n",
        "        test_operation(4'b0101, 4'b0010, 3'b001, 1'b1, 4'b0100, 1'b1, 1'b0, \"SUB: 5-2\");\n",
        "        test_operation(4'b0000, 4'b0001, 3'b001, 1'b1, 4'b0000, 1'b1, 1'b1, \"SUB: 0-1 (zero result)\");\n",
        "\n",
        "        $display(\"\");\n",
        "        $display(\"--- Logical Operations ---\");\n",
        "        // Test AND (opcode 010)\n",
        "        test_operation(4'b1100, 4'b1010, 3'b010, 1'b0, 4'b1000, 1'b0, 1'b0, \"AND: 1100 & 1010\");\n",
        "        test_operation(4'b1111, 4'b0000, 3'b010, 1'b0, 4'b0000, 1'b0, 1'b1, \"AND: 1111 & 0000\");\n",
        "\n",
        "        // Test OR (opcode 011)\n",
        "        test_operation(4'b1100, 4'b1010, 3'b011, 1'b0, 4'b1110, 1'b0, 1'b0, \"OR: 1100 | 1010\");\n",
        "        test_operation(4'b0000, 4'b0000, 3'b011, 1'b0, 4'b0000, 1'b0, 1'b1, \"OR: 0000 | 0000\");\n",
        "\n",
        "        $display(\"\");\n",
        "        $display(\"--- Shift Operations ---\");\n",
        "        // Test Left Shift (opcode 100)\n",
        "        test_operation(4'b0011, 4'b0000, 3'b100, 1'b0, 4'b0110, 1'b0, 1'b0, \"SHL: 0011 << 1\");\n",
        "        test_operation(4'b1000, 4'b0000, 3'b100, 1'b0, 4'b0000, 1'b1, 1'b1, \"SHL: 1000 << 1 (overflow)\");\n",
        "\n",
        "        // Test Right Shift (opcode 101)\n",
        "        test_operation(4'b1100, 4'b0000, 3'b101, 1'b0, 4'b0110, 1'b0, 1'b0, \"SHR: 1100 >> 1\");\n",
        "        test_operation(4'b0001, 4'b0000, 3'b101, 1'b0, 4'b0000, 1'b0, 1'b1, \"SHR: 0001 >> 1 (zero)\");\n",
        "\n",
        "        $display(\"\");\n",
        "        $display(\"--- XOR and NOT Operations ---\");\n",
        "        // Test XOR (assuming opcode 110)\n",
        "        test_operation(4'b1100, 4'b1010, 3'b110, 1'b0, 4'b0110, 1'b0, 1'b0, \"XOR: 1100 ^ 1010\");\n",
        "        test_operation(4'b1111, 4'b1111, 3'b110, 1'b0, 4'b0000, 1'b0, 1'b1, \"XOR: 1111 ^ 1111\");\n",
        "\n",
        "        // Test NOT (assuming opcode 111)\n",
        "        test_operation(4'b1010, 4'b0000, 3'b111, 1'b0, 4'b0101, 1'b0, 1'b0, \"NOT: ~1010\");\n",
        "        test_operation(4'b1111, 4'b0000, 3'b111, 1'b0, 4'b0000, 1'b0, 1'b1, \"NOT: ~1111\");\n",
        "\n",
        "        $display(\"\");\n",
        "        $display(\"--- Edge Cases ---\");\n",
        "        // Test all zeros\n",
        "        test_operation(4'b0000, 4'b0000, 3'b000, 1'b0, 4'b0000, 1'b0, 1'b1, \"Edge: All zeros\");\n",
        "\n",
        "        // Test all ones\n",
        "        test_operation(4'b1111, 4'b1111, 3'b000, 1'b0, 4'b1110, 1'b1, 1'b0, \"Edge: All ones ADD\");\n",
        "\n",
        "        $display(\"\");\n",
        "        $display(\"=== Test Summary ===\");\n",
        "        $display(\"Total Tests: %d\", test_count);\n",
        "        $display(\"Passed:      %d\", pass_count);\n",
        "        $display(\"Failed:      %d\", fail_count);\n",
        "\n",
        "        if (fail_count == 0) begin\n",
        "            $display(\"🎉 ALL TESTS PASSED! 🎉\");\n",
        "        end else begin\n",
        "            $display(\"❌ Some tests failed. Check your ALU implementation.\");\n",
        "        end\n",
        "\n",
        "        $finish;\n",
        "    end\n",
        "\n",
        "    // Generate VCD for waveform viewing\n",
        "    initial begin\n",
        "        $dumpfile(\"alu_test.vcd\");\n",
        "        $dumpvars(0, tb_alu);\n",
        "    end\n",
        "\n",
        "endmodule"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 6,
      "id": "c3a9a06b",
      "metadata": {
        "cellView": "form",
        "id": "c3a9a06b",
        "outputId": "34b754a3-7103-4aa5-858c-2210f8cebc67",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Overwriting components.v\n"
          ]
        }
      ],
      "source": [
        "#@title Click to write components\n",
        "\n",
        "%%writefile components.v\n",
        "\n",
        "module full_adder (\n",
        "    input  logic a, b, cin,\n",
        "    output logic sum, cout\n",
        ");\n",
        "    assign sum = a ^ b ^ cin;\n",
        "    assign cout = (a & b) | (a & cin) | (b & cin);\n",
        "endmodule\n",
        "\n",
        "module ripple_carry_adder #(parameter WIDTH = 4) (\n",
        "    input  logic [WIDTH-1:0] a, b,\n",
        "    input  logic cin,\n",
        "    output logic [WIDTH-1:0] sum,\n",
        "    output logic cout\n",
        ");\n",
        "    logic [WIDTH:0] carry;\n",
        "    assign carry[0] = cin;\n",
        "    assign cout = carry[WIDTH];\n",
        "\n",
        "    genvar i;\n",
        "    generate\n",
        "        for (i = 0; i < WIDTH; i++) begin : adder_chain\n",
        "            full_adder fa_inst (\n",
        "                .a(a[i]),\n",
        "                .b(b[i]),\n",
        "                .cin(carry[i]),\n",
        "                .sum(sum[i]),\n",
        "                .cout(carry[i+1])\n",
        "            );\n",
        "        end\n",
        "    endgenerate\n",
        "endmodule\n",
        "\n",
        "module logical_unit #(parameter WIDTH = 4) (\n",
        "    input  logic [WIDTH-1:0] a, b,\n",
        "    input  logic [1:0] op,\n",
        "    output logic [WIDTH-1:0] result\n",
        ");\n",
        "    always_comb begin\n",
        "        case (op)\n",
        "            2'b00: result = a & b;  // AND\n",
        "            2'b01: result = a | b;  // OR\n",
        "            2'b10: result = a ^ b;  // XOR\n",
        "            2'b11: result = ~a;     // NOT\n",
        "        endcase\n",
        "    end\n",
        "endmodule\n",
        "\n",
        "module shifter #(parameter WIDTH = 4) (\n",
        "    input  logic [WIDTH-1:0] data,\n",
        "    input  logic [1:0] shift_op,\n",
        "    output logic [WIDTH-1:0] result\n",
        ");\n",
        "    always_comb begin\n",
        "        case (shift_op)\n",
        "            2'b00: result = data;           // No shift\n",
        "            2'b01: result = data << 1;      // Left shift\n",
        "            2'b10: result = data >> 1;      // Right shift\n",
        "            2'b11: result = {data[0], data[WIDTH-1:1]}; // Rotate right\n",
        "        endcase\n",
        "    end\n",
        "endmodule"
      ]
    },
    {
      "cell_type": "markdown",
      "id": "ae34abc0",
      "metadata": {
        "id": "ae34abc0"
      },
      "source": [
        "Fill in your verilog code below:"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 7,
      "id": "be4526e2",
      "metadata": {
        "id": "be4526e2",
        "outputId": "e350768f-98ac-4c3e-fa57-660e11f45940",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Writing alu.v\n"
          ]
        }
      ],
      "source": [
        "%%writefile alu.v\n",
        "\n",
        "module ALU #(parameter WIDTH = 4) (\n",
        "    input  logic [WIDTH-1:0] a, b,\n",
        "    input  logic [2:0] opcode,\n",
        "    input  logic cin,\n",
        "    output logic [WIDTH-1:0] result,\n",
        "    output logic cout,\n",
        "    output logic zero\n",
        ");\n",
        "\n",
        "    // Internal signals\n",
        "    logic [WIDTH-1:0] add_result, logic_result, shift_result;\n",
        "    logic add_cout;\n",
        "\n",
        "    // TODO: Instantiate the building blocks\n",
        "    // 1. Instantiate ripple_carry_adder\n",
        "    // 2. Instantiate logical_unit\n",
        "    // 3. Instantiate shifter\n",
        "    // 4. Implement output multiplexer based on opcode\n",
        "    // 5. Generate zero flag\n",
        "\n",
        "    // Your code here...\n",
        "\n",
        "endmodule"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 26,
      "id": "b7a461e9",
      "metadata": {
        "id": "b7a461e9",
        "outputId": "e1a5cfc0-5940-4d0c-b22a-4cfbd1128b3c",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "[Errno 2] No such file or directory: 'content'\n",
            "/content\n",
            "tb_alu.v:33: syntax error\n",
            "tb_alu.v:33: error: Invalid module instantiation\n",
            "tb_alu.v:34: syntax error\n",
            "tb_alu.v:34: error: Invalid module instantiation\n",
            "tb_alu.v:35: syntax error\n",
            "tb_alu.v:35: error: Invalid module instantiation\n",
            "tb_alu.v:46: syntax error\n",
            "tb_alu.v:1: error: Error in task/function port item after port name string.\n",
            "tb_alu.v:46: syntax error\n",
            "alu.v:3: error: Net data type requires SystemVerilog.\n",
            "alu.v:3: error: Net data type requires SystemVerilog.\n",
            "alu.v:4: error: Net data type requires SystemVerilog.\n",
            "alu.v:5: error: Net data type requires SystemVerilog.\n",
            "components.v:3: error: Net data type requires SystemVerilog.\n",
            "components.v:3: error: Net data type requires SystemVerilog.\n",
            "components.v:3: error: Net data type requires SystemVerilog.\n",
            "components.v:11: error: Net data type requires SystemVerilog.\n",
            "components.v:11: error: Net data type requires SystemVerilog.\n",
            "components.v:12: error: Net data type requires SystemVerilog.\n",
            "components.v:22: error: Increment/decrement operator requires SystemVerilog.\n",
            "components.v:35: error: Net data type requires SystemVerilog.\n",
            "components.v:35: error: Net data type requires SystemVerilog.\n",
            "components.v:36: error: Net data type requires SystemVerilog.\n",
            "components.v:39: syntax error\n",
            "components.v:39: error: Invalid module instantiation\n",
            "components.v:42: error: Invalid module item.\n",
            "components.v:43: syntax error\n",
            "components.v:43: error: Invalid module item.\n",
            "components.v:44: syntax error\n",
            "components.v:44: error: Invalid module item.\n",
            "components.v:45: syntax error\n",
            "components.v:53: error: Invalid module item.\n",
            "components.v:54: syntax error\n",
            "components.v:54: error: Invalid module instantiation\n",
            "components.v:57: error: Invalid module item.\n",
            "components.v:58: syntax error\n",
            "components.v:58: error: Invalid module item.\n",
            "components.v:59: syntax error\n",
            "components.v:59: error: Invalid module item.\n",
            "components.v:60: syntax error\n",
            "I give up.\n",
            "dsn: Unable to open input file.\n"
          ]
        }
      ],
      "source": [
        "%cd content\n",
        "! iverilog tb_alu.v alu.v components.v\n",
        "! vvp dsn"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "base",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.12.11"
    },
    "colab": {
      "provenance": []
    }
  },
  "nbformat": 4,
  "nbformat_minor": 5
}