$date
	Sun Oct 23 05:42:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#826954
b10011 &
b10011 %
1$
b10011 !
1"
#826955
0"
#826958
b111010 &
b111010 %
#826962
b11101 &
b11101 %
#826966
b1011000 &
b1011000 %
#826970
b101100 &
b101100 %
#826974
b10110 &
b10110 %
#826978
b1011 &
b1011 %
#826982
b100010 &
b100010 %
#826986
b10001 &
b10001 %
#826990
b110100 &
b110100 %
#826994
b11010 &
b11010 %
#826998
b1101 &
b1101 %
#827002
b101000 &
b101000 %
#827006
b10100 &
b10100 %
#827010
b1010 &
b1010 %
#827014
b101 &
b101 %
#827018
b10000 &
b10000 %
#827022
b1000 &
b1000 %
#827026
b100 &
b100 %
#827030
b10 &
b10 %
#827034
b1 &
b1 %
1#
#827038
b0 &
0#
b0 %
0$
#1820886
b1 &
b1 %
1$
b1 !
1"
#1820887
0"
#1820890
1#
#1820894
b0 &
0#
b0 %
0$
#2893892
b10 !
1"
#2893894
b10 &
b10 %
1$
#2893895
0"
#2893898
b1 &
b1 %
1#
#2893902
b0 &
0#
b0 %
0$
#4500012
