strict digraph "" {
	node [label="\N"];
	"386:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f19debe5d90>",
		clk_sens=True,
		fillcolor=gold,
		label="386:AL",
		sens="['clk_i', 'reset_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['verify', 'target_bits', 'reset_i', 'mid_bit_count']"];
	"387:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f19debe5f10>",
		fillcolor=turquoise,
		label="387:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"386:AL" -> "387:BL"	 [cond="[]",
		lineno=None];
	"393:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f19debeb2d0>",
		fillcolor=springgreen,
		label="393:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"393:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb310>",
		fillcolor=firebrick,
		label="393:NS
target_bits <= target_bits >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"393:IF" -> "393:NS"	 [cond="['verify', 'mid_bit_count']",
		label="(verify && mid_bit_count)",
		lineno=393];
	"391:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb0d0>",
		fillcolor=firebrick,
		label="391:NS
target_bits <= 9'h086;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb0d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_386:AL"	 [def_var="['target_bits']",
		label="Leaf_386:AL"];
	"391:NS" -> "Leaf_386:AL"	 [cond="[]",
		lineno=None];
	"393:NS" -> "Leaf_386:AL"	 [cond="[]",
		lineno=None];
	"388:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f19debe5f50>",
		fillcolor=springgreen,
		label="388:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"388:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb590>",
		fillcolor=firebrick,
		label="388:NS
target_bits <= 9'h086;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19debeb590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"388:IF" -> "388:NS"	 [cond="['reset_i']",
		label=reset_i,
		lineno=388];
	"390:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f19debe5fd0>",
		fillcolor=turquoise,
		label="390:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"388:IF" -> "390:BL"	 [cond="['reset_i']",
		label="!(reset_i)",
		lineno=388];
	"391:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f19debeb050>",
		fillcolor=springgreen,
		label="391:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"391:IF" -> "391:NS"	 [cond="['verify']",
		label="(~verify)",
		lineno=391];
	"388:NS" -> "Leaf_386:AL"	 [cond="[]",
		lineno=None];
	"387:BL" -> "388:IF"	 [cond="[]",
		lineno=None];
	"390:BL" -> "393:IF"	 [cond="[]",
		lineno=None];
	"390:BL" -> "391:IF"	 [cond="[]",
		lineno=None];
}
