	component nios_sys is
		port (
			clk_clk                   : in  std_logic                    := 'X'; -- clk
			pio_button_export         : in  std_logic                    := 'X'; -- export
			pio_leds_export           : out std_logic_vector(7 downto 0);        -- export
			pll_locked_conduit_export : out std_logic;                           -- export
			reset_reset_n             : in  std_logic                    := 'X'  -- reset_n
		);
	end component nios_sys;

