<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="clock/testbench/clock_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_rsp_demux_014.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_014" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_cmd_mux_014.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_014" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_014" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_router_016.sv"
   type="SYSTEM_VERILOG"
   library="router_016" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="JTAG_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="JTAG_avalon_jtag_slave_agent" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="JTAG_avalon_jtag_slave_agent" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU_data_master_agent" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="JTAG_avalon_jtag_slave_translator" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_data_master_translator" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_UART.v"
   type="VERILOG"
   library="UART" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_TIMER.v"
   type="VERILOG"
   library="TIMER" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_REG_H1.v"
   type="VERILOG"
   library="REG_H1" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_REG_Bd.v"
   type="VERILOG"
   library="REG_Bd" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_RAM.hex"
   type="HEX"
   library="RAM" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_RAM.v"
   type="VERILOG"
   library="RAM" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_JTAG.v"
   type="VERILOG"
   library="JTAG" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock_CPU.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="clock_inst_timer_irq_bfm" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="clock_inst_reset_bfm" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="clock_inst_reg_h1_external_connection_bfm" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="clock_inst_clk_bfm" />
 <file
   path="clock/testbench/clock_tb/simulation/submodules/clock.v"
   type="VERILOG"
   library="clock_inst" />
 <file path="clock/testbench/clock_tb/simulation/clock_tb.v" type="VERILOG" />
 <topLevel name="clock_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="clock_tb.clock_inst.RAM"
   modelPath="clock_tb.clock_inst.RAM" />
</simPackage>
