/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard
    
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License, version 2, as published by
    the Free Software Foundation (the "GPL").
    
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    
    
    A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
    writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
    Boston, MA 02111-1307, USA.
    
:>
*/


#ifndef _XRDP_XLIF_XRDP0_AG_H_
#define _XRDP_XLIF_XRDP0_AG_H_

#include "ru_types.h"

#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_IF_DIS_DISABLE_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_IF_DIS_DISABLE_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_IF_DIS_DISABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_RX_IF_IF_DIS_DISABLE_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_RX_IF_IF_DIS_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_IF_DIS_REG_OFFSET 0x00000000

#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_OFLW_FLAG_OFLW_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_OFLW_FLAG_OFLW_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_OFLW_FLAG_OFLW_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_RX_IF_OFLW_FLAG_OFLW_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_RX_IF_OFLW_FLAG_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_OFLW_FLAG_REG_OFFSET 0x00000004

#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_ERR_FLAG_ERR_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_ERR_FLAG_ERR_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_ERR_FLAG_ERR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_RX_IF_ERR_FLAG_ERR_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_RX_IF_ERR_FLAG_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_RX_IF_ERR_FLAG_REG_OFFSET 0x00000008

#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_PFC_EN_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_PFC_EN_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_PFC_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_PFC_EN_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_LLFC_EN_FIELD_MASK 0x00000010
#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_LLFC_EN_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_LLFC_EN_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_LLFC_EN_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_EN_REG_OFFSET 0x00000020

#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_VALUE_FIELD_MASK 0x0000FFFF
#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_VALUE_FIELD_WIDTH 16
#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_VALUE_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_RX_FLOW_CONTROL_COSMAP_REG_OFFSET 0x00000024

#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_DISABLE_WITH_CREDITS_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_DISABLE_WITH_CREDITS_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_DISABLE_WITH_CREDITS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_DISABLE_WITH_CREDITS_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_DISABLE_WO_CREDITS_FIELD_MASK 0x00000002
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_DISABLE_WO_CREDITS_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_DISABLE_WO_CREDITS_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_DISABLE_WO_CREDITS_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_IF_ENABLE_REG_OFFSET 0x00000040

#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_READ_CREDITS_VALUE_FIELD_MASK 0x000003FF
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_READ_CREDITS_VALUE_FIELD_WIDTH 10
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_READ_CREDITS_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_READ_CREDITS_VALUE_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_READ_CREDITS_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_READ_CREDITS_REG_OFFSET 0x00000044

#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_VALUE_FIELD_MASK 0x000003FF
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_VALUE_FIELD_WIDTH 10
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_VALUE_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_EN_FIELD_MASK 0x00001000
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_EN_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_EN_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_EN_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_SET_CREDITS_REG_OFFSET 0x00000048

#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXERR_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXERR_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXERR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXERR_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXCRCERR_FIELD_MASK 0x00000002
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXCRCERR_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXCRCERR_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXCRCERR_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXOSTS_SINEXT_FIELD_MASK 0x00000004
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXOSTS_SINEXT_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXOSTS_SINEXT_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXOSTS_SINEXT_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXCRCMODE_FIELD_MASK 0x00000030
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXCRCMODE_FIELD_WIDTH 2
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXCRCMODE_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_MAC_TXCRCMODE_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_OUT_CTRL_REG_OFFSET 0x0000004C

#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_URUN_PORT_ENABLE_ENABLE_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_URUN_PORT_ENABLE_ENABLE_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_URUN_PORT_ENABLE_ENABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_URUN_PORT_ENABLE_ENABLE_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_URUN_PORT_ENABLE_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_URUN_PORT_ENABLE_REG_OFFSET 0x00000050

#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TX_THRESHOLD_VALUE_FIELD_MASK 0x0000000F
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TX_THRESHOLD_VALUE_FIELD_WIDTH 4
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TX_THRESHOLD_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TX_THRESHOLD_VALUE_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TX_THRESHOLD_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TX_THRESHOLD_REG_OFFSET 0x00000054

#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TDM_MODE_VALUE_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TDM_MODE_VALUE_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TDM_MODE_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TDM_MODE_VALUE_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TDM_MODE_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_TX_IF_TDM_MODE_REG_OFFSET 0x00000058

#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_PFC_EN_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_PFC_EN_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_PFC_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_PFC_EN_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_LLFC_EN_FIELD_MASK 0x00000010
#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_LLFC_EN_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_LLFC_EN_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_LLFC_EN_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_REG_OFFSET 0x00000060

#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_STAT_VALUE_FIELD_MASK 0x0000FFFF
#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_STAT_VALUE_FIELD_WIDTH 16
#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_STAT_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_STAT_VALUE_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_STAT_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_TX_FLOW_CONTROL_COSMAP_STAT_REG_OFFSET 0x00000064

#define XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_SELECT_MODULE_FIELD_MASK 0x00000003
#define XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_SELECT_MODULE_FIELD_WIDTH 2
#define XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_SELECT_MODULE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_SELECT_MODULE_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_SELECT_LANE_FIELD_MASK 0x0000000C
#define XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_SELECT_LANE_FIELD_WIDTH 2
#define XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_SELECT_LANE_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_SELECT_LANE_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_REG;
#define XLIF_XRDP0_CHANNEL_DEBUG_BUS_SEL_REG_OFFSET 0x00000070

#define XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_LPI_RX_DETECT_FIELD_MASK 0x00000001
#define XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_LPI_RX_DETECT_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_LPI_RX_DETECT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_LPI_RX_DETECT_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_LPI_TX_DETECT_FIELD_MASK 0x00000010
#define XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_LPI_TX_DETECT_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_LPI_TX_DETECT_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_LPI_TX_DETECT_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_REG;
#define XLIF_XRDP0_CHANNEL_XLIF_EEE_IND_REG_OFFSET 0x00000078

#define XLIF_XRDP0_CHANNEL_Q_OFF_IND_Q_OFF_FIELD_MASK 0x000000FF
#define XLIF_XRDP0_CHANNEL_Q_OFF_IND_Q_OFF_FIELD_WIDTH 8
#define XLIF_XRDP0_CHANNEL_Q_OFF_IND_Q_OFF_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_Q_OFF_IND_Q_OFF_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_Q_OFF_IND_FAILOVER_ON_FIELD_MASK 0x00000100
#define XLIF_XRDP0_CHANNEL_Q_OFF_IND_FAILOVER_ON_FIELD_WIDTH 1
#define XLIF_XRDP0_CHANNEL_Q_OFF_IND_FAILOVER_ON_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_Q_OFF_IND_FAILOVER_ON_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_Q_OFF_IND_REG;
#define XLIF_XRDP0_CHANNEL_Q_OFF_IND_REG_OFFSET 0x0000007C

#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE0_FIELD_MASK 0x00000003
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE0_FIELD_WIDTH 2
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE0_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE1_FIELD_MASK 0x0000000C
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE1_FIELD_WIDTH 2
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE1_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE1_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE2_FIELD_MASK 0x00000030
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE2_FIELD_WIDTH 2
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE2_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE2_FIELD;
#endif
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE3_FIELD_MASK 0x000000C0
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE3_FIELD_WIDTH 2
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE3_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_LANE3_FIELD;
#endif
extern const ru_reg_rec XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_REG;
#define XLIF_XRDP0_CHANNEL_LANE_TO_PORT_MAP_PORT_MAP_REG_OFFSET 0x00000080

extern const ru_block_rec XLIF_XRDP0_BLOCK;

#endif
