

================================================================
== Vitis HLS Report for 'read_data_arbiter_512_s'
================================================================
* Date:           Sat Mar 18 14:39:10 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.844 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       29|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|     1163|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1163|       97|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_171                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_27_i_nbreadreq_fu_62_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_323_nbreadreq_fu_48_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_76_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1416_fu_133_p3           |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  29|          14|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done                         |   9|          2|    1|          2|
    |tps_state_V                     |   9|          2|    2|          4|
    |txApp2txEng_data_stream_blk_n   |   9|          2|    1|          2|
    |txBufferReadDataStitched_blk_n  |   9|          2|    1|          2|
    |txEng_isDDRbypass_blk_n         |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer0_blk_n       |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer0_din         |  14|          3|  577|       1731|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  68|         15|  584|       1745|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |tmp_27_i_reg_163                       |    1|   0|    1|          0|
    |tmp_i_323_reg_151                      |    1|   0|    1|          0|
    |tps_state_V                            |    2|   0|    2|          0|
    |tps_state_V_load_reg_147               |    2|   0|    2|          0|
    |trunc_ln173_reg_170                    |  577|   0|  577|          0|
    |txBufferReadDataStitched_read_reg_155  |  577|   0|  577|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1163|   0| 1163|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+------+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+------+------------+--------------------------+--------------+
|ap_clk                            |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_rst                            |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_start                          |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_done                           |  out|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_continue                       |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_idle                           |  out|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_ready                          |  out|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|txBufferReadDataStitched_dout     |   in|   577|     ap_fifo|  txBufferReadDataStitched|       pointer|
|txBufferReadDataStitched_empty_n  |   in|     1|     ap_fifo|  txBufferReadDataStitched|       pointer|
|txBufferReadDataStitched_read     |  out|     1|     ap_fifo|  txBufferReadDataStitched|       pointer|
|txApp2txEng_data_stream_dout      |   in|  1024|     ap_fifo|   txApp2txEng_data_stream|       pointer|
|txApp2txEng_data_stream_empty_n   |   in|     1|     ap_fifo|   txApp2txEng_data_stream|       pointer|
|txApp2txEng_data_stream_read      |  out|     1|     ap_fifo|   txApp2txEng_data_stream|       pointer|
|txEng_isDDRbypass_dout            |   in|     1|     ap_fifo|         txEng_isDDRbypass|       pointer|
|txEng_isDDRbypass_empty_n         |   in|     1|     ap_fifo|         txEng_isDDRbypass|       pointer|
|txEng_isDDRbypass_read            |  out|     1|     ap_fifo|         txEng_isDDRbypass|       pointer|
|txEng_tcpPkgBuffer0_din           |  out|   577|     ap_fifo|       txEng_tcpPkgBuffer0|       pointer|
|txEng_tcpPkgBuffer0_full_n        |   in|     1|     ap_fifo|       txEng_tcpPkgBuffer0|       pointer|
|txEng_tcpPkgBuffer0_write         |  out|     1|     ap_fifo|       txEng_tcpPkgBuffer0|       pointer|
+----------------------------------+-----+------+------------+--------------------------+--------------+

