
Metal_Detector_F103_cpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000073c  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800086c  0800086c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800086c  0800086c  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  0800086c  0800086c  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800086c  0800086c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800086c  0800086c  0001086c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000870  08000870  00010870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08000874  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000018  0800088c  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  0800088c  00020034  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001aa6  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000008a3  00000000  00000000  00021ae7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001f0  00000000  00000000  00022390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000198  00000000  00000000  00022580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012196  00000000  00000000  00022718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000247b  00000000  00000000  000348ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000596ea  00000000  00000000  00036d29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00090413  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000630  00000000  00000000  00090464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000018 	.word	0x20000018
 800014c:	00000000 	.word	0x00000000
 8000150:	08000854 	.word	0x08000854

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000001c 	.word	0x2000001c
 800016c:	08000854 	.word	0x08000854

08000170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800017a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800017e:	2b00      	cmp	r3, #0
 8000180:	db0b      	blt.n	800019a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000182:	79fb      	ldrb	r3, [r7, #7]
 8000184:	f003 021f 	and.w	r2, r3, #31
 8000188:	4906      	ldr	r1, [pc, #24]	; (80001a4 <__NVIC_EnableIRQ+0x34>)
 800018a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800018e:	095b      	lsrs	r3, r3, #5
 8000190:	2001      	movs	r0, #1
 8000192:	fa00 f202 	lsl.w	r2, r0, r2
 8000196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800019a:	bf00      	nop
 800019c:	370c      	adds	r7, #12
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr
 80001a4:	e000e100 	.word	0xe000e100

080001a8 <_Z9Uart2_IniP13USART_TypeDefli>:
    USART2->CR1 |= USART_CR1_TXEIE;
  }
}

void Uart2_Ini(USART_TypeDef *UartNumb, long int UartBusCLK, int BaudRate)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b084      	sub	sp, #16
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	60f8      	str	r0, [r7, #12]
 80001b0:	60b9      	str	r1, [r7, #8]
 80001b2:	607a      	str	r2, [r7, #4]
  /*  включаем тактирование UART  */
  RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 80001b4:	4b23      	ldr	r3, [pc, #140]	; (8000244 <_Z9Uart2_IniP13USART_TypeDefli+0x9c>)
 80001b6:	69db      	ldr	r3, [r3, #28]
 80001b8:	4a22      	ldr	r2, [pc, #136]	; (8000244 <_Z9Uart2_IniP13USART_TypeDefli+0x9c>)
 80001ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001be:	61d3      	str	r3, [r2, #28]

  /*  UART2 использует выводы: PA2 (TX) и PA3 (RX).  */
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN; // тактирование порта GPIOA
 80001c0:	4b20      	ldr	r3, [pc, #128]	; (8000244 <_Z9Uart2_IniP13USART_TypeDefli+0x9c>)
 80001c2:	699b      	ldr	r3, [r3, #24]
 80001c4:	4a1f      	ldr	r2, [pc, #124]	; (8000244 <_Z9Uart2_IniP13USART_TypeDefli+0x9c>)
 80001c6:	f043 0304 	orr.w	r3, r3, #4
 80001ca:	6193      	str	r3, [r2, #24]

  /*  PA2_Tx  */
  GPIOA->CRL &= ~(GPIO_CRL_CNF2);
 80001cc:	4b1e      	ldr	r3, [pc, #120]	; (8000248 <_Z9Uart2_IniP13USART_TypeDefli+0xa0>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a1d      	ldr	r2, [pc, #116]	; (8000248 <_Z9Uart2_IniP13USART_TypeDefli+0xa0>)
 80001d2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80001d6:	6013      	str	r3, [r2, #0]
  GPIOA->CRL |= (0b10 << GPIO_CRL_CNF2_Pos); // Alternate Function outpu Push-pull
 80001d8:	4b1b      	ldr	r3, [pc, #108]	; (8000248 <_Z9Uart2_IniP13USART_TypeDefli+0xa0>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a1a      	ldr	r2, [pc, #104]	; (8000248 <_Z9Uart2_IniP13USART_TypeDefli+0xa0>)
 80001de:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80001e2:	6013      	str	r3, [r2, #0]
  GPIOA->CRL &= ~(GPIO_CRL_MODE2);
 80001e4:	4b18      	ldr	r3, [pc, #96]	; (8000248 <_Z9Uart2_IniP13USART_TypeDefli+0xa0>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a17      	ldr	r2, [pc, #92]	; (8000248 <_Z9Uart2_IniP13USART_TypeDefli+0xa0>)
 80001ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80001ee:	6013      	str	r3, [r2, #0]
  GPIOA->CRL |= (0b11 << GPIO_CRL_MODE2_Pos); // Max speed
 80001f0:	4b15      	ldr	r3, [pc, #84]	; (8000248 <_Z9Uart2_IniP13USART_TypeDefli+0xa0>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a14      	ldr	r2, [pc, #80]	; (8000248 <_Z9Uart2_IniP13USART_TypeDefli+0xa0>)
 80001f6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80001fa:	6013      	str	r3, [r2, #0]

  /*  PA3_Rx  */

  /*  конфигурация UART2  */
  UartNumb->CR1 = 0x00;
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	2200      	movs	r2, #0
 8000200:	60da      	str	r2, [r3, #12]
  UartNumb->CR1 |= USART_CR1_UE; // разрешаем USART2
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	68db      	ldr	r3, [r3, #12]
 8000206:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800020a:	68fb      	ldr	r3, [r7, #12]
 800020c:	60da      	str	r2, [r3, #12]

  /*  USARTDIV = Fck / (16 * BAUD) = 72000000 / (16 * 9600) = 468,75        */
  /*  Значение регистра USART_BRR = 468,75 * 16 = 7500 - скорость 9600 бод  */
  // USART2->BRR = 833;  // скорость 9600 бод при частоте 8 Мгц
  UartNumb->BRR = UartBusCLK / BaudRate;
 800020e:	68ba      	ldr	r2, [r7, #8]
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	fb92 f3f3 	sdiv	r3, r2, r3
 8000216:	461a      	mov	r2, r3
 8000218:	68fb      	ldr	r3, [r7, #12]
 800021a:	609a      	str	r2, [r3, #8]

 // разрешаем приемник, передатчик и прерывание по приему
  UartNumb->CR1 |= USART_CR1_TE 
 800021c:	68fb      	ldr	r3, [r7, #12]
 800021e:	68db      	ldr	r3, [r3, #12]
 8000220:	f043 020c 	orr.w	r2, r3, #12
 8000224:	68fb      	ldr	r3, [r7, #12]
 8000226:	60da      	str	r2, [r3, #12]
                | USART_CR1_RE;

  UartNumb->CR2 = 0;
 8000228:	68fb      	ldr	r3, [r7, #12]
 800022a:	2200      	movs	r2, #0
 800022c:	611a      	str	r2, [r3, #16]
  UartNumb->CR3 = 0;
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	2200      	movs	r2, #0
 8000232:	615a      	str	r2, [r3, #20]

  NVIC_EnableIRQ(USART2_IRQn);
 8000234:	2026      	movs	r0, #38	; 0x26
 8000236:	f7ff ff9b 	bl	8000170 <__NVIC_EnableIRQ>
}
 800023a:	bf00      	nop
 800023c:	3710      	adds	r7, #16
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	bf00      	nop
 8000244:	40021000 	.word	0x40021000
 8000248:	40010800 	.word	0x40010800

0800024c <_Z6PinSetv>:

void PinSet()
{
 800024c:	b480      	push	{r7}
 800024e:	af00      	add	r7, sp, #0
  // Тактирование порта C  
  RCC->APB2ENR |= (RCC_APB2ENR_IOPCEN);
 8000250:	4b0f      	ldr	r3, [pc, #60]	; (8000290 <_Z6PinSetv+0x44>)
 8000252:	699b      	ldr	r3, [r3, #24]
 8000254:	4a0e      	ldr	r2, [pc, #56]	; (8000290 <_Z6PinSetv+0x44>)
 8000256:	f043 0310 	orr.w	r3, r3, #16
 800025a:	6193      	str	r3, [r2, #24]
  // Output mode, max speed 50 MHz 
  GPIOC->CRH &= ~(GPIO_CRH_MODE13);
 800025c:	4b0d      	ldr	r3, [pc, #52]	; (8000294 <_Z6PinSetv+0x48>)
 800025e:	685b      	ldr	r3, [r3, #4]
 8000260:	4a0c      	ldr	r2, [pc, #48]	; (8000294 <_Z6PinSetv+0x48>)
 8000262:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000266:	6053      	str	r3, [r2, #4]
  GPIOC->CRH |= (0b11 << GPIO_CRH_MODE13_Pos);
 8000268:	4b0a      	ldr	r3, [pc, #40]	; (8000294 <_Z6PinSetv+0x48>)
 800026a:	685b      	ldr	r3, [r3, #4]
 800026c:	4a09      	ldr	r2, [pc, #36]	; (8000294 <_Z6PinSetv+0x48>)
 800026e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000272:	6053      	str	r3, [r2, #4]
  // General purpose output push-pull  
  GPIOC->CRH &= ~(GPIO_CRH_CNF13);
 8000274:	4b07      	ldr	r3, [pc, #28]	; (8000294 <_Z6PinSetv+0x48>)
 8000276:	685b      	ldr	r3, [r3, #4]
 8000278:	4a06      	ldr	r2, [pc, #24]	; (8000294 <_Z6PinSetv+0x48>)
 800027a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800027e:	6053      	str	r3, [r2, #4]
  GPIOC->CRH |= (0b00 << GPIO_CRH_CNF13_Pos);
 8000280:	4b04      	ldr	r3, [pc, #16]	; (8000294 <_Z6PinSetv+0x48>)
 8000282:	4a04      	ldr	r2, [pc, #16]	; (8000294 <_Z6PinSetv+0x48>)
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	6053      	str	r3, [r2, #4]
}
 8000288:	bf00      	nop
 800028a:	46bd      	mov	sp, r7
 800028c:	bc80      	pop	{r7}
 800028e:	4770      	bx	lr
 8000290:	40021000 	.word	0x40021000
 8000294:	40011000 	.word	0x40011000

08000298 <main>:
char Uart2_BufSend[100] = {0};

char LibA[10] = {'A', '\n'};

int main(void)
{ 
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
   * @brief   Start HSI clock
   *
   * @details Returns 1 if launch is successful
   * @details HSE not divided for PLL entry
   */
  ClockControl::HSE::Start_HSE();
 800029e:	f000 f9e7 	bl	8000670 <_ZN12ClockControl3HSE9Start_HSEEv>
  ClockControl::HSE::PLL::Clean_PLLXTPRE();
 80002a2:	f000 fa1d 	bl	80006e0 <_ZN12ClockControl3HSE3PLL14Clean_PLLXTPREEv>
   * @brief   PLL clocking from HSE
   *          Set PLL as system clock
   * @details Written only when PLL is disabled
   * @details On successful launch pll returns 1
   */
  ClockControl::HSE::PLL::Set_PLLSRC_HSE();
 80002a6:	f000 fa0d 	bl	80006c4 <_ZN12ClockControl3HSE3PLL14Set_PLLSRC_HSEEv>
  ClockControl::HSE::PLL::Set_PLL_MUL(6);
 80002aa:	2006      	movs	r0, #6
 80002ac:	f000 fa24 	bl	80006f8 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt>
  ClockControl::HSE::PLL::Start_PLL();
 80002b0:	f000 fa4a 	bl	8000748 <_ZN12ClockControl3HSE3PLL9Start_PLLEv>
  ClockControl::HSE::PLL::Set_SW_PLL();
 80002b4:	f000 fa72 	bl	800079c <_ZN12ClockControl3HSE3PLL10Set_SW_PLLEv>
   * @details APB1 timers                   - 48Mhz
   * @details APB2 peripherals              - 48Mhz
   * @details APB1 timers                   - 48Mhz
   * @details To ADC                        - 12Mhz
   */
  ClockControl::Set_AHB_Prescaler(1);
 80002b8:	2001      	movs	r0, #1
 80002ba:	f000 f85f 	bl	800037c <_ZN12ClockControl17Set_AHB_PrescalerEt>
  ClockControl::Set_APB1_Prescaler(2);
 80002be:	2002      	movs	r0, #2
 80002c0:	f000 f8e2 	bl	8000488 <_ZN12ClockControl18Set_APB1_PrescalerEt>
  ClockControl::Set_APB2_Prescaler(1);
 80002c4:	2001      	movs	r0, #1
 80002c6:	f000 f939 	bl	800053c <_ZN12ClockControl18Set_APB2_PrescalerEt>
  ClockControl::Set_ADC_Prescaler(4);
 80002ca:	2004      	movs	r0, #4
 80002cc:	f000 f990 	bl	80005f0 <_ZN12ClockControl17Set_ADC_PrescalerEt>

  Uart2_Ini(USART2, 24000000, 9600);
 80002d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80002d4:	4911      	ldr	r1, [pc, #68]	; (800031c <main+0x84>)
 80002d6:	4812      	ldr	r0, [pc, #72]	; (8000320 <main+0x88>)
 80002d8:	f7ff ff66 	bl	80001a8 <_Z9Uart2_IniP13USART_TypeDefli>

  PinSet();
 80002dc:	f7ff ffb6 	bl	800024c <_Z6PinSetv>

  while (1)
  {    
    GPIOC->ODR ^= GPIO_ODR_ODR13;    
 80002e0:	4b10      	ldr	r3, [pc, #64]	; (8000324 <main+0x8c>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	4a0f      	ldr	r2, [pc, #60]	; (8000324 <main+0x8c>)
 80002e6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80002ea:	60d3      	str	r3, [r2, #12]

    USART2->SR = 0x00;
 80002ec:	4b0c      	ldr	r3, [pc, #48]	; (8000320 <main+0x88>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
    USART2->CR1 |= USART_CR1_TCIE;
 80002f2:	4b0b      	ldr	r3, [pc, #44]	; (8000320 <main+0x88>)
 80002f4:	68db      	ldr	r3, [r3, #12]
 80002f6:	4a0a      	ldr	r2, [pc, #40]	; (8000320 <main+0x88>)
 80002f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002fc:	60d3      	str	r3, [r2, #12]
    USART2->DR = LibA[0];
 80002fe:	4b0a      	ldr	r3, [pc, #40]	; (8000328 <main+0x90>)
 8000300:	781a      	ldrb	r2, [r3, #0]
 8000302:	4b07      	ldr	r3, [pc, #28]	; (8000320 <main+0x88>)
 8000304:	605a      	str	r2, [r3, #4]

    for (int i = 0; i != 1000000; i++)
 8000306:	2300      	movs	r3, #0
 8000308:	607b      	str	r3, [r7, #4]
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	4a07      	ldr	r2, [pc, #28]	; (800032c <main+0x94>)
 800030e:	4293      	cmp	r3, r2
 8000310:	d0e6      	beq.n	80002e0 <main+0x48>
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	3301      	adds	r3, #1
 8000316:	607b      	str	r3, [r7, #4]
 8000318:	e7f7      	b.n	800030a <main+0x72>
 800031a:	bf00      	nop
 800031c:	016e3600 	.word	0x016e3600
 8000320:	40004400 	.word	0x40004400
 8000324:	40011000 	.word	0x40011000
 8000328:	20000000 	.word	0x20000000
 800032c:	000f4240 	.word	0x000f4240

08000330 <USART2_IRQHandler>:
    GPIOC->ODR &= ~(GPIO_ODR_ODR13);
    TIM1->SR &= ~ TIM_SR_UIF;
}

extern "C"  void USART2_IRQHandler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
    USART2->DR = Lib[1];
 8000334:	4b0b      	ldr	r3, [pc, #44]	; (8000364 <USART2_IRQHandler+0x34>)
 8000336:	785a      	ldrb	r2, [r3, #1]
 8000338:	4b0b      	ldr	r3, [pc, #44]	; (8000368 <USART2_IRQHandler+0x38>)
 800033a:	605a      	str	r2, [r3, #4]
    USART2->SR = 0x00;
 800033c:	4b0a      	ldr	r3, [pc, #40]	; (8000368 <USART2_IRQHandler+0x38>)
 800033e:	2200      	movs	r2, #0
 8000340:	601a      	str	r2, [r3, #0]
    GPIOC->ODR ^= GPIO_ODR_ODR13;
 8000342:	4b0a      	ldr	r3, [pc, #40]	; (800036c <USART2_IRQHandler+0x3c>)
 8000344:	68db      	ldr	r3, [r3, #12]
 8000346:	4a09      	ldr	r2, [pc, #36]	; (800036c <USART2_IRQHandler+0x3c>)
 8000348:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800034c:	60d3      	str	r3, [r2, #12]
     USART2->CR1 &= ~USART_CR1_TCIE;
 800034e:	4b06      	ldr	r3, [pc, #24]	; (8000368 <USART2_IRQHandler+0x38>)
 8000350:	68db      	ldr	r3, [r3, #12]
 8000352:	4a05      	ldr	r2, [pc, #20]	; (8000368 <USART2_IRQHandler+0x38>)
 8000354:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000358:	60d3      	str	r3, [r2, #12]
}
 800035a:	bf00      	nop
 800035c:	46bd      	mov	sp, r7
 800035e:	bc80      	pop	{r7}
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	2000000c 	.word	0x2000000c
 8000368:	40004400 	.word	0x40004400
 800036c:	40011000 	.word	0x40011000

08000370 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	bc80      	pop	{r7}
 800037a:	4770      	bx	lr

0800037c <_ZN12ClockControl17Set_AHB_PrescalerEt>:
	 * Use default setting
	 * 8Mhz HSI
	 */
}
void ClockControl::Set_AHB_Prescaler(unsigned short AHB_Prescaler_Value)
{
 800037c:	b480      	push	{r7}
 800037e:	b083      	sub	sp, #12
 8000380:	af00      	add	r7, sp, #0
 8000382:	4603      	mov	r3, r0
 8000384:	80fb      	strh	r3, [r7, #6]
	switch (AHB_Prescaler_Value)
 8000386:	88fb      	ldrh	r3, [r7, #6]
 8000388:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800038c:	d068      	beq.n	8000460 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xe4>
 800038e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000392:	dc6c      	bgt.n	800046e <_ZN12ClockControl17Set_AHB_PrescalerEt+0xf2>
 8000394:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000398:	d05b      	beq.n	8000452 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xd6>
 800039a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800039e:	dc66      	bgt.n	800046e <_ZN12ClockControl17Set_AHB_PrescalerEt+0xf2>
 80003a0:	2b80      	cmp	r3, #128	; 0x80
 80003a2:	d04f      	beq.n	8000444 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xc8>
 80003a4:	2b80      	cmp	r3, #128	; 0x80
 80003a6:	dc62      	bgt.n	800046e <_ZN12ClockControl17Set_AHB_PrescalerEt+0xf2>
 80003a8:	2b10      	cmp	r3, #16
 80003aa:	dc25      	bgt.n	80003f8 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x7c>
 80003ac:	2b02      	cmp	r3, #2
 80003ae:	db5e      	blt.n	800046e <_ZN12ClockControl17Set_AHB_PrescalerEt+0xf2>
 80003b0:	3b02      	subs	r3, #2
 80003b2:	2b0e      	cmp	r3, #14
 80003b4:	d85b      	bhi.n	800046e <_ZN12ClockControl17Set_AHB_PrescalerEt+0xf2>
 80003b6:	a201      	add	r2, pc, #4	; (adr r2, 80003bc <_ZN12ClockControl17Set_AHB_PrescalerEt+0x40>)
 80003b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003bc:	080003ff 	.word	0x080003ff
 80003c0:	0800046f 	.word	0x0800046f
 80003c4:	0800040d 	.word	0x0800040d
 80003c8:	0800046f 	.word	0x0800046f
 80003cc:	0800046f 	.word	0x0800046f
 80003d0:	0800046f 	.word	0x0800046f
 80003d4:	0800041b 	.word	0x0800041b
 80003d8:	0800046f 	.word	0x0800046f
 80003dc:	0800046f 	.word	0x0800046f
 80003e0:	0800046f 	.word	0x0800046f
 80003e4:	0800046f 	.word	0x0800046f
 80003e8:	0800046f 	.word	0x0800046f
 80003ec:	0800046f 	.word	0x0800046f
 80003f0:	0800046f 	.word	0x0800046f
 80003f4:	08000429 	.word	0x08000429
 80003f8:	2b40      	cmp	r3, #64	; 0x40
 80003fa:	d01c      	beq.n	8000436 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xba>
 80003fc:	e037      	b.n	800046e <_ZN12ClockControl17Set_AHB_PrescalerEt+0xf2>
	{
	case 2:
		RCC->CFGR |= RCC_CFGR_HPRE_DIV2;
 80003fe:	4b21      	ldr	r3, [pc, #132]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	4a20      	ldr	r2, [pc, #128]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000408:	6053      	str	r3, [r2, #4]
		break;
 800040a:	e035      	b.n	8000478 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xfc>
	case 4:
		RCC->CFGR |= RCC_CFGR_HPRE_DIV4;
 800040c:	4b1d      	ldr	r3, [pc, #116]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 800040e:	685b      	ldr	r3, [r3, #4]
 8000410:	4a1c      	ldr	r2, [pc, #112]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000412:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8000416:	6053      	str	r3, [r2, #4]
		break;
 8000418:	e02e      	b.n	8000478 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xfc>
	case 8:
		RCC->CFGR |= RCC_CFGR_HPRE_DIV8;
 800041a:	4b1a      	ldr	r3, [pc, #104]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	4a19      	ldr	r2, [pc, #100]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000420:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000424:	6053      	str	r3, [r2, #4]
		break;
 8000426:	e027      	b.n	8000478 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xfc>
	case 16:
		RCC->CFGR |= RCC_CFGR_HPRE_DIV16;
 8000428:	4b16      	ldr	r3, [pc, #88]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	4a15      	ldr	r2, [pc, #84]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 800042e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8000432:	6053      	str	r3, [r2, #4]
		break;
 8000434:	e020      	b.n	8000478 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xfc>
	case 64:
		RCC->CFGR |= RCC_CFGR_HPRE_DIV64;
 8000436:	4b13      	ldr	r3, [pc, #76]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000438:	685b      	ldr	r3, [r3, #4]
 800043a:	4a12      	ldr	r2, [pc, #72]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 800043c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000440:	6053      	str	r3, [r2, #4]
		break;
 8000442:	e019      	b.n	8000478 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xfc>
	case 128:
		RCC->CFGR |= RCC_CFGR_HPRE_DIV128;
 8000444:	4b0f      	ldr	r3, [pc, #60]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000446:	685b      	ldr	r3, [r3, #4]
 8000448:	4a0e      	ldr	r2, [pc, #56]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 800044a:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800044e:	6053      	str	r3, [r2, #4]
		break;
 8000450:	e012      	b.n	8000478 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xfc>
	case 256:
		RCC->CFGR |= RCC_CFGR_HPRE_DIV256;
 8000452:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	4a0b      	ldr	r2, [pc, #44]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000458:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800045c:	6053      	str	r3, [r2, #4]
		break;
 800045e:	e00b      	b.n	8000478 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xfc>
	case 512:
		RCC->CFGR |= RCC_CFGR_HPRE_DIV512;
 8000460:	4b08      	ldr	r3, [pc, #32]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000462:	685b      	ldr	r3, [r3, #4]
 8000464:	4a07      	ldr	r2, [pc, #28]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000466:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800046a:	6053      	str	r3, [r2, #4]
		break;
 800046c:	e004      	b.n	8000478 <_ZN12ClockControl17Set_AHB_PrescalerEt+0xfc>
	default:
		RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800046e:	4b05      	ldr	r3, [pc, #20]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000470:	4a04      	ldr	r2, [pc, #16]	; (8000484 <_ZN12ClockControl17Set_AHB_PrescalerEt+0x108>)
 8000472:	685b      	ldr	r3, [r3, #4]
 8000474:	6053      	str	r3, [r2, #4]
	}
}
 8000476:	bf00      	nop
 8000478:	bf00      	nop
 800047a:	370c      	adds	r7, #12
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	40021000 	.word	0x40021000

08000488 <_ZN12ClockControl18Set_APB1_PrescalerEt>:
void ClockControl::Set_APB1_Prescaler(unsigned short APB1_Prescaler_Value)
{
 8000488:	b480      	push	{r7}
 800048a:	b083      	sub	sp, #12
 800048c:	af00      	add	r7, sp, #0
 800048e:	4603      	mov	r3, r0
 8000490:	80fb      	strh	r3, [r7, #6]
	switch (APB1_Prescaler_Value)
 8000492:	88fb      	ldrh	r3, [r7, #6]
 8000494:	3b01      	subs	r3, #1
 8000496:	2b0f      	cmp	r3, #15
 8000498:	d843      	bhi.n	8000522 <_ZN12ClockControl18Set_APB1_PrescalerEt+0x9a>
 800049a:	a201      	add	r2, pc, #4	; (adr r2, 80004a0 <_ZN12ClockControl18Set_APB1_PrescalerEt+0x18>)
 800049c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004a0:	080004e1 	.word	0x080004e1
 80004a4:	080004eb 	.word	0x080004eb
 80004a8:	08000523 	.word	0x08000523
 80004ac:	080004f9 	.word	0x080004f9
 80004b0:	08000523 	.word	0x08000523
 80004b4:	08000523 	.word	0x08000523
 80004b8:	08000523 	.word	0x08000523
 80004bc:	08000507 	.word	0x08000507
 80004c0:	08000523 	.word	0x08000523
 80004c4:	08000523 	.word	0x08000523
 80004c8:	08000523 	.word	0x08000523
 80004cc:	08000523 	.word	0x08000523
 80004d0:	08000523 	.word	0x08000523
 80004d4:	08000523 	.word	0x08000523
 80004d8:	08000523 	.word	0x08000523
 80004dc:	08000515 	.word	0x08000515
	{
	case 1:
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 80004e0:	4b15      	ldr	r3, [pc, #84]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 80004e2:	4a15      	ldr	r2, [pc, #84]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 80004e4:	685b      	ldr	r3, [r3, #4]
 80004e6:	6053      	str	r3, [r2, #4]
		break;
 80004e8:	e020      	b.n	800052c <_ZN12ClockControl18Set_APB1_PrescalerEt+0xa4>
	case 2:
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 80004ea:	4b13      	ldr	r3, [pc, #76]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 80004ec:	685b      	ldr	r3, [r3, #4]
 80004ee:	4a12      	ldr	r2, [pc, #72]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 80004f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004f4:	6053      	str	r3, [r2, #4]
		break;
 80004f6:	e019      	b.n	800052c <_ZN12ClockControl18Set_APB1_PrescalerEt+0xa4>
	case 4:
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80004f8:	4b0f      	ldr	r3, [pc, #60]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	4a0e      	ldr	r2, [pc, #56]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 80004fe:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 8000502:	6053      	str	r3, [r2, #4]
		break;
 8000504:	e012      	b.n	800052c <_ZN12ClockControl18Set_APB1_PrescalerEt+0xa4>
	case 8:
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV8;
 8000506:	4b0c      	ldr	r3, [pc, #48]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 8000508:	685b      	ldr	r3, [r3, #4]
 800050a:	4a0b      	ldr	r2, [pc, #44]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 800050c:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8000510:	6053      	str	r3, [r2, #4]
		break;
 8000512:	e00b      	b.n	800052c <_ZN12ClockControl18Set_APB1_PrescalerEt+0xa4>
	case 16:
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV16;
 8000514:	4b08      	ldr	r3, [pc, #32]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 8000516:	685b      	ldr	r3, [r3, #4]
 8000518:	4a07      	ldr	r2, [pc, #28]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 800051a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800051e:	6053      	str	r3, [r2, #4]
		break;
 8000520:	e004      	b.n	800052c <_ZN12ClockControl18Set_APB1_PrescalerEt+0xa4>
	default:
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8000522:	4b05      	ldr	r3, [pc, #20]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 8000524:	4a04      	ldr	r2, [pc, #16]	; (8000538 <_ZN12ClockControl18Set_APB1_PrescalerEt+0xb0>)
 8000526:	685b      	ldr	r3, [r3, #4]
 8000528:	6053      	str	r3, [r2, #4]
	}
}
 800052a:	bf00      	nop
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	bc80      	pop	{r7}
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	40021000 	.word	0x40021000

0800053c <_ZN12ClockControl18Set_APB2_PrescalerEt>:
void ClockControl::Set_APB2_Prescaler(unsigned short APB2_Prescaler_Value)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	80fb      	strh	r3, [r7, #6]
	switch (APB2_Prescaler_Value)
 8000546:	88fb      	ldrh	r3, [r7, #6]
 8000548:	3b01      	subs	r3, #1
 800054a:	2b0f      	cmp	r3, #15
 800054c:	d843      	bhi.n	80005d6 <_ZN12ClockControl18Set_APB2_PrescalerEt+0x9a>
 800054e:	a201      	add	r2, pc, #4	; (adr r2, 8000554 <_ZN12ClockControl18Set_APB2_PrescalerEt+0x18>)
 8000550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000554:	08000595 	.word	0x08000595
 8000558:	0800059f 	.word	0x0800059f
 800055c:	080005d7 	.word	0x080005d7
 8000560:	080005ad 	.word	0x080005ad
 8000564:	080005d7 	.word	0x080005d7
 8000568:	080005d7 	.word	0x080005d7
 800056c:	080005d7 	.word	0x080005d7
 8000570:	080005bb 	.word	0x080005bb
 8000574:	080005d7 	.word	0x080005d7
 8000578:	080005d7 	.word	0x080005d7
 800057c:	080005d7 	.word	0x080005d7
 8000580:	080005d7 	.word	0x080005d7
 8000584:	080005d7 	.word	0x080005d7
 8000588:	080005d7 	.word	0x080005d7
 800058c:	080005d7 	.word	0x080005d7
 8000590:	080005c9 	.word	0x080005c9
	{
	case 1:
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000594:	4b15      	ldr	r3, [pc, #84]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 8000596:	4a15      	ldr	r2, [pc, #84]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	6053      	str	r3, [r2, #4]
		break;
 800059c:	e020      	b.n	80005e0 <_ZN12ClockControl18Set_APB2_PrescalerEt+0xa4>
	case 2:
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800059e:	4b13      	ldr	r3, [pc, #76]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	4a12      	ldr	r2, [pc, #72]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005a8:	6053      	str	r3, [r2, #4]
		break;
 80005aa:	e019      	b.n	80005e0 <_ZN12ClockControl18Set_APB2_PrescalerEt+0xa4>
	case 4:
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV4;
 80005ac:	4b0f      	ldr	r3, [pc, #60]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	4a0e      	ldr	r2, [pc, #56]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005b2:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80005b6:	6053      	str	r3, [r2, #4]
		break;
 80005b8:	e012      	b.n	80005e0 <_ZN12ClockControl18Set_APB2_PrescalerEt+0xa4>
	case 8:
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV8;
 80005ba:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005bc:	685b      	ldr	r3, [r3, #4]
 80005be:	4a0b      	ldr	r2, [pc, #44]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005c0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80005c4:	6053      	str	r3, [r2, #4]
		break;
 80005c6:	e00b      	b.n	80005e0 <_ZN12ClockControl18Set_APB2_PrescalerEt+0xa4>
	case 16:
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV16;
 80005c8:	4b08      	ldr	r3, [pc, #32]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005ca:	685b      	ldr	r3, [r3, #4]
 80005cc:	4a07      	ldr	r2, [pc, #28]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80005d2:	6053      	str	r3, [r2, #4]
		break;
 80005d4:	e004      	b.n	80005e0 <_ZN12ClockControl18Set_APB2_PrescalerEt+0xa4>
	default:
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 80005d6:	4b05      	ldr	r3, [pc, #20]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005d8:	4a04      	ldr	r2, [pc, #16]	; (80005ec <_ZN12ClockControl18Set_APB2_PrescalerEt+0xb0>)
 80005da:	685b      	ldr	r3, [r3, #4]
 80005dc:	6053      	str	r3, [r2, #4]
	}	
}
 80005de:	bf00      	nop
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bc80      	pop	{r7}
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	40021000 	.word	0x40021000

080005f0 <_ZN12ClockControl17Set_ADC_PrescalerEt>:
void ClockControl::Set_ADC_Prescaler(unsigned short ADC_Prescaler_Value)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	80fb      	strh	r3, [r7, #6]
	switch (ADC_Prescaler_Value)
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	3b02      	subs	r3, #2
 80005fe:	2b06      	cmp	r3, #6
 8000600:	d82a      	bhi.n	8000658 <_ZN12ClockControl17Set_ADC_PrescalerEt+0x68>
 8000602:	a201      	add	r2, pc, #4	; (adr r2, 8000608 <_ZN12ClockControl17Set_ADC_PrescalerEt+0x18>)
 8000604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000608:	08000625 	.word	0x08000625
 800060c:	08000659 	.word	0x08000659
 8000610:	0800062f 	.word	0x0800062f
 8000614:	08000659 	.word	0x08000659
 8000618:	0800063d 	.word	0x0800063d
 800061c:	08000659 	.word	0x08000659
 8000620:	0800064b 	.word	0x0800064b
	{
	case 2:
		RCC->CFGR |= RCC_CFGR_ADCPRE_DIV2;
 8000624:	4b11      	ldr	r3, [pc, #68]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 8000626:	4a11      	ldr	r2, [pc, #68]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	6053      	str	r3, [r2, #4]
		break;
 800062c:	e019      	b.n	8000662 <_ZN12ClockControl17Set_ADC_PrescalerEt+0x72>
	case 4:
		RCC->CFGR |= RCC_CFGR_ADCPRE_DIV4;
 800062e:	4b0f      	ldr	r3, [pc, #60]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 8000630:	685b      	ldr	r3, [r3, #4]
 8000632:	4a0e      	ldr	r2, [pc, #56]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 8000634:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000638:	6053      	str	r3, [r2, #4]
		break;
 800063a:	e012      	b.n	8000662 <_ZN12ClockControl17Set_ADC_PrescalerEt+0x72>
	case 6:
		RCC->CFGR |= RCC_CFGR_ADCPRE_DIV6;
 800063c:	4b0b      	ldr	r3, [pc, #44]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	4a0a      	ldr	r2, [pc, #40]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 8000642:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000646:	6053      	str	r3, [r2, #4]
		break;
 8000648:	e00b      	b.n	8000662 <_ZN12ClockControl17Set_ADC_PrescalerEt+0x72>
	case 8:
		RCC->CFGR |= RCC_CFGR_ADCPRE_DIV8;
 800064a:	4b08      	ldr	r3, [pc, #32]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 800064c:	685b      	ldr	r3, [r3, #4]
 800064e:	4a07      	ldr	r2, [pc, #28]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 8000650:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000654:	6053      	str	r3, [r2, #4]
		break;
 8000656:	e004      	b.n	8000662 <_ZN12ClockControl17Set_ADC_PrescalerEt+0x72>
	default:
		RCC->CFGR |= RCC_CFGR_ADCPRE_DIV2;
 8000658:	4b04      	ldr	r3, [pc, #16]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 800065a:	4a04      	ldr	r2, [pc, #16]	; (800066c <_ZN12ClockControl17Set_ADC_PrescalerEt+0x7c>)
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	6053      	str	r3, [r2, #4]
	}		
}
 8000660:	bf00      	nop
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr
 800066c:	40021000 	.word	0x40021000

08000670 <_ZN12ClockControl3HSE9Start_HSEEv>:
	RCC->CFGR &= ~RCC_CFGR_USBPRE;
}


bool ClockControl::HSE::Start_HSE()
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSEON;
 8000676:	4b12      	ldr	r3, [pc, #72]	; (80006c0 <_ZN12ClockControl3HSE9Start_HSEEv+0x50>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a11      	ldr	r2, [pc, #68]	; (80006c0 <_ZN12ClockControl3HSE9Start_HSEEv+0x50>)
 800067c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000680:	6013      	str	r3, [r2, #0]

	for (int StartUpCounter = 0;; StartUpCounter++)
 8000682:	2300      	movs	r3, #0
 8000684:	607b      	str	r3, [r7, #4]
	{
		if (StartUpCounter > 0x1000)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800068c:	dd01      	ble.n	8000692 <_ZN12ClockControl3HSE9Start_HSEEv+0x22>
			return 0;
 800068e:	2300      	movs	r3, #0
 8000690:	e010      	b.n	80006b4 <_ZN12ClockControl3HSE9Start_HSEEv+0x44>
		else if (RCC->CR & RCC_CR_HSERDY)
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <_ZN12ClockControl3HSE9Start_HSEEv+0x50>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800069a:	2b00      	cmp	r3, #0
 800069c:	bf14      	ite	ne
 800069e:	2301      	movne	r3, #1
 80006a0:	2300      	moveq	r3, #0
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <_ZN12ClockControl3HSE9Start_HSEEv+0x3c>
			return 1;
 80006a8:	2301      	movs	r3, #1
 80006aa:	e003      	b.n	80006b4 <_ZN12ClockControl3HSE9Start_HSEEv+0x44>
	for (int StartUpCounter = 0;; StartUpCounter++)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	3301      	adds	r3, #1
 80006b0:	607b      	str	r3, [r7, #4]
		if (StartUpCounter > 0x1000)
 80006b2:	e7e8      	b.n	8000686 <_ZN12ClockControl3HSE9Start_HSEEv+0x16>
	}
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bc80      	pop	{r7}
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	40021000 	.word	0x40021000

080006c4 <_ZN12ClockControl3HSE3PLL14Set_PLLSRC_HSEEv>:
void ClockControl::HSE::Stop_HSE()
{
	RCC->CR &= ~RCC_CR_HSEON;
}
void ClockControl::HSE::PLL::Set_PLLSRC_HSE()
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
	RCC->CFGR |= RCC_CFGR_PLLSRC;
 80006c8:	4b04      	ldr	r3, [pc, #16]	; (80006dc <_ZN12ClockControl3HSE3PLL14Set_PLLSRC_HSEEv+0x18>)
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	4a03      	ldr	r2, [pc, #12]	; (80006dc <_ZN12ClockControl3HSE3PLL14Set_PLLSRC_HSEEv+0x18>)
 80006ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006d2:	6053      	str	r3, [r2, #4]
}
 80006d4:	bf00      	nop
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr
 80006dc:	40021000 	.word	0x40021000

080006e0 <_ZN12ClockControl3HSE3PLL14Clean_PLLXTPREEv>:
void ClockControl::HSE::PLL::Set_PLLXTPRE()
{
	RCC->CFGR |= (1 << RCC_CFGR_PLLXTPRE_Pos);
}
void ClockControl::HSE::PLL::Clean_PLLXTPRE()
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
	RCC->CFGR &= ~(0 << RCC_CFGR_PLLXTPRE_Pos);
 80006e4:	4b03      	ldr	r3, [pc, #12]	; (80006f4 <_ZN12ClockControl3HSE3PLL14Clean_PLLXTPREEv+0x14>)
 80006e6:	4a03      	ldr	r2, [pc, #12]	; (80006f4 <_ZN12ClockControl3HSE3PLL14Clean_PLLXTPREEv+0x14>)
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	6053      	str	r3, [r2, #4]
}
 80006ec:	bf00      	nop
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bc80      	pop	{r7}
 80006f2:	4770      	bx	lr
 80006f4:	40021000 	.word	0x40021000

080006f8 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt>:
void ClockControl::HSE::PLL::Set_PLL_MUL(unsigned short PLL_MUL_Value)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	80fb      	strh	r3, [r7, #6]
	if (PLL_MUL_Value < 2)
 8000702:	88fb      	ldrh	r3, [r7, #6]
 8000704:	2b01      	cmp	r3, #1
 8000706:	d804      	bhi.n	8000712 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x1a>
	{
		RCC->CFGR |= RCC_CFGR_PLLMULL2;
 8000708:	4b0e      	ldr	r3, [pc, #56]	; (8000744 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x4c>)
 800070a:	4a0e      	ldr	r2, [pc, #56]	; (8000744 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x4c>)
 800070c:	685b      	ldr	r3, [r3, #4]
 800070e:	6053      	str	r3, [r2, #4]
		else
		{
			RCC->CFGR |= ((PLL_MUL_Value - 2) << RCC_CFGR_PLLMULL_Pos);
		}
	}
}
 8000710:	e012      	b.n	8000738 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x40>
		if (PLL_MUL_Value > 0b1111)
 8000712:	88fb      	ldrh	r3, [r7, #6]
 8000714:	2b0f      	cmp	r3, #15
 8000716:	d906      	bls.n	8000726 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x2e>
			RCC->CFGR |= RCC_CFGR_PLLMULL16;
 8000718:	4b0a      	ldr	r3, [pc, #40]	; (8000744 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x4c>)
 800071a:	685b      	ldr	r3, [r3, #4]
 800071c:	4a09      	ldr	r2, [pc, #36]	; (8000744 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x4c>)
 800071e:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8000722:	6053      	str	r3, [r2, #4]
}
 8000724:	e008      	b.n	8000738 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x40>
			RCC->CFGR |= ((PLL_MUL_Value - 2) << RCC_CFGR_PLLMULL_Pos);
 8000726:	4b07      	ldr	r3, [pc, #28]	; (8000744 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x4c>)
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	88fa      	ldrh	r2, [r7, #6]
 800072c:	3a02      	subs	r2, #2
 800072e:	0492      	lsls	r2, r2, #18
 8000730:	4611      	mov	r1, r2
 8000732:	4a04      	ldr	r2, [pc, #16]	; (8000744 <_ZN12ClockControl3HSE3PLL11Set_PLL_MULEt+0x4c>)
 8000734:	430b      	orrs	r3, r1
 8000736:	6053      	str	r3, [r2, #4]
}
 8000738:	bf00      	nop
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	bc80      	pop	{r7}
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	40021000 	.word	0x40021000

08000748 <_ZN12ClockControl3HSE3PLL9Start_PLLEv>:
bool ClockControl::HSE::PLL::Start_PLL()
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_PLLON;
 800074e:	4b12      	ldr	r3, [pc, #72]	; (8000798 <_ZN12ClockControl3HSE3PLL9Start_PLLEv+0x50>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a11      	ldr	r2, [pc, #68]	; (8000798 <_ZN12ClockControl3HSE3PLL9Start_PLLEv+0x50>)
 8000754:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000758:	6013      	str	r3, [r2, #0]

	for (int StartUpCounter = 0;; StartUpCounter++)
 800075a:	2300      	movs	r3, #0
 800075c:	607b      	str	r3, [r7, #4]
	{
		if (StartUpCounter > 0x1000)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000764:	dd01      	ble.n	800076a <_ZN12ClockControl3HSE3PLL9Start_PLLEv+0x22>
			return 0;
 8000766:	2300      	movs	r3, #0
 8000768:	e010      	b.n	800078c <_ZN12ClockControl3HSE3PLL9Start_PLLEv+0x44>
		else if (RCC->CR & RCC_CR_PLLRDY)
 800076a:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <_ZN12ClockControl3HSE3PLL9Start_PLLEv+0x50>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000772:	2b00      	cmp	r3, #0
 8000774:	bf14      	ite	ne
 8000776:	2301      	movne	r3, #1
 8000778:	2300      	moveq	r3, #0
 800077a:	b2db      	uxtb	r3, r3
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <_ZN12ClockControl3HSE3PLL9Start_PLLEv+0x3c>
			return 1;
 8000780:	2301      	movs	r3, #1
 8000782:	e003      	b.n	800078c <_ZN12ClockControl3HSE3PLL9Start_PLLEv+0x44>
	for (int StartUpCounter = 0;; StartUpCounter++)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	3301      	adds	r3, #1
 8000788:	607b      	str	r3, [r7, #4]
		if (StartUpCounter > 0x1000)
 800078a:	e7e8      	b.n	800075e <_ZN12ClockControl3HSE3PLL9Start_PLLEv+0x16>
	}
}
 800078c:	4618      	mov	r0, r3
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	40021000 	.word	0x40021000

0800079c <_ZN12ClockControl3HSE3PLL10Set_SW_PLLEv>:
void ClockControl::HSE::PLL::Set_SW_PLL()
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 80007a0:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <_ZN12ClockControl3HSE3PLL10Set_SW_PLLEv+0x18>)
 80007a2:	685b      	ldr	r3, [r3, #4]
 80007a4:	4a03      	ldr	r2, [pc, #12]	; (80007b4 <_ZN12ClockControl3HSE3PLL10Set_SW_PLLEv+0x18>)
 80007a6:	f043 0302 	orr.w	r3, r3, #2
 80007aa:	6053      	str	r3, [r2, #4]
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bc80      	pop	{r7}
 80007b2:	4770      	bx	lr
 80007b4:	40021000 	.word	0x40021000

080007b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007b8:	480d      	ldr	r0, [pc, #52]	; (80007f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007bc:	f7ff fdd8 	bl	8000370 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007c0:	480c      	ldr	r0, [pc, #48]	; (80007f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80007c2:	490d      	ldr	r1, [pc, #52]	; (80007f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007c4:	4a0d      	ldr	r2, [pc, #52]	; (80007fc <LoopForever+0xe>)
  movs r3, #0
 80007c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007c8:	e002      	b.n	80007d0 <LoopCopyDataInit>

080007ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ce:	3304      	adds	r3, #4

080007d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007d4:	d3f9      	bcc.n	80007ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007d6:	4a0a      	ldr	r2, [pc, #40]	; (8000800 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007d8:	4c0a      	ldr	r4, [pc, #40]	; (8000804 <LoopForever+0x16>)
  movs r3, #0
 80007da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007dc:	e001      	b.n	80007e2 <LoopFillZerobss>

080007de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007e0:	3204      	adds	r2, #4

080007e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007e4:	d3fb      	bcc.n	80007de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007e6:	f000 f811 	bl	800080c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ea:	f7ff fd55 	bl	8000298 <main>

080007ee <LoopForever>:

LoopForever:
    b LoopForever
 80007ee:	e7fe      	b.n	80007ee <LoopForever>
  ldr   r0, =_estack
 80007f0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80007f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007f8:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80007fc:	08000874 	.word	0x08000874
  ldr r2, =_sbss
 8000800:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000804:	20000034 	.word	0x20000034

08000808 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000808:	e7fe      	b.n	8000808 <ADC1_2_IRQHandler>
	...

0800080c <__libc_init_array>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	2600      	movs	r6, #0
 8000810:	4d0c      	ldr	r5, [pc, #48]	; (8000844 <__libc_init_array+0x38>)
 8000812:	4c0d      	ldr	r4, [pc, #52]	; (8000848 <__libc_init_array+0x3c>)
 8000814:	1b64      	subs	r4, r4, r5
 8000816:	10a4      	asrs	r4, r4, #2
 8000818:	42a6      	cmp	r6, r4
 800081a:	d109      	bne.n	8000830 <__libc_init_array+0x24>
 800081c:	f000 f81a 	bl	8000854 <_init>
 8000820:	2600      	movs	r6, #0
 8000822:	4d0a      	ldr	r5, [pc, #40]	; (800084c <__libc_init_array+0x40>)
 8000824:	4c0a      	ldr	r4, [pc, #40]	; (8000850 <__libc_init_array+0x44>)
 8000826:	1b64      	subs	r4, r4, r5
 8000828:	10a4      	asrs	r4, r4, #2
 800082a:	42a6      	cmp	r6, r4
 800082c:	d105      	bne.n	800083a <__libc_init_array+0x2e>
 800082e:	bd70      	pop	{r4, r5, r6, pc}
 8000830:	f855 3b04 	ldr.w	r3, [r5], #4
 8000834:	4798      	blx	r3
 8000836:	3601      	adds	r6, #1
 8000838:	e7ee      	b.n	8000818 <__libc_init_array+0xc>
 800083a:	f855 3b04 	ldr.w	r3, [r5], #4
 800083e:	4798      	blx	r3
 8000840:	3601      	adds	r6, #1
 8000842:	e7f2      	b.n	800082a <__libc_init_array+0x1e>
 8000844:	0800086c 	.word	0x0800086c
 8000848:	0800086c 	.word	0x0800086c
 800084c:	0800086c 	.word	0x0800086c
 8000850:	08000870 	.word	0x08000870

08000854 <_init>:
 8000854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000856:	bf00      	nop
 8000858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800085a:	bc08      	pop	{r3}
 800085c:	469e      	mov	lr, r3
 800085e:	4770      	bx	lr

08000860 <_fini>:
 8000860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000862:	bf00      	nop
 8000864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000866:	bc08      	pop	{r3}
 8000868:	469e      	mov	lr, r3
 800086a:	4770      	bx	lr
