<schematic><devices><device><class_name>DeviceVoltageSource</class_name><part_properties><part_property><keyword>None</keyword><property_name>category</property_name><description>part category</description><value>Miscellaneous</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>type</property_name><description>part type</description><value>Voltage Source</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>waveformfilename</property_name><description>file name</description><value>/home/peterp/Work/Books/LyxBook/PythonSource/PySIApp/Examples/Step.txt</value><hidden>False</hidden><visible>True</visible></part_property><part_property><keyword>None</keyword><property_name>description</property_name><description>part description</description><value>One\ Port\ Voltage\ Source</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>ports</property_name><description>Ports</description><value>1</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>reference</property_name><description>Reference Designator</description><value>V1</value><hidden>False</hidden><visible>True</visible></part_property></part_properties><part_picture><class_names><class_name>PartPictureVoltageSourceOnePort</class_name></class_names><selected>0</selected><origin>(2, 8)</origin><orientation>0</orientation><mirrored_vertically>False</mirrored_vertically><mirrored_horizontally>False</mirrored_horizontally></part_picture></device><device><class_name>DeviceFile</class_name><part_properties><part_property><keyword>None</keyword><property_name>category</property_name><description>part category</description><value>Files</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>type</property_name><description>part type</description><value>File</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>filename</property_name><description>file name</description><value>/home/peterp/Work/Books/LyxBook/PythonSource/TestSignalIntegrity/filter.s2p</value><hidden>False</hidden><visible>True</visible></part_property><part_property><keyword>None</keyword><property_name>description</property_name><description>part description</description><value>Two\ Port\ File</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>ports</property_name><description>Ports</description><value>2</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>reference</property_name><description>Reference Designator</description><value>D1</value><hidden>False</hidden><visible>True</visible></part_property></part_properties><part_picture><class_names><class_name>PartPictureTwoPort</class_name><class_name>PartPictureTwoPortSide</class_name></class_names><selected>0</selected><origin>(10, 6)</origin><orientation>0</orientation><mirrored_vertically>False</mirrored_vertically><mirrored_horizontally>False</mirrored_horizontally></part_picture></device><device><class_name>DeviceResistor</class_name><part_properties><part_property><keyword>None</keyword><property_name>category</property_name><description>part category</description><value>Resistors</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>type</property_name><description>part type</description><value>Resistor</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>r</keyword><property_name>resistence</property_name><description>resistance (Ohms)</description><value>50.0</value><hidden>False</hidden><visible>True</visible></part_property><part_property><keyword>None</keyword><property_name>description</property_name><description>part description</description><value>One\ Port\ Resistor\ to\ Ground</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>ports</property_name><description>Ports</description><value>1</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>reference</property_name><description>Reference Designator</description><value>T1</value><hidden>False</hidden><visible>True</visible></part_property></part_properties><part_picture><class_names><class_name>PartPictureResistorOnePort</class_name></class_names><selected>0</selected><origin>(15, 8)</origin><orientation>0</orientation><mirrored_vertically>False</mirrored_vertically><mirrored_horizontally>False</mirrored_horizontally></part_picture></device><device><class_name>DeviceOutput</class_name><part_properties><part_property><keyword>None</keyword><property_name>category</property_name><description>part category</description><value>Probes</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>type</property_name><description>part type</description><value>Output</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>description</property_name><description>part description</description><value>Output</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>reference</property_name><description>Reference Designator</description><value>VO</value><hidden>False</hidden><visible>True</visible></part_property></part_properties><part_picture><class_names><class_name>PartPictureProbe</class_name></class_names><selected>0</selected><origin>(16, 5)</origin><orientation>0</orientation><mirrored_vertically>False</mirrored_vertically><mirrored_horizontally>False</mirrored_horizontally></part_picture></device><device><class_name>DeviceOutput</class_name><part_properties><part_property><keyword>None</keyword><property_name>category</property_name><description>part category</description><value>Probes</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>type</property_name><description>part type</description><value>Output</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>description</property_name><description>part description</description><value>Output</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>reference</property_name><description>Reference Designator</description><value>VI</value><hidden>False</hidden><visible>True</visible></part_property></part_properties><part_picture><class_names><class_name>PartPictureProbe</class_name></class_names><selected>0</selected><origin>(3, 5)</origin><orientation>0</orientation><mirrored_vertically>False</mirrored_vertically><mirrored_horizontally>False</mirrored_horizontally></part_picture></device><device><class_name>DeviceResistor</class_name><part_properties><part_property><keyword>None</keyword><property_name>category</property_name><description>part category</description><value>Resistors</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>type</property_name><description>part type</description><value>Resistor</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>r</keyword><property_name>resistence</property_name><description>resistance (Ohms)</description><value>50.0</value><hidden>False</hidden><visible>True</visible></part_property><part_property><keyword>None</keyword><property_name>description</property_name><description>part description</description><value>Two\ Port\ Resistor</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>ports</property_name><description>Ports</description><value>2</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>reference</property_name><description>Reference Designator</description><value>S1</value><hidden>False</hidden><visible>True</visible></part_property></part_properties><part_picture><class_names><class_name>PartPictureResistorTwoPort</class_name></class_names><selected>0</selected><origin>(4, 6)</origin><orientation>0</orientation><mirrored_vertically>False</mirrored_vertically><mirrored_horizontally>False</mirrored_horizontally></part_picture></device><device><class_name>DeviceOutput</class_name><part_properties><part_property><keyword>None</keyword><property_name>category</property_name><description>part category</description><value>Probes</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>type</property_name><description>part type</description><value>Output</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>description</property_name><description>part description</description><value>Output</value><hidden>True</hidden><visible>False</visible></part_property><part_property><keyword>None</keyword><property_name>reference</property_name><description>Reference Designator</description><value>T</value><hidden>False</hidden><visible>True</visible></part_property></part_properties><part_picture><class_names><class_name>PartPictureProbe</class_name></class_names><selected>0</selected><origin>(9, 6)</origin><orientation>270</orientation><mirrored_vertically>False</mirrored_vertically><mirrored_horizontally>False</mirrored_horizontally></part_picture></device></devices><wires><wire><vertex>(3, 8)</vertex><vertex>(3, 7)</vertex><vertex>(4, 7)</vertex></wire><wire><vertex>(14, 7)</vertex><vertex>(16, 7)</vertex><vertex>(16, 8)</vertex></wire><wire><vertex>(8, 13)</vertex></wire><wire><vertex>(0, 0)</vertex></wire><wire><vertex>(10, 6)</vertex><vertex>(10, 6)</vertex></wire><wire><vertex>(8, 7)</vertex><vertex>(10, 7)</vertex></wire><wire><vertex>(0, 0)</vertex></wire></wires></schematic>