# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb.fdo}
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 09:57:21 on Mar 06,2023
# vcom -reportprogress 300 -explicit -93 DiviseurHorloge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DiviseurHorloge
# -- Compiling architecture Behavioral of DiviseurHorloge
# End time: 09:57:22 on Mar 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 09:57:22 on Mar 06,2023
# vcom -reportprogress 300 -explicit -93 tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# End time: 09:57:22 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.tb 
# Start time: 09:57:22 on Mar 06,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb(behavior)#1
# Loading work.diviseurhorloge(behavioral)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/tb/uut/cpt
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/TP_VHDL_2023/DiviseurHorloge/wave.do
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:13:20 on Mar 06,2023
# vcom -reportprogress 300 -explicit -93 DiviseurHorloge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DiviseurHorloge
# -- Compiling architecture Behavioral of DiviseurHorloge
# End time: 10:13:20 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:13:20 on Mar 06,2023
# vcom -reportprogress 300 -explicit -93 tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# End time: 10:13:20 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:13:22 on Mar 06,2023, Elapsed time: 0:16:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.tb 
# Start time: 10:13:22 on Mar 06,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb(behavior)#1
# Loading work.diviseurhorloge(behavioral)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 10:29:55 on Mar 06,2023, Elapsed time: 0:16:33
# Errors: 0, Warnings: 0
