Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  9 23:51:33 2021
| Host         : 612-36 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flowing_water_lights_timing_summary_routed.rpt -pb flowing_water_lights_timing_summary_routed.pb -rpx flowing_water_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : flowing_water_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.981        0.000                      0                   69        0.054        0.000                      0                   69        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.981        0.000                      0                   69        0.054        0.000                      0                   69        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.371ns (47.230%)  route 2.649ns (52.770%))
  Logic Levels:           12  (CARRY4=10 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[30]/Q
                         net (fo=2, routed)           1.401     7.409    cnt_reg[30]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     7.533 r  led[7]_i_3/O
                         net (fo=14, routed)          1.247     8.780    led[7]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I3_O)        0.124     8.904 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.904    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.665    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.779 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.893 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    cnt_reg[24]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    cnt_reg[28]_i_1_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    cnt_reg[32]_i_1_n_0
    SLICE_X1Y156         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.572 r  cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.572    cnt_reg[36]_i_1_n_7
    SLICE_X1Y156         FDCE                                         r  cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y156         FDCE                                         r  cnt_reg[36]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y156         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 2.368ns (47.198%)  route 2.649ns (52.802%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[30]/Q
                         net (fo=2, routed)           1.401     7.409    cnt_reg[30]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     7.533 r  led[7]_i_3/O
                         net (fo=14, routed)          1.247     8.780    led[7]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I3_O)        0.124     8.904 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.904    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.665    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.779 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.893 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    cnt_reg[24]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    cnt_reg[28]_i_1_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.569 r  cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.569    cnt_reg[32]_i_1_n_6
    SLICE_X1Y155         FDCE                                         r  cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y155         FDCE                                         r  cnt_reg[33]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y155         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 2.347ns (46.976%)  route 2.649ns (53.024%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[30]/Q
                         net (fo=2, routed)           1.401     7.409    cnt_reg[30]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     7.533 r  led[7]_i_3/O
                         net (fo=14, routed)          1.247     8.780    led[7]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I3_O)        0.124     8.904 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.904    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.665    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.779 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.893 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    cnt_reg[24]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    cnt_reg[28]_i_1_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.548 r  cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.548    cnt_reg[32]_i_1_n_4
    SLICE_X1Y155         FDCE                                         r  cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y155         FDCE                                         r  cnt_reg[35]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y155         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.273ns (46.179%)  route 2.649ns (53.821%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[30]/Q
                         net (fo=2, routed)           1.401     7.409    cnt_reg[30]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     7.533 r  led[7]_i_3/O
                         net (fo=14, routed)          1.247     8.780    led[7]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I3_O)        0.124     8.904 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.904    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.665    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.779 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.893 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    cnt_reg[24]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    cnt_reg[28]_i_1_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.474 r  cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.474    cnt_reg[32]_i_1_n_5
    SLICE_X1Y155         FDCE                                         r  cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y155         FDCE                                         r  cnt_reg[34]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y155         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 2.257ns (46.003%)  route 2.649ns (53.997%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[30]/Q
                         net (fo=2, routed)           1.401     7.409    cnt_reg[30]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     7.533 r  led[7]_i_3/O
                         net (fo=14, routed)          1.247     8.780    led[7]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I3_O)        0.124     8.904 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.904    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.665    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.779 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.893 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.121 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    cnt_reg[24]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    cnt_reg[28]_i_1_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.458 r  cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.458    cnt_reg[32]_i_1_n_7
    SLICE_X1Y155         FDCE                                         r  cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y155         FDCE                                         r  cnt_reg[32]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y155         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 2.608ns (53.402%)  route 2.276ns (46.598%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[27]/Q
                         net (fo=3, routed)           0.828     6.836    cnt_reg[27]
    SLICE_X0Y151         LUT4 (Prop_lut4_I3_O)        0.152     6.988 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.441     7.428    cnt[0]_i_5_n_0
    SLICE_X0Y151         LUT5 (Prop_lut5_I1_O)        0.326     7.754 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.006     8.761    cnt[0]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I1_O)        0.124     8.885 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.885    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.417 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.646    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    cnt_reg[24]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.436    cnt_reg[28]_i_1_n_6
    SLICE_X1Y154         FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 2.587ns (53.201%)  route 2.276ns (46.799%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[27]/Q
                         net (fo=3, routed)           0.828     6.836    cnt_reg[27]
    SLICE_X0Y151         LUT4 (Prop_lut4_I3_O)        0.152     6.988 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.441     7.428    cnt[0]_i_5_n_0
    SLICE_X0Y151         LUT5 (Prop_lut5_I1_O)        0.326     7.754 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.006     8.761    cnt[0]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I1_O)        0.124     8.885 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.885    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.417 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.646    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    cnt_reg[24]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.415 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.415    cnt_reg[28]_i_1_n_4
    SLICE_X1Y154         FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 2.140ns (44.684%)  route 2.649ns (55.316%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[30]/Q
                         net (fo=2, routed)           1.401     7.409    cnt_reg[30]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     7.533 r  led[7]_i_3/O
                         net (fo=14, routed)          1.247     8.780    led[7]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I3_O)        0.124     8.904 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.904    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.436 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.436    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.665    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.779 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.779    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.893 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.007 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.341 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.341    cnt_reg[24]_i_1_n_6
    SLICE_X1Y153         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y153         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 2.513ns (52.478%)  route 2.276ns (47.522%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[27]/Q
                         net (fo=3, routed)           0.828     6.836    cnt_reg[27]
    SLICE_X0Y151         LUT4 (Prop_lut4_I3_O)        0.152     6.988 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.441     7.428    cnt[0]_i_5_n_0
    SLICE_X0Y151         LUT5 (Prop_lut5_I1_O)        0.326     7.754 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.006     8.761    cnt[0]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I1_O)        0.124     8.885 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.885    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.417 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.646    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    cnt_reg[24]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.341 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.341    cnt_reg[28]_i_1_n_5
    SLICE_X1Y154         FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 2.497ns (52.318%)  route 2.276ns (47.682%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[27]/Q
                         net (fo=3, routed)           0.828     6.836    cnt_reg[27]
    SLICE_X0Y151         LUT4 (Prop_lut4_I3_O)        0.152     6.988 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.441     7.428    cnt[0]_i_5_n_0
    SLICE_X0Y151         LUT5 (Prop_lut5_I1_O)        0.326     7.754 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.006     8.761    cnt[0]_i_3_n_0
    SLICE_X1Y147         LUT5 (Prop_lut5_I1_O)        0.124     8.885 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.885    cnt[0]_i_2_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.417 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.646    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    cnt_reg[20]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    cnt_reg[24]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.325 r  cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.325    cnt_reg[28]_i_1_n_7
    SLICE_X1Y154         FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  5.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.434ns (84.464%)  route 0.080ns (15.536%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.093 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.093    cnt_reg[12]_i_1_n_7
    SLICE_X1Y150         FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.445ns (84.789%)  route 0.080ns (15.211%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.104 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.104    cnt_reg[12]_i_1_n_5
    SLICE_X1Y150         FDCE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[14]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.470ns (85.481%)  route 0.080ns (14.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.129 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.129    cnt_reg[12]_i_1_n_6
    SLICE_X1Y150         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.470ns (85.481%)  route 0.080ns (14.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.129 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.129    cnt_reg[12]_i_1_n_4
    SLICE_X1Y150         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.473ns (85.560%)  route 0.080ns (14.440%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.132 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.132    cnt_reg[16]_i_1_n_7
    SLICE_X1Y151         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.484ns (85.841%)  route 0.080ns (14.159%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.143 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.143    cnt_reg[16]_i_1_n_5
    SLICE_X1Y151         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.509ns (86.443%)  route 0.080ns (13.557%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.168 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.168    cnt_reg[16]_i_1_n_6
    SLICE_X1Y151         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.509ns (86.443%)  route 0.080ns (13.557%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.168 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.168    cnt_reg[16]_i_1_n_4
    SLICE_X1Y151         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.512ns (86.511%)  route 0.080ns (13.489%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.117 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.117    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.171 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.171    cnt_reg[20]_i_1_n_7
    SLICE_X1Y152         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y152         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.523ns (86.757%)  route 0.080ns (13.243%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.799    cnt_reg[0]
    SLICE_X1Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.960 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[0]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    cnt_reg[4]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.039    cnt_reg[8]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    cnt_reg[12]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.117 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.117    cnt_reg[16]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.182 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.182    cnt_reg[20]_i_1_n_5
    SLICE_X1Y152         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y152         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y147   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y149   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y149   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y150   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y150   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y150   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y150   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y151   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y151   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[21]/C



