<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Data_Memory.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="I_O.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="I_O_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Instruction_Unit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Instruction_Unit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Instruction_Unit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Unit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Instruction_Unit.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Instruction_Unit.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Instruction_Unit.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IntegerDataPath_2.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MCU.tfi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Register_File_32x32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Register_File_32x32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_32x32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Register_File_32x32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Register_File_32x32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Register_File_32x32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Register_File_32x32.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Register_File_32x32_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_File_32x32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_lvlTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_lvlTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top_lvlTB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_lvlTB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479299782" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479299782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479330579" xil_pn:in_ck="-162776967322110186" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479330579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Lab_6_mod14/Lab_6_mod14/Barrell_Shift.v"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="DIV_32.v"/>
      <outfile xil_pn:name="Data_Memory.v"/>
      <outfile xil_pn:name="I_O.v"/>
      <outfile xil_pn:name="InstructionUnit.v"/>
      <outfile xil_pn:name="IntegerDataPath_2.v"/>
      <outfile xil_pn:name="MCU.v"/>
      <outfile xil_pn:name="MIPS_32.v"/>
      <outfile xil_pn:name="MPY_32.v"/>
      <outfile xil_pn:name="Register_File_32x32.v"/>
      <outfile xil_pn:name="Top_lvlTB.v"/>
    </transform>
    <transform xil_pn:end_ts="1479300915" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2580881885248050611" xil_pn:start_ts="1479300915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479300915" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2232774763622575153" xil_pn:start_ts="1479300915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479300756" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8587677891249572152" xil_pn:start_ts="1479300756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1479330579" xil_pn:in_ck="-162776967322110186" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479330579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="../../Lab_6_mod14/Lab_6_mod14/Barrell_Shift.v"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="DIV_32.v"/>
      <outfile xil_pn:name="Data_Memory.v"/>
      <outfile xil_pn:name="I_O.v"/>
      <outfile xil_pn:name="InstructionUnit.v"/>
      <outfile xil_pn:name="IntegerDataPath_2.v"/>
      <outfile xil_pn:name="MCU.v"/>
      <outfile xil_pn:name="MIPS_32.v"/>
      <outfile xil_pn:name="MPY_32.v"/>
      <outfile xil_pn:name="Register_File_32x32.v"/>
      <outfile xil_pn:name="Top_lvlTB.v"/>
    </transform>
    <transform xil_pn:end_ts="1479330586" xil_pn:in_ck="-162776967322110186" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6722275868151170075" xil_pn:start_ts="1479330579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_lvlTB_beh.prj"/>
      <outfile xil_pn:name="Top_lvlTB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1479330586" xil_pn:in_ck="2945329147740834138" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6813952505968577054" xil_pn:start_ts="1479330586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_lvlTB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1479291493" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479291492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480320500" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8899303811731781406" xil_pn:start_ts="1480320500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480320500" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6142267070012156933" xil_pn:start_ts="1480320500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480320500" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1480320500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480320500" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5085966096569537252" xil_pn:start_ts="1480320500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480320500" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1480320500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480320500" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4986534231413821135" xil_pn:start_ts="1480320500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480320511" xil_pn:in_ck="-915762373987445508" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3613124708417825132" xil_pn:start_ts="1480320500">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_File_32x32.lso"/>
      <outfile xil_pn:name="Register_File_32x32.prj"/>
      <outfile xil_pn:name="Register_File_32x32.syr"/>
      <outfile xil_pn:name="Register_File_32x32.xst"/>
      <outfile xil_pn:name="Register_File_32x32_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
