{
  "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "tt_um_felixfeierabend": {
      "attributes": {
        "hdlname": "tt_um_felixfeierabend",
        "top": "00000000000000000000000000000001",
        "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:4.1-41.10"
      },
      "ports": {
        "ui_in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "uo_out": {
          "direction": "output",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "uio_in": {
          "direction": "input",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25 ]
        },
        "uio_out": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "uio_oe": {
          "direction": "output",
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 28 ]
        }
      },
      "cells": {
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$23": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.32-20.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$21": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.21-16.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
            "B": [ "0", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 72 ]
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$22": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.32-18.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "Y": [ 74 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$351": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.5-26.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 27 ],
            "D": [ 75 ],
            "Q": [ 73 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$352": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.5-26.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 27 ],
            "D": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
            "Q": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$212": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.21-16.44|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-21.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 72 ],
            "Y": [ 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$215": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.17-12.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 98 ],
            "Y": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$217": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.13-11.15|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.9-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
            "B": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "S": [ 26 ],
            "Y": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$221": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.21-16.44|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-21.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 74 ],
            "S": [ 72 ],
            "Y": [ 110 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$224": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.17-12.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ "0" ],
            "S": [ 98 ],
            "Y": [ 111 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$226": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.13-11.15|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.9-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 111 ],
            "S": [ 26 ],
            "Y": [ 75 ]
          }
        },
        "$flatten\\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$4": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58.36-58.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
            "B": [ 124, 125, 126, 127, "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ]
          }
        },
        "$flatten\\signal_gen.$eqx$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:102$6": {
          "hide_name": 1,
          "type": "$eqx",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:102.26-102.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 140 ],
            "B": [ "x" ],
            "Y": [ 141 ]
          }
        },
        "$flatten\\signal_gen.$procdff$353": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153 ],
            "Q": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ]
          }
        },
        "$flatten\\signal_gen.$procdff$354": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165 ],
            "Q": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177 ]
          }
        },
        "$flatten\\signal_gen.$procdff$355": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 178, 179, 180, 181 ],
            "Q": [ 182, 183, 184, 185 ]
          }
        },
        "$flatten\\signal_gen.$procdff$356": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 186, 187, 188, 189 ],
            "Q": [ 190, 191, 192, 193 ]
          }
        },
        "$flatten\\signal_gen.$procdff$357": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 194, 195, 196, 197 ],
            "Q": [ 198, 199, 200, 201 ]
          }
        },
        "$flatten\\signal_gen.$procdff$358": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 202 ],
            "Q": [ 203 ]
          }
        },
        "$flatten\\signal_gen.$procdff$359": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 204 ],
            "Q": [ 205 ]
          }
        },
        "$flatten\\signal_gen.$procdff$360": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 206 ],
            "Q": [ 207 ]
          }
        },
        "$flatten\\signal_gen.$procdff$361": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 208 ],
            "Q": [ 209 ]
          }
        },
        "$flatten\\signal_gen.$procdff$362": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 210, 211, 212, 213 ],
            "Q": [ 214, 215, 216, 217 ]
          }
        },
        "$flatten\\signal_gen.$procmux$229": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:112.38-112.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 203 ],
            "B": [ 7 ],
            "S": [ 218 ],
            "Y": [ 219 ]
          }
        },
        "$flatten\\signal_gen.$procmux$230_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:112.38-112.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 218 ]
          }
        },
        "$flatten\\signal_gen.$procmux$231": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 203 ],
            "B": [ 219 ],
            "S": [ 2 ],
            "Y": [ 202 ]
          }
        },
        "$flatten\\signal_gen.$procmux$233": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.68-113.68|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209 ],
            "B": [ 5 ],
            "S": [ 220 ],
            "Y": [ 221 ]
          }
        },
        "$flatten\\signal_gen.$procmux$234_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.68-113.68|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 220 ]
          }
        },
        "$flatten\\signal_gen.$procmux$235": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209 ],
            "B": [ 221 ],
            "S": [ 2 ],
            "Y": [ 208 ]
          }
        },
        "$flatten\\signal_gen.$procmux$237": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.68-113.68|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 214, 215, 216, 217 ],
            "B": [ 6, 7, 8, 9 ],
            "S": [ 222 ],
            "Y": [ 223, 224, 225, 226 ]
          }
        },
        "$flatten\\signal_gen.$procmux$238_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.68-113.68|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 222 ]
          }
        },
        "$flatten\\signal_gen.$procmux$239": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 214, 215, 216, 217 ],
            "B": [ 223, 224, 225, 226 ],
            "S": [ 2 ],
            "Y": [ 210, 211, 212, 213 ]
          }
        },
        "$flatten\\signal_gen.$procmux$242": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:112.38-112.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207 ],
            "B": [ 5 ],
            "S": [ 227 ],
            "Y": [ 228 ]
          }
        },
        "$flatten\\signal_gen.$procmux$243_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:112.38-112.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 227 ]
          }
        },
        "$flatten\\signal_gen.$procmux$244": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207 ],
            "B": [ 228 ],
            "S": [ 2 ],
            "Y": [ 206 ]
          }
        },
        "$flatten\\signal_gen.$procmux$247": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:112.38-112.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 205 ],
            "B": [ 6 ],
            "S": [ 229 ],
            "Y": [ 230 ]
          }
        },
        "$flatten\\signal_gen.$procmux$248_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:112.38-112.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 229 ]
          }
        },
        "$flatten\\signal_gen.$procmux$249": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 205 ],
            "B": [ 230 ],
            "S": [ 2 ],
            "Y": [ 204 ]
          }
        },
        "$flatten\\signal_gen.$procmux$253": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:111.38-111.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 198, 199, 200, 201 ],
            "B": [ 5, 6, 7, 8 ],
            "S": [ 231 ],
            "Y": [ 232, 233, 234, 235 ]
          }
        },
        "$flatten\\signal_gen.$procmux$254_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:111.38-111.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 231 ]
          }
        },
        "$flatten\\signal_gen.$procmux$255": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 198, 199, 200, 201 ],
            "B": [ 232, 233, 234, 235 ],
            "S": [ 2 ],
            "Y": [ 194, 195, 196, 197 ]
          }
        },
        "$flatten\\signal_gen.$procmux$260": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:110.38-110.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 190, 191, 192, 193 ],
            "B": [ 5, 6, 7, 8 ],
            "S": [ 236 ],
            "Y": [ 237, 238, 239, 240 ]
          }
        },
        "$flatten\\signal_gen.$procmux$261_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:110.38-110.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "B": [ "1", "1", "0" ],
            "Y": [ 236 ]
          }
        },
        "$flatten\\signal_gen.$procmux$262": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 190, 191, 192, 193 ],
            "B": [ 237, 238, 239, 240 ],
            "S": [ 2 ],
            "Y": [ 186, 187, 188, 189 ]
          }
        },
        "$flatten\\signal_gen.$procmux$268": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:109.58-109.58|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 182, 183, 184, 185 ],
            "B": [ 5, 6, 7, 8 ],
            "S": [ 241 ],
            "Y": [ 242, 243, 244, 245 ]
          }
        },
        "$flatten\\signal_gen.$procmux$269_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:109.58-109.58|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 241 ]
          }
        },
        "$flatten\\signal_gen.$procmux$270": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 182, 183, 184, 185 ],
            "B": [ 242, 243, 244, 245 ],
            "S": [ 2 ],
            "Y": [ 178, 179, 180, 181 ]
          }
        },
        "$flatten\\signal_gen.$procmux$277": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.58-108.58|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177 ],
            "B": [ 5, 6, 7, 8, 9, 170, 171, 172, 173, 174, 175, 176 ],
            "S": [ 246 ],
            "Y": [ 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ]
          }
        },
        "$flatten\\signal_gen.$procmux$278_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.58-108.58|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "B": [ "1", "0", "0" ],
            "Y": [ 246 ]
          }
        },
        "$flatten\\signal_gen.$procmux$279": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177 ],
            "B": [ 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
            "S": [ 2 ],
            "Y": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165 ]
          }
        },
        "$flatten\\signal_gen.$procmux$287": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.27-107.27|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
            "B": [ 5, 6, 7, 8, 9, 116, 117, 118, 119, 120, 121, 122 ],
            "S": [ 259 ],
            "Y": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ]
          }
        },
        "$flatten\\signal_gen.$procmux$288_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.27-107.27|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-119.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20 ],
            "Y": [ 259 ]
          }
        },
        "$flatten\\signal_gen.$procmux$289": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.13-106.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.9-120.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
            "B": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
            "S": [ 2 ],
            "Y": [ 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153 ]
          }
        },
        "$flatten\\signal_gen.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:102$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:102.25-102.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 140 ],
            "B": [ "0" ],
            "S": [ 141 ],
            "Y": [ 272 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273, 274, 275, 276 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$57": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273, 274, 275, 276 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$62": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273, 274, 275, 276 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273, 274, 275, 276 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 409 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$58": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273, 274, 275, 276 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 410 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273, 274, 275, 276 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 411 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$59": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 412 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 413 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 414 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$335": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 415, 416, 417, 418 ],
            "Q": [ 309, 310, 311, 312 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$336": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 419, 420 ],
            "Q": [ 421, 422 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$337": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 423, 424, 425, 426 ],
            "Q": [ 273, 274, 275, 276 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$100": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273, 274, 275, 276 ],
            "B": [ 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438 ],
            "S": [ 439, 440, 441 ],
            "Y": [ 423, 424, 425, 426 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$101_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "1", "1" ],
            "Y": [ 439 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$102": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 345, 346, 347, 348 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 410 ],
            "Y": [ 431, 432, 433, 434 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$104_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "0", "1" ],
            "Y": [ 440 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$105": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 277, 278, 279, 280 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 409 ],
            "Y": [ 435, 436, 437, 438 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$107_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "1", "0" ],
            "Y": [ 441 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$109": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 421, 422 ],
            "S": [ 413 ],
            "Y": [ 442, 443 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$111": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ 442, 443 ],
            "S": [ 411 ],
            "Y": [ 444, 445 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$113": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ 444, 445, 446, 447, 448, 449, 450, 451 ],
            "S": [ 452, 453, 454, 455 ],
            "Y": [ 419, 420 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$114_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "1", "1" ],
            "Y": [ 452 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$115": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.17-48.26|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.13-48.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 421, 422 ],
            "S": [ 203 ],
            "Y": [ 446, 447 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$117_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "0", "1" ],
            "Y": [ 453 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$119": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1" ],
            "B": [ 421, 422 ],
            "S": [ 414 ],
            "Y": [ 456, 457 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$121": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ 456, 457 ],
            "S": [ 409 ],
            "Y": [ 448, 449 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$123_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "1", "0" ],
            "Y": [ 454 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.17-24.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.13-24.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "1", "0" ],
            "S": [ 203 ],
            "Y": [ 450, 451 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$126_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "Y": [ 455 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$128": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ 458, 459, 460, 461 ],
            "S": [ 413 ],
            "Y": [ 462, 463, 464, 465 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$130": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ 462, 463, 464, 465 ],
            "S": [ 411 ],
            "Y": [ 466, 467, 468, 469 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$132": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, "0", "0", "0", "0" ],
            "S": [ 478, 479, 480, 481 ],
            "Y": [ 415, 416, 417, 418 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$133_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "1", "1" ],
            "Y": [ 478 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$134": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.17-46.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ 482, 483, 484, 485 ],
            "S": [ 412 ],
            "Y": [ 486, 487, 488, 489 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$136": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ 486, 487, 488, 489 ],
            "S": [ 410 ],
            "Y": [ 470, 471, 472, 473 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$138_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "0", "1" ],
            "Y": [ 479 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$140": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ 313, 314, 315, 316 ],
            "S": [ 414 ],
            "Y": [ 490, 491, 492, 493 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$142": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ 490, 491, 492, 493 ],
            "S": [ 409 ],
            "Y": [ 474, 475, 476, 477 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$144_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "B": [ "1", "0" ],
            "Y": [ 480 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$145_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421, 422 ],
            "Y": [ 481 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$98": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 377, 378, 379, 380 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 411 ],
            "Y": [ 427, 428, 429, 430 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 482, 483, 484, 485, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$65": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309, 310, 311, 312 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 458, 459, 460, 461, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$57": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$62": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 686 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$58": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 687 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 688 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$59": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 689 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 690 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 691 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procdff$335": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 692, 693, 694, 695 ],
            "Q": [ 586, 587, 588, 589 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procdff$336": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 696, 697 ],
            "Q": [ 698, 699 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procdff$337": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 700, 701, 702, 703 ],
            "Q": [ 550, 551, 552, 553 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$100": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553 ],
            "B": [ 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715 ],
            "S": [ 716, 717, 718 ],
            "Y": [ 700, 701, 702, 703 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$101_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "1", "1" ],
            "Y": [ 716 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$102": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 622, 623, 624, 625 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 687 ],
            "Y": [ 708, 709, 710, 711 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$104_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "0", "1" ],
            "Y": [ 717 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$105": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 554, 555, 556, 557 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 686 ],
            "Y": [ 712, 713, 714, 715 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$107_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "1", "0" ],
            "Y": [ 718 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$109": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 698, 699 ],
            "S": [ 690 ],
            "Y": [ 719, 720 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$111": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ 719, 720 ],
            "S": [ 688 ],
            "Y": [ 721, 722 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$113": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ 721, 722, 723, 724, 725, 726, 727, 728 ],
            "S": [ 729, 730, 731, 732 ],
            "Y": [ 696, 697 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$114_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "1", "1" ],
            "Y": [ 729 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$115": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.17-48.26|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.13-48.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 698, 699 ],
            "S": [ 205 ],
            "Y": [ 723, 724 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$117_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "0", "1" ],
            "Y": [ 730 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$119": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1" ],
            "B": [ 698, 699 ],
            "S": [ 691 ],
            "Y": [ 733, 734 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$121": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ 733, 734 ],
            "S": [ 686 ],
            "Y": [ 725, 726 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$123_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "1", "0" ],
            "Y": [ 731 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.17-24.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.13-24.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "1", "0" ],
            "S": [ 205 ],
            "Y": [ 727, 728 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$126_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "Y": [ 732 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$128": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ 735, 736, 737, 738 ],
            "S": [ 690 ],
            "Y": [ 739, 740, 741, 742 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$130": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ 739, 740, 741, 742 ],
            "S": [ 688 ],
            "Y": [ 743, 744, 745, 746 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$132": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, "0", "0", "0", "0" ],
            "S": [ 755, 756, 757, 758 ],
            "Y": [ 692, 693, 694, 695 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$133_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "1", "1" ],
            "Y": [ 755 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$134": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.17-46.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ 759, 760, 761, 762 ],
            "S": [ 689 ],
            "Y": [ 763, 764, 765, 766 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$136": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ 763, 764, 765, 766 ],
            "S": [ 687 ],
            "Y": [ 747, 748, 749, 750 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$138_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "0", "1" ],
            "Y": [ 756 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$140": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ 590, 591, 592, 593 ],
            "S": [ 691 ],
            "Y": [ 767, 768, 769, 770 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$142": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ 767, 768, 769, 770 ],
            "S": [ 686 ],
            "Y": [ 751, 752, 753, 754 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$144_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "B": [ "1", "0" ],
            "Y": [ 757 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$145_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 698, 699 ],
            "Y": [ 758 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$98": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 654, 655, 656, 657 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 688 ],
            "Y": [ 704, 705, 706, 707 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 759, 760, 761, 762, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798 ]
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$65": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 586, 587, 588, 589 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 735, 736, 737, 738, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$41": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52.24-52.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 827, 828, 829, 830, 831 ],
            "B": [ 832, 833, 834, 835, 836 ],
            "Y": [ 837, 838, 839, 840, 841, 842 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$42": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52.24-52.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 837, 838, 839, 840, 841, 842 ],
            "B": [ 843, 844, 845, 846, 847 ],
            "Y": [ 848, 849, 850, 851, 852, 853 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$35": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48.27-48.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 203 ],
            "B": [ 854 ],
            "Y": [ 855 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$37": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49.27-49.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 205 ],
            "B": [ 856 ],
            "Y": [ 857 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$39": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50.27-50.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207 ],
            "B": [ 858 ],
            "Y": [ 859 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$33": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45.26-45.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 182, 183, 184, 185 ],
            "B": [ 309, 310, 311, 312 ],
            "Y": [ 860, 861, 862, 863, 864, 865, 866, 867 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$34": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46.26-46.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 190, 191, 192, 193 ],
            "B": [ 586, 587, 588, 589 ],
            "Y": [ 868, 869, 870, 871, 872, 873, 874, 875 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$341": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 876, 877, 878, 879, 880, 881, 882, 883 ],
            "Q": [ 884, 885, 886, 887, 888, 889, 890, 891 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$342": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 892, 893, 894, 895, 896, 897, 898, 899 ],
            "Q": [ 900, 901, 902, 903, 904, 905, 906, 907 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$343": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 908, 909, 910, 911, 912, 913, 914, 915 ],
            "Q": [ 916, 917, 918, 919, 920, 921, 922, 923 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$344": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 924, 925, 926, 927, 928 ],
            "Q": [ 827, 828, 829, 830, 831 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$345": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 929, 930, 931, 932, 933 ],
            "Q": [ 832, 833, 834, 835, 836 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$346": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 934, 935, 936, 937, 938 ],
            "Q": [ 843, 844, 845, 846, 847 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$347": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 939, 940, 941, 942, 943, 944 ],
            "Q": [ 945, 946, 947, 948, 949, 950 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$348": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 951 ],
            "Q": [ 952 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$157": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", 945, 946, 947, 948, 949, 950 ],
            "S": [ 952 ],
            "Y": [ 953, 954, 955, 956, 957, 958, 959, 960 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$160": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 953, 954, 955, 956, 957, 958, 959, 960 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 961 ],
            "Y": [ 876, 877, 878, 879, 880, 881, 882, 883 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$163": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 952 ],
            "S": [ 952 ],
            "Y": [ 962 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$166": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 962 ],
            "B": [ "0" ],
            "S": [ 961 ],
            "Y": [ 951 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$169": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 945, 946, 947, 948, 949, 950 ],
            "B": [ 848, 849, 850, 851, 852, 853 ],
            "S": [ 952 ],
            "Y": [ 963, 964, 965, 966, 967, 968 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$172": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 963, 964, 965, 966, 967, 968 ],
            "B": [ "0", "0", "0", "0", "0", "0" ],
            "S": [ 961 ],
            "Y": [ 939, 940, 941, 942, 943, 944 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$175": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 843, 844, 845, 846, 847 ],
            "B": [ 969, 970, 971, 972, 973 ],
            "S": [ 952 ],
            "Y": [ 974, 975, 976, 977, 978 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$178": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 974, 975, 976, 977, 978 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "S": [ 961 ],
            "Y": [ 934, 935, 936, 937, 938 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$181": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 832, 833, 834, 835, 836 ],
            "B": [ 979, 980, 981, 982, 983 ],
            "S": [ 952 ],
            "Y": [ 984, 985, 986, 987, 988 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$184": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 984, 985, 986, 987, 988 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "S": [ 961 ],
            "Y": [ 929, 930, 931, 932, 933 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$187": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 827, 828, 829, 830, 831 ],
            "B": [ 989, 990, 991, 992, 993 ],
            "S": [ 952 ],
            "Y": [ 994, 995, 996, 997, 998 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$190": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 994, 995, 996, 997, 998 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "S": [ 961 ],
            "Y": [ 924, 925, 926, 927, 928 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$193": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 916, 917, 918, 919, 920, 921, 922, 923 ],
            "B": [ 868, 869, 870, 871, 872, 873, 874, 875 ],
            "S": [ 952 ],
            "Y": [ 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$196": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 961 ],
            "Y": [ 908, 909, 910, 911, 912, 913, 914, 915 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$199": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 900, 901, 902, 903, 904, 905, 906, 907 ],
            "B": [ 860, 861, 862, 863, 864, 865, 866, 867 ],
            "S": [ 952 ],
            "Y": [ 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$202": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 961 ],
            "Y": [ 892, 893, 894, 895, 896, 897, 898, 899 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$36": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48.26-48.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 903, 904, 905, 906, 907 ],
            "S": [ 855 ],
            "Y": [ 989, 990, 991, 992, 993 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$38": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49.26-49.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 919, 920, 921, 922, 923 ],
            "S": [ 857 ],
            "Y": [ 979, 980, 981, 982, 983 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$40": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50.26-50.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ "0", 198, 199, 200, 201 ],
            "S": [ 859 ],
            "Y": [ 969, 970, 971, 972, 973 ]
          }
        },
        "$flatten\\signal_gen.\\n.$auto$opt_expr.cc:716:replace_const_cells$367": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1015 ],
            "Y": [ 1016 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procdff$338": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 1017 ],
            "Q": [ 858 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procdff$339": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033 ],
            "Q": [ 1017, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procdff$340": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 1049 ],
            "Q": [ 1050 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$146": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:19.22-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:19.18-24.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1050 ],
            "B": [ 1016 ],
            "S": [ 207 ],
            "Y": [ 1051 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$149": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:17.13-17.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:17.9-24.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1051 ],
            "B": [ 1050 ],
            "S": [ 961 ],
            "Y": [ 1049 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$151": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:19.22-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:19.18-24.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1017, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048 ],
            "B": [ 1050, 1017, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047 ],
            "S": [ 207 ],
            "Y": [ 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$154": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:17.13-17.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:17.9-24.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "B": [ "1", "0", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "0", "1" ],
            "S": [ 961 ],
            "Y": [ 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033 ]
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$45": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1048 ],
            "B": [ 1048 ],
            "Y": [ 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099 ]
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$46": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099 ],
            "B": [ 1046 ],
            "Y": [ 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131 ]
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$47": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.85"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131 ],
            "B": [ 1037 ],
            "Y": [ 1015, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$26": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$27": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.23-15.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170 ],
            "B": [ 884, 885, 886, 887, 888, 889, 890, 891 ],
            "Y": [ 1203 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$procdff$349": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 1204 ],
            "Q": [ 140 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$procdff$350": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212 ],
            "Q": [ 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$procmux$205": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.13-10.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.9-16.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1213 ],
            "B": [ "0" ],
            "S": [ 961 ],
            "Y": [ 1204 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$procmux$208": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.13-10.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.9-16.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 961 ],
            "Y": [ 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$28": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.22-15.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 1203 ],
            "Y": [ 1213 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19$70": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225 ],
            "Y": [ 1226 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21$71": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21.29-21.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 854 ],
            "Y": [ 1227 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procdff$331": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 961 ],
            "CLK": [ 73 ],
            "D": [ 1228 ],
            "Q": [ 854 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procdff$334": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 961 ],
            "CLK": [ 73 ],
            "D": [ 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240 ],
            "Q": [ 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$87": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.17-24.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252 ],
            "B": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
            "S": [ 1226 ],
            "Y": [ 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$90": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.17-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.13-25.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
            "B": [ 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264 ],
            "S": [ 203 ],
            "Y": [ 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$93": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.17-24.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 854 ],
            "B": [ 1227 ],
            "S": [ 1226 ],
            "Y": [ 1265 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$96": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.17-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.13-25.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1265 ],
            "S": [ 203 ],
            "Y": [ 1228 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23.28-23.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19$70": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297 ],
            "Y": [ 1298 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21$71": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21.29-21.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 856 ],
            "Y": [ 1299 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procdff$331": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 961 ],
            "CLK": [ 73 ],
            "D": [ 1300 ],
            "Q": [ 856 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procdff$334": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 961 ],
            "CLK": [ 73 ],
            "D": [ 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312 ],
            "Q": [ 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$87": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.17-24.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324 ],
            "B": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177 ],
            "S": [ 1298 ],
            "Y": [ 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$90": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.17-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.13-25.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177 ],
            "B": [ 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336 ],
            "S": [ 205 ],
            "Y": [ 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$93": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.17-24.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 856 ],
            "B": [ 1299 ],
            "S": [ 1298 ],
            "Y": [ 1337 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$96": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.17-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.13-25.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1337 ],
            "S": [ 205 ],
            "Y": [ 1300 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23.28-23.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$76": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20.20-20.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$80": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26.32-26.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1398, 1399, 1400, 1401 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21$77": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365 ],
            "B": [ "0", "1", "0", "0", "1", "1", "0", "0" ],
            "Y": [ 1434 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$81": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.25-31.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1398, 1399, 1400, 1401 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1435 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25$79": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.25-25.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1398, 1399, 1400, 1401 ],
            "B": [ 214, 215, 216, 217 ],
            "Y": [ 1436 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procdff$363": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 1437, 1438, 1439, 1440 ],
            "Q": [ 124, 125, 126, 127 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procdff$364": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448 ],
            "Q": [ 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procdff$365": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 1449 ],
            "Q": [ 1450 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procdff$366": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 73 ],
            "D": [ 1451, 1452, 1453, 1454 ],
            "Q": [ 1398, 1399, 1400, 1401 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$291": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.13-40.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 1434 ],
            "Y": [ 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$294": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.13-13.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462 ],
            "S": [ 209 ],
            "Y": [ 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$297": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.25-31.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.21-35.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1398, 1399, 1400, 1401 ],
            "B": [ 1463, 1464, 1465, 1466 ],
            "S": [ 1435 ],
            "Y": [ 1467, 1468, 1469, 1470 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$301": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.25-25.36|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.21-29.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1398, 1399, 1400, 1401 ],
            "B": [ 1402, 1403, 1404, 1405 ],
            "S": [ 1436 ],
            "Y": [ 1471, 1472, 1473, 1474 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$303": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:24.21-24.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:24.17-36.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1471, 1472, 1473, 1474 ],
            "B": [ 1467, 1468, 1469, 1470 ],
            "S": [ 1450 ],
            "Y": [ 1475, 1476, 1477, 1478 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$305": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.13-40.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1398, 1399, 1400, 1401 ],
            "B": [ 1475, 1476, 1477, 1478 ],
            "S": [ 1434 ],
            "Y": [ 1479, 1480, 1481, 1482 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$308": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.13-13.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 1479, 1480, 1481, 1482 ],
            "S": [ 209 ],
            "Y": [ 1451, 1452, 1453, 1454 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$311": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.25-31.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.21-35.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1450 ],
            "S": [ 1435 ],
            "Y": [ 1483 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$315": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.25-25.36|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.21-29.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 1450 ],
            "S": [ 1436 ],
            "Y": [ 1484 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$317": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:24.21-24.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:24.17-36.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1484 ],
            "B": [ 1483 ],
            "S": [ 1450 ],
            "Y": [ 1485 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$319": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.13-40.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1450 ],
            "B": [ 1485 ],
            "S": [ 1434 ],
            "Y": [ 1486 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$322": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.13-13.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1486 ],
            "S": [ 209 ],
            "Y": [ 1449 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$324": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.13-40.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124, 125, 126, 127 ],
            "B": [ 1398, 1399, 1400, 1401 ],
            "S": [ 1434 ],
            "Y": [ 1487, 1488, 1489, 1490 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$327": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.13-13.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 1487, 1488, 1489, 1490 ],
            "S": [ 209 ],
            "Y": [ 1437, 1438, 1439, 1440 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$82": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32.32-32.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1398, 1399, 1400, 1401 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1463, 1464, 1465, 1466, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518 ]
          }
        },
        "$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:22$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:22.10-22.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28 ],
            "Y": [ 98 ]
          }
        },
        "$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:34$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:34.10-34.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28 ],
            "Y": [ 961 ]
          }
        },
        "$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:37$3": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:37.17-37.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 272, "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 272 ],
            "Y": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
          }
        }
      },
      "netnames": {
        "$flatten\\clk_scaler.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.5-26.8"
          }
        },
        "$flatten\\clk_scaler.$0\\counter[10:0]": {
          "hide_name": 1,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.5-26.8"
          }
        },
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$23_Y": {
          "hide_name": 1,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.32-20.43",
            "unused_bits": "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$21_Y": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.21-16.44"
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$22_Y": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.32-18.40"
          }
        },
        "$flatten\\clk_scaler.$procmux$212_Y": {
          "hide_name": 1,
          "bits": [ 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$215_Y": {
          "hide_name": 1,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$221_Y": {
          "hide_name": 1,
          "bits": [ 110 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$224_Y": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$0\\enableA[0:0]": {
          "hide_name": 1,
          "bits": [ 202 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$0\\enableB[0:0]": {
          "hide_name": 1,
          "bits": [ 204 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$0\\enableN[0:0]": {
          "hide_name": 1,
          "bits": [ 206 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$0\\enableVib[0:0]": {
          "hide_name": 1,
          "bits": [ 208 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$0\\periodA[11:0]": {
          "hide_name": 1,
          "bits": [ 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$0\\periodB[11:0]": {
          "hide_name": 1,
          "bits": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$0\\vib_depth[3:0]": {
          "hide_name": 1,
          "bits": [ 210, 211, 212, 213 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$0\\volA[3:0]": {
          "hide_name": 1,
          "bits": [ 178, 179, 180, 181 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$0\\volB[3:0]": {
          "hide_name": 1,
          "bits": [ 186, 187, 188, 189 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$0\\volN[3:0]": {
          "hide_name": 1,
          "bits": [ 194, 195, 196, 197 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105.5-121.8"
          }
        },
        "$flatten\\signal_gen.$eqx$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:102$6_Y": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:102.26-102.46"
          }
        },
        "$flatten\\signal_gen.$procmux$229_Y": {
          "hide_name": 1,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$230_CMP": {
          "hide_name": 1,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$233_Y": {
          "hide_name": 1,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$234_CMP": {
          "hide_name": 1,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$237_Y": {
          "hide_name": 1,
          "bits": [ 223, 224, 225, 226 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$238_CMP": {
          "hide_name": 1,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$242_Y": {
          "hide_name": 1,
          "bits": [ 228 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$243_CMP": {
          "hide_name": 1,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$247_Y": {
          "hide_name": 1,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$248_CMP": {
          "hide_name": 1,
          "bits": [ 229 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$253_Y": {
          "hide_name": 1,
          "bits": [ 232, 233, 234, 235 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$254_CMP": {
          "hide_name": 1,
          "bits": [ 231 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$260_Y": {
          "hide_name": 1,
          "bits": [ 237, 238, 239, 240 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$261_CMP": {
          "hide_name": 1,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$268_Y": {
          "hide_name": 1,
          "bits": [ 242, 243, 244, 245 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$269_CMP": {
          "hide_name": 1,
          "bits": [ 241 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$277_Y": {
          "hide_name": 1,
          "bits": [ 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$278_CMP": {
          "hide_name": 1,
          "bits": [ 246 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$287_Y": {
          "hide_name": 1,
          "bits": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$288_CMP": {
          "hide_name": 1,
          "bits": [ 259 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\level_o[3:0]": {
          "hide_name": 1,
          "bits": [ 415, 416, 417, 418 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 419, 420 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\timer[3:0]": {
          "hide_name": 1,
          "bits": [ 423, 424, 425, 426 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53_Y": {
          "hide_name": 1,
          "bits": [ 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56_Y": {
          "hide_name": 1,
          "bits": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$57_Y": {
          "hide_name": 1,
          "bits": [ 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$62_Y": {
          "hide_name": 1,
          "bits": [ 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54_Y": {
          "hide_name": 1,
          "bits": [ 409 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$58_Y": {
          "hide_name": 1,
          "bits": [ 410 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63_Y": {
          "hide_name": 1,
          "bits": [ 411 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$59_Y": {
          "hide_name": 1,
          "bits": [ 412 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64_Y": {
          "hide_name": 1,
          "bits": [ 413 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55_Y": {
          "hide_name": 1,
          "bits": [ 414 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$101_CMP": {
          "hide_name": 1,
          "bits": [ 439 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$102_Y": {
          "hide_name": 1,
          "bits": [ 431, 432, 433, 434 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$104_CMP": {
          "hide_name": 1,
          "bits": [ 440 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$105_Y": {
          "hide_name": 1,
          "bits": [ 435, 436, 437, 438 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$107_CMP": {
          "hide_name": 1,
          "bits": [ 441 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$109_Y": {
          "hide_name": 1,
          "bits": [ 442, 443 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$111_Y": {
          "hide_name": 1,
          "bits": [ 444, 445 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$114_CMP": {
          "hide_name": 1,
          "bits": [ 452 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$115_Y": {
          "hide_name": 1,
          "bits": [ 446, 447 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$117_CMP": {
          "hide_name": 1,
          "bits": [ 453 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$119_Y": {
          "hide_name": 1,
          "bits": [ 456, 457 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$121_Y": {
          "hide_name": 1,
          "bits": [ 448, 449 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$123_CMP": {
          "hide_name": 1,
          "bits": [ 454 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$124_Y": {
          "hide_name": 1,
          "bits": [ 450, 451 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$126_CMP": {
          "hide_name": 1,
          "bits": [ 455 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$128_Y": {
          "hide_name": 1,
          "bits": [ 462, 463, 464, 465 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$130_Y": {
          "hide_name": 1,
          "bits": [ 466, 467, 468, 469 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$133_CMP": {
          "hide_name": 1,
          "bits": [ 478 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$134_Y": {
          "hide_name": 1,
          "bits": [ 486, 487, 488, 489 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$136_Y": {
          "hide_name": 1,
          "bits": [ 470, 471, 472, 473 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$138_CMP": {
          "hide_name": 1,
          "bits": [ 479 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$140_Y": {
          "hide_name": 1,
          "bits": [ 490, 491, 492, 493 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$142_Y": {
          "hide_name": 1,
          "bits": [ 474, 475, 476, 477 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$144_CMP": {
          "hide_name": 1,
          "bits": [ 480 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$145_CMP": {
          "hide_name": 1,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$98_Y": {
          "hide_name": 1,
          "bits": [ 427, 428, 429, 430 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60_Y": {
          "hide_name": 1,
          "bits": [ 482, 483, 484, 485, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$65_Y": {
          "hide_name": 1,
          "bits": [ 458, 459, 460, 461, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$0\\level_o[3:0]": {
          "hide_name": 1,
          "bits": [ 692, 693, 694, 695 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 696, 697 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$0\\timer[3:0]": {
          "hide_name": 1,
          "bits": [ 700, 701, 702, 703 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53_Y": {
          "hide_name": 1,
          "bits": [ 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56_Y": {
          "hide_name": 1,
          "bits": [ 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$57_Y": {
          "hide_name": 1,
          "bits": [ 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$62_Y": {
          "hide_name": 1,
          "bits": [ 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54_Y": {
          "hide_name": 1,
          "bits": [ 686 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$58_Y": {
          "hide_name": 1,
          "bits": [ 687 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63_Y": {
          "hide_name": 1,
          "bits": [ 688 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$59_Y": {
          "hide_name": 1,
          "bits": [ 689 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64_Y": {
          "hide_name": 1,
          "bits": [ 690 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55_Y": {
          "hide_name": 1,
          "bits": [ 691 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$101_CMP": {
          "hide_name": 1,
          "bits": [ 716 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$102_Y": {
          "hide_name": 1,
          "bits": [ 708, 709, 710, 711 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$104_CMP": {
          "hide_name": 1,
          "bits": [ 717 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$105_Y": {
          "hide_name": 1,
          "bits": [ 712, 713, 714, 715 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$107_CMP": {
          "hide_name": 1,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$109_Y": {
          "hide_name": 1,
          "bits": [ 719, 720 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$111_Y": {
          "hide_name": 1,
          "bits": [ 721, 722 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$114_CMP": {
          "hide_name": 1,
          "bits": [ 729 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$115_Y": {
          "hide_name": 1,
          "bits": [ 723, 724 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$117_CMP": {
          "hide_name": 1,
          "bits": [ 730 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$119_Y": {
          "hide_name": 1,
          "bits": [ 733, 734 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$121_Y": {
          "hide_name": 1,
          "bits": [ 725, 726 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$123_CMP": {
          "hide_name": 1,
          "bits": [ 731 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$124_Y": {
          "hide_name": 1,
          "bits": [ 727, 728 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$126_CMP": {
          "hide_name": 1,
          "bits": [ 732 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$128_Y": {
          "hide_name": 1,
          "bits": [ 739, 740, 741, 742 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$130_Y": {
          "hide_name": 1,
          "bits": [ 743, 744, 745, 746 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$133_CMP": {
          "hide_name": 1,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$134_Y": {
          "hide_name": 1,
          "bits": [ 763, 764, 765, 766 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$136_Y": {
          "hide_name": 1,
          "bits": [ 747, 748, 749, 750 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$138_CMP": {
          "hide_name": 1,
          "bits": [ 756 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$140_Y": {
          "hide_name": 1,
          "bits": [ 767, 768, 769, 770 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$142_Y": {
          "hide_name": 1,
          "bits": [ 751, 752, 753, 754 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$144_CMP": {
          "hide_name": 1,
          "bits": [ 757 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$145_CMP": {
          "hide_name": 1,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$procmux$98_Y": {
          "hide_name": 1,
          "bits": [ 704, 705, 706, 707 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60_Y": {
          "hide_name": 1,
          "bits": [ 759, 760, 761, 762, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envB_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$65_Y": {
          "hide_name": 1,
          "bits": [ 735, 736, 737, 738, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\a_val[4:0]": {
          "hide_name": 1,
          "bits": [ 924, 925, 926, 927, 928 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\b_val[4:0]": {
          "hide_name": 1,
          "bits": [ 929, 930, 931, 932, 933 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\mixout[7:0]": {
          "hide_name": 1,
          "bits": [ 876, 877, 878, 879, 880, 881, 882, 883 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\multA[7:0]": {
          "hide_name": 1,
          "bits": [ 892, 893, 894, 895, 896, 897, 898, 899 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\multB[7:0]": {
          "hide_name": 1,
          "bits": [ 908, 909, 910, 911, 912, 913, 914, 915 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\n_val[4:0]": {
          "hide_name": 1,
          "bits": [ 934, 935, 936, 937, 938 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\started[0:0]": {
          "hide_name": 1,
          "bits": [ 951 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\sum[5:0]": {
          "hide_name": 1,
          "bits": [ 939, 940, 941, 942, 943, 944 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$41_Y": {
          "hide_name": 1,
          "bits": [ 837, 838, 839, 840, 841, 842 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52.24-52.37"
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$42_Y": {
          "hide_name": 1,
          "bits": [ 848, 849, 850, 851, 852, 853 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52.24-52.45"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$35_Y": {
          "hide_name": 1,
          "bits": [ 855 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48.27-48.43"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$37_Y": {
          "hide_name": 1,
          "bits": [ 857 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49.27-49.43"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$39_Y": {
          "hide_name": 1,
          "bits": [ 859 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50.27-50.47"
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$33_Y": {
          "hide_name": 1,
          "bits": [ 860, 861, 862, 863, 864, 865, 866, 867 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45.26-45.40"
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$34_Y": {
          "hide_name": 1,
          "bits": [ 868, 869, 870, 871, 872, 873, 874, 875 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46.26-46.40"
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$157_Y": {
          "hide_name": 1,
          "bits": [ 953, 954, 955, 956, 957, 958, 959, 960 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$163_Y": {
          "hide_name": 1,
          "bits": [ 962 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$169_Y": {
          "hide_name": 1,
          "bits": [ 963, 964, 965, 966, 967, 968 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$175_Y": {
          "hide_name": 1,
          "bits": [ 974, 975, 976, 977, 978 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$181_Y": {
          "hide_name": 1,
          "bits": [ 984, 985, 986, 987, 988 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$187_Y": {
          "hide_name": 1,
          "bits": [ 994, 995, 996, 997, 998 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$193_Y": {
          "hide_name": 1,
          "bits": [ 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$199_Y": {
          "hide_name": 1,
          "bits": [ 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$36_Y": {
          "hide_name": 1,
          "bits": [ 989, 990, 991, 992, 993 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48.26-48.64"
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$38_Y": {
          "hide_name": 1,
          "bits": [ 979, 980, 981, 982, 983 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49.26-49.64"
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$40_Y": {
          "hide_name": 1,
          "bits": [ 969, 970, 971, 972, 973 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50.26-50.77"
          }
        },
        "$flatten\\signal_gen.\\n.$0\\feedback[0:0]": {
          "hide_name": 1,
          "bits": [ 1049 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\n.$0\\noise_reg[15:0]": {
          "hide_name": 1,
          "bits": [ 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\n.$auto$rtlil.cc:2959:Not$368": {
          "hide_name": 1,
          "bits": [ 1016 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$146_Y": {
          "hide_name": 1,
          "bits": [ 1051 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$151_Y": {
          "hide_name": 1,
          "bits": [ 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$45_Y": {
          "hide_name": 1,
          "bits": [ 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.54"
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$46_Y": {
          "hide_name": 1,
          "bits": [ 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.70"
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$47_Y": {
          "hide_name": 1,
          "bits": [ 1015, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.85",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\pwm.$0\\clk_cnt[7:0]": {
          "hide_name": 1,
          "bits": [ 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          }
        },
        "$flatten\\signal_gen.\\pwm.$0\\pwm_o[0:0]": {
          "hide_name": 1,
          "bits": [ 1204 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          }
        },
        "$flatten\\signal_gen.\\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$26_Y": {
          "hide_name": 1,
          "bits": [ 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\pwm.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$27_Y": {
          "hide_name": 1,
          "bits": [ 1203 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.23-15.43"
          }
        },
        "$flatten\\signal_gen.\\pwm.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$28_Y": {
          "hide_name": 1,
          "bits": [ 1213 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.22-15.58"
          }
        },
        "$flatten\\signal_gen.\\tA.$0\\cnt[11:0]": {
          "hide_name": 1,
          "bits": [ 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tA.$0\\wave[0:0]": {
          "hide_name": 1,
          "bits": [ 1228 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tA.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19$70_Y": {
          "hide_name": 1,
          "bits": [ 1226 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29"
          }
        },
        "$flatten\\signal_gen.\\tA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21$71_Y": {
          "hide_name": 1,
          "bits": [ 1227 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21.29-21.34"
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$87_Y": {
          "hide_name": 1,
          "bits": [ 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$93_Y": {
          "hide_name": 1,
          "bits": [ 1265 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72_Y": {
          "hide_name": 1,
          "bits": [ 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23.28-23.35",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\tB.$0\\cnt[11:0]": {
          "hide_name": 1,
          "bits": [ 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tB.$0\\wave[0:0]": {
          "hide_name": 1,
          "bits": [ 1300 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tB.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19$70_Y": {
          "hide_name": 1,
          "bits": [ 1298 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29"
          }
        },
        "$flatten\\signal_gen.\\tB.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21$71_Y": {
          "hide_name": 1,
          "bits": [ 1299 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21.29-21.34"
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$87_Y": {
          "hide_name": 1,
          "bits": [ 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$93_Y": {
          "hide_name": 1,
          "bits": [ 1337 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tB.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72_Y": {
          "hide_name": 1,
          "bits": [ 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23.28-23.35",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$0\\dir[0:0]": {
          "hide_name": 1,
          "bits": [ 1449 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$0\\div[7:0]": {
          "hide_name": 1,
          "bits": [ 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$0\\val[3:0]": {
          "hide_name": 1,
          "bits": [ 1451, 1452, 1453, 1454 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$0\\vibrato_o[3:0]": {
          "hide_name": 1,
          "bits": [ 1437, 1438, 1439, 1440 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$76_Y": {
          "hide_name": 1,
          "bits": [ 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20.20-20.27",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$80_Y": {
          "hide_name": 1,
          "bits": [ 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26.32-26.39",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21$77_Y": {
          "hide_name": 1,
          "bits": [ 1434 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$81_Y": {
          "hide_name": 1,
          "bits": [ 1435 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.25-31.32"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25$79_Y": {
          "hide_name": 1,
          "bits": [ 1436 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.25-25.36"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$291_Y": {
          "hide_name": 1,
          "bits": [ 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$297_Y": {
          "hide_name": 1,
          "bits": [ 1467, 1468, 1469, 1470 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$301_Y": {
          "hide_name": 1,
          "bits": [ 1471, 1472, 1473, 1474 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$303_Y": {
          "hide_name": 1,
          "bits": [ 1475, 1476, 1477, 1478 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$305_Y": {
          "hide_name": 1,
          "bits": [ 1479, 1480, 1481, 1482 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$311_Y": {
          "hide_name": 1,
          "bits": [ 1483 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$315_Y": {
          "hide_name": 1,
          "bits": [ 1484 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$317_Y": {
          "hide_name": 1,
          "bits": [ 1485 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$319_Y": {
          "hide_name": 1,
          "bits": [ 1486 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$324_Y": {
          "hide_name": 1,
          "bits": [ 1487, 1488, 1489, 1490 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$82_Y": {
          "hide_name": 1,
          "bits": [ 1463, 1464, 1465, 1466, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32.32-32.39",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:11.23-11.26"
          }
        },
        "clk_scaled": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:15.6-15.16"
          }
        },
        "clk_scaler.counter": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
          "attributes": {
            "hdlname": "clk_scaler counter",
            "init": "00000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "clk_scaler.rst": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "hdlname": "clk_scaler rst",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:4.11-4.14"
          }
        },
        "ena": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:10.23-10.26"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:12.23-12.28"
          }
        },
        "signal_bit": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:16.6-16.16"
          }
        },
        "signal_gen.enableA": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "hdlname": "signal_gen enableA",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25.9-25.16"
          }
        },
        "signal_gen.enableB": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "hdlname": "signal_gen enableB",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26.9-26.16"
          }
        },
        "signal_gen.enableN": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "hdlname": "signal_gen enableN",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27.9-27.16"
          }
        },
        "signal_gen.enableVib": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "hdlname": "signal_gen enableVib",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28.9-28.18"
          }
        },
        "signal_gen.envA": {
          "hide_name": 0,
          "bits": [ 309, 310, 311, 312 ],
          "attributes": {
            "hdlname": "signal_gen envA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:35.15-35.19"
          }
        },
        "signal_gen.envA_gen.state": {
          "hide_name": 0,
          "bits": [ 421, 422 ],
          "attributes": {
            "hdlname": "signal_gen envA_gen state",
            "init": "00",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17.10-17.15"
          }
        },
        "signal_gen.envA_gen.timer": {
          "hide_name": 0,
          "bits": [ 273, 274, 275, 276 ],
          "attributes": {
            "hdlname": "signal_gen envA_gen timer",
            "init": "0000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19.11-19.16"
          }
        },
        "signal_gen.envB": {
          "hide_name": 0,
          "bits": [ 586, 587, 588, 589 ],
          "attributes": {
            "hdlname": "signal_gen envB",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:36.15-36.19"
          }
        },
        "signal_gen.envB_gen.state": {
          "hide_name": 0,
          "bits": [ 698, 699 ],
          "attributes": {
            "hdlname": "signal_gen envB_gen state",
            "init": "00",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17.10-17.15"
          }
        },
        "signal_gen.envB_gen.timer": {
          "hide_name": 0,
          "bits": [ 550, 551, 552, 553 ],
          "attributes": {
            "hdlname": "signal_gen envB_gen timer",
            "init": "0000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19.11-19.16"
          }
        },
        "signal_gen.mix.a_val": {
          "hide_name": 0,
          "bits": [ 827, 828, 829, 830, 831 ],
          "attributes": {
            "hdlname": "signal_gen mix a_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.15-23.20"
          }
        },
        "signal_gen.mix.b_val": {
          "hide_name": 0,
          "bits": [ 832, 833, 834, 835, 836 ],
          "attributes": {
            "hdlname": "signal_gen mix b_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.22-23.27"
          }
        },
        "signal_gen.mix.mixout": {
          "hide_name": 0,
          "bits": [ 884, 885, 886, 887, 888, 889, 890, 891 ],
          "attributes": {
            "hdlname": "signal_gen mix mixout",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:19.22-19.28"
          }
        },
        "signal_gen.mix.multA": {
          "hide_name": 0,
          "bits": [ 900, 901, 902, 903, 904, 905, 906, 907 ],
          "attributes": {
            "hdlname": "signal_gen mix multA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:22.15-22.20"
          }
        },
        "signal_gen.mix.multB": {
          "hide_name": 0,
          "bits": [ 916, 917, 918, 919, 920, 921, 922, 923 ],
          "attributes": {
            "hdlname": "signal_gen mix multB",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:22.22-22.27"
          }
        },
        "signal_gen.mix.n_val": {
          "hide_name": 0,
          "bits": [ 843, 844, 845, 846, 847 ],
          "attributes": {
            "hdlname": "signal_gen mix n_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.29-23.34"
          }
        },
        "signal_gen.mix.rst": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
            "hdlname": "signal_gen mix rst",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:3.11-3.14"
          }
        },
        "signal_gen.mix.started": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
            "hdlname": "signal_gen mix started",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26.9-26.16"
          }
        },
        "signal_gen.mix.sum": {
          "hide_name": 0,
          "bits": [ 945, 946, 947, 948, 949, 950 ],
          "attributes": {
            "hdlname": "signal_gen mix sum",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.15-24.18"
          }
        },
        "signal_gen.mix.waveA": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
            "hdlname": "signal_gen mix waveA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:4.11-4.16"
          }
        },
        "signal_gen.mix.waveB": {
          "hide_name": 0,
          "bits": [ 856 ],
          "attributes": {
            "hdlname": "signal_gen mix waveB",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:5.11-5.16"
          }
        },
        "signal_gen.n.feedback": {
          "hide_name": 0,
          "bits": [ 1050 ],
          "attributes": {
            "hdlname": "signal_gen n feedback",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:10.9-10.17"
          }
        },
        "signal_gen.n.noise_out": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
            "hdlname": "signal_gen n noise_out",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:7.16-7.25"
          }
        },
        "signal_gen.n.noise_reg": {
          "hide_name": 0,
          "bits": [ 1017, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048 ],
          "attributes": {
            "hdlname": "signal_gen n noise_reg",
            "init": "1010110011100001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:9.15-9.24"
          }
        },
        "signal_gen.periodA": {
          "hide_name": 0,
          "bits": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
          "attributes": {
            "hdlname": "signal_gen periodA",
            "init": "000011001000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19.16-19.23"
          }
        },
        "signal_gen.periodB": {
          "hide_name": 0,
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177 ],
          "attributes": {
            "hdlname": "signal_gen periodB",
            "init": "000100101100",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20.16-20.23"
          }
        },
        "signal_gen.pwm.clk_cnt": {
          "hide_name": 0,
          "bits": [ 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170 ],
          "attributes": {
            "hdlname": "signal_gen pwm clk_cnt",
            "init": "00000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21"
          }
        },
        "signal_gen.pwm.pwm_o": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "hdlname": "signal_gen pwm pwm_o",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5.16-5.21"
          }
        },
        "signal_gen.tA.cnt": {
          "hide_name": 0,
          "bits": [ 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225 ],
          "attributes": {
            "hdlname": "signal_gen tA cnt",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8.15-8.18"
          }
        },
        "signal_gen.tA.period": {
          "hide_name": 0,
          "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
          "attributes": {
            "hdlname": "signal_gen tA period",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:3.18-3.24"
          }
        },
        "signal_gen.tB.cnt": {
          "hide_name": 0,
          "bits": [ 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297 ],
          "attributes": {
            "hdlname": "signal_gen tB cnt",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8.15-8.18"
          }
        },
        "signal_gen.vibA": {
          "hide_name": 0,
          "bits": [ 124, 125, 126, 127 ],
          "attributes": {
            "hdlname": "signal_gen vibA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38.16-38.20"
          }
        },
        "signal_gen.vibA_gen.dir": {
          "hide_name": 0,
          "bits": [ 1450 ],
          "attributes": {
            "hdlname": "signal_gen vibA_gen dir",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9.9-9.12"
          }
        },
        "signal_gen.vibA_gen.div": {
          "hide_name": 0,
          "bits": [ 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365 ],
          "attributes": {
            "hdlname": "signal_gen vibA_gen div",
            "init": "00000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8.14-8.17"
          }
        },
        "signal_gen.vibA_gen.val": {
          "hide_name": 0,
          "bits": [ 1398, 1399, 1400, 1401 ],
          "attributes": {
            "hdlname": "signal_gen vibA_gen val",
            "init": "0000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10.14-10.17"
          }
        },
        "signal_gen.vib_depth": {
          "hide_name": 0,
          "bits": [ 214, 215, 216, 217 ],
          "attributes": {
            "hdlname": "signal_gen vib_depth",
            "init": "0100",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39.15-39.24"
          }
        },
        "signal_gen.volA": {
          "hide_name": 0,
          "bits": [ 182, 183, 184, 185 ],
          "attributes": {
            "hdlname": "signal_gen volA",
            "init": "1000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21.15-21.19"
          }
        },
        "signal_gen.volB": {
          "hide_name": 0,
          "bits": [ 190, 191, 192, 193 ],
          "attributes": {
            "hdlname": "signal_gen volB",
            "init": "1000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22.15-22.19"
          }
        },
        "signal_gen.volN": {
          "hide_name": 0,
          "bits": [ 198, 199, 200, 201 ],
          "attributes": {
            "hdlname": "signal_gen volN",
            "init": "0011",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23.15-23.19"
          }
        },
        "ui_in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:5.23-5.28"
          }
        },
        "uio_in": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:7.23-7.29"
          }
        },
        "uio_oe": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:9.23-9.29"
          }
        },
        "uio_out": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:8.23-8.30"
          }
        },
        "uo_out": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:6.23-6.29"
          }
        }
      }
    }
  }
}
