# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA/Compteur_Tempo.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA/Diviseur_Horloge.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/new/Registre_DCC.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/new/DDC_MAE.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/new/DCC_Compteur.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/new/DCC_Bit0.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/new/DCC_Bit1.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/new/MAE.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/new/MAE_Compteur.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/new/TOP.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_0/sim/Project_FPGA_microblaze_0_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_dlmb_v10_0/sim/Project_FPGA_dlmb_v10_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_ilmb_v10_0/sim/Project_FPGA_ilmb_v10_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_dlmb_bram_if_cntlr_0/sim/Project_FPGA_dlmb_bram_if_cntlr_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_ilmb_bram_if_cntlr_0/sim/Project_FPGA_ilmb_bram_if_cntlr_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_axi_intc_0/sim/Project_FPGA_microblaze_0_axi_intc_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_mdm_1_0/sim/Project_FPGA_mdm_1_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_rst_clk_wiz_1_100M_0/sim/Project_FPGA_rst_clk_wiz_1_100M_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_0_0/sim/Project_FPGA_axi_gpio_0_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_1_0/sim/Project_FPGA_axi_gpio_1_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/Compteur_Tempo.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/DCC_Bit0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/DCC_Bit1.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/DCC_Compteur.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/DDC_MAE.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/Diviseur_Horloge.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/TOP.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/hdl/IP_Centrale_DCC_v1_0_S00_AXI.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/MAE.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/MAE_Compteur.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/Registre_DCC.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/hdl/IP_Centrale_DCC_v1_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_IP_Centrale_DCC_0_0/sim/Project_FPGA_IP_Centrale_DCC_0_0.vhd" \
"../../../../Project_FPGA_IP.ip_user_files/bd/Project_FPGA/sim/Project_FPGA.vhd" \
"../../../../Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA_wrapper.vhd" \
"../../../../Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hdl/Project_FPGA_wrapper.vhd" \
"../../../../Project_FPGA_IP.srcs/sim_1/new/Compteur_Tempo_tb.vhd" \
"../../../../Project_FPGA_IP.srcs/sim_1/new/Diviseur_Horloge_tb.vhd" \
"../../../../Project_FPGA_IP.srcs/sim_1/new/Generateur_Trames_tb.vhd" \
"../../../../Project_FPGA_IP.srcs/sim_1/new/Registre_DCC_tb.vhd" \
"../../../../Project_FPGA_IP.srcs/sim_1/new/DCC_Bit0_tb.vhd" \
"../../../../Project_FPGA_IP.srcs/sim_1/new/MAE_tb.vhd" \
"../../../../Project_FPGA_IP.srcs/sim_1/new/TOP_tb.vhd" \

# Do not sort compile order
nosort
