xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
encode.v,verilog,xil_defaultlib,u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/hdmi_tx_0/hdl/encode.v,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
serdes_10_to_1.v,verilog,xil_defaultlib,u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/hdmi_tx_0/hdl/serdes_10_to_1.v,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
srldelay.v,verilog,xil_defaultlib,u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/hdmi_tx_0/hdl/srldelay.v,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
hdmi_tx_v1_0.v,verilog,xil_defaultlib,u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
hdmi_tx_0.v,verilog,xil_defaultlib,u:/ECE385/lab_7.1/lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/hdmi_tx_0/sim/hdmi_tx_0.v,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0/clk_wiz_0.v,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
VGA_controller.sv,systemverilog,xil_defaultlib,../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/VGA_controller.sv,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
color_mapper.sv,systemverilog,xil_defaultlib,../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/color_mapper.sv,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
font_rom.sv,systemverilog,xil_defaultlib,../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/font_rom.sv,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
hdmi_text_controller_v1_0_AXI.sv,systemverilog,xil_defaultlib,../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/hdmi_text_controller_v1_0_AXI.sv,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
hdmi_text_controller_v1_0.sv,systemverilog,xil_defaultlib,../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/hdmi_text_controller_v1_0.sv,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
hdmi_text_controller_0.sv,systemverilog,xil_defaultlib,../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/sim/hdmi_text_controller_0.sv,incdir="../../../ipstatic/hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../lab_7.1.gen/sources_1/ip/hdmi_text_controller_0_1/src/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
