// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reduce_HH_
#define _reduce_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct reduce : public sc_module {
    // Port declarations 14
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<17> > x_0_V_read;
    sc_in< sc_lv<17> > x_1_V_read;
    sc_in< sc_lv<17> > x_2_V_read;
    sc_in< sc_lv<17> > x_3_V_read;
    sc_in< sc_lv<17> > x_4_V_read;
    sc_in< sc_lv<17> > x_5_V_read;
    sc_in< sc_lv<17> > x_6_V_read;
    sc_in< sc_lv<17> > x_7_V_read;
    sc_in< sc_lv<17> > x_8_V_read;
    sc_in< sc_lv<17> > x_9_V_read;
    sc_in< sc_lv<17> > x_10_V_read;
    sc_in< sc_lv<17> > x_11_V_read;
    sc_out< sc_lv<18> > ap_return;


    // Module declarations
    reduce(sc_module_name name);
    SC_HAS_PROCESS(reduce);

    ~reduce();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<18> > x_1_V_read_cast_fu_154_p1;
    sc_signal< sc_lv<18> > x_0_V_read_cast_fu_158_p1;
    sc_signal< sc_lv<18> > p_Val2_s_fu_162_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_174_p3;
    sc_signal< sc_lv<17> > add_ln746_fu_168_p2;
    sc_signal< sc_lv<17> > p_Val2_2_fu_182_p3;
    sc_signal< sc_lv<18> > x_3_V_read_cast_fu_146_p1;
    sc_signal< sc_lv<18> > x_2_V_read_cast_fu_150_p1;
    sc_signal< sc_lv<18> > p_Val2_1_fu_194_p2;
    sc_signal< sc_lv<1> > p_Result_1_fu_206_p3;
    sc_signal< sc_lv<17> > add_ln746_1_fu_200_p2;
    sc_signal< sc_lv<17> > p_Val2_3_fu_214_p3;
    sc_signal< sc_lv<18> > zext_ln746_1_fu_222_p1;
    sc_signal< sc_lv<18> > zext_ln746_fu_190_p1;
    sc_signal< sc_lv<18> > p_Val2_4_fu_226_p2;
    sc_signal< sc_lv<1> > p_Result_2_fu_232_p3;
    sc_signal< sc_lv<18> > x_5_V_read_cast_fu_138_p1;
    sc_signal< sc_lv<18> > x_4_V_read_cast_fu_142_p1;
    sc_signal< sc_lv<18> > p_Val2_5_fu_248_p2;
    sc_signal< sc_lv<1> > p_Result_3_fu_260_p3;
    sc_signal< sc_lv<17> > add_ln746_2_fu_254_p2;
    sc_signal< sc_lv<17> > p_Val2_7_fu_268_p3;
    sc_signal< sc_lv<18> > x_7_V_read_cast_fu_130_p1;
    sc_signal< sc_lv<18> > x_6_V_read_cast_fu_134_p1;
    sc_signal< sc_lv<18> > p_Val2_6_fu_280_p2;
    sc_signal< sc_lv<1> > p_Result_4_fu_292_p3;
    sc_signal< sc_lv<17> > add_ln746_3_fu_286_p2;
    sc_signal< sc_lv<17> > p_Val2_8_fu_300_p3;
    sc_signal< sc_lv<18> > zext_ln746_3_fu_308_p1;
    sc_signal< sc_lv<18> > zext_ln746_2_fu_276_p1;
    sc_signal< sc_lv<18> > p_Val2_9_fu_312_p2;
    sc_signal< sc_lv<1> > p_Result_5_fu_318_p3;
    sc_signal< sc_lv<18> > p_Val2_11_fu_326_p3;
    sc_signal< sc_lv<18> > p_Val2_10_fu_240_p3;
    sc_signal< sc_lv<18> > p_Val2_12_fu_334_p2;
    sc_signal< sc_lv<1> > p_Result_6_fu_340_p3;
    sc_signal< sc_lv<18> > x_9_V_read_cast_fu_122_p1;
    sc_signal< sc_lv<18> > x_8_V_read_cast_fu_126_p1;
    sc_signal< sc_lv<18> > p_Val2_13_fu_356_p2;
    sc_signal< sc_lv<1> > p_Result_7_fu_368_p3;
    sc_signal< sc_lv<17> > add_ln746_4_fu_362_p2;
    sc_signal< sc_lv<17> > p_Val2_15_fu_376_p3;
    sc_signal< sc_lv<18> > x_11_V_read_cast_fu_114_p1;
    sc_signal< sc_lv<18> > x_10_V_read_cast_fu_118_p1;
    sc_signal< sc_lv<18> > p_Val2_14_fu_388_p2;
    sc_signal< sc_lv<1> > p_Result_8_fu_400_p3;
    sc_signal< sc_lv<17> > add_ln746_5_fu_394_p2;
    sc_signal< sc_lv<17> > p_Val2_16_fu_408_p3;
    sc_signal< sc_lv<18> > zext_ln746_5_fu_416_p1;
    sc_signal< sc_lv<18> > zext_ln746_4_fu_384_p1;
    sc_signal< sc_lv<18> > p_Val2_17_fu_420_p2;
    sc_signal< sc_lv<1> > p_Result_9_fu_426_p3;
    sc_signal< sc_lv<18> > p_Val2_18_fu_348_p3;
    sc_signal< sc_lv<18> > p_Val2_19_fu_434_p3;
    sc_signal< sc_lv<19> > lhs_V_fu_442_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_446_p1;
    sc_signal< sc_lv<19> > ret_V_fu_450_p2;
    sc_signal< sc_lv<18> > p_Val2_21_fu_464_p2;
    sc_signal< sc_lv<1> > p_Result_11_fu_470_p3;
    sc_signal< sc_lv<1> > p_Result_10_fu_456_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_478_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_496_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_490_p2;
    sc_signal< sc_lv<1> > underflow_fu_484_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_502_p2;
    sc_signal< sc_lv<18> > select_ln340_26_fu_508_p3;
    sc_signal< sc_lv<18> > select_ln388_fu_516_p3;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<17> ap_const_lv17_1FFFF;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_add_ln746_1_fu_200_p2();
    void thread_add_ln746_2_fu_254_p2();
    void thread_add_ln746_3_fu_286_p2();
    void thread_add_ln746_4_fu_362_p2();
    void thread_add_ln746_5_fu_394_p2();
    void thread_add_ln746_fu_168_p2();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_lhs_V_fu_442_p1();
    void thread_or_ln340_fu_502_p2();
    void thread_p_Result_10_fu_456_p3();
    void thread_p_Result_11_fu_470_p3();
    void thread_p_Result_1_fu_206_p3();
    void thread_p_Result_2_fu_232_p3();
    void thread_p_Result_3_fu_260_p3();
    void thread_p_Result_4_fu_292_p3();
    void thread_p_Result_5_fu_318_p3();
    void thread_p_Result_6_fu_340_p3();
    void thread_p_Result_7_fu_368_p3();
    void thread_p_Result_8_fu_400_p3();
    void thread_p_Result_9_fu_426_p3();
    void thread_p_Result_s_fu_174_p3();
    void thread_p_Val2_10_fu_240_p3();
    void thread_p_Val2_11_fu_326_p3();
    void thread_p_Val2_12_fu_334_p2();
    void thread_p_Val2_13_fu_356_p2();
    void thread_p_Val2_14_fu_388_p2();
    void thread_p_Val2_15_fu_376_p3();
    void thread_p_Val2_16_fu_408_p3();
    void thread_p_Val2_17_fu_420_p2();
    void thread_p_Val2_18_fu_348_p3();
    void thread_p_Val2_19_fu_434_p3();
    void thread_p_Val2_1_fu_194_p2();
    void thread_p_Val2_21_fu_464_p2();
    void thread_p_Val2_2_fu_182_p3();
    void thread_p_Val2_3_fu_214_p3();
    void thread_p_Val2_4_fu_226_p2();
    void thread_p_Val2_5_fu_248_p2();
    void thread_p_Val2_6_fu_280_p2();
    void thread_p_Val2_7_fu_268_p3();
    void thread_p_Val2_8_fu_300_p3();
    void thread_p_Val2_9_fu_312_p2();
    void thread_p_Val2_s_fu_162_p2();
    void thread_ret_V_fu_450_p2();
    void thread_rhs_V_fu_446_p1();
    void thread_select_ln340_26_fu_508_p3();
    void thread_select_ln388_fu_516_p3();
    void thread_underflow_fu_484_p2();
    void thread_x_0_V_read_cast_fu_158_p1();
    void thread_x_10_V_read_cast_fu_118_p1();
    void thread_x_11_V_read_cast_fu_114_p1();
    void thread_x_1_V_read_cast_fu_154_p1();
    void thread_x_2_V_read_cast_fu_150_p1();
    void thread_x_3_V_read_cast_fu_146_p1();
    void thread_x_4_V_read_cast_fu_142_p1();
    void thread_x_5_V_read_cast_fu_138_p1();
    void thread_x_6_V_read_cast_fu_134_p1();
    void thread_x_7_V_read_cast_fu_130_p1();
    void thread_x_8_V_read_cast_fu_126_p1();
    void thread_x_9_V_read_cast_fu_122_p1();
    void thread_xor_ln340_1_fu_496_p2();
    void thread_xor_ln340_fu_490_p2();
    void thread_xor_ln786_fu_478_p2();
    void thread_zext_ln746_1_fu_222_p1();
    void thread_zext_ln746_2_fu_276_p1();
    void thread_zext_ln746_3_fu_308_p1();
    void thread_zext_ln746_4_fu_384_p1();
    void thread_zext_ln746_5_fu_416_p1();
    void thread_zext_ln746_fu_190_p1();
};

}

using namespace ap_rtl;

#endif
