Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: DE_SO5.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DE_SO5.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DE_SO5"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : DE_SO5
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\QUET_ANODE_8LED_7DOAN.vhd" into library work
Parsing entity <QUET_ANODE_8LED_7DOAN>.
Parsing architecture <Behavioral> of entity <quet_anode_8led_7doan>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\LAM_HEP_XUNG.vhd" into library work
Parsing entity <LAM_HEP_XUNG>.
Parsing architecture <Behavioral> of entity <lam_hep_xung>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\GIAIMA_7DOAN_ENA.vhd" into library work
Parsing entity <GIAIMA_7DOAN_ENA>.
Parsing architecture <Behavioral> of entity <giaima_7doan_ena>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DEM_3BIT_CHON_8KENH.vhd" into library work
Parsing entity <DEM_3BIT_CHON_8KENH>.
Parsing architecture <Behavioral> of entity <dem_3bit_chon_8kenh>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DEBOUNCE_BTN.vhd" into library work
Parsing entity <DEBOUNCE_BTN>.
Parsing architecture <Behavioral> of entity <debounce_btn>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DAHOP_8KENH.vhd" into library work
Parsing entity <DAHOP_8KENH>.
Parsing architecture <Behavioral> of entity <dahop_8kenh>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\HEXTOBCD_6BIT.vhd" into library work
Parsing entity <HEXTOBCD_6BIT>.
Parsing architecture <Behavioral> of entity <hextobcd_6bit>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\GIAIMA_HIENTHI_8LED_7DOAN.vhd" into library work
Parsing entity <GIAIMA_HIENTHI_8LED_7DOAN>.
Parsing architecture <Behavioral> of entity <giaima_hienthi_8led_7doan>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DEM_3_40_6BIT.vhd" into library work
Parsing entity <DEM_3_40_UD_6BIT>.
Parsing architecture <Behavioral> of entity <dem_3_40_ud_6bit>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DEM_2SO.vhd" into library work
Parsing entity <DEM_2SO>.
Parsing architecture <Behavioral> of entity <dem_2so>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\CHIA_10ENA.vhd" into library work
Parsing entity <CHIA_10ENA>.
Parsing architecture <Behavioral> of entity <chia_10ena>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\CD_LAM_HEP_BTN.vhd" into library work
Parsing entity <CD_LAM_HEP_BTN>.
Parsing architecture <Behavioral> of entity <cd_lam_hep_btn>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\CAIDAT_2SO_XX.vhd" into library work
Parsing entity <CAIDAT_2SO_XX>.
Parsing architecture <Behavioral> of entity <caidat_2so_xx>.
Parsing VHDL file "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DE_SO5.vhd" into library work
Parsing entity <DE_SO5>.
Parsing architecture <Behavioral> of entity <de_so5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DE_SO5> (architecture <Behavioral>) from library <work>.

Elaborating entity <CD_LAM_HEP_BTN> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEBOUNCE_BTN> (architecture <Behavioral>) from library <work>.

Elaborating entity <LAM_HEP_XUNG> (architecture <Behavioral>) from library <work>.

Elaborating entity <CHIA_10ENA> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEM_3_40_UD_6BIT> (architecture <Behavioral>) from library <work>.

Elaborating entity <HEXTOBCD_6BIT> (architecture <Behavioral>) from library <work>.

Elaborating entity <CAIDAT_2SO_XX> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEM_2SO> (architecture <Behavioral>) from library <work>.

Elaborating entity <GIAIMA_HIENTHI_8LED_7DOAN> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEM_3BIT_CHON_8KENH> (architecture <Behavioral>) from library <work>.

Elaborating entity <QUET_ANODE_8LED_7DOAN> (architecture <Behavioral>) from library <work>.

Elaborating entity <DAHOP_8KENH> (architecture <Behavioral>) from library <work>.

Elaborating entity <GIAIMA_7DOAN_ENA> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DE_SO5>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DE_SO5.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DE_SO5> synthesized.

Synthesizing Unit <CD_LAM_HEP_BTN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\CD_LAM_HEP_BTN.vhd".
    Summary:
	no macro.
Unit <CD_LAM_HEP_BTN> synthesized.

Synthesizing Unit <DEBOUNCE_BTN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DEBOUNCE_BTN.vhd".
    Found 20-bit register for signal <DELAY_REG>.
    Found 2-bit register for signal <DB_REG>.
    Found finite state machine <FSM_0> for signal <DB_REG>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CKHT (falling_edge)                            |
    | Power Up State     | zero                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <GND_7_o_GND_7_o_sub_5_OUT<19:0>> created at line 41.
    Found 20-bit 4-to-1 multiplexer for signal <DELAY_NEXT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DEBOUNCE_BTN> synthesized.

Synthesizing Unit <LAM_HEP_XUNG>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\LAM_HEP_XUNG.vhd".
    Found 1-bit register for signal <QFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <LAM_HEP_XUNG> synthesized.

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\CHIA_10ENA.vhd".
    Found 24-bit register for signal <D5HZ_REG>.
    Found 16-bit register for signal <D1KHZ_REG>.
    Found 25-bit register for signal <D2HZ_REG>.
    Found 26-bit adder for signal <n0025> created at line 56.
    Found 25-bit adder for signal <n0026> created at line 58.
    Found 17-bit adder for signal <n0027> created at line 70.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <CHIA_10ENA> synthesized.

Synthesizing Unit <DEM_3_40_UD_6BIT>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DEM_3_40_6BIT.vhd".
    Found 6-bit register for signal <Q_R>.
    Found 6-bit adder for signal <Q_R[5]_GND_10_o_add_2_OUT> created at line 63.
    Found 6-bit subtractor for signal <GND_10_o_GND_10_o_sub_6_OUT<5:0>> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <DEM_3_40_UD_6BIT> synthesized.

Synthesizing Unit <HEXTOBCD_6BIT>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\HEXTOBCD_6BIT.vhd".
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_1_OUT> created at line 54.
    Found 4-bit adder for signal <SOHEX6BIT[5]_GND_12_o_add_3_OUT> created at line 54.
    Found 4-bit adder for signal <SOHEX6BIT[4]_GND_12_o_add_5_OUT> created at line 54.
    Found 3-bit comparator lessequal for signal <n0000> created at line 53
    Found 4-bit comparator lessequal for signal <n0007> created at line 53
    Found 4-bit comparator lessequal for signal <n0014> created at line 53
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <HEXTOBCD_6BIT> synthesized.

Synthesizing Unit <CAIDAT_2SO_XX>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\CAIDAT_2SO_XX.vhd".
    Found 4-bit register for signal <CHUC_R>.
    Found 4-bit register for signal <DONVI_R>.
    Found 4-bit subtractor for signal <GND_15_o_GND_15_o_sub_4_OUT<3:0>> created at line 63.
    Found 4-bit subtractor for signal <GND_15_o_GND_15_o_sub_6_OUT<3:0>> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <CAIDAT_2SO_XX> synthesized.

Synthesizing Unit <DEM_2SO>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DEM_2SO.vhd".
    Found 4-bit register for signal <CHUC_REG>.
    Found 4-bit register for signal <DONVI_REG>.
    Found 4-bit adder for signal <DONVI_REG[3]_GND_17_o_add_5_OUT> created at line 48.
    Found 4-bit adder for signal <CHUC_REG[3]_GND_17_o_add_7_OUT> created at line 51.
    Found 4-bit comparator equal for signal <DONVI_REG[3]_DONVI_GH[3]_equal_18_o> created at line 60
    Found 4-bit comparator equal for signal <CHUC_REG[3]_CHUC_GH[3]_equal_19_o> created at line 60
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <DEM_2SO> synthesized.

Synthesizing Unit <GIAIMA_HIENTHI_8LED_7DOAN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\GIAIMA_HIENTHI_8LED_7DOAN.vhd".
    Summary:
	no macro.
Unit <GIAIMA_HIENTHI_8LED_7DOAN> synthesized.

Synthesizing Unit <DEM_3BIT_CHON_8KENH>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DEM_3BIT_CHON_8KENH.vhd".
    Found 3-bit register for signal <Q_R>.
    Found 3-bit adder for signal <Q_R[2]_GND_19_o_add_1_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <DEM_3BIT_CHON_8KENH> synthesized.

Synthesizing Unit <QUET_ANODE_8LED_7DOAN>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\QUET_ANODE_8LED_7DOAN.vhd".
    Found 8x8-bit Read Only RAM for signal <ANODE>
    Summary:
	inferred   1 RAM(s).
Unit <QUET_ANODE_8LED_7DOAN> synthesized.

Synthesizing Unit <DAHOP_8KENH>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\DAHOP_8KENH.vhd".
    Found 8x1-bit Read Only RAM for signal <ENA_1LED>
    Found 4-bit 8-to-1 multiplexer for signal <SO_GMA> created at line 53.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <DAHOP_8KENH> synthesized.

Synthesizing Unit <GIAIMA_7DOAN_ENA>.
    Related source file is "C:\Users\Admin\Documents\TT-HDL-N7-S2\VHDL\BAI_TAP_LAM_THEM_VHDL\DE_SO5\GIAIMA_7DOAN_ENA.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <GIAIMA_7DOAN_ENA> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x1-bit single-port Read Only RAM                     : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 13
 17-bit adder                                          : 1
 20-bit subtractor                                     : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 2
 6-bit addsub                                          : 1
# Registers                                            : 11
 1-bit register                                        : 1
 16-bit register                                       : 1
 20-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 6-bit register                                        : 1
# Comparators                                          : 5
 3-bit comparator lessequal                            : 1
 4-bit comparator equal                                : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 13
 17-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 4-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DAHOP_8KENH>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ENA_1LED> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SEL_3B>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ENA_1LED>      |          |
    -----------------------------------------------------------------------
Unit <DAHOP_8KENH> synthesized (advanced).

Synthesizing (advanced) Unit <DEM_2SO>.
The following registers are absorbed into counter <CHUC_REG>: 1 register on signal <CHUC_REG>.
The following registers are absorbed into counter <DONVI_REG>: 1 register on signal <DONVI_REG>.
Unit <DEM_2SO> synthesized (advanced).

Synthesizing (advanced) Unit <DEM_3BIT_CHON_8KENH>.
The following registers are absorbed into counter <Q_R>: 1 register on signal <Q_R>.
Unit <DEM_3BIT_CHON_8KENH> synthesized (advanced).

Synthesizing (advanced) Unit <QUET_ANODE_8LED_7DOAN>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ANODE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SEL_3B>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ANODE>         |          |
    -----------------------------------------------------------------------
Unit <QUET_ANODE_8LED_7DOAN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x1-bit single-port distributed Read Only RAM         : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 10
 17-bit adder                                          : 1
 20-bit subtractor                                     : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 2
 6-bit addsub                                          : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 100
 Flip-Flops                                            : 100
# Comparators                                          : 5
 3-bit comparator lessequal                            : 1
 4-bit comparator equal                                : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 13
 17-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 4-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC0/IC3/FSM_0> on signal <DB_REG[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 01
 one   | 10
 wait1 | 11
-------------------

Optimizing unit <DE_SO5> ...

Optimizing unit <DEBOUNCE_BTN> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <DEM_3_40_UD_6BIT> ...

Optimizing unit <CAIDAT_2SO_XX> ...

Optimizing unit <DEM_2SO> ...

Optimizing unit <HEXTOBCD_6BIT> ...
INFO:Xst:2261 - The FF/Latch <IC2/D5HZ_REG_4> in Unit <DE_SO5> is equivalent to the following FF/Latch, which will be removed : <IC2/D2HZ_REG_4> 
INFO:Xst:2261 - The FF/Latch <IC2/D5HZ_REG_5> in Unit <DE_SO5> is equivalent to the following FF/Latch, which will be removed : <IC2/D2HZ_REG_5> 
INFO:Xst:2261 - The FF/Latch <IC2/D1KHZ_REG_0> in Unit <DE_SO5> is equivalent to the following 2 FFs/Latches, which will be removed : <IC2/D5HZ_REG_0> <IC2/D2HZ_REG_0> 
INFO:Xst:2261 - The FF/Latch <IC2/D1KHZ_REG_1> in Unit <DE_SO5> is equivalent to the following 2 FFs/Latches, which will be removed : <IC2/D5HZ_REG_1> <IC2/D2HZ_REG_1> 
INFO:Xst:2261 - The FF/Latch <IC2/D1KHZ_REG_2> in Unit <DE_SO5> is equivalent to the following 2 FFs/Latches, which will be removed : <IC2/D5HZ_REG_2> <IC2/D2HZ_REG_2> 
INFO:Xst:2261 - The FF/Latch <IC2/D1KHZ_REG_3> in Unit <DE_SO5> is equivalent to the following 2 FFs/Latches, which will be removed : <IC2/D5HZ_REG_3> <IC2/D2HZ_REG_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DE_SO5, actual ratio is 6.
FlipFlop IC0/IC3/DB_REG_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DE_SO5.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 437
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 63
#      LUT2                        : 45
#      LUT3                        : 14
#      LUT4                        : 13
#      LUT5                        : 69
#      LUT6                        : 44
#      MUXCY                       : 81
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 75
# FlipFlops/Latches                : 104
#      FD_1                        : 79
#      FDC                         : 2
#      FDC_1                       : 2
#      FDCE                        : 6
#      FDCE_1                      : 7
#      FDE                         : 3
#      FDP_1                       : 1
#      FDPE_1                      : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 4
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             104  out of  11440     0%  
 Number of Slice LUTs:                  274  out of   5720     4%  
    Number used as Logic:               274  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    275
   Number with an unused Flip Flop:     171  out of    275    62%  
   Number with an unused LUT:             1  out of    275     0%  
   Number of fully used LUT-FF pairs:   103  out of    275    37%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    102    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.658ns (Maximum Frequency: 214.671MHz)
   Minimum input arrival time before clock: 5.517ns
   Maximum output required time after clock: 11.561ns
   Maximum combinational path delay: 6.981ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 4.658ns (frequency: 214.671MHz)
  Total number of paths / destination ports: 3447 / 124
-------------------------------------------------------------------------
Delay:               4.658ns (Levels of Logic = 3)
  Source:            IC2/D2HZ_REG_15 (FF)
  Destination:       IC3/Q_R_5 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: IC2/D2HZ_REG_15 to IC3/Q_R_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.447   0.995  IC2/D2HZ_REG_15 (IC2/D2HZ_REG_15)
     LUT6:I1->O            1   0.203   0.580  Mmux_ENA_DB11 (Mmux_ENA_DB1)
     LUT6:I5->O            2   0.205   0.845  Mmux_ENA_DB12 (Mmux_ENA_DB11)
     LUT5:I2->O           10   0.205   0.856  Mmux_ENA_DB16 (ENA_DB)
     FDPE_1:CE                 0.322          IC3/Q_R_0
    ----------------------------------------
    Total                      4.658ns (1.382ns logic, 3.276ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 90 / 70
-------------------------------------------------------------------------
Offset:              5.517ns (Levels of Logic = 4)
  Source:            SW<1> (PAD)
  Destination:       IC3/Q_R_5 (FF)
  Destination Clock: CKHT falling

  Data Path: SW<1> to IC3/Q_R_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.079  SW_1_IBUF (SW_1_IBUF)
     LUT6:I0->O            1   0.203   0.580  Mmux_ENA_DB11 (Mmux_ENA_DB1)
     LUT6:I5->O            2   0.205   0.845  Mmux_ENA_DB12 (Mmux_ENA_DB11)
     LUT5:I2->O           10   0.205   0.856  Mmux_ENA_DB16 (ENA_DB)
     FDPE_1:CE                 0.322          IC3/Q_R_0
    ----------------------------------------
    Total                      5.517ns (2.157ns logic, 3.360ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 2982 / 21
-------------------------------------------------------------------------
Offset:              11.561ns (Levels of Logic = 9)
  Source:            ICSSEG1/CHUC_R_1 (FF)
  Destination:       SSEG<4> (PAD)
  Source Clock:      CKHT falling

  Data Path: ICSSEG1/CHUC_R_1 to SSEG<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            6   0.447   0.973  ICSSEG1/CHUC_R_1 (ICSSEG1/CHUC_R_1)
     LUT4:I1->O            3   0.205   0.651  ICSSEG2/CHUC_REG[3]_CHUC_GH[3]_equal_19_o4_SW0 (N4)
     LUT5:I4->O            2   0.205   0.981  ICSSEG2/CHUC_REG[3]_CHUC_GH[3]_equal_19_o4 (ICSSEG2/CHUC_REG[3]_CHUC_GH[3]_equal_19_o)
     LUT6:I0->O            9   0.203   0.934  ICSSEG2/STOP (STOP)
     LUT2:I0->O            5   0.203   1.059  IC3/Mmux_DEM61 (DEM<5>)
     LUT6:I1->O            1   0.203   0.684  ICSSEG3/K3/Mmux_SO_GMA14 (ICSSEG3/K3/Mmux_SO_GMA13)
     LUT6:I4->O            1   0.203   0.000  ICSSEG3/K3/Mmux_SO_GMA16_G (N39)
     MUXF7:I1->O           7   0.140   1.118  ICSSEG3/K3/Mmux_SO_GMA16 (ICSSEG3/SO_GMA<0>)
     LUT5:I0->O            1   0.203   0.579  ICSSEG3/K4/Mmux_SSEG51 (SSEG_4_OBUF)
     OBUF:I->O                 2.571          SSEG_4_OBUF (SSEG<4>)
    ----------------------------------------
    Total                     11.561ns (4.583ns logic, 6.978ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 21 / 7
-------------------------------------------------------------------------
Delay:               6.981ns (Levels of Logic = 5)
  Source:            SW<1> (PAD)
  Destination:       SSEG<6> (PAD)

  Data Path: SW<1> to SSEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.943  SW_1_IBUF (SW_1_IBUF)
     LUT5:I2->O            1   0.205   0.000  ICSSEG3/K3/Mmux_SO_GMA25_G (N35)
     MUXF7:I1->O           7   0.140   1.118  ICSSEG3/K3/Mmux_SO_GMA25 (ICSSEG3/SO_GMA<1>)
     LUT5:I0->O            1   0.203   0.579  ICSSEG3/K4/Mmux_SSEG71 (SSEG_6_OBUF)
     OBUF:I->O                 2.571          SSEG_6_OBUF (SSEG<6>)
    ----------------------------------------
    Total                      6.981ns (4.341ns logic, 2.639ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |    4.658|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.97 secs
 
--> 

Total memory usage is 4510192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    9 (   0 filtered)

