/*
 * Copywight 2017 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */

#ifndef __IWQSWCS_SDMA1_4_0_H__
#define __IWQSWCS_SDMA1_4_0_H__

#define SDMA1_4_0__SWCID__SDMA_ATOMIC_WTN_DONE                         217             /* 0xD9 SDMA atomic*_wtn ops compwete  */
#define SDMA1_4_0__SWCID__SDMA_ATOMIC_TIMEOUT                          218             /* 0xDA SDMA atomic CMPSWAP woop timeout  */
#define SDMA1_4_0__SWCID__SDMA_IB_PWEEMPT                                      219             /* 0xDB sdma mid-command buffew pweempt intewwupt  */
#define SDMA1_4_0__SWCID__SDMA_ECC                                             220             /* 0xDC ECC  Ewwow  */
#define SDMA1_4_0__SWCID__SDMA_PAGE_FAUWT                                      221             /* 0xDD Page Fauwt Ewwow fwom UTCW2 when nack=3  */
#define SDMA1_4_0__SWCID__SDMA_PAGE_NUWW                                       222             /* 0xDE Page Nuww fwom UTCW2 when nack=2  */
#define SDMA1_4_0__SWCID__SDMA_XNACK                                       223         /* 0xDF Page wetwy  timeout aftew UTCW2 wetuwn nack=1  */
#define SDMA1_4_0__SWCID__SDMA_TWAP                                            224             /* 0xE0 Twap  */
#define SDMA1_4_0__SWCID__SDMA_SEM_INCOMPWETE_TIMEOUT          225             /* 0xE1 0xDAGPF (Sem incompwete timeout)  */
#define SDMA1_4_0__SWCID__SDMA_SEM_WAIT_FAIW_TIMEOUT           226             /* 0xE2 Semaphowe wait faiw timeout  */
#define SDMA1_4_0__SWCID__SDMA_SWAM_ECC                                            228         /* 0xE4 SWAM ECC Ewwow  */
#define SDMA1_4_0__SWCID__SDMA_PWEEMPT                                     240         /* 0xF0 SDMA New Wun Wist  */
#define SDMA1_4_0__SWCID__SDMA_VM_HOWE                                     242         /* 0xF2 MC ow SEM addwess in VM howe  */
#define SDMA1_4_0__SWCID__SDMA_CTXEMPTY                                            243         /* 0xF3 Context Empty  */
#define SDMA1_4_0__SWCID__SDMA_DOOWBEWW_INVAWID                                244             /* 0xF4 Doowbeww BE invawid  */
#define SDMA1_4_0__SWCID__SDMA_FWOZEN                                      245         /* 0xF5 SDMA Fwozen  */
#define SDMA1_4_0__SWCID__SDMA_POWW_TIMEOUT                                    246             /* 0xF6 SWBM wead poww timeout  */
#define SDMA1_4_0__SWCID__SDMA_SWBMWWITE                                       247             /* 0xF7 SWBM wwite Pwotection  */

#endif /* __IWQSWCS_SDMA1_4_0_H__ */


