#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Sep 18 15:20:11 2024
# Process ID: 3692
# Current directory: c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/tmp_edit_project.runs/synth_1
# Command line: vivado.exe -log model_int2bin_sdi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source model_int2bin_sdi.tcl
# Log file: c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/tmp_edit_project.runs/synth_1/model_int2bin_sdi.vds
# Journal file: c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/tmp_edit_project.runs/synth_1\vivado.jou
# Running On        :Angel
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i5-9300H CPU @ 2.40GHz
# CPU Frequency     :2400 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8434 MB
# Swap memory       :25486 MB
# Total Virtual     :33921 MB
# Available Virtual :10562 MB
#-----------------------------------------------------------
source model_int2bin_sdi.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 485.242 ; gain = 201.215
Command: synth_design -top model_int2bin_sdi -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23524
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 944.121 ; gain = 454.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'model_int2bin_sdi' from library 'hdlsrc' [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/model_int2bin_sdi.v:46]
INFO: [Synth 8-6157] synthesizing module 'model_int2bin_sdi_tc' from library 'hdlsrc' [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/model_int2bin_sdi_tc.v:27]
INFO: [Synth 8-6155] done synthesizing module 'model_int2bin_sdi_tc' from library 'hdlsrc' (0#1) [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/model_int2bin_sdi_tc.v:27]
INFO: [Synth 8-6157] synthesizing module 'in2bin' from library 'hdlsrc' [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/in2bin.v:22]
INFO: [Synth 8-6157] synthesizing module 'inttobin' from library 'hdlsrc' [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/inttobin.v:22]
INFO: [Synth 8-6155] done synthesizing module 'inttobin' from library 'hdlsrc' (0#1) [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/inttobin.v:22]
INFO: [Synth 8-6157] synthesizing module 'int2bin' from library 'hdlsrc' [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/int2bin.v:22]
INFO: [Synth 8-6155] done synthesizing module 'int2bin' from library 'hdlsrc' (0#1) [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/int2bin.v:22]
INFO: [Synth 8-6157] synthesizing module 'sdi' from library 'hdlsrc' [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/sdi.v:22]
INFO: [Synth 8-6157] synthesizing module 'dispatcher' from library 'hdlsrc' [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/dispatcher.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dispatcher' from library 'hdlsrc' (0#1) [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/dispatcher.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sdi' from library 'hdlsrc' (0#1) [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/sdi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'in2bin' from library 'hdlsrc' (0#1) [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/in2bin.v:22]
INFO: [Synth 8-6155] done synthesizing module 'model_int2bin_sdi' from library 'hdlsrc' (0#1) [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/model_int2bin_sdi.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_temp_reg' and it is trimmed from '8' to '3' bits. [c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/src/hdlsrc/dispatcher.v:242]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.930 ; gain = 572.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.930 ; gain = 572.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.930 ; gain = 572.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-802] inferred FSM for state register 'is_dispatcher_reg' in module 'dispatcher'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
state_type_is_dispatcher_IN_off |                            00000 |                            00001
state_type_is_dispatcher_IN_en_s |                            00001 |                            00000
state_type_is_dispatcher_IN_on |                            00010 |                            00010
state_type_is_dispatcher_IN_on1 |                            00011 |                            00011
state_type_is_dispatcher_IN_on15 |                            00100 |                            01001
state_type_is_dispatcher_IN_on14 |                            00101 |                            01000
state_type_is_dispatcher_IN_on21 |                            00110 |                            10000
state_type_is_dispatcher_IN_on20 |                            00111 |                            01111
state_type_is_dispatcher_IN_on23 |                            01000 |                            10010
state_type_is_dispatcher_IN_on22 |                            01001 |                            10001
state_type_is_dispatcher_IN_on19 |                            01010 |                            01101
state_type_is_dispatcher_IN_on18 |                            01011 |                            01100
state_type_is_dispatcher_IN_on17 |                            01100 |                            01011
state_type_is_dispatcher_IN_on16 |                            01101 |                            01010
state_type_is_dispatcher_IN_on12 |                            01110 |                            00110
state_type_is_dispatcher_IN_on13 |                            01111 |                            00111
state_type_is_dispatcher_IN_on2 |                            10000 |                            01110
state_type_is_dispatcher_IN_on3 |                            10001 |                            10011
state_type_is_dispatcher_IN_on4 |                            10010 |                            10100
state_type_is_dispatcher_IN_on5 |                            10011 |                            10101
state_type_is_dispatcher_IN_on6 |                            10100 |                            10110
state_type_is_dispatcher_IN_on7 |                            10101 |                            10111
                  iSTATE |                            10110 |                            11001
*
state_type_is_dispatcher_IN_on10 |                            10111 |                            00100
state_type_is_dispatcher_IN_on8 |                            11000 |                            11000
state_type_is_dispatcher_IN_on11 |                            11001 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'is_dispatcher_reg' using encoding 'sequential' in module 'dispatcher'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.930 ; gain = 572.734
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7s25csga225-1 does not have CEAM library.
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 34    
	   4 Input    8 Bit        Muxes := 4     
	  26 Input    8 Bit        Muxes := 3     
	  26 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 15    
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 33    
	   4 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1232.926 ; gain = 743.730
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1239.344 ; gain = 750.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1239.344 ; gain = 750.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.344 ; gain = 750.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.344 ; gain = 750.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.344 ; gain = 750.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.344 ; gain = 750.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.344 ; gain = 750.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.344 ; gain = 750.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     5|
|3     |LUT2  |    27|
|4     |LUT3  |    19|
|5     |LUT4  |    24|
|6     |LUT5  |    45|
|7     |LUT6  |   123|
|8     |MUXF7 |    20|
|9     |MUXF8 |     5|
|10    |FDRE  |    38|
|11    |FDSE  |     8|
|12    |IBUF  |    51|
|13    |OBUF  |     5|
+------+------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |   371|
|2     |  u_in2bin               |in2bin               |   309|
|3     |    u_int2bin            |int2bin              |   201|
|4     |    u_sdi                |sdi                  |   108|
|5     |      u_dispatcher       |dispatcher           |   108|
|6     |  u_model_int2bin_sdi_tc |model_int2bin_sdi_tc |     5|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.344 ; gain = 750.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.344 ; gain = 750.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.344 ; gain = 750.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1251.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 160b708c
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 1332.445 ; gain = 847.203
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1332.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/angro/Desktop/hil/dac/dac_ip/ip04/tmp_edit_project.runs/synth_1/model_int2bin_sdi.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file model_int2bin_sdi_utilization_synth.rpt -pb model_int2bin_sdi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 15:20:55 2024...
