--
--	Conversion of hand_firmware_micro.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Feb 09 12:48:32 2021
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__MOTOR_1A_net_0 : bit;
SIGNAL Net_3022 : bit;
SIGNAL tmpFB_0__MOTOR_1A_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_1A_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_1A_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_1A_net_0 : bit;
SIGNAL tmpOE__MOTOR_EN_net_1 : bit;
SIGNAL tmpOE__MOTOR_EN_net_0 : bit;
SIGNAL Net_3218 : bit;
SIGNAL Net_3033 : bit;
SIGNAL tmpFB_1__MOTOR_EN_net_1 : bit;
SIGNAL tmpFB_1__MOTOR_EN_net_0 : bit;
SIGNAL tmpIO_1__MOTOR_EN_net_1 : bit;
SIGNAL tmpIO_1__MOTOR_EN_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_EN_net_0 : bit;
SIGNAL Net_2411 : bit;
SIGNAL Net_3012 : bit;
SIGNAL Net_2996 : bit;
SIGNAL tmpOE__MOTOR_2A_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_2A_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_2A_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_2A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_2A_net_0 : bit;
SIGNAL Net_124 : bit;
SIGNAL Net_6117 : bit;
SIGNAL Net_20 : bit;
SIGNAL tmpOE__RS_485_EN_net_0 : bit;
SIGNAL Net_6020 : bit;
SIGNAL tmpFB_0__RS_485_EN_net_0 : bit;
SIGNAL tmpIO_0__RS_485_EN_net_0 : bit;
TERMINAL tmpSIOVREF__RS_485_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS_485_EN_net_0 : bit;
SIGNAL \PWM_MOTORS:PWMUDB:km_run\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_2334 : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_433 : bit;
SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:compare1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:compare2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_MOTORS:Net_101\ : bit;
SIGNAL \PWM_MOTORS:Net_96\ : bit;
SIGNAL Net_2993 : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3660 : bit;
SIGNAL Net_3654 : bit;
SIGNAL \PWM_MOTORS:Net_55\ : bit;
SIGNAL Net_3653 : bit;
SIGNAL \PWM_MOTORS:Net_113\ : bit;
SIGNAL \PWM_MOTORS:Net_107\ : bit;
SIGNAL \PWM_MOTORS:Net_114\ : bit;
SIGNAL tmpOE__RS485_TX_net_0 : bit;
SIGNAL Net_2627 : bit;
SIGNAL tmpFB_0__RS485_TX_net_0 : bit;
SIGNAL tmpIO_0__RS485_TX_net_0 : bit;
TERMINAL tmpSIOVREF__RS485_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS485_TX_net_0 : bit;
SIGNAL tmpOE__Signal_1_C_net_0 : bit;
SIGNAL Net_1060 : bit;
SIGNAL tmpIO_0__Signal_1_C_net_0 : bit;
TERMINAL tmpSIOVREF__Signal_1_C_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Signal_1_C_net_0 : bit;
SIGNAL tmpOE__EMG_2_net_0 : bit;
SIGNAL tmpFB_0__EMG_2_net_0 : bit;
TERMINAL Net_3547 : bit;
SIGNAL tmpIO_0__EMG_2_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_2_net_0 : bit;
SIGNAL tmpOE__RS485_RX_net_0 : bit;
SIGNAL Net_6196 : bit;
SIGNAL tmpIO_0__RS485_RX_net_0 : bit;
TERMINAL tmpSIOVREF__RS485_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS485_RX_net_0 : bit;
SIGNAL Net_3328 : bit;
SIGNAL \PACER_TIMER:Net_260\ : bit;
SIGNAL \PACER_TIMER:Net_266\ : bit;
SIGNAL Net_3249 : bit;
SIGNAL \PACER_TIMER:Net_51\ : bit;
SIGNAL \PACER_TIMER:Net_261\ : bit;
SIGNAL \PACER_TIMER:Net_57\ : bit;
SIGNAL Net_3251 : bit;
SIGNAL Net_3264 : bit;
SIGNAL \PACER_TIMER:Net_102\ : bit;
SIGNAL \UART_RS485:Net_61\ : bit;
SIGNAL \UART_RS485:BUART:clock_op\ : bit;
SIGNAL \UART_RS485:BUART:reset_reg\ : bit;
SIGNAL \UART_RS485:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_RS485:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_RS485:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_RS485:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_RS485:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_RS485:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_RS485:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_RS485:BUART:reset_sr\ : bit;
SIGNAL \UART_RS485:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_RS485:BUART:txn\ : bit;
SIGNAL Net_3602 : bit;
SIGNAL \UART_RS485:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_RS485:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_1\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:tx_shift_out\ : bit;
SIGNAL \UART_RS485:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_RS485:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:counter_load_not\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_2\ : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_RS485:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_7\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_6\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_5\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_4\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_3\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_2\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_1\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_6\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_5\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_4\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_1\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_2\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_3\ : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk\ : bit;
SIGNAL \UART_RS485:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_RS485:BUART:tx_mark\ : bit;
SIGNAL \UART_RS485:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_RS485:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_RS485:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_RS485:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_1\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_0\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_RS485:BUART:rx_postpoll\ : bit;
SIGNAL \UART_RS485:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:hd_shift_out\ : bit;
SIGNAL \UART_RS485:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_RS485:BUART:rx_fifofull\ : bit;
SIGNAL \UART_RS485:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_RS485:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:rx_counter_load\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_3\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_1\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_0\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_6\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_5\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_4\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_3\ : bit;
SIGNAL \UART_RS485:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_RS485:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_0\ : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_1\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_status\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_3\ : bit;
SIGNAL \UART_RS485:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_4\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_5\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_6\ : bit;
SIGNAL \UART_RS485:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_3601 : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_detect\ : bit;
SIGNAL \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_address_detected\ : bit;
SIGNAL \UART_RS485:BUART:rx_last\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN2_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN2_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN2_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN2_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:lte\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_3:lte\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN3_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN3_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN3_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN3_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL Net_3023 : bit;
SIGNAL Net_2982 : bit;
SIGNAL tmpOE__MOTOR_1B_net_0 : bit;
SIGNAL Net_3024 : bit;
SIGNAL tmpFB_0__MOTOR_1B_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_1B_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_1B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_1B_net_0 : bit;
SIGNAL tmpOE__MOTOR_2B_net_0 : bit;
SIGNAL Net_3025 : bit;
SIGNAL tmpFB_0__MOTOR_2B_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_2B_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_2B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_2B_net_0 : bit;
SIGNAL \MOTOR_DIR:clk\ : bit;
SIGNAL \MOTOR_DIR:rst\ : bit;
SIGNAL \MOTOR_DIR:control_out_0\ : bit;
SIGNAL \MOTOR_DIR:control_out_1\ : bit;
SIGNAL Net_3201 : bit;
SIGNAL \MOTOR_DIR:control_out_2\ : bit;
SIGNAL Net_3202 : bit;
SIGNAL \MOTOR_DIR:control_out_3\ : bit;
SIGNAL Net_3203 : bit;
SIGNAL \MOTOR_DIR:control_out_4\ : bit;
SIGNAL Net_3204 : bit;
SIGNAL \MOTOR_DIR:control_out_5\ : bit;
SIGNAL Net_3205 : bit;
SIGNAL \MOTOR_DIR:control_out_6\ : bit;
SIGNAL Net_3206 : bit;
SIGNAL \MOTOR_DIR:control_out_7\ : bit;
SIGNAL \MOTOR_DIR:control_7\ : bit;
SIGNAL \MOTOR_DIR:control_6\ : bit;
SIGNAL \MOTOR_DIR:control_5\ : bit;
SIGNAL \MOTOR_DIR:control_4\ : bit;
SIGNAL \MOTOR_DIR:control_3\ : bit;
SIGNAL \MOTOR_DIR:control_2\ : bit;
SIGNAL \MOTOR_DIR:control_1\ : bit;
SIGNAL \MOTOR_DIR:control_0\ : bit;
SIGNAL Net_3416 : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_3510 : bit;
SIGNAL Net_3426 : bit;
SIGNAL Net_1279 : bit;
SIGNAL \COUNTER_ENC:Net_43\ : bit;
SIGNAL Net_3511 : bit;
SIGNAL \COUNTER_ENC:Net_49\ : bit;
SIGNAL \COUNTER_ENC:Net_82\ : bit;
SIGNAL \COUNTER_ENC:Net_89\ : bit;
SIGNAL \COUNTER_ENC:Net_95\ : bit;
SIGNAL \COUNTER_ENC:Net_91\ : bit;
SIGNAL \COUNTER_ENC:Net_102\ : bit;
SIGNAL Net_1308 : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_7\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_6\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_5\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_4\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_3\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_2\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_enable\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:prevCapture\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:capt_rising\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:capt_falling\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:capt_either_edge\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:hwCapture\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:reload\ : bit;
SIGNAL Net_3492 : bit;
SIGNAL \COUNTER_ENC:CounterUDB:reload_tc\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:final_enable\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:counter_enable\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_status\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:per_zero\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_2\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:overflow_status\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_3\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:underflow_status\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_4\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_5\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:fifo_full\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_6\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:fifo_nempty\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:overflow\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:dp_dir\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:per_equal\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:underflow\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:tc_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:tc_reg_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_equal\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:prevCompare\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_1287 : bit;
SIGNAL \COUNTER_ENC:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_3376 : bit;
SIGNAL \COUNTER_ENC:CounterUDB:count_enable\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cs_addr_2\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cs_addr_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cs_addr_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:nc42\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:per_FF\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_less\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:Net_350\ : bit;
SIGNAL \SHIFTREG_ENC_3:Net_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:Net_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:ctrl_f0_full\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_1\ : bit;
SIGNAL Net_3419 : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:clk_fin\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_7\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_6\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_5\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_4\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_3\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_2\ : bit;
SIGNAL Net_1064 : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:final_load\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_3\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_4\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_bus_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_5\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_6\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_3407 : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:load_reg\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_blk_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_bus_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_blk_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_bus_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:so_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_bus_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_blk_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_bus_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_blk_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_right0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_left0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:msb0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cfb0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:so_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_bus_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_blk_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_bus_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_blk_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_right1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_left1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:msb1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cfb1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:so_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_3506 : bit;
SIGNAL Net_1317 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_3423 : bit;
SIGNAL Net_3421 : bit;
SIGNAL \SHIFTREG_ENC_2:Net_350\ : bit;
SIGNAL \SHIFTREG_ENC_2:Net_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:Net_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:ctrl_f0_full\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:clk_fin\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_7\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_6\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_5\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_4\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_3\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:final_load\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_3\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_4\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_bus_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_5\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_6\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_1348 : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:load_reg\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_blk_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_bus_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_blk_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_bus_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:so_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_bus_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_blk_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_bus_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_blk_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_right0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_left0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:msb0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cfb0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:so_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_bus_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_blk_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_bus_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_blk_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_right1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_left1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:msb1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cfb1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:so_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_3505 : bit;
SIGNAL tmpOE__USB_VDD_net_0 : bit;
SIGNAL Net_3200 : bit;
SIGNAL tmpFB_0__USB_VDD_net_0 : bit;
SIGNAL tmpIO_0__USB_VDD_net_0 : bit;
TERMINAL tmpSIOVREF__USB_VDD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__USB_VDD_net_0 : bit;
SIGNAL tmpOE__FTDI_ENABLE_net_0 : bit;
SIGNAL Net_3196 : bit;
SIGNAL tmpFB_0__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpIO_0__FTDI_ENABLE_net_0 : bit;
TERMINAL tmpSIOVREF__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpOE__Signal_1_B_net_0 : bit;
SIGNAL tmpFB_0__Signal_1_B_net_0 : bit;
SIGNAL tmpIO_0__Signal_1_B_net_0 : bit;
TERMINAL tmpSIOVREF__Signal_1_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Signal_1_B_net_0 : bit;
TERMINAL \ADC:Net_244\ : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
TERMINAL \ADC:Net_20\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL Net_3513 : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL Net_5118 : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL Net_5507 : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL tmpOE__BOARD_LED_net_0 : bit;
SIGNAL Net_3664 : bit;
SIGNAL tmpFB_0__BOARD_LED_net_0 : bit;
SIGNAL tmpIO_0__BOARD_LED_net_0 : bit;
TERMINAL tmpSIOVREF__BOARD_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BOARD_LED_net_0 : bit;
SIGNAL tmpOE__Signal_1_A_net_0 : bit;
SIGNAL tmpFB_0__Signal_1_A_net_0 : bit;
SIGNAL tmpIO_0__Signal_1_A_net_0 : bit;
TERMINAL tmpSIOVREF__Signal_1_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Signal_1_A_net_0 : bit;
SIGNAL \RS485_CTS:clk\ : bit;
SIGNAL \RS485_CTS:rst\ : bit;
SIGNAL \RS485_CTS:control_out_0\ : bit;
SIGNAL Net_2292 : bit;
SIGNAL \RS485_CTS:control_out_1\ : bit;
SIGNAL Net_2293 : bit;
SIGNAL \RS485_CTS:control_out_2\ : bit;
SIGNAL Net_2294 : bit;
SIGNAL \RS485_CTS:control_out_3\ : bit;
SIGNAL Net_2296 : bit;
SIGNAL \RS485_CTS:control_out_4\ : bit;
SIGNAL Net_2297 : bit;
SIGNAL \RS485_CTS:control_out_5\ : bit;
SIGNAL Net_2298 : bit;
SIGNAL \RS485_CTS:control_out_6\ : bit;
SIGNAL Net_2299 : bit;
SIGNAL \RS485_CTS:control_out_7\ : bit;
SIGNAL \RS485_CTS:control_7\ : bit;
SIGNAL \RS485_CTS:control_6\ : bit;
SIGNAL \RS485_CTS:control_5\ : bit;
SIGNAL \RS485_CTS:control_4\ : bit;
SIGNAL \RS485_CTS:control_3\ : bit;
SIGNAL \RS485_CTS:control_2\ : bit;
SIGNAL \RS485_CTS:control_1\ : bit;
SIGNAL \RS485_CTS:control_0\ : bit;
SIGNAL \MOTOR_ON_OFF:clk\ : bit;
SIGNAL \MOTOR_ON_OFF:rst\ : bit;
SIGNAL Net_3034 : bit;
SIGNAL \MOTOR_ON_OFF:control_out_0\ : bit;
SIGNAL Net_3037 : bit;
SIGNAL \MOTOR_ON_OFF:control_out_1\ : bit;
SIGNAL Net_2591 : bit;
SIGNAL \MOTOR_ON_OFF:control_out_2\ : bit;
SIGNAL Net_2592 : bit;
SIGNAL \MOTOR_ON_OFF:control_out_3\ : bit;
SIGNAL Net_2593 : bit;
SIGNAL \MOTOR_ON_OFF:control_out_4\ : bit;
SIGNAL Net_2594 : bit;
SIGNAL \MOTOR_ON_OFF:control_out_5\ : bit;
SIGNAL Net_2595 : bit;
SIGNAL \MOTOR_ON_OFF:control_out_6\ : bit;
SIGNAL Net_2596 : bit;
SIGNAL \MOTOR_ON_OFF:control_out_7\ : bit;
SIGNAL \MOTOR_ON_OFF:control_7\ : bit;
SIGNAL \MOTOR_ON_OFF:control_6\ : bit;
SIGNAL \MOTOR_ON_OFF:control_5\ : bit;
SIGNAL \MOTOR_ON_OFF:control_4\ : bit;
SIGNAL \MOTOR_ON_OFF:control_3\ : bit;
SIGNAL \MOTOR_ON_OFF:control_2\ : bit;
SIGNAL \MOTOR_ON_OFF:control_1\ : bit;
SIGNAL \MOTOR_ON_OFF:control_0\ : bit;
SIGNAL \FTDI_ENABLE_REG:clk\ : bit;
SIGNAL \FTDI_ENABLE_REG:rst\ : bit;
SIGNAL \FTDI_ENABLE_REG:control_out_0\ : bit;
SIGNAL Net_2923 : bit;
SIGNAL \FTDI_ENABLE_REG:control_out_1\ : bit;
SIGNAL Net_2924 : bit;
SIGNAL \FTDI_ENABLE_REG:control_out_2\ : bit;
SIGNAL Net_2925 : bit;
SIGNAL \FTDI_ENABLE_REG:control_out_3\ : bit;
SIGNAL Net_2927 : bit;
SIGNAL \FTDI_ENABLE_REG:control_out_4\ : bit;
SIGNAL Net_2928 : bit;
SIGNAL \FTDI_ENABLE_REG:control_out_5\ : bit;
SIGNAL Net_2929 : bit;
SIGNAL \FTDI_ENABLE_REG:control_out_6\ : bit;
SIGNAL Net_2930 : bit;
SIGNAL \FTDI_ENABLE_REG:control_out_7\ : bit;
SIGNAL \FTDI_ENABLE_REG:control_7\ : bit;
SIGNAL \FTDI_ENABLE_REG:control_6\ : bit;
SIGNAL \FTDI_ENABLE_REG:control_5\ : bit;
SIGNAL \FTDI_ENABLE_REG:control_4\ : bit;
SIGNAL \FTDI_ENABLE_REG:control_3\ : bit;
SIGNAL \FTDI_ENABLE_REG:control_2\ : bit;
SIGNAL \FTDI_ENABLE_REG:control_1\ : bit;
SIGNAL \FTDI_ENABLE_REG:control_0\ : bit;
SIGNAL tmpOE__EMG_1_net_0 : bit;
SIGNAL tmpFB_0__EMG_1_net_0 : bit;
TERMINAL Net_3546 : bit;
SIGNAL tmpIO_0__EMG_1_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_1_net_0 : bit;
SIGNAL tmpOE__CURRENT_SENSE_1_net_0 : bit;
SIGNAL tmpFB_0__CURRENT_SENSE_1_net_0 : bit;
TERMINAL Net_3545 : bit;
SIGNAL tmpIO_0__CURRENT_SENSE_1_net_0 : bit;
TERMINAL tmpSIOVREF__CURRENT_SENSE_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CURRENT_SENSE_1_net_0 : bit;
SIGNAL Net_2978 : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_3240 : bit;
SIGNAL Net_3018 : bit;
SIGNAL Net_3334 : bit;
SIGNAL \RESET_FF:clk\ : bit;
SIGNAL \RESET_FF:rst\ : bit;
SIGNAL \RESET_FF:control_out_0\ : bit;
SIGNAL Net_3133 : bit;
SIGNAL \RESET_FF:control_out_1\ : bit;
SIGNAL Net_3134 : bit;
SIGNAL \RESET_FF:control_out_2\ : bit;
SIGNAL Net_3135 : bit;
SIGNAL \RESET_FF:control_out_3\ : bit;
SIGNAL Net_3136 : bit;
SIGNAL \RESET_FF:control_out_4\ : bit;
SIGNAL Net_3137 : bit;
SIGNAL \RESET_FF:control_out_5\ : bit;
SIGNAL Net_3138 : bit;
SIGNAL \RESET_FF:control_out_6\ : bit;
SIGNAL Net_3139 : bit;
SIGNAL \RESET_FF:control_out_7\ : bit;
SIGNAL \RESET_FF:control_7\ : bit;
SIGNAL \RESET_FF:control_6\ : bit;
SIGNAL \RESET_FF:control_5\ : bit;
SIGNAL \RESET_FF:control_4\ : bit;
SIGNAL \RESET_FF:control_3\ : bit;
SIGNAL \RESET_FF:control_2\ : bit;
SIGNAL \RESET_FF:control_1\ : bit;
SIGNAL \RESET_FF:control_0\ : bit;
SIGNAL \FF_STATUS:status_0\ : bit;
SIGNAL \FF_STATUS:status_1\ : bit;
SIGNAL \FF_STATUS:status_2\ : bit;
SIGNAL \FF_STATUS:status_3\ : bit;
SIGNAL \FF_STATUS:status_4\ : bit;
SIGNAL \FF_STATUS:status_5\ : bit;
SIGNAL \FF_STATUS:status_6\ : bit;
SIGNAL \FF_STATUS:status_7\ : bit;
SIGNAL \MY_TIMER:Net_260\ : bit;
SIGNAL Net_3182 : bit;
SIGNAL \MY_TIMER:Net_55\ : bit;
SIGNAL Net_3187 : bit;
SIGNAL \MY_TIMER:Net_53\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \MY_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \MY_TIMER:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \MY_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL \MY_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \MY_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \MY_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \MY_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \MY_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \MY_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \MY_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \MY_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_3186 : bit;
SIGNAL \MY_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \MY_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \MY_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \MY_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \MY_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \MY_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:zeros_3\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:nc0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:nc6\ : bit;
SIGNAL \MY_TIMER:TimerUDB:nc8\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:nc1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:nc5\ : bit;
SIGNAL \MY_TIMER:TimerUDB:nc7\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \MY_TIMER:Net_102\ : bit;
SIGNAL \MY_TIMER:Net_266\ : bit;
SIGNAL tmpOE__VOLTAGE_SENSE_net_0 : bit;
SIGNAL tmpFB_0__VOLTAGE_SENSE_net_0 : bit;
TERMINAL Net_3562 : bit;
SIGNAL tmpIO_0__VOLTAGE_SENSE_net_0 : bit;
TERMINAL tmpSIOVREF__VOLTAGE_SENSE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VOLTAGE_SENSE_net_0 : bit;
SIGNAL \SHIFTREG_ENC_1:Net_350\ : bit;
SIGNAL \SHIFTREG_ENC_1:Net_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:Net_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:ctrl_f0_full\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:clk_fin\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_7\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_6\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_5\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_4\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_3\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:final_load\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_3\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_4\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_5\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_6\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_3429 : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:load_reg\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_blk_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_bus_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_blk_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_bus_stat_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:so_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_bus_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_blk_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_bus_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_blk_stat_24_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_right0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_left0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:msb0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cfb0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:so_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_bus_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_blk_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_bus_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_blk_stat_24_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_right1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_left1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:msb1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cfb1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:so_24_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_3428 : bit;
SIGNAL \RESET_COUNTERS:clk\ : bit;
SIGNAL \RESET_COUNTERS:rst\ : bit;
SIGNAL \RESET_COUNTERS:control_out_0\ : bit;
SIGNAL Net_3489 : bit;
SIGNAL \RESET_COUNTERS:control_out_1\ : bit;
SIGNAL Net_3490 : bit;
SIGNAL \RESET_COUNTERS:control_out_2\ : bit;
SIGNAL Net_3491 : bit;
SIGNAL \RESET_COUNTERS:control_out_3\ : bit;
SIGNAL Net_3493 : bit;
SIGNAL \RESET_COUNTERS:control_out_4\ : bit;
SIGNAL Net_3494 : bit;
SIGNAL \RESET_COUNTERS:control_out_5\ : bit;
SIGNAL Net_3495 : bit;
SIGNAL \RESET_COUNTERS:control_out_6\ : bit;
SIGNAL Net_3496 : bit;
SIGNAL \RESET_COUNTERS:control_out_7\ : bit;
SIGNAL \RESET_COUNTERS:control_7\ : bit;
SIGNAL \RESET_COUNTERS:control_6\ : bit;
SIGNAL \RESET_COUNTERS:control_5\ : bit;
SIGNAL \RESET_COUNTERS:control_4\ : bit;
SIGNAL \RESET_COUNTERS:control_3\ : bit;
SIGNAL \RESET_COUNTERS:control_2\ : bit;
SIGNAL \RESET_COUNTERS:control_1\ : bit;
SIGNAL \RESET_COUNTERS:control_0\ : bit;
SIGNAL \ADC_STATUS:status_0\ : bit;
SIGNAL Net_4716 : bit;
SIGNAL \ADC_STATUS:status_1\ : bit;
SIGNAL \ADC_STATUS:status_2\ : bit;
SIGNAL \ADC_STATUS:status_3\ : bit;
SIGNAL \ADC_STATUS:status_4\ : bit;
SIGNAL \ADC_STATUS:status_5\ : bit;
SIGNAL \ADC_STATUS:status_6\ : bit;
SIGNAL \ADC_STATUS:status_7\ : bit;
SIGNAL Net_5442 : bit;
SIGNAL \ADC_SOC:clk\ : bit;
SIGNAL \ADC_SOC:rst\ : bit;
SIGNAL Net_4627 : bit;
SIGNAL \ADC_SOC:control_out_0\ : bit;
SIGNAL Net_3529 : bit;
SIGNAL \ADC_SOC:control_out_1\ : bit;
SIGNAL Net_3530 : bit;
SIGNAL \ADC_SOC:control_out_2\ : bit;
SIGNAL Net_3531 : bit;
SIGNAL \ADC_SOC:control_out_3\ : bit;
SIGNAL Net_3532 : bit;
SIGNAL \ADC_SOC:control_out_4\ : bit;
SIGNAL Net_3533 : bit;
SIGNAL \ADC_SOC:control_out_5\ : bit;
SIGNAL Net_3534 : bit;
SIGNAL \ADC_SOC:control_out_6\ : bit;
SIGNAL Net_3535 : bit;
SIGNAL \ADC_SOC:control_out_7\ : bit;
SIGNAL \ADC_SOC:control_7\ : bit;
SIGNAL \ADC_SOC:control_6\ : bit;
SIGNAL \ADC_SOC:control_5\ : bit;
SIGNAL \ADC_SOC:control_4\ : bit;
SIGNAL \ADC_SOC:control_3\ : bit;
SIGNAL \ADC_SOC:control_2\ : bit;
SIGNAL \ADC_SOC:control_1\ : bit;
SIGNAL \ADC_SOC:control_0\ : bit;
SIGNAL Net_5503 : bit;
SIGNAL Net_5190_1 : bit;
SIGNAL Net_5460 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL Net_5190_0 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_31\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_30\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_29\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_28\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_27\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_26\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_25\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_23\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_22\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_21\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_20\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_19\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_18\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_17\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_15\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_14\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_13\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_12\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_11\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_10\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_9\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_7\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_6\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_5\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_4\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_3\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_2\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_1\ : bit;
SIGNAL \BasicCounter:MODULE_5:b_0\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter:MODIN4_1\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter:MODIN4_0\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_4572_1 : bit;
SIGNAL Net_4572_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL AMuxHw_Decoder_enable : bit;
SIGNAL AMuxHw_Decoder_is_active : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL AMuxHw_Decoder_old_id_1 : bit;
SIGNAL AMuxHw_Decoder_old_id_0 : bit;
SIGNAL AMuxHw_Decoder_one_hot_0 : bit;
SIGNAL AMuxHw_Decoder_one_hot_1 : bit;
SIGNAL AMuxHw_Decoder_one_hot_2 : bit;
SIGNAL AMuxHw_Decoder_one_hot_3 : bit;
SIGNAL cy_srff_2 : bit;
SIGNAL Net_3541 : bit;
SIGNAL cy_srff_3 : bit;
SIGNAL Net_5205 : bit;
SIGNAL Net_3542 : bit;
SIGNAL Net_6285 : bit;
SIGNAL Net_3570 : bit;
SIGNAL \WATCHDOG_COUNTER:Net_82\ : bit;
SIGNAL \WATCHDOG_COUNTER:Net_91\ : bit;
SIGNAL Net_6183 : bit;
SIGNAL \WATCHDOG_COUNTER:Net_48\ : bit;
SIGNAL \WATCHDOG_COUNTER:Net_54\ : bit;
SIGNAL \WATCHDOG_COUNTER:Net_42\ : bit;
SIGNAL Net_3571 : bit;
SIGNAL \WATCHDOG_COUNTER:Net_89\ : bit;
SIGNAL \WATCHDOG_COUNTER:Net_95\ : bit;
SIGNAL \WATCHDOG_COUNTER:Net_102\ : bit;
SIGNAL \WATCHDOG_ENABLER:clk\ : bit;
SIGNAL \WATCHDOG_ENABLER:rst\ : bit;
SIGNAL Net_6322 : bit;
SIGNAL \WATCHDOG_ENABLER:control_out_0\ : bit;
SIGNAL Net_3579 : bit;
SIGNAL \WATCHDOG_ENABLER:control_out_1\ : bit;
SIGNAL Net_3580 : bit;
SIGNAL \WATCHDOG_ENABLER:control_out_2\ : bit;
SIGNAL Net_3581 : bit;
SIGNAL \WATCHDOG_ENABLER:control_out_3\ : bit;
SIGNAL Net_3582 : bit;
SIGNAL \WATCHDOG_ENABLER:control_out_4\ : bit;
SIGNAL Net_3583 : bit;
SIGNAL \WATCHDOG_ENABLER:control_out_5\ : bit;
SIGNAL Net_3584 : bit;
SIGNAL \WATCHDOG_ENABLER:control_out_6\ : bit;
SIGNAL Net_3585 : bit;
SIGNAL \WATCHDOG_ENABLER:control_out_7\ : bit;
SIGNAL \WATCHDOG_ENABLER:control_7\ : bit;
SIGNAL \WATCHDOG_ENABLER:control_6\ : bit;
SIGNAL \WATCHDOG_ENABLER:control_5\ : bit;
SIGNAL \WATCHDOG_ENABLER:control_4\ : bit;
SIGNAL \WATCHDOG_ENABLER:control_3\ : bit;
SIGNAL \WATCHDOG_ENABLER:control_2\ : bit;
SIGNAL \WATCHDOG_ENABLER:control_1\ : bit;
SIGNAL \WATCHDOG_ENABLER:control_0\ : bit;
SIGNAL Net_3588 : bit;
SIGNAL \WATCHDOG_REFRESH:clk\ : bit;
SIGNAL \WATCHDOG_REFRESH:rst\ : bit;
SIGNAL \WATCHDOG_REFRESH:control_out_0\ : bit;
SIGNAL Net_3589 : bit;
SIGNAL \WATCHDOG_REFRESH:control_out_1\ : bit;
SIGNAL Net_3590 : bit;
SIGNAL \WATCHDOG_REFRESH:control_out_2\ : bit;
SIGNAL Net_3591 : bit;
SIGNAL \WATCHDOG_REFRESH:control_out_3\ : bit;
SIGNAL Net_3592 : bit;
SIGNAL \WATCHDOG_REFRESH:control_out_4\ : bit;
SIGNAL Net_3593 : bit;
SIGNAL \WATCHDOG_REFRESH:control_out_5\ : bit;
SIGNAL Net_3594 : bit;
SIGNAL \WATCHDOG_REFRESH:control_out_6\ : bit;
SIGNAL Net_3595 : bit;
SIGNAL \WATCHDOG_REFRESH:control_out_7\ : bit;
SIGNAL \WATCHDOG_REFRESH:control_7\ : bit;
SIGNAL \WATCHDOG_REFRESH:control_6\ : bit;
SIGNAL \WATCHDOG_REFRESH:control_5\ : bit;
SIGNAL \WATCHDOG_REFRESH:control_4\ : bit;
SIGNAL \WATCHDOG_REFRESH:control_3\ : bit;
SIGNAL \WATCHDOG_REFRESH:control_2\ : bit;
SIGNAL \WATCHDOG_REFRESH:control_1\ : bit;
SIGNAL \WATCHDOG_REFRESH:control_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:km_run\ : bit;
SIGNAL \LED_BLINK:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_4015 : bit;
SIGNAL \LED_BLINK:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \LED_BLINK:PWMUDB:control_7\ : bit;
SIGNAL \LED_BLINK:PWMUDB:control_6\ : bit;
SIGNAL \LED_BLINK:PWMUDB:control_5\ : bit;
SIGNAL \LED_BLINK:PWMUDB:control_4\ : bit;
SIGNAL \LED_BLINK:PWMUDB:control_3\ : bit;
SIGNAL \LED_BLINK:PWMUDB:control_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:control_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:control_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ctrl_enable\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:prevCapture\ : bit;
SIGNAL \LED_BLINK:PWMUDB:capt_rising\ : bit;
SIGNAL \LED_BLINK:PWMUDB:capt_falling\ : bit;
SIGNAL \LED_BLINK:PWMUDB:hwCapture\ : bit;
SIGNAL \LED_BLINK:PWMUDB:hwEnable\ : bit;
SIGNAL Net_3925 : bit;
SIGNAL \LED_BLINK:PWMUDB:trig_last\ : bit;
SIGNAL \LED_BLINK:PWMUDB:trig_rise\ : bit;
SIGNAL \LED_BLINK:PWMUDB:trig_fall\ : bit;
SIGNAL \LED_BLINK:PWMUDB:trig_out\ : bit;
SIGNAL \LED_BLINK:PWMUDB:runmode_enable\ : bit;
SIGNAL \LED_BLINK:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_3665 : bit;
SIGNAL \LED_BLINK:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \LED_BLINK:PWMUDB:final_enable\ : bit;
SIGNAL \LED_BLINK:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \LED_BLINK:PWMUDB:tc_i\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \LED_BLINK:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \LED_BLINK:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \LED_BLINK:PWMUDB:sc_kill\ : bit;
SIGNAL \LED_BLINK:PWMUDB:min_kill\ : bit;
SIGNAL \LED_BLINK:PWMUDB:final_kill\ : bit;
SIGNAL \LED_BLINK:PWMUDB:km_tc\ : bit;
SIGNAL \LED_BLINK:PWMUDB:db_tc\ : bit;
SIGNAL \LED_BLINK:PWMUDB:dith_count_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:dith_count_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \LED_BLINK:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \LED_BLINK:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \LED_BLINK:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \LED_BLINK:PWMUDB:dith_sel\ : bit;
SIGNAL \LED_BLINK:PWMUDB:cs_addr_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:cs_addr_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:cs_addr_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:final_capture\ : bit;
SIGNAL \LED_BLINK:PWMUDB:cmp1_eq\ : bit;
SIGNAL \LED_BLINK:PWMUDB:cmp1_less\ : bit;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:cmp2_eq\ : bit;
SIGNAL \LED_BLINK:PWMUDB:cmp2_less\ : bit;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:fifo_nempty\ : bit;
SIGNAL \LED_BLINK:PWMUDB:fifo_full\ : bit;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_BLINK:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_BLINK:PWMUDB:compare1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:compare2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm_i\ : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm1_i\ : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm2_i\ : bit;
SIGNAL \LED_BLINK:PWMUDB:tc_i_reg\ : bit;
SIGNAL \LED_BLINK:Net_101\ : bit;
SIGNAL \LED_BLINK:Net_96\ : bit;
SIGNAL Net_4017 : bit;
SIGNAL Net_4018 : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm_temp\ : bit;
SIGNAL \LED_BLINK:PWMUDB:cmp1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:cmp2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODIN5_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODIN5_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3960 : bit;
SIGNAL Net_4019 : bit;
SIGNAL \LED_BLINK:Net_55\ : bit;
SIGNAL Net_4016 : bit;
SIGNAL \LED_BLINK:Net_113\ : bit;
SIGNAL \LED_BLINK:Net_107\ : bit;
SIGNAL \LED_BLINK:Net_114\ : bit;
SIGNAL \LED_CTRL:clk\ : bit;
SIGNAL \LED_CTRL:rst\ : bit;
SIGNAL Net_3961 : bit;
SIGNAL \LED_CTRL:control_out_0\ : bit;
SIGNAL Net_3677 : bit;
SIGNAL \LED_CTRL:control_out_1\ : bit;
SIGNAL Net_3678 : bit;
SIGNAL \LED_CTRL:control_out_2\ : bit;
SIGNAL Net_3679 : bit;
SIGNAL \LED_CTRL:control_out_3\ : bit;
SIGNAL Net_3680 : bit;
SIGNAL \LED_CTRL:control_out_4\ : bit;
SIGNAL Net_3681 : bit;
SIGNAL \LED_CTRL:control_out_5\ : bit;
SIGNAL Net_3682 : bit;
SIGNAL \LED_CTRL:control_out_6\ : bit;
SIGNAL Net_3683 : bit;
SIGNAL \LED_CTRL:control_out_7\ : bit;
SIGNAL \LED_CTRL:control_7\ : bit;
SIGNAL \LED_CTRL:control_6\ : bit;
SIGNAL \LED_CTRL:control_5\ : bit;
SIGNAL \LED_CTRL:control_4\ : bit;
SIGNAL \LED_CTRL:control_3\ : bit;
SIGNAL \LED_CTRL:control_2\ : bit;
SIGNAL \LED_CTRL:control_1\ : bit;
SIGNAL \LED_CTRL:control_0\ : bit;
SIGNAL \LED_BLINK_EN:clk\ : bit;
SIGNAL \LED_BLINK_EN:rst\ : bit;
SIGNAL \LED_BLINK_EN:control_out_0\ : bit;
SIGNAL Net_3686 : bit;
SIGNAL \LED_BLINK_EN:control_out_1\ : bit;
SIGNAL Net_3687 : bit;
SIGNAL \LED_BLINK_EN:control_out_2\ : bit;
SIGNAL Net_3688 : bit;
SIGNAL \LED_BLINK_EN:control_out_3\ : bit;
SIGNAL Net_3689 : bit;
SIGNAL \LED_BLINK_EN:control_out_4\ : bit;
SIGNAL Net_3690 : bit;
SIGNAL \LED_BLINK_EN:control_out_5\ : bit;
SIGNAL Net_3691 : bit;
SIGNAL \LED_BLINK_EN:control_out_6\ : bit;
SIGNAL Net_3692 : bit;
SIGNAL \LED_BLINK_EN:control_out_7\ : bit;
SIGNAL \LED_BLINK_EN:control_7\ : bit;
SIGNAL \LED_BLINK_EN:control_6\ : bit;
SIGNAL \LED_BLINK_EN:control_5\ : bit;
SIGNAL \LED_BLINK_EN:control_4\ : bit;
SIGNAL \LED_BLINK_EN:control_3\ : bit;
SIGNAL \LED_BLINK_EN:control_2\ : bit;
SIGNAL \LED_BLINK_EN:control_1\ : bit;
SIGNAL \LED_BLINK_EN:control_0\ : bit;
SIGNAL \CYCLES_TIMER:Net_260\ : bit;
SIGNAL Net_4031 : bit;
SIGNAL \CYCLES_TIMER:Net_55\ : bit;
SIGNAL Net_4036 : bit;
SIGNAL \CYCLES_TIMER:Net_53\ : bit;
SIGNAL Net_5159 : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_4035 : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_4030 : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:zeros_3\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:zeros_2\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:nc0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:nc3\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:nc4\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \CYCLES_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \CYCLES_TIMER:Net_102\ : bit;
SIGNAL \CYCLES_TIMER:Net_266\ : bit;
SIGNAL \MODULE_7:g1:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \MODULE_7:g1:a0:newb_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \MODULE_7:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \MODULE_7:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:neq\:SIGNAL IS 2;
SIGNAL \MODULE_8:g1:a0:newa_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \MODULE_8:g1:a0:newb_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \MODULE_8:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:lte\:SIGNAL IS 2;
SIGNAL \MODULE_8:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:neq\:SIGNAL IS 2;
SIGNAL Net_6020D : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \UART_RS485:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_RS485:BUART:txn\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_2\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_detect\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_last\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_bit\\D\ : bit;
SIGNAL cydff_2D : bit;
SIGNAL \COUNTER_ENC:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:load_reg\\D\ : bit;
SIGNAL cydff_1D : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:load_reg\\D\ : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL \MY_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \MY_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \MY_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \MY_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:load_reg\\D\ : bit;
SIGNAL Net_5190_1D : bit;
SIGNAL Net_5190_0D : bit;
SIGNAL AMuxHw_Decoder_old_id_1D : bit;
SIGNAL AMuxHw_Decoder_old_id_0D : bit;
SIGNAL AMuxHw_Decoder_one_hot_0D : bit;
SIGNAL AMuxHw_Decoder_one_hot_1D : bit;
SIGNAL AMuxHw_Decoder_one_hot_2D : bit;
SIGNAL AMuxHw_Decoder_one_hot_3D : bit;
SIGNAL cy_srff_2D : bit;
SIGNAL cy_srff_3D : bit;
SIGNAL \LED_BLINK:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:trig_last\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \LED_BLINK:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \CYCLES_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__MOTOR_1A_net_0 <=  ('1') ;

Net_2411 <= ((Net_3012 and Net_2996));

\PWM_MOTORS:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_MOTORS:PWMUDB:tc_i\);

\PWM_MOTORS:PWMUDB:dith_count_1\\D\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:tc_i\ and \PWM_MOTORS:PWMUDB:dith_count_0\)
	OR (not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS:PWMUDB:tc_i\ and \PWM_MOTORS:PWMUDB:dith_count_1\));

\PWM_MOTORS:PWMUDB:dith_count_0\\D\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:tc_i\)
	OR (not \PWM_MOTORS:PWMUDB:tc_i\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

\PWM_MOTORS:PWMUDB:tc_i_reg\\D\ <= ((\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:tc_i\));

\PWM_MOTORS:PWMUDB:pwm1_i\ <= ((\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:cmp1_less\)
	OR (\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:cmp1_eq\));

\PWM_MOTORS:PWMUDB:pwm2_i\ <= ((\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:cmp2_less\)
	OR (\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:cmp2_eq\));

Net_2627 <= (not \UART_RS485:BUART:txn\);

\UART_RS485:BUART:counter_load_not\ <= ((not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_2\)
	OR \UART_RS485:BUART:tx_state_0\
	OR \UART_RS485:BUART:tx_state_1\);

\UART_RS485:BUART:tx_status_0\ <= ((not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_fifo_empty\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_status_2\ <= (not \UART_RS485:BUART:tx_fifo_notfull\);

Net_6020D <= ((not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_state_1\));

\UART_RS485:BUART:tx_bitclk\\D\ <= ((not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_bitclk_enable_pre\));

\UART_RS485:BUART:tx_mark\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_mark\));

\UART_RS485:BUART:tx_state_2\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_counter_dp\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_state_1\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:tx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_counter_dp\ and \UART_RS485:BUART:tx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_state_0\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_fifo_empty\ and \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_fifo_empty\ and not \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_fifo_empty\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:txn\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_shift_out\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_counter_dp\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_shift_out\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:txn\ and \UART_RS485:BUART:tx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:txn\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_parity_bit\\D\ <= ((not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:txn\ and \UART_RS485:BUART:tx_parity_bit\)
	OR (not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_parity_bit\)
	OR \UART_RS485:BUART:tx_parity_bit\);

\UART_RS485:BUART:rx_counter_load\ <= ((not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

\UART_RS485:BUART:rx_state_stop1_reg\\D\ <= (not \UART_RS485:BUART:rx_state_2\
	OR not \UART_RS485:BUART:rx_state_3\
	OR \UART_RS485:BUART:rx_state_0\
	OR \UART_RS485:BUART:rx_state_1\);

\UART_RS485:BUART:rx_status_4\ <= ((\UART_RS485:BUART:rx_load_fifo\ and \UART_RS485:BUART:rx_fifofull\));

\UART_RS485:BUART:rx_status_5\ <= ((\UART_RS485:BUART:rx_fifonotempty\ and \UART_RS485:BUART:rx_state_stop1_reg\));

\UART_RS485:BUART:rx_stop_bit_error\\D\ <= ((not Net_6196 and not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_break_status\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_load_fifo\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_state_0\));

\UART_RS485:BUART:rx_state_3\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_3\));

\UART_RS485:BUART:rx_state_2\\D\ <= ((not Net_6196 and not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_last\)
	OR (not Net_6196 and not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not Net_6196 and not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_state_1\\D\ <= ((not Net_6196 and not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\)
	OR (not Net_6196 and not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_1\));

\UART_RS485:BUART:rx_state_0\\D\ <= ((not Net_6196 and not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_count_6\)
	OR (not Net_6196 and not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not Net_6196 and not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_3\));

\UART_RS485:BUART:rx_last\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and Net_6196));

\UART_RS485:BUART:rx_address_detected\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_address_detected\));

\UART_RS485:BUART:rx_parity_bit\\D\ <= ((not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_parity_bit\)
	OR \UART_RS485:BUART:rx_parity_bit\);

\UART_RS485:BUART:rx_break_detect\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and Net_6196 and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and Net_6196 and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_3\ and Net_6196 and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_break_detect\)
	OR (not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_break_detect\)
	OR (Net_6196 and \UART_RS485:BUART:rx_break_detect\));

\COUNTER_ENC:CounterUDB:reload\ <= (\COUNTER_ENC:CounterUDB:per_equal\
	OR Net_3492);

\COUNTER_ENC:CounterUDB:status_0\ <= ((not \COUNTER_ENC:CounterUDB:prevCompare\ and \COUNTER_ENC:CounterUDB:cmp_out_i\));

\COUNTER_ENC:CounterUDB:status_2\ <= ((not \COUNTER_ENC:CounterUDB:overflow_reg_i\ and \COUNTER_ENC:CounterUDB:per_equal\));

\COUNTER_ENC:CounterUDB:count_enable\ <= ((not \COUNTER_ENC:CounterUDB:count_stored_i\ and \COUNTER_ENC:CounterUDB:control_7\ and Net_3376));

Net_3419 <= (not Net_3376);

Net_3416 <= (not Net_1308);

Net_3022 <= ((Net_2993 and Net_2982));

Net_3024 <= ((not Net_2982 and Net_2993));

Net_3025 <= ((not Net_2996 and Net_3012));

Net_3033 <= (not Net_3034);

Net_3218 <= (not Net_3037);

cy_srff_1D <= ((not Net_3334 and cy_srff_1)
	OR (not Net_3334 and Net_3240));

\MY_TIMER:TimerUDB:status_tc\ <= ((\MY_TIMER:TimerUDB:control_7\ and \MY_TIMER:TimerUDB:per_zero\));

Net_3510 <= (Net_1287
	OR Net_3511);

Net_5190_1D <= ((not Net_5190_1 and Net_5503 and Net_5190_0)
	OR (not Net_5190_0 and Net_5190_1));

Net_5190_0D <= ((not Net_5503 and not Net_5190_1 and Net_5190_0)
	OR (not Net_5190_0 and Net_5503));

AMuxHw_Decoder_one_hot_0D <= ((not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0));

AMuxHw_Decoder_one_hot_1D <= ((not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0));

AMuxHw_Decoder_one_hot_2D <= ((not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1));

AMuxHw_Decoder_one_hot_3D <= ((Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

cy_srff_2D <= ((not Net_5503 and Net_4627)
	OR (not Net_5503 and Net_5507));

cy_srff_3D <= ((not Net_5190_0 and cy_srff_3)
	OR (not Net_5190_1 and cy_srff_3)
	OR (not Net_5190_0 and Net_4627)
	OR (not Net_5190_1 and Net_4627));

Net_6183 <= (Net_3588
	OR Net_6322);

\LED_BLINK:PWMUDB:runmode_enable\\D\ <= ((\LED_BLINK:PWMUDB:control_7\ and Net_3925));

\LED_BLINK:PWMUDB:sc_kill_tmp\\D\ <= (not \LED_BLINK:PWMUDB:tc_i\);

\LED_BLINK:PWMUDB:dith_count_1\\D\ <= ((not \LED_BLINK:PWMUDB:dith_count_1\ and \LED_BLINK:PWMUDB:tc_i\ and \LED_BLINK:PWMUDB:dith_count_0\)
	OR (not \LED_BLINK:PWMUDB:dith_count_0\ and \LED_BLINK:PWMUDB:dith_count_1\)
	OR (not \LED_BLINK:PWMUDB:tc_i\ and \LED_BLINK:PWMUDB:dith_count_1\));

\LED_BLINK:PWMUDB:dith_count_0\\D\ <= ((not \LED_BLINK:PWMUDB:dith_count_0\ and \LED_BLINK:PWMUDB:tc_i\)
	OR (not \LED_BLINK:PWMUDB:tc_i\ and \LED_BLINK:PWMUDB:dith_count_0\));

\LED_BLINK:PWMUDB:tc_i_reg\\D\ <= ((\LED_BLINK:PWMUDB:runmode_enable\ and \LED_BLINK:PWMUDB:tc_i\));

\LED_BLINK:PWMUDB:pwm_i\ <= ((\LED_BLINK:PWMUDB:runmode_enable\ and \LED_BLINK:PWMUDB:cmp1_less\)
	OR (\LED_BLINK:PWMUDB:runmode_enable\ and \LED_BLINK:PWMUDB:cmp1_eq\));

Net_3664 <= (Net_3961
	OR Net_3960);

\CYCLES_TIMER:TimerUDB:status_tc\ <= ((\CYCLES_TIMER:TimerUDB:control_7\ and \CYCLES_TIMER:TimerUDB:per_zero\));

MOTOR_1A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_3022,
		fb=>(tmpFB_0__MOTOR_1A_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_1A_net_0),
		siovref=>(tmpSIOVREF__MOTOR_1A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_1A_net_0);
MOTOR_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"671293f7-780f-457c-aa7d-804de8a64965",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"2,2",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"11",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>"M1,M2",
		pin_mode=>"OO",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0, tmpOE__MOTOR_1A_net_0),
		y=>(Net_3218, Net_3033),
		fb=>(tmpFB_1__MOTOR_EN_net_1, tmpFB_1__MOTOR_EN_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__MOTOR_EN_net_1, tmpIO_1__MOTOR_EN_net_0),
		siovref=>(tmpSIOVREF__MOTOR_EN_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_EN_net_0);
MOTOR_2A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"958506a1-4353-43d5-8e11-aba93302caa1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_2411,
		fb=>(tmpFB_0__MOTOR_2A_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_2A_net_0),
		siovref=>(tmpSIOVREF__MOTOR_2A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_2A_net_0);
CLOCK_UART:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1a4ed19a-fcee-4525-96fe-2f2f0b7a202a",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>3,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_124,
		dig_domain_out=>open);
ISR_RS485_RX:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6117);
RS_485_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"294a8542-13bb-492d-93ce-945bd1f598a8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_6020,
		fb=>(tmpFB_0__RS_485_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS_485_EN_net_0),
		siovref=>(tmpSIOVREF__RS_485_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS_485_EN_net_0);
\PWM_MOTORS:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2334,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\);
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_MOTORS:PWMUDB:control_7\, \PWM_MOTORS:PWMUDB:control_6\, \PWM_MOTORS:PWMUDB:control_5\, \PWM_MOTORS:PWMUDB:control_4\,
			\PWM_MOTORS:PWMUDB:control_3\, \PWM_MOTORS:PWMUDB:control_2\, \PWM_MOTORS:PWMUDB:control_1\, \PWM_MOTORS:PWMUDB:control_0\));
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_MOTORS:PWMUDB:tc_i\, \PWM_MOTORS:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_MOTORS:PWMUDB:cmp1_eq\,
		cl0=>\PWM_MOTORS:PWMUDB:cmp1_less\,
		z0=>\PWM_MOTORS:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_MOTORS:PWMUDB:cmp2_eq\,
		cl1=>\PWM_MOTORS:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_MOTORS:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_MOTORS:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
CLOCK_PWM:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f801b4a9-38f2-478d-b30d-81c0e8844af6",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2334,
		dig_domain_out=>open);
RS485_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d55049de-f559-4856-91bd-6913f5ef939b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_2627,
		fb=>(tmpFB_0__RS485_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS485_TX_net_0),
		siovref=>(tmpSIOVREF__RS485_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS485_TX_net_0);
Signal_1_C:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9381434d-ab9e-46b9-8147-fd3f5c4d8b7d",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>(zero),
		fb=>Net_1060,
		analog=>(open),
		io=>(tmpIO_0__Signal_1_C_net_0),
		siovref=>(tmpSIOVREF__Signal_1_C_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Signal_1_C_net_0);
EMG_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a014e3ff-1a80-46b9-bbcb-22ceb5400b46",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_2_net_0),
		analog=>Net_3547,
		io=>(tmpIO_0__EMG_2_net_0),
		siovref=>(tmpSIOVREF__EMG_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_2_net_0);
RS485_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>(zero),
		fb=>Net_6196,
		analog=>(open),
		io=>(tmpIO_0__RS485_RX_net_0),
		siovref=>(tmpSIOVREF__RS485_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS485_RX_net_0);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c3b6496a-f866-4de2-b1c7-5e685f719ae1",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3328,
		dig_domain_out=>open);
\PACER_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_3328,
		kill=>zero,
		enable=>tmpOE__MOTOR_1A_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_3264,
		compare=>\PACER_TIMER:Net_261\,
		interrupt=>\PACER_TIMER:Net_57\);
\UART_RS485:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6117);
\UART_RS485:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_124,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\UART_RS485:BUART:clock_op\);
\UART_RS485:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clk=>\UART_RS485:BUART:clock_op\,
		cs_addr=>(\UART_RS485:BUART:tx_state_1\, \UART_RS485:BUART:tx_state_0\, \UART_RS485:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RS485:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_RS485:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_RS485:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clk=>\UART_RS485:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_RS485:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_RS485:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_RS485:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_RS485:BUART:sc_out_7\, \UART_RS485:BUART:sc_out_6\, \UART_RS485:BUART:sc_out_5\, \UART_RS485:BUART:sc_out_4\,
			\UART_RS485:BUART:sc_out_3\, \UART_RS485:BUART:sc_out_2\, \UART_RS485:BUART:sc_out_1\, \UART_RS485:BUART:sc_out_0\));
\UART_RS485:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clock=>\UART_RS485:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_RS485:BUART:tx_fifo_notfull\,
			\UART_RS485:BUART:tx_status_2\, \UART_RS485:BUART:tx_fifo_empty\, \UART_RS485:BUART:tx_status_0\),
		interrupt=>\UART_RS485:BUART:tx_interrupt_out\);
\UART_RS485:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clk=>\UART_RS485:BUART:clock_op\,
		cs_addr=>(\UART_RS485:BUART:rx_state_1\, \UART_RS485:BUART:rx_state_0\, \UART_RS485:BUART:rx_bitclk_enable\),
		route_si=>Net_6196,
		route_ci=>zero,
		f0_load=>\UART_RS485:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_RS485:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_RS485:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RS485:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_RS485:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_RS485:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_RS485:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_RS485:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RS485:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1101001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_RS485:BUART:clock_op\,
		reset=>\UART_RS485:BUART:reset_reg\,
		load=>\UART_RS485:BUART:rx_counter_load\,
		enable=>tmpOE__MOTOR_1A_net_0,
		count=>(\UART_RS485:BUART:rx_count_6\, \UART_RS485:BUART:rx_count_5\, \UART_RS485:BUART:rx_count_4\, \UART_RS485:BUART:rx_count_3\,
			\UART_RS485:BUART:rx_count_2\, \UART_RS485:BUART:rx_count_1\, \UART_RS485:BUART:rx_count_0\),
		tc=>\UART_RS485:BUART:rx_count7_tc\);
\UART_RS485:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clock=>\UART_RS485:BUART:clock_op\,
		status=>(zero, \UART_RS485:BUART:rx_status_5\, \UART_RS485:BUART:rx_status_4\, \UART_RS485:BUART:rx_status_3\,
			\UART_RS485:BUART:rx_status_2\, \UART_RS485:BUART:rx_status_1\, zero),
		interrupt=>Net_6117);
MOTOR_1B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"653fafc2-0769-4d73-969e-7b60a05feecf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_3024,
		fb=>(tmpFB_0__MOTOR_1B_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_1B_net_0),
		siovref=>(tmpSIOVREF__MOTOR_1B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_1B_net_0);
MOTOR_2B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c2cf9b6e-1718-4244-9d09-07347d9b5ab5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_3025,
		fb=>(tmpFB_0__MOTOR_2B_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_2B_net_0),
		siovref=>(tmpSIOVREF__MOTOR_2B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_2B_net_0);
\MOTOR_DIR:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MOTOR_DIR:control_7\, \MOTOR_DIR:control_6\, \MOTOR_DIR:control_5\, \MOTOR_DIR:control_4\,
			\MOTOR_DIR:control_3\, \MOTOR_DIR:control_2\, Net_2996, Net_2982));
\COUNTER_ENC:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1308,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\);
\COUNTER_ENC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1308,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\COUNTER_ENC:CounterUDB:Clk_Ctl_i\);
\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\COUNTER_ENC:CounterUDB:Clk_Ctl_i\,
		control=>(\COUNTER_ENC:CounterUDB:control_7\, \COUNTER_ENC:CounterUDB:control_6\, \COUNTER_ENC:CounterUDB:control_5\, \COUNTER_ENC:CounterUDB:control_4\,
			\COUNTER_ENC:CounterUDB:control_3\, \COUNTER_ENC:CounterUDB:control_2\, \COUNTER_ENC:CounterUDB:control_1\, \COUNTER_ENC:CounterUDB:control_0\));
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_3492,
		clock=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		status=>(\COUNTER_ENC:CounterUDB:status_6\, \COUNTER_ENC:CounterUDB:status_5\, zero, zero,
			\COUNTER_ENC:CounterUDB:status_2\, \COUNTER_ENC:CounterUDB:status_1\, \COUNTER_ENC:CounterUDB:status_0\),
		interrupt=>\COUNTER_ENC:Net_43\);
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__MOTOR_1A_net_0, \COUNTER_ENC:CounterUDB:count_enable\, \COUNTER_ENC:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\COUNTER_ENC:CounterUDB:per_equal\,
		cl0=>\COUNTER_ENC:CounterUDB:nc42\,
		z0=>\COUNTER_ENC:CounterUDB:status_1\,
		ff0=>\COUNTER_ENC:CounterUDB:per_FF\,
		ce1=>\COUNTER_ENC:CounterUDB:cmp_out_i\,
		cl1=>\COUNTER_ENC:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\COUNTER_ENC:CounterUDB:status_6\,
		f0_blk_stat=>\COUNTER_ENC:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_3:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3419,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\SHIFTREG_ENC_3:bSR:clk_fin\);
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		control=>(\SHIFTREG_ENC_3:bSR:control_7\, \SHIFTREG_ENC_3:bSR:control_6\, \SHIFTREG_ENC_3:bSR:control_5\, \SHIFTREG_ENC_3:bSR:control_4\,
			\SHIFTREG_ENC_3:bSR:control_3\, \SHIFTREG_ENC_3:bSR:control_2\, \SHIFTREG_ENC_3:bSR:control_1\, \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\));
\SHIFTREG_ENC_3:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		status=>(\SHIFTREG_ENC_3:bSR:status_6\, \SHIFTREG_ENC_3:bSR:status_5\, \SHIFTREG_ENC_3:bSR:status_4\, \SHIFTREG_ENC_3:bSR:status_3\,
			zero, cydff_2, zero),
		interrupt=>Net_3407);
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_3:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1060,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>cydff_2,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_3:bSR:so_24_0\,
		f0_bus_stat=>\SHIFTREG_ENC_3:bSR:f0_bus_stat_24_0\,
		f0_blk_stat=>\SHIFTREG_ENC_3:bSR:f0_blk_stat_24_0\,
		f1_bus_stat=>\SHIFTREG_ENC_3:bSR:f1_bus_stat_24_0\,
		f1_blk_stat=>\SHIFTREG_ENC_3:bSR:f1_blk_stat_24_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_right0\,
		sol=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_left0\,
		msbi=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_3:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1060,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>cydff_2,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_3:bSR:so_24_1\,
		f0_bus_stat=>\SHIFTREG_ENC_3:bSR:f0_bus_stat_24_1\,
		f0_blk_stat=>\SHIFTREG_ENC_3:bSR:f0_blk_stat_24_1\,
		f1_bus_stat=>\SHIFTREG_ENC_3:bSR:f1_bus_stat_24_1\,
		f1_blk_stat=>\SHIFTREG_ENC_3:bSR:f1_blk_stat_24_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\,
		co=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\,
		sir=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_left0\,
		sor=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_right0\,
		sil=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_right1\,
		sol=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_left1\,
		msbi=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:msb1\,
		msbo=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:msb0\,
		cei=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		cli=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		clo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		zi=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		zo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		fi=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		fo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		capi=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap0_0\),
		capo=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap1_0\),
		cfbi=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cfb0\,
		cfbo=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_3:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1060,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>cydff_2,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_3506,
		f0_bus_stat=>\SHIFTREG_ENC_3:bSR:status_4\,
		f0_blk_stat=>\SHIFTREG_ENC_3:bSR:status_3\,
		f1_bus_stat=>\SHIFTREG_ENC_3:bSR:status_6\,
		f1_blk_stat=>\SHIFTREG_ENC_3:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\,
		co=>open,
		sir=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_left1\,
		sor=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:msb1\,
		cei=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		clo=>open,
		zi=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		zo=>open,
		fi=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		fo=>open,
		capi=>(\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cap1_0\),
		capo=>open,
		cfbi=>\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CLOCK_ENCODERS:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"99ba9a9c-a669-4486-a720-fd3fc7d5436c",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1308,
		dig_domain_out=>open);
\SHIFTREG_ENC_2:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3419,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\SHIFTREG_ENC_2:bSR:clk_fin\);
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		control=>(\SHIFTREG_ENC_2:bSR:control_7\, \SHIFTREG_ENC_2:bSR:control_6\, \SHIFTREG_ENC_2:bSR:control_5\, \SHIFTREG_ENC_2:bSR:control_4\,
			\SHIFTREG_ENC_2:bSR:control_3\, \SHIFTREG_ENC_2:bSR:control_2\, \SHIFTREG_ENC_2:bSR:control_1\, \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\));
\SHIFTREG_ENC_2:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		status=>(\SHIFTREG_ENC_2:bSR:status_6\, \SHIFTREG_ENC_2:bSR:status_5\, \SHIFTREG_ENC_2:bSR:status_4\, \SHIFTREG_ENC_2:bSR:status_3\,
			zero, cydff_2, zero),
		interrupt=>Net_1348);
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3506,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>cydff_2,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_2:bSR:so_24_0\,
		f0_bus_stat=>\SHIFTREG_ENC_2:bSR:f0_bus_stat_24_0\,
		f0_blk_stat=>\SHIFTREG_ENC_2:bSR:f0_blk_stat_24_0\,
		f1_bus_stat=>\SHIFTREG_ENC_2:bSR:f1_bus_stat_24_0\,
		f1_blk_stat=>\SHIFTREG_ENC_2:bSR:f1_blk_stat_24_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_right0\,
		sol=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_left0\,
		msbi=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3506,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>cydff_2,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_2:bSR:so_24_1\,
		f0_bus_stat=>\SHIFTREG_ENC_2:bSR:f0_bus_stat_24_1\,
		f0_blk_stat=>\SHIFTREG_ENC_2:bSR:f0_blk_stat_24_1\,
		f1_bus_stat=>\SHIFTREG_ENC_2:bSR:f1_bus_stat_24_1\,
		f1_blk_stat=>\SHIFTREG_ENC_2:bSR:f1_blk_stat_24_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\,
		co=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\,
		sir=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_left0\,
		sor=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_right0\,
		sil=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_right1\,
		sol=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_left1\,
		msbi=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:msb1\,
		msbo=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:msb0\,
		cei=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		cli=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		clo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		zi=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		zo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		fi=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		fo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		capi=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap0_0\),
		capo=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap1_0\),
		cfbi=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cfb0\,
		cfbo=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3506,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>cydff_2,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_3505,
		f0_bus_stat=>\SHIFTREG_ENC_2:bSR:status_4\,
		f0_blk_stat=>\SHIFTREG_ENC_2:bSR:status_3\,
		f1_bus_stat=>\SHIFTREG_ENC_2:bSR:status_6\,
		f1_blk_stat=>\SHIFTREG_ENC_2:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\,
		co=>open,
		sir=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_left1\,
		sor=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:msb1\,
		cei=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		clo=>open,
		zi=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		zo=>open,
		fi=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		fo=>open,
		capi=>(\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cap1_0\),
		capo=>open,
		cfbi=>\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
USB_VDD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_3200,
		fb=>(tmpFB_0__USB_VDD_net_0),
		analog=>(open),
		io=>(tmpIO_0__USB_VDD_net_0),
		siovref=>(tmpSIOVREF__USB_VDD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__USB_VDD_net_0);
FTDI_ENABLE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_3196,
		fb=>(tmpFB_0__FTDI_ENABLE_net_0),
		analog=>(open),
		io=>(tmpIO_0__FTDI_ENABLE_net_0),
		siovref=>(tmpSIOVREF__FTDI_ENABLE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FTDI_ENABLE_net_0);
Signal_1_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_3376,
		fb=>(tmpFB_0__Signal_1_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__Signal_1_B_net_0),
		siovref=>(tmpSIOVREF__Signal_1_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Signal_1_B_net_0);
\ADC:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_244\);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC:Net_690\, \ADC:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC:Net_20\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>12)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_3513,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b6c86ee5-f19a-4c90-81de-54c953602259/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>\ADC:Net_20\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5118);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b6c86ee5-f19a-4c90-81de-54c953602259/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"454752160.07276",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>Net_5507,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_5118);
BOARD_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0b79b7e-ffd8-4fbd-a0a3-b2c7efee6a22",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>Net_3664,
		fb=>(tmpFB_0__BOARD_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__BOARD_LED_net_0),
		siovref=>(tmpSIOVREF__BOARD_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BOARD_LED_net_0);
Signal_1_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1465fead-f679-4a57-8fc7-887b419aab9e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>cydff_2,
		fb=>(tmpFB_0__Signal_1_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__Signal_1_A_net_0),
		siovref=>(tmpSIOVREF__Signal_1_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Signal_1_A_net_0);
\RS485_CTS:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\RS485_CTS:control_7\, \RS485_CTS:control_6\, \RS485_CTS:control_5\, \RS485_CTS:control_4\,
			\RS485_CTS:control_3\, \RS485_CTS:control_2\, \RS485_CTS:control_1\, Net_3200));
\MOTOR_ON_OFF:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MOTOR_ON_OFF:control_7\, \MOTOR_ON_OFF:control_6\, \MOTOR_ON_OFF:control_5\, \MOTOR_ON_OFF:control_4\,
			\MOTOR_ON_OFF:control_3\, \MOTOR_ON_OFF:control_2\, Net_3037, Net_3034));
\FTDI_ENABLE_REG:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\FTDI_ENABLE_REG:control_7\, \FTDI_ENABLE_REG:control_6\, \FTDI_ENABLE_REG:control_5\, \FTDI_ENABLE_REG:control_4\,
			\FTDI_ENABLE_REG:control_3\, \FTDI_ENABLE_REG:control_2\, \FTDI_ENABLE_REG:control_1\, Net_3196));
EMG_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2b73a47-2288-411e-8c5b-d740ba0840ec",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_1_net_0),
		analog=>Net_3546,
		io=>(tmpIO_0__EMG_1_net_0),
		siovref=>(tmpSIOVREF__EMG_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_1_net_0);
CURRENT_SENSE_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7bc8296e-0925-4c45-bc42-d5d2c24c1efd",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CURRENT_SENSE_1_net_0),
		analog=>Net_3545,
		io=>(tmpIO_0__CURRENT_SENSE_1_net_0),
		siovref=>(tmpSIOVREF__CURRENT_SENSE_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CURRENT_SENSE_1_net_0);
\RESET_FF:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\RESET_FF:control_7\, \RESET_FF:control_6\, \RESET_FF:control_5\, \RESET_FF:control_4\,
			\RESET_FF:control_3\, \RESET_FF:control_2\, \RESET_FF:control_1\, Net_3334));
\FF_STATUS:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_3328,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, cy_srff_1));
\MY_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\);
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\MY_TIMER:TimerUDB:Clk_Ctl_i\);
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\MY_TIMER:TimerUDB:Clk_Ctl_i\,
		control=>(\MY_TIMER:TimerUDB:control_7\, \MY_TIMER:TimerUDB:control_6\, \MY_TIMER:TimerUDB:control_5\, \MY_TIMER:TimerUDB:control_4\,
			\MY_TIMER:TimerUDB:control_3\, \MY_TIMER:TimerUDB:control_2\, \MY_TIMER:TimerUDB:control_1\, \MY_TIMER:TimerUDB:control_0\));
\MY_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \MY_TIMER:TimerUDB:status_3\,
			\MY_TIMER:TimerUDB:status_2\, zero, \MY_TIMER:TimerUDB:status_tc\),
		interrupt=>\MY_TIMER:Net_55\);
\MY_TIMER:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \MY_TIMER:TimerUDB:control_7\, \MY_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\MY_TIMER:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\MY_TIMER:TimerUDB:nc6\,
		f0_blk_stat=>\MY_TIMER:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\MY_TIMER:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\MY_TIMER:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\MY_TIMER:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\MY_TIMER:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cap0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\MY_TIMER:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MY_TIMER:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \MY_TIMER:TimerUDB:control_7\, \MY_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\MY_TIMER:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\MY_TIMER:TimerUDB:nc5\,
		f0_blk_stat=>\MY_TIMER:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\MY_TIMER:TimerUDB:sT24:timerdp:carry0\,
		co=>\MY_TIMER:TimerUDB:sT24:timerdp:carry1\,
		sir=>\MY_TIMER:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\MY_TIMER:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\MY_TIMER:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\MY_TIMER:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\MY_TIMER:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\MY_TIMER:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\MY_TIMER:TimerUDB:sT24:timerdp:cap0_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\MY_TIMER:TimerUDB:sT24:timerdp:cap1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\MY_TIMER:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\MY_TIMER:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MY_TIMER:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \MY_TIMER:TimerUDB:control_7\, \MY_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\MY_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\MY_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\MY_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\MY_TIMER:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\MY_TIMER:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\MY_TIMER:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\MY_TIMER:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\MY_TIMER:TimerUDB:sT24:timerdp:cap1_1\, \MY_TIMER:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\MY_TIMER:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"920ac626-75fc-42be-bddc-386ba9cec7f2",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Sync_1:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_3328,
		sc_in=>Net_3264,
		sc_out=>Net_3240);
VOLTAGE_SENSE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_1A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VOLTAGE_SENSE_net_0),
		analog=>Net_3562,
		io=>(tmpIO_0__VOLTAGE_SENSE_net_0),
		siovref=>(tmpSIOVREF__VOLTAGE_SENSE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VOLTAGE_SENSE_net_0);
\SHIFTREG_ENC_1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3419,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\SHIFTREG_ENC_1:bSR:clk_fin\);
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		control=>(\SHIFTREG_ENC_1:bSR:control_7\, \SHIFTREG_ENC_1:bSR:control_6\, \SHIFTREG_ENC_1:bSR:control_5\, \SHIFTREG_ENC_1:bSR:control_4\,
			\SHIFTREG_ENC_1:bSR:control_3\, \SHIFTREG_ENC_1:bSR:control_2\, \SHIFTREG_ENC_1:bSR:control_1\, \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\));
\SHIFTREG_ENC_1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		status=>(\SHIFTREG_ENC_1:bSR:status_6\, \SHIFTREG_ENC_1:bSR:status_5\, \SHIFTREG_ENC_1:bSR:status_4\, \SHIFTREG_ENC_1:bSR:status_3\,
			zero, cydff_2, zero),
		interrupt=>Net_3429);
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3505,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>cydff_2,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_1:bSR:so_24_0\,
		f0_bus_stat=>\SHIFTREG_ENC_1:bSR:f0_bus_stat_24_0\,
		f0_blk_stat=>\SHIFTREG_ENC_1:bSR:f0_blk_stat_24_0\,
		f1_bus_stat=>\SHIFTREG_ENC_1:bSR:f1_bus_stat_24_0\,
		f1_blk_stat=>\SHIFTREG_ENC_1:bSR:f1_blk_stat_24_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_right0\,
		sol=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_left0\,
		msbi=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3505,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>cydff_2,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_1:bSR:so_24_1\,
		f0_bus_stat=>\SHIFTREG_ENC_1:bSR:f0_bus_stat_24_1\,
		f0_blk_stat=>\SHIFTREG_ENC_1:bSR:f0_blk_stat_24_1\,
		f1_bus_stat=>\SHIFTREG_ENC_1:bSR:f1_bus_stat_24_1\,
		f1_blk_stat=>\SHIFTREG_ENC_1:bSR:f1_blk_stat_24_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\,
		co=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\,
		sir=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_left0\,
		sor=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_right0\,
		sil=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_right1\,
		sol=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_left1\,
		msbi=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:msb1\,
		msbo=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:msb0\,
		cei=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		cli=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt0_0\),
		clo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		zi=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero0_0\),
		zo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		fi=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff0_0\),
		fo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		capi=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap0_0\),
		capo=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap1_0\),
		cfbi=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cfb0\,
		cfbo=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3505,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>cydff_2,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_1:bSR:so_24_2\,
		f0_bus_stat=>\SHIFTREG_ENC_1:bSR:status_4\,
		f0_blk_stat=>\SHIFTREG_ENC_1:bSR:status_3\,
		f1_bus_stat=>\SHIFTREG_ENC_1:bSR:status_6\,
		f1_blk_stat=>\SHIFTREG_ENC_1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\,
		co=>open,
		sir=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_left1\,
		sor=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:msb1\,
		cei=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_lt1_0\),
		clo=>open,
		zi=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_zero1_0\),
		zo=>open,
		fi=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cmp_ff1_0\),
		fo=>open,
		capi=>(\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cap1_0\),
		capo=>open,
		cfbi=>\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RESET_COUNTERS:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\RESET_COUNTERS:control_7\, \RESET_COUNTERS:control_6\, \RESET_COUNTERS:control_5\, \RESET_COUNTERS:control_4\,
			\RESET_COUNTERS:control_3\, \RESET_COUNTERS:control_2\, \RESET_COUNTERS:control_1\, Net_3492));
\ADC_STATUS:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>Net_5442,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_4716));
ADC_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1d5acd23-2612-4d9a-9389-a1b93ac6a3db",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5442,
		dig_domain_out=>open);
DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_5118,
		trq=>zero,
		nrq=>Net_4716);
\ADC_SOC:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ADC_SOC:control_7\, \ADC_SOC:control_6\, \ADC_SOC:control_5\, \ADC_SOC:control_4\,
			\ADC_SOC:control_3\, \ADC_SOC:control_2\, \ADC_SOC:control_1\, Net_4627));
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
AMuxHw:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>4,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_3547, Net_3546, Net_3545, Net_3562),
		hw_ctrl_en=>(AMuxHw_Decoder_one_hot_3, AMuxHw_Decoder_one_hot_2, AMuxHw_Decoder_one_hot_1, AMuxHw_Decoder_one_hot_0),
		vout=>Net_3513);
\Sync_ADC:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_5442,
		sc_in=>Net_5118,
		sc_out=>Net_5503);
WATCHDOG_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d2957b83-fe90-4cb8-9cda-579b204409f7",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>4096,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6285,
		dig_domain_out=>open);
ISR_WATCHDOG:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3570);
\WATCHDOG_COUNTER:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_6285,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>Net_6183,
		tc=>\WATCHDOG_COUNTER:Net_48\,
		compare=>\WATCHDOG_COUNTER:Net_54\,
		interrupt=>Net_3570);
\WATCHDOG_ENABLER:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\WATCHDOG_ENABLER:control_7\, \WATCHDOG_ENABLER:control_6\, \WATCHDOG_ENABLER:control_5\, \WATCHDOG_ENABLER:control_4\,
			\WATCHDOG_ENABLER:control_3\, \WATCHDOG_ENABLER:control_2\, \WATCHDOG_ENABLER:control_1\, Net_6322));
\WATCHDOG_REFRESH:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000001",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>Net_6285,
		control=>(\WATCHDOG_REFRESH:control_7\, \WATCHDOG_REFRESH:control_6\, \WATCHDOG_REFRESH:control_5\, \WATCHDOG_REFRESH:control_4\,
			\WATCHDOG_REFRESH:control_3\, \WATCHDOG_REFRESH:control_2\, \WATCHDOG_REFRESH:control_1\, Net_3588));
\LED_BLINK:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4015,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\);
\LED_BLINK:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		control=>(\LED_BLINK:PWMUDB:control_7\, \LED_BLINK:PWMUDB:control_6\, \LED_BLINK:PWMUDB:control_5\, \LED_BLINK:PWMUDB:control_4\,
			\LED_BLINK:PWMUDB:control_3\, \LED_BLINK:PWMUDB:control_2\, \LED_BLINK:PWMUDB:control_1\, \LED_BLINK:PWMUDB:control_0\));
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\LED_BLINK:PWMUDB:tc_i\, \LED_BLINK:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LED_BLINK:PWMUDB:cmp1_eq\,
		cl0=>\LED_BLINK:PWMUDB:cmp1_less\,
		z0=>\LED_BLINK:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\LED_BLINK:PWMUDB:cmp2_eq\,
		cl1=>\LED_BLINK:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\LED_BLINK:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\LED_BLINK:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LED_BLINK:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\LED_CTRL:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LED_CTRL:control_7\, \LED_CTRL:control_6\, \LED_CTRL:control_5\, \LED_CTRL:control_4\,
			\LED_CTRL:control_3\, \LED_CTRL:control_2\, \LED_CTRL:control_1\, Net_3961));
\LED_BLINK_EN:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LED_BLINK_EN:control_7\, \LED_BLINK_EN:control_6\, \LED_BLINK_EN:control_5\, \LED_BLINK_EN:control_4\,
			\LED_BLINK_EN:control_3\, \LED_BLINK_EN:control_2\, \LED_BLINK_EN:control_1\, Net_3925));
CLOCK_PWM_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"377242cc-7fd6-40c9-ba0a-2dbe363a43ad",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"2000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4015,
		dig_domain_out=>open);
\CYCLES_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5159,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\CYCLES_TIMER:TimerUDB:ClockOutFromEnBlock\);
\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5159,
		enable=>tmpOE__MOTOR_1A_net_0,
		clock_out=>\CYCLES_TIMER:TimerUDB:Clk_Ctl_i\);
\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\CYCLES_TIMER:TimerUDB:Clk_Ctl_i\,
		control=>(\CYCLES_TIMER:TimerUDB:control_7\, \CYCLES_TIMER:TimerUDB:control_6\, \CYCLES_TIMER:TimerUDB:control_5\, \CYCLES_TIMER:TimerUDB:control_4\,
			\CYCLES_TIMER:TimerUDB:control_3\, \CYCLES_TIMER:TimerUDB:control_2\, \CYCLES_TIMER:TimerUDB:control_1\, \CYCLES_TIMER:TimerUDB:control_0\));
\CYCLES_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\CYCLES_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \CYCLES_TIMER:TimerUDB:status_3\,
			\CYCLES_TIMER:TimerUDB:status_2\, zero, \CYCLES_TIMER:TimerUDB:status_tc\),
		interrupt=>\CYCLES_TIMER:Net_55\);
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\CYCLES_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \CYCLES_TIMER:TimerUDB:control_7\, \CYCLES_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\CYCLES_TIMER:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\CYCLES_TIMER:TimerUDB:nc3\,
		f0_blk_stat=>\CYCLES_TIMER:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_eq_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_lt_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_zero_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_ff_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cap_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\CYCLES_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \CYCLES_TIMER:TimerUDB:control_7\, \CYCLES_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\CYCLES_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\CYCLES_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\CYCLES_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:msb\,
		cei=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_eq_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_lt_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_zero_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_ff_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\CYCLES_TIMER:TimerUDB:sT16:timerdp:cap_1\, \CYCLES_TIMER:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\CYCLES_TIMER:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
counter_cyc_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ec08f09b-11cf-4662-a6d5-18854155fb8e",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"100000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5159,
		dig_domain_out=>open);
ISR_CYCLES:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_4036);
Net_6020:cy_dff
	PORT MAP(d=>Net_6020D,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>Net_6020);
\PWM_MOTORS:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:min_kill_reg\);
\PWM_MOTORS:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:prevCapture\);
\PWM_MOTORS:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:trig_last\);
\PWM_MOTORS:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:runmode_enable\);
\PWM_MOTORS:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:sc_kill_tmp\);
\PWM_MOTORS:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:ltch_kill_reg\);
\PWM_MOTORS:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:dith_count_1\);
\PWM_MOTORS:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:dith_count_0\);
\PWM_MOTORS:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:pwm_i_reg\);
\PWM_MOTORS:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:pwm1_i\,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2993);
\PWM_MOTORS:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:pwm2_i\,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3012);
\PWM_MOTORS:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:tc_i_reg\);
\UART_RS485:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:reset_reg\);
\UART_RS485:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:txn\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:txn\);
\UART_RS485:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_state_1\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_state_1\);
\UART_RS485:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_state_0\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_state_0\);
\UART_RS485:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_state_2\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_state_2\);
\UART_RS485:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_bitclk\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_bitclk\);
\UART_RS485:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_ctrl_mark_last\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_ctrl_mark_last\);
\UART_RS485:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_mark\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_mark\);
\UART_RS485:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_parity_bit\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_parity_bit\);
\UART_RS485:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_1\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_1\);
\UART_RS485:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_0\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_0\);
\UART_RS485:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_load_fifo\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_load_fifo\);
\UART_RS485:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_3\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_3\);
\UART_RS485:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_2\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_2\);
\UART_RS485:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_bitclk_pre\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_bitclk_enable\);
\UART_RS485:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_stop1_reg\);
\UART_RS485:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_markspace_status\);
\UART_RS485:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_break_status\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_status_1\);
\UART_RS485:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_status_2\);
\UART_RS485:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_status_3\);
\UART_RS485:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_addr_match_status\);
\UART_RS485:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_markspace_pre\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_markspace_pre\);
\UART_RS485:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_parity_error_pre\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_parity_error_pre\);
\UART_RS485:BUART:rx_break_detect\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_break_detect\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_break_detect\);
\UART_RS485:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_address_detected\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_address_detected\);
\UART_RS485:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_last\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_last\);
\UART_RS485:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_parity_bit\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_parity_bit\);
cydff_2:cy_dff
	PORT MAP(d=>Net_3510,
		clk=>Net_3416,
		q=>cydff_2);
\COUNTER_ENC:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:prevCapture\);
\COUNTER_ENC:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\COUNTER_ENC:CounterUDB:per_equal\,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:overflow_reg_i\);
\COUNTER_ENC:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:underflow_reg_i\);
\COUNTER_ENC:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\COUNTER_ENC:CounterUDB:per_equal\,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_3511);
\COUNTER_ENC:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\COUNTER_ENC:CounterUDB:cmp_out_i\,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:prevCompare\);
\COUNTER_ENC:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\COUNTER_ENC:CounterUDB:cmp_out_i\,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_1287);
\COUNTER_ENC:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_3376,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:count_stored_i\);
\SHIFTREG_ENC_3:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		q=>\SHIFTREG_ENC_3:bSR:load_reg\);
cydff_1:cy_dff
	PORT MAP(d=>Net_3419,
		clk=>Net_1308,
		q=>Net_3376);
\SHIFTREG_ENC_2:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		q=>\SHIFTREG_ENC_2:bSR:load_reg\);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>Net_3328,
		q=>cy_srff_1);
\MY_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\MY_TIMER:TimerUDB:capture_last\);
\MY_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\MY_TIMER:TimerUDB:status_tc\,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\MY_TIMER:TimerUDB:tc_reg_i\);
\MY_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\MY_TIMER:TimerUDB:control_7\,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\MY_TIMER:TimerUDB:hwEnable_reg\);
\MY_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\MY_TIMER:TimerUDB:capture_out_reg_i\);
\SHIFTREG_ENC_1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		q=>\SHIFTREG_ENC_1:bSR:load_reg\);
Net_5190_1:cy_dff
	PORT MAP(d=>Net_5190_1D,
		clk=>Net_5503,
		q=>Net_5190_1);
Net_5190_0:cy_dff
	PORT MAP(d=>Net_5190_0D,
		clk=>Net_5503,
		q=>Net_5190_0);
AMuxHw_Decoder_old_id_1:cy_dff
	PORT MAP(d=>Net_5190_1,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_old_id_1);
AMuxHw_Decoder_old_id_0:cy_dff
	PORT MAP(d=>Net_5190_0,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_old_id_0);
AMuxHw_Decoder_one_hot_0:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_0D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_0);
AMuxHw_Decoder_one_hot_1:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_1D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_1);
AMuxHw_Decoder_one_hot_2:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_2D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_2);
AMuxHw_Decoder_one_hot_3:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_3D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_3);
cy_srff_2:cy_dff
	PORT MAP(d=>cy_srff_2D,
		clk=>Net_5442,
		q=>Net_5507);
cy_srff_3:cy_dff
	PORT MAP(d=>cy_srff_3D,
		clk=>Net_5442,
		q=>cy_srff_3);
\LED_BLINK:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:min_kill_reg\);
\LED_BLINK:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:prevCapture\);
\LED_BLINK:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:trig_last\);
\LED_BLINK:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\LED_BLINK:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:runmode_enable\);
\LED_BLINK:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\LED_BLINK:PWMUDB:sc_kill_tmp\\D\,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:sc_kill_tmp\);
\LED_BLINK:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:ltch_kill_reg\);
\LED_BLINK:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\LED_BLINK:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:dith_count_1\);
\LED_BLINK:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\LED_BLINK:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:dith_count_0\);
\LED_BLINK:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\LED_BLINK:PWMUDB:pwm_i\,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3960);
\LED_BLINK:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:pwm1_i_reg\);
\LED_BLINK:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:pwm2_i_reg\);
\LED_BLINK:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\LED_BLINK:PWMUDB:tc_i_reg\\D\,
		clk=>\LED_BLINK:PWMUDB:ClockOutFromEnBlock\,
		q=>\LED_BLINK:PWMUDB:tc_i_reg\);
\CYCLES_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\CYCLES_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\CYCLES_TIMER:TimerUDB:capture_last\);
\CYCLES_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\CYCLES_TIMER:TimerUDB:status_tc\,
		clk=>\CYCLES_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_4036);
\CYCLES_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\CYCLES_TIMER:TimerUDB:control_7\,
		clk=>\CYCLES_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\CYCLES_TIMER:TimerUDB:hwEnable_reg\);
\CYCLES_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\CYCLES_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\CYCLES_TIMER:TimerUDB:capture_out_reg_i\);

END R_T_L;
