Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:16:58 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.702        0.000                      0                 5884        0.044        0.000                      0                 5884        2.927        0.000                       0                  2751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.702        0.000                      0                 5884        0.044        0.000                      0                 5884        2.927        0.000                       0                  2751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.011ns (23.633%)  route 3.267ns (76.367%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.395     1.521    fsm/A0_0_write_en
    SLICE_X26Y136        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.621 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.370     2.991    A0_0/out_reg[31]_i_21_0
    SLICE_X34Y169        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     3.089 r  A0_0/out[24]_i_26/O
                         net (fo=1, routed)           0.027     3.116    A0_0/out[24]_i_26_n_0
    SLICE_X34Y169        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.199 r  A0_0/out_reg[24]_i_12/O
                         net (fo=1, routed)           0.000     3.199    A0_0/out_reg[24]_i_12_n_0
    SLICE_X34Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.229 r  A0_0/out_reg[24]_i_5/O
                         net (fo=1, routed)           0.312     3.541    A0_0/out_reg[24]_i_5_n_0
    SLICE_X31Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     3.723 r  A0_0/out[24]_i_1/O
                         net (fo=3, routed)           0.591     4.314    A_read0_0/A0_0_read_data[24]
    SLICE_X30Y146        FDRE                                         r  A_read0_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X30Y146        FDRE                                         r  A_read0_0/out_reg[24]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y146        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.153ns (27.129%)  route 3.097ns (72.871%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.356     1.482    fsm/A0_0_write_en
    SLICE_X25Y135        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.659 r  fsm/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         1.219     2.878    A0_0/out_reg[31]_i_21_1
    SLICE_X17Y170        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.052 r  A0_0/out[26]_i_18/O
                         net (fo=1, routed)           0.010     3.062    A0_0/out[26]_i_18_n_0
    SLICE_X17Y170        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     3.137 r  A0_0/out_reg[26]_i_8/O
                         net (fo=1, routed)           0.000     3.137    A0_0/out_reg[26]_i_8_n_0
    SLICE_X17Y170        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.164 r  A0_0/out_reg[26]_i_3/O
                         net (fo=1, routed)           0.379     3.543    A0_0/out_reg[26]_i_3_n_0
    SLICE_X20Y170        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.725 r  A0_0/out[26]_i_1/O
                         net (fo=3, routed)           0.561     4.286    A_sh_read0_0/A0_0_read_data[26]
    SLICE_X25Y147        FDRE                                         r  A_sh_read0_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X25Y147        FDRE                                         r  A_sh_read0_0/out_reg[26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y147        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.011ns (23.794%)  route 3.238ns (76.206%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.395     1.521    fsm/A0_0_write_en
    SLICE_X26Y136        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.621 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.370     2.991    A0_0/out_reg[31]_i_21_0
    SLICE_X34Y169        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     3.089 r  A0_0/out[24]_i_26/O
                         net (fo=1, routed)           0.027     3.116    A0_0/out[24]_i_26_n_0
    SLICE_X34Y169        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.199 r  A0_0/out_reg[24]_i_12/O
                         net (fo=1, routed)           0.000     3.199    A0_0/out_reg[24]_i_12_n_0
    SLICE_X34Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.229 r  A0_0/out_reg[24]_i_5/O
                         net (fo=1, routed)           0.312     3.541    A0_0/out_reg[24]_i_5_n_0
    SLICE_X31Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     3.723 r  A0_0/out[24]_i_1/O
                         net (fo=3, routed)           0.562     4.285    A_read1_0/A0_0_read_data[24]
    SLICE_X25Y153        FDRE                                         r  A_read1_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_read1_0/clk
    SLICE_X25Y153        FDRE                                         r  A_read1_0/out_reg[24]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y153        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read1_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.049ns (24.741%)  route 3.191ns (75.259%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.395     1.521    fsm/A0_0_write_en
    SLICE_X26Y136        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.621 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.150     2.771    A0_0/out_reg[31]_i_21_0
    SLICE_X18Y169        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.920 r  A0_0/out[27]_i_21/O
                         net (fo=1, routed)           0.011     2.931    A0_0/out[27]_i_21_n_0
    SLICE_X18Y169        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.007 r  A0_0/out_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     3.007    A0_0/out_reg[27]_i_9_n_0
    SLICE_X18Y169        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.034 r  A0_0/out_reg[27]_i_3/O
                         net (fo=1, routed)           0.330     3.364    A0_0/out_reg[27]_i_3_n_0
    SLICE_X20Y170        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.543 r  A0_0/out[27]_i_1/O
                         net (fo=3, routed)           0.733     4.276    A_read0_0/A0_0_read_data[27]
    SLICE_X26Y144        FDRE                                         r  A_read0_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X26Y144        FDRE                                         r  A_read0_0/out_reg[27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y144        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.153ns (27.524%)  route 3.036ns (72.476%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.356     1.482    fsm/A0_0_write_en
    SLICE_X25Y135        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.659 r  fsm/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         1.219     2.878    A0_0/out_reg[31]_i_21_1
    SLICE_X17Y170        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.052 r  A0_0/out[26]_i_18/O
                         net (fo=1, routed)           0.010     3.062    A0_0/out[26]_i_18_n_0
    SLICE_X17Y170        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     3.137 r  A0_0/out_reg[26]_i_8/O
                         net (fo=1, routed)           0.000     3.137    A0_0/out_reg[26]_i_8_n_0
    SLICE_X17Y170        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.164 r  A0_0/out_reg[26]_i_3/O
                         net (fo=1, routed)           0.379     3.543    A0_0/out_reg[26]_i_3_n_0
    SLICE_X20Y170        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.725 r  A0_0/out[26]_i_1/O
                         net (fo=3, routed)           0.500     4.225    A_read0_0/A0_0_read_data[26]
    SLICE_X25Y147        FDRE                                         r  A_read0_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X25Y147        FDRE                                         r  A_read0_0/out_reg[26]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y147        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.015ns (24.440%)  route 3.138ns (75.560%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.395     1.521    fsm/A0_0_write_en
    SLICE_X26Y136        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.621 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.133     2.754    A0_0/out_reg[31]_i_21_0
    SLICE_X23Y177        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     2.869 r  A0_0/out[17]_i_17/O
                         net (fo=1, routed)           0.011     2.880    A0_0/out[17]_i_17_n_0
    SLICE_X23Y177        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     2.956 r  A0_0/out_reg[17]_i_7/O
                         net (fo=1, routed)           0.000     2.956    A0_0/mem[17]
    SLICE_X23Y177        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.983 r  A0_0/out_reg[17]_i_2/O
                         net (fo=1, routed)           0.370     3.353    A0_0/out_reg[17]_i_2_n_0
    SLICE_X23Y169        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.532 r  A0_0/out[17]_i_1/O
                         net (fo=3, routed)           0.657     4.189    A_read0_0/A0_0_read_data[17]
    SLICE_X27Y144        FDRE                                         r  A_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X27Y144        FDRE                                         r  A_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y144        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.875ns (21.069%)  route 3.278ns (78.931%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.395     1.521    fsm/A0_0_write_en
    SLICE_X26Y136        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.621 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.250     2.871    A0_0/out_reg[31]_i_21_0
    SLICE_X33Y174        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     2.984 r  A0_0/out[25]_i_15/O
                         net (fo=1, routed)           0.011     2.995    A0_0/out[25]_i_15_n_0
    SLICE_X33Y174        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.071 r  A0_0/out_reg[25]_i_6/O
                         net (fo=1, routed)           0.000     3.071    A0_0/out_reg[25]_i_6_n_0
    SLICE_X33Y174        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.098 r  A0_0/out_reg[25]_i_2/O
                         net (fo=1, routed)           0.445     3.543    A0_0/out_reg[25]_i_2_n_0
    SLICE_X31Y167        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     3.584 r  A0_0/out[25]_i_1/O
                         net (fo=3, routed)           0.605     4.189    A_read1_0/A0_0_read_data[25]
    SLICE_X22Y153        FDRE                                         r  A_read1_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_read1_0/clk
    SLICE_X22Y153        FDRE                                         r  A_read1_0/out_reg[25]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y153        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read1_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.909ns (21.893%)  route 3.243ns (78.107%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.395     1.521    fsm/A0_0_write_en
    SLICE_X26Y136        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.621 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.244     2.865    A0_0/out_reg[31]_i_21_0
    SLICE_X18Y174        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.014 r  A0_0/out[29]_i_24/O
                         net (fo=1, routed)           0.010     3.024    A0_0/out[29]_i_24_n_0
    SLICE_X18Y174        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.099 r  A0_0/out_reg[29]_i_11/O
                         net (fo=1, routed)           0.000     3.099    A0_0/out_reg[29]_i_11_n_0
    SLICE_X18Y174        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.126 r  A0_0/out_reg[29]_i_4/O
                         net (fo=1, routed)           0.376     3.502    A0_0/out_reg[29]_i_4_n_0
    SLICE_X22Y169        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     3.542 r  A0_0/out[29]_i_1/O
                         net (fo=3, routed)           0.646     4.188    A_read0_0/A0_0_read_data[29]
    SLICE_X28Y149        FDRE                                         r  A_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y149        FDRE                                         r  A_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y149        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.929ns (22.396%)  route 3.219ns (77.604%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.395     1.521    fsm/A0_0_write_en
    SLICE_X26Y136        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.621 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.206     2.827    A0_0/out_reg[31]_i_21_0
    SLICE_X34Y164        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     2.925 r  A0_0/out[16]_i_14/O
                         net (fo=1, routed)           0.027     2.952    A0_0/out[16]_i_14_n_0
    SLICE_X34Y164        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.035 r  A0_0/out_reg[16]_i_6/O
                         net (fo=1, routed)           0.000     3.035    A0_0/out_reg[16]_i_6_n_0
    SLICE_X34Y164        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.065 r  A0_0/out_reg[16]_i_2/O
                         net (fo=1, routed)           0.471     3.536    A0_0/out_reg[16]_i_2_n_0
    SLICE_X26Y164        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     3.636 r  A0_0/out[16]_i_1/O
                         net (fo=3, routed)           0.548     4.184    A_read0_0/A0_0_read_data[16]
    SLICE_X28Y151        FDRE                                         r  A_read0_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y151        FDRE                                         r  A_read0_0/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y151        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.049ns (25.295%)  route 3.098ns (74.705%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.036     0.036    fsm8/clk
    SLICE_X26Y132        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.302     0.434    fsm1/out_reg[0]_3[0]
    SLICE_X28Y134        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.611 r  fsm1/out[1]_i_3__1/O
                         net (fo=3, routed)           0.165     0.776    fsm0/done_reg
    SLICE_X30Y134        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     0.874 r  fsm0/done_i_3/O
                         net (fo=1, routed)           0.105     0.979    fsm/done_reg_64
    SLICE_X30Y133        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     1.126 r  fsm/done_i_1/O
                         net (fo=73, routed)          0.395     1.521    fsm/A0_0_write_en
    SLICE_X26Y136        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.621 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.150     2.771    A0_0/out_reg[31]_i_21_0
    SLICE_X18Y169        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.920 r  A0_0/out[27]_i_21/O
                         net (fo=1, routed)           0.011     2.931    A0_0/out[27]_i_21_n_0
    SLICE_X18Y169        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.007 r  A0_0/out_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     3.007    A0_0/out_reg[27]_i_9_n_0
    SLICE_X18Y169        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.034 r  A0_0/out_reg[27]_i_3/O
                         net (fo=1, routed)           0.330     3.364    A0_0/out_reg[27]_i_3_n_0
    SLICE_X20Y170        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.543 r  A0_0/out[27]_i_1/O
                         net (fo=3, routed)           0.640     4.183    A_sh_read0_0/A0_0_read_data[27]
    SLICE_X25Y147        FDRE                                         r  A_sh_read0_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2782, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X25Y147        FDRE                                         r  A_sh_read0_0/out_reg[27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y147        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                  2.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X25Y145        FDRE                                         r  bin_read0_0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[21]/Q
                         net (fo=1, routed)           0.058     0.109    t_0/out_reg[21]_1
    SLICE_X25Y143        FDRE                                         r  t_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.018     0.018    t_0/clk
    SLICE_X25Y143        FDRE                                         r  t_0/out_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y143        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X18Y141        FDRE                                         r  mult_pipe1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe1/out_reg[1]/Q
                         net (fo=1, routed)           0.059     0.110    bin_read1_0/out[1]
    SLICE_X18Y141        FDRE                                         r  bin_read1_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X18Y141        FDRE                                         r  bin_read1_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y141        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X18Y141        FDRE                                         r  mult_pipe1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe1/out_reg[14]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read1_0/out[14]
    SLICE_X18Y140        FDRE                                         r  bin_read1_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X18Y140        FDRE                                         r  bin_read1_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y140        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X25Y143        FDRE                                         r  bin_read0_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y143        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[30]/Q
                         net (fo=1, routed)           0.061     0.112    t_0/out_reg[30]_1
    SLICE_X24Y143        FDRE                                         r  t_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    t_0/clk
    SLICE_X24Y143        FDRE                                         r  t_0/out_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y143        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    t_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X27Y140        FDRE                                         r  bin_read0_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[0]/Q
                         net (fo=1, routed)           0.060     0.112    t_0/out_reg[0]_1
    SLICE_X25Y140        FDRE                                         r  t_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.018     0.018    t_0/clk
    SLICE_X25Y140        FDRE                                         r  t_0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y140        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X27Y140        FDRE                                         r  bin_read0_0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read0_0/out_reg[1]/Q
                         net (fo=1, routed)           0.060     0.113    t_0/out_reg[1]_1
    SLICE_X25Y140        FDRE                                         r  t_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.018     0.018    t_0/clk
    SLICE_X25Y140        FDRE                                         r  t_0/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y140        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    t_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.012     0.012    cond_stored0/clk
    SLICE_X27Y133        FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored0/out_reg[0]/Q
                         net (fo=10, routed)          0.030     0.081    i00/cond_stored0_out
    SLICE_X27Y133        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  i00/out[0]_i_1__27/O
                         net (fo=1, routed)           0.017     0.112    cond_stored0/out_reg[0]_0
    SLICE_X27Y133        FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.018     0.018    cond_stored0/clk
    SLICE_X27Y133        FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y133        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X19Y141        FDRE                                         r  mult_pipe1/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y141        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[7]/Q
                         net (fo=1, routed)           0.063     0.114    bin_read1_0/out[7]
    SLICE_X19Y141        FDRE                                         r  bin_read1_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X19Y141        FDRE                                         r  bin_read1_0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y141        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X25Y143        FDRE                                         r  bin_read0_0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y143        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[19]/Q
                         net (fo=1, routed)           0.062     0.114    t_0/out_reg[19]_1
    SLICE_X24Y143        FDRE                                         r  t_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    t_0/clk
    SLICE_X24Y143        FDRE                                         r  t_0/out_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y143        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    t_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X25Y143        FDRE                                         r  bin_read0_0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[15]/Q
                         net (fo=1, routed)           0.063     0.115    t_0/out_reg[15]_1
    SLICE_X24Y143        FDRE                                         r  t_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2782, unset)         0.019     0.019    t_0/clk
    SLICE_X24Y143        FDRE                                         r  t_0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y143        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    t_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y140  y0/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y140  y0/mem_reg_0_7_13_13/SP/CLK



