-- Project:   Dual-PSoC-DCO
-- Generated: 06/02/2016 14:13:39
-- PSoC Creator  3.3 CP2

ENTITY \Dual-PSoC-DCO\ IS
    PORT(
        OSC1_Square_Out(0)_PAD : OUT std_ulogic;
        OSC1_Soft_Sync(0)_PAD : IN std_ulogic;
        OSC1_Pulse_Out(0)_PAD : OUT std_ulogic;
        MIDI_IN1(0)_PAD : IN std_ulogic;
        MIDI_OUT1(0)_PAD : OUT std_ulogic;
        Pin_1(0)_PAD : OUT std_ulogic;
        OSC1_Saw_Reset(0)_PAD : OUT std_ulogic;
        OSC1_Hard_Sync(0)_PAD : IN std_ulogic;
        OSC1_Saw_Preset(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \Dual-PSoC-DCO\;

ARCHITECTURE __DEFAULT__ OF \Dual-PSoC-DCO\ IS
    SIGNAL CV_IN(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL FM_Input(0)__PA : bit;
    SIGNAL FM_Sign : bit;
    SIGNAL MIDI_IN1(0)__PA : bit;
    SIGNAL MIDI_OUT1(0)__PA : bit;
    SIGNAL Net_1270 : bit;
    SIGNAL Net_1306 : bit;
    ATTRIBUTE POWER OF Net_1306 : SIGNAL IS true;
    SIGNAL Net_138 : bit;
    ATTRIBUTE placement_force OF Net_138 : SIGNAL IS "U(3,2,A)0";
    SIGNAL Net_1538 : bit;
    SIGNAL Net_1636 : bit;
    SIGNAL Net_1637 : bit;
    SIGNAL Net_1638 : bit;
    SIGNAL Net_1643 : bit;
    ATTRIBUTE placement_force OF Net_1643 : SIGNAL IS "U(2,0,A)0";
    SIGNAL Net_1644 : bit;
    SIGNAL Net_2728 : bit;
    ATTRIBUTE placement_force OF Net_2728 : SIGNAL IS "U(3,3,A)0";
    SIGNAL Net_2732 : bit;
    ATTRIBUTE global_signal OF Net_2732 : SIGNAL IS true;
    SIGNAL Net_2732_local : bit;
    SIGNAL Net_2742 : bit;
    ATTRIBUTE placement_force OF Net_2742 : SIGNAL IS "U(3,2,A)3";
    SIGNAL Net_2792 : bit;
    SIGNAL Net_2795 : bit;
    ATTRIBUTE placement_force OF Net_2795 : SIGNAL IS "U(2,2,B)3";
    SIGNAL Net_2805 : bit;
    ATTRIBUTE placement_force OF Net_2805 : SIGNAL IS "U(3,2,B)2";
    SIGNAL Net_2810 : bit;
    ATTRIBUTE placement_force OF Net_2810 : SIGNAL IS "U(3,2,B)3";
    SIGNAL Net_2822 : bit;
    ATTRIBUTE placement_force OF Net_2822 : SIGNAL IS "U(3,2,A)2";
    SIGNAL Net_2834 : bit;
    ATTRIBUTE placement_force OF Net_2834 : SIGNAL IS "U(3,1,A)1";
    SIGNAL Net_2857 : bit;
    SIGNAL Net_2860 : bit;
    SIGNAL Net_460 : bit;
    SIGNAL OSC1_Hard_Sync(0)__PA : bit;
    SIGNAL OSC1_PW_In(0)__PA : bit;
    SIGNAL OSC1_Pulse_Out(0)__PA : bit;
    SIGNAL OSC1_Saw_Out(0)__PA : bit;
    SIGNAL OSC1_Saw_Out_Cap(0)__PA : bit;
    SIGNAL OSC1_Saw_Preset(0)__PA : bit;
    SIGNAL OSC1_Saw_Reset(0)__PA : bit;
    SIGNAL OSC1_Soft_Sync(0)__PA : bit;
    SIGNAL OSC1_Square_Out(0)__PA : bit;
    SIGNAL OSC1_Tri_Cap(0)__PA : bit;
    SIGNAL OSC1_Tri_Out(0)__PA : bit;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_488_adig\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_adig_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_93_local\ : bit;
    SIGNAL \ADC_DelSig_1:aclock\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
    SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
    SIGNAL \\\ADC_SAR_1:Bypass(0)\\__PA\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_1:Net_252\ : bit;
    SIGNAL \ADC_SAR_1:Net_376\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR_1:Net_376\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_1:Net_376_local\ : bit;
    SIGNAL \EdgeDetect_1:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_1:last\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \EdgeDetect_2:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_2:last\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \MIDI1_UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:counter_load_not\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \MIDI1_UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:pollcount_0\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \MIDI1_UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:pollcount_1\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \MIDI1_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \MIDI1_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_0\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_1\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_2\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_3\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_4\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_5\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_6\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_counter_load\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \MIDI1_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_last\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \MIDI1_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \MIDI1_UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_postpoll\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \MIDI1_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_0\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \MIDI1_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_2\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \MIDI1_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_3\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \MIDI1_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \MIDI1_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_status_3\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \MIDI1_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_status_4\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \MIDI1_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_status_5\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \MIDI1_UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_bitclk\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \MIDI1_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \MIDI1_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_state_0\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \MIDI1_UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_state_1\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \MIDI1_UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_state_2\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \MIDI1_UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_status_0\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \MIDI1_UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_status_2\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \MIDI1_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \MIDI1_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \MIDI1_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \MIDI1_UART:Net_9_local\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(3,0,A)0";
    ATTRIBUTE soft OF \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:capt_int_temp\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \OSC1_Freq_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ : SIGNAL IS "U(2,3,A)1";
    ATTRIBUTE soft OF \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ : SIGNAL IS 1;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \OSC1_Freq_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \PulseConvert_1:in_sample\ : bit;
    ATTRIBUTE placement_force OF \PulseConvert_1:in_sample\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \PulseConvert_1:out_sample\ : bit;
    ATTRIBUTE placement_force OF \PulseConvert_1:out_sample\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \\\USBMIDI_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBMIDI_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBMIDI_1:Net_1010\ : bit;
    SIGNAL \USBMIDI_1:Net_1876\ : bit;
    SIGNAL \USBMIDI_1:Net_1889\ : bit;
    SIGNAL \USBMIDI_1:Net_95\ : bit;
    SIGNAL \USBMIDI_1:dma_request_0\ : bit;
    SIGNAL \USBMIDI_1:dma_request_1\ : bit;
    SIGNAL \USBMIDI_1:dma_request_2\ : bit;
    SIGNAL \USBMIDI_1:dma_request_3\ : bit;
    SIGNAL \USBMIDI_1:dma_request_4\ : bit;
    SIGNAL \USBMIDI_1:dma_request_5\ : bit;
    SIGNAL \USBMIDI_1:dma_request_6\ : bit;
    SIGNAL \USBMIDI_1:dma_request_7\ : bit;
    SIGNAL \USBMIDI_1:dma_terminate\ : bit;
    SIGNAL \USBMIDI_1:ep_int_0\ : bit;
    SIGNAL \USBMIDI_1:ep_int_1\ : bit;
    SIGNAL \USBMIDI_1:ep_int_2\ : bit;
    SIGNAL \USBMIDI_1:ep_int_3\ : bit;
    SIGNAL \USBMIDI_1:ep_int_4\ : bit;
    SIGNAL \USBMIDI_1:ep_int_5\ : bit;
    SIGNAL \USBMIDI_1:ep_int_6\ : bit;
    SIGNAL \USBMIDI_1:ep_int_7\ : bit;
    SIGNAL \USBMIDI_1:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(0,1,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF OSC1_Square_Out(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF OSC1_Square_Out(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF OSC1_Soft_Sync(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF OSC1_Soft_Sync(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF OSC1_Tri_Out(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF OSC1_Tri_Out(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF CV_IN(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF CV_IN(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF OSC1_PW_In(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF OSC1_PW_In(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF OSC1_Pulse_Out(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF OSC1_Pulse_Out(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF MIDI_IN1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF MIDI_IN1(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF OSC1_Tri_Cap(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF OSC1_Tri_Cap(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF OSC1_Saw_Out_Cap(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF OSC1_Saw_Out_Cap(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF MIDI_OUT1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF MIDI_OUT1(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF \USBMIDI_1:Dm(0)\ : LABEL IS "iocell11";
    ATTRIBUTE Location OF \USBMIDI_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBMIDI_1:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBMIDI_1:Dp(0)\ : LABEL IS "iocell12";
    ATTRIBUTE Location OF \USBMIDI_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF OSC1_Saw_Reset(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF OSC1_Saw_Reset(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF OSC1_Saw_Out(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF OSC1_Saw_Out(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF OSC1_Hard_Sync(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF OSC1_Hard_Sync(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF FM_Input(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF FM_Input(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF OSC1_Saw_Preset(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF OSC1_Saw_Preset(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF \ADC_SAR_1:Bypass(0)\ : LABEL IS "iocell19";
    ATTRIBUTE Location OF \ADC_SAR_1:Bypass(0)\ : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:status_tc\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_2795 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_2795 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_2834 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_2834 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:counter_load_not\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:counter_load_not\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_status_0\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_status_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_counter_load\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_counter_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_postpoll\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_postpoll\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_status_4\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_status_4\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_status_5\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_status_5\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_2822 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_2822 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_2742 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_2742 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_2810 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_2810 : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \OSC1_IDAC8:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \ADC_DelSig_1:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_DelSig_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC_DelSig_1:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \OSC1_Triangle_Follower:ABuf\ : LABEL IS "F(OpAmp,0)";
    ATTRIBUTE Location OF OSC1_FM_Sign_Isr : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \OSC1_Comp:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE Location OF \MIDI1_UART:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \MIDI1_UART:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sTX:TxSts\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sRX:RxSts\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \USBMIDI_1:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBMIDI_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBMIDI_1:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USBMIDI_1:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBMIDI_1:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBMIDI_1:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBMIDI_1:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBMIDI_1:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \OSC1_IDAC8_SAW:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE Location OF \OSC1_Saw_Follower:ABuf\ : LABEL IS "F(OpAmp,1)";
    ATTRIBUTE Location OF \ADC_SAR_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \ADC_SAR_1:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:capture_last\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_138 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_138 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \OSC1_Freq_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \OSC1_Freq_Timer:TimerUDB:capt_int_temp\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \EdgeDetect_1:last\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \EdgeDetect_1:last\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \EdgeDetect_2:last\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \EdgeDetect_2:last\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_1643 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_1643 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_state_1\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_state_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_state_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_state_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_state_2\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_state_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_bitclk\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_bitclk\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_0\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_load_fifo\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_3\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_3\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_2\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:pollcount_1\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:pollcount_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:pollcount_0\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:pollcount_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_status_3\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_status_3\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_last\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_last\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_2805 : LABEL IS "macrocell40";
    ATTRIBUTE Location OF Net_2805 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PulseConvert_1:in_sample\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \PulseConvert_1:in_sample\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PulseConvert_1:out_sample\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \PulseConvert_1:out_sample\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_2728 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF Net_2728 : LABEL IS "U(3,3)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\,
            dclk_0 => \ADC_DelSig_1:Net_93_local\,
            dclk_glb_1 => \ADC_SAR_1:Net_376\,
            dclk_1 => \ADC_SAR_1:Net_376_local\,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\,
            aclk_0 => \ADC_DelSig_1:Net_488_local\,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\,
            dclk_glb_2 => \MIDI1_UART:Net_9\,
            dclk_2 => \MIDI1_UART:Net_9_local\,
            dclk_glb_3 => Net_2732,
            dclk_3 => Net_2732_local,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    OSC1_Square_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ddd894e7-3d1f-4920-83b7-a4c0b2521eff",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Square_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Square_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Square_Out(0)__PA,
            oe => open,
            pin_input => Net_2728,
            pad_out => OSC1_Square_Out(0)_PAD,
            pad_in => OSC1_Square_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Soft_Sync:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "89e82d9e-8bbf-495b-954f-bcf42144900f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Soft_Sync(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Soft_Sync",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Soft_Sync(0)__PA,
            oe => open,
            fb => Net_1538,
            pad_in => OSC1_Soft_Sync(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Tri_Out:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Tri_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Tri_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Tri_Out(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CV_IN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "67b68159-239c-44cc-8b71-2c1090bba95b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CV_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CV_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => CV_IN(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_PW_In:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f6f92061-7dc8-4baf-af5b-d3975d869a5b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_PW_In(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_PW_In",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_PW_In(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Pulse_Out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2d396488-9256-4b1f-ab8f-8ef72428f39f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Pulse_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Pulse_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Pulse_Out(0)__PA,
            oe => open,
            pin_input => Net_460,
            pad_out => OSC1_Pulse_Out(0)_PAD,
            pad_in => OSC1_Pulse_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MIDI_IN1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    MIDI_IN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MIDI_IN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MIDI_IN1(0)__PA,
            oe => open,
            fb => Net_1636,
            pad_in => MIDI_IN1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Tri_Cap:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cce4421a-0098-4635-95d2-3de5ae23ecc5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Tri_Cap(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Tri_Cap",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Tri_Cap(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Saw_Out_Cap:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2e04aa2d-9b00-41ea-b059-6e859d947641",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Saw_Out_Cap(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Saw_Out_Cap",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Saw_Out_Cap(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MIDI_OUT1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MIDI_OUT1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MIDI_OUT1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MIDI_OUT1(0)__PA,
            oe => open,
            pin_input => Net_1643,
            pad_out => MIDI_OUT1(0)_PAD,
            pad_in => MIDI_OUT1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBMIDI_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0d776c25-0fda-4bff-af2b-9962432af301/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBMIDI_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBMIDI_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBMIDI_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBMIDI_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0d776c25-0fda-4bff-af2b-9962432af301/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBMIDI_1:Net_1010\,
            in_clock => open);

    \USBMIDI_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBMIDI_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBMIDI_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            pin_input => Net_138,
            pad_out => Pin_1(0)_PAD,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Saw_Reset:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "12111f7e-f0a0-4c05-a065-9731da1fa997",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Saw_Reset(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Saw_Reset",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Saw_Reset(0)__PA,
            oe => open,
            pin_input => Net_2742,
            pad_out => OSC1_Saw_Reset(0)_PAD,
            pad_in => OSC1_Saw_Reset(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Saw_Out:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Saw_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Saw_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => OSC1_Saw_Out(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Hard_Sync:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Hard_Sync(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Hard_Sync",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Hard_Sync(0)__PA,
            oe => open,
            fb => Net_2792,
            pad_in => OSC1_Hard_Sync(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FM_Input:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "0",
            id => "3814abba-6d92-47e1-a213-13af2e342eb9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    FM_Input(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FM_Input",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => FM_Input(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OSC1_Saw_Preset:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ef88b424-82c1-4674-97f7-042b46402f7d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OSC1_Saw_Preset(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OSC1_Saw_Preset",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OSC1_Saw_Preset(0)__PA,
            oe => open,
            pin_input => Net_2810,
            pad_out => OSC1_Saw_Preset(0)_PAD,
            pad_in => OSC1_Saw_Preset(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_SAR_1:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "9e04505e-ba51-49f3-8d38-bb798f883bdf/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_SAR_1:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_SAR_1:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_SAR_1:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_1538,
            main_1 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            main_2 => \OSC1_Freq_Timer:TimerUDB:capture_last\);

    \OSC1_Freq_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:status_tc\,
            main_0 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            main_1 => \OSC1_Freq_Timer:TimerUDB:per_zero\);

    \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * !main_3) + (main_0 * main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\,
            main_0 => \OSC1_Freq_Timer:TimerUDB:control_1\,
            main_1 => \OSC1_Freq_Timer:TimerUDB:control_0\,
            main_2 => \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\,
            main_3 => \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\);

    Net_2795:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2795,
            main_0 => \EdgeDetect_1:last\,
            main_1 => Net_2792);

    Net_2834:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2834,
            main_0 => \EdgeDetect_2:last\,
            main_1 => FM_Sign);

    \MIDI1_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:counter_load_not\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\);

    \MIDI1_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_status_0\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_fifo_empty\,
            main_4 => \MIDI1_UART:BUART:tx_state_2\);

    \MIDI1_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_status_2\,
            main_0 => \MIDI1_UART:BUART:tx_fifo_notfull\);

    \MIDI1_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_counter_load\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_state_3\,
            main_3 => \MIDI1_UART:BUART:rx_state_2\);

    \MIDI1_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_postpoll\,
            main_0 => Net_1636,
            main_1 => \MIDI1_UART:BUART:pollcount_1\,
            main_2 => \MIDI1_UART:BUART:pollcount_0\);

    \MIDI1_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_status_4\,
            main_0 => \MIDI1_UART:BUART:rx_load_fifo\,
            main_1 => \MIDI1_UART:BUART:rx_fifofull\);

    \MIDI1_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_status_5\,
            main_0 => \MIDI1_UART:BUART:rx_fifonotempty\,
            main_1 => \MIDI1_UART:BUART:rx_state_stop1_reg\);

    Net_2822:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2822,
            main_0 => Net_2728,
            main_1 => FM_Sign);

    Net_2742:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2742,
            main_0 => FM_Sign,
            main_1 => Net_2805);

    Net_2810:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2810,
            main_0 => FM_Sign,
            main_1 => Net_2805);

    \OSC1_IDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => Net_2822,
            ioff => open);

    \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            control_6 => \OSC1_Freq_Timer:TimerUDB:control_6\,
            control_5 => \OSC1_Freq_Timer:TimerUDB:control_5\,
            control_4 => \OSC1_Freq_Timer:TimerUDB:control_4\,
            control_3 => \OSC1_Freq_Timer:TimerUDB:control_3\,
            control_2 => \OSC1_Freq_Timer:TimerUDB:control_2\,
            control_1 => \OSC1_Freq_Timer:TimerUDB:control_1\,
            control_0 => \OSC1_Freq_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2795,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \OSC1_Freq_Timer:TimerUDB:status_3\,
            status_2 => \OSC1_Freq_Timer:TimerUDB:status_2\,
            status_1 => \OSC1_Freq_Timer:TimerUDB:capt_int_temp\,
            status_0 => \OSC1_Freq_Timer:TimerUDB:status_tc\);

    \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2795,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2795,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_2795,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\,
            f0_load => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \OSC1_Freq_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \ADC_DelSig_1:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 20)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            reset_udb => open,
            reset_dec => \ADC_DelSig_1:mod_reset\,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\,
            dec_clock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\);

    \ADC_DelSig_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1270,
            clock => ClockBlock_BUS_CLK);

    \ADC_DelSig_1:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_DelSig_1:mod_reset\,
            interrupt => Net_1270);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \OSC1_Triangle_Follower:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    OSC1_FM_Sign_Isr:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_2834,
            clock => ClockBlock_BUS_CLK);

    \OSC1_Comp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_460);

    \MIDI1_UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1637,
            clock => ClockBlock_BUS_CLK);

    \MIDI1_UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1638,
            clock => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\,
            cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\,
            cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \MIDI1_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\,
            ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\,
            status_2 => \MIDI1_UART:BUART:tx_status_2\,
            status_1 => \MIDI1_UART:BUART:tx_fifo_empty\,
            status_0 => \MIDI1_UART:BUART:tx_status_0\,
            interrupt => Net_1637);

    \MIDI1_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\,
            cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            route_si => \MIDI1_UART:BUART:rx_postpoll\,
            f0_load => \MIDI1_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \MIDI1_UART:Net_9\,
            reset => open,
            load => \MIDI1_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \MIDI1_UART:BUART:rx_count_6\,
            count_5 => \MIDI1_UART:BUART:rx_count_5\,
            count_4 => \MIDI1_UART:BUART:rx_count_4\,
            count_3 => \MIDI1_UART:BUART:rx_count_3\,
            count_2 => \MIDI1_UART:BUART:rx_count_2\,
            count_1 => \MIDI1_UART:BUART:rx_count_1\,
            count_0 => \MIDI1_UART:BUART:rx_count_0\,
            tc => \MIDI1_UART:BUART:rx_count7_tc\);

    \MIDI1_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            status_6 => open,
            status_5 => \MIDI1_UART:BUART:rx_status_5\,
            status_4 => \MIDI1_UART:BUART:rx_status_4\,
            status_3 => \MIDI1_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1638);

    \USBMIDI_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_1644,
            arb_int => \USBMIDI_1:Net_1889\,
            usb_int => \USBMIDI_1:Net_1876\,
            ept_int_8 => \USBMIDI_1:ep_int_8\,
            ept_int_7 => \USBMIDI_1:ep_int_7\,
            ept_int_6 => \USBMIDI_1:ep_int_6\,
            ept_int_5 => \USBMIDI_1:ep_int_5\,
            ept_int_4 => \USBMIDI_1:ep_int_4\,
            ept_int_3 => \USBMIDI_1:ep_int_3\,
            ept_int_2 => \USBMIDI_1:ep_int_2\,
            ept_int_1 => \USBMIDI_1:ep_int_1\,
            ept_int_0 => \USBMIDI_1:ep_int_0\,
            ord_int => \USBMIDI_1:Net_95\,
            dma_req_7 => \USBMIDI_1:dma_request_7\,
            dma_req_6 => \USBMIDI_1:dma_request_6\,
            dma_req_5 => \USBMIDI_1:dma_request_5\,
            dma_req_4 => \USBMIDI_1:dma_request_4\,
            dma_req_3 => \USBMIDI_1:dma_request_3\,
            dma_req_2 => \USBMIDI_1:dma_request_2\,
            dma_req_1 => \USBMIDI_1:dma_request_1\,
            dma_req_0 => \USBMIDI_1:dma_request_0\,
            dma_termin => \USBMIDI_1:dma_terminate\);

    \USBMIDI_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBMIDI_1:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1644,
            clock => ClockBlock_BUS_CLK);

    \OSC1_IDAC8_SAW:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => FM_Sign,
            ioff => open);

    \OSC1_Saw_Follower:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \ADC_SAR_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2857,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_1:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_1:Net_252\,
            next => Net_2860,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\,
            eof_udb => Net_2857);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => FM_Sign);

    \OSC1_Freq_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1538);

    Net_138:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_138,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \OSC1_Freq_Timer:TimerUDB:control_7\,
            main_1 => \OSC1_Freq_Timer:TimerUDB:per_zero\);

    \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2 * !main_3 * main_4) + (main_0 * main_2 * !main_3 * !main_5) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            main_1 => \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\,
            main_2 => \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\,
            main_3 => \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\,
            main_4 => \EdgeDetect_1:last\,
            main_5 => Net_2792);

    \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3) + (!main_0 * main_1 * !main_4) + (main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            main_1 => \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\,
            main_2 => \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\,
            main_3 => \EdgeDetect_1:last\,
            main_4 => Net_2792);

    \OSC1_Freq_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_1 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \OSC1_Freq_Timer:TimerUDB:capt_int_temp\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
            main_1 => \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\,
            main_2 => \EdgeDetect_1:last\,
            main_3 => Net_2792);

    \EdgeDetect_1:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_1:last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2792);

    \EdgeDetect_2:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_2:last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => FM_Sign);

    Net_1643:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * !main_3 * !main_5) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_0 * !main_5 * main_6) + (main_3 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1643,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_shift_out\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\,
            main_4 => \MIDI1_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\,
            main_6 => Net_1643);

    \MIDI1_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_state_1\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\,
            main_4 => \MIDI1_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_state_0\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_fifo_empty\,
            main_4 => \MIDI1_UART:BUART:tx_state_2\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_state_2\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\,
            main_4 => \MIDI1_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_bitclk\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\);

    \MIDI1_UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \MIDI1_UART:Net_9\);

    \MIDI1_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9) + (!main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9 * !main_10) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_0\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => Net_1636,
            main_1 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_2 => \MIDI1_UART:BUART:rx_state_0\,
            main_3 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_4 => \MIDI1_UART:BUART:rx_state_3\,
            main_5 => \MIDI1_UART:BUART:rx_state_2\,
            main_6 => \MIDI1_UART:BUART:rx_count_6\,
            main_7 => \MIDI1_UART:BUART:rx_count_5\,
            main_8 => \MIDI1_UART:BUART:rx_count_4\,
            main_9 => \MIDI1_UART:BUART:pollcount_1\,
            main_10 => \MIDI1_UART:BUART:pollcount_0\);

    \MIDI1_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_load_fifo\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => \MIDI1_UART:BUART:rx_count_6\,
            main_6 => \MIDI1_UART:BUART:rx_count_5\,
            main_7 => \MIDI1_UART:BUART:rx_count_4\);

    \MIDI1_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_3\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => \MIDI1_UART:BUART:rx_count_6\,
            main_6 => \MIDI1_UART:BUART:rx_count_5\,
            main_7 => \MIDI1_UART:BUART:rx_count_4\);

    \MIDI1_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_9) + (!main_1 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_2\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => Net_1636,
            main_1 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_2 => \MIDI1_UART:BUART:rx_state_0\,
            main_3 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_4 => \MIDI1_UART:BUART:rx_state_3\,
            main_5 => \MIDI1_UART:BUART:rx_state_2\,
            main_6 => \MIDI1_UART:BUART:rx_count_6\,
            main_7 => \MIDI1_UART:BUART:rx_count_5\,
            main_8 => \MIDI1_UART:BUART:rx_count_4\,
            main_9 => \MIDI1_UART:BUART:rx_last\);

    \MIDI1_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_bitclk_enable\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:rx_count_2\,
            main_1 => \MIDI1_UART:BUART:rx_count_1\,
            main_2 => \MIDI1_UART:BUART:rx_count_0\);

    \MIDI1_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_state_3\,
            main_3 => \MIDI1_UART:BUART:rx_state_2\);

    \MIDI1_UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:pollcount_1\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => Net_1636,
            main_1 => \MIDI1_UART:BUART:rx_count_2\,
            main_2 => \MIDI1_UART:BUART:rx_count_1\,
            main_3 => \MIDI1_UART:BUART:pollcount_1\,
            main_4 => \MIDI1_UART:BUART:pollcount_0\);

    \MIDI1_UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:pollcount_0\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => Net_1636,
            main_1 => \MIDI1_UART:BUART:rx_count_2\,
            main_2 => \MIDI1_UART:BUART:rx_count_1\,
            main_3 => \MIDI1_UART:BUART:pollcount_0\);

    \MIDI1_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_status_3\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => Net_1636,
            main_1 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_2 => \MIDI1_UART:BUART:rx_state_0\,
            main_3 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_4 => \MIDI1_UART:BUART:rx_state_3\,
            main_5 => \MIDI1_UART:BUART:rx_state_2\,
            main_6 => \MIDI1_UART:BUART:pollcount_1\,
            main_7 => \MIDI1_UART:BUART:pollcount_0\);

    \MIDI1_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_last\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => Net_1636);

    Net_2805:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_3) + (main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2805,
            clock_0 => Net_2732,
            main_0 => Net_2728,
            main_1 => Net_138,
            main_2 => \PulseConvert_1:in_sample\,
            main_3 => \PulseConvert_1:out_sample\);

    \PulseConvert_1:in_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_1:in_sample\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_2728,
            main_1 => Net_138,
            main_2 => \PulseConvert_1:in_sample\,
            main_3 => \PulseConvert_1:out_sample\);

    \PulseConvert_1:out_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (!main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_1:out_sample\,
            clock_0 => Net_2732,
            main_0 => Net_2728,
            main_1 => Net_138,
            main_2 => Net_2805,
            main_3 => \PulseConvert_1:in_sample\,
            main_4 => \PulseConvert_1:out_sample\);

    Net_2728:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => Net_2728,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => Net_2795,
            main_0 => Net_138);

END __DEFAULT__;
