{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355605062237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355605062237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 00:57:42 2012 " "Processing started: Sun Dec 16 00:57:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355605062237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355605062237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myAVR -c myAVR " "Command: quartus_map --read_settings_files=on --write_settings_files=off myAVR -c myAVR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355605062238 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1355605062752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "k K myAVR.v(65) " "Verilog HDL Declaration information at myAVR.v(65): object \"k\" differs only in case from object \"K\" in the same scope" {  } { { "myAVR.v" "" { Text "/home/firefish/quartus/myAVR/myAVR.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1355605062839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myAVR.v 1 1 " "Found 1 design units, including 1 entities, in source file myAVR.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAVR " "Found entity 1: myAVR" {  } { { "myAVR.v" "" { Text "/home/firefish/quartus/myAVR/myAVR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355605062842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355605062842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/firefish/quartus/myAVR/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355605062844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355605062844 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alias myAVR.v(51) " "Verilog HDL error at myAVR.v(51): object \"alias\" is not declared" {  } { { "myAVR.v" "" { Text "/home/firefish/quartus/myAVR/myAVR.v" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1355605062844 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alias myAVR.v(52) " "Verilog HDL error at myAVR.v(52): object \"alias\" is not declared" {  } { { "myAVR.v" "" { Text "/home/firefish/quartus/myAVR/myAVR.v" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1355605062845 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355605063023 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 16 00:57:43 2012 " "Processing ended: Sun Dec 16 00:57:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355605063023 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355605063023 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355605063023 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355605063023 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355605063108 ""}
