__design_bin_path=/home/wayne/FPGA/FPGAtors/FPGAtors-SystemVerilog-Tutorial/questa_proj
incr_run_version=16384
incr_partial_run_stats=0:0
incr_no_change_stats=0:0
opt_data_elab=/home/wayne/FPGA/FPGAtors/FPGAtors-SystemVerilog-Tutorial/questa_proj/work/@_opt2
