#! /vol/eecs362/iverilog-new/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/vol/eecs362/iverilog-new/lib/ivl/system.vpi";
:vpi_module "/vol/eecs362/iverilog-new/lib/ivl/vhdl_sys.vpi";
:vpi_module "/vol/eecs362/iverilog-new/lib/ivl/vhdl_textio.vpi";
:vpi_module "/vol/eecs362/iverilog-new/lib/ivl/v2005_math.vpi";
:vpi_module "/vol/eecs362/iverilog-new/lib/ivl/va_math.vpi";
S_0x23ea6f0 .scope module, "tb" "tb" 2 4;
 .timescale 0 0;
v0x2414430_0 .var "clk", 0 0;
v0x24144d0_0 .var "exit", 0 0;
v0x2414590_0 .net "halt", 0 0, L_0x2415b10;  1 drivers
v0x2414630_0 .var "mem_in_fname", 639 0;
v0x24146d0_0 .var "mem_out_fname", 639 0;
v0x2414800_0 .var "regs_in_fname", 639 0;
v0x24148e0_0 .var "regs_out_fname", 639 0;
v0x24149c0_0 .var "rst", 0 0;
v0x2414a60_0 .var "signal_dump_fname", 639 0;
E_0x23f09d0 .event edge, v0x24144d0_0;
E_0x23ee4d0 .event negedge, v0x240cec0_0;
S_0x23e85f0 .scope module, "CPU" "SingleCycleCPU" 2 12, 3 9 0, S_0x23ea6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
L_0x23f0f70 .functor OR 1, L_0x2415170, L_0x2415210, C4<0>, C4<0>;
L_0x2415490 .functor OR 1, L_0x23f0f70, L_0x24153a0, C4<0>, C4<0>;
L_0x24156f0 .functor OR 1, L_0x2415490, L_0x24155a0, C4<0>, C4<0>;
L_0x2415a00 .functor OR 1, L_0x24156f0, L_0x2415800, C4<0>, C4<0>;
v0x2411d60_0 .net "ALUSrc", 0 0, v0x240b380_0;  1 drivers
v0x2411e20_0 .net "ALU_Result", 31 0, v0x23caad0_0;  1 drivers
v0x2411ee0_0 .net "Branch", 0 0, v0x240b470_0;  1 drivers
v0x2411fd0_0 .net "Control_out", 3 0, v0x2409b30_0;  1 drivers
v0x24120c0_0 .net "MemRead", 0 0, v0x240b540_0;  1 drivers
v0x2412200_0 .net "MemWrite", 0 0, v0x240b610_0;  1 drivers
v0x24122f0_0 .net "MemtoReg", 0 0, v0x240b6b0_0;  1 drivers
v0x24123e0_0 .net "Mux_out", 31 0, L_0x24276e0;  1 drivers
v0x24124f0_0 .net "PC", 31 0, v0x240f3a0_0;  1 drivers
v0x2412640_0 .net "PC_Plus_4", 31 0, L_0x2425cd0;  1 drivers
v0x2412700_0 .net "PC_in", 31 0, L_0x2427a70;  1 drivers
v0x24127c0_0 .net "Rd", 4 0, L_0x2414e10;  1 drivers
v0x2412880_0 .net "ReadData", 31 0, L_0x2428640;  1 drivers
v0x2412970_0 .net "RegWrite", 0 0, v0x240b7a0_0;  1 drivers
v0x2412a60_0 .net "Rs1", 4 0, L_0x2414bd0;  1 drivers
v0x2412b20_0 .net "Rs2", 4 0, L_0x2414c90;  1 drivers
v0x2412bc0_0 .net "Sum_out", 31 0, L_0x2427860;  1 drivers
v0x2412dc0_0 .net "WriteData", 31 0, L_0x24287d0;  1 drivers
L_0x7f3850d6a018 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x2412ed0_0 .net/2u *"_ivl_12", 6 0, L_0x7f3850d6a018;  1 drivers
v0x2412fb0_0 .net *"_ivl_14", 0 0, L_0x2415170;  1 drivers
L_0x7f3850d6a060 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x2413070_0 .net/2u *"_ivl_16", 6 0, L_0x7f3850d6a060;  1 drivers
v0x2413150_0 .net *"_ivl_18", 0 0, L_0x2415210;  1 drivers
v0x2413210_0 .net *"_ivl_21", 0 0, L_0x23f0f70;  1 drivers
L_0x7f3850d6a0a8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x24132d0_0 .net/2u *"_ivl_22", 6 0, L_0x7f3850d6a0a8;  1 drivers
v0x24133b0_0 .net *"_ivl_24", 0 0, L_0x24153a0;  1 drivers
v0x2413470_0 .net *"_ivl_27", 0 0, L_0x2415490;  1 drivers
L_0x7f3850d6a0f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x2413530_0 .net/2u *"_ivl_28", 6 0, L_0x7f3850d6a0f0;  1 drivers
v0x2413610_0 .net *"_ivl_30", 0 0, L_0x24155a0;  1 drivers
v0x24136d0_0 .net *"_ivl_33", 0 0, L_0x24156f0;  1 drivers
L_0x7f3850d6a138 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x2413790_0 .net/2u *"_ivl_34", 6 0, L_0x7f3850d6a138;  1 drivers
v0x2413870_0 .net *"_ivl_36", 0 0, L_0x2415800;  1 drivers
v0x2413930_0 .net *"_ivl_39", 0 0, L_0x2415a00;  1 drivers
v0x24139f0_0 .net "and_out", 0 0, L_0x2427900;  1 drivers
v0x2413ae0_0 .net "clk", 0 0, v0x2414430_0;  1 drivers
v0x2413b80_0 .net "data1", 31 0, L_0x2426c30;  1 drivers
v0x2413c40_0 .net "data2", 31 0, L_0x2427320;  1 drivers
v0x2413d00_0 .net "fun3", 2 0, L_0x2414f50;  1 drivers
v0x2413dc0_0 .net "fun7", 6 0, L_0x2415040;  1 drivers
v0x2413e60_0 .net "halt", 0 0, L_0x2415b10;  alias, 1 drivers
v0x2413f00_0 .net "imm", 31 0, v0x240bda0_0;  1 drivers
v0x2413fc0_0 .net "instruction", 31 0, L_0x24265b0;  1 drivers
v0x24140d0_0 .net "opcode", 6 0, L_0x2414eb0;  1 drivers
v0x24141e0_0 .net "reset", 0 0, v0x24149c0_0;  1 drivers
v0x2414310_0 .net "zero", 0 0, v0x23f1060_0;  1 drivers
L_0x2414bd0 .part L_0x24265b0, 15, 5;
L_0x2414c90 .part L_0x24265b0, 20, 5;
L_0x2414e10 .part L_0x24265b0, 7, 5;
L_0x2414eb0 .part L_0x24265b0, 0, 7;
L_0x2414f50 .part L_0x24265b0, 12, 3;
L_0x2415040 .part L_0x24265b0, 25, 7;
L_0x2415170 .cmp/eq 7, L_0x2414eb0, L_0x7f3850d6a018;
L_0x2415210 .cmp/eq 7, L_0x2414eb0, L_0x7f3850d6a060;
L_0x24153a0 .cmp/eq 7, L_0x2414eb0, L_0x7f3850d6a0a8;
L_0x24155a0 .cmp/eq 7, L_0x2414eb0, L_0x7f3850d6a0f0;
L_0x2415800 .cmp/eq 7, L_0x2414eb0, L_0x7f3850d6a138;
L_0x2415b10 .reduce/nor L_0x2415a00;
S_0x23ea880 .scope module, "ALU" "ALU_unit" 3 57, 3 190 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Control_in";
    .port_info 3 /OUTPUT 32 "ALU_Result";
    .port_info 4 /OUTPUT 1 "zero";
v0x23d5420_0 .net "A", 31 0, L_0x2426c30;  alias, 1 drivers
v0x23caad0_0 .var "ALU_Result", 31 0;
v0x23e5c80_0 .net "B", 31 0, L_0x24276e0;  alias, 1 drivers
v0x23e8df0_0 .net "Control_in", 3 0, v0x2409b30_0;  alias, 1 drivers
v0x23f1060_0 .var "zero", 0 0;
E_0x23f0a50 .event edge, v0x23e8df0_0, v0x23d5420_0, v0x23e5c80_0;
S_0x2409910 .scope module, "ALUC" "ALU_Contorl" 3 54, 3 213 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 7 "fun7";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /OUTPUT 4 "Control_out";
v0x2409b30_0 .var "Control_out", 3 0;
v0x2409c10_0 .net "fun3", 2 0, L_0x2414f50;  alias, 1 drivers
v0x2409cd0_0 .net "fun7", 6 0, L_0x2415040;  alias, 1 drivers
v0x2409d90_0 .net "opcode", 6 0, L_0x2414eb0;  alias, 1 drivers
E_0x23f2120 .event edge, v0x2409d90_0, v0x2409c10_0, v0x2409cd0_0;
S_0x2409ef0 .scope module, "ALU_mux" "Mux1" 3 60, 3 267 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "Mux_out";
L_0x7f3850d6a528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2425fc0 .functor XNOR 1, v0x240b380_0, L_0x7f3850d6a528, C4<0>, C4<0>;
v0x240a0d0_0 .net "A", 31 0, L_0x2427320;  alias, 1 drivers
v0x240a1b0_0 .net "B", 31 0, v0x240bda0_0;  alias, 1 drivers
v0x240a290_0 .net "Mux_out", 31 0, L_0x24276e0;  alias, 1 drivers
v0x240a360_0 .net/2u *"_ivl_0", 0 0, L_0x7f3850d6a528;  1 drivers
v0x240a420_0 .net *"_ivl_2", 0 0, L_0x2425fc0;  1 drivers
v0x240a530_0 .net "sel", 0 0, v0x240b380_0;  alias, 1 drivers
L_0x24276e0 .functor MUXZ 32, v0x240bda0_0, L_0x2427320, L_0x2425fc0, C4<>;
S_0x240a670 .scope module, "Adder" "Adder" 3 63, 3 306 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /OUTPUT 32 "Sum_out";
v0x240a8c0_0 .net "Sum_out", 31 0, L_0x2427860;  alias, 1 drivers
v0x240a9c0_0 .net "in_1", 31 0, v0x240f3a0_0;  alias, 1 drivers
v0x240aaa0_0 .net "in_2", 31 0, v0x240bda0_0;  alias, 1 drivers
L_0x2427860 .arith/sum 32, v0x240f3a0_0, v0x240bda0_0;
S_0x240abd0 .scope module, "And" "And_logic" 3 66, 3 297 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "and_out";
L_0x2427900 .functor AND 1, v0x23f1060_0, v0x240b470_0, C4<1>, C4<1>;
v0x240ae50_0 .net "and_out", 0 0, L_0x2427900;  alias, 1 drivers
v0x240af30_0 .net "branch", 0 0, v0x240b470_0;  alias, 1 drivers
v0x240aff0_0 .net "zero", 0 0, v0x23f1060_0;  alias, 1 drivers
S_0x240b100 .scope module, "Control" "Control_Unit" 3 51, 3 172 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
v0x240b380_0 .var "ALUSrc", 0 0;
v0x240b470_0 .var "Branch", 0 0;
v0x240b540_0 .var "MemRead", 0 0;
v0x240b610_0 .var "MemWrite", 0 0;
v0x240b6b0_0 .var "MemtoReg", 0 0;
v0x240b7a0_0 .var "RegWrite", 0 0;
v0x240b860_0 .net "opcode", 6 0, L_0x2414eb0;  alias, 1 drivers
E_0x240b320 .event edge, v0x2409d90_0;
S_0x240ba20 .scope module, "ImmGen" "ImmGen" 3 48, 3 153 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immExt";
v0x240bca0_0 .net *"_ivl_1", 6 0, L_0x2427500;  1 drivers
v0x240bda0_0 .var "immExt", 31 0;
v0x240beb0_0 .net "instruction", 31 0, L_0x24265b0;  alias, 1 drivers
v0x240bf70_0 .net "opcode", 0 0, L_0x24275a0;  1 drivers
E_0x240bc20 .event edge, v0x240bf70_0, v0x240beb0_0;
L_0x2427500 .part L_0x24265b0, 0, 7;
L_0x24275a0 .part L_0x2427500, 0, 1;
S_0x240c090 .scope module, "InstMem" "Instruction_Memory" 3 42, 3 104 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "read_addresss";
    .port_info 3 /OUTPUT 32 "instruction_out";
L_0x7f3850d6a1c8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0x2425d70 .functor AND 32, v0x240f3a0_0, L_0x7f3850d6a1c8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x240c300 .array "IMem", 1024 0, 7 0;
v0x240c3e0_0 .net "InstAddr", 31 0, L_0x2425d70;  1 drivers
v0x240c4c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f3850d6a1c8;  1 drivers
v0x240c5b0_0 .net *"_ivl_10", 7 0, L_0x2426120;  1 drivers
L_0x7f3850d6a258 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x240c690_0 .net/2u *"_ivl_12", 31 0, L_0x7f3850d6a258;  1 drivers
v0x240c7c0_0 .net *"_ivl_14", 31 0, L_0x24261c0;  1 drivers
v0x240c8a0_0 .net *"_ivl_16", 7 0, L_0x24262b0;  1 drivers
L_0x7f3850d6a2a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x240c980_0 .net/2u *"_ivl_18", 31 0, L_0x7f3850d6a2a0;  1 drivers
v0x240ca60_0 .net *"_ivl_20", 31 0, L_0x2426350;  1 drivers
v0x240cb40_0 .net *"_ivl_22", 7 0, L_0x2426510;  1 drivers
v0x240cc20_0 .net *"_ivl_4", 7 0, L_0x2425e80;  1 drivers
L_0x7f3850d6a210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x240cd00_0 .net/2u *"_ivl_6", 31 0, L_0x7f3850d6a210;  1 drivers
v0x240cde0_0 .net *"_ivl_8", 31 0, L_0x2425f20;  1 drivers
v0x240cec0_0 .net "clk", 0 0, v0x2414430_0;  alias, 1 drivers
v0x240cf80_0 .var/i "i", 31 0;
v0x240d060_0 .net "instruction_out", 31 0, L_0x24265b0;  alias, 1 drivers
v0x240d120_0 .net "read_addresss", 31 0, v0x240f3a0_0;  alias, 1 drivers
v0x240d1f0_0 .net "reset", 0 0, v0x24149c0_0;  alias, 1 drivers
E_0x240c2a0 .event posedge, v0x240cec0_0;
L_0x2425e80 .array/port v0x240c300, L_0x2425f20;
L_0x2425f20 .arith/sum 32, L_0x2425d70, L_0x7f3850d6a210;
L_0x2426120 .array/port v0x240c300, L_0x24261c0;
L_0x24261c0 .arith/sum 32, L_0x2425d70, L_0x7f3850d6a258;
L_0x24262b0 .array/port v0x240c300, L_0x2426350;
L_0x2426350 .arith/sum 32, L_0x2425d70, L_0x7f3850d6a2a0;
L_0x2426510 .array/port v0x240c300, L_0x2425d70;
L_0x24265b0 .concat [ 8 8 8 8], L_0x2426510, L_0x24262b0, L_0x2426120, L_0x2425e80;
S_0x240d340 .scope module, "Mem" "Data_Memory" 3 72, 3 236 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 32 "DataAddr";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData";
L_0x7f3850d6a5b8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0x2427c30 .functor AND 32, v0x23caad0_0, L_0x7f3850d6a5b8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x240d510_0 .net "DataAddr", 31 0, v0x23caad0_0;  alias, 1 drivers
v0x240d5f0_0 .net "DataAddrW", 31 0, L_0x2427c30;  1 drivers
v0x240d6b0 .array "Mem", 1024 0, 7 0;
v0x240d780_0 .net "MemRead", 0 0, v0x240b540_0;  alias, 1 drivers
v0x240d850_0 .net "MemWrite", 0 0, v0x240b610_0;  alias, 1 drivers
v0x240d8f0_0 .net "ReadData", 31 0, L_0x2428640;  alias, 1 drivers
v0x240d990_0 .net "WriteData", 31 0, L_0x2427320;  alias, 1 drivers
v0x240da80_0 .net/2u *"_ivl_0", 31 0, L_0x7f3850d6a5b8;  1 drivers
v0x240db40_0 .net *"_ivl_10", 7 0, L_0x2427f30;  1 drivers
L_0x7f3850d6a648 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x240dc20_0 .net/2u *"_ivl_12", 31 0, L_0x7f3850d6a648;  1 drivers
v0x240dd00_0 .net *"_ivl_14", 31 0, L_0x2427fd0;  1 drivers
v0x240dde0_0 .net *"_ivl_16", 7 0, L_0x2428110;  1 drivers
L_0x7f3850d6a690 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x240dec0_0 .net/2u *"_ivl_18", 31 0, L_0x7f3850d6a690;  1 drivers
v0x240dfa0_0 .net *"_ivl_20", 31 0, L_0x24281b0;  1 drivers
v0x240e080_0 .net *"_ivl_22", 7 0, L_0x2428370;  1 drivers
v0x240e160_0 .net *"_ivl_24", 31 0, L_0x2428410;  1 drivers
L_0x7f3850d6a6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x240e240_0 .net/2u *"_ivl_26", 31 0, L_0x7f3850d6a6d8;  1 drivers
v0x240e320_0 .net *"_ivl_4", 7 0, L_0x2427d30;  1 drivers
L_0x7f3850d6a600 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x240e400_0 .net/2u *"_ivl_6", 31 0, L_0x7f3850d6a600;  1 drivers
v0x240e4e0_0 .net *"_ivl_8", 31 0, L_0x2427dd0;  1 drivers
v0x240e5c0_0 .net "clk", 0 0, v0x2414430_0;  alias, 1 drivers
v0x240e690_0 .var/i "i", 31 0;
v0x240e750_0 .net "reset", 0 0, v0x24149c0_0;  alias, 1 drivers
L_0x2427d30 .array/port v0x240d6b0, L_0x2427dd0;
L_0x2427dd0 .arith/sum 32, L_0x2427c30, L_0x7f3850d6a600;
L_0x2427f30 .array/port v0x240d6b0, L_0x2427fd0;
L_0x2427fd0 .arith/sum 32, L_0x2427c30, L_0x7f3850d6a648;
L_0x2428110 .array/port v0x240d6b0, L_0x24281b0;
L_0x24281b0 .arith/sum 32, L_0x2427c30, L_0x7f3850d6a690;
L_0x2428370 .array/port v0x240d6b0, L_0x2427c30;
L_0x2428410 .concat [ 8 8 8 8], L_0x2428370, L_0x2428110, L_0x2427f30, L_0x2427d30;
L_0x2428640 .functor MUXZ 32, L_0x7f3850d6a6d8, L_0x2428410, v0x240b540_0, C4<>;
S_0x240e920 .scope module, "Mem_Mux" "Mux3" 3 75, 3 287 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel3";
    .port_info 1 /INPUT 32 "A3";
    .port_info 2 /INPUT 32 "B3";
    .port_info 3 /OUTPUT 32 "Mux_out3";
L_0x7f3850d6a720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2427e70 .functor XNOR 1, v0x240b6b0_0, L_0x7f3850d6a720, C4<0>, C4<0>;
v0x240eae0_0 .net "A3", 31 0, v0x23caad0_0;  alias, 1 drivers
v0x240ec10_0 .net "B3", 31 0, L_0x2428640;  alias, 1 drivers
v0x240ecd0_0 .net "Mux_out3", 31 0, L_0x24287d0;  alias, 1 drivers
v0x240eda0_0 .net/2u *"_ivl_0", 0 0, L_0x7f3850d6a720;  1 drivers
v0x240ee80_0 .net *"_ivl_2", 0 0, L_0x2427e70;  1 drivers
v0x240ef90_0 .net "sel3", 0 0, v0x240b6b0_0;  alias, 1 drivers
L_0x24287d0 .functor MUXZ 32, L_0x2428640, v0x23caad0_0, L_0x2427e70, C4<>;
S_0x240f0c0 .scope module, "P" "Program_Counter" 3 36, 3 80 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v0x240f2a0_0 .net "PC_in", 31 0, L_0x2427a70;  alias, 1 drivers
v0x240f3a0_0 .var "PC_out", 31 0;
v0x240f4b0_0 .net "clk", 0 0, v0x2414430_0;  alias, 1 drivers
v0x240f5a0_0 .net "reset", 0 0, v0x24149c0_0;  alias, 1 drivers
S_0x240f6f0 .scope module, "PC_Mux" "Mux2" 3 69, 3 277 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel2";
    .port_info 1 /INPUT 32 "A2";
    .port_info 2 /INPUT 32 "B2";
    .port_info 3 /OUTPUT 32 "Mux_out2";
L_0x7f3850d6a570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2427970 .functor XNOR 1, L_0x2427900, L_0x7f3850d6a570, C4<0>, C4<0>;
v0x240f8d0_0 .net "A2", 31 0, L_0x2425cd0;  alias, 1 drivers
v0x240f9d0_0 .net "B2", 31 0, L_0x2427860;  alias, 1 drivers
v0x240fa90_0 .net "Mux_out2", 31 0, L_0x2427a70;  alias, 1 drivers
v0x240fb90_0 .net/2u *"_ivl_0", 0 0, L_0x7f3850d6a570;  1 drivers
v0x240fc30_0 .net *"_ivl_2", 0 0, L_0x2427970;  1 drivers
v0x240fd40_0 .net "sel2", 0 0, L_0x2427900;  alias, 1 drivers
L_0x2427a70 .functor MUXZ 32, L_0x2427860, L_0x2425cd0, L_0x2427970, C4<>;
S_0x240fe70 .scope module, "PCplus" "PCplus4" 3 39, 3 96 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PC_Plus_4";
v0x2410070_0 .net "PC", 31 0, v0x240f3a0_0;  alias, 1 drivers
v0x2410150_0 .net "PC_Plus_4", 31 0, L_0x2425cd0;  alias, 1 drivers
L_0x7f3850d6a180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2410210_0 .net/2u *"_ivl_0", 31 0, L_0x7f3850d6a180;  1 drivers
L_0x2425cd0 .arith/sum 32, v0x240f3a0_0, L_0x7f3850d6a180;
S_0x2410340 .scope module, "Registers" "Reg_File" 3 45, 3 127 0, S_0x23e85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "Rs1";
    .port_info 4 /INPUT 5 "Rs2";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 32 "Write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v0x2410570_0 .net "Rd", 4 0, L_0x2414e10;  alias, 1 drivers
v0x2410650_0 .net "RegWrite", 0 0, v0x240b7a0_0;  alias, 1 drivers
v0x2410740 .array "Registers", 31 0, 31 0;
v0x2410810_0 .net "Rs1", 4 0, L_0x2414bd0;  alias, 1 drivers
v0x24108b0_0 .net "Rs2", 4 0, L_0x2414c90;  alias, 1 drivers
v0x24109e0_0 .net "Write_data", 31 0, L_0x24287d0;  alias, 1 drivers
v0x2410aa0_0 .net *"_ivl_0", 31 0, L_0x24267e0;  1 drivers
v0x2410b60_0 .net *"_ivl_10", 31 0, L_0x2426a10;  1 drivers
v0x2410c40_0 .net *"_ivl_12", 6 0, L_0x2426ab0;  1 drivers
L_0x7f3850d6a3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2410d20_0 .net *"_ivl_15", 1 0, L_0x7f3850d6a3c0;  1 drivers
v0x2410e00_0 .net *"_ivl_18", 31 0, L_0x2426dc0;  1 drivers
L_0x7f3850d6a408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2410ee0_0 .net *"_ivl_21", 26 0, L_0x7f3850d6a408;  1 drivers
L_0x7f3850d6a450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2410fc0_0 .net/2u *"_ivl_22", 31 0, L_0x7f3850d6a450;  1 drivers
v0x24110a0_0 .net *"_ivl_24", 0 0, L_0x2426ef0;  1 drivers
L_0x7f3850d6a498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2411160_0 .net/2u *"_ivl_26", 31 0, L_0x7f3850d6a498;  1 drivers
v0x2411240_0 .net *"_ivl_28", 31 0, L_0x2427140;  1 drivers
L_0x7f3850d6a2e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2411320_0 .net *"_ivl_3", 26 0, L_0x7f3850d6a2e8;  1 drivers
v0x2411400_0 .net *"_ivl_30", 6 0, L_0x2427230;  1 drivers
L_0x7f3850d6a4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x24114e0_0 .net *"_ivl_33", 1 0, L_0x7f3850d6a4e0;  1 drivers
L_0x7f3850d6a330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24115c0_0 .net/2u *"_ivl_4", 31 0, L_0x7f3850d6a330;  1 drivers
v0x24116a0_0 .net *"_ivl_6", 0 0, L_0x24268d0;  1 drivers
L_0x7f3850d6a378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2411760_0 .net/2u *"_ivl_8", 31 0, L_0x7f3850d6a378;  1 drivers
v0x2411840_0 .net "clk", 0 0, v0x2414430_0;  alias, 1 drivers
v0x24118e0_0 .var/i "i", 31 0;
v0x24119c0_0 .net "read_data1", 31 0, L_0x2426c30;  alias, 1 drivers
v0x2411ab0_0 .net "read_data2", 31 0, L_0x2427320;  alias, 1 drivers
v0x2411b50_0 .net "reset", 0 0, v0x24149c0_0;  alias, 1 drivers
L_0x24267e0 .concat [ 5 27 0 0], L_0x2414bd0, L_0x7f3850d6a2e8;
L_0x24268d0 .cmp/eq 32, L_0x24267e0, L_0x7f3850d6a330;
L_0x2426a10 .array/port v0x2410740, L_0x2426ab0;
L_0x2426ab0 .concat [ 5 2 0 0], L_0x2414bd0, L_0x7f3850d6a3c0;
L_0x2426c30 .functor MUXZ 32, L_0x2426a10, L_0x7f3850d6a378, L_0x24268d0, C4<>;
L_0x2426dc0 .concat [ 5 27 0 0], L_0x2414c90, L_0x7f3850d6a408;
L_0x2426ef0 .cmp/eq 32, L_0x2426dc0, L_0x7f3850d6a450;
L_0x2427140 .array/port v0x2410740, L_0x2427230;
L_0x2427230 .concat [ 5 2 0 0], L_0x2414c90, L_0x7f3850d6a4e0;
L_0x2427320 .functor MUXZ 32, L_0x2427140, L_0x7f3850d6a498, L_0x2426ef0, C4<>;
    .scope S_0x240f0c0;
T_0 ;
    %wait E_0x240c2a0;
    %load/vec4 v0x240f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x240f3a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x240f2a0_0;
    %assign/vec4 v0x240f3a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x240c090;
T_1 ;
    %wait E_0x240c2a0;
    %load/vec4 v0x240d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x240cf80_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x240cf80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %split/vec4 8;
    %ix/getv/s 3, v0x240cf80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240c300, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x240cf80_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240c300, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x240cf80_0;
    %addi 2, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240c300, 0, 4;
    %load/vec4 v0x240cf80_0;
    %addi 3, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240c300, 0, 4;
    %load/vec4 v0x240cf80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x240cf80_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2410340;
T_2 ;
    %wait E_0x240c2a0;
    %load/vec4 v0x2411b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24118e0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x24118e0_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x24118e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2410740, 0, 4;
    %load/vec4 v0x24118e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x24118e0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x2410650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x24109e0_0;
    %load/vec4 v0x2410570_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2410740, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x240ba20;
T_3 ;
    %wait E_0x240bc20;
    %load/vec4 v0x240bf70_0;
    %pad/u 7;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x240bda0_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x240beb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x240beb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x240bda0_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x240beb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x240beb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x240bda0_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x240beb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x240beb0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x240beb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x240bda0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x240beb0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x240beb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x240beb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x240beb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x240beb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x240bda0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x240beb0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x240beb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x240beb0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x240beb0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x240beb0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x240bda0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x240b100;
T_4 ;
    %wait E_0x240b320;
    %load/vec4 v0x240b860_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x240b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b6b0_0, 0;
    %assign/vec4 v0x240b380_0, 0;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 8, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x240b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b6b0_0, 0;
    %assign/vec4 v0x240b380_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 60, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x240b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b6b0_0, 0;
    %assign/vec4 v0x240b380_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 60, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x240b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b6b0_0, 0;
    %assign/vec4 v0x240b380_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 34, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x240b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b6b0_0, 0;
    %assign/vec4 v0x240b380_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 1, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x240b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b6b0_0, 0;
    %assign/vec4 v0x240b380_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x240b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240b6b0_0, 0;
    %assign/vec4 v0x240b380_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2409910;
T_5 ;
    %wait E_0x23f2120;
    %load/vec4 v0x2409d90_0;
    %load/vec4 v0x2409c10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2409cd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 52224, 0, 17;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 19583, 127, 17;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 52256, 0, 17;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 52225, 0, 17;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 52769, 0, 17;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 101503, 127, 17;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 102015, 127, 17;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 102143, 127, 17;
    %cmp/x;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 114687, 1023, 17;
    %cmp/x;
    %jmp/1 T_5.8, 4;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2409b30_0, 0;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2409b30_0, 0;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x2409b30_0, 0;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x2409b30_0, 0;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x2409b30_0, 0;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x2409b30_0, 0;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x2409b30_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x2409b30_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x2409b30_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x23ea880;
T_6 ;
    %wait E_0x23f0a50;
    %load/vec4 v0x23e8df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %add;
    %assign/vec4 v0x23caad0_0, 0;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %sub;
    %assign/vec4 v0x23caad0_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %mul;
    %assign/vec4 v0x23caad0_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %div;
    %assign/vec4 v0x23caad0_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %cmp/e;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
T_6.10 ;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %sub;
    %assign/vec4 v0x23caad0_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %cmp/u;
    %jmp/0xz  T_6.11, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
T_6.12 ;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %sub;
    %assign/vec4 v0x23caad0_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x23e5c80_0;
    %load/vec4 v0x23d5420_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.13, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
T_6.14 ;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %sub;
    %assign/vec4 v0x23caad0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23f1060_0, 0;
    %load/vec4 v0x23d5420_0;
    %load/vec4 v0x23e5c80_0;
    %sub;
    %assign/vec4 v0x23caad0_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x240d340;
T_7 ;
    %wait E_0x240c2a0;
    %load/vec4 v0x240e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x240e690_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x240e690_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x240e690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240d6b0, 0, 4;
    %load/vec4 v0x240e690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x240e690_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x240d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x240d990_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x240d5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240d6b0, 0, 4;
    %load/vec4 v0x240d990_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x240d5f0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240d6b0, 0, 4;
    %load/vec4 v0x240d990_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x240d5f0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240d6b0, 0, 4;
    %load/vec4 v0x240d990_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x240d5f0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240d6b0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x23ea6f0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x2414430_0;
    %inv;
    %store/vec4 v0x2414430_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x23ea6f0;
T_9 ;
    %wait E_0x23ee4d0;
    %load/vec4 v0x2414590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24144d0_0, 0, 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x23ea6f0;
T_10 ;
    %vpi_func 2 23 "$value$plusargs" 32, "MEM_IN=%s", v0x2414630_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28005, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1834969454, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778593656, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x2414630_0, 0, 640;
T_10.0 ;
    %vpi_func 2 25 "$value$plusargs" 32, "REGS_IN=%s", v0x2414800_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 7497063, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1935632750, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778593656, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x2414800_0, 0, 640;
T_10.2 ;
    %vpi_func 2 27 "$value$plusargs" 32, "REGS_OUT=%s", v0x24148e0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919248243, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1601140084, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778593656, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x24148e0_0, 0, 640;
T_10.4 ;
    %vpi_func 2 29 "$value$plusargs" 32, "MEM_OUT=%s", v0x24146d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 7169389, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1601140084, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778593656, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x24146d0_0, 0, 640;
T_10.6 ;
    %vpi_func 2 31 "$value$plusargs" 32, "DUMP=%s", v0x2414a60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 29545, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852271717, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 779510628, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x2414a60_0, 0, 640;
T_10.8 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24149c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24144d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2414430_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24149c0_0, 0, 1;
    %delay 0, 0;
    %vpi_call 2 39 "$readmemh", v0x2414630_0, v0x240c300 {0 0 0};
    %delay 0, 0;
    %vpi_call 2 40 "$readmemh", v0x2414800_0, v0x2410740 {0 0 0};
    %vpi_call 2 43 "$dumpfile", v0x2414a60_0 {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %delay 0, 0;
    %vpi_call 2 47 "$monitor", $time, " PC=%08x | Instr=%08x | rs1=%d | rs2=%d | rd=%d | Branch=%b | MemRead=%b | MemtoReg=%b | MemWrite=%b | ALUSrc=%b | RegWrite=%b | Exit=%b", v0x24124f0_0, v0x2413fc0_0, v0x2412a60_0, v0x2412b20_0, v0x24127c0_0, v0x2411ee0_0, v0x24120c0_0, v0x24122f0_0, v0x2412200_0, v0x2411d60_0, v0x2412970_0, v0x24144d0_0 {0 0 0};
T_10.10 ;
    %load/vec4 v0x24144d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.11, 6;
    %wait E_0x23f09d0;
    %jmp T_10.10;
T_10.11 ;
    %delay 0, 0;
    %vpi_call 2 57 "$writememh", v0x24148e0_0, v0x2410740 {0 0 0};
    %delay 0, 0;
    %vpi_call 2 58 "$writememh", v0x24146d0_0, v0x240d6b0 {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "SingleCycleCPU.v";
