#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 14 16:51:52 2020
# Process ID: 12632
# Current directory: D:/VHDL/Proyecto_2020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15660 D:\VHDL\Proyecto_2020\Proyecto_2020.xpr
# Log file: D:/VHDL/Proyecto_2020/vivado.log
# Journal file: D:/VHDL/Proyecto_2020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VHDL/Proyecto_2020/Proyecto_2020.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 744.309 ; gain = 92.250
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 798.285 ; gain = 30.586
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="programn...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="datanuev...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
ERROR: File programnuevo could not be opened
on HDL file D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd line 41
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 980.242 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="D:\\VHDL...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="D:\\VHDL...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Direccion fuera de rango en el fichero de la memoria
Time: 0 ps  Iteration: 0  Process: /processor_tb/Data_Mem_inst/line__37  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd
$finish called at time : 0 fs : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 980.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 1024 out of bound 0 to 1023
Time: 250 ns  Iteration: 1  Process: /processor_tb/Data_Mem_inst/line__37
  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd

HDL Line: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd:82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 980.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 980.242 ; gain = 0.000
save_wave_config {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
set_property xsim.view D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Direccion fuera de rango en el fichero de la memoria
Time: 0 ps  Iteration: 0  Process: /processor_tb/Data_Mem_inst/line__37  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd
$finish called at time : 0 fs : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.063 ; gain = 0.000
add_bp {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} 60
remove_bps -file {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} -line 60
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Direccion fuera de rango en el fichero de la memoria
Time: 0 ps  Iteration: 0  Process: /processor_tb/Data_Mem_inst/line__37  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd
$finish called at time : 0 fs : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Direccion fuera de rango en el fichero de la memoria
Time: 0 ps  Iteration: 0  Process: /processor_tb/Data_Mem_inst/line__37  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd
$finish called at time : 0 fs : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Direccion fuera de rango en el fichero de la memoria
Time: 0 ps  Iteration: 0  Process: /processor_tb/Data_Mem_inst/line__37  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd
$finish called at time : 0 fs : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1568.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.828 ; gain = 0.000
run 10 us
run 10 us
ERROR: Index 1024 out of bound 0 to 1023
Time: 12900 ns  Iteration: 1  Process: /processor_tb/Instruction_Mem_inst/line__37
  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd

HDL Line: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd:82
add_bp {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} 82
remove_bps -file {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} -line 82
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.828 ; gain = 0.000
run 10 us
run 10 us
ERROR: Index 1024 out of bound 0 to 1023
Time: 12900 ns  Iteration: 1  Process: /processor_tb/Instruction_Mem_inst/line__37
  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd

HDL Line: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd:82
add_bp {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} 82
add_bp {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} 81
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
remove_bps -file {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} -line 82
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.828 ; gain = 0.000
add_bp {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} 82
run 10 us
Stopped at time : 0 fs : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 0 fs : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 50 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 50 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 50 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 100 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 100 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 100 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 150 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 150 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 150 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 200 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 200 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 200 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 400 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 400 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 400 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 450 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 450 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 450 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 500 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 500 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 500 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 550 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 550 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 550 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 600 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 600 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 600 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 650 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 650 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 650 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 700 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 700 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 700 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 750 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 750 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 750 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 800 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 800 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 800 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 850 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 850 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 850 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 900 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 900 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 900 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 950 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 950 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 950 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1 us : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1 us : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1 us : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1050 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1050 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1050 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1100 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1100 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1100 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1150 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1150 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1150 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1200 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1200 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1200 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1400 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1400 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1400 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1450 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1450 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1450 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1500 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1500 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1500 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1550 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1550 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1550 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1600 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1600 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1600 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1650 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1650 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1650 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1700 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1700 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1700 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1750 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1750 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1750 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1800 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1800 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1800 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1850 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1850 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1850 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1900 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1900 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1900 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1950 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 1950 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 1950 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2 us : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2 us : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 2 us : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2050 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2050 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 2050 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2100 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2100 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 2100 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2150 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2150 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 2150 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2200 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2200 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 2200 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 2250 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 2300 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run 10 us
Stopped at time : 2350 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2400 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
run 10 us
Stopped at time : 2400 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 82
run all
Stopped at time : 2400 ns : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.828 ; gain = 0.000
remove_bps -file {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} -line 81
add_bp {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} 81
remove_bps -file {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} -line 82
remove_bps -file {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} -line 81
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.828 ; gain = 0.000
run all
ERROR: Index 1024 out of bound 0 to 1023
Time: 12900 ns  Iteration: 1  Process: /processor_tb/Instruction_Mem_inst/line__37
  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd

HDL Line: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd:82
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_bp {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} 82
remove_bps -file {D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd} -line 82
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1568.828 ; gain = 0.000
run all
ERROR: Index 1024 out of bound 0 to 1023
Time: 12900 ns  Iteration: 1  Process: /processor_tb/Instruction_Mem_inst/line__37
  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd

HDL Line: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd:82
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.DU [du_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:\\User...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VHDL/Proyecto_2020/processor_tb_behav.wcfg
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.828 ; gain = 0.000
run all
ERROR: Index 1024 out of bound 0 to 1023
Time: 12900 ns  Iteration: 1  Process: /processor_tb/Instruction_Mem_inst/line__37
  File: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd

HDL Line: D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sources_1/imports/Lab2Material/memory.vhd:82
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 14 23:12:27 2020...
