Simulator report for Saharuk_5
Mon Nov 19 11:50:12 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 50.0 us      ;
; Simulation Netlist Size     ; 357 nodes    ;
; Simulation Coverage         ;      64.82 % ;
; Total Number of Transitions ; 335967       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; Main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      64.82 % ;
; Total nodes checked                                 ; 357          ;
; Total output ports checked                          ; 398          ;
; Total output ports with complete 1/0-value coverage ; 258          ;
; Total output ports with no 1/0-value coverage       ; 1            ;
; Total output ports with no 1-value coverage         ; 110          ;
; Total output ports with no 0-value coverage         ; 31           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Main|grand0                                                                                                                       ; |Main|grand0                                                                                                                       ; pin_out          ;
; |Main|ck                                                                                                                           ; |Main|ck                                                                                                                           ; out              ;
; |Main|grand1                                                                                                                       ; |Main|grand1                                                                                                                       ; pin_out          ;
; |Main|grand2                                                                                                                       ; |Main|grand2                                                                                                                       ; pin_out          ;
; |Main|grand3                                                                                                                       ; |Main|grand3                                                                                                                       ; pin_out          ;
; |Main|req0                                                                                                                         ; |Main|req0                                                                                                                         ; pin_out          ;
; |Main|req1                                                                                                                         ; |Main|req1                                                                                                                         ; pin_out          ;
; |Main|req2                                                                                                                         ; |Main|req2                                                                                                                         ; pin_out          ;
; |Main|req3                                                                                                                         ; |Main|req3                                                                                                                         ; pin_out          ;
; |Main|data[1]                                                                                                                      ; |Main|data[1]                                                                                                                      ; pin_out          ;
; |Main|data[0]                                                                                                                      ; |Main|data[0]                                                                                                                      ; pin_out          ;
; |Main|gdfx_temp0[1]                                                                                                                ; |Main|gdfx_temp0[1]                                                                                                                ; out0             ;
; |Main|gdfx_temp0[0]                                                                                                                ; |Main|gdfx_temp0[0]                                                                                                                ; out0             ;
; |Main|grandEn[2]                                                                                                                   ; |Main|grandEn[2]                                                                                                                   ; pin_out          ;
; |Main|grandEn[1]                                                                                                                   ; |Main|grandEn[1]                                                                                                                   ; pin_out          ;
; |Main|grandEn[0]                                                                                                                   ; |Main|grandEn[0]                                                                                                                   ; pin_out          ;
; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                    ; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                    ; out0             ;
; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                  ; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                  ; out0             ;
; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                    ; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                    ; out0             ;
; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                           ; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                           ; out0             ;
; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                    ; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                    ; out0             ;
; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                  ; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                  ; out0             ;
; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                    ; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                    ; out0             ;
; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                           ; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                           ; out0             ;
; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                     ; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                     ; out0             ;
; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                   ; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                   ; out0             ;
; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                     ; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                     ; out0             ;
; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                            ; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                            ; out0             ;
; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                     ; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                     ; out0             ;
; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                   ; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                   ; out0             ;
; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                     ; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                     ; out0             ;
; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                            ; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                            ; out0             ;
; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                     ; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                     ; out0             ;
; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                   ; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                   ; out0             ;
; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                     ; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                     ; out0             ;
; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                            ; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                            ; out0             ;
; |Main|Master3:inst8|inst18                                                                                                         ; |Main|Master3:inst8|inst18                                                                                                         ; regout           ;
; |Main|Master3:inst8|inst18~0                                                                                                       ; |Main|Master3:inst8|inst18~0                                                                                                       ; out0             ;
; |Main|Master3:inst8|inst18~1                                                                                                       ; |Main|Master3:inst8|inst18~1                                                                                                       ; out0             ;
; |Main|Master3:inst8|inst18~2                                                                                                       ; |Main|Master3:inst8|inst18~2                                                                                                       ; out0             ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0               ; sumout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1               ; sumout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1~COUT          ; cout             ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2               ; sumout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2~COUT          ; cout             ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3               ; sumout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3~COUT          ; cout             ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4               ; sumout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4~COUT          ; cout             ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5               ; sumout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5~COUT          ; cout             ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6               ; sumout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6~COUT          ; cout             ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita7               ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita7               ; sumout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[7]             ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[7]                        ; regout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[6]             ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[6]                        ; regout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[5]             ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[5]                        ; regout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[4]             ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[4]                        ; regout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[3]             ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[3]                        ; regout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[2]             ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[2]                        ; regout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[1]             ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[1]                        ; regout           ;
; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[0]             ; |Main|Master3:inst8|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[0]                        ; regout           ;
; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                   ; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                   ; out0             ;
; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                 ; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                 ; out0             ;
; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                   ; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                   ; out0             ;
; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]                          ; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]                          ; out0             ;
; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]                          ; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]                          ; out0             ;
; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                          ; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                          ; out0             ;
; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                          ; |Main|Master3:inst8|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                          ; out0             ;
; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                               ; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                               ; out0             ;
; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                ; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                ; sumout           ;
; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                ; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0~COUT           ; cout             ;
; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                ; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                ; sumout           ;
; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                ; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2                ; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2                ; sumout           ;
; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[2]              ; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]                         ; regout           ;
; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[1]              ; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]                         ; regout           ;
; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[0]              ; |Main|Master3:inst8|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]                         ; regout           ;
; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|aeb_int~0                             ; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|aeb_int~0                             ; out0             ;
; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|ageb                                  ; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|ageb                                  ; out0             ;
; |Main|Master2:inst7|inst18                                                                                                         ; |Main|Master2:inst7|inst18                                                                                                         ; regout           ;
; |Main|Master2:inst7|inst18~0                                                                                                       ; |Main|Master2:inst7|inst18~0                                                                                                       ; out0             ;
; |Main|Master2:inst7|inst18~1                                                                                                       ; |Main|Master2:inst7|inst18~1                                                                                                       ; out0             ;
; |Main|Master2:inst7|inst18~2                                                                                                       ; |Main|Master2:inst7|inst18~2                                                                                                       ; out0             ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0               ; sumout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1               ; sumout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1~COUT          ; cout             ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2               ; sumout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2~COUT          ; cout             ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3               ; sumout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3~COUT          ; cout             ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4               ; sumout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4~COUT          ; cout             ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5               ; sumout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5~COUT          ; cout             ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6               ; sumout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6~COUT          ; cout             ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita7               ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita7               ; sumout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[7]             ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[7]                        ; regout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[6]             ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[6]                        ; regout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[5]             ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[5]                        ; regout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[4]             ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[4]                        ; regout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[3]             ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[3]                        ; regout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[2]             ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[2]                        ; regout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[1]             ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[1]                        ; regout           ;
; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[0]             ; |Main|Master2:inst7|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[0]                        ; regout           ;
; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                   ; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                   ; out0             ;
; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                 ; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                 ; out0             ;
; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                   ; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                   ; out0             ;
; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]                          ; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]                          ; out0             ;
; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]                          ; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]                          ; out0             ;
; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                          ; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                          ; out0             ;
; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                          ; |Main|Master2:inst7|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                          ; out0             ;
; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                               ; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                               ; out0             ;
; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                ; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                ; sumout           ;
; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                ; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0~COUT           ; cout             ;
; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                ; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                ; sumout           ;
; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                ; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2                ; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2                ; sumout           ;
; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[2]              ; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]                         ; regout           ;
; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[1]              ; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]                         ; regout           ;
; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[0]              ; |Main|Master2:inst7|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]                         ; regout           ;
; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|aeb_int~0                             ; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|aeb_int~0                             ; out0             ;
; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|ageb                                  ; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|ageb                                  ; out0             ;
; |Main|Master1:inst6|inst18                                                                                                         ; |Main|Master1:inst6|inst18                                                                                                         ; regout           ;
; |Main|Master1:inst6|inst18~0                                                                                                       ; |Main|Master1:inst6|inst18~0                                                                                                       ; out0             ;
; |Main|Master1:inst6|inst18~1                                                                                                       ; |Main|Master1:inst6|inst18~1                                                                                                       ; out0             ;
; |Main|Master1:inst6|inst18~2                                                                                                       ; |Main|Master1:inst6|inst18~2                                                                                                       ; out0             ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0               ; sumout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1               ; sumout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1~COUT          ; cout             ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2               ; sumout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2~COUT          ; cout             ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3               ; sumout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3~COUT          ; cout             ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4               ; sumout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4~COUT          ; cout             ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5               ; sumout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5~COUT          ; cout             ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6               ; sumout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6~COUT          ; cout             ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita7               ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita7               ; sumout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[7]             ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[7]                        ; regout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[6]             ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[6]                        ; regout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[5]             ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[5]                        ; regout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[4]             ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[4]                        ; regout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[3]             ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[3]                        ; regout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[2]             ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[2]                        ; regout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[1]             ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[1]                        ; regout           ;
; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[0]             ; |Main|Master1:inst6|lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[0]                        ; regout           ;
; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                   ; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                   ; out0             ;
; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                 ; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                 ; out0             ;
; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                   ; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                   ; out0             ;
; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]                          ; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]                          ; out0             ;
; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]                          ; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]                          ; out0             ;
; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                          ; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                          ; out0             ;
; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                          ; |Main|Master1:inst6|Compare4:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                          ; out0             ;
; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                               ; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                               ; out0             ;
; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                ; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                ; sumout           ;
; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                ; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0~COUT           ; cout             ;
; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                ; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                ; sumout           ;
; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                ; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2                ; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2                ; sumout           ;
; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[2]              ; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]                         ; regout           ;
; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[1]              ; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]                         ; regout           ;
; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[0]              ; |Main|Master1:inst6|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]                         ; regout           ;
; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|aeb_int~0                             ; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|aeb_int~0                             ; out0             ;
; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|ageb                                  ; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|ageb                                  ; out0             ;
; |Main|Master0:inst|inst18                                                                                                          ; |Main|Master0:inst|inst18                                                                                                          ; regout           ;
; |Main|Master0:inst|inst18~0                                                                                                        ; |Main|Master0:inst|inst18~0                                                                                                        ; out0             ;
; |Main|Master0:inst|inst18~1                                                                                                        ; |Main|Master0:inst|inst18~1                                                                                                        ; out0             ;
; |Main|Master0:inst|inst18~2                                                                                                        ; |Main|Master0:inst|inst18~2                                                                                                        ; out0             ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0                 ; sumout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1                 ; sumout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2                 ; sumout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3                 ; sumout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4                 ; sumout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita4~COUT            ; cout             ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5                 ; sumout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita5~COUT            ; cout             ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6                 ; sumout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita6~COUT            ; cout             ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita7                 ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_comb_bita7                 ; sumout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[7]               ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[7]                          ; regout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[6]               ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[6]                          ; regout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[5]               ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[5]                          ; regout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[4]               ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[4]                          ; regout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[3]               ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[3]                          ; regout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[2]               ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[2]                          ; regout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[1]               ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[1]                          ; regout           ;
; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|counter_reg_bit1a[0]               ; |Main|Master0:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[0]                          ; regout           ;
; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                    ; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                                    ; out0             ;
; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                  ; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0                  ; out0             ;
; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                    ; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]                    ; out0             ;
; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]                           ; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]                           ; out0             ;
; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]                           ; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]                           ; out0             ;
; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                           ; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                           ; out0             ;
; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                           ; |Main|Master0:inst|Compare4:inst1|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                           ; out0             ;
; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                                ; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~7                                ; out0             ;
; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                 ; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                 ; sumout           ;
; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0                 ; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                 ; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                 ; sumout           ;
; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1                 ; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2                 ; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_comb_bita2                 ; sumout           ;
; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[2]               ; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]                          ; regout           ;
; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[1]               ; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]                          ; regout           ;
; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|counter_reg_bit1a[0]               ; |Main|Master0:inst|lpm_counter3:inst8|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]                          ; regout           ;
; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|aeb_int~0                              ; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|aeb_int~0                              ; out0             ;
; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|ageb                                   ; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|ageb                                   ; out0             ;
; |Main|Arbitr:inst4|inst3                                                                                                           ; |Main|Arbitr:inst4|inst3                                                                                                           ; out0             ;
; |Main|Arbitr:inst4|inst4                                                                                                           ; |Main|Arbitr:inst4|inst4                                                                                                           ; out0             ;
; |Main|Arbitr:inst4|inst5                                                                                                           ; |Main|Arbitr:inst4|inst5                                                                                                           ; out0             ;
; |Main|Arbitr:inst4|inst6                                                                                                           ; |Main|Arbitr:inst4|inst6                                                                                                           ; out0             ;
; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_comb_bita0                  ; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_comb_bita0                  ; sumout           ;
; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_comb_bita0                  ; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_comb_bita0~COUT             ; cout             ;
; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_comb_bita1                  ; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_comb_bita1                  ; sumout           ;
; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_comb_bita1                  ; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_comb_bita1~COUT             ; cout             ;
; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_reg_bit1a[1]                ; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|safe_q[1]                           ; regout           ;
; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|counter_reg_bit1a[0]                ; |Main|Arbitr:inst4|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_voi:auto_generated|safe_q[0]                           ; regout           ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|cout_actual                        ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|cout_actual                        ; out0             ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita0                 ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita0                 ; sumout           ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita0                 ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita1                 ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita1                 ; sumout           ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita1                 ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita2                 ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita2                 ; sumout           ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita2                 ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_reg_bit1a[2]               ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[2]                          ; regout           ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_reg_bit1a[1]               ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[1]                          ; regout           ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|counter_reg_bit1a[0]               ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|safe_q[0]                          ; regout           ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|cmpr_9dc:cmpr2|aneb_result_wire[0] ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|cmpr_9dc:cmpr2|aneb_result_wire[0] ; out0             ;
; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|cmpr_9dc:cmpr2|data_wire[0]        ; |Main|Arbitr:inst4|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_tvi:auto_generated|cmpr_9dc:cmpr2|data_wire[0]        ; out0             ;
; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]                       ; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]                       ; out0             ;
; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]                       ; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]                       ; out0             ;
; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]                        ; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]                        ; out0             ;
; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]                        ; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]                        ; out0             ;
; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]                       ; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]                       ; out0             ;
; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]                       ; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]                       ; out0             ;
; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]                       ; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]                       ; out0             ;
; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]                       ; |Main|Arbitr:inst4|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]                       ; out0             ;
; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~0                                ; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~0                                ; out0             ;
; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~1                                ; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~1                                ; out0             ;
; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~2                                ; |Main|Master3:inst8|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~2                                ; out0             ;
; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~0                                ; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~0                                ; out0             ;
; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~1                                ; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~1                                ; out0             ;
; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~2                                ; |Main|Master2:inst7|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~2                                ; out0             ;
; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~0                                ; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~0                                ; out0             ;
; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~1                                ; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~1                                ; out0             ;
; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~2                                ; |Main|Master1:inst6|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~2                                ; out0             ;
; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~0                                 ; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~0                                 ; out0             ;
; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~1                                 ; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~1                                 ; out0             ;
; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~2                                 ; |Main|Master0:inst|Compare2:inst9|lpm_compare:lpm_compare_component|cmpr_hlg:auto_generated|op_1~2                                 ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |Main|enable                                                                                             ; |Main|enable                                                                                             ; out              ;
; |Main|data[7]                                                                                            ; |Main|data[7]                                                                                            ; pin_out          ;
; |Main|data[6]                                                                                            ; |Main|data[6]                                                                                            ; pin_out          ;
; |Main|data[5]                                                                                            ; |Main|data[5]                                                                                            ; pin_out          ;
; |Main|data[4]                                                                                            ; |Main|data[4]                                                                                            ; pin_out          ;
; |Main|data[3]                                                                                            ; |Main|data[3]                                                                                            ; pin_out          ;
; |Main|data[2]                                                                                            ; |Main|data[2]                                                                                            ; pin_out          ;
; |Main|gdfx_temp0[7]                                                                                      ; |Main|gdfx_temp0[7]                                                                                      ; out0             ;
; |Main|gdfx_temp0[6]                                                                                      ; |Main|gdfx_temp0[6]                                                                                      ; out0             ;
; |Main|gdfx_temp0[5]                                                                                      ; |Main|gdfx_temp0[5]                                                                                      ; out0             ;
; |Main|gdfx_temp0[4]                                                                                      ; |Main|gdfx_temp0[4]                                                                                      ; out0             ;
; |Main|gdfx_temp0[3]                                                                                      ; |Main|gdfx_temp0[3]                                                                                      ; out0             ;
; |Main|gdfx_temp0[2]                                                                                      ; |Main|gdfx_temp0[2]                                                                                      ; out0             ;
; |Main|slave0[7]                                                                                          ; |Main|slave0[7]                                                                                          ; pin_out          ;
; |Main|slave0[6]                                                                                          ; |Main|slave0[6]                                                                                          ; pin_out          ;
; |Main|slave0[5]                                                                                          ; |Main|slave0[5]                                                                                          ; pin_out          ;
; |Main|slave0[4]                                                                                          ; |Main|slave0[4]                                                                                          ; pin_out          ;
; |Main|slave0[2]                                                                                          ; |Main|slave0[2]                                                                                          ; pin_out          ;
; |Main|slave0[0]                                                                                          ; |Main|slave0[0]                                                                                          ; pin_out          ;
; |Main|slave1[7]                                                                                          ; |Main|slave1[7]                                                                                          ; pin_out          ;
; |Main|slave1[6]                                                                                          ; |Main|slave1[6]                                                                                          ; pin_out          ;
; |Main|slave1[5]                                                                                          ; |Main|slave1[5]                                                                                          ; pin_out          ;
; |Main|slave1[4]                                                                                          ; |Main|slave1[4]                                                                                          ; pin_out          ;
; |Main|slave1[2]                                                                                          ; |Main|slave1[2]                                                                                          ; pin_out          ;
; |Main|slave2[7]                                                                                          ; |Main|slave2[7]                                                                                          ; pin_out          ;
; |Main|slave2[6]                                                                                          ; |Main|slave2[6]                                                                                          ; pin_out          ;
; |Main|slave2[5]                                                                                          ; |Main|slave2[5]                                                                                          ; pin_out          ;
; |Main|slave2[4]                                                                                          ; |Main|slave2[4]                                                                                          ; pin_out          ;
; |Main|slave2[1]                                                                                          ; |Main|slave2[1]                                                                                          ; pin_out          ;
; |Main|slave2[0]                                                                                          ; |Main|slave2[0]                                                                                          ; pin_out          ;
; |Main|slave3[7]                                                                                          ; |Main|slave3[7]                                                                                          ; pin_out          ;
; |Main|slave3[6]                                                                                          ; |Main|slave3[6]                                                                                          ; pin_out          ;
; |Main|slave3[5]                                                                                          ; |Main|slave3[5]                                                                                          ; pin_out          ;
; |Main|slave3[4]                                                                                          ; |Main|slave3[4]                                                                                          ; pin_out          ;
; |Main|slave3[1]                                                                                          ; |Main|slave3[1]                                                                                          ; pin_out          ;
; |Main|slave4[7]                                                                                          ; |Main|slave4[7]                                                                                          ; pin_out          ;
; |Main|slave4[6]                                                                                          ; |Main|slave4[6]                                                                                          ; pin_out          ;
; |Main|slave4[5]                                                                                          ; |Main|slave4[5]                                                                                          ; pin_out          ;
; |Main|slave4[4]                                                                                          ; |Main|slave4[4]                                                                                          ; pin_out          ;
; |Main|slave4[0]                                                                                          ; |Main|slave4[0]                                                                                          ; pin_out          ;
; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3] ; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3] ; out0             ;
; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2] ; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2] ; out0             ;
; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1] ; |Main|Slave4:inst11|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1] ; out0             ;
; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                            ; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                            ; out              ;
; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                            ; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                            ; out              ;
; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                            ; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                            ; out              ;
; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                            ; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                            ; out              ;
; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]                            ; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]                            ; out              ;
; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3] ; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3] ; out0             ;
; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2] ; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2] ; out0             ;
; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1] ; |Main|Slave3:inst10|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1] ; out0             ;
; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                            ; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                            ; out              ;
; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                            ; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                            ; out              ;
; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                            ; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                            ; out              ;
; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                            ; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                            ; out              ;
; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]                            ; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]                            ; out              ;
; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]  ; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]  ; out0             ;
; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]  ; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]  ; out0             ;
; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]  ; |Main|Slave2:inst9|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]  ; out0             ;
; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                             ; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                             ; out              ;
; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                             ; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                             ; out              ;
; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                             ; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                             ; out              ;
; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                             ; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                             ; out              ;
; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]                             ; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]                             ; out              ;
; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]                             ; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]                             ; out              ;
; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]  ; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]  ; out0             ;
; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]  ; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]  ; out0             ;
; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]  ; |Main|Slave1:inst5|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]  ; out0             ;
; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                             ; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                             ; out              ;
; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                             ; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                             ; out              ;
; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                             ; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                             ; out              ;
; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                             ; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                             ; out              ;
; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]                             ; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]                             ; out              ;
; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]  ; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]  ; out0             ;
; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]  ; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]  ; out0             ;
; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]  ; |Main|Slave0:inst3|Compare4:inst|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]  ; out0             ;
; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                             ; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[7]                             ; out              ;
; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                             ; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[6]                             ; out              ;
; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                             ; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[5]                             ; out              ;
; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                             ; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[4]                             ; out              ;
; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]                             ; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]                             ; out              ;
; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]                             ; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]                             ; out              ;
; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[7]                           ; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[7]                           ; out              ;
; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[6]                           ; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[6]                           ; out              ;
; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[5]                           ; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[5]                           ; out              ;
; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[4]                           ; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[4]                           ; out              ;
; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[3]                           ; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[3]                           ; out              ;
; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[2]                           ; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[2]                           ; out              ;
; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[7]                           ; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[7]                           ; out              ;
; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[6]                           ; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[6]                           ; out              ;
; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[5]                           ; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[5]                           ; out              ;
; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[4]                           ; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[4]                           ; out              ;
; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[3]                           ; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[3]                           ; out              ;
; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[2]                           ; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[2]                           ; out              ;
; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[0]                           ; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[0]                           ; out              ;
; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[7]                           ; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[7]                           ; out              ;
; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[6]                           ; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[6]                           ; out              ;
; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[5]                           ; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[5]                           ; out              ;
; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[4]                           ; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[4]                           ; out              ;
; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[3]                           ; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[3]                           ; out              ;
; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[2]                           ; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[2]                           ; out              ;
; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[1]                           ; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[1]                           ; out              ;
; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                             ; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                             ; out              ;
; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                             ; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                             ; out              ;
; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                             ; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                             ; out              ;
; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                             ; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                             ; out              ;
; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                             ; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                             ; out              ;
; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                             ; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                             ; out              ;
; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                             ; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                             ; out              ;
; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                             ; |Main|Master0:inst|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                             ; out              ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                           ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; Node Name                                                                      ; Output Port Name                                                               ; Output Port Type ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; |Main|enable                                                                   ; |Main|enable                                                                   ; out              ;
; |Main|slave0[3]                                                                ; |Main|slave0[3]                                                                ; pin_out          ;
; |Main|slave0[1]                                                                ; |Main|slave0[1]                                                                ; pin_out          ;
; |Main|slave1[3]                                                                ; |Main|slave1[3]                                                                ; pin_out          ;
; |Main|slave1[1]                                                                ; |Main|slave1[1]                                                                ; pin_out          ;
; |Main|slave1[0]                                                                ; |Main|slave1[0]                                                                ; pin_out          ;
; |Main|slave2[3]                                                                ; |Main|slave2[3]                                                                ; pin_out          ;
; |Main|slave2[2]                                                                ; |Main|slave2[2]                                                                ; pin_out          ;
; |Main|slave3[3]                                                                ; |Main|slave3[3]                                                                ; pin_out          ;
; |Main|slave3[2]                                                                ; |Main|slave3[2]                                                                ; pin_out          ;
; |Main|slave3[0]                                                                ; |Main|slave3[0]                                                                ; pin_out          ;
; |Main|slave4[3]                                                                ; |Main|slave4[3]                                                                ; pin_out          ;
; |Main|slave4[2]                                                                ; |Main|slave4[2]                                                                ; pin_out          ;
; |Main|slave4[1]                                                                ; |Main|slave4[1]                                                                ; pin_out          ;
; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]  ; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]  ; out              ;
; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]  ; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]  ; out              ;
; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]  ; |Main|Slave4:inst11|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]  ; out              ;
; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]  ; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]  ; out              ;
; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]  ; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]  ; out              ;
; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]  ; |Main|Slave3:inst10|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]  ; out              ;
; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]   ; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]   ; out              ;
; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]   ; |Main|Slave2:inst9|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[2]   ; out              ;
; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]   ; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]   ; out              ;
; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]   ; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]   ; out              ;
; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]   ; |Main|Slave1:inst5|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]   ; out              ;
; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]   ; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[3]   ; out              ;
; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]   ; |Main|Slave0:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]   ; out              ;
; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[1] ; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[0] ; |Main|Master3:inst8|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[1] ; |Main|Master2:inst7|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[0] ; |Main|Master1:inst6|lpm_bustri0:inst12|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Nov 19 11:50:10 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Saharuk_5 -c Saharuk_5
Info: Using vector source file "D:/BSUIR/3 Year/1 SEMESTER//My_Labs/Lab_5/SIFO_WORK/Main.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      64.82 %
Info: Number of transitions in simulation is 335967
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Mon Nov 19 11:50:12 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


