<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/hal/platforms/STM32F1xx/hal_lld_f105_f107.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_ef0a6b7d63c1f4e6004e5ea956b42934.html">hal</a></li><li class="navelem"><a class="el" href="dir_8cdcfaf9c6bf82c091f53d562f90f3fd.html">platforms</a></li><li class="navelem"><a class="el" href="dir_474682f8cec6f08c608f2fef85eeeace.html">STM32F1xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">hal_lld_f105_f107.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32F10x Connectivity Line HAL subsystem low level driver header.  
<a href="#details">More...</a></p>

<p><a href="hal__lld__f105__f107_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabe357dc1cc4aff468d92788aa7ce64f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gabe357dc1cc4aff468d92788aa7ce64f1">STM32_ACTIVATE_PLL1</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gabe357dc1cc4aff468d92788aa7ce64f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 activation flag. <br /></td></tr>
<tr class="separator:gabe357dc1cc4aff468d92788aa7ce64f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a0a2507c3d69b441a376c261ec55e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gab0a0a2507c3d69b441a376c261ec55e0">STM32_ACTIVATE_PLL2</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab0a0a2507c3d69b441a376c261ec55e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 activation flag. <br /></td></tr>
<tr class="separator:gab0a0a2507c3d69b441a376c261ec55e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65ca2293408dc038c583a968921b182"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ACTIVATE_PLL3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab65ca2293408dc038c583a968921b182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd0a9d4caf6456edd91d03068d2c1a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga3cd0a9d4caf6456edd91d03068d2c1a6">STM32_PREDIV1</a>&#160;&#160;&#160;((<a class="el" href="group__STM32F10X__CL__HAL_ga698d65e5cf1da8551890221a2189bc88.html#ga698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a> - 1) &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3cd0a9d4caf6456edd91d03068d2c1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV1 field. <br /></td></tr>
<tr class="separator:ga3cd0a9d4caf6456edd91d03068d2c1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeffe5c986a74375f482ec77d2492865"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gadeffe5c986a74375f482ec77d2492865">STM32_PREDIV2</a>&#160;&#160;&#160;((<a class="el" href="group__STM32F10X__CL__HAL_ga8cfdffd3cdc62840504ae644898f3b7f.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a> - 1) &lt;&lt; 4)</td></tr>
<tr class="memdesc:gadeffe5c986a74375f482ec77d2492865"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV2 field. <br /></td></tr>
<tr class="separator:gadeffe5c986a74375f482ec77d2492865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field. <br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d77f6e8d390a8a80ce68bfba91bf18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga10d77f6e8d390a8a80ce68bfba91bf18">STM32_PLL2MUL</a>&#160;&#160;&#160;((<a class="el" href="group__STM32F10X__CL__HAL_gaa203a24b063db3b89deefe370fcca6c9.html#gaa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a> - 2) &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga10d77f6e8d390a8a80ce68bfba91bf18"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2MUL field. <br /></td></tr>
<tr class="separator:ga10d77f6e8d390a8a80ce68bfba91bf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426a0ac61de9c955d6f1c6f74d01e821"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga426a0ac61de9c955d6f1c6f74d01e821">STM32_PLL3MUL</a>&#160;&#160;&#160;((<a class="el" href="group__STM32F10X__CL__HAL_ga46e4ff65179ddd52641c366865b6cfa6.html#ga46e4ff65179ddd52641c366865b6cfa6">STM32_PLL3MUL_VALUE</a> - 2) &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga426a0ac61de9c955d6f1c6f74d01e821"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3MUL field. <br /></td></tr>
<tr class="separator:ga426a0ac61de9c955d6f1c6f74d01e821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15492b9d08df4e93f8ce887edd47cfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gae15492b9d08df4e93f8ce887edd47cfb">STM32_PLL2CLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__STM32F10X__CL__HAL_ga8cfdffd3cdc62840504ae644898f3b7f.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>)</td></tr>
<tr class="memdesc:gae15492b9d08df4e93f8ce887edd47cfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 input frequency. <br /></td></tr>
<tr class="separator:gae15492b9d08df4e93f8ce887edd47cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b9244074aa701666ee2062231c300d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga42b9244074aa701666ee2062231c300d">STM32_PLL2CLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__STM32F10X__CL__HAL.html#gae15492b9d08df4e93f8ce887edd47cfb">STM32_PLL2CLKIN</a> * <a class="el" href="group__STM32F10X__CL__HAL_gaa203a24b063db3b89deefe370fcca6c9.html#gaa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga42b9244074aa701666ee2062231c300d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 output clock frequency. <br /></td></tr>
<tr class="separator:ga42b9244074aa701666ee2062231c300d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7efe4ad627dfce26e9f11094bc8ff7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga2a7efe4ad627dfce26e9f11094bc8ff7">STM32_PLL2VCO</a>&#160;&#160;&#160;(<a class="el" href="group__STM32F10X__CL__HAL.html#ga42b9244074aa701666ee2062231c300d">STM32_PLL2CLKOUT</a> * 2)</td></tr>
<tr class="memdesc:ga2a7efe4ad627dfce26e9f11094bc8ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 VCO clock frequency. <br /></td></tr>
<tr class="separator:ga2a7efe4ad627dfce26e9f11094bc8ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96b3ba07d6cad557a2e21350e8806e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gad96b3ba07d6cad557a2e21350e8806e3">STM32_PLL3CLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__STM32F10X__CL__HAL_ga8cfdffd3cdc62840504ae644898f3b7f.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>)</td></tr>
<tr class="memdesc:gad96b3ba07d6cad557a2e21350e8806e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3 input frequency. <br /></td></tr>
<tr class="separator:gad96b3ba07d6cad557a2e21350e8806e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d34ad3c2631c7cae738076ed656a7ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga3d34ad3c2631c7cae738076ed656a7ed">STM32_PLL3CLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__STM32F10X__CL__HAL.html#gad96b3ba07d6cad557a2e21350e8806e3">STM32_PLL3CLKIN</a> * <a class="el" href="group__STM32F10X__CL__HAL_ga46e4ff65179ddd52641c366865b6cfa6.html#ga46e4ff65179ddd52641c366865b6cfa6">STM32_PLL3MUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga3d34ad3c2631c7cae738076ed656a7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3 output clock frequency. <br /></td></tr>
<tr class="separator:ga3d34ad3c2631c7cae738076ed656a7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc49b2fb7f6718ad771dd1d14d7a6b70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gacc49b2fb7f6718ad771dd1d14d7a6b70">STM32_PLL3VCO</a>&#160;&#160;&#160;(<a class="el" href="group__STM32F10X__CL__HAL.html#ga3d34ad3c2631c7cae738076ed656a7ed">STM32_PLL3CLKOUT</a> * 2)</td></tr>
<tr class="memdesc:gacc49b2fb7f6718ad771dd1d14d7a6b70"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3 VCO clock frequency. <br /></td></tr>
<tr class="separator:gacc49b2fb7f6718ad771dd1d14d7a6b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b992d7cf08100f320f3806b38063fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga84b992d7cf08100f320f3806b38063fd">STM32_PREDIV1CLK</a>&#160;&#160;&#160;STM32_HSECLK</td></tr>
<tr class="memdesc:ga84b992d7cf08100f320f3806b38063fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV1 input frequency. <br /></td></tr>
<tr class="separator:ga84b992d7cf08100f320f3806b38063fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(<a class="el" href="group__STM32F10X__CL__HAL.html#ga84b992d7cf08100f320f3806b38063fd">STM32_PREDIV1CLK</a> / <a class="el" href="group__STM32F10X__CL__HAL_ga698d65e5cf1da8551890221a2189bc88.html#ga698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2)</td></tr>
<tr class="memdesc:gad537b9f020ad589c5a1b78f27316f8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> VCO clock frequency. <br /></td></tr>
<tr class="separator:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source. <br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency. <br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency. <br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency. <br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;(STM32_HSECLK / 128)</td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock. <br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f559490a97de4746d6963d946e1e37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga62f559490a97de4746d6963d946e1e37">STM32_ADCCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> / 4)</td></tr>
<tr class="memdesc:ga62f559490a97de4746d6963d946e1e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC frequency. <br /></td></tr>
<tr class="separator:ga62f559490a97de4746d6963d946e1e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a3ddcc3d146eb226f1d5620510f6f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gae4a3ddcc3d146eb226f1d5620510f6f1">STM32_OTGFSCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / 3)</td></tr>
<tr class="memdesc:gae4a3ddcc3d146eb226f1d5620510f6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTG frequency. <br /></td></tr>
<tr class="separator:gae4a3ddcc3d146eb226f1d5620510f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 2)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 5, 6, 7 clock. <br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 1, 8 clock. <br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings. <br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Platform identification</div></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;STM32F10x Connectivity Line&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Absolute Maximum Ratings</div></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum system clock frequency. <br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;50000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency. <br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency. <br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency. <br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency. <br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f17caf30dfa4407aea5729fb07f1f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga02f17caf30dfa4407aea5729fb07f1f4">STM32_PLL1IN_MAX</a>&#160;&#160;&#160;12000000</td></tr>
<tr class="memdesc:ga02f17caf30dfa4407aea5729fb07f1f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga02f17caf30dfa4407aea5729fb07f1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2c6e0c56ae88bd8754610b3033addf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga0e2c6e0c56ae88bd8754610b3033addf">STM32_PLL1IN_MIN</a>&#160;&#160;&#160;3000000</td></tr>
<tr class="memdesc:ga0e2c6e0c56ae88bd8754610b3033addf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL1 input clock frequency. <br /></td></tr>
<tr class="separator:ga0e2c6e0c56ae88bd8754610b3033addf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b137b66e43f7329bcb1d90b714f0343"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga1b137b66e43f7329bcb1d90b714f0343">STM32_PLL23IN_MAX</a>&#160;&#160;&#160;5000000</td></tr>
<tr class="memdesc:ga1b137b66e43f7329bcb1d90b714f0343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL1 input clock frequency. <br /></td></tr>
<tr class="separator:ga1b137b66e43f7329bcb1d90b714f0343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3425a4f74febbdd503482cc13d75e1fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga3425a4f74febbdd503482cc13d75e1fe">STM32_PLL23IN_MIN</a>&#160;&#160;&#160;3000000</td></tr>
<tr class="memdesc:ga3425a4f74febbdd503482cc13d75e1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL2 and PLL3 input clock frequency. <br /></td></tr>
<tr class="separator:ga3425a4f74febbdd503482cc13d75e1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8394cc0fe3fb73d9f3699d78ca693127"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga8394cc0fe3fb73d9f3699d78ca693127">STM32_PLL1VCO_MAX</a>&#160;&#160;&#160;144000000</td></tr>
<tr class="memdesc:ga8394cc0fe3fb73d9f3699d78ca693127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL1 VCO clock frequency. <br /></td></tr>
<tr class="separator:ga8394cc0fe3fb73d9f3699d78ca693127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b5c3ef1ad493f6da6155faa0a694bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga30b5c3ef1ad493f6da6155faa0a694bf">STM32_PLL1VCO_MIN</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="memdesc:ga30b5c3ef1ad493f6da6155faa0a694bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL1 VCO clock frequency. <br /></td></tr>
<tr class="separator:ga30b5c3ef1ad493f6da6155faa0a694bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d548d7d5af291e6ebff071612936d59"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga2d548d7d5af291e6ebff071612936d59">STM32_PLL23VCO_MAX</a>&#160;&#160;&#160;148000000</td></tr>
<tr class="memdesc:ga2d548d7d5af291e6ebff071612936d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL2 and PLL3 VCO clock frequency. <br /></td></tr>
<tr class="separator:ga2d548d7d5af291e6ebff071612936d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962065d0830db3c619daecd728fa853f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga962065d0830db3c619daecd728fa853f">STM32_PLL23VCO_MIN</a>&#160;&#160;&#160;80000000</td></tr>
<tr class="memdesc:ga962065d0830db3c619daecd728fa853f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL2 and PLL3 VCO clock frequency. <br /></td></tr>
<tr class="separator:ga962065d0830db3c619daecd728fa853f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency. <br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency. <br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga65bc862d854e0ebe1b8dc0426fa37351">STM32_ADCCLK_MAX</a>&#160;&#160;&#160;14000000</td></tr>
<tr class="memdesc:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ADC clock frequency. <br /></td></tr>
<tr class="separator:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gaeb9446aadd865bf77b99f686b2cc1e57">STM32_SPII2S_MAX</a>&#160;&#160;&#160;18000000</td></tr>
<tr class="memdesc:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI/I2S clock frequency. <br /></td></tr>
<tr class="separator:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_CFGR register bits definitions</div></td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga6a49bf4388f3acf15661252b3bb7547b.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gab5b581bd1ff4fd48fc8c5f093ca776ca.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga6dfcd5149eb88f1681b4defc77f4d8b2.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaeb5f7cce4d1b6646f7e48d2784aade1c.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaaa6b23363a848239b048cde5b565e2d5.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaab6772439c76981e1c1d23bf97ec3910.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga152f3c2eabcc96019194c85bb2f7f2af.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga6ea1e82317d266fa344d6787f485e991.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga7099ae3ddeb74537f4a34f1e36730dbe.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaac6d223ccd51614bd3c8f354b16e4671.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gab7b100956dae0246dd9faa0a54010b17.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga750b0ba24dbebb1fac1a3b2330666350.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 11)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaa85c01042fcee21da997473f4f42ba78.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 11)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga0db040c759cc09cee6261301a952d862.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaf986782e091335aeaf0235635d20353d.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6c315cac4eed84eefb906f11909d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaedf6c315cac4eed84eefb906f11909d5.html#gaedf6c315cac4eed84eefb906f11909d5">STM32_ADCPRE_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 14)</td></tr>
<tr class="separator:gaedf6c315cac4eed84eefb906f11909d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f817c97ee65cef48408aae15a4275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gac85f817c97ee65cef48408aae15a4275.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gac85f817c97ee65cef48408aae15a4275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad628210302793a5ffdd7a92515c2d3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gad628210302793a5ffdd7a92515c2d3a1.html#gad628210302793a5ffdd7a92515c2d3a1">STM32_ADCPRE_DIV6</a>&#160;&#160;&#160;(2 &lt;&lt; 14)</td></tr>
<tr class="separator:gad628210302793a5ffdd7a92515c2d3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4296ec001b1f54da48a503c68af27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gacc4296ec001b1f54da48a503c68af27a.html#gacc4296ec001b1f54da48a503c68af27a">STM32_ADCPRE_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; 14)</td></tr>
<tr class="separator:gacc4296ec001b1f54da48a503c68af27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a499ebef58406ab8a3fbd22ff76938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga92a499ebef58406ab8a3fbd22ff76938.html#ga92a499ebef58406ab8a3fbd22ff76938">STM32_PLLSRC_PREDIV1</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga92a499ebef58406ab8a3fbd22ff76938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f9922a2c51301f69ea204b69462bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga69f9922a2c51301f69ea204b69462bad.html#ga69f9922a2c51301f69ea204b69462bad">STM32_OTGFSPRE_DIV2</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga69f9922a2c51301f69ea204b69462bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920fca24655662d92ce59f276b202935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga920fca24655662d92ce59f276b202935.html#ga920fca24655662d92ce59f276b202935">STM32_OTGFSPRE_DIV3</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:ga920fca24655662d92ce59f276b202935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga71174f23b983106024aff472715ca05a.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga43bbd417ae1c7f675695ef58354efd42.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga7795741bb26f4cae45b88420a7be9d74.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f9b5a526eba086275563808846abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga748f9b5a526eba086275563808846abc.html#ga748f9b5a526eba086275563808846abc">STM32_MCOSEL_PLLDIV2</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga748f9b5a526eba086275563808846abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f5bcb7dd5ed78877e913c11f81ef68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga39f5bcb7dd5ed78877e913c11f81ef68.html#ga39f5bcb7dd5ed78877e913c11f81ef68">STM32_MCOSEL_PLL2</a>&#160;&#160;&#160;(8 &lt;&lt; 24)</td></tr>
<tr class="separator:ga39f5bcb7dd5ed78877e913c11f81ef68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369541df8c5bdce51c6fb50965806886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga369541df8c5bdce51c6fb50965806886.html#ga369541df8c5bdce51c6fb50965806886">STM32_MCOSEL_PLL3DIV2</a>&#160;&#160;&#160;(9 &lt;&lt; 24)</td></tr>
<tr class="separator:ga369541df8c5bdce51c6fb50965806886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208e4256525a05d1aea2db529abe2498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga208e4256525a05d1aea2db529abe2498.html#ga208e4256525a05d1aea2db529abe2498">STM32_MCOSEL_XT1</a>&#160;&#160;&#160;(10 &lt;&lt; 24)</td></tr>
<tr class="separator:ga208e4256525a05d1aea2db529abe2498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553a4055e917d0aa9dfd4f5949fc8f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga553a4055e917d0aa9dfd4f5949fc8f82.html#ga553a4055e917d0aa9dfd4f5949fc8f82">STM32_MCOSEL_PLL3</a>&#160;&#160;&#160;(11 &lt;&lt; 24)</td></tr>
<tr class="separator:ga553a4055e917d0aa9dfd4f5949fc8f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_BDCR register bits definitions</div></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gafd2e1233f00f5b0b087ae661e7bc60c0.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga5ab9353b28c9eb66d0713d0d29170550.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RCC_CFGR2 register bits definitions</div></td></tr>
<tr class="memitem:gab980c2814dda4c3f03e4d4ac18e339c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gab980c2814dda4c3f03e4d4ac18e339c8.html#gab980c2814dda4c3f03e4d4ac18e339c8">STM32_PREDIV1SRC_HSE</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gab980c2814dda4c3f03e4d4ac18e339c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495a1e77396146b55b5f311b9d33316f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga495a1e77396146b55b5f311b9d33316f.html#ga495a1e77396146b55b5f311b9d33316f">STM32_PREDIV1SRC_PLL2</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga495a1e77396146b55b5f311b9d33316f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">STM32F105/F107 CL capabilities</div></td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a5de102e63e6b690fbf4101ff43839"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga67a5de102e63e6b690fbf4101ff43839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_CHANNELS</b>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedd78077a50085638a94ea604b69739"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gafedd78077a50085638a94ea604b69739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b102f1e4f079d0781681226dc97144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 1)</td></tr>
<tr class="separator:gab8b102f1e4f079d0781681226dc97144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b153a0f6496cb029a61fa172e0b436"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga18b153a0f6496cb029a61fa172e0b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba2cb110becee61dca6d73693bc328"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 2)</td></tr>
<tr class="separator:ga9dba2cb110becee61dca6d73693bc328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4631f38326719157de788b0e2560e4ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3))</td></tr>
<tr class="separator:ga4631f38326719157de788b0e2560e4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b9c02ce01f019c4633b715ef580d12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac4b9c02ce01f019c4633b715ef580d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2))</td></tr>
<tr class="separator:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 3))</td></tr>
<tr class="separator:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3358af975ee36f0018329e9f7a03b229"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga3358af975ee36f0018329e9f7a03b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 5))</td></tr>
<tr class="separator:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d18be0534bf3f48e19342aa05eb340"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga99d18be0534bf3f48e19342aa05eb340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab128266614662fa05717f9b236284ed6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab128266614662fa05717f9b236284ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IRQ VECTOR names</div></td></tr>
<tr class="memitem:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gad4c8a013e3354da6d132cdb91a481c3c.html#gad4c8a013e3354da6d132cdb91a481c3c">WWDG_IRQHandler</a>&#160;&#160;&#160;Vector40</td></tr>
<tr class="separator:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga045476dfaec8c84f5e16b06b937c0c18.html#ga045476dfaec8c84f5e16b06b937c0c18">PVD_IRQHandler</a>&#160;&#160;&#160;Vector44</td></tr>
<tr class="separator:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3668bf2c1d66bea024e3ff1cc7f9952c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga3668bf2c1d66bea024e3ff1cc7f9952c.html#ga3668bf2c1d66bea024e3ff1cc7f9952c">TAMPER_IRQHandler</a>&#160;&#160;&#160;Vector48</td></tr>
<tr class="separator:ga3668bf2c1d66bea024e3ff1cc7f9952c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadad366a84e3b496a18ef919a28342b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaeadad366a84e3b496a18ef919a28342b.html#gaeadad366a84e3b496a18ef919a28342b">RTC_IRQHandler</a>&#160;&#160;&#160;Vector4C</td></tr>
<tr class="separator:gaeadad366a84e3b496a18ef919a28342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cca2eaebb146655fb72e09adee7839d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga3cca2eaebb146655fb72e09adee7839d.html#ga3cca2eaebb146655fb72e09adee7839d">FLASH_IRQHandler</a>&#160;&#160;&#160;Vector50</td></tr>
<tr class="separator:ga3cca2eaebb146655fb72e09adee7839d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6d083fa78461da86a717b28973e009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga5a6d083fa78461da86a717b28973e009.html#ga5a6d083fa78461da86a717b28973e009">RCC_IRQHandler</a>&#160;&#160;&#160;Vector54</td></tr>
<tr class="separator:ga5a6d083fa78461da86a717b28973e009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac468127e2887086eeafd0fc5044c8c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gac468127e2887086eeafd0fc5044c8c1f.html#gac468127e2887086eeafd0fc5044c8c1f">EXTI0_IRQHandler</a>&#160;&#160;&#160;Vector58</td></tr>
<tr class="separator:gac468127e2887086eeafd0fc5044c8c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0580c4052329cca57bede85ffff29de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga0580c4052329cca57bede85ffff29de5.html#ga0580c4052329cca57bede85ffff29de5">EXTI1_IRQHandler</a>&#160;&#160;&#160;Vector5C</td></tr>
<tr class="separator:ga0580c4052329cca57bede85ffff29de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gae39f987c5ace4c480d23ea000ed53f6e.html#gae39f987c5ace4c480d23ea000ed53f6e">EXTI2_IRQHandler</a>&#160;&#160;&#160;Vector60</td></tr>
<tr class="separator:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga6227b0b9333e766db47c3e86d57b8a4f.html#ga6227b0b9333e766db47c3e86d57b8a4f">EXTI3_IRQHandler</a>&#160;&#160;&#160;Vector64</td></tr>
<tr class="separator:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gab7dcb33a5cf9254fd25f8619c6c92ab8.html#gab7dcb33a5cf9254fd25f8619c6c92ab8">EXTI4_IRQHandler</a>&#160;&#160;&#160;Vector68</td></tr>
<tr class="separator:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7debe9fc2548ab6640825967110101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga3f7debe9fc2548ab6640825967110101.html#ga3f7debe9fc2548ab6640825967110101">DMA1_Ch1_IRQHandler</a>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:ga3f7debe9fc2548ab6640825967110101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d95c99d84753e4efe4909bbaae4fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga37d95c99d84753e4efe4909bbaae4fa1.html#ga37d95c99d84753e4efe4909bbaae4fa1">DMA1_Ch2_IRQHandler</a>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:ga37d95c99d84753e4efe4909bbaae4fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a67d36319fc3c153999ebbb0e0cd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaa3a67d36319fc3c153999ebbb0e0cd49.html#gaa3a67d36319fc3c153999ebbb0e0cd49">DMA1_Ch3_IRQHandler</a>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:gaa3a67d36319fc3c153999ebbb0e0cd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76bb91040587d17a396ccb31395aa0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga76bb91040587d17a396ccb31395aa0e5.html#ga76bb91040587d17a396ccb31395aa0e5">DMA1_Ch4_IRQHandler</a>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:ga76bb91040587d17a396ccb31395aa0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe5dfd4aed18b04f864d5fbed32f438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gadbe5dfd4aed18b04f864d5fbed32f438.html#gadbe5dfd4aed18b04f864d5fbed32f438">DMA1_Ch5_IRQHandler</a>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:gadbe5dfd4aed18b04f864d5fbed32f438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b427886b2c2d2c7ce3be9537c1f6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga39b427886b2c2d2c7ce3be9537c1f6a2.html#ga39b427886b2c2d2c7ce3be9537c1f6a2">DMA1_Ch6_IRQHandler</a>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:ga39b427886b2c2d2c7ce3be9537c1f6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfa962ef95ba5a06ad60ac57e8a54ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaecfa962ef95ba5a06ad60ac57e8a54ec.html#gaecfa962ef95ba5a06ad60ac57e8a54ec">DMA1_Ch7_IRQHandler</a>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:gaecfa962ef95ba5a06ad60ac57e8a54ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7315be5ac997b8f347fe1e22f58adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gabc7315be5ac997b8f347fe1e22f58adf.html#gabc7315be5ac997b8f347fe1e22f58adf">ADC1_2_IRQHandler</a>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:gabc7315be5ac997b8f347fe1e22f58adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdbecfed2cdeadfec6210f7ec510fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga4fdbecfed2cdeadfec6210f7ec510fbc.html#ga4fdbecfed2cdeadfec6210f7ec510fbc">CAN1_TX_IRQHandler</a>&#160;&#160;&#160;Vector8C</td></tr>
<tr class="separator:ga4fdbecfed2cdeadfec6210f7ec510fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40873fbdcb268642576f45babaad5c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga40873fbdcb268642576f45babaad5c2e.html#ga40873fbdcb268642576f45babaad5c2e">CAN1_RX0_IRQHandler</a>&#160;&#160;&#160;Vector90</td></tr>
<tr class="separator:ga40873fbdcb268642576f45babaad5c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8550c9680a59f697a018b283878b0648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga8550c9680a59f697a018b283878b0648.html#ga8550c9680a59f697a018b283878b0648">CAN1_RX1_IRQHandler</a>&#160;&#160;&#160;Vector94</td></tr>
<tr class="separator:ga8550c9680a59f697a018b283878b0648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a0b35d117d66c63172d56a59ce2e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gab6a0b35d117d66c63172d56a59ce2e20.html#gab6a0b35d117d66c63172d56a59ce2e20">CAN1_SCE_IRQHandler</a>&#160;&#160;&#160;Vector98</td></tr>
<tr class="separator:gab6a0b35d117d66c63172d56a59ce2e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2efac0867c3c975ea4ea586013b10ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gab2efac0867c3c975ea4ea586013b10ce.html#gab2efac0867c3c975ea4ea586013b10ce">EXTI9_5_IRQHandler</a>&#160;&#160;&#160;Vector9C</td></tr>
<tr class="separator:gab2efac0867c3c975ea4ea586013b10ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f33687cec484ac054656b3a9daca2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga2f33687cec484ac054656b3a9daca2c1.html#ga2f33687cec484ac054656b3a9daca2c1">TIM1_BRK_IRQHandler</a>&#160;&#160;&#160;VectorA0</td></tr>
<tr class="separator:ga2f33687cec484ac054656b3a9daca2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578b4afc3dd6695f66e1b7a116c33d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga578b4afc3dd6695f66e1b7a116c33d41.html#ga578b4afc3dd6695f66e1b7a116c33d41">TIM1_UP_IRQHandler</a>&#160;&#160;&#160;VectorA4</td></tr>
<tr class="separator:ga578b4afc3dd6695f66e1b7a116c33d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029af7575a43b2c3c6b50c62571ed21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga029af7575a43b2c3c6b50c62571ed21c.html#ga029af7575a43b2c3c6b50c62571ed21c">TIM1_TRG_COM_IRQHandler</a>&#160;&#160;&#160;VectorA8</td></tr>
<tr class="separator:ga029af7575a43b2c3c6b50c62571ed21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f167d3dabac4824347885babe86926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga3f167d3dabac4824347885babe86926f.html#ga3f167d3dabac4824347885babe86926f">TIM1_CC_IRQHandler</a>&#160;&#160;&#160;VectorAC</td></tr>
<tr class="separator:ga3f167d3dabac4824347885babe86926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga499bdce3f1172d391e9565e9f9d07a76.html#ga499bdce3f1172d391e9565e9f9d07a76">TIM2_IRQHandler</a>&#160;&#160;&#160;VectorB0</td></tr>
<tr class="separator:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga8e5c20e41d6d555efd718fc29037cc26.html#ga8e5c20e41d6d555efd718fc29037cc26">TIM3_IRQHandler</a>&#160;&#160;&#160;VectorB4</td></tr>
<tr class="separator:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582fbd8d35d9280347b55cd12f65c213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga582fbd8d35d9280347b55cd12f65c213.html#ga582fbd8d35d9280347b55cd12f65c213">TIM4_IRQHandler</a>&#160;&#160;&#160;VectorB8</td></tr>
<tr class="separator:ga582fbd8d35d9280347b55cd12f65c213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga83e61d3d4eb31c12a4369f6b1d9fa742.html#ga83e61d3d4eb31c12a4369f6b1d9fa742">I2C1_EV_IRQHandler</a>&#160;&#160;&#160;VectorBC</td></tr>
<tr class="separator:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e382b9ce2bb267c7414c7185637654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gad8e382b9ce2bb267c7414c7185637654.html#gad8e382b9ce2bb267c7414c7185637654">I2C1_ER_IRQHandler</a>&#160;&#160;&#160;VectorC0</td></tr>
<tr class="separator:gad8e382b9ce2bb267c7414c7185637654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga0b8dacb7ac76cfc954fd0db2d5e53025.html#ga0b8dacb7ac76cfc954fd0db2d5e53025">I2C2_EV_IRQHandler</a>&#160;&#160;&#160;VectorC4</td></tr>
<tr class="separator:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a98d05b127fa293a1210397bda82007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga1a98d05b127fa293a1210397bda82007.html#ga1a98d05b127fa293a1210397bda82007">I2C2_ER_IRQHandler</a>&#160;&#160;&#160;VectorC8</td></tr>
<tr class="separator:ga1a98d05b127fa293a1210397bda82007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc38983c3ec1357840b21472ff1a2147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gadc38983c3ec1357840b21472ff1a2147.html#gadc38983c3ec1357840b21472ff1a2147">SPI1_IRQHandler</a>&#160;&#160;&#160;VectorCC</td></tr>
<tr class="separator:gadc38983c3ec1357840b21472ff1a2147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaace6fa425ba2038de9ce01755070057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaaace6fa425ba2038de9ce01755070057.html#gaaace6fa425ba2038de9ce01755070057">SPI2_IRQHandler</a>&#160;&#160;&#160;VectorD0</td></tr>
<tr class="separator:gaaace6fa425ba2038de9ce01755070057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23182c2feafd217668e6b37c126512a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga23182c2feafd217668e6b37c126512a1.html#ga23182c2feafd217668e6b37c126512a1">USART1_IRQHandler</a>&#160;&#160;&#160;VectorD4</td></tr>
<tr class="separator:ga23182c2feafd217668e6b37c126512a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484cf268e20400bfa2cf159fd86b98be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga484cf268e20400bfa2cf159fd86b98be.html#ga484cf268e20400bfa2cf159fd86b98be">USART2_IRQHandler</a>&#160;&#160;&#160;VectorD8</td></tr>
<tr class="separator:ga484cf268e20400bfa2cf159fd86b98be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a246e61ab1022b289c251e48f7094aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga8a246e61ab1022b289c251e48f7094aa.html#ga8a246e61ab1022b289c251e48f7094aa">USART3_IRQHandler</a>&#160;&#160;&#160;VectorDC</td></tr>
<tr class="separator:ga8a246e61ab1022b289c251e48f7094aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d705608b3377724d368a6ce381c735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga94d705608b3377724d368a6ce381c735.html#ga94d705608b3377724d368a6ce381c735">EXTI15_10_IRQHandler</a>&#160;&#160;&#160;VectorE0</td></tr>
<tr class="separator:ga94d705608b3377724d368a6ce381c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cb393b4527feb7fda840d9584d5edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gac9cb393b4527feb7fda840d9584d5edf.html#gac9cb393b4527feb7fda840d9584d5edf">RTC_Alarm_IRQHandler</a>&#160;&#160;&#160;VectorE4</td></tr>
<tr class="separator:gac9cb393b4527feb7fda840d9584d5edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d10057f3ad0cec6a12f2f593ef8e4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga8d10057f3ad0cec6a12f2f593ef8e4c0.html#ga8d10057f3ad0cec6a12f2f593ef8e4c0">OTG_FS_WKUP_IRQHandler</a>&#160;&#160;&#160;VectorE8</td></tr>
<tr class="separator:ga8d10057f3ad0cec6a12f2f593ef8e4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9fe80492ed4e0fa1fd6faf58bd58e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gab9fe80492ed4e0fa1fd6faf58bd58e4b.html#gab9fe80492ed4e0fa1fd6faf58bd58e4b">TIM5_IRQHandler</a>&#160;&#160;&#160;Vector108</td></tr>
<tr class="separator:gab9fe80492ed4e0fa1fd6faf58bd58e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e1203f13593d969234331ceb55d7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gad9e1203f13593d969234331ceb55d7d2.html#gad9e1203f13593d969234331ceb55d7d2">SPI3_IRQHandler</a>&#160;&#160;&#160;Vector10C</td></tr>
<tr class="separator:gad9e1203f13593d969234331ceb55d7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b19b89f21dd7c2510cf3ad18f30550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gac4b19b89f21dd7c2510cf3ad18f30550.html#gac4b19b89f21dd7c2510cf3ad18f30550">UART4_IRQHandler</a>&#160;&#160;&#160;Vector110</td></tr>
<tr class="separator:gac4b19b89f21dd7c2510cf3ad18f30550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b377c7a7064b3dad2e2ef423f786786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga3b377c7a7064b3dad2e2ef423f786786.html#ga3b377c7a7064b3dad2e2ef423f786786">UART5_IRQHandler</a>&#160;&#160;&#160;Vector114</td></tr>
<tr class="separator:ga3b377c7a7064b3dad2e2ef423f786786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30e35a563a952a284f3f54d7f164ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gae30e35a563a952a284f3f54d7f164ccd.html#gae30e35a563a952a284f3f54d7f164ccd">TIM6_IRQHandler</a>&#160;&#160;&#160;Vector118</td></tr>
<tr class="separator:gae30e35a563a952a284f3f54d7f164ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58f7701209700015c8090b7904e5e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaf58f7701209700015c8090b7904e5e3e.html#gaf58f7701209700015c8090b7904e5e3e">TIM7_IRQHandler</a>&#160;&#160;&#160;Vector11C</td></tr>
<tr class="separator:gaf58f7701209700015c8090b7904e5e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e42b422ce23eb466d067abbd0098ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga59e42b422ce23eb466d067abbd0098ea.html#ga59e42b422ce23eb466d067abbd0098ea">DMA2_Ch1_IRQHandler</a>&#160;&#160;&#160;Vector120</td></tr>
<tr class="separator:ga59e42b422ce23eb466d067abbd0098ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86b2cc4ca778cf1922b28e0fa0957d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gae86b2cc4ca778cf1922b28e0fa0957d8.html#gae86b2cc4ca778cf1922b28e0fa0957d8">DMA2_Ch2_IRQHandler</a>&#160;&#160;&#160;Vector124</td></tr>
<tr class="separator:gae86b2cc4ca778cf1922b28e0fa0957d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cdd76c6987693a2aeeb7ceb0c470dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gad3cdd76c6987693a2aeeb7ceb0c470dc.html#gad3cdd76c6987693a2aeeb7ceb0c470dc">DMA2_Ch3_IRQHandler</a>&#160;&#160;&#160;Vector128</td></tr>
<tr class="separator:gad3cdd76c6987693a2aeeb7ceb0c470dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83dd1dcc65ce982a3a8dd3c7c5fdd113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga83dd1dcc65ce982a3a8dd3c7c5fdd113.html#ga83dd1dcc65ce982a3a8dd3c7c5fdd113">DMA2_Ch4_IRQHandler</a>&#160;&#160;&#160;Vector12C</td></tr>
<tr class="separator:ga83dd1dcc65ce982a3a8dd3c7c5fdd113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6621b255e85340e1c387bb1813aae2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga6621b255e85340e1c387bb1813aae2c5.html#ga6621b255e85340e1c387bb1813aae2c5">DMA2_Ch5_IRQHandler</a>&#160;&#160;&#160;Vector130</td></tr>
<tr class="separator:ga6621b255e85340e1c387bb1813aae2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4edc08be5bb6da369dcfa6e8904e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga9c4edc08be5bb6da369dcfa6e8904e8c.html#ga9c4edc08be5bb6da369dcfa6e8904e8c">ETH_IRQHandler</a>&#160;&#160;&#160;Vector134</td></tr>
<tr class="separator:ga9c4edc08be5bb6da369dcfa6e8904e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e42fa5ac97c2b11a675203babde70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga37e42fa5ac97c2b11a675203babde70d.html#ga37e42fa5ac97c2b11a675203babde70d">ETH_WKUP_IRQHandler</a>&#160;&#160;&#160;Vector138</td></tr>
<tr class="separator:ga37e42fa5ac97c2b11a675203babde70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0032aa0dc56f382b429d42689cd328b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga0032aa0dc56f382b429d42689cd328b4.html#ga0032aa0dc56f382b429d42689cd328b4">CAN2_TX_IRQHandler</a>&#160;&#160;&#160;Vector13C</td></tr>
<tr class="separator:ga0032aa0dc56f382b429d42689cd328b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd3a1d20f78823270967f8d8595850b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga1fd3a1d20f78823270967f8d8595850b.html#ga1fd3a1d20f78823270967f8d8595850b">CAN2_RX0_IRQHandler</a>&#160;&#160;&#160;Vector140</td></tr>
<tr class="separator:ga1fd3a1d20f78823270967f8d8595850b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e709ac3b25920cf21b816943432a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga43e709ac3b25920cf21b816943432a38.html#ga43e709ac3b25920cf21b816943432a38">CAN2_RX1_IRQHandler</a>&#160;&#160;&#160;Vector144</td></tr>
<tr class="separator:ga43e709ac3b25920cf21b816943432a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20ce4961b11559841c17ba37d472cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gac20ce4961b11559841c17ba37d472cd6.html#gac20ce4961b11559841c17ba37d472cd6">CAN2_SCE_IRQHandler</a>&#160;&#160;&#160;Vector148</td></tr>
<tr class="separator:gac20ce4961b11559841c17ba37d472cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102dbe2f5d20558c66a47ebe99b4eb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga102dbe2f5d20558c66a47ebe99b4eb59.html#ga102dbe2f5d20558c66a47ebe99b4eb59">OTG_FS_IRQHandler</a>&#160;&#160;&#160;Vector14C</td></tr>
<tr class="separator:ga102dbe2f5d20558c66a47ebe99b4eb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration options</div></td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group__STM32F10X__CL__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group__STM32F10X__CL__HAL_ga92a499ebef58406ab8a3fbd22ff76938.html#ga92a499ebef58406ab8a3fbd22ff76938">STM32_PLLSRC_PREDIV1</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the <a class="el" href="structPLL.html">PLL</a>.  <a href="group__STM32F10X__CL__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d0895fa37888c0446d8caf0121e172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gad5d0895fa37888c0446d8caf0121e172.html#gad5d0895fa37888c0446d8caf0121e172">STM32_PREDIV1SRC</a>&#160;&#160;&#160;<a class="el" href="group__STM32F10X__CL__HAL_gab980c2814dda4c3f03e4d4ac18e339c8.html#gab980c2814dda4c3f03e4d4ac18e339c8">STM32_PREDIV1SRC_HSE</a></td></tr>
<tr class="memdesc:gad5d0895fa37888c0446d8caf0121e172"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV1 clock source.  <a href="group__STM32F10X__CL__HAL_gad5d0895fa37888c0446d8caf0121e172.html#gad5d0895fa37888c0446d8caf0121e172">More...</a><br /></td></tr>
<tr class="separator:gad5d0895fa37888c0446d8caf0121e172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698d65e5cf1da8551890221a2189bc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga698d65e5cf1da8551890221a2189bc88.html#ga698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga698d65e5cf1da8551890221a2189bc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV1 division factor.  <a href="group__STM32F10X__CL__HAL_ga698d65e5cf1da8551890221a2189bc88.html#ga698d65e5cf1da8551890221a2189bc88">More...</a><br /></td></tr>
<tr class="separator:ga698d65e5cf1da8551890221a2189bc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> multiplier value.  <a href="group__STM32F10X__CL__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cfdffd3cdc62840504ae644898f3b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga8cfdffd3cdc62840504ae644898f3b7f.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga8cfdffd3cdc62840504ae644898f3b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV2 division factor.  <a href="group__STM32F10X__CL__HAL_ga8cfdffd3cdc62840504ae644898f3b7f.html#ga8cfdffd3cdc62840504ae644898f3b7f">More...</a><br /></td></tr>
<tr class="separator:ga8cfdffd3cdc62840504ae644898f3b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa203a24b063db3b89deefe370fcca6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_gaa203a24b063db3b89deefe370fcca6c9.html#gaa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaa203a24b063db3b89deefe370fcca6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 multiplier value.  <a href="group__STM32F10X__CL__HAL_gaa203a24b063db3b89deefe370fcca6c9.html#gaa203a24b063db3b89deefe370fcca6c9">More...</a><br /></td></tr>
<tr class="separator:gaa203a24b063db3b89deefe370fcca6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e4ff65179ddd52641c366865b6cfa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga46e4ff65179ddd52641c366865b6cfa6.html#ga46e4ff65179ddd52641c366865b6cfa6">STM32_PLL3MUL_VALUE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga46e4ff65179ddd52641c366865b6cfa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3 multiplier value.  <a href="group__STM32F10X__CL__HAL_ga46e4ff65179ddd52641c366865b6cfa6.html#ga46e4ff65179ddd52641c366865b6cfa6">More...</a><br /></td></tr>
<tr class="separator:ga46e4ff65179ddd52641c366865b6cfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="group__STM32F10X__CL__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value. <br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value. <br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671b452f988ee9b64e128fad72f656e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac85f817c97ee65cef48408aae15a4275.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a></td></tr>
<tr class="memdesc:ga671b452f988ee9b64e128fad72f656e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC prescaler value. <br /></td></tr>
<tr class="separator:ga671b452f988ee9b64e128fad72f656e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058a7d28f23efd7112a32b9a9dbbd77e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga058a7d28f23efd7112a32b9a9dbbd77e">STM32_OTG_CLOCK_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga058a7d28f23efd7112a32b9a9dbbd77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB clock setting. <br /></td></tr>
<tr class="separator:ga058a7d28f23efd7112a32b9a9dbbd77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e873b386b47317db4468cb733f7460"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga24e873b386b47317db4468cb733f7460">STM32_OTGFSPRE</a>&#160;&#160;&#160;<a class="el" href="group__STM32F10X__CL__HAL_ga920fca24655662d92ce59f276b202935.html#ga920fca24655662d92ce59f276b202935">STM32_OTGFSPRE_DIV3</a></td></tr>
<tr class="memdesc:ga24e873b386b47317db4468cb733f7460"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTG prescaler initialization. <br /></td></tr>
<tr class="separator:ga24e873b386b47317db4468cb733f7460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23dcd02c7a3e918f3b577d728941d82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gad23dcd02c7a3e918f3b577d728941d82">STM32_I2S_CLOCK_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gad23dcd02c7a3e918f3b577d728941d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dedicated I2S clock setting. <br /></td></tr>
<tr class="separator:gad23dcd02c7a3e918f3b577d728941d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO pin setting. <br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source. <br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32F10x Connectivity Line HAL subsystem low level driver header. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
