

================================================================
== Vitis HLS Report for 'AddRoundKey'
================================================================
* Date:           Sun Feb 23 16:10:25 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES_AntonioMateo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.179 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_in_15_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_15_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 3 'read' 'data_in_15_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_in_14_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_14_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 4 'read' 'data_in_14_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_in_13_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_13_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 5 'read' 'data_in_13_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_in_1213_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_1213_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 6 'read' 'data_in_1213_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_in_11_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_11_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 7 'read' 'data_in_11_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_in_10_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_10_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 8 'read' 'data_in_10_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_in_9_read11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_9_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 9 'read' 'data_in_9_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_in_8_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_8_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 10 'read' 'data_in_8_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_in_7_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_7_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 11 'read' 'data_in_7_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_in_6_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_6_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 12 'read' 'data_in_6_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_in_5_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_5_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 13 'read' 'data_in_5_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_in_4_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_4_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 14 'read' 'data_in_4_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_in_3_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_3_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 15 'read' 'data_in_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_in_2_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_2_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 16 'read' 'data_in_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_in_1_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_1_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 17 'read' 'data_in_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_in_0_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_0_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 18 'read' 'data_in_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%round_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %round" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 19 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %round_read, i1 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i5 %shl_ln" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 21 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr i8 %RoundKey_0, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 22 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.79ns)   --->   "%RoundKey_0_load = load i5 %RoundKey_0_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 23 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr i8 %RoundKey_1, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 24 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.79ns)   --->   "%RoundKey_1_load = load i5 %RoundKey_1_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 25 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr i8 %RoundKey_2, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 26 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.79ns)   --->   "%RoundKey_2_load = load i5 %RoundKey_2_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 27 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr i8 %RoundKey_3, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 28 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.79ns)   --->   "%RoundKey_3_load = load i5 %RoundKey_3_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 29 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr i8 %RoundKey_4, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 30 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.79ns)   --->   "%RoundKey_4_load = load i5 %RoundKey_4_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 31 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr i8 %RoundKey_5, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 32 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.79ns)   --->   "%RoundKey_5_load = load i5 %RoundKey_5_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 33 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr i8 %RoundKey_6, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 34 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.79ns)   --->   "%RoundKey_6_load = load i5 %RoundKey_6_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 35 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr i8 %RoundKey_7, i64 0, i64 %zext_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 36 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.79ns)   --->   "%RoundKey_7_load = load i5 %RoundKey_7_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 37 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln224 = or i5 %shl_ln, i5 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 38 'or' 'or_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i5 %or_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 39 'zext' 'zext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_22 = getelementptr i8 %RoundKey_0, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 40 'getelementptr' 'RoundKey_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.79ns)   --->   "%RoundKey_0_load_1 = load i5 %RoundKey_0_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 41 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_22 = getelementptr i8 %RoundKey_1, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 42 'getelementptr' 'RoundKey_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.79ns)   --->   "%RoundKey_1_load_1 = load i5 %RoundKey_1_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 43 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_22 = getelementptr i8 %RoundKey_2, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 44 'getelementptr' 'RoundKey_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.79ns)   --->   "%RoundKey_2_load_1 = load i5 %RoundKey_2_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 45 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_22 = getelementptr i8 %RoundKey_3, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 46 'getelementptr' 'RoundKey_3_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.79ns)   --->   "%RoundKey_3_load_1 = load i5 %RoundKey_3_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 47 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_22 = getelementptr i8 %RoundKey_4, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 48 'getelementptr' 'RoundKey_4_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.79ns)   --->   "%RoundKey_4_load_1 = load i5 %RoundKey_4_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 49 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_22 = getelementptr i8 %RoundKey_5, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 50 'getelementptr' 'RoundKey_5_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.79ns)   --->   "%RoundKey_5_load_1 = load i5 %RoundKey_5_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 51 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_22 = getelementptr i8 %RoundKey_6, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 52 'getelementptr' 'RoundKey_6_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.79ns)   --->   "%RoundKey_6_load_1 = load i5 %RoundKey_6_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 53 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_22 = getelementptr i8 %RoundKey_7, i64 0, i64 %zext_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 54 'getelementptr' 'RoundKey_7_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.79ns)   --->   "%RoundKey_7_load_1 = load i5 %RoundKey_7_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 55 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln219 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:219]   --->   Operation 56 'specpipeline' 'specpipeline_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.79ns)   --->   "%RoundKey_0_load = load i5 %RoundKey_0_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 57 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%xor_ln224 = xor i8 %RoundKey_0_load, i8 %data_in_0_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 58 'xor' 'xor_ln224' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (0.79ns)   --->   "%RoundKey_1_load = load i5 %RoundKey_1_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 59 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%xor_ln225 = xor i8 %RoundKey_1_load, i8 %data_in_1_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 60 'xor' 'xor_ln225' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/2] (0.79ns)   --->   "%RoundKey_2_load = load i5 %RoundKey_2_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 61 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%xor_ln226 = xor i8 %RoundKey_2_load, i8 %data_in_2_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 62 'xor' 'xor_ln226' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (0.79ns)   --->   "%RoundKey_3_load = load i5 %RoundKey_3_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 63 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%xor_ln227 = xor i8 %RoundKey_3_load, i8 %data_in_3_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 64 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/2] (0.79ns)   --->   "%RoundKey_4_load = load i5 %RoundKey_4_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 65 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%xor_ln224_1 = xor i8 %RoundKey_4_load, i8 %data_in_4_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 66 'xor' 'xor_ln224_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/2] (0.79ns)   --->   "%RoundKey_5_load = load i5 %RoundKey_5_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 67 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%xor_ln225_1 = xor i8 %RoundKey_5_load, i8 %data_in_5_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 68 'xor' 'xor_ln225_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/2] (0.79ns)   --->   "%RoundKey_6_load = load i5 %RoundKey_6_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 69 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%xor_ln226_1 = xor i8 %RoundKey_6_load, i8 %data_in_6_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 70 'xor' 'xor_ln226_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (0.79ns)   --->   "%RoundKey_7_load = load i5 %RoundKey_7_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 71 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%xor_ln227_1 = xor i8 %RoundKey_7_load, i8 %data_in_7_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 72 'xor' 'xor_ln227_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (0.79ns)   --->   "%RoundKey_0_load_1 = load i5 %RoundKey_0_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 73 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%xor_ln224_2 = xor i8 %RoundKey_0_load_1, i8 %data_in_8_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 74 'xor' 'xor_ln224_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (0.79ns)   --->   "%RoundKey_1_load_1 = load i5 %RoundKey_1_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 75 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%xor_ln225_2 = xor i8 %RoundKey_1_load_1, i8 %data_in_9_read11" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 76 'xor' 'xor_ln225_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/2] (0.79ns)   --->   "%RoundKey_2_load_1 = load i5 %RoundKey_2_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 77 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%xor_ln226_2 = xor i8 %RoundKey_2_load_1, i8 %data_in_10_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 78 'xor' 'xor_ln226_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (0.79ns)   --->   "%RoundKey_3_load_1 = load i5 %RoundKey_3_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 79 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%xor_ln227_2 = xor i8 %RoundKey_3_load_1, i8 %data_in_11_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 80 'xor' 'xor_ln227_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] (0.79ns)   --->   "%RoundKey_4_load_1 = load i5 %RoundKey_4_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 81 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 82 [1/1] (0.38ns)   --->   "%xor_ln224_3 = xor i8 %RoundKey_4_load_1, i8 %data_in_1213_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:224]   --->   Operation 82 'xor' 'xor_ln224_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] (0.79ns)   --->   "%RoundKey_5_load_1 = load i5 %RoundKey_5_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 83 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 84 [1/1] (0.38ns)   --->   "%xor_ln225_3 = xor i8 %RoundKey_5_load_1, i8 %data_in_13_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:225]   --->   Operation 84 'xor' 'xor_ln225_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/2] (0.79ns)   --->   "%RoundKey_6_load_1 = load i5 %RoundKey_6_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 85 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 86 [1/1] (0.38ns)   --->   "%xor_ln226_3 = xor i8 %RoundKey_6_load_1, i8 %data_in_14_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:226]   --->   Operation 86 'xor' 'xor_ln226_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/2] (0.79ns)   --->   "%RoundKey_7_load_1 = load i5 %RoundKey_7_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 87 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 88 [1/1] (0.38ns)   --->   "%xor_ln227_3 = xor i8 %RoundKey_7_load_1, i8 %data_in_15_read_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:227]   --->   Operation 88 'xor' 'xor_ln227_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i8 %xor_ln224" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 89 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %xor_ln225" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 90 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %xor_ln226" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 91 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %xor_ln227" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 92 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %xor_ln224_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 93 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %xor_ln225_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 94 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %xor_ln226_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 95 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %xor_ln227_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 96 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %xor_ln224_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 97 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %xor_ln225_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 98 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_9, i8 %xor_ln226_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 99 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %xor_ln227_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 100 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %xor_ln224_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 101 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %xor_ln225_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 102 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %xor_ln226_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 103 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_14, i8 %xor_ln227_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 104 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln229 = ret i128 %mrv_s" [AES_AntonioMateo/DIseno/AES_accel.cpp:229]   --->   Operation 105 'ret' 'ret_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	wire read operation ('round_read', AES_AntonioMateo/DIseno/AES_accel.cpp:224) on port 'round' (AES_AntonioMateo/DIseno/AES_accel.cpp:224) [43]  (0.000 ns)
	'getelementptr' operation 5 bit ('RoundKey_0_addr', AES_AntonioMateo/DIseno/AES_accel.cpp:224) [46]  (0.000 ns)
	'load' operation 8 bit ('RoundKey_0_load', AES_AntonioMateo/DIseno/AES_accel.cpp:224) on array 'RoundKey_0' [47]  (0.790 ns)

 <State 2>: 1.179ns
The critical path consists of the following:
	'load' operation 8 bit ('RoundKey_0_load', AES_AntonioMateo/DIseno/AES_accel.cpp:224) on array 'RoundKey_0' [47]  (0.790 ns)
	'xor' operation 8 bit ('xor_ln224', AES_AntonioMateo/DIseno/AES_accel.cpp:224) [48]  (0.389 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
