$date
	Thu Oct  7 17:36:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_asmd_multiplier $end
$var wire 1 ! ready $end
$var wire 8 " product [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % start $end
$var reg 4 & word0 [3:0] $end
$var reg 4 ' word1 [3:0] $end
$scope module module1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % start $end
$var wire 4 ( word0 [3:0] $end
$var wire 4 ) word1 [3:0] $end
$var wire 1 * shift $end
$var wire 1 ! ready $end
$var wire 8 + product [7:0] $end
$var wire 1 , m_is_1 $end
$var wire 1 - m0 $end
$var wire 1 . load_words $end
$var wire 1 / flush $end
$var wire 1 0 empty $end
$var wire 1 1 add_shift $end
$scope module control_module0 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % start $end
$var wire 1 , m_is_1 $end
$var wire 1 - m0 $end
$var wire 1 0 empty $end
$var reg 1 1 addshift $end
$var reg 1 / flush $end
$var reg 1 . load_words $end
$var reg 1 2 next_state $end
$var reg 1 ! ready $end
$var reg 1 * shift $end
$var reg 1 3 state $end
$upscope $end
$scope module datapath_module0 $end
$var wire 1 1 addshift $end
$var wire 1 # clk $end
$var wire 1 0 empty $end
$var wire 1 / flush $end
$var wire 1 . load_words $end
$var wire 1 $ reset $end
$var wire 1 * shift $end
$var wire 4 4 word0 [3:0] $end
$var wire 4 5 word1 [3:0] $end
$var wire 1 , m_is_1 $end
$var wire 1 - m0 $end
$var reg 8 6 multiplicand [7:0] $end
$var reg 4 7 multiplier [3:0] $end
$var reg 8 8 product [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 8
bx 7
bx 6
b1111 5
bx 4
x3
12
01
x0
0/
0.
x-
x,
bx +
0*
b1111 )
bx (
b1111 '
bx &
1%
x$
0#
bx "
0!
$end
#5000
1*
12
13
1#
#10000
0-
0*
02
b0 6
0,
b0 7
b0 "
b0 +
b0 8
03
0#
1$
#15000
1#
#20000
0#
0$
#25000
1#
#30000
12
1.
1!
00
0#
b1000 &
b1000 (
b1000 4
#35000
11
0!
0.
12
1-
13
b1111 7
b1000 6
1#
#40000
0#
#45000
b111 7
b10000 6
b1000 "
b1000 +
b1000 8
1#
#50000
0#
#55000
b11 7
b100000 6
b11000 "
b11000 +
b11000 8
1#
#60000
0#
#65000
11
12
1,
b1 7
b1000000 6
b111000 "
b111000 +
b111000 8
1#
#70000
0#
#75000
1*
0-
01
12
0,
b0 7
b10000000 6
b1111000 "
b1111000 +
b1111000 8
1#
#80000
0#
#85000
b0 6
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
#225000
1#
#230000
0#
#235000
1#
#240000
0#
#245000
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
#270000
0#
#275000
1#
#280000
0#
#285000
1#
#290000
0#
#295000
1#
#300000
0#
#305000
1#
#310000
0#
#315000
1#
#320000
0#
#325000
1#
#330000
0#
#335000
1#
#340000
0#
#345000
1#
#350000
0#
#355000
1#
#360000
0#
#365000
1#
#370000
0#
#375000
1#
#380000
0#
#385000
1#
#390000
0#
#395000
1#
#400000
0#
#405000
1#
#410000
0#
#415000
1#
#420000
0#
#425000
1#
#430000
0#
#435000
1#
#440000
0#
#445000
1#
#450000
0#
#455000
1#
#460000
0#
#465000
1#
#470000
0#
#475000
1#
#480000
0#
#485000
1#
#490000
0#
#495000
1#
#500000
0#
