[INFO]: Current run directory is /openLANE_flow/designs/picorv32a/runs/07-09_14-57
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 18
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/results/synthesis/picorv32a.synthesis.v to /openLANE_flow/designs/picorv32a/runs/07-09_14-57/results/synthesis/picorv32a.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 19
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 20
[INFO]: Core area width: 572.7
[INFO]: Core area height: 571.2
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/17-pdn.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/20-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 21
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/20-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/21-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 22
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/21-ioPlacer.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-57/results/floorplan/picorv32a.floorplan.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 23
[INFO]: Screenshot taken.
[INFO]: Power planning the following nets
[INFO]: Power: VPWR
[INFO]: Ground: VGND
[INFO]: Generating PDN...
[INFO]: current step index: 24
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-57/results/floorplan/picorv32a.floorplan.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/24-pdn.def
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 25
[INFO]: Core area width: 572.7
[INFO]: Core area height: 571.2
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/24-pdn.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/25-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 26
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/25-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/26-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 27
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/26-ioPlacer.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-57/results/floorplan/picorv32a.floorplan.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 28
[INFO]: Screenshot taken.
[INFO]: Power planning the following nets
[INFO]: Power: VPWR
[INFO]: Ground: VGND
[INFO]: Generating PDN...
[INFO]: current step index: 29
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-57/results/floorplan/picorv32a.floorplan.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-57/tmp/floorplan/29-pdn.def
