Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 31 10:27:16 2024
| Host         : DESKTOP-9SQ9M3B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            8 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             240 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | FSM_onehot_state_reg_n_0_[0] |                       |                1 |              2 |
|  clk_IBUF_BUFG | tx_i_1_n_0                   |                       |                1 |              2 |
|  clk_IBUF_BUFG |                              |                       |                3 |             12 |
|  clk_IBUF_BUFG | FSM_onehot_state_reg_n_0_[0] | tx_data[8]_i_1_n_0    |                2 |             16 |
|  clk_IBUF_BUFG | rxdata                       | rxdata[9]_i_1_n_0     |                6 |             32 |
|  clk_IBUF_BUFG |                              | count                 |                8 |             64 |
|  clk_IBUF_BUFG | bit_index[31]_i_2_n_0        | bit_index[31]_i_1_n_0 |                9 |             64 |
|  clk_IBUF_BUFG | rcount                       | rcount[31]_i_1_n_0    |                9 |             64 |
|  clk_IBUF_BUFG | rindex                       | rindex[31]_i_1_n_0    |                9 |             64 |
+----------------+------------------------------+-----------------------+------------------+----------------+


