Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7vx485t-ffg1761-2 -w -logic_opt on -ol
high -xe n -t 1 -xt 0 -register_duplication on -r 4 -mt off -detail -ir off -pr
off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc7vx485t
Target Package : ffg1761
Target Speed   : -2
Mapper Version : virtex7 -- $Revision: 1.55 $
Mapped Date    : Thu Jul 02 14:23:32 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:   42
Slice Logic Utilization:
  Number of Slice Registers:                 7,039 out of 607,200    1%
    Number used as Flip Flops:               7,039
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      5,258 out of 303,600    1%
    Number used as logic:                    4,569 out of 303,600    1%
      Number using O6 output only:           2,608
      Number using O5 output only:             482
      Number using O5 and O6:                1,479
      Number used as ROM:                        0
    Number used as Memory:                       7 out of 130,800    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             7
        Number using O6 output only:             7
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    682
      Number with same-slice register load:    651
      Number with same-slice carry load:        31
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,364 out of  75,900    3%
  Number of LUT Flip Flop pairs used:        7,360
    Number with an unused Flip Flop:         1,434 out of   7,360   19%
    Number with an unused LUT:               2,102 out of   7,360   28%
    Number of fully used LUT-FF pairs:       3,824 out of   7,360   51%
    Number of unique control sets:             316
    Number of slice register sites lost
      to control set restrictions:           1,274 out of 607,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         3 out of     700    1%
    Number of LOCed IOBs:                        3 out of       3  100%
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 26 out of   1,030    2%
    Number using RAMB36E1 only:                 26
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,060    0%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    1
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     700    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     700    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     700    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     700    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      56    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      56    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               0 out of      56    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of   2,800    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      4 out of      56    7%
    Number of LOCed GTXE2_CHANNELs:              4 out of       4  100%
  Number of GTXE2_COMMONs:                       1 out of      14    7%
  Number of IBUFDS_GTE2s:                        1 out of      28    3%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         0 out of      14    0%
  Number of IN_FIFOs:                            0 out of      56    0%
  Number of MMCME2_ADVs:                         2 out of      14   14%
    Number of LOCed MMCME2_ADVs:                 1 out of       2   50%
  Number of OUT_FIFOs:                           0 out of      56    0%
  Number of PCIE_2_1s:                           1 out of       4   25%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      14    0%
  Number of PHY_CONTROLs:                        0 out of      14    0%
  Number of PLLE2_ADVs:                          0 out of      14    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.96

Peak Memory Usage:  1227 MB
Total REAL time to MAP completion:  24 mins 27 secs 
Total CPU time to MAP completion:   24 mins 12 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:239 - The Partial Reconfiguration attribute INCLUSIVE=ROUTE on area
   group "pblock_ult" will be ignored since the area group is not associated
   with a Reconfigurable Partition.
WARNING:LIT:701 - PAD symbol "pci_exp_rxp<3>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxp<3>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_rxp<2>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxp<2>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_rxp<1>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxp<1>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_rxp<0>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxp<0>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_rxn<3>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxn<3>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_rxn<2>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxn<2>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_rxn<1>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxn<1>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_rxn<0>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxn<0>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "sys_clk_p" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "sys_clk_p" is not constrained (LOC) to a specific
   location.
WARNING:LIT:701 - PAD symbol "sys_clk_n" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "sys_clk_n" is not constrained (LOC) to a specific
   location.
WARNING:LIT:701 - PAD symbol "pci_exp_txp<3>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_txp<3>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_txp<2>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_txp<2>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_txp<1>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_txp<1>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_txp<0>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_txp<0>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_txn<3>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_txn<3>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_txn<2>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_txn<2>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_txn<1>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_txn<1>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pci_exp_txn<0>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_txn<0>" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "pcie_link_status" has an undefined IOSTANDARD.
WARNING:LIT:701 - PAD symbol "heartbeat" has an undefined IOSTANDARD.
WARNING:Pack:2874 - Trimming timing constraints from pin
   pcie/ext_clk.pipe_clock_i/mmcm_i
   of frag RST connected to power/ground net pcie/cfg_interrupt_stat
WARNING:PhysDesignRules:2452 - The IOB pcie_link_status is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB heartbeat is either not constrained (LOC)
   to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
   This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin
   location and I/O Standard.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network user_addr<19> has no load.
INFO:LIT:243 - Logical network user_addr<18> has no load.
INFO:LIT:243 - Logical network user_addr<17> has no load.
INFO:LIT:243 - Logical network user_addr<16> has no load.
INFO:LIT:243 - Logical network user_addr<15> has no load.
INFO:LIT:243 - Logical network user_addr<14> has no load.
INFO:LIT:243 - Logical network user_addr<13> has no load.
INFO:LIT:243 - Logical network user_addr<12> has no load.
INFO:LIT:243 - Logical network user_addr<11> has no load.
INFO:LIT:243 - Logical network user_addr<10> has no load.
INFO:LIT:243 - Logical network user_intr_ack has no load.
INFO:LIT:243 - Logical network pcie/app/tx_engine/s_axis_tx_tkeep<0> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/PIPE_RXOUTCLK_OUT<3> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/PIPE_RXOUTCLK_OUT<2> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/PIPE_RXOUTCLK_OUT<1> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/PIPE_RXOUTCLK_OUT<0> has no
   load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tke
   ep<7> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<19> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<18> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<14> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<8> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<7> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<6> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<5> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<4> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<3> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<2> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<1> has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_
   rx_tuser<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<11> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<10> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<9> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<8> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cpld<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cplh<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cplh<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cplh<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cplh<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cplh<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cplh<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cplh<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_cplh<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<11> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<10> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<9> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<8> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_npd<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_nph<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_nph<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_nph<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_nph<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_nph<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_nph<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_nph<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_nph<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<11> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<10> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<9> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<8> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_pd<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_ph<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_ph<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_ph<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_ph<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_ph<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_ph<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_ph<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/fc_ph<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<31> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<30> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<29> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<28> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<27> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<26> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<25> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<24> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<23> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<22> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<21> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<20> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<19> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<18> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<17> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<16> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<15> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<14> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<13> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<12> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<11> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<10> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<9> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<8> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_do<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_command<10> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_command<8> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_command<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_command<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_command<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dstatus<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dstatus<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dstatus<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dstatus<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<14> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<13> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<12> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<11> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<10> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<9> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<8> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<15> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<14> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<13> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<11> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lstatus<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<11> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<10> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<9> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<8> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_lcommand<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<11> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<10> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<9> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<8> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<7> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<6> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<5> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<4> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<3> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<2> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<1> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_dcommand2<0> has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_pmcsr_powerstate<1> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_pmcsr_powerstate<0> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_do<7> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_do<6> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_do<5> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_do<4> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_do<3> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_do<2> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_do<1> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_do<0> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_mmenable<2> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_mmenable<1> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_mmenable<0> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_sel_lnk_width<1> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_sel_lnk_width<0> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_lane_reversal_mode<1> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_lane_reversal_mode<0> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_tx_pm_state<2> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_tx_pm_state<1> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_tx_pm_state<0> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_rx_pm_state<1> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_rx_pm_state<0> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_initial_link_width<2> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_initial_link_width<1> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_initial_link_width<0> has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<6> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<5> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<4> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<3> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<2> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<1> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<0> has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/tx_err_drop has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_mgmt_rd_wr_done has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_pmcsr_pme_en has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_pmcsr_pme_status has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_received_func_lvl_rst has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_err_cpl_rdy has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_msienable has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_msixenable has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_interrupt_msixfm has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_bridge_serr_en has no
   load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_slot_control_electromech_il_ctl_pulse has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_root_control_syserr_corr_err_en has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_root_control_syserr_non_fatal_err_en has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_root_control_syserr_fatal_err_en has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_root_control_pme_int_en
   has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_corr_err_reporting_en has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_non_fatal_err_reporting_en has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_fatal_err_reporting_en has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_corr_err_received has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_non_fatal_err_received has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_fatal_err_received has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_msg_received_err_cor has
   no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_msg_received_err_non_fatal has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_msg_received_err_fatal
   has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_msg_received_pm_as_nak
   has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_msg_received_pm_pme has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_msg_received_pme_to_ack
   has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_msg_received_assert_int_a
   has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_msg_received_assert_int_b
   has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_msg_received_assert_int_c
   has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_msg_received_assert_int_d
   has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_msg_received_deassert_int_a has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_msg_received_deassert_int_b has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_msg_received_deassert_int_c has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_msg_received_deassert_int_d has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/cfg_msg_received_setslotpowerlimit has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_sel_lnk_rate has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_link_upcfg_cap has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_link_gen2_cap has no load.
INFO:LIT:243 - Logical network
   pcie/pcie_7x_v1_8_i/pl_link_partner_gen2_supported has no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/pl_directed_change_done has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_err_aer_headerlog_set has
   no load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_aer_ecrc_check_en has no
   load.
INFO:LIT:243 - Logical network pcie/pcie_7x_v1_8_i/cfg_aer_ecrc_gen_en has no
   load.
INFO:LIT:243 - Logical network pcie/app/gen4.psg4/user_rd_fifo/m_axis_tvalid has
   no load.
INFO:LIT:243 - Logical network pcie/app/gen3.psg3/user_rd_fifo/m_axis_tvalid has
   no load.
INFO:LIT:243 - Logical network pcie/app/gen2.psg2/user_rd_fifo/m_axis_tvalid has
   no load.
INFO:LIT:243 - Logical network pcie/app/gen1.psg1/user_rd_fifo/m_axis_tvalid has
   no load.
INFO:LIT:243 - Logical network pcie/app/gen4.psg4/user_wr_fifo_2/s_axis_tready
   has no load.
INFO:LIT:243 - Logical network pcie/app/gen4.psg4/user_wr_fifo_1/s_axis_tready
   has no load.
INFO:LIT:243 - Logical network pcie/app/gen3.psg3/user_wr_fifo_2/s_axis_tready
   has no load.
INFO:LIT:243 - Logical network pcie/app/gen3.psg3/user_wr_fifo_1/s_axis_tready
   has no load.
INFO:LIT:243 - Logical network pcie/app/gen2.psg2/user_wr_fifo_2/s_axis_tready
   has no load.
INFO:LIT:243 - Logical network pcie/app/gen2.psg2/user_wr_fifo_1/s_axis_tready
   has no load.
INFO:LIT:243 - Logical network pcie/app/gen1.psg1/user_wr_fifo_2/s_axis_tready
   has no load.
INFO:LIT:243 - Logical network pcie/app/gen1.psg1/user_wr_fifo_1/s_axis_tready
   has no load.
INFO:LIT:243 - Logical network
   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i has no load.
INFO:LIT:243 - Logical network
   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str1_data<56> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str1_data<48> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str1_data<40> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str1_data<32> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str1_data<24> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str1_data<16> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str1_data<8> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str1_data<0> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str2_data<56> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str2_data<48> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str2_data<40> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str2_data<32> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str2_data<24> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str2_data<16> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str2_data<8> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str2_data<0> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str3_data<56> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str3_data<48> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str3_data<40> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str3_data<32> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str3_data<24> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str3_data<16> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str3_data<8> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str3_data<0> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str4_data<56> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str4_data<48> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str4_data<40> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str4_data<32> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str4_data<24> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str4_data<16> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str4_data<8> has no load.
INFO:LIT:243 - Logical network ult/adpt_user_str4_data<0> has no load.
INFO:LIT:243 - Logical network ult/user_adpt_str1_ack has no load.
INFO:LIT:243 - Logical network ult/user_adpt_str2_ack has no load.
INFO:LIT:243 - Logical network ult/user_adpt_str3_ack has no load.
INFO:LIT:243 - Logical network ult/user_adpt_str4_ack has no load.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 141 block(s) removed
 113 block(s) optimized away
 413 signal(s) removed
 537 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "pcie/app/tx_engine/s_axis_tx_tkeep<0>" is sourceless and has been
removed.
The signal "pcie/app/tx_engine/state[3]_s_axis_tx_tkeep[7]_wide_mux_48_OUT<3>"
is sourceless and has been removed.
 Sourceless block "pcie/app/tx_engine/s_axis_tx_tkeep_0" (FF) removed.
The signal "pcie/pcie_7x_v1_8_i/PIPE_RXOUTCLK_OUT<3>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/PIPE_RXOUTCLK_OUT<2>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/PIPE_RXOUTCLK_OUT<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/PIPE_RXOUTCLK_OUT<0>" is sourceless and has been
removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep
<7>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<19>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<18>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<14>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<8>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<7>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<6>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<5>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<4>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<3>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<2>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<1>" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser<0>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<11>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<10>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<9>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<8>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<7>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<6>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<5>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<4>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<3>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<2>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<1>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cpld<0>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cplh<7>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cplh<6>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cplh<5>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cplh<4>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cplh<3>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cplh<2>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cplh<1>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_cplh<0>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<11>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<10>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<9>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<8>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<7>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<6>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<5>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<4>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<3>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<2>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<1>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_npd<0>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_nph<7>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_nph<6>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_nph<5>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_nph<4>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_nph<3>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_nph<2>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_nph<1>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_nph<0>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<11>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<10>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<9>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<8>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<7>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<6>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<5>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<4>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<3>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<2>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<1>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_pd<0>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_ph<7>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_ph<6>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_ph<5>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_ph<4>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_ph<3>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_ph<2>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_ph<1>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/fc_ph<0>" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<31>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<30>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<29>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<28>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<27>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<26>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<25>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<24>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<23>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<22>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<21>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<20>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<19>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<18>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<17>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<16>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<15>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<14>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<13>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<12>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<11>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<10>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<9>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<8>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<7>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<6>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<5>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<4>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<3>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<2>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_do<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_command<10>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_command<8>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_command<2>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_command<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_command<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dstatus<3>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dstatus<2>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dstatus<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dstatus<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<14>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<13>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<12>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<11>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<10>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<9>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<8>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<7>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<6>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<5>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<4>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<3>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<2>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<15>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<14>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<13>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<11>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<7>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<6>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<5>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<4>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lstatus<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<11>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<10>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<9>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<8>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<7>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<6>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<5>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<4>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<3>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_lcommand<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<11>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<10>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<9>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<8>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<7>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<6>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<5>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<4>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<3>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<2>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_dcommand2<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_pmcsr_powerstate<1>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_pmcsr_powerstate<0>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_do<7>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_do<6>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_do<5>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_do<4>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_do<3>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_do<2>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_do<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_do<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_mmenable<2>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_mmenable<1>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_mmenable<0>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/pl_sel_lnk_width<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_sel_lnk_width<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_lane_reversal_mode<1>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/pl_lane_reversal_mode<0>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/pl_tx_pm_state<2>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_tx_pm_state<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_tx_pm_state<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_rx_pm_state<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_rx_pm_state<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_initial_link_width<2>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/pl_initial_link_width<1>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/pl_initial_link_width<0>" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<6>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<5>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<4>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<3>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<2>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<1>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_vc_tcvc_map<0>" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/tx_err_drop" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_mgmt_rd_wr_done" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_pmcsr_pme_en" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_pmcsr_pme_status" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_received_func_lvl_rst" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_err_cpl_rdy" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_msienable" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_msixenable" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_interrupt_msixfm" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_to_turnoff" is sourceless and has been
removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_
ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_glue_set" (ROM) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_
ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_glue_set" is sourceless and
has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_
ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff" (SFF) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_
ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_bridge_serr_en" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_slot_control_electromech_il_ctl_pulse" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_root_control_syserr_corr_err_en" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_root_control_syserr_non_fatal_err_en" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_root_control_syserr_fatal_err_en" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_root_control_pme_int_en" is sourceless and
has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_corr_err_reporting_en" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_non_fatal_err_reporting_en" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_fatal_err_reporting_en" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_corr_err_received" is sourceless
and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_non_fatal_err_received" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_aer_rooterr_fatal_err_received" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_err_cor" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_err_non_fatal" is sourceless
and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_err_fatal" is sourceless and
has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_pm_as_nak" is sourceless and
has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_pm_pme" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_pme_to_ack" is sourceless and
has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_assert_int_a" is sourceless and
has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_assert_int_b" is sourceless and
has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_assert_int_c" is sourceless and
has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_assert_int_d" is sourceless and
has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_deassert_int_a" is sourceless
and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_deassert_int_b" is sourceless
and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_deassert_int_c" is sourceless
and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_deassert_int_d" is sourceless
and has been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_msg_received_setslotpowerlimit" is
sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/pl_sel_lnk_rate" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_link_upcfg_cap" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_link_gen2_cap" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pl_link_partner_gen2_supported" is sourceless
and has been removed.
The signal "pcie/pcie_7x_v1_8_i/pl_directed_change_done" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_err_aer_headerlog_set" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_aer_ecrc_check_en" is sourceless and has
been removed.
The signal "pcie/pcie_7x_v1_8_i/cfg_aer_ecrc_gen_en" is sourceless and has been
removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_err_cpl_rdy_n" is sourceless and
has been removed.
 Sourceless block "pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_err_cpl_rdy1_INV_0" (BUF)
removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_err_aer_headerlog_set_n" is
sourceless and has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_err_aer_headerlog_set1_INV_0" (BUF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_mgmt_rd_wr_done_n" is sourceless
and has been removed.
 Sourceless block "pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_mgmt_rd_wr_done1_INV_0"
(BUF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_rerrfwd" is sourceless and has
been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rerrf
wd_prev" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rerrf
wd_prev" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT61" (ROM) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<1>" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_1" (SFF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_received_func_lvl_rst_n" is
sourceless and has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_received_func_lvl_rst1_INV_0" (BUF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_recrc_err" is sourceless and has
been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_recrc
_err_prev" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_recrc
_err_prev" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT16" (ROM) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<0>" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_0" (SFF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_rbar_hit<6>" is sourceless and
has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev_6" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev<6>" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT151" (ROM) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<8>" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_8" (SFF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_rbar_hit<5>" is sourceless and
has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev_5" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev<5>" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT141" (ROM) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<7>" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_7" (SFF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_rbar_hit<4>" is sourceless and
has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev_4" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev<4>" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT131" (ROM) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<6>" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_6" (SFF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_rbar_hit<3>" is sourceless and
has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev_3" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev<3>" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT121" (ROM) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<5>" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_5" (SFF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_rbar_hit<2>" is sourceless and
has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev_2" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev<2>" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT111" (ROM) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<4>" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_4" (SFF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_rbar_hit<1>" is sourceless and
has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev_1" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev<1>" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT101" (ROM) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<3>" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_3" (SFF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_rbar_hit<0>" is sourceless and
has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev_0" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_
hit_prev<0>" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT91" (ROM) removed.
    The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<2>" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_2" (SFF) removed.
The signal "pcie/pcie_7x_v1_8_i/pcie_top_i/trn_rrem" is sourceless and has been
removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rrem_
prev_0" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rrem_
prev_0" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_c
ounter[11]_GND_6_o_equal_17_o<11>1_SW0" (ROM) removed.
    The signal "pcie/pcie_7x_v1_8_i/N124" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_is_e
of<1>14_SW5_SW0" (ROM) removed.
      The signal "pcie/pcie_7x_v1_8_i/N160" is sourceless and has been removed.
       Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT51" (ROM) removed.
        The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<19>" is sourceless and has been removed.
         Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_19" (SFF) removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_is_e
of<1>14_SW4" (ROM) removed.
    The signal "pcie/pcie_7x_v1_8_i/N143" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_tkee
p[7]_null_rx_tkeep[7]_mux_17_OUT81" (ROM) removed.
      The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/tkeep[7]_
null_rx_tkeep[7]_mux_17_OUT<7>" is sourceless and has been removed.
       Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep
_7" (SFF) removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_
len_counter121_SW0" (ROM) removed.
    The signal "pcie/pcie_7x_v1_8_i/N154" is sourceless and has been removed.
     Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_is_e
of<1>14_SW3" (ROM) removed.
      The signal "pcie/pcie_7x_v1_8_i/N142" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_is_e
of<1>14_SW5_SW1" (ROM) removed.
    The signal "pcie/pcie_7x_v1_8_i/N161" is sourceless and has been removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]
_null_is_eof[4]_mux_18_OUT<14>" is sourceless and has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_14" (SFF) removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_
dsc_dsc_flag_OR_3_o" is sourceless and has been removed.
 Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_
dsc_prev" (SFF) removed.
  The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_
dsc_prev" is sourceless and has been removed.
   Sourceless block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_e
of[4]_null_is_eof[4]_mux_18_OUT21" (ROM) removed.
The signal
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsof_
prev" is sourceless and has been removed.
The signal "pcie/pcie_7x_v1_8_i/N94" is sourceless and has been removed.
The signal "pcie/app/gen4.psg4/user_rd_fifo/m_axis_tvalid" is sourceless and has
been removed.
The signal
"pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_
8_o" is sourceless and has been removed.
 Sourceless block
"pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
  The signal
"pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is sourceless and has
been removed.
   Sourceless block
"pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tv
alid1_INV_0" (BUF) removed.
 Sourceless block
"pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has
been removed.
   Sourceless block
"pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_
8_o1" (ROM) removed.
The signal "pcie/app/gen3.psg3/user_rd_fifo/m_axis_tvalid" is sourceless and has
been removed.
The signal
"pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_
8_o" is sourceless and has been removed.
 Sourceless block
"pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
  The signal
"pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is sourceless and has
been removed.
   Sourceless block
"pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tv
alid1_INV_0" (BUF) removed.
 Sourceless block
"pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has
been removed.
   Sourceless block
"pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_
8_o1" (ROM) removed.
The signal "pcie/app/gen2.psg2/user_rd_fifo/m_axis_tvalid" is sourceless and has
been removed.
The signal
"pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_
8_o" is sourceless and has been removed.
 Sourceless block
"pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
  The signal
"pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is sourceless and has
been removed.
   Sourceless block
"pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tv
alid1_INV_0" (BUF) removed.
 Sourceless block
"pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has
been removed.
   Sourceless block
"pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_
8_o1" (ROM) removed.
The signal "pcie/app/gen1.psg1/user_rd_fifo/m_axis_tvalid" is sourceless and has
been removed.
The signal
"pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_
8_o" is sourceless and has been removed.
 Sourceless block
"pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
  The signal
"pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is sourceless and has
been removed.
   Sourceless block
"pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tv
alid1_INV_0" (BUF) removed.
 Sourceless block
"pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has
been removed.
   Sourceless block
"pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/g
rf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_
8_o1" (ROM) removed.
The signal "pcie/app/gen4.psg4/user_wr_fifo_2/s_axis_tready" is sourceless and
has been removed.
The signal
"pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
 Sourceless block
"pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_
tready1_INV_0" (BUF) removed.
The signal "pcie/app/gen4.psg4/user_wr_fifo_1/s_axis_tready" is sourceless and
has been removed.
The signal
"pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
 Sourceless block
"pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_
tready1_INV_0" (BUF) removed.
The signal "pcie/app/gen3.psg3/user_wr_fifo_2/s_axis_tready" is sourceless and
has been removed.
The signal
"pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
 Sourceless block
"pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_
tready1_INV_0" (BUF) removed.
The signal "pcie/app/gen3.psg3/user_wr_fifo_1/s_axis_tready" is sourceless and
has been removed.
The signal
"pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
 Sourceless block
"pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_
tready1_INV_0" (BUF) removed.
The signal "pcie/app/gen2.psg2/user_wr_fifo_2/s_axis_tready" is sourceless and
has been removed.
The signal
"pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
 Sourceless block
"pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_
tready1_INV_0" (BUF) removed.
The signal "pcie/app/gen2.psg2/user_wr_fifo_1/s_axis_tready" is sourceless and
has been removed.
The signal
"pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
 Sourceless block
"pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_
tready1_INV_0" (BUF) removed.
The signal "pcie/app/gen1.psg1/user_wr_fifo_2/s_axis_tready" is sourceless and
has been removed.
The signal
"pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
 Sourceless block
"pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_
tready1_INV_0" (BUF) removed.
The signal "pcie/app/gen1.psg1/user_wr_fifo_1/s_axis_tready" is sourceless and
has been removed.
The signal
"pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
 Sourceless block
"pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_
tready1_INV_0" (BUF) removed.
The signal
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_64_o" is sourceless and has
been removed.
 Sourceless block
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal "ult/adpt_user_str1_data<56>" is sourceless and has been removed.
The signal "ult/adpt_user_str1_data<48>" is sourceless and has been removed.
The signal "ult/adpt_user_str1_data<40>" is sourceless and has been removed.
The signal "ult/adpt_user_str1_data<32>" is sourceless and has been removed.
The signal "ult/adpt_user_str1_data<24>" is sourceless and has been removed.
The signal "ult/adpt_user_str1_data<16>" is sourceless and has been removed.
The signal "ult/adpt_user_str1_data<8>" is sourceless and has been removed.
The signal "ult/adpt_user_str1_data<0>" is sourceless and has been removed.
The signal "ult/adpt_user_str2_data<56>" is sourceless and has been removed.
The signal "ult/adpt_user_str2_data<48>" is sourceless and has been removed.
The signal "ult/adpt_user_str2_data<40>" is sourceless and has been removed.
The signal "ult/adpt_user_str2_data<32>" is sourceless and has been removed.
The signal "ult/adpt_user_str2_data<24>" is sourceless and has been removed.
The signal "ult/adpt_user_str2_data<16>" is sourceless and has been removed.
The signal "ult/adpt_user_str2_data<8>" is sourceless and has been removed.
The signal "ult/adpt_user_str2_data<0>" is sourceless and has been removed.
The signal "ult/adpt_user_str3_data<56>" is sourceless and has been removed.
The signal "ult/adpt_user_str3_data<48>" is sourceless and has been removed.
The signal "ult/adpt_user_str3_data<40>" is sourceless and has been removed.
The signal "ult/adpt_user_str3_data<32>" is sourceless and has been removed.
The signal "ult/adpt_user_str3_data<24>" is sourceless and has been removed.
The signal "ult/adpt_user_str3_data<16>" is sourceless and has been removed.
The signal "ult/adpt_user_str3_data<8>" is sourceless and has been removed.
The signal "ult/adpt_user_str3_data<0>" is sourceless and has been removed.
The signal "ult/adpt_user_str4_data<56>" is sourceless and has been removed.
The signal "ult/adpt_user_str4_data<48>" is sourceless and has been removed.
The signal "ult/adpt_user_str4_data<40>" is sourceless and has been removed.
The signal "ult/adpt_user_str4_data<32>" is sourceless and has been removed.
The signal "ult/adpt_user_str4_data<24>" is sourceless and has been removed.
The signal "ult/adpt_user_str4_data<16>" is sourceless and has been removed.
The signal "ult/adpt_user_str4_data<8>" is sourceless and has been removed.
The signal "ult/adpt_user_str4_data<0>" is sourceless and has been removed.
The signal "ult/user_adpt_str1_ack" is sourceless and has been removed.
The signal "ult/user_adpt_str2_ack" is sourceless and has been removed.
The signal "ult/user_adpt_str3_ack" is sourceless and has been removed.
The signal "ult/user_adpt_str4_ack" is sourceless and has been removed.
The signal
"ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV
_0" (BUF) removed.
The signal
"ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV
_0" (BUF) removed.
The signal
"ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV
_0" (BUF) removed.
The signal
"ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV
_0" (BUF) removed.
The signal
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<56>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_56" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<48>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_48" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<40>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_40" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<32>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_32" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<24>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_24" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<16>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_16" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<8>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_8" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<0>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_0" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<56>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_56" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<48>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_48" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<40>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_40" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<32>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_32" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<24>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_24" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<16>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_16" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<8>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_8" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<0>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_0" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<56>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_56" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<48>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_48" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<40>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_40" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<32>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_32" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<24>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_24" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<16>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_16" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<8>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_8" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<0>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_0" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<56>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_56" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<48>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_48" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<40>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_40" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<32>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_32" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<24>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_24" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<16>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_16" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<8>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_8" (FF) removed.
The signal
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_
i<0>" is sourceless and has been removed.
 Sourceless block
"ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.mem/dout_i_0" (FF) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "user_addr<19>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_19" (FF) removed.
The signal "user_addr<18>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_18" (FF) removed.
The signal "user_addr<17>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_17" (FF) removed.
The signal "user_addr<16>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_16" (FF) removed.
The signal "user_addr<15>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_15" (FF) removed.
The signal "user_addr<14>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_14" (FF) removed.
The signal "user_addr<13>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_13" (FF) removed.
The signal "user_addr<12>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_12" (FF) removed.
The signal "user_addr<11>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_11" (FF) removed.
The signal "user_addr<10>" is unused and has been removed.
 Unused block "pcie/app/rx_engine/user_addr_o_10" (FF) removed.
The signal "user_intr_ack" is unused and has been removed.
 Unused block "pcie/app/reg_file/user_intr_ack_o1" (ROM) removed.
Unused block
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_64_o_xo<0>1" (ROM)
removed.
Unused block
"pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf
/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"pcie/app/tx_engine/state_state[3]_s_axis_tx_tkeep[7]_wide_mux_48_OUT<3>1" (ROM)
removed.
Unused block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx
_tuser_18" (SFF) removed.
Unused block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsof_
prev" (SFF) removed.
Unused block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_
dsc_dsc_flag_OR_3_o1" (ROM) removed.
Unused block
"pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_
ctl_inst/ecrc_pause_enabled.tx_ecrc_pkt_SW0" (ROM) removed.
Unused block
"ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		pcie/XST_GND
VCC 		pcie/XST_VCC
GND
		pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
d.cstr/XST_GND
VCC
		pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
d.cstr/XST_VCC
GND 		pcie/app/config_ctrl/config_buffer/XST_GND
VCC 		pcie/app/config_ctrl/config_buffer/XST_VCC
GND
		pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/
grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_
gen/valid.cstr/XST_GND
VCC
		pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/
grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_
gen/valid.cstr/XST_VCC
GND 		pcie/app/gen1.psg1/user_rd_fifo/XST_GND
VCC 		pcie/app/gen1.psg1/user_rd_fifo/XST_VCC
GND 		pcie/app/gen1.psg1/user_wr_fifo_1/XST_GND
VCC 		pcie/app/gen1.psg1/user_wr_fifo_1/XST_VCC
GND 		pcie/app/gen1.psg1/user_wr_fifo_2/XST_GND
VCC 		pcie/app/gen1.psg1/user_wr_fifo_2/XST_VCC
GND
		pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/
grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_
gen/valid.cstr/XST_GND
VCC
		pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/
grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_
gen/valid.cstr/XST_VCC
GND 		pcie/app/gen2.psg2/user_rd_fifo/XST_GND
VCC 		pcie/app/gen2.psg2/user_rd_fifo/XST_VCC
GND 		pcie/app/gen2.psg2/user_wr_fifo_1/XST_GND
VCC 		pcie/app/gen2.psg2/user_wr_fifo_1/XST_VCC
GND 		pcie/app/gen2.psg2/user_wr_fifo_2/XST_GND
VCC 		pcie/app/gen2.psg2/user_wr_fifo_2/XST_VCC
GND
		pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/
grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_
gen/valid.cstr/XST_GND
VCC
		pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/
grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_
gen/valid.cstr/XST_VCC
GND 		pcie/app/gen3.psg3/user_rd_fifo/XST_GND
VCC 		pcie/app/gen3.psg3/user_rd_fifo/XST_VCC
GND 		pcie/app/gen3.psg3/user_wr_fifo_1/XST_GND
VCC 		pcie/app/gen3.psg3/user_wr_fifo_1/XST_VCC
GND 		pcie/app/gen3.psg3/user_wr_fifo_2/XST_GND
VCC 		pcie/app/gen3.psg3/user_wr_fifo_2/XST_VCC
GND
		pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/
grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_
gen/valid.cstr/XST_GND
VCC
		pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/
grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_
gen/valid.cstr/XST_VCC
GND 		pcie/app/gen4.psg4/user_rd_fifo/XST_GND
VCC 		pcie/app/gen4.psg4/user_rd_fifo/XST_VCC
GND 		pcie/app/gen4.psg4/user_wr_fifo_1/XST_GND
VCC 		pcie/app/gen4.psg4/user_wr_fifo_1/XST_VCC
GND 		pcie/app/gen4.psg4/user_wr_fifo_2/XST_GND
VCC 		pcie/app/gen4.psg4/user_wr_fifo_2/XST_VCC
GND 		pcie/pcie_7x_v1_8_i/XST_GND
VCC 		pcie/pcie_7x_v1_8_i/XST_VCC
INV 		pcie/pcie_7x_v1_8_i/cfg_err_atomic_egress_blocked_INV_101_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_cor_INV_91_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_cpl_abort_INV_92_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_cpl_timeout_INV_93_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_cpl_unexpect_INV_94_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_ecrc_INV_95_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_internal_cor_INV_104_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_internal_uncor_INV_103_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_locked_INV_96_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_malformed_INV_99_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_mc_blocked_INV_102_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_norecovery_INV_105_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_poisoned_INV_100_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_posted_INV_97_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_err_ur_INV_98_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_interrupt_assert_INV_106_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_interrupt_stat_INV_108_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_mgmt_byte_en[3]_inv_11_OUT<0>1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_mgmt_byte_en[3]_inv_11_OUT<1>1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_mgmt_byte_en[3]_inv_11_OUT<2>1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_mgmt_byte_en[3]_inv_11_OUT<3>1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_mgmt_rd_en_INV_113_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_mgmt_wr_en_INV_114_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_mgmt_wr_readonly_INV_115_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_mgmt_wr_rw1c_as_rw_INV_116_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_pm_force_state_en_INV_112_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_pm_halt_aspm_l0s_INV_110_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_pm_halt_aspm_l1_INV_111_o1_INV_0
INV 		pcie/pcie_7x_v1_8_i/cfg_pm_wake_INV_109_o1_INV_0
LUT6
		pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl
_ctl_inst/ecrc_pause_enabled.tx_ecrc_pkt
   optimized to 0
LUT2
		pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl
_ctl_inst/ppm_L23_trig1
   optimized to 0
FDR
		pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl
_ctl_inst/reg_turnoff_ok
   optimized to 0
FDR
		pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuse
r_0
   optimized to 0
FDR
		pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuse
r_1
   optimized to 0
FDR
		pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuse
r_2
   optimized to 0
FDR
		pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuse
r_3
   optimized to 0
INV 		pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_trn_pending_INV_86_o1_INV_0
GND 		ult/ul/XST_GND
VCC 		ult/ul/XST_VCC
GND
		ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
VCC
		ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_VCC
GND 		ult/ula/adpt_rd_fifo_1/XST_GND
VCC 		ult/ula/adpt_rd_fifo_1/XST_VCC
GND
		ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
VCC
		ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_VCC
GND 		ult/ula/adpt_rd_fifo_2/XST_GND
VCC 		ult/ula/adpt_rd_fifo_2/XST_VCC
GND
		ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
VCC
		ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_VCC
GND 		ult/ula/adpt_rd_fifo_3/XST_GND
VCC 		ult/ula/adpt_rd_fifo_3/XST_VCC
GND
		ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
VCC
		ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_VCC
GND 		ult/ula/adpt_rd_fifo_4/XST_GND
VCC 		ult/ula/adpt_rd_fifo_4/XST_VCC
GND
		ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
VCC
		ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_VCC
GND 		ult/ula/adpt_wr_fifo_1/XST_GND
VCC 		ult/ula/adpt_wr_fifo_1/XST_VCC
GND
		ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
VCC
		ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_VCC
GND 		ult/ula/adpt_wr_fifo_2/XST_GND
VCC 		ult/ula/adpt_wr_fifo_2/XST_VCC
GND
		ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
VCC
		ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_VCC
GND 		ult/ula/adpt_wr_fifo_3/XST_GND
VCC 		ult/ula/adpt_wr_fifo_3/XST_VCC
GND
		ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
VCC
		ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_VCC
GND 		ult/ula/adpt_wr_fifo_4/XST_GND
VCC 		ult/ula/adpt_wr_fifo_4/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_1_rcv_cnt_cy<8>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_1_rcv_cnt_cy<7>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_1_rcv_cnt_cy<6>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_1_rcv_cnt_cy<5>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_1_rcv_cnt_cy<4>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_1_rcv_cnt_cy<3>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_1_rcv_cnt_cy<2>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_1_rcv_cnt_cy<1>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<30>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<29>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<28>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<27>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<26>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<25>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<24>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<23>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<22>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<21>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<20>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<19>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<18>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<17>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<16>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<15>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<14>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<13>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<12>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<11>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<10>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<9>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<8>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<7>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<6>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<5>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<4>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<3>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<2>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_cy<1>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_rd_cnt_cy<7>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_rd_cnt_cy<6>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_rd_cnt_cy<5>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_rd_cnt_cy<4>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_rd_cnt_cy<3>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_rd_cnt_cy<2>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_rd_cnt_cy<1>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_2_rcv_cnt_cy<8>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_2_rcv_cnt_cy<7>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_2_rcv_cnt_cy<6>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_2_rcv_cnt_cy<5>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_2_rcv_cnt_cy<4>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_2_rcv_cnt_cy<3>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_2_rcv_cnt_cy<2>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_2_rcv_cnt_cy<1>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<30>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<29>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<28>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<27>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<26>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<25>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<24>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<23>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<22>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<21>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<20>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<19>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<18>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<17>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<16>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<15>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<14>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_cy<13>_rt
LUT1 		pcie/app/gen1.psg1/Msub_rd_len[31]_GND_13_o_sub_71_OUT_cy<12>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<30>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<29>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<28>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<27>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<26>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<25>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<24>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<23>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<22>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<21>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<20>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<19>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<18>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<17>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<16>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<15>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<14>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<13>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<12>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<11>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<10>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<9>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_cy<8>_rt
LUT1 		pcie/app/gen1.psg1/Msub_wr_len[31]_GND_13_o_sub_23_OUT_cy<4>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_1_rcv_cnt_cy<8>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_1_rcv_cnt_cy<7>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_1_rcv_cnt_cy<6>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_1_rcv_cnt_cy<5>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_1_rcv_cnt_cy<4>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_1_rcv_cnt_cy<3>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_1_rcv_cnt_cy<2>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_1_rcv_cnt_cy<1>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<30>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<29>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<28>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<27>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<26>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<25>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<24>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<23>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<22>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<21>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<20>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<19>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<18>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<17>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<16>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<15>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<14>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<13>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<12>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<11>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<10>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<9>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<8>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<7>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<6>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<5>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<4>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<3>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<2>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_cy<1>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_rd_cnt_cy<7>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_rd_cnt_cy<6>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_rd_cnt_cy<5>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_rd_cnt_cy<4>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_rd_cnt_cy<3>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_rd_cnt_cy<2>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_rd_cnt_cy<1>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_2_rcv_cnt_cy<8>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_2_rcv_cnt_cy<7>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_2_rcv_cnt_cy<6>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_2_rcv_cnt_cy<5>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_2_rcv_cnt_cy<4>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_2_rcv_cnt_cy<3>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_2_rcv_cnt_cy<2>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_2_rcv_cnt_cy<1>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<30>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<29>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<28>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<27>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<26>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<25>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<24>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<23>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<22>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<21>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<20>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<19>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<18>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<17>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<16>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<15>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<14>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_cy<13>_rt
LUT1 		pcie/app/gen2.psg2/Msub_rd_len[31]_GND_16_o_sub_71_OUT_cy<12>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<30>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<29>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<28>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<27>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<26>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<25>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<24>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<23>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<22>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<21>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<20>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<19>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<18>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<17>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<16>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<15>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<14>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<13>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<12>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<11>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<10>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<9>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_cy<8>_rt
LUT1 		pcie/app/gen2.psg2/Msub_wr_len[31]_GND_16_o_sub_23_OUT_cy<4>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_1_rcv_cnt_cy<8>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_1_rcv_cnt_cy<7>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_1_rcv_cnt_cy<6>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_1_rcv_cnt_cy<5>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_1_rcv_cnt_cy<4>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_1_rcv_cnt_cy<3>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_1_rcv_cnt_cy<2>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_1_rcv_cnt_cy<1>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<30>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<29>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<28>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<27>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<26>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<25>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<24>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<23>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<22>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<21>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<20>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<19>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<18>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<17>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<16>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<15>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<14>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<13>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<12>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<11>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<10>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<9>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<8>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<7>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<6>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<5>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<4>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<3>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<2>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_cy<1>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_rd_cnt_cy<7>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_rd_cnt_cy<6>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_rd_cnt_cy<5>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_rd_cnt_cy<4>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_rd_cnt_cy<3>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_rd_cnt_cy<2>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_rd_cnt_cy<1>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_2_rcv_cnt_cy<8>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_2_rcv_cnt_cy<7>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_2_rcv_cnt_cy<6>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_2_rcv_cnt_cy<5>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_2_rcv_cnt_cy<4>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_2_rcv_cnt_cy<3>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_2_rcv_cnt_cy<2>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_2_rcv_cnt_cy<1>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<30>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<29>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<28>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<27>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<26>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<25>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<24>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<23>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<22>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<21>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<20>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<19>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<18>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<17>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<16>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<15>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<14>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_cy<13>_rt
LUT1 		pcie/app/gen3.psg3/Msub_rd_len[31]_GND_17_o_sub_71_OUT_cy<12>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<30>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<29>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<28>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<27>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<26>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<25>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<24>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<23>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<22>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<21>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<20>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<19>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<18>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<17>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<16>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<15>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<14>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<13>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<12>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<11>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<10>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<9>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_cy<8>_rt
LUT1 		pcie/app/gen3.psg3/Msub_wr_len[31]_GND_17_o_sub_23_OUT_cy<4>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_1_rcv_cnt_cy<8>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_1_rcv_cnt_cy<7>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_1_rcv_cnt_cy<6>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_1_rcv_cnt_cy<5>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_1_rcv_cnt_cy<4>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_1_rcv_cnt_cy<3>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_1_rcv_cnt_cy<2>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_1_rcv_cnt_cy<1>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<30>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<29>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<28>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<27>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<26>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<25>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<24>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<23>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<22>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<21>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<20>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<19>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<18>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<17>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<16>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<15>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<14>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<13>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<12>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<11>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<10>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<9>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<8>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<7>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<6>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<5>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<4>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<3>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<2>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_cy<1>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_rd_cnt_cy<7>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_rd_cnt_cy<6>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_rd_cnt_cy<5>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_rd_cnt_cy<4>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_rd_cnt_cy<3>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_rd_cnt_cy<2>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_rd_cnt_cy<1>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_2_rcv_cnt_cy<8>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_2_rcv_cnt_cy<7>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_2_rcv_cnt_cy<6>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_2_rcv_cnt_cy<5>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_2_rcv_cnt_cy<4>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_2_rcv_cnt_cy<3>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_2_rcv_cnt_cy<2>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_2_rcv_cnt_cy<1>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<30>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<29>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<28>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<27>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<26>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<25>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<24>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<23>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<22>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<21>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<20>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<19>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<18>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<17>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<16>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<15>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<14>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_cy<13>_rt
LUT1 		pcie/app/gen4.psg4/Msub_rd_len[31]_GND_18_o_sub_71_OUT_cy<12>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<30>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<29>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<28>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<27>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<26>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<25>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<24>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<23>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<22>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<21>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<20>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<19>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<18>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<17>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<16>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<15>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<14>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<13>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<12>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<11>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<10>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<9>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_cy<8>_rt
LUT1 		pcie/app/gen4.psg4/Msub_wr_len[31]_GND_18_o_sub_23_OUT_cy<4>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<30>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<29>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<28>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<27>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<26>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<25>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<24>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<23>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<22>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<21>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<20>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<19>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<18>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<17>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<16>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<15>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<14>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<13>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<12>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<11>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<10>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<9>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<8>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<7>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<6>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<5>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<4>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<3>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<2>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_cy<1>_rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<30>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<29>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<28>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<27>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<26>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<25>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<24>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<23>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<22>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<21>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<20>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<19>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<18>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<17>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<16>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<15>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<14>_
rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_cy<13>_
rt
LUT1 		pcie/app/config_ctrl/Msub_rd_len[31]_GND_26_o_sub_17_OUT_cy<12>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_1_rcv_cnt_xor<9>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_rcvd_data_cnt_xor<31>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_rd_cnt_xor<8>_rt
LUT1 		pcie/app/gen1.psg1/Mcount_fifo_2_rcv_cnt_xor<9>_rt
LUT1
		pcie/app/gen1.psg1/Madd_dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT_xor<31>_rt
LUT1 		pcie/app/gen1.psg1/Madd_dma_wr_addr[31]_GND_13_o_add_30_OUT_xor<31>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_1_rcv_cnt_xor<9>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_rcvd_data_cnt_xor<31>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_rd_cnt_xor<8>_rt
LUT1 		pcie/app/gen2.psg2/Mcount_fifo_2_rcv_cnt_xor<9>_rt
LUT1
		pcie/app/gen2.psg2/Madd_dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT_xor<31>_rt
LUT1 		pcie/app/gen2.psg2/Madd_dma_wr_addr[31]_GND_16_o_add_30_OUT_xor<31>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_1_rcv_cnt_xor<9>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_rcvd_data_cnt_xor<31>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_rd_cnt_xor<8>_rt
LUT1 		pcie/app/gen3.psg3/Mcount_fifo_2_rcv_cnt_xor<9>_rt
LUT1
		pcie/app/gen3.psg3/Madd_dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT_xor<31>_rt
LUT1 		pcie/app/gen3.psg3/Madd_dma_wr_addr[31]_GND_17_o_add_30_OUT_xor<31>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_1_rcv_cnt_xor<9>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_rcvd_data_cnt_xor<31>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_rd_cnt_xor<8>_rt
LUT1 		pcie/app/gen4.psg4/Mcount_fifo_2_rcv_cnt_xor<9>_rt
LUT1
		pcie/app/gen4.psg4/Madd_dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT_xor<31>_rt
LUT1 		pcie/app/gen4.psg4/Madd_dma_wr_addr[31]_GND_18_o_add_30_OUT_xor<31>_rt
LUT1 		pcie/app/config_ctrl/Mcount_rcvd_data_cnt_xor<31>_rt
LUT1
		pcie/app/config_ctrl/Madd_config_rd_req_addr_o[31]_GND_26_o_add_17_OUT_xor<31>
_rt
INV 		pcie/ext_clk.pipe_clock_i/pclk_sel_INV_3_o1_INV_0
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mcount_co
nverge_cnt_cy<5>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mcount_co
nverge_cnt_cy<4>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mcount_co
nverge_cnt_cy<3>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mcount_co
nverge_cnt_cy<2>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mcount_co
nverge_cnt_cy<1>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mcount_co
nverge_cnt_cy<5>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mcount_co
nverge_cnt_cy<4>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mcount_co
nverge_cnt_cy<3>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mcount_co
nverge_cnt_cy<2>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mcount_co
nverge_cnt_cy<1>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/Mcount_co
nverge_cnt_cy<5>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/Mcount_co
nverge_cnt_cy<4>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/Mcount_co
nverge_cnt_cy<3>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/Mcount_co
nverge_cnt_cy<2>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/Mcount_co
nverge_cnt_cy<1>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mcount_co
nverge_cnt_cy<5>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mcount_co
nverge_cnt_cy<4>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mcount_co
nverge_cnt_cy<3>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mcount_co
nverge_cnt_cy<2>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mcount_co
nverge_cnt_cy<1>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mcount_co
nverge_cnt_xor<6>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mcount_co
nverge_cnt_xor<6>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/Mcount_co
nverge_cnt_xor<6>_rt
LUT1
		pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mcount_co
nverge_cnt_xor<6>_rt
INV 		pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_interrupt_rdy1_INV_0
INV
		pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_t
ready1_INV_0
INV
		pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_t
ready1_INV_0
INV
		pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_t
ready1_INV_0
INV
		pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_t
ready1_INV_0
INV
		pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis
_tvalid1_INV_0
INV
		pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis
_tvalid1_INV_0
INV
		pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis
_tvalid1_INV_0
INV
		pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis
_tvalid1_INV_0
INV
		pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis
_tvalid1_INV_0
INV
		pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis
_tvalid1_INV_0
INV
		pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis
_tvalid1_INV_0
INV
		pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis
_tvalid1_INV_0
INV
		ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_IN
V_0
INV
		ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_IN
V_0
INV
		ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_IN
V_0
INV
		ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_IN
V_0
INV
		ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_IN
V_0
INV
		ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_IN
V_0
INV
		ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_IN
V_0
INV
		ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_IN
V_0
LUT1 		Mcount_led_counter_cy<1>_rt
LUT1 		Mcount_led_counter_cy<2>_rt
LUT1 		Mcount_led_counter_cy<3>_rt
LUT1 		Mcount_led_counter_cy<4>_rt
LUT1 		Mcount_led_counter_cy<5>_rt
LUT1 		Mcount_led_counter_cy<6>_rt
LUT1 		Mcount_led_counter_cy<7>_rt
LUT1 		Mcount_led_counter_cy<8>_rt
LUT1 		Mcount_led_counter_cy<9>_rt
LUT1 		Mcount_led_counter_cy<10>_rt
LUT1 		Mcount_led_counter_cy<11>_rt
LUT1 		Mcount_led_counter_cy<12>_rt
LUT1 		Mcount_led_counter_cy<13>_rt
LUT1 		Mcount_led_counter_cy<14>_rt
LUT1 		Mcount_led_counter_cy<15>_rt
LUT1 		Mcount_led_counter_cy<16>_rt
LUT1 		Mcount_led_counter_cy<17>_rt
LUT1 		Mcount_led_counter_cy<18>_rt
LUT1 		Mcount_led_counter_cy<19>_rt
LUT1 		Mcount_led_counter_cy<20>_rt
LUT1 		Mcount_led_counter_cy<21>_rt
LUT1 		Mcount_led_counter_cy<22>_rt
LUT1 		Mcount_led_counter_cy<23>_rt
LUT1 		Mcount_led_counter_cy<24>_rt
LUT1 		Mcount_led_counter_cy<25>_rt
LUT1 		Mcount_led_counter_cy<26>_rt
LUT1 		Mcount_led_counter_xor<27>_rt
LUT3
		ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1
LUT3
		ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1
LUT3
		ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1
LUT3
		ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1
LUT3
		pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl
_ctl_inst/ppm_L23_thrtl_glue_set

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| heartbeat                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| pci_exp_rxn<0>                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| pci_exp_rxn<1>                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| pci_exp_rxn<2>                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| pci_exp_rxn<3>                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| pci_exp_rxp<0>                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| pci_exp_rxp<1>                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| pci_exp_rxp<2>                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| pci_exp_rxp<3>                     | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| pci_exp_txn<0>                     | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| pci_exp_txn<1>                     | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| pci_exp_txn<2>                     | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| pci_exp_txn<3>                     | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| pci_exp_txp<0>                     | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| pci_exp_txp<1>                     | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| pci_exp_txp<2>                     | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| pci_exp_txp<3>                     | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| pcie_link_status                   | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| sys_clk_n                          | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| sys_clk_p                          | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| sys_reset_n                        | IOB              | INPUT     | LVCMOS18             |       |          |      |              | PULLUP   |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

Area Group "pblock_pcie"
  No COMPRESSION specified for Area Group "pblock_pcie"
  RANGE: DSP48_X19Y20:DSP48_X19Y59
  RANGE: RAMB18_X13Y20:RAMB18_X14Y59
  RANGE: RAMB36_X13Y10:RAMB36_X14Y29
  RANGE: SLICE_X194Y50:SLICE_X221Y149
  Slice Logic Utilization:
    Number of Slice Registers:           5,418 out of 21,200   25%
    Number of Slice LUTs:                3,962 out of 10,600   37%
      Number used as logic:              3,955
      Number used as Memory:                 7
  Slice Logic Distribution:
    Number of occupied Slices:           1,841 out of  2,650   69%
    Number of LUT Flip Flop pairs used:  5,910
      Number with an unused Flip Flop:   1,220 out of  5,910   20%
      Number with an unused LUT:         1,520 out of  5,910   25%
      Number of fully used LUT-FF pairs: 3,170 out of  5,910   53%
  Number of RAMB36E1/FIFO36E1s:             12 out of     40   30%
    Number using RAMB36E1 only:             12
    Number using FIFO36E1 only:              0
  Number of BUFG/BUFGCTRLs:                  8
    Number using BUFGs:                      7
    Number using BUFGCTRLs:                  1
  Number of GTXE2_COMMON:                    1
  Number of ICAP:                            1
  Number of MMCME2_ADV:                      1

Area Group "pblock_ult"
  No COMPRESSION specified for Area Group "pblock_ult"
  INCLUSIVE=ROUTE
  RANGE: DSP48_X0Y0:DSP48_X18Y139
  RANGE: RAMB18_X0Y0:RAMB18_X12Y139
  RANGE: RAMB36_X0Y0:RAMB36_X12Y69
  RANGE: SLICE_X2Y0:SLICE_X193Y349
  Slice Logic Utilization:
    Number of Slice Registers:           1,593 out of 525,600    1%
    Number of Slice LUTs:                  594 out of 262,800    1%
      Number used as logic:                594
  Slice Logic Distribution:
    Number of occupied Slices:             516 out of 65,700    1%
    Number of LUT Flip Flop pairs used:  1,422
      Number with an unused Flip Flop:     214 out of  1,422   15%
      Number with an unused LUT:           582 out of  1,422   40%
      Number of fully used LUT-FF pairs:   626 out of  1,422   44%


Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
MMCME2_ADV "pcie/app/ucg/mmcm_inst":
BANDWIDTH:OPTIMIZED
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF_FALL:FALSE
CLKFBOUT_FRAC_WF_RISE:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF_FALL:FALSE
CLKOUT0_FRAC_WF_RISE:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
COMPENSATION:BUF_IN
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
INTERP_TEST:FALSE
IN_DLY_EN:TRUE
LF_LOW_SEL:FALSE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_HV_NMOS:FALSE
SEL_LV_NMOS:FALSE
SEL_SLIPD:FALSE
SS_EN:FALSE
SS_MODE:CENTER_HIGH
STARTUP_WAIT:FALSE
SUP_SEL_AREG:FALSE
SUP_SEL_DREG:FALSE
TMUX_MUX_SEL:00
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 8.0
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 4
CLKIN2_PERIOD = 0
CLKOUT0_DIVIDE_F = 4.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 5
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 7
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 10
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
CLKOUT6_DIVIDE = 1
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 2
REF_JITTER1 = 0.01
REF_JITTER2 = 0.01
SS_MOD_PERIOD = 10000


MMCME2_ADV "pcie/ext_clk.pipe_clock_i/mmcm_i":
BANDWIDTH:OPTIMIZED
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF_FALL:FALSE
CLKFBOUT_FRAC_WF_RISE:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF_FALL:FALSE
CLKOUT0_FRAC_WF_RISE:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
COMPENSATION:INTERNAL
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
INTERP_TEST:FALSE
IN_DLY_EN:TRUE
LF_LOW_SEL:FALSE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_HV_NMOS:FALSE
SEL_LV_NMOS:FALSE
SEL_SLIPD:FALSE
SS_EN:FALSE
SS_MODE:CENTER_HIGH
STARTUP_WAIT:FALSE
SUP_SEL_AREG:FALSE
SUP_SEL_DREG:FALSE
TMUX_MUX_SEL:00
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 10.0
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10
CLKIN2_PERIOD = 0
CLKOUT0_DIVIDE_F = 8.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 4
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 4
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 4
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 20
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 10
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
CLKOUT6_DIVIDE = 1
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER1 = 0.01
REF_JITTER2 = 0.01
SS_MOD_PERIOD = 10000



Section 12 - Control Set Information
------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal        | Reset Signal                                                                                                              | Set Signal | Enable Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pcie/PIPE_DCLK_IN   |                                                                                                                           |            |                                                                                                                                   | 1                | 2              |
| pcie/PIPE_DCLK_IN   | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_0                                            |            |                                                                                                                                   | 1                | 2              |
| pcie/PIPE_DCLK_IN   | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rdy_reg2_0                                            |            |                                                                                                                                   | 2                | 2              |
| pcie/PIPE_DCLK_IN   | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rdy_reg2_0                                            |            |                                                                                                                                   | 1                | 2              |
| pcie/PIPE_DCLK_IN   | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rdy_reg2_0                                            |            |                                                                                                                                   | 2                | 2              |
| pcie/PIPE_DCLK_IN   | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                         |            |                                                                                                                                   | 79               | 344            |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pcie/PIPE_OOBCLK_IN |                                                                                                                           |            |                                                                                                                                   | 21               | 33             |
| pcie/PIPE_OOBCLK_IN |                                                                                                                           |            | GLOBAL_LOGIC1                                                                                                                     | 1                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/clock_locked_inv                                                                             |            |                                                                                                                                   | 3                | 7              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0                                    |            |                                                                                                                                   | 1                | 3              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/_n0097_0                                    |            |                                                                                                                                   | 1                | 3              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/_n0097_0                                    |            |                                                                                                                                   | 1                | 3              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/_n0097_0                                    |            |                                                                                                                                   | 1                | 3              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/phy_rdy_n_int                                                                                |            |                                                                                                                                   | 65               | 300            |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/Mcount_txdata_wait_cnt_val                 |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_txdata_wait_cnt[3]_AND_161_o               | 1                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rst_idle_reg2_0                            |            |                                                                                                                                   | 3                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mcount_converge_cnt_val                              |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[21]_GND_25_o_LessThan_28_o                      | 2                | 7              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mcount_rxvalid_cnt_val                               |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2_rxstatus_reg2_AND_149_o                         | 1                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/Mcount_txdata_wait_cnt_val                 |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_txdata_wait_cnt[3]_AND_161_o               | 1                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/Mcount_converge_cnt_val                              |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[21]_GND_25_o_LessThan_28_o                      | 2                | 7              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/Mcount_rxvalid_cnt_val                               |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_reg2_rxstatus_reg2_AND_149_o                         | 1                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/Mcount_txdata_wait_cnt_val                 |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_txdata_wait_cnt[3]_AND_161_o               | 1                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mcount_converge_cnt_val                              |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[21]_GND_25_o_LessThan_28_o                      | 2                | 7              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mcount_rxvalid_cnt_val                               |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_reg2_rxstatus_reg2_AND_149_o                         | 1                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mcount_txdata_wait_cnt_val                 |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_txdata_wait_cnt[3]_AND_161_o               | 1                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mcount_converge_cnt_val                              |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[21]_GND_25_o_LessThan_28_o                      | 2                | 7              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mcount_rxvalid_cnt_val                               |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_reg2_rxstatus_reg2_AND_149_o                         | 1                | 4              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/Mcount_cfg_wait_cnt_val                               |            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm[10]_cfg_wait_cnt[5]_AND_115_o                             | 2                | 6              |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_RST_N_inv                                         |            |                                                                                                                                   | 24               | 91             |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                             |            |                                                                                                                                   | 77               | 230            |
| pcie/PIPE_OOBCLK_IN | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                     |            |                                                                                                                                   | 17               | 34             |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pcie/icap_clk       |                                                                                                                           |            |                                                                                                                                   | 19               | 46             |
| pcie/icap_clk       |                                                                                                                           |            | GLOBAL_LOGIC1                                                                                                                     | 1                | 1              |
| pcie/icap_clk       |                                                                                                                           |            | pcie/app/ucg/mmcm_drp_inst/RST_inv                                                                                                | 2                | 2              |
| pcie/icap_clk       |                                                                                                                           |            | pcie/app/ucg/mmcm_drp_inst/_n0101_inv                                                                                             | 3                | 7              |
| pcie/icap_clk       |                                                                                                                           |            | pcie/app/ucg/mmcm_drp_inst/_n0144_inv                                                                                             | 6                | 16             |
| pcie/icap_clk       |                                                                                                                           |            | pcie/app/ucg/mmcm_drp_inst/_n0168_inv                                                                                             | 3                | 6              |
| pcie/icap_clk       |                                                                                                                           |            | pcie/app/ucg/mmcm_drp_inst/_n0193_inv                                                                                             | 3                | 5              |
| pcie/icap_clk       | pcie/app/config_ctrl/_n0129                                                                                               |            |                                                                                                                                   | 1                | 2              |
| pcie/icap_clk       | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>           |            |                                                                                                                                   | 11               | 40             |
| pcie/icap_clk       | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>           |            |                                                                                                                                   | 2                | 2              |
| pcie/icap_clk       | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>           |            | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                            | 8                | 21             |
| pcie/icap_clk       | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                           |            |                                                                                                                                   | 1                | 3              |
| pcie/icap_clk       | pcie/app/engine_reset_n_INV_98_o                                                                                          |            |                                                                                                                                   | 5                | 9              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pcie_clk            |                                                                                                                           |            |                                                                                                                                   | 160              | 423            |
| pcie_clk            |                                                                                                                           |            | GLOBAL_LOGIC1                                                                                                                     | 1                | 1              |
| pcie_clk            |                                                                                                                           |            | pcie/app/config_ctrl/_n0172_inv                                                                                                   | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/config_ctrl/_n0193_inv                                                                                                   | 10               | 65             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen1.psg1/_n0470_inv                                                                                                     | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen1.psg1/_n0497_inv                                                                                                     | 5                | 29             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv             | 14               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv           | 12               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv           | 16               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen2.psg2/_n0470_inv                                                                                                     | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen2.psg2/_n0497_inv                                                                                                     | 7                | 29             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv             | 14               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv           | 11               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv           | 13               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen3.psg3/_n0470_inv                                                                                                     | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen3.psg3/_n0497_inv                                                                                                     | 6                | 29             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv             | 13               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv           | 10               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv           | 12               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen4.psg4/_n0470_inv                                                                                                     | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen4.psg4/_n0497_inv                                                                                                     | 6                | 29             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv             | 15               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv           | 13               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv           | 12               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen5.dra/_n0105_inv                                                                                                      | 3                | 4              |
| pcie_clk            |                                                                                                                           |            | pcie/app/gen5.dra/_n0112_inv                                                                                                      | 1                | 2              |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/CTRL_REG_0                                                                                                      | 120              | 349            |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0568_inv                                                                                                      | 7                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0572_inv                                                                                                      | 9                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0576_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0580_inv                                                                                                      | 7                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0584_inv                                                                                                      | 7                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0588_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0592_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0596_inv                                                                                                      | 5                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0600_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0604_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0608_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0612_inv                                                                                                      | 7                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0616_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0620_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0624_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0628_inv                                                                                                      | 5                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0632_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0636_inv                                                                                                      | 8                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0640_inv                                                                                                      | 7                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/reg_file/_n0644_inv                                                                                                      | 5                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/rx_engine/_n0298_inv                                                                                                     | 2                | 2              |
| pcie_clk            |                                                                                                                           |            | pcie/app/rx_engine/_n0324_inv                                                                                                     | 3                | 10             |
| pcie_clk            |                                                                                                                           |            | pcie/app/rx_engine/_n0394_inv                                                                                                     | 16               | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/rx_engine/lock_tag                                                                                                       | 2                | 8              |
| pcie_clk            |                                                                                                                           |            | pcie/app/rx_engine/rcvd_data_valid_o_rstpot                                                                                       | 14               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/rx_engine/state_FSM_FFd7                                                                                                 | 11               | 41             |
| pcie_clk            |                                                                                                                           |            | pcie/app/rx_engine/state__n0280_inv1                                                                                              | 2                | 7              |
| pcie_clk            |                                                                                                                           |            | pcie/app/rx_engine/state__n0280_inv3                                                                                              | 7                | 32             |
| pcie_clk            |                                                                                                                           |            | pcie/app/tx_engine/_n0395_inv                                                                                                     | 33               | 64             |
| pcie_clk            |                                                                                                                           |            | pcie/app/tx_engine/_n0448_inv                                                                                                     | 1                | 1              |
| pcie_clk            |                                                                                                                           |            | pcie/app/tx_engine/_n0519_inv                                                                                                     | 2                | 5              |
| pcie_clk            |                                                                                                                           |            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                      | 10               | 64             |
| pcie_clk            |                                                                                                                           |            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                      | 9                | 64             |
| pcie_clk            |                                                                                                                           |            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                      | 9                | 64             |
| pcie_clk            |                                                                                                                           |            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                      | 10               | 64             |
| pcie_clk            | pcie/app/config_ctrl/_n0127                                                                                               |            | pcie/app/config_ctrl/_n0219_inv                                                                                                   | 3                | 10             |
| pcie_clk            | pcie/app/config_ctrl/clr_rcv_data_cntr                                                                                    |            | pcie/app/config_ctrl/fifo_wr_en                                                                                                   | 8                | 32             |
| pcie_clk            | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2               |            |                                                                                                                                   | 2                | 2              |
| pcie_clk            | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>           |            |                                                                                                                                   | 12               | 40             |
| pcie_clk            | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>           |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>           |            | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                            | 9                | 27             |
| pcie_clk            | pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                           |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/config_ctrl/i_config_data_valid_inv                                                                              |            |                                                                                                                                   | 6                | 9              |
| pcie_clk            | pcie/app/gen1.psg1/clr_fifo1_data_cntr                                                                                    |            | pcie/app/gen1.psg1/fifo1_wr_en                                                                                                    | 3                | 10             |
| pcie_clk            | pcie/app/gen1.psg1/clr_fifo2_data_cntr                                                                                    |            | pcie/app/gen1.psg1/fifo2_wr_en                                                                                                    | 3                | 10             |
| pcie_clk            | pcie/app/gen1.psg1/clr_rcv_data_cntr                                                                                      |            | pcie/app/gen1.psg1/fifo1_wr_en_fifo2_wr_en_OR_193_o                                                                               | 8                | 32             |
| pcie_clk            | pcie/app/gen1.psg1/clr_rcv_data_cntr                                                                                      |            | pcie/app/gen1.psg1/rd_data_transfer                                                                                               | 3                | 9              |
| pcie_clk            | pcie/app/gen1.psg1/state_FSM_FFd7                                                                                         |            | pcie/app/reg_file/CTRL_REG_0                                                                                                      | 2                | 2              |
| pcie_clk            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2       |            |                                                                                                                                   | 2                | 2              |
| pcie_clk            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            |                                                                                                                                   | 2                | 3              |
| pcie_clk            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en | 3                | 10             |
| pcie_clk            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en          | 4                | 17             |
| pcie_clk            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>   |            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                    | 6                | 17             |
| pcie_clk            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                   |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                   |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/inverted_reset                                                      |            |                                                                                                                                   | 3                | 6              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                   | 4                | 5              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en        | 4                | 17             |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                  | 4                | 17             |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/inverted_reset                                                    |            |                                                                                                                                   | 4                | 6              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                   | 4                | 5              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en        | 4                | 17             |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                  | 6                | 17             |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/inverted_reset                                                    |            |                                                                                                                                   | 4                | 6              |
| pcie_clk            | pcie/app/gen2.psg2/clr_fifo1_data_cntr                                                                                    |            | pcie/app/gen2.psg2/fifo1_wr_en                                                                                                    | 3                | 10             |
| pcie_clk            | pcie/app/gen2.psg2/clr_fifo2_data_cntr                                                                                    |            | pcie/app/gen2.psg2/fifo2_wr_en                                                                                                    | 3                | 10             |
| pcie_clk            | pcie/app/gen2.psg2/clr_rcv_data_cntr                                                                                      |            | pcie/app/gen2.psg2/fifo1_wr_en_fifo2_wr_en_OR_197_o                                                                               | 8                | 32             |
| pcie_clk            | pcie/app/gen2.psg2/clr_rcv_data_cntr                                                                                      |            | pcie/app/gen2.psg2/rd_data_transfer                                                                                               | 3                | 9              |
| pcie_clk            | pcie/app/gen2.psg2/state_FSM_FFd7                                                                                         |            | pcie/app/reg_file/CTRL_REG_0                                                                                                      | 2                | 2              |
| pcie_clk            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2       |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            |                                                                                                                                   | 2                | 3              |
| pcie_clk            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en | 3                | 10             |
| pcie_clk            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en          | 4                | 17             |
| pcie_clk            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>   |            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                    | 5                | 17             |
| pcie_clk            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                   |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                   |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/inverted_reset                                                      |            |                                                                                                                                   | 4                | 6              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                   | 4                | 5              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en        | 3                | 17             |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                  | 6                | 17             |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/inverted_reset                                                    |            |                                                                                                                                   | 4                | 6              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                   | 4                | 5              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en        | 5                | 17             |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                  | 6                | 17             |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/inverted_reset                                                    |            |                                                                                                                                   | 4                | 6              |
| pcie_clk            | pcie/app/gen3.psg3/clr_fifo1_data_cntr                                                                                    |            | pcie/app/gen3.psg3/fifo1_wr_en                                                                                                    | 3                | 10             |
| pcie_clk            | pcie/app/gen3.psg3/clr_fifo2_data_cntr                                                                                    |            | pcie/app/gen3.psg3/fifo2_wr_en                                                                                                    | 3                | 10             |
| pcie_clk            | pcie/app/gen3.psg3/clr_rcv_data_cntr                                                                                      |            | pcie/app/gen3.psg3/fifo1_wr_en_fifo2_wr_en_OR_201_o                                                                               | 8                | 32             |
| pcie_clk            | pcie/app/gen3.psg3/clr_rcv_data_cntr                                                                                      |            | pcie/app/gen3.psg3/rd_data_transfer                                                                                               | 3                | 9              |
| pcie_clk            | pcie/app/gen3.psg3/state_FSM_FFd7                                                                                         |            | pcie/app/reg_file/CTRL_REG_0                                                                                                      | 2                | 2              |
| pcie_clk            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2       |            |                                                                                                                                   | 2                | 2              |
| pcie_clk            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            |                                                                                                                                   | 2                | 3              |
| pcie_clk            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en | 3                | 10             |
| pcie_clk            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en          | 5                | 17             |
| pcie_clk            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>   |            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                    | 5                | 17             |
| pcie_clk            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                   |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                   |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/inverted_reset                                                      |            |                                                                                                                                   | 4                | 6              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                   | 4                | 5              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en        | 5                | 17             |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                  | 3                | 17             |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/inverted_reset                                                    |            |                                                                                                                                   | 4                | 6              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                   | 3                | 5              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en        | 5                | 17             |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                  | 4                | 17             |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/inverted_reset                                                    |            |                                                                                                                                   | 4                | 6              |
| pcie_clk            | pcie/app/gen4.psg4/clr_fifo1_data_cntr                                                                                    |            | pcie/app/gen4.psg4/fifo1_wr_en                                                                                                    | 3                | 10             |
| pcie_clk            | pcie/app/gen4.psg4/clr_fifo2_data_cntr                                                                                    |            | pcie/app/gen4.psg4/fifo2_wr_en                                                                                                    | 3                | 10             |
| pcie_clk            | pcie/app/gen4.psg4/clr_rcv_data_cntr                                                                                      |            | pcie/app/gen4.psg4/fifo1_wr_en_fifo2_wr_en_OR_205_o                                                                               | 8                | 32             |
| pcie_clk            | pcie/app/gen4.psg4/clr_rcv_data_cntr                                                                                      |            | pcie/app/gen4.psg4/rd_data_transfer                                                                                               | 3                | 9              |
| pcie_clk            | pcie/app/gen4.psg4/state_FSM_FFd7                                                                                         |            | pcie/app/reg_file/CTRL_REG_0                                                                                                      | 2                | 2              |
| pcie_clk            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2       |            |                                                                                                                                   | 2                | 2              |
| pcie_clk            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            |                                                                                                                                   | 2                | 3              |
| pcie_clk            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en | 3                | 10             |
| pcie_clk            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>   |            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en          | 5                | 17             |
| pcie_clk            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>   |            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                    | 6                | 17             |
| pcie_clk            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                   |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                   |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/inverted_reset                                                      |            |                                                                                                                                   | 3                | 6              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                   | 4                | 5              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en        | 4                | 17             |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                  | 6                | 17             |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/inverted_reset                                                    |            |                                                                                                                                   | 3                | 6              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                   | 3                | 5              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en        | 3                | 17             |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                  | 5                | 17             |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/inverted_reset                                                    |            |                                                                                                                                   | 3                | 6              |
| pcie_clk            | pcie/app/reg_file/CTRL_REG<0>_inv                                                                                         |            |                                                                                                                                   | 22               | 55             |
| pcie_clk            | pcie/app/reg_file/CTRL_REG<0>_inv                                                                                         |            | pcie/app/reg_file/data_valid_r_GND_11_o_AND_42_o                                                                                  | 8                | 22             |
| pcie_clk            | pcie/app/reg_file/CTRL_REG<0>_inv                                                                                         |            | pcie/app/reg_file/data_valid_r_GND_11_o_AND_44_o                                                                                  | 6                | 11             |
| pcie_clk            | pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/PIPE_RESET_N_inv                                                              |            |                                                                                                                                   | 5                | 5              |
| pcie_clk            | pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/lnk_up_trig                       |            | pcie/pcie_7x_v1_8_i/pcie_top_i/cfg_msg_received_inv                                                                               | 5                | 16             |
| pcie_clk            | pcie/pcie_7x_v1_8_i/sys_or_hot_rst                                                                                        |            |                                                                                                                                   | 2                | 2              |
| pcie_clk            | pcie/user_reset                                                                                                           |            |                                                                                                                                   | 44               | 111            |
| pcie_clk            | pcie/user_reset                                                                                                           |            | pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_hold_inv                                               | 18               | 66             |
| pcie_clk            | pcie/user_reset                                                                                                           |            | pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy                                                | 13               | 65             |
| pcie_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>            |            |                                                                                                                                   | 10               | 36             |
| pcie_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            |                                                                                                                                   | 3                | 5              |
| pcie_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                   | 6                | 17             |
| pcie_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                            |            |                                                                                                                                   | 1                | 3              |
| pcie_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>            |            |                                                                                                                                   | 9                | 36             |
| pcie_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            |                                                                                                                                   | 3                | 5              |
| pcie_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                   | 5                | 17             |
| pcie_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                            |            |                                                                                                                                   | 1                | 3              |
| pcie_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>            |            |                                                                                                                                   | 11               | 36             |
| pcie_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            |                                                                                                                                   | 4                | 5              |
| pcie_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                   | 5                | 17             |
| pcie_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                            |            |                                                                                                                                   | 1                | 3              |
| pcie_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>            |            |                                                                                                                                   | 7                | 36             |
| pcie_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            |                                                                                                                                   | 4                | 5              |
| pcie_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                   | 4                | 17             |
| pcie_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                            |            |                                                                                                                                   | 1                | 3              |
| pcie_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 1              |
| pcie_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |            |                                                                                                                                   | 2                | 2              |
| pcie_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            |                                                                                                                                   | 10               | 36             |
| pcie_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>            |            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                             | 8                | 24             |
| pcie_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                            |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 3                | 5              |
| pcie_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |            |                                                                                                                                   | 2                | 2              |
| pcie_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            |                                                                                                                                   | 9                | 36             |
| pcie_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>            |            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                             | 8                | 24             |
| pcie_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                            |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 3                | 5              |
| pcie_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            |                                                                                                                                   | 9                | 36             |
| pcie_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>            |            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                             | 7                | 24             |
| pcie_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                            |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 2                | 5              |
| pcie_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |            |                                                                                                                                   | 2                | 2              |
| pcie_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            |                                                                                                                                   | 10               | 36             |
| pcie_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>            |            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                             | 7                | 24             |
| pcie_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                            |            |                                                                                                                                   | 1                | 2              |
| pcie_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 2                | 5              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| user_clk            |                                                                                                                           |            |                                                                                                                                   | 36               | 81             |
| user_clk            |                                                                                                                           |            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                      | 8                | 56             |
| user_clk            |                                                                                                                           |            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                      | 8                | 56             |
| user_clk            |                                                                                                                           |            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                      | 11               | 56             |
| user_clk            |                                                                                                                           |            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                      | 11               | 56             |
| user_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |            |                                                                                                                                   | 1                | 1              |
| user_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            |                                                                                                                                   | 12               | 36             |
| user_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>            |            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                             | 7                | 24             |
| user_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                            |            |                                                                                                                                   | 1                | 2              |
| user_clk            | ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 5              |
| user_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |            |                                                                                                                                   | 1                | 1              |
| user_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            |                                                                                                                                   | 10               | 36             |
| user_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>            |            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                             | 6                | 24             |
| user_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                            |            |                                                                                                                                   | 1                | 2              |
| user_clk            | ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 5              |
| user_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |            |                                                                                                                                   | 1                | 1              |
| user_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            |                                                                                                                                   | 11               | 36             |
| user_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>            |            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                             | 8                | 24             |
| user_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                            |            |                                                                                                                                   | 1                | 2              |
| user_clk            | ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 5              |
| user_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |            |                                                                                                                                   | 1                | 1              |
| user_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            |                                                                                                                                   | 9                | 36             |
| user_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>            |            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                             | 8                | 24             |
| user_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                            |            |                                                                                                                                   | 1                | 2              |
| user_clk            | ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 5              |
| user_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>            |            |                                                                                                                                   | 11               | 36             |
| user_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            |                                                                                                                                   | 5                | 5              |
| user_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                   | 5                | 17             |
| user_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                            |            |                                                                                                                                   | 1                | 3              |
| user_clk            | ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 1              |
| user_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>            |            |                                                                                                                                   | 11               | 36             |
| user_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            |                                                                                                                                   | 5                | 5              |
| user_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                   | 5                | 17             |
| user_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                            |            |                                                                                                                                   | 1                | 3              |
| user_clk            | ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 1              |
| user_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>            |            |                                                                                                                                   | 9                | 36             |
| user_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            |                                                                                                                                   | 4                | 5              |
| user_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                   | 5                | 17             |
| user_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                            |            |                                                                                                                                   | 1                | 3              |
| user_clk            | ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 1              |
| user_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>            |            |                                                                                                                                   | 9                | 36             |
| user_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            |                                                                                                                                   | 5                | 5              |
| user_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>            |            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                   | 4                | 17             |
| user_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                            |            |                                                                                                                                   | 1                | 3              |
| user_clk            | ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/inverted_reset                                                               |            |                                                                                                                                   | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                 | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E1 | BUFG  | BUFIO | BUFR  | MMCME2_AD | Full Hierarchical Name                                                                                                                                                                                             |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top/                                                   |           | 7/2364        | 28/7039       | 28/5258       | 0/7           | 0/26      | 0/0     | 0/8   | 0/0   | 0/0   | 0/2       | top                                                                                                                                                                                                                |
| +pcie                                                  |           | 0/1841        | 0/5418        | 0/4390        | 0/7           | 0/18      | 0/0     | 0/8   | 0/0   | 0/0   | 0/2       | top/pcie                                                                                                                                                                                                           |
| ++app                                                  |           | 1/1450        | 0/4016        | 1/3467        | 0/3           | 0/14      | 0/0     | 0/2   | 0/0   | 0/0   | 0/1       | top/pcie/app                                                                                                                                                                                                       |
| +++config_ctrl                                         |           | 54/115        | 150/298       | 160/261       | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl                                                                                                                                                                                           |
| ++++config_buffer                                      |           | 0/61          | 0/148         | 0/101         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer                                                                                                                                                                             |
| +++++U0                                                |           | 0/61          | 0/148         | 0/101         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0                                                                                                                                                                          |
| ++++++xst_fifo_generator                               |           | 0/61          | 0/148         | 0/101         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator                                                                                                                                                       |
| +++++++gconvfifo.rf                                    |           | 0/61          | 0/148         | 0/101         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                          |
| ++++++++grf.rf                                         |           | 1/61          | 0/148         | 1/101         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                   |
| +++++++++gntv_or_sync_fifo.gcx.clkx                    |           | 15/23         | 40/80         | 29/37         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                        |
| ++++++++++gsync_stage[1].rd_stg_inst                   |           | 4/4           | 10/10         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                             |
| ++++++++++gsync_stage[1].wr_stg_inst                   |           | 4/4           | 10/10         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                             |
| ++++++++++gsync_stage[2].rd_stg_inst                   |           | 0/0           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                             |
| ++++++++++gsync_stage[2].wr_stg_inst                   |           | 0/0           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                             |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 1/15          | 0/23          | 1/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                          |
| ++++++++++gras.rsts                                    |           | 3/7           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                             |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                             |
| ++++++++++rpntr                                        |           | 7/7           | 21/21         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                    |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 4/18          | 0/30          | 4/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                          |
| ++++++++++gwas.gpf.wrpf                                |           | 2/2           | 2/2           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                            |
| ++++++++++gwas.wsts                                    |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                             |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                             |
| ++++++++++wpntr                                        |           | 7/7           | 27/27         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                    |
| +++++++++gntv_or_sync_fifo.mem                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                             |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                    |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                      |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                           |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                          |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram            |
| +++++++++++++ramloop[1].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r                          |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram            |
| +++++++++rstblk                                        |           | 4/4           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                            |
| +++gen1.psg1                                           |           | 167/281       | 327/687       | 435/652       | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1                                                                                                                                                                                             |
| ++++user_rd_fifo                                       |           | 0/48          | 0/126         | 0/63          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo                                                                                                                                                                                |
| +++++U0                                                |           | 0/48          | 0/126         | 0/63          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0                                                                                                                                                                             |
| ++++++xst_fifo_generator                               |           | 1/48          | 0/126         | 1/63          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator                                                                                                                                                          |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/47          | 0/126         | 0/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                  |
| ++++++++grf.rf                                         |           | 1/47          | 0/126         | 1/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                           |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/15          | 0/30          | 0/31          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                  |
| ++++++++++gr1.gdcf.dc                                  |           | 1/4           | 0/10          | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc                                                                                      |
| +++++++++++dc                                          |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc                                                                                   |
| ++++++++++gr1.rfwft                                    |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                        |
| ++++++++++grss.rsts                                    |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                        |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                     |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                     |
| ++++++++++rpntr                                        |           | 4/4           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                            |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 0/10          | 0/19          | 1/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                  |
| ++++++++++gwss.wsts                                    |           | 2/6           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                        |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                     |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                     |
| ++++++++++wpntr                                        |           | 4/4           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                            |
| +++++++++gntv_or_sync_fifo.mem                         |           | 15/15         | 64/64         | 9/9           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                     |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                            |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                              |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                   |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                  |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram    |
| +++++++++rstblk                                        |           | 6/6           | 13/13         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                    |
| ++++user_wr_fifo_1                                     |           | 0/37          | 0/117         | 0/83          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1                                                                                                                                                                              |
| +++++U0                                                |           | 0/37          | 0/117         | 0/83          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0                                                                                                                                                                           |
| ++++++xst_fifo_generator                               |           | 1/37          | 0/117         | 1/83          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator                                                                                                                                                        |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/36          | 0/117         | 0/82          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                |
| ++++++++grf.rf                                         |           | 1/36          | 0/117         | 1/82          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                         |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/11          | 0/22          | 0/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++++gr1.rfwft                                    |           | 3/3           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++++grss.rsts                                    |           | 0/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                   |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                   |
| ++++++++++rpntr                                        |           | 4/4           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 1/8           | 0/18          | 1/22          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++++gwss.wsts                                    |           | 1/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                   |
| +++++++++++c1                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                   |
| ++++++++++wpntr                                        |           | 3/3           | 17/17         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.mem                         |           | 10/10         | 64/64         | 36/36         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram  |
| +++++++++rstblk                                        |           | 6/6           | 13/13         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                  |
| ++++user_wr_fifo_2                                     |           | 0/29          | 0/117         | 0/71          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2                                                                                                                                                                              |
| +++++U0                                                |           | 0/29          | 0/117         | 0/71          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0                                                                                                                                                                           |
| ++++++xst_fifo_generator                               |           | 1/29          | 0/117         | 1/71          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator                                                                                                                                                        |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/28          | 0/117         | 0/70          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                |
| ++++++++grf.rf                                         |           | 0/28          | 0/117         | 1/70          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                         |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/12          | 0/22          | 0/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++++gr1.rfwft                                    |           | 4/4           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++++grss.rsts                                    |           | 0/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                   |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                   |
| ++++++++++rpntr                                        |           | 4/4           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 1/6           | 0/18          | 1/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++++gwss.wsts                                    |           | 0/3           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                   |
| +++++++++++c1                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                   |
| ++++++++++wpntr                                        |           | 2/2           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.mem                         |           | 3/3           | 64/64         | 29/29         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram  |
| +++++++++rstblk                                        |           | 7/7           | 13/13         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                  |
| +++gen2.psg2                                           |           | 141/258       | 263/623       | 409/598       | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2                                                                                                                                                                                             |
| ++++user_rd_fifo                                       |           | 0/40          | 0/126         | 0/63          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo                                                                                                                                                                                |
| +++++U0                                                |           | 0/40          | 0/126         | 0/63          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0                                                                                                                                                                             |
| ++++++xst_fifo_generator                               |           | 1/40          | 0/126         | 1/63          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator                                                                                                                                                          |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/39          | 0/126         | 0/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                  |
| ++++++++grf.rf                                         |           | 1/39          | 0/126         | 1/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                           |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/12          | 0/30          | 0/31          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                  |
| ++++++++++gr1.gdcf.dc                                  |           | 0/3           | 0/10          | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc                                                                                      |
| +++++++++++dc                                          |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc                                                                                   |
| ++++++++++gr1.rfwft                                    |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                        |
| ++++++++++grss.rsts                                    |           | 1/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                        |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                     |
| +++++++++++c2                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                     |
| ++++++++++rpntr                                        |           | 3/3           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                            |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 0/6           | 0/19          | 1/19          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                  |
| ++++++++++gwss.wsts                                    |           | 0/2           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                        |
| +++++++++++c0                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                     |
| +++++++++++c1                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                     |
| ++++++++++wpntr                                        |           | 4/4           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                            |
| +++++++++gntv_or_sync_fifo.mem                         |           | 14/14         | 64/64         | 9/9           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                     |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                            |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                              |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                   |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                  |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram    |
| +++++++++rstblk                                        |           | 6/6           | 13/13         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                    |
| ++++user_wr_fifo_1                                     |           | 0/39          | 0/117         | 0/67          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1                                                                                                                                                                              |
| +++++U0                                                |           | 0/39          | 0/117         | 0/67          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0                                                                                                                                                                           |
| ++++++xst_fifo_generator                               |           | 1/39          | 0/117         | 1/67          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator                                                                                                                                                        |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/38          | 0/117         | 0/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                |
| ++++++++grf.rf                                         |           | 1/38          | 0/117         | 1/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                         |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/11          | 0/22          | 0/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++++gr1.rfwft                                    |           | 4/4           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++++grss.rsts                                    |           | 0/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                   |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                   |
| ++++++++++rpntr                                        |           | 3/3           | 17/17         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 1/10          | 0/18          | 1/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++++gwss.wsts                                    |           | 1/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                   |
| +++++++++++c1                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                   |
| ++++++++++wpntr                                        |           | 5/5           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.mem                         |           | 10/10         | 64/64         | 21/21         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram  |
| +++++++++rstblk                                        |           | 6/6           | 13/13         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                  |
| ++++user_wr_fifo_2                                     |           | 0/38          | 0/117         | 0/59          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2                                                                                                                                                                              |
| +++++U0                                                |           | 0/38          | 0/117         | 0/59          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0                                                                                                                                                                           |
| ++++++xst_fifo_generator                               |           | 1/38          | 0/117         | 1/59          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator                                                                                                                                                        |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/37          | 0/117         | 0/58          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                |
| ++++++++grf.rf                                         |           | 1/37          | 0/117         | 1/58          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                         |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/10          | 0/22          | 0/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++++gr1.rfwft                                    |           | 2/2           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++++grss.rsts                                    |           | 0/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                   |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                   |
| ++++++++++rpntr                                        |           | 4/4           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 0/9           | 0/18          | 1/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++++gwss.wsts                                    |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                   |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                   |
| ++++++++++wpntr                                        |           | 4/4           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.mem                         |           | 10/10         | 64/64         | 17/17         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram  |
| +++++++++rstblk                                        |           | 7/7           | 13/13         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                  |
| +++gen3.psg3                                           |           | 141/259       | 263/623       | 416/615       | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3                                                                                                                                                                                             |
| ++++user_rd_fifo                                       |           | 0/47          | 0/126         | 0/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo                                                                                                                                                                                |
| +++++U0                                                |           | 0/47          | 0/126         | 0/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0                                                                                                                                                                             |
| ++++++xst_fifo_generator                               |           | 1/47          | 0/126         | 1/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator                                                                                                                                                          |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/46          | 0/126         | 0/65          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                  |
| ++++++++grf.rf                                         |           | 1/46          | 0/126         | 1/65          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                           |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/15          | 0/30          | 0/31          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                  |
| ++++++++++gr1.gdcf.dc                                  |           | 2/5           | 0/10          | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc                                                                                      |
| +++++++++++dc                                          |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc                                                                                   |
| ++++++++++gr1.rfwft                                    |           | 1/1           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                        |
| ++++++++++grss.rsts                                    |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                        |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                     |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                     |
| ++++++++++rpntr                                        |           | 4/4           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                            |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 0/9           | 0/19          | 1/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                  |
| ++++++++++gwss.wsts                                    |           | 1/5           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                        |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                     |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                     |
| ++++++++++wpntr                                        |           | 4/4           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                            |
| +++++++++gntv_or_sync_fifo.mem                         |           | 14/14         | 64/64         | 13/13         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                     |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                            |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                              |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                   |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                  |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram    |
| +++++++++rstblk                                        |           | 7/7           | 13/13         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                    |
| ++++user_wr_fifo_1                                     |           | 0/37          | 0/117         | 0/71          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1                                                                                                                                                                              |
| +++++U0                                                |           | 0/37          | 0/117         | 0/71          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0                                                                                                                                                                           |
| ++++++xst_fifo_generator                               |           | 1/37          | 0/117         | 1/71          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator                                                                                                                                                        |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/36          | 0/117         | 0/70          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                |
| ++++++++grf.rf                                         |           | 1/36          | 0/117         | 1/70          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                         |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/13          | 0/22          | 0/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++++gr1.rfwft                                    |           | 5/5           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++++grss.rsts                                    |           | 0/3           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| +++++++++++c1                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                   |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                   |
| ++++++++++rpntr                                        |           | 5/5           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 1/6           | 0/18          | 1/22          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++++gwss.wsts                                    |           | 0/3           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                   |
| +++++++++++c1                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                   |
| ++++++++++wpntr                                        |           | 2/2           | 17/17         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.mem                         |           | 9/9           | 64/64         | 25/25         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram  |
| +++++++++rstblk                                        |           | 7/7           | 13/13         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                  |
| ++++user_wr_fifo_2                                     |           | 0/34          | 0/117         | 0/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2                                                                                                                                                                              |
| +++++U0                                                |           | 0/34          | 0/117         | 0/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0                                                                                                                                                                           |
| ++++++xst_fifo_generator                               |           | 0/34          | 0/117         | 1/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator                                                                                                                                                        |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/34          | 0/117         | 0/61          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                |
| ++++++++grf.rf                                         |           | 1/34          | 0/117         | 1/61          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                         |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/11          | 0/22          | 0/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++++gr1.rfwft                                    |           | 2/2           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++++grss.rsts                                    |           | 0/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                   |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                   |
| ++++++++++rpntr                                        |           | 5/5           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 1/7           | 0/18          | 1/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++++gwss.wsts                                    |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                   |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                   |
| ++++++++++wpntr                                        |           | 1/1           | 17/17         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.mem                         |           | 7/7           | 64/64         | 17/17         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram  |
| +++++++++rstblk                                        |           | 8/8           | 13/13         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                  |
| +++gen4.psg4                                           |           | 130/222       | 263/623       | 414/594       | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4                                                                                                                                                                                             |
| ++++user_rd_fifo                                       |           | 0/37          | 0/126         | 0/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo                                                                                                                                                                                |
| +++++U0                                                |           | 0/37          | 0/126         | 0/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0                                                                                                                                                                             |
| ++++++xst_fifo_generator                               |           | 1/37          | 0/126         | 1/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator                                                                                                                                                          |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/36          | 0/126         | 0/61          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                  |
| ++++++++grf.rf                                         |           | 1/36          | 0/126         | 1/61          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                           |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/10          | 0/30          | 0/31          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                  |
| ++++++++++gr1.gdcf.dc                                  |           | 0/2           | 0/10          | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc                                                                                      |
| +++++++++++dc                                          |           | 2/2           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc                                                                                   |
| ++++++++++gr1.rfwft                                    |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                        |
| ++++++++++grss.rsts                                    |           | 1/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                        |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                     |
| +++++++++++c2                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                     |
| ++++++++++rpntr                                        |           | 2/2           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                            |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 0/6           | 0/19          | 1/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                  |
| ++++++++++gwss.wsts                                    |           | 1/5           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                        |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                     |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                     |
| ++++++++++wpntr                                        |           | 1/1           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                            |
| +++++++++gntv_or_sync_fifo.mem                         |           | 15/15         | 64/64         | 5/5           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                     |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                            |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                              |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                   |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                  |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram    |
| +++++++++rstblk                                        |           | 4/4           | 13/13         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                    |
| ++++user_wr_fifo_1                                     |           | 0/27          | 0/117         | 0/56          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1                                                                                                                                                                              |
| +++++U0                                                |           | 0/27          | 0/117         | 0/56          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0                                                                                                                                                                           |
| ++++++xst_fifo_generator                               |           | 1/27          | 0/117         | 1/56          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator                                                                                                                                                        |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/26          | 0/117         | 0/55          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                |
| ++++++++grf.rf                                         |           | 1/26          | 0/117         | 1/55          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                         |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/10          | 0/22          | 0/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++++gr1.rfwft                                    |           | 4/4           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++++grss.rsts                                    |           | 0/2           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| +++++++++++c1                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                   |
| +++++++++++c2                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                   |
| ++++++++++rpntr                                        |           | 4/4           | 17/17         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 0/6           | 0/18          | 1/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++++gwss.wsts                                    |           | 1/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                   |
| +++++++++++c1                                          |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                   |
| ++++++++++wpntr                                        |           | 2/2           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.mem                         |           | 4/4           | 64/64         | 13/13         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram  |
| +++++++++rstblk                                        |           | 5/5           | 13/13         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                  |
| ++++user_wr_fifo_2                                     |           | 0/28          | 0/117         | 0/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2                                                                                                                                                                              |
| +++++U0                                                |           | 0/28          | 0/117         | 0/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0                                                                                                                                                                           |
| ++++++xst_fifo_generator                               |           | 0/28          | 0/117         | 1/62          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator                                                                                                                                                        |
| +++++++gaxis_fifo.gaxisf.axisf                         |           | 0/28          | 0/117         | 0/61          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                |
| ++++++++grf.rf                                         |           | 1/28          | 0/117         | 1/61          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                         |
| +++++++++gntv_or_sync_fifo.gl0.rd                      |           | 0/10          | 0/22          | 0/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++++gr1.rfwft                                    |           | 3/3           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++++grss.rsts                                    |           | 0/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                   |
| +++++++++++c2                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                   |
| ++++++++++rpntr                                        |           | 3/3           | 17/17         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.gl0.wr                      |           | 0/7           | 0/18          | 1/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++++gwss.wsts                                    |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| +++++++++++c0                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                   |
| +++++++++++c1                                          |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                   |
| ++++++++++wpntr                                        |           | 2/2           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++++gntv_or_sync_fifo.mem                         |           | 3/3           | 64/64         | 16/16         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++++gbm.gbmg.gbmga.ngecc.bmg                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++++gnativebmg.native_blk_mem_gen               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++++valid.cstr                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++++ramloop[0].ram.r                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++++v6_noinit.ram                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram  |
| +++++++++rstblk                                        |           | 7/7           | 13/13         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                  |
| +++gen5.dra                                            |           | 15/15         | 8/8           | 60/60         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/gen5.dra                                                                                                                                                                                              |
| +++reg_file                                            |           | 118/118       | 705/705       | 210/210       | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/reg_file                                                                                                                                                                                              |
| +++rx_engine                                           |           | 78/78         | 244/244       | 112/112       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/rx_engine                                                                                                                                                                                             |
| +++tx_engine                                           |           | 76/76         | 120/120       | 291/291       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/tx_engine                                                                                                                                                                                             |
| +++ucg                                                 |           | 7/27          | 0/85          | 23/73         | 0/1           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1       | top/pcie/app/ucg                                                                                                                                                                                                   |
| ++++mmcm_drp_inst                                      |           | 20/20         | 85/85         | 50/50         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/app/ucg/mmcm_drp_inst                                                                                                                                                                                     |
| ++ext_clk.pipe_clock_i                                 |           | 2/2           | 5/5           | 5/5           | 4/4           | 0/0       | 0/0     | 6/6   | 0/0   | 0/0   | 1/1       | top/pcie/ext_clk.pipe_clock_i                                                                                                                                                                                      |
| ++pcie_7x_v1_8_i                                       |           | 4/389         | 8/1397        | 4/918         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i                                                                                                                                                                                            |
| +++gt_top_i                                            |           | 4/286         | 8/930         | 3/658         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i                                                                                                                                                                                   |
| ++++gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst   |           | 17/17         | 29/29         | 23/23         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                                                                                                                                  |
| ++++gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst   |           | 14/14         | 29/29         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                                                                                                                                  |
| ++++gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst   |           | 11/11         | 29/29         | 27/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                                                                                                                                  |
| ++++gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst   |           | 11/11         | 29/29         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                                                                                                                                  |
| ++++pipe_wrapper_i                                     |           | 12/229        | 2/806         | 14/557        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i                                                                                                                                                                    |
| +++++pipe_lane[0].gt_wrapper_i                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i                                                                                                                                          |
| +++++pipe_lane[0].pipe_drp_i                           |           | 18/18         | 71/71         | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i                                                                                                                                            |
| +++++pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i     |           | 19/19         | 68/68         | 35/35         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i                                                                                                                      |
| +++++pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i                                                                                                                  |
| +++++pipe_lane[0].pipe_rate.pipe_rate_i                |           | 27/27         | 46/46         | 43/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i                                                                                                                                 |
| +++++pipe_lane[0].pipe_sync_i                          |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i                                                                                                                                           |
| +++++pipe_lane[0].pipe_user_i                          |           | 12/12         | 28/28         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i                                                                                                                                           |
| +++++pipe_lane[1].gt_wrapper_i                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i                                                                                                                                          |
| +++++pipe_lane[1].pipe_drp_i                           |           | 15/15         | 71/71         | 37/37         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i                                                                                                                                            |
| +++++pipe_lane[1].pipe_rate.pipe_rate_i                |           | 14/14         | 46/46         | 43/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i                                                                                                                                 |
| +++++pipe_lane[1].pipe_sync_i                          |           | 1/1           | 9/9           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i                                                                                                                                           |
| +++++pipe_lane[1].pipe_user_i                          |           | 11/11         | 28/28         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i                                                                                                                                           |
| +++++pipe_lane[2].gt_wrapper_i                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i                                                                                                                                          |
| +++++pipe_lane[2].pipe_drp_i                           |           | 10/10         | 71/71         | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i                                                                                                                                            |
| +++++pipe_lane[2].pipe_rate.pipe_rate_i                |           | 17/17         | 46/46         | 44/44         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i                                                                                                                                 |
| +++++pipe_lane[2].pipe_sync_i                          |           | 2/2           | 9/9           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i                                                                                                                                           |
| +++++pipe_lane[2].pipe_user_i                          |           | 7/7           | 28/28         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i                                                                                                                                           |
| +++++pipe_lane[3].gt_wrapper_i                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i                                                                                                                                          |
| +++++pipe_lane[3].pipe_drp_i                           |           | 16/16         | 71/71         | 37/37         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i                                                                                                                                            |
| +++++pipe_lane[3].pipe_rate.pipe_rate_i                |           | 17/17         | 53/53         | 44/44         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i                                                                                                                                 |
| +++++pipe_lane[3].pipe_sync_i                          |           | 2/2           | 15/15         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i                                                                                                                                           |
| +++++pipe_lane[3].pipe_user_i                          |           | 7/7           | 30/30         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i                                                                                                                                           |
| +++++pipe_reset.pipe_reset_i                           |           | 10/10         | 64/64         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i                                                                                                                                            |
| +++++qpll_reset.qpll_reset_i                           |           | 9/9           | 40/40         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i                                                                                                                                            |
| +++pcie_top_i                                          |           | 6/99          | 16/459        | 4/256         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i                                                                                                                                                                                 |
| ++++axi_basic_top                                      |           | 0/74          | 0/247         | 0/195         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top                                                                                                                                                                   |
| +++++rx_inst                                           |           | 0/46          | 0/150         | 0/149         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst                                                                                                                                                           |
| ++++++rx_null_gen_inst                                 |           | 17/17         | 12/12         | 56/56         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst                                                                                                                                          |
| ++++++rx_pipeline_inst                                 |           | 29/29         | 138/138       | 93/93         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst                                                                                                                                          |
| +++++tx_inst                                           |           | 0/28          | 0/97          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst                                                                                                                                                           |
| ++++++thrtl_ctl_enabled.tx_thrl_ctl_inst               |           | 15/15         | 26/26         | 25/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst                                                                                                                        |
| ++++++tx_pipeline_inst                                 |           | 13/13         | 71/71         | 21/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst                                                                                                                                          |
| ++++pcie_7x_i                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i                                                                                                                                                                       |
| +++++pcie_bram_top                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top                                                                                                                                                         |
| ++++++pcie_brams_rx                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx                                                                                                                                           |
| +++++++brams[0].ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram                                                                                                                              |
| ++++++++use_tdp.ramb36                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36                                                                                                               |
| +++++++brams[1].ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram                                                                                                                              |
| ++++++++use_tdp.ramb36                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36                                                                                                               |
| ++++++pcie_brams_tx                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx                                                                                                                                           |
| +++++++brams[0].ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram                                                                                                                              |
| ++++++++use_tdp.ramb36                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36                                                                                                               |
| +++++++brams[1].ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram                                                                                                                              |
| ++++++++use_tdp.ramb36                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36                                                                                                               |
| ++++pcie_pipe_pipeline_i                               |           | 0/19          | 0/196         | 0/57          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i                                                                                                                                                            |
| +++++pipe_2_lane.pipe_lane_1_i                         |           | 7/7           | 48/48         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i                                                                                                                                  |
| +++++pipe_4_lane.pipe_lane_2_i                         |           | 2/2           | 48/48         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i                                                                                                                                  |
| +++++pipe_4_lane.pipe_lane_3_i                         |           | 3/3           | 48/48         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i                                                                                                                                  |
| +++++pipe_lane_0_i                                     |           | 6/6           | 48/48         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i                                                                                                                                              |
| +++++pipe_misc_i                                       |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i                                                                                                                                                |
| +ult                                                   |           | 0/516         | 0/1593        | 0/840         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult                                                                                                                                                                                                            |
| ++ul                                                   |           | 21/21         | 37/37         | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ul                                                                                                                                                                                                         |
| ++ula                                                  |           | 0/495         | 0/1556        | 0/792         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula                                                                                                                                                                                                        |
| +++adpt_rd_fifo_1                                      |           | 0/65          | 0/198         | 0/99          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1                                                                                                                                                                                         |
| ++++U0                                                 |           | 0/65          | 0/198         | 0/99          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0                                                                                                                                                                                      |
| +++++xst_fifo_generator                                |           | 1/65          | 0/198         | 1/99          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator                                                                                                                                                                   |
| ++++++gaxis_fifo.gaxisf.axisf                          |           | 0/64          | 0/198         | 0/98          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                           |
| +++++++grf.rf                                          |           | 1/64          | 0/198         | 1/98          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                     |           | 12/22         | 36/72         | 23/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                         |
| +++++++++gsync_stage[1].rd_stg_inst                    |           | 4/4           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                              |
| +++++++++gsync_stage[1].wr_stg_inst                    |           | 6/6           | 9/9           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                              |
| +++++++++gsync_stage[2].rd_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                              |
| +++++++++gsync_stage[2].wr_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                       |           | 0/12          | 0/22          | 0/19          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                           |
| +++++++++gr1.rfwft                                     |           | 4/4           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                                 |
| +++++++++gras.rsts                                     |           | 0/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                 |
| ++++++++++c0                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                              |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                              |
| +++++++++rpntr                                         |           | 4/4           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                       |           | 3/13          | 0/25          | 3/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                           |
| +++++++++gwas.wsts                                     |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                 |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                              |
| ++++++++++c2                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                              |
| +++++++++wpntr                                         |           | 5/5           | 24/24         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                          |           | 10/10         | 64/64         | 25/25         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                     |
| ++++++++++gnativebmg.native_blk_mem_gen                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                       |
| +++++++++++valid.cstr                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                            |
| ++++++++++++ramloop[0].ram.r                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                           |
| +++++++++++++v6_noinit.ram                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram             |
| ++++++++rstblk                                         |           | 6/6           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                             |
| +++adpt_rd_fifo_2                                      |           | 0/56          | 0/198         | 0/108         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2                                                                                                                                                                                         |
| ++++U0                                                 |           | 0/56          | 0/198         | 0/108         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0                                                                                                                                                                                      |
| +++++xst_fifo_generator                                |           | 1/56          | 0/198         | 1/108         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator                                                                                                                                                                   |
| ++++++gaxis_fifo.gaxisf.axisf                          |           | 0/55          | 0/198         | 0/107         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                           |
| +++++++grf.rf                                          |           | 1/55          | 0/198         | 1/107         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                     |           | 10/19         | 36/72         | 23/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                         |
| +++++++++gsync_stage[1].rd_stg_inst                    |           | 4/4           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                              |
| +++++++++gsync_stage[1].wr_stg_inst                    |           | 5/5           | 9/9           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                              |
| +++++++++gsync_stage[2].rd_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                              |
| +++++++++gsync_stage[2].wr_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                       |           | 0/9           | 0/22          | 0/19          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                           |
| +++++++++gr1.rfwft                                     |           | 2/2           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                                 |
| +++++++++gras.rsts                                     |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                 |
| ++++++++++c0                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                              |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                              |
| +++++++++rpntr                                         |           | 2/2           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                       |           | 3/11          | 0/25          | 3/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                           |
| +++++++++gwas.wsts                                     |           | 1/4           | 1/1           | 1/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                 |
| ++++++++++c1                                           |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                              |
| ++++++++++c2                                           |           | 2/2           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                              |
| +++++++++wpntr                                         |           | 4/4           | 24/24         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                          |           | 9/9           | 64/64         | 29/29         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                     |
| ++++++++++gnativebmg.native_blk_mem_gen                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                       |
| +++++++++++valid.cstr                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                            |
| ++++++++++++ramloop[0].ram.r                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                           |
| +++++++++++++v6_noinit.ram                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram             |
| ++++++++rstblk                                         |           | 6/6           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                             |
| +++adpt_rd_fifo_3                                      |           | 0/65          | 0/198         | 0/107         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3                                                                                                                                                                                         |
| ++++U0                                                 |           | 0/65          | 0/198         | 0/107         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0                                                                                                                                                                                      |
| +++++xst_fifo_generator                                |           | 1/65          | 0/198         | 1/107         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator                                                                                                                                                                   |
| ++++++gaxis_fifo.gaxisf.axisf                          |           | 0/64          | 0/198         | 0/106         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                           |
| +++++++grf.rf                                          |           | 1/64          | 0/198         | 1/106         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                     |           | 13/22         | 36/72         | 23/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                         |
| +++++++++gsync_stage[1].rd_stg_inst                    |           | 4/4           | 9/9           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                              |
| +++++++++gsync_stage[1].wr_stg_inst                    |           | 5/5           | 9/9           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                              |
| +++++++++gsync_stage[2].rd_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                              |
| +++++++++gsync_stage[2].wr_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                       |           | 0/11          | 0/22          | 0/19          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                           |
| +++++++++gr1.rfwft                                     |           | 4/4           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                                 |
| +++++++++gras.rsts                                     |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                 |
| ++++++++++c0                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                              |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                              |
| +++++++++rpntr                                         |           | 2/2           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                       |           | 3/15          | 0/25          | 3/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                           |
| +++++++++gwas.wsts                                     |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                 |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                              |
| ++++++++++c2                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                              |
| +++++++++wpntr                                         |           | 7/7           | 24/24         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                          |           | 9/9           | 64/64         | 29/29         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                     |
| ++++++++++gnativebmg.native_blk_mem_gen                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                       |
| +++++++++++valid.cstr                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                            |
| ++++++++++++ramloop[0].ram.r                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                           |
| +++++++++++++v6_noinit.ram                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram             |
| ++++++++rstblk                                         |           | 6/6           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                             |
| +++adpt_rd_fifo_4                                      |           | 0/57          | 0/198         | 0/100         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4                                                                                                                                                                                         |
| ++++U0                                                 |           | 0/57          | 0/198         | 0/100         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0                                                                                                                                                                                      |
| +++++xst_fifo_generator                                |           | 1/57          | 0/198         | 1/100         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator                                                                                                                                                                   |
| ++++++gaxis_fifo.gaxisf.axisf                          |           | 0/56          | 0/198         | 0/99          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                           |
| +++++++grf.rf                                          |           | 1/56          | 0/198         | 1/99          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                     |           | 10/16         | 36/72         | 23/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                         |
| +++++++++gsync_stage[1].rd_stg_inst                    |           | 2/2           | 9/9           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                              |
| +++++++++gsync_stage[1].wr_stg_inst                    |           | 4/4           | 9/9           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                              |
| +++++++++gsync_stage[2].rd_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                              |
| +++++++++gsync_stage[2].wr_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                       |           | 0/10          | 0/22          | 0/19          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                           |
| +++++++++gr1.rfwft                                     |           | 4/4           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                                 |
| +++++++++gras.rsts                                     |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                 |
| ++++++++++c0                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                              |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                              |
| +++++++++rpntr                                         |           | 1/1           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                       |           | 3/13          | 0/25          | 3/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                           |
| +++++++++gwas.wsts                                     |           | 1/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                 |
| ++++++++++c1                                           |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                              |
| ++++++++++c2                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                              |
| +++++++++wpntr                                         |           | 6/6           | 24/24         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                          |           | 10/10         | 64/64         | 25/25         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                     |
| ++++++++++gnativebmg.native_blk_mem_gen                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                       |
| +++++++++++valid.cstr                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                            |
| ++++++++++++ramloop[0].ram.r                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                           |
| +++++++++++++v6_noinit.ram                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram             |
| ++++++++rstblk                                         |           | 6/6           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                             |
| +++adpt_wr_fifo_1                                      |           | 0/64          | 0/191         | 0/100         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1                                                                                                                                                                                         |
| ++++U0                                                 |           | 0/64          | 0/191         | 0/100         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0                                                                                                                                                                                      |
| +++++xst_fifo_generator                                |           | 0/64          | 0/191         | 2/100         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator                                                                                                                                                                   |
| ++++++gaxis_fifo.gaxisf.axisf                          |           | 0/64          | 0/191         | 0/98          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                           |
| +++++++grf.rf                                          |           | 1/64          | 0/191         | 1/98          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                     |           | 12/21         | 36/72         | 23/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                         |
| +++++++++gsync_stage[1].rd_stg_inst                    |           | 5/5           | 9/9           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                              |
| +++++++++gsync_stage[1].wr_stg_inst                    |           | 4/4           | 9/9           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                              |
| +++++++++gsync_stage[2].rd_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                              |
| +++++++++gsync_stage[2].wr_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                       |           | 0/13          | 0/22          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                           |
| +++++++++gr1.rfwft                                     |           | 5/5           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                                 |
| +++++++++gras.rsts                                     |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                 |
| ++++++++++c0                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                              |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                              |
| +++++++++rpntr                                         |           | 3/3           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                       |           | 3/14          | 0/26          | 3/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                           |
| +++++++++gwas.wsts                                     |           | 2/4           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                 |
| ++++++++++c1                                           |           | 1/1           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                              |
| ++++++++++c2                                           |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                              |
| +++++++++wpntr                                         |           | 7/7           | 24/24         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                          |           | 8/8           | 56/56         | 25/25         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                     |
| ++++++++++gnativebmg.native_blk_mem_gen                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                       |
| +++++++++++valid.cstr                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                            |
| ++++++++++++ramloop[0].ram.r                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                           |
| +++++++++++++v6_noinit.ram                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram             |
| ++++++++rstblk                                         |           | 7/7           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                             |
| +++adpt_wr_fifo_2                                      |           | 0/64          | 0/191         | 0/100         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2                                                                                                                                                                                         |
| ++++U0                                                 |           | 0/64          | 0/191         | 0/100         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0                                                                                                                                                                                      |
| +++++xst_fifo_generator                                |           | 1/64          | 0/191         | 2/100         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator                                                                                                                                                                   |
| ++++++gaxis_fifo.gaxisf.axisf                          |           | 0/63          | 0/191         | 0/98          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                           |
| +++++++grf.rf                                          |           | 1/63          | 0/191         | 1/98          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                     |           | 11/20         | 36/72         | 23/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                         |
| +++++++++gsync_stage[1].rd_stg_inst                    |           | 6/6           | 9/9           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                              |
| +++++++++gsync_stage[1].wr_stg_inst                    |           | 3/3           | 9/9           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                              |
| +++++++++gsync_stage[2].rd_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                              |
| +++++++++gsync_stage[2].wr_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                       |           | 0/11          | 0/22          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                           |
| +++++++++gr1.rfwft                                     |           | 4/4           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                                 |
| +++++++++gras.rsts                                     |           | 1/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                 |
| ++++++++++c0                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                              |
| ++++++++++c1                                           |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                              |
| +++++++++rpntr                                         |           | 3/3           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                       |           | 3/15          | 0/26          | 3/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                           |
| +++++++++gwas.wsts                                     |           | 3/7           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                 |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                              |
| ++++++++++c2                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                              |
| +++++++++wpntr                                         |           | 5/5           | 24/24         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                          |           | 8/8           | 56/56         | 25/25         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                     |
| ++++++++++gnativebmg.native_blk_mem_gen                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                       |
| +++++++++++valid.cstr                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                            |
| ++++++++++++ramloop[0].ram.r                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                           |
| +++++++++++++v6_noinit.ram                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram             |
| ++++++++rstblk                                         |           | 8/8           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                             |
| +++adpt_wr_fifo_3                                      |           | 0/61          | 0/191         | 0/89          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3                                                                                                                                                                                         |
| ++++U0                                                 |           | 0/61          | 0/191         | 0/89          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0                                                                                                                                                                                      |
| +++++xst_fifo_generator                                |           | 1/61          | 0/191         | 2/89          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator                                                                                                                                                                   |
| ++++++gaxis_fifo.gaxisf.axisf                          |           | 0/60          | 0/191         | 0/87          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                           |
| +++++++grf.rf                                          |           | 1/60          | 0/191         | 1/87          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                     |           | 11/18         | 36/72         | 23/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                         |
| +++++++++gsync_stage[1].rd_stg_inst                    |           | 4/4           | 9/9           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                              |
| +++++++++gsync_stage[1].wr_stg_inst                    |           | 3/3           | 9/9           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                              |
| +++++++++gsync_stage[2].rd_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                              |
| +++++++++gsync_stage[2].wr_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                       |           | 0/12          | 0/22          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                           |
| +++++++++gr1.rfwft                                     |           | 4/4           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                                 |
| +++++++++gras.rsts                                     |           | 1/5           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                 |
| ++++++++++c0                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                              |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                              |
| +++++++++rpntr                                         |           | 3/3           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                       |           | 3/13          | 0/26          | 3/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                           |
| +++++++++gwas.wsts                                     |           | 2/6           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                 |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                              |
| ++++++++++c2                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                              |
| +++++++++wpntr                                         |           | 4/4           | 24/24         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                          |           | 9/9           | 56/56         | 12/12         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                     |
| ++++++++++gnativebmg.native_blk_mem_gen                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                       |
| +++++++++++valid.cstr                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                            |
| ++++++++++++ramloop[0].ram.r                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                           |
| +++++++++++++v6_noinit.ram                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram             |
| ++++++++rstblk                                         |           | 7/7           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                             |
| +++adpt_wr_fifo_4                                      |           | 0/63          | 0/191         | 0/89          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4                                                                                                                                                                                         |
| ++++U0                                                 |           | 0/63          | 0/191         | 0/89          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0                                                                                                                                                                                      |
| +++++xst_fifo_generator                                |           | 0/63          | 0/191         | 2/89          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator                                                                                                                                                                   |
| ++++++gaxis_fifo.gaxisf.axisf                          |           | 0/63          | 0/191         | 0/87          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf                                                                                                                                           |
| +++++++grf.rf                                          |           | 1/63          | 0/191         | 1/87          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                     |           | 11/19         | 36/72         | 24/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                         |
| +++++++++gsync_stage[1].rd_stg_inst                    |           | 4/4           | 9/9           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                              |
| +++++++++gsync_stage[1].wr_stg_inst                    |           | 4/4           | 9/9           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                              |
| +++++++++gsync_stage[2].rd_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                              |
| +++++++++gsync_stage[2].wr_stg_inst                    |           | 0/0           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                       |           | 0/11          | 0/22          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                           |
| +++++++++gr1.rfwft                                     |           | 4/4           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                                 |
| +++++++++gras.rsts                                     |           | 1/4           | 1/1           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                 |
| ++++++++++c0                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                              |
| ++++++++++c1                                           |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                              |
| +++++++++rpntr                                         |           | 3/3           | 17/17         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                       |           | 3/14          | 0/26          | 3/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                           |
| +++++++++gwas.wsts                                     |           | 3/6           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                 |
| ++++++++++c1                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                              |
| ++++++++++c2                                           |           | 1/1           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                              |
| +++++++++wpntr                                         |           | 5/5           | 24/24         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                          |           | 11/11         | 56/56         | 13/13         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                     |
| ++++++++++gnativebmg.native_blk_mem_gen                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                       |
| +++++++++++valid.cstr                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                            |
| ++++++++++++ramloop[0].ram.r                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                           |
| +++++++++++++v6_noinit.ram                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram             |
| ++++++++rstblk                                         |           | 7/7           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk                                                                                                                             |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
