timestamp 1589523705
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use via_dev$14 via_dev$14_0 1 0 -683 0 1 -161
use via_dev$15 via_dev$15_0 1 0 -438 0 1 1597
use via_dev$15 via_dev$15_1 1 0 -438 0 1 -1164
use via_dev$14 via_dev$14_1 1 0 -683 0 1 -715
use via_dev$14 via_dev$14_2 1 0 -499 0 1 -965
use swmatrix_Tgate swmatrix_Tgate_9 1 0 -346 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_8 1 0 5986 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_4 1 0 12226 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_7 1 0 18466 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_5 1 0 24706 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_6 1 0 30946 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_3 1 0 43426 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_2 1 0 55906 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_1 1 0 49666 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_0 1 0 37186 0 1 -514
use ShiftReg_row_10_2 ShiftReg_row_10_2_0 1 0 1938 0 1 1964
port "D_in" 3 -327 1877 -327 1877 m3
port "BUS[10]" 17 58732 -136 58732 -136 m4
port "BUS[9]" 16 52492 -136 52492 -136 m4
port "BUS[8]" 15 46252 -136 46252 -136 m4
port "BUS[7]" 14 40012 -136 40012 -136 m4
port "BUS[6]" 13 33772 -136 33772 -136 m4
port "BUS[5]" 12 27532 -136 27532 -136 m4
port "BUS[4]" 11 21292 -136 21292 -136 m4
port "BUS[3]" 10 15052 -136 15052 -136 m4
port "BUS[2]" 9 8812 -136 8812 -136 m4
port "BUS[1]" 8 2480 -136 2480 -136 m4
port "enable" 7 -382 1500 -382 1500 m4
port "d_out" 18 62147 1845 62147 1845 m4
port "pin" 6 -321 619 -321 619 m3
port "phi_2" 5 -642 2084 -642 2084 m3
port "phi_1" 4 -685 2274 -685 2274 m3
port "vss" 2 -138 1306 -138 1306 m1
port "vdd" 1 -538 2519 -538 2519 m1
node "D_in" 0 0 -327 1877 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "BUS[10]" 0 40.2773 58732 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[9]" 0 40.2773 52492 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[8]" 0 40.2773 46252 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[7]" 0 40.2773 40012 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[6]" 0 40.2773 33772 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[5]" 0 40.2773 27532 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[4]" 0 40.2773 21292 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[3]" 0 40.2773 15052 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[2]" 0 40.2773 8812 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[1]" 0 40.2773 2480 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "enable" 3 772.588 -382 1500 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 286100 5922 0 0
node "d_out" 0 32.1405 62147 1845 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1800 236 0 0
node "m3_n499_n965#" 0 62.8583 -499 -965 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19300 586 0 0 0 0
node "m3_n683_n715#" 0 65.0875 -683 -715 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36544 932 0 0 0 0
node "pin" 0 32.0366 -321 619 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8220 394 0 0 0 0
node "phi_2" 2 375.038 -642 2084 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263500 5470 0 0 0 0
node "phi_1" 4 834.884 -685 2274 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 403130 8274 0 0 0 0
node "m2_n683_n686#" 1 154.648 -683 -686 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 58100 1362 0 0 0 0 0 0
node "m2_n499_n965#" 59 19405.5 -499 -965 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6567700 131554 0 0 0 0 0 0
node "vss" 45 30067.7 -138 1306 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8694750 131570 0 0 0 0 0 0 0 0
node "vdd" 19 37707.5 -538 2519 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20449278 131536 0 0 0 0 0 0 0 0
node "w_55914_n93#" 6013 400.512 55914 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_49674_n93#" 6013 400.512 49674 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_43434_n93#" 6013 400.512 43434 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_37194_n93#" 6013 400.512 37194 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_30954_n93#" 6013 400.512 30954 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_24714_n93#" 6013 400.512 24714 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_18474_n93#" 6013 400.512 18474 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_12234_n93#" 6013 400.512 12234 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_5994_n93#" 6013 400.512 5994 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n338_n93#" 6013 400.512 -338 -93 nw 133504 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "vdd" "m2_n499_n965#" 19083.6
cap "w_30954_n93#" "vss" 0.0992346
cap "BUS[6]" "vss" 0.516335
cap "vdd" "BUS[2]" 18.0209
cap "m2_n499_n965#" "vss" 447.433
cap "m2_n683_n686#" "m2_n499_n965#" 202.639
cap "pin" "vdd" 7.62439
cap "phi_1" "phi_2" 967.29
cap "BUS[2]" "vss" 0.516335
cap "enable" "m3_n499_n965#" 43.0961
cap "BUS[7]" "m2_n499_n965#" 3.99082
cap "w_5994_n93#" "vdd" 96.4975
cap "w_12234_n93#" "vdd" 96.4975
cap "phi_1" "m3_n683_n715#" 139.721
cap "vdd" "BUS[3]" 18.0209
cap "enable" "w_n338_n93#" 0.172829
cap "w_5994_n93#" "vss" 0.0992346
cap "w_12234_n93#" "vss" 0.0992346
cap "vss" "BUS[3]" 0.516335
cap "vdd" "m3_n499_n965#" 0.399437
cap "w_18474_n93#" "vdd" 96.4975
cap "vdd" "BUS[4]" 18.0209
cap "phi_1" "m2_n499_n965#" 66.465
cap "w_37194_n93#" "m2_n499_n965#" 0.568824
cap "w_55914_n93#" "vdd" 96.4975
cap "BUS[5]" "m2_n499_n965#" 3.99082
cap "w_43434_n93#" "vdd" 96.4975
cap "w_18474_n93#" "vss" 0.0992346
cap "vdd" "w_n338_n93#" 97.2932
cap "BUS[10]" "vdd" 18.0209
cap "enable" "vdd" 89.9171
cap "BUS[4]" "vss" 0.516335
cap "w_55914_n93#" "vss" 0.0992346
cap "pin" "phi_1" 3.855
cap "w_43434_n93#" "vss" 0.0992346
cap "vdd" "BUS[9]" 18.0209
cap "vss" "w_n338_n93#" 0.0822894
cap "w_49674_n93#" "m2_n499_n965#" 0.568824
cap "BUS[10]" "vss" 0.516335
cap "m2_n499_n965#" "phi_2" 25.5461
cap "enable" "vss" 13.0011
cap "enable" "m2_n683_n686#" 7.2247
cap "BUS[9]" "vss" 0.516335
cap "d_out" "m2_n499_n965#" 4.34611
cap "w_24714_n93#" "m2_n499_n965#" 0.568824
cap "pin" "phi_2" 31.0059
cap "BUS[1]" "m2_n499_n965#" 3.99082
cap "m2_n499_n965#" "m3_n683_n715#" 45.5827
cap "BUS[8]" "m2_n499_n965#" 3.99082
cap "vdd" "vss" 2253.47
cap "phi_1" "m3_n499_n965#" 1.78718
cap "w_30954_n93#" "m2_n499_n965#" 0.568824
cap "vdd" "m2_n683_n686#" 27.566
cap "BUS[6]" "m2_n499_n965#" 3.99082
cap "BUS[7]" "vdd" 18.0209
cap "enable" "phi_1" 99.4022
cap "BUS[2]" "m2_n499_n965#" 3.99082
cap "pin" "m2_n499_n965#" 0.809233
cap "BUS[7]" "vss" 0.516335
cap "phi_2" "w_n338_n93#" 0.181095
cap "m3_n683_n715#" "m3_n499_n965#" 51.4514
cap "enable" "phi_2" 139.725
cap "w_5994_n93#" "m2_n499_n965#" 0.568824
cap "w_12234_n93#" "m2_n499_n965#" 0.568824
cap "phi_1" "vdd" 91.9297
cap "w_37194_n93#" "vdd" 96.4975
cap "BUS[5]" "vdd" 18.0209
cap "m2_n499_n965#" "BUS[3]" 3.99082
cap "enable" "m3_n683_n715#" 46.4365
cap "w_37194_n93#" "vss" 0.0992346
cap "phi_1" "vss" 0.211601
cap "BUS[5]" "vss" 0.516335
cap "phi_1" "m2_n683_n686#" 78.8
cap "m2_n499_n965#" "m3_n499_n965#" 32.1693
cap "w_49674_n93#" "vdd" 96.4975
cap "w_18474_n93#" "m2_n499_n965#" 0.568824
cap "vdd" "phi_2" 172.567
cap "BUS[4]" "m2_n499_n965#" 3.99082
cap "w_55914_n93#" "m2_n499_n965#" 0.568824
cap "w_49674_n93#" "vss" 0.0992346
cap "w_43434_n93#" "m2_n499_n965#" 0.568824
cap "vss" "phi_2" 9.42345
cap "m2_n499_n965#" "w_n338_n93#" 0.471692
cap "w_24714_n93#" "vdd" 96.4975
cap "m2_n683_n686#" "phi_2" 41.1093
cap "BUS[10]" "m2_n499_n965#" 3.99082
cap "enable" "m2_n499_n965#" 60.2915
cap "BUS[1]" "vdd" 18.0209
cap "vdd" "m3_n683_n715#" 1.19964
cap "d_out" "vss" 0.381344
cap "BUS[9]" "m2_n499_n965#" 3.99082
cap "w_24714_n93#" "vss" 0.0992346
cap "BUS[8]" "vdd" 18.0209
cap "enable" "pin" 16.3982
cap "BUS[1]" "vss" 0.516335
cap "w_30954_n93#" "vdd" 96.4975
cap "m2_n683_n686#" "m3_n683_n715#" 23.5183
cap "BUS[6]" "vdd" 18.0209
cap "BUS[8]" "vss" 0.516335
cap "phi_1" "swmatrix_Tgate_9/VDD" 3.30252
cap "phi_1" "via_dev$15_1/m2_0_0#" 0.325012
cap "via_dev$14_1/m2_0_0#" "swmatrix_Tgate_9/VDD" 5.36692
cap "via_dev$14_1/m2_0_0#" "via_dev$15_1/m2_0_0#" 0.648017
cap "phi_1" "via_dev$14_2/m2_0_0#" -0.604193
cap "via_dev$14_1/m2_0_0#" "via_dev$14_2/m2_0_0#" 22.3429
cap "swmatrix_Tgate_9/VDD" "via_dev$15_1/m2_0_0#" 0.340664
cap "swmatrix_Tgate_9/VDD" "via_dev$14_2/m2_0_0#" -0.456608
cap "via_dev$14_2/m2_0_0#" "via_dev$15_1/m2_0_0#" 47.9402
cap "via_dev$14_1/m2_0_0#" "phi_1" 1.64017
cap "swmatrix_Tgate_9/T1" "phi_1" 1.82946
cap "swmatrix_Tgate_9/T2" "m2_n499_n965#" 32.8295
cap "swmatrix_Tgate_9/nfet$1_0/vss" "swmatrix_Tgate_9/T2" -0.516335
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" -22.4526
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_8/T2" -22.4526
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_9/VSS" -0.516335
cap "m2_n499_n965#" "swmatrix_Tgate_8/T2" 32.8295
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_4/T2" -22.4526
cap "m2_n499_n965#" "swmatrix_Tgate_4/T2" 32.8295
cap "swmatrix_Tgate_4/nfet$1_0/vss" "swmatrix_Tgate_4/T2" -0.516335
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_4/VSS" -0.516335
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_7/T2" -22.4526
cap "swmatrix_Tgate_7/T2" "m2_n499_n965#" 32.8295
cap "swmatrix_Tgate_5/T2" "vdd" -22.4526
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/nfet$1_0/vss" -0.516335
cap "swmatrix_Tgate_5/T2" "m2_n499_n965#" 32.8295
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VDD" -22.4526
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VSS" -0.516335
cap "swmatrix_Tgate_6/T2" "m2_n499_n965#" 32.8295
cap "swmatrix_Tgate_0/nfet$1_0/vss" "swmatrix_Tgate_0/T2" -0.516335
cap "swmatrix_Tgate_0/T2" "m2_n499_n965#" 32.8295
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/T2" -22.4526
cap "m2_n499_n965#" "swmatrix_Tgate_3/T2" 32.8295
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T2" -0.516335
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T2" -22.4526
cap "swmatrix_Tgate_1/nfet$1_0/vss" "swmatrix_Tgate_1/T2" -0.516335
cap "m2_n499_n965#" "swmatrix_Tgate_1/T2" 32.8295
cap "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_1/T2" -22.4526
cap "m2_n499_n965#" "swmatrix_Tgate_2/T2" 32.8295
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T2" -0.516335
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T2" -22.4526
cap "swmatrix_Tgate_2/VDD" "m2_n499_n965#" 7.24624
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" 21.8258
cap "swmatrix_Tgate_2/VSS" "m2_n499_n965#" -3.97827
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VDD" 4.35367
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/PHI_2" 21.54
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/VDD" 11.7308
cap "D_in" "swmatrix_Tgate_9/gated_control" 0.153945
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" 100.219
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/PHI_1" 1.82946
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/PHI_2" 9.02459
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/T1" 0.0095326
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/gated_control" 32.0526
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/PHI_2" 5.70874
cap "swmatrix_Tgate_9/VDD" "via_dev$14_2/m2_0_0#" 52.3639
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 1.88327
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/EN" 22.7748
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/PHI_1" -0.0594201
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/PHI_2" 14.0687
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.118022
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/nfet$1_0/a_94_0#" 0.00635467
cap "swmatrix_Tgate_9/nfet$1_0/a_94_0#" "ShiftReg_row_10_2_0/PHI_2" 2.57051
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/VSS" 0.376159
cap "swmatrix_Tgate_9/T1" "via_dev$14_2/m2_0_0#" 6.46339
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/gated_control" 60.9143
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/EN" 27.8039
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/PHI_2" 38.2682
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/PHI_1" 6.43466
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/gated_control" 0.601376
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/gated_control" 2.80077
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/gated_control" 67.0331
cap "D_in" "swmatrix_Tgate_9/T1" 2.9077
cap "swmatrix_Tgate_9/VSS" "via_dev$14_2/m2_0_0#" -1.12199
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/EN" 13.4641
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/EN" 17.839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.03556
cap "swmatrix_Tgate_9/nfet$1_0/a_94_0#" "ShiftReg_row_10_2_0/EN" 6.33376
cap "swmatrix_Tgate_9/gated_control" "via_dev$14_2/m2_0_0#" 216.803
cap "via_dev$14_2/m2_0_0#" "ShiftReg_row_10_2_0/EN" 2.80206
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/EN" 74.782
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/PHI_1" 2.25721
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 4.00393
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.197068
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VSS" 25.0898
cap "swmatrix_Tgate_9/gated_control" "D_in" 0.613047
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 6.3867
cap "via_dev$14_2/m2_0_0#" "swmatrix_Tgate_9/VSS" -1.99979
cap "swmatrix_Tgate_9/T2" "via_dev$14_2/m2_0_0#" 5.75843
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/PHI_1" 0.0589868
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.726261
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/VSS" 53.1546
cap "via_dev$14_2/m2_0_0#" "swmatrix_Tgate_9/gated_control" 140.629
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.771213
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/gated_control" 110.668
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -47.7413
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "D_in" 0.142321
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.167131
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.15587
cap "via_dev$14_2/m2_0_0#" "swmatrix_Tgate_9/VDD" 0.386395
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VDD" 15.1151
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.496754
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/VDD" -7.79678
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T1" 0.417006
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/VSS" 3.20121
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.867004
cap "via_dev$14_2/m2_0_0#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 168.61
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.15511
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.04931
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.985803
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/PHI_2" 5.07076
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.124965
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/EN" 25.3387
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/VDD" -24.5128
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0957093
cap "swmatrix_Tgate_9/T1" "D_in" 0.214826
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.205795
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/PHI_2" 0.124808
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/EN" 0.281099
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 8.61672
cap "swmatrix_Tgate_9/T1" "via_dev$14_2/m2_0_0#" 11.694
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.498445
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/gated_control" 137.196
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0922159
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0511875
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0287128
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 15.1576
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VDD" 6.74918
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.100443
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/PHI_2" 9.29389
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/EN" 13.2282
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T2" 7.11479
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/gated_control" 0.848423
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n965#" 0.0582101
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T2" 2.7762
cap "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" "m2_n499_n965#" 51.0426
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/T2" 2.71844
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 6.8621
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 1.06611
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/PHI_1" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.104107
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" -8.16431
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00857477
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gated_control" "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" 123.446
cap "m2_n499_n965#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 158.467
cap "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 1.63122
cap "swmatrix_Tgate_9/nfet$1_0/vss" "m2_n499_n965#" -0.293306
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_9/T2" 1.60232
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" "m2_n499_n965#" 7.94114
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" -0.404029
cap "m2_n499_n965#" "swmatrix_Tgate_9/pfet$1_0/w_n230_n138#" 12.0485
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/nfet$1_0/vss" 29.2642
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gated_control" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 12.4629
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" 28.1788
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gated_control" "swmatrix_Tgate_9/nfet$1_0/vss" 42.5391
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n965#" 0.12143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.208275
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gated_control" "swmatrix_Tgate_9/pfet$1_0/w_n230_n138#" 12.342
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/T2" 4.13931
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.0397846
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.753609
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "m2_n499_n965#" 0.0716432
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" 4.03491
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/T2" 11.8989
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/PHI_1" "swmatrix_Tgate_9/T2" 2.76026
cap "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" "swmatrix_Tgate_9/nfet$1_0/vss" 6.89748
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.00384233
cap "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" 9.44162
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" -4.64694
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 17.6037
cap "swmatrix_Tgate_9/T2" "m2_n499_n965#" 55.8738
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_9/nfet$1_0/vss" -47.7414
cap "swmatrix_Tgate_9/nfet$1_0/vss" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 5.26483
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gated_control" "m2_n499_n965#" 0.398693
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" 0.490662
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 5.6811
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gated_control" "swmatrix_Tgate_9/T2" 176.667
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n965#" 0.0112176
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 1.17831
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 9.71185
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 7.15589
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.180589
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T2" 2.30803
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.962067
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "m2_n499_n965#" 10.2466
cap "swmatrix_Tgate_9/nfet$1_0/vss" "m2_n499_n965#" 0.30718
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/T2" 4.12891
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 154.175
cap "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.791104
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T1" 3.78597
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 11.8551
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n965#" 0.0187981
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 4.36819
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 10.2076
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_9/T2" 3.03563
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_9/T2" 0.352428
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n965#" 0.0537324
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/T1" 0.322357
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 128.8
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.127659
cap "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 18.1657
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_9/T2" 0.542518
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.66376
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/T1" 0.555944
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/nfet$1_0/vss" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 2.46364
cap "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.100533
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n965#" 0.0801412
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_9/T1" 0.287473
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.0814028
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/T1" 0.362509
cap "swmatrix_Tgate_9/VDD" "m2_n499_n965#" 10.948
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 17.272
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.630521
cap "swmatrix_Tgate_9/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/T2" 31.8253
cap "ShiftReg_row_10_2_0/Q[1]" "m2_n499_n965#" 0.0322681
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.514443
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/nfet$1_0/vss" 35.5215
cap "swmatrix_Tgate_9/T2" "m2_n499_n965#" 52.2582
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/T1" 13.2576
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.29477
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 1.00529
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.210424
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.495576
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m2_n499_n965#" 0.0469952
cap "swmatrix_Tgate_9/nfet$1_0/vss" "swmatrix_Tgate_9/T1" 8.93051
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n965#" 0.0626878
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/T2" 3.33184
cap "swmatrix_Tgate_9/nfet$1_0/vss" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 6.03272
cap "swmatrix_Tgate_9/T1" "m2_n499_n965#" 67.4442
cap "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" "m2_n499_n965#" 110.491
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.505462
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 0.509659
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "swmatrix_Tgate_9/VSS" 1.40073
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.696677
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.140483
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 2.21132
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "swmatrix_Tgate_9/VSS" 14.2859
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "m2_n499_n965#" 24.0977
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0131172
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/VDD" 2.72677
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "m2_n499_n965#" 11.5572
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 4.03682
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "swmatrix_Tgate_9/VDD" 3.80364
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/Q[1]" 4.15736
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/Q[1]" 0.0570907
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "m2_n499_n965#" 0.0616728
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 31.0393
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "swmatrix_Tgate_9/VDD" 0.316664
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "swmatrix_Tgate_8/gated_control" 2.22855
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "swmatrix_Tgate_8/gated_control" 4.62809
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 0.386989
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 6.37909
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" 0.0424122
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" 0.351266
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 6.35143
cap "m2_n499_n965#" "swmatrix_Tgate_9/VSS" 2.26294
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 14.2664
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 1.12601
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "m2_n499_n965#" 0.211762
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0912456
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VSS" 27.7015
cap "swmatrix_Tgate_9/T1" "m2_n499_n965#" 40.6752
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -36.1108
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/Q[1]" 0.696353
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/VSS" 39.3233
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.706516
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 91.2646
cap "m2_n499_n965#" "swmatrix_Tgate_9/VDD" 51.6375
cap "swmatrix_Tgate_9/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/Q[1]" 6.99005
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VDD" 6.07666
cap "m2_n499_n965#" "swmatrix_Tgate_8/gated_control" 1.15035
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "swmatrix_Tgate_9/pfet$1_0/a_894_0#" 0.176374
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VDD" 15.0855
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/gated_control" 16.5356
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 16.5796
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.959915
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 6.86856
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/VDD" 10.2545
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.0282159
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/gated_control" 0.818885
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/T1" 6.28383
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.61854
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/D" 0.395731
cap "swmatrix_Tgate_8/gated_control" "m2_n499_n965#" 331.195
cap "m2_n499_n965#" "swmatrix_Tgate_9/VSS" -2.73928
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 3.15091
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0454619
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/gated_control" 0.158634
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -5.0864
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.964122
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/gated_control" 35.124
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 15.1179
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0394801
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_9/VSS" 7.61452
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/D" 0.0461836
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/T2" 2.35854
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/pfet$1_0/a_2108_n136#" 2.80699
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.12307
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_9/T1" 0.0358726
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.5814
cap "swmatrix_Tgate_8/T2" "m2_n499_n965#" 1.7869
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T1" 9.6951
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/T2" 2.62954
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 7.24343
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 3.33542
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/VSS" 2.06014
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_8/gated_control" -30.8549
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.183507
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -42.1413
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" 0.444144
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0694249
cap "m2_n499_n965#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 58.6078
cap "swmatrix_Tgate_9/VDD" "m2_n499_n965#" 45.4289
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0909238
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/T1" 141.047
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 5.94443
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 9.54569
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/T1" 0.452264
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 0.61019
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/D" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0867812
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_8/T2" 0.66155
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" 0.670007
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.278232
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/pfet$1_0/a_2174_0#" 0.93268
cap "swmatrix_Tgate_9/T1" "m2_n499_n965#" 11.0191
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0830723
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.064138
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/VSS" 85.8671
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 4.51481
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.193629
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0225867
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_8/T2" 162.161
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.362509
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/T1" 129.06
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/T2" 7.97429
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_8/T2" 2.0384
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T1" 4.44554
cap "swmatrix_Tgate_9/T1" "m2_n499_n965#" 24.7802
cap "swmatrix_Tgate_8/T2" "m2_n499_n965#" 28.181
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 3.83448
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.00743816
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.63017
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/VDD" 3.80954
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.0503741
cap "swmatrix_Tgate_8/gated_control" "m2_n499_n965#" 25.2831
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.988922
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 18.2127
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/T1" 9.43104
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_8/T2" 25.2706
cap "swmatrix_Tgate_9/VDD" "m2_n499_n965#" 7.10543e-15
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.166333
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.545972
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_8/gated_control" 0.137441
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 0.150382
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 6.3867
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_8/T2" 2.76026
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "m2_n499_n965#" 2.88898
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.384743
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_8/gated_control" 0.00602308
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.919812
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/T1" 6.53198
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/T2" 25.3128
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/gated_control" 51.7242
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 6.29088
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/T2" 1.06539
cap "swmatrix_Tgate_9/VSS" "m2_n499_n965#" -1.07544
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/T2" -0.541512
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/T1" 0.0839438
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.503115
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/gated_control" 4.07495
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/VDD" -26.4801
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n965#" 0.0790632
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.2777
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "m2_n499_n965#" 212.251
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0323019
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_8/pfet$1_0/w_n230_n138#" 7.60893
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.264286
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 12.7781
cap "m2_n499_n965#" "swmatrix_Tgate_8/pfet$1_0/w_n230_n138#" 6.26208
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 0.492085
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/T2" -8.16431
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_8/T2" 3.03563
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m2_n499_n965#" 0.0626603
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.485862
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.2731
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 16.9762
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_8/nfet$1_0/vss" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n965#" 0.0281971
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.60113
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/T2" 2.19349
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.0275282
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.102936
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.29944
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 6.18321
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.453136
cap "swmatrix_Tgate_8/T2" "m2_n499_n965#" 58.7973
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_8/T2" 0.184432
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n965#" 0.138809
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/nfet$1_0/vss" 38.7906
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 2.02491
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 1.8593
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n965#" 0.0123137
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.312029
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/T2" 34.7335
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0130714
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_8/T2" 0.550876
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.115458
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "swmatrix_Tgate_8/VDD" 3.8296
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n965#" 0.112341
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_8/T2" 168.45
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.249223
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 1.13021
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.362509
cap "swmatrix_Tgate_8/VDD" "m2_n499_n965#" 11.0922
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 11.1618
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_8/T2" 0.542518
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.4797
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/nfet$1_0/vss" -47.7414
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.430479
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n965#" 0.0626878
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "m2_n499_n965#" 64.4774
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.706294
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "m2_n499_n965#" 0.0492547
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "swmatrix_Tgate_8/nfet$1_0/vss" 8.45222
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.595464
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "m2_n499_n965#" 107.389
cap "swmatrix_Tgate_8/nfet$1_0/vss" "m2_n499_n965#" 0.190514
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "swmatrix_Tgate_8/nfet$1_0/vss" 5.74356
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 17.1477
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_8/VDD" 9.21634
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.5888
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.53237
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/T2" 4.60246
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0574947
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 9.67737
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 121.783
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.405182
cap "m2_n499_n965#" "swmatrix_Tgate_8/T1" 66.4787
cap "m2_n499_n965#" "swmatrix_Tgate_8/VDD" 42.3626
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.153438
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 14.1289
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.50235
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/T2" 15.8806
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/VDD" -43.95
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/T1" 12.1145
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.113977
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "swmatrix_Tgate_8/VDD" 10.6155
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.0100445
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" 1.73898
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.54515
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/Q[2]" 0.117261
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.265296
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 22.6439
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_8/VDD" 18.9091
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 137.07
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/VDD" 2.95241
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/T1" 0.777548
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/T1" 0.143737
cap "m2_n499_n965#" "swmatrix_Tgate_8/T2" 36.6824
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.128734
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VDD" 3.66008
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/T2" 30.4462
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.103313
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 1.01516
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.0472
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_8/T1" 0.311819
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "swmatrix_Tgate_8/T2" 0.664512
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/VDD" 0.954377
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/T1" 4.52846
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" 0.023302
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 10.862
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.84966
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 1.133
cap "m2_n499_n965#" "swmatrix_Tgate_8/VSS" 0.911977
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/T1" 0.356845
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 106.813
cap "m2_n499_n965#" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 83.4177
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/T2" 3.08725
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0267637
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/VDD" 1.5623
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 5.00264
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_8/T2" 0.550924
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.679704
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.600183
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/T1" 12.5941
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/T2" 1.98867
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0375962
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 1.24377
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/T1" 4.15736
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/T1" 88.0599
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.329513
cap "swmatrix_Tgate_8/pfet$1_0/a_1468_n136#" "swmatrix_Tgate_8/VSS" 0.0544867
cap "m2_n499_n965#" "swmatrix_Tgate_4/gated_control" 226.407
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" 0.420052
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 15.0992
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.322828
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0120791
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.32778
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/VDD" -7.30953
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.40492
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 1.12601
cap "m2_n499_n965#" "swmatrix_Tgate_8/T1" 14.5178
cap "swmatrix_Tgate_8/pfet$1_0/a_1468_n136#" "swmatrix_Tgate_4/gated_control" 5.78736
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.480441
cap "m2_n499_n965#" "swmatrix_Tgate_8/VDD" 60.1805
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VDD" 9.06757
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 14.9933
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0654845
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.83575
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/VSS" 103.749
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.887441
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 8.87073
cap "swmatrix_Tgate_8/pfet$1_0/a_1534_0#" "swmatrix_Tgate_8/VSS" 2.6316
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 4.96593
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_2" 0.0343853
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.87575
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/gated_control" 0.0476723
cap "m2_n499_n965#" "swmatrix_Tgate_8/VSS" -0.0609274
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.540747
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VSS" 7.4313
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/Q[2]" 0.0461836
cap "swmatrix_Tgate_8/pfet$1_0/a_1534_0#" "swmatrix_Tgate_4/gated_control" 4.77961
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_2" 6.35143
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.959915
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/VDD" -35.5388
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 3.77699
cap "swmatrix_Tgate_8/VDD" "m2_n499_n965#" 0.165598
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/T1" 8.54172
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.193629
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0867812
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/T1" 0.384743
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/D" 0.395731
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 3.2988
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/gated_control" -6.93444
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/gated_control" 0.771213
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/T1" 0.452264
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/T2" 2.28866
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0694249
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/T2" 2.35854
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 3.2978
cap "m2_n499_n965#" "swmatrix_Tgate_4/gated_control" 131.077
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "swmatrix_Tgate_4/gated_control" 0.431059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate_4/gated_control" 0.0301154
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate_4/gated_control" 0.262002
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 12.6183
cap "swmatrix_Tgate_4/T2" "m2_n499_n965#" 5.86073
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -25.1245
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/T1" 5.57816
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" 2.31792
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.118022
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate_4/T2" 23.1832
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/gated_control" 111.989
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.153831
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/VSS" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/gated_control" 1.14756
cap "m2_n499_n965#" "swmatrix_Tgate_8/T1" 11.694
cap "m2_n499_n965#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 172.818
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 9.39763
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate_8/T1" 12.5677
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.713242
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_4/gated_control" 137.196
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 15.1576
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.04931
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_2" "swmatrix_Tgate_4/gated_control" 0.0371908
cap "swmatrix_Tgate_8/VSS" "m2_n499_n965#" -1.9377
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_2" 3.33543
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/gated_control" 54.0199
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/gated_control" 0.919812
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.266222
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/T2" 6.3867
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.071782
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_8/VSS" 24.9239
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/gated_control" 0.742783
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0454619
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_8/T1" 0.0358726
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.12307
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "m2_n499_n965#" 0.0492547
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gated_control" "m2_n499_n965#" 0.402266
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.572743
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" 0.0130714
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" -8.16431
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" -0.541512
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.26924
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 18.3473
cap "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" "m2_n499_n965#" 51.2281
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "m2_n499_n965#" 155.522
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n965#" 0.128318
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.2062
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 4.70839
cap "swmatrix_Tgate_4/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gated_control" 12.4038
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" 0.362509
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_4/nfet$1_0/vss" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.765579
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gated_control" "swmatrix_Tgate_4/nfet$1_0/vss" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n965#" 0.0597277
cap "swmatrix_Tgate_4/T2" "m2_n499_n965#" 58.7905
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.104881
cap "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" "swmatrix_Tgate_4/nfet$1_0/vss" 6.45137
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "swmatrix_Tgate_4/nfet$1_0/vss" 5.26567
cap "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" 9.44162
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" 4.03491
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" -3.98321
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" 5.05694
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" 0.430479
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.607966
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.74908
cap "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gated_control" 121.354
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.249223
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gated_control" 12.4279
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" 2.76026
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.0281971
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n965#" 0.0626878
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" 0.514423
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 1.63566
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 1.81469
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/nfet$1_0/vss" 30.4105
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" 29.3523
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 1.5561
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 9.1763
cap "swmatrix_Tgate_4/pfet$1_0/w_n230_n138#" "m2_n499_n965#" 12.332
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gated_control" 182.511
cap "swmatrix_Tgate_4/nfet$1_0/vss" "m2_n499_n965#" -0.287032
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.102402
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "m2_n499_n965#" -1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "m2_n499_n965#" 8.01229
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/Q[3]" 5.7009
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.820271
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_4/T1" 0.0574947
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 1.95259
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" 18.1316
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/T1" 14.3591
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/T2" 148.33
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.32853
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0626603
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/T1" 0.158598
cap "swmatrix_Tgate_4/nfet$1_0/vss" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 6.36857
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 10.1755
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/nfet$1_0/vss" 41.8813
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/Q[3]" 0.054541
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/T1" 0.0226568
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_4/T2" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/T1" 133.352
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 11.8031
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/T2" 1.89274
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/VDD" 9.93785
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" 0.0482387
cap "m2_n499_n965#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 110.491
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_4/T2" 6.3867
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.089554
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.51087
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 10.0249
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_4/T1" 0.506245
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/nfet$1_0/vss" 35.5397
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/T1" 0.952804
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n965#" 0.052613
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n965#" 0.100284
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.143995
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.393897
cap "swmatrix_Tgate_4/nfet$1_0/vss" "swmatrix_Tgate_4/T1" 9.69746
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/VDD" 2.35425
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" 3.03563
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.156262
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[3]" 0.296311
cap "swmatrix_Tgate_4/T2" "m2_n499_n965#" 49.3414
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/nfet$1_0/vss" -47.7414
cap "m2_n499_n965#" "swmatrix_Tgate_4/nfet$1_0/vss" 0.342101
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/T1" 3.71411
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" 1.6838
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.935215
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 18.1657
cap "m2_n499_n965#" "swmatrix_Tgate_4/T1" 70.7797
cap "swmatrix_Tgate_4/VDD" "m2_n499_n965#" 10.9111
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.550876
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/T2" 4.36819
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/T2" 30.6518
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.557464
cap "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/Q[3]" 0.718853
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.664512
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_2" 0.131046
cap "m2_n499_n965#" "swmatrix_Tgate_4/VSS" 1.84875
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 15.2965
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "m2_n499_n965#" 11.4549
cap "m2_n499_n965#" "swmatrix_Tgate_7/gated_control" 8.90737
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_4/VSS" 13.8501
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_4/T1" 1.12601
cap "m2_n499_n965#" "swmatrix_Tgate_4/VDD" 71.5669
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.640782
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/T1" 5.41686
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/Q[3]" 0.0627196
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_4/T1" 23.204
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/T1" 8.58318
cap "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0100445
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/T1" 77.8894
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/Q[3]" 4.3556
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.276097
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "swmatrix_Tgate_4/VSS" 13.9216
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_4/VSS" 53.7163
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_2" "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" 0.00888292
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/gated_control" 1.4966
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 6.70408
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/VSS" -31.6838
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/VSS" 24.1117
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "swmatrix_Tgate_7/gated_control" 5.10621
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "swmatrix_Tgate_4/VDD" 0.256717
cap "m2_n499_n965#" "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" 22.8353
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" 0.0910689
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/T1" 0.777548
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 29.7178
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_7/gated_control" 11.407
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/Q[3]" 10.1797
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.165517
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/gated_control" 0.959915
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 14.7976
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0267637
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_4/T1" 0.311819
cap "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" "swmatrix_Tgate_4/VSS" 1.28182
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_2" "swmatrix_Tgate_4/T1" 6.35143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" 0.0966595
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/VDD" 2.95241
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" 0.925742
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.550924
cap "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" "swmatrix_Tgate_7/gated_control" 2.72699
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" 4.08135
cap "m2_n499_n965#" "swmatrix_Tgate_4/T1" 37.2673
cap "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" 0.00822742
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" 4.03682
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/gated_control" 13.6363
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_2" 1.33854
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "swmatrix_Tgate_7/T2" 4.70449
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_7/T2" 0.713242
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 3.38539
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/gated_control" 0.818885
cap "m2_n499_n965#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 76.641
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.12307
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate_7/T2" 0.930204
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate_4/T1" 0.395731
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/gated_control" 0.166772
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0867812
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.452264
cap "m2_n499_n965#" "swmatrix_Tgate_7/gated_control" 329.176
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_7/T2" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.071782
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_7/T2" 12.9862
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_7/T2" 0.918463
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.669473
cap "swmatrix_Tgate_4/pfet$1_0/a_2174_0#" "swmatrix_Tgate_7/gated_control" 1.66207
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0694249
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/T2" 12.553
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate_7/gated_control" 0.0461836
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/T2" 2.35854
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/VDD" -47.8049
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/T1" 4.44503
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_2" "swmatrix_Tgate_7/gated_control" 0.064138
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "swmatrix_Tgate_7/gated_control" 0.61636
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_4/VDD" 5.59789
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/T2" 3.12425
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0358726
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 6.28383
cap "swmatrix_Tgate_4/pfet$1_0/a_2268_n136#" "swmatrix_Tgate_7/gated_control" 3.32567
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.61854
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.20911
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate_7/gated_control" 0.444144
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.540747
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -7.36519
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0225631
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/gated_control" 61.2717
cap "swmatrix_Tgate_7/T2" "m2_n499_n965#" 2.87071
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0454619
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 10.2675
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.183507
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_7/gated_control" 75.2679
cap "swmatrix_Tgate_4/VSS" "m2_n499_n965#" -2.73928
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_7/gated_control" 139.801
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_7/gated_control" -27.9595
cap "swmatrix_Tgate_4/T1" "m2_n499_n965#" 10.296
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0909238
cap "swmatrix_Tgate_4/VDD" "m2_n499_n965#" 25.253
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/gated_control" 0.196286
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" 3.45824
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" 12.0864
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" 25.2706
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_4/VSS" 6.53198
cap "swmatrix_Tgate_7/pfet$1_0/w_n230_n138#" "swmatrix_Tgate_7/gated_control" 7.98236
cap "m2_n499_n965#" "swmatrix_Tgate_7/gated_control" 19.5741
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/gated_control" 4.85397
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.980784
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/gated_control" 161.994
cap "m2_n499_n965#" "swmatrix_Tgate_7/pfet$1_0/w_n230_n138#" 7.30969
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.2777
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.362509
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/VSS" -47.7414
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 7.47958
cap "m2_n499_n965#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 201.79
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.723526
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/T1" 0.0839438
cap "swmatrix_Tgate_7/T2" "m2_n499_n965#" 37.6666
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -0.541512
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.171066
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/T1" 4.44554
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/VDD" 0.144212
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 5.71722
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/VDD" 0.597532
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/VDD" 18.8267
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" 9.43104
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_4/VSS" 51.5202
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.181335
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/T2" 6.99102
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/VSS" 3.95395
cap "m2_n499_n965#" "swmatrix_Tgate_4/VSS" -0.87943
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_4/VSS" 26.2732
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.00743816
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.00602308
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_4/T1" 129.06
cap "m2_n499_n965#" "swmatrix_Tgate_4/T1" 25.5756
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.664999
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.0316315
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0626878
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_4/T1" -8.16431
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 2.76026
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.74908
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0790632
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_4/VDD" 3.26288
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.563499
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/T1" 0.384743
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.55901
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/VDD" -23.2345
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_4/VDD" 1.87763
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" 0.122432
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.550876
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" 0.106413
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "m2_n499_n965#" 0.0492547
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0626878
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.499668
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 14.3591
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.00738
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.72596
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/T2" 5.48308
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n965#" 0.0281971
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 10.1755
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.111485
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0130714
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_7/T2" 0.249223
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "swmatrix_Tgate_7/nfet$1_0/vss" 9.61884
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.36819
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.77104
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "m2_n499_n965#" 70.7797
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 30.6518
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.112341
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" 0.580461
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_7/T2" 0.542518
cap "swmatrix_Tgate_7/nfet$1_0/vss" "m2_n499_n965#" 0.304112
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.706294
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 133.352
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "swmatrix_Tgate_7/VDD" 3.71411
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/nfet$1_0/vss" 41.8813
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.60113
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/nfet$1_0/vss" 33.8825
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.150145
cap "swmatrix_Tgate_7/nfet$1_0/vss" "swmatrix_Tgate_7/VDD" -47.7414
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.9132
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.3751
cap "swmatrix_Tgate_7/T2" "m2_n499_n965#" 49.3414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.51087
cap "swmatrix_Tgate_7/VDD" "m2_n499_n965#" 10.9111
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.453136
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" 16.1582
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/T2" 148.33
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VDD" 2.35425
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/VDD" 9.93785
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0574947
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.13021
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "swmatrix_Tgate_7/nfet$1_0/vss" 6.0919
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate_7/T2" 3.03563
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n965#" 0.138809
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "m2_n499_n965#" 110.491
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0626603
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.380476
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/nfet$1_0/a_574_0#" 0.430479
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.03876
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" 18.1657
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "swmatrix_Tgate_7/VDD" 11.8031
cap "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" 1.75385
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 9.68384
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.664512
cap "swmatrix_Tgate_7/VDD" "m2_n499_n965#" 45.1116
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.777548
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" 1.133
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 12.6886
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/Q[4]" 0.356845
cap "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.103313
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/Q[4]" 15.8806
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_5/gated_control" 4.52846
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" 0.023302
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_7/T1" 0.311819
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_7/T2" 0.550924
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 132.778
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_5/gated_control" 1.98867
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/T1" 0.12577
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 100.952
cap "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.24377
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/T2" 1.66073
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "m2_n499_n965#" 0.0267637
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VSS" 10.9742
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.95241
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VSS" 29.0222
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.453136
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/VSS" 41.8813
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" 1.01516
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.25382
cap "swmatrix_Tgate_7/T1" "m2_n499_n965#" 60.1765
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VDD" 3.77557
cap "ShiftReg_row_10_2_0/Q[4]" "m2_n499_n965#" 0.117261
cap "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" "swmatrix_Tgate_5/gated_control" 0.265296
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" 0.0100445
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 10.8238
cap "swmatrix_Tgate_7/T2" "m2_n499_n965#" 35.5689
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/gated_control" 0.954377
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/T2" 1.30539
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "m2_n499_n965#" 0.165517
cap "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 12.1104
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 19.2191
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.776121
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 21.416
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" 0.113977
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n965#" 0.0375962
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.12793
cap "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" "swmatrix_Tgate_7/VSS" 4.38586
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_7/T2" 1.47879
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/VSS" -43.95
cap "swmatrix_Tgate_7/VSS" "m2_n499_n965#" 1.09774
cap "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.03939
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.044777
cap "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" "m2_n499_n965#" 72.744
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" 9.3503
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_5/gated_control" 98.975
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/pfet$1_0/a_1534_0#" 2.6316
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/VDD" 3.77699
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "swmatrix_Tgate_7/T1" 1.12601
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0933025
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/T1" 0.540747
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.3761
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/T1" 9.07394
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/pfet$1_0/a_1628_n136#" 0.0544867
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/gated_control" 14.9933
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_2" "swmatrix_Tgate_5/gated_control" 0.0343853
cap "m2_n499_n965#" "swmatrix_Tgate_5/gated_control" 267.343
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_5/gated_control" 107.601
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.49315
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/gated_control" 1.87575
cap "swmatrix_Tgate_7/pfet$1_0/a_1534_0#" "swmatrix_Tgate_5/gated_control" 4.77961
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/T1" 0.887441
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.01732
cap "m2_n499_n965#" "swmatrix_Tgate_7/VDD" 56.7306
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_2" "swmatrix_Tgate_7/T1" 6.35143
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" -35.5387
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_5/gated_control" 0.0461836
cap "m2_n499_n965#" "swmatrix_Tgate_7/T1" 13.7224
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_5/gated_control" 0.959915
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/T1" 7.4313
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/gated_control" 0.0476723
cap "swmatrix_Tgate_7/pfet$1_0/a_1628_n136#" "swmatrix_Tgate_5/gated_control" 5.78736
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0433906
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0654845
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/T1" 4.15736
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 7.16192
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_5/gated_control" 0.420052
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 4.18411
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "swmatrix_Tgate_5/gated_control" 0.329513
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/gated_control" 2.98565
cap "swmatrix_Tgate_7/VSS" "m2_n499_n965#" -0.556304
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/gated_control" -14.1735
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 3.99793
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/gated_control" 0.742783
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.384743
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/VSS" -47.7414
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/VSS" 3.28911
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_2" "swmatrix_Tgate_5/T2" 3.70984
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.118022
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.431059
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0358726
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.919812
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.368624
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/T1" 4.65085
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate_5/T2" 24.4111
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.071782
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0694249
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/gated_control" -0.0704582
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/gated_control" 1.04931
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/pfet$1_0/w_n230_n138#" 0.920939
cap "swmatrix_Tgate_5/T2" "m2_n499_n965#" 6.29918
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.193629
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_7/VSS" 27.0934
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_2" "swmatrix_Tgate_5/gated_control" 0.0371908
cap "swmatrix_Tgate_7/VSS" "m2_n499_n965#" -1.9377
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/T2" 2.35854
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" 12.5677
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_5/T2" 0.542518
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0454619
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/D" 0.395731
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -28.0654
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate_5/gated_control" 0.262002
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_5/T2" 2.57812
cap "swmatrix_Tgate_7/T1" "m2_n499_n965#" 11.694
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.153831
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 10.6038
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/T2" 2.12307
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.713242
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_5/T2" 117.653
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VSS" 8.54172
cap "swmatrix_Tgate_5/gated_control" "m2_n499_n965#" 90.1403
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "swmatrix_Tgate_5/T2" 14.4344
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_7/VSS" 53.7577
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 6.3867
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/gated_control" 0.771213
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/D" 0.0433906
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 15.1576
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.452264
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_5/gated_control" 137.196
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "m2_n499_n965#" 192.569
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/T2" 2.54558
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" 0.0301154
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.14756
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gated_control" "swmatrix_Tgate_5/T2" 182.709
cap "vdd" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 0.222885
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n965#" 0.128318
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "m2_n499_n965#" 146.444
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_5/T2" 0.184432
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/T2" 0.703462
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 5.69577
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 0.104881
cap "vdd" "swmatrix_Tgate_5/T2" 1.5561
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n965#" 0.0281971
cap "swmatrix_Tgate_5/nfet$1_0/vss" "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" 7.59166
cap "swmatrix_Tgate_5/T2" "m2_n499_n965#" 59.4656
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gated_control" "m2_n499_n965#" 0.455853
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.362509
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 11.2119
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_5/T2" 2.76026
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.430479
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.0219311
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n965#" 0.112341
cap "swmatrix_Tgate_5/nfet$1_0/vss" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 5.37732
cap "vdd" "m2_n499_n965#" -1.42109e-14
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.514423
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 0.765579
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 2.92823
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 0.607966
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 1.81469
cap "swmatrix_Tgate_5/nfet$1_0/vss" "swmatrix_Tgate_5/T2" 29.665
cap "swmatrix_Tgate_5/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gated_control" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_5/T2" 4.74908
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 29.3523
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/T2" 8.47616
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "swmatrix_Tgate_5/T2" -8.16431
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 1.74819
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_5/T2" 17.7375
cap "swmatrix_Tgate_5/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gated_control" 13.4988
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gated_control" 125.646
cap "swmatrix_Tgate_5/nfet$1_0/vss" "vdd" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/T2" 5.8018
cap "swmatrix_Tgate_5/nfet$1_0/vss" "m2_n499_n965#" 0.0225784
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.161704
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0130714
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "vdd" 3.91943
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "swmatrix_Tgate_5/T2" -0.541512
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n965#" 0.0626878
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 9.07965
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gated_control" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 14.2964
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "m2_n499_n965#" 0.0492547
cap "swmatrix_Tgate_5/pfet$1_0/w_n230_n138#" "m2_n499_n965#" 13.1984
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "m2_n499_n965#" 58.3258
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_5/T2" 0.249223
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.13021
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "swmatrix_Tgate_5/T2" 17.2014
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 0.384267
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/Q[5]" 11.8161
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.12482
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0267637
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 149.711
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.905367
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" 2.8665
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 9.32139
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 1.78046
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[5]" 1.01516
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 18.1657
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 0.152878
cap "swmatrix_Tgate_5/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 41.8813
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_5/VDD" 3.73978
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 6.3867
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" 0.0564661
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 1.95259
cap "swmatrix_Tgate_5/T1" "m2_n499_n965#" 69.5885
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.79597
cap "m2_n499_n965#" "swmatrix_Tgate_5/VDD" 10.948
cap "swmatrix_Tgate_5/nfet$1_0/vss" "swmatrix_Tgate_5/T2" 35.7864
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.820271
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/T1" 13.9657
cap "swmatrix_Tgate_5/nfet$1_0/vss" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 6.27094
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 0.822688
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.227829
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 10.2473
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0574947
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/Q[5]" 0.356845
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.124614
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0626603
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 132.018
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 9.89688
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/Q[5]" 0.117261
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.514443
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.7911
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/VDD" 2.3442
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0100445
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.134331
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.506245
cap "m2_n499_n965#" "swmatrix_Tgate_5/T2" 50.2972
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "swmatrix_Tgate_5/VDD" 11.8551
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.100284
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0226568
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_5/nfet$1_0/vss" 9.44242
cap "swmatrix_Tgate_5/nfet$1_0/vss" "swmatrix_Tgate_5/VDD" -47.7414
cap "m2_n499_n965#" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 110.491
cap "m2_n499_n965#" "swmatrix_Tgate_5/nfet$1_0/vss" 0.362742
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.089554
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/T2" 30.9185
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.550876
cap "swmatrix_Tgate_5/VSS" "m2_n499_n965#" 1.5185
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.959915
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/T1" 44.1464
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/VDD" 14.7139
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/T1" 4.03995
cap "m2_n499_n965#" "swmatrix_Tgate_5/pfet$1_0/a_988_n136#" 12.1616
cap "swmatrix_Tgate_5/pfet$1_0/a_894_0#" "m2_n499_n965#" 9.38566
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_5/pfet$1_0/a_894_0#" 0.42631
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/Q[5]" 4.15736
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 20.5219
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/T1" 12.9648
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.777548
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/VDD" -31.6971
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/VDD" 2.95241
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.12601
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.64734
cap "swmatrix_Tgate_5/pfet$1_0/a_988_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.01841
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" 0.0424924
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_6/gated_control" 63.6481
cap "swmatrix_Tgate_5/pfet$1_0/a_988_n136#" "swmatrix_Tgate_5/VDD" 2.76412
cap "swmatrix_Tgate_5/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 22.4759
cap "swmatrix_Tgate_5/pfet$1_0/a_894_0#" "swmatrix_Tgate_5/VDD" 0.00985269
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "m2_n499_n965#" 0.165517
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.273212
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/pfet$1_0/a_988_n136#" 5.80099
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/pfet$1_0/a_894_0#" 6.69606
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.583622
cap "m2_n499_n965#" "swmatrix_Tgate_5/T1" 31.379
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_5/T1" 0.311819
cap "m2_n499_n965#" "swmatrix_Tgate_5/VDD" 76.0982
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/pfet$1_0/a_988_n136#" 0.898704
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/pfet$1_0/a_894_0#" 5.2095
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_2" "swmatrix_Tgate_5/T1" 6.35143
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$1_0/a_988_n136#" 0.740624
cap "swmatrix_Tgate_5/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/Q[5]" 4.0645
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$1_0/a_894_0#" 12.2509
cap "swmatrix_Tgate_6/gated_control" "m2_n499_n965#" 49.0145
cap "swmatrix_Tgate_5/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.436683
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 64.0155
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_5/VDD" 13.7437
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_5/VDD" 8.67301
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 14.1573
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_2" "swmatrix_Tgate_6/T2" 1.71295
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/T2" 2.12307
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/T1" 0.540747
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_5/VSS" 6.23259
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 11.1878
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/VSS" -47.7917
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_5/VSS" 14.443
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/VDD" -9.98687
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/T1" 136.143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.11108
cap "swmatrix_Tgate_5/pfet$1_0/a_2268_n136#" "swmatrix_Tgate_6/gated_control" 0.251661
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate_6/gated_control" 0.401651
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "m2_n499_n965#" 94.6742
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/T2" 66.9352
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 10.4855
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_6/gated_control" -30.4634
cap "m2_n499_n965#" "swmatrix_Tgate_5/VSS" -2.73928
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/gated_control" 0.74343
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_6/T2" 2.35854
cap "m2_n499_n965#" "swmatrix_Tgate_6/gated_control" 295.198
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.071782
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/Q" 0.0867812
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate_6/T2" 1.1904
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 8.99373
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/Q" 0.0461836
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 13.7809
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/T1" 5.59789
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/T1" 0.316585
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_6/T2" 1.17538
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T2" 2.98824
cap "m2_n499_n965#" "swmatrix_Tgate_5/T1" 10.7854
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0909238
cap "m2_n499_n965#" "swmatrix_Tgate_6/T2" 3.30916
cap "swmatrix_Tgate_5/VDD" "m2_n499_n965#" 19.8183
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/gated_control" 0.166772
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.61636
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0454619
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0694249
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/Q" 0.395731
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_6/T2" 0.713242
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/pfet$1_0/a_2494_0#" 0.0722201
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_6/T2" 0.542518
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/VSS" 2.39905
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_2" "swmatrix_Tgate_6/gated_control" 0.064138
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/gated_control" 2.34532
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_6/gated_control" 3.4491
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/VSS" 69.3497
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 6.37311
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/T2" 3.61895
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.183507
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0358726
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/T1" 0.452264
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.818885
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/VDD" 18.5734
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" 4.52559
cap "m2_n499_n965#" "swmatrix_Tgate_6/pfet$1_0/w_n230_n138#" 8.17611
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate_6/T2" 25.2706
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.687339
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate_5/T1" 8.49144
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/VSS" -47.7414
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.00743816
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 3.39846
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0681579
cap "m2_n499_n965#" "swmatrix_Tgate_6/VSS" -0.547718
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VSS" 26.3161
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_6/VSS" 5.88471
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -19.3476
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.0556
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.98488
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/VDD" 2.45997
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.21134
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.049721
cap "m2_n499_n965#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 194.43
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -0.541512
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.00602308
cap "swmatrix_Tgate_6/gated_control" "m2_n499_n965#" 13.4985
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 11.2174
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/VDD" 0.808425
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/T2" 162.192
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/pfet$1_0/w_n230_n138#" 9.0773
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/T1" 126.983
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" 0.122432
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/VDD" 0.144212
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0825493
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/T2" 4.74908
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0626878
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.176382
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.362509
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 4.41754
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/VSS" 51.0965
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.2777
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/T2" 1.87763
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.980784
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/T2" 3.74299
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.128318
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_6/VDD" 4.33005
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate_6/T2" 2.76026
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.338833
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 6.80867
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 7.69115
cap "m2_n499_n965#" "swmatrix_Tgate_6/T2" 38.3416
cap "m2_n499_n965#" "swmatrix_Tgate_5/T1" 32.1657
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_6/T2" -8.16431
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "m2_n499_n965#" 0.0492547
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "m2_n499_n965#" 69.5885
cap "swmatrix_Tgate_6/nfet$1_0/vss" "m2_n499_n965#" 0.302651
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/T2" 149.711
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/T2" 6.98389
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/VDD" 9.89688
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n965#" 0.100284
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.85478
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "m2_n499_n965#" 110.491
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/nfet$1_0/a_574_0#" 132.018
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/nfet$1_0/vss" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/nfet$1_0/a_574_0#" 0.499668
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.198247
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.550876
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.249223
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.60113
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VDD" 2.3442
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" 18.1657
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 30.9069
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" 1.32753
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 4.78294
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" 16.8686
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.51528
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0574947
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0130714
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/nfet$1_0/vss" 34.0536
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "swmatrix_Tgate_6/VDD" 3.73978
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 6.3867
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 13.9657
cap "swmatrix_Tgate_6/nfet$1_0/vss" "swmatrix_Tgate_6/VDD" -47.7414
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" 5.68434e-14
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.430479
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.13021
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "swmatrix_Tgate_6/nfet$1_0/vss" 9.3638
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "swmatrix_Tgate_6/VDD" 11.8551
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" 3.03563
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.506245
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.429916
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" 1.54296
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.550456
cap "swmatrix_Tgate_6/nfet$1_0/vss" "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" 6.13305
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.514443
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.36819
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.089554
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.111485
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.820271
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" 0.0883238
cap "swmatrix_Tgate_6/T2" "m2_n499_n965#" 50.2972
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0626603
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.0281971
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.112341
cap "m2_n499_n965#" "swmatrix_Tgate_6/VDD" 10.948
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 10.2466
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" 0.127804
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.812263
cap "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.02694
cap "swmatrix_Tgate_6/pfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 93.7105
cap "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/Q[6]" 1.01516
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" -4.44089e-16
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.044777
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" 3.69118
cap "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" "swmatrix_Tgate_6/VDD" 8.03306
cap "swmatrix_Tgate_6/pfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.04097
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.311819
cap "m2_n499_n965#" "swmatrix_Tgate_6/T1" 55.0655
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_6/pfet$1_0/a_254_0#" 7.55823
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate_6/pfet$1_0/a_254_0#" 1.75352
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gated_control" 4.52846
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 123.088
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/Q[6]" 0.117261
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 13.2589
cap "m2_n499_n965#" "swmatrix_Tgate_6/VSS" 1.26287
cap "swmatrix_Tgate_6/pfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/Q[6]" 15.8806
cap "swmatrix_Tgate_6/pfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 19.9331
cap "m2_n499_n965#" "swmatrix_Tgate_6/VDD" 44.2082
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.453136
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_0/gated_control" 0.954377
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$1_0/a_254_0#" 27.3515
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/pfet$1_0/a_254_0#" 1.05852
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_6/T1" 0.334983
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate_6/T1" 1.81469
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 18.1651
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 39.6676
cap "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0100445
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.777548
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/Q[6]" 0.475813
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 9.61765
cap "m2_n499_n965#" "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" 62.0702
cap "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" "swmatrix_Tgate_0/gated_control" 0.265296
cap "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" 0.023302
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/T1" 10.9983
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VDD" 3.86539
cap "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 10.092
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0267637
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_6/VDD" 2.95241
cap "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.625066
cap "swmatrix_Tgate_6/pfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.664512
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.165517
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" -43.95
cap "swmatrix_Tgate_6/pfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.550924
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" 0.103313
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" 1.24377
cap "m2_n499_n965#" "swmatrix_Tgate_6/pfet$1_0/a_254_0#" 33.4996
cap "swmatrix_Tgate_6/pfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" 1.21859
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/pfet$1_0/a_254_0#" 1.98867
cap "m2_n499_n965#" "swmatrix_Tgate_0/gated_control" 308.28
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.79103
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_0/gated_control" 1.87575
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate_6/T1" 4.53674
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_6/VSS" 1.1663
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_6/VDD" 3.77699
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 5.21494
cap "swmatrix_Tgate_6/pfet$1_0/a_1628_n136#" "swmatrix_Tgate_6/VSS" 0.0544867
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_0/gated_control" 3.03562
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_0/gated_control" 0.0476723
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VSS" 8.54046
cap "swmatrix_Tgate_6/pfet$1_0/a_1628_n136#" "swmatrix_Tgate_0/gated_control" 5.78736
cap "ShiftReg_row_10_2_0/Q[6]" "swmatrix_Tgate_0/gated_control" 0.0461836
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VDD" 9.99488
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 3.85863
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_0/gated_control" 0.959915
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gated_control" 117.417
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0179455
cap "swmatrix_Tgate_6/T1" "m2_n499_n965#" 12.927
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/Q[6]" 0.0867812
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0654845
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "swmatrix_Tgate_0/gated_control" 0.329513
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0358726
cap "swmatrix_Tgate_6/pfet$1_0/a_1854_0#" "swmatrix_Tgate_6/VSS" 2.6316
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate_0/gated_control" 0.0343853
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.540747
cap "swmatrix_Tgate_6/pfet$1_0/a_1854_0#" "swmatrix_Tgate_0/gated_control" 4.77961
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/Q[6]" 4.43412
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/VSS" -35.5387
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_0/gated_control" 111.276
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_0/gated_control" -21.0508
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/gated_control" 14.9933
cap "m2_n499_n965#" "swmatrix_Tgate_6/VSS" -1.05168
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate_0/gated_control" 0.420052
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 5.45311
cap "swmatrix_Tgate_6/VDD" "m2_n499_n965#" 56.7306
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.12307
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.771213
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_0/T2" 0.542518
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 6.3867
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 3.57576
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" 0.0371908
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 10.6038
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" "swmatrix_Tgate_0/gated_control" 0.262002
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.071782
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_6/VDD" 2.80249
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_0/gated_control" 123.316
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/T2" 4.69807
cap "swmatrix_Tgate_6/T1" "m2_n499_n965#" 11.694
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.431059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0275164
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_6/VSS" 28.8467
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.452264
cap "m2_n499_n965#" "swmatrix_Tgate_0/gated_control" 49.2036
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.118022
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.384743
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.713242
cap "swmatrix_Tgate_6/VSS" "m2_n499_n965#" -1.9377
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 16.4933
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate_0/gated_control" 0.0301154
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.742783
cap "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" "m2_n499_n965#" 0.00954713
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VDD" 4.65085
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.919812
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gated_control" 129.669
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.14756
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.35854
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VSS" 6.52326
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_0/gated_control" 6.80682
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" 4.08426
cap "m2_n499_n965#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 233.506
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" "swmatrix_Tgate_0/T2" 25.6389
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" -47.7414
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_0/gated_control" 53.6724
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 16.6775
cap "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" "swmatrix_Tgate_0/gated_control" 2.31621
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0694249
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.193629
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.368624
cap "swmatrix_Tgate_0/T2" "m2_n499_n965#" 6.73763
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_6/VDD" -34.9426
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_0/gated_control" 1.13299
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" 2.83831
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.153831
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" "swmatrix_Tgate_6/T1" 9.42575
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.00953
cap "swmatrix_Tgate_0/nfet$1_0/vss" "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" 8.47691
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.112341
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_0/T2" 0.249223
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.765579
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.74908
cap "swmatrix_Tgate_0/nfet$1_0/vss" "m2_n499_n965#" 0.352829
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_0/T2" 0.0328816
cap "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" "swmatrix_Tgate_0/T2" -8.16431
cap "m2_n499_n965#" "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" 116.182
cap "swmatrix_Tgate_0/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gated_control" 41.8813
cap "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.53708
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.87076
cap "m2_n499_n965#" "swmatrix_Tgate_0/T2" 61.0964
cap "m2_n499_n965#" "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" 14.0923
cap "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" "swmatrix_Tgate_0/VDD" 3.8296
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/T2" 29.6074
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.217872
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" 0.430479
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gated_control" 16.1812
cap "m2_n499_n965#" "swmatrix_Tgate_0/VDD" -1.42109e-14
cap "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gated_control" 12.2365
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gated_control" "swmatrix_Tgate_0/T2" 184.287
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.13021
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "m2_n499_n965#" 0.0492547
cap "swmatrix_Tgate_0/nfet$1_0/vss" "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" 5.56156
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/T2" 6.60113
cap "swmatrix_Tgate_0/nfet$1_0/vss" "swmatrix_Tgate_0/T2" 29.5823
cap "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.2731
cap "swmatrix_Tgate_0/nfet$1_0/vss" "swmatrix_Tgate_0/VDD" -47.7414
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "swmatrix_Tgate_0/T2" -0.541512
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 1.81469
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_0/T2" 0.184432
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0219311
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.0281971
cap "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.362509
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.57088
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 16.5301
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "swmatrix_Tgate_0/VDD" 8.4174
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0626878
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.98769
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" 0.607966
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/T2" 1.54605
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/T2" 7.77602
cap "m2_n499_n965#" "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" 64.2322
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" 0.104881
cap "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.5888
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate_0/T2" 2.76026
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 10.2182
cap "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gated_control" 128.605
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gated_control" 0.513014
cap "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0130714
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate_0/T2" 2.60631
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.679704
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0574947
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_0/T2" 1.98867
cap "swmatrix_Tgate_3/VDD" "m2_n499_n965#" 11.0011
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_0/T2" 3.7504
cap "swmatrix_Tgate_0/T2" "m2_n499_n965#" 57.6136
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 34.6451
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "swmatrix_Tgate_3/VSS" 5.94472
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 8.53249
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/T2" 8.01532
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "m2_n499_n965#" 0.0267637
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_0/T2" 0.550876
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.820271
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.506245
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.489435
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/T2" 0.610078
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/T2" 43.735
cap "ShiftReg_row_10_2_0/Q[7]" "m2_n499_n965#" 0.117261
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0100445
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" 1.78046
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "swmatrix_Tgate_3/VDD" 11.2832
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_0/T2" 6.3867
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" 3.8296
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 9.79897
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_0/T2" 0.550924
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/VSS" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "swmatrix_Tgate_0/T2" 16.1657
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.134331
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m2_n499_n965#" 0.0626603
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/T2" 2.10719
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" 17.3367
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/T1" 122.238
cap "swmatrix_Tgate_3/VSS" "m2_n499_n965#" 0.218257
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" 1.01516
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/Q[7]" 0.356845
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "swmatrix_Tgate_0/T2" 0.664512
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" 0.0564661
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/VDD" 9.22549
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m2_n499_n965#" 0.100284
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "m2_n499_n965#" 108.329
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.90625
cap "swmatrix_Tgate_3/T1" "m2_n499_n965#" 64.4774
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.5888
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_0/T2" 164.945
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" 0.152878
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/T2" 15.8806
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.509636
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.95259
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$1_0/a_988_n136#" 0.446972
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/Q[7]" 4.15736
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.03995
cap "m2_n499_n965#" "swmatrix_Tgate_3/VSS" 1.33273
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 59.9223
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.165517
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_2" 6.35143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/gated_control" 7.79809
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.959915
cap "swmatrix_Tgate_0/pfet$1_0/a_1214_0#" "swmatrix_Tgate_3/VSS" 2.6316
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/gated_control" 0.273212
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gated_control" 55.0614
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.777548
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 13.3611
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" 0.392237
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" 8.67301
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/pfet$1_0/a_988_n136#" 0.376721
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.12601
cap "swmatrix_Tgate_0/pfet$1_0/a_988_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.828989
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 13.4671
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/gated_control" 7.83659
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.551469
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.95241
cap "m2_n499_n965#" "swmatrix_Tgate_3/T1" 30.5836
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_0/pfet$1_0/a_988_n136#" 5.80099
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 16.932
cap "m2_n499_n965#" "swmatrix_Tgate_3/gated_control" 89.9512
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$1_0/a_988_n136#" 2.01884
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.311819
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 12.9895
cap "swmatrix_Tgate_3/VDD" "m2_n499_n965#" 80.1897
cap "swmatrix_Tgate_0/pfet$1_0/a_1214_0#" "swmatrix_Tgate_3/gated_control" 4.70739
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/gated_control" 72.7784
cap "m2_n499_n965#" "swmatrix_Tgate_0/pfet$1_0/a_988_n136#" 3.64962
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -31.7104
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0694249
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/gated_control" 2.34532
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.071782
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/D" 0.395731
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/T2" 16.4883
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.760572
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/T1" 9.42575
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate_3/T2" 1.4506
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VSS" 2.77739
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/gated_control" 64.6304
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.35854
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/gated_control" 3.54904
cap "m2_n499_n965#" "swmatrix_Tgate_3/VSS" -2.73928
cap "m2_n499_n965#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 112.707
cap "m2_n499_n965#" "swmatrix_Tgate_3/gated_control" 260.693
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_0/pfet$1_0/a_2494_0#" 0.0722201
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/T2" 2.12307
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/T1" 0.452264
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_3/T2" 0.713242
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/gated_control" 0.538511
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 7.75637
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0909238
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T2" 17.6606
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/gated_control" 80.1272
cap "m2_n499_n965#" "swmatrix_Tgate_3/T2" 4.0045
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/T1" 0.540747
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T1" 6.54004
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gated_control" 134.804
cap "m2_n499_n965#" "swmatrix_Tgate_3/T1" 10.9296
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0454619
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_2" 0.0715761
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.11108
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 5.54798
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.783741
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -47.7784
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VDD" -12.6086
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/gated_control" -22.3562
cap "m2_n499_n965#" "swmatrix_Tgate_3/VDD" 14.7704
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/D" 0.0867812
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/D" "swmatrix_Tgate_3/gated_control" 0.0461836
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_2" 2.08737
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.6314
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0358726
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/gated_control" 7.41553
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 3.37725
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.316585
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T2" 1.43229
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate_3/gated_control" 0.0579297
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_0/pfet$1_0/a_2428_n136#" 0.251661
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.183507
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" 5.59789
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/gated_control" 0.818885
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.227593
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0825493
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" 5.66411
cap "swmatrix_Tgate_3/VSS" "m2_n499_n965#" -0.217467
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 8.39129
cap "m2_n499_n965#" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 37.928
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0541306
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" 9.80773
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 4.73389
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/T2" 3.00945
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n965#" 0.128318
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 0.362509
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.508406
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T2" 24.7692
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.29445
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/gated_control" 0.136071
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" 24.046
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" -8.16431
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -15.4086
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/gated_control" 0.650056
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gated_control" 49.6251
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.58148
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" 0.0416849
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/T2" 4.52988
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gated_control" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 131.281
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VDD" 1.86758
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/VDD" 1.22999
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/VDD" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.18791
cap "m2_n499_n965#" "swmatrix_Tgate_3/pfet$1_0/w_n230_n138#" 9.0795
cap "m2_n499_n965#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 187.071
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0739777
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/VDD" "swmatrix_Tgate_3/T2" 18.4118
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n965#" 0.0626878
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.699441
cap "m2_n499_n965#" "swmatrix_Tgate_3/T2" 39.7156
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate_3/T2" 2.76026
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 0.0681579
cap "m2_n499_n965#" "swmatrix_Tgate_3/gated_control" 6.83944
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -0.541512
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/T2" 4.74908
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gated_control" 0.284372
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 9.43633
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 6.4625
cap "swmatrix_Tgate_3/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gated_control" 10.1313
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.2777
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gated_control" 8.72714
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 0.0130714
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 0.514423
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gated_control" 156.242
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/T2" 5.05585
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 4.24023
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gated_control" 2.01234
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/gated_control" 0.609045
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_3/T2" 0.184432
cap "swmatrix_Tgate_3/nfet$1_0/vss" "swmatrix_Tgate_3/VDD" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 0.6218
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 3.03563
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 9.74853
cap "m2_n499_n965#" "swmatrix_Tgate_3/T2" 57.8598
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.36819
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.506245
cap "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.409948
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.550876
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/nfet$1_0/vss" 8.45387
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.100284
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/T2" 167.069
cap "swmatrix_Tgate_3/nfet$1_0/vss" "m2_n499_n965#" 0.158166
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0226568
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 0.820271
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.430479
cap "swmatrix_Tgate_3/nfet$1_0/vss" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 5.84562
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.499668
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.089554
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.0492547
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/nfet$1_0/vss" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 1.27643
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.111485
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 5.01965
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 0.534203
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n965#" 0.0281971
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 34.4784
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 1.57168
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" 3.8296
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/Q[8]" 0.0509822
cap "m2_n499_n965#" "swmatrix_Tgate_3/VDD" 11.0011
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 0.186768
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/T2" 6.3867
cap "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" "swmatrix_Tgate_3/VDD" 11.2832
cap "swmatrix_Tgate_3/nfet$1_0/vss" "swmatrix_Tgate_3/T2" 37.5079
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/VDD" 9.22549
cap "swmatrix_Tgate_3/T1" "m2_n499_n965#" 64.4774
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.06788
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 1.16348
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/T2" 4.0828
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0574947
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/T2" 7.08792
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/T1" 122.238
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_3/T2" 0.249223
cap "m2_n499_n965#" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 108.329
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 0.0640671
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0626603
cap "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.115703
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/Q[8]" 3.1452
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.489435
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VDD" 2.20353
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 17.3367
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.5888
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "swmatrix_Tgate_3/T2" 16.9458
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0582101
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "m2_n499_n965#" 0.0267637
cap "swmatrix_Tgate_3/VSS" "m2_n499_n965#" 1.61435
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 1.98867
cap "m2_n499_n965#" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 23.8678
cap "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0100445
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 3.28393
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 1.3791
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/T1" 0.453136
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" 3.86539
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 69.1108
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/VSS" 36.0778
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 9.89451
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 6.2593
cap "swmatrix_Tgate_3/T1" "m2_n499_n965#" 55.0655
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_1/gated_control" 4.52846
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 12.7354
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" 4.75744
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 0.958392
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.044777
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/T1" 118.995
cap "swmatrix_Tgate_3/VDD" "m2_n499_n965#" 43.2517
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_1/gated_control" 0.954377
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 0.38091
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.831771
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 7.28778
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 0.550924
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 14.3273
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.777548
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 0.664512
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 22.2265
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 1.01295
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/T1" 0.668734
cap "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" "m2_n499_n965#" 53.5583
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 0.265296
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/VDD" 17.7825
cap "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" 0.103313
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.95241
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_1/gated_control" -4.44089e-16
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.78011
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.311819
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 13.2488
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 8.90262
cap "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.24377
cap "ShiftReg_row_10_2_0/Q[8]" "m2_n499_n965#" 0.0662783
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 2.93693
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 0.828396
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 0.952327
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -43.95
cap "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 0.023302
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.165517
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 14.8786
cap "m2_n499_n965#" "swmatrix_Tgate_3/VDD" 56.7306
cap "swmatrix_Tgate_3/pfet$1_0/a_1788_n136#" "swmatrix_Tgate_3/VSS" 0.0544867
cap "swmatrix_Tgate_1/nfet$1_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 0.0628809
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/nfet$1_0/a_94_0#" 1.77636
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "swmatrix_Tgate_1/nfet$1_0/a_94_0#" 0.190639
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_1/gated_control" 0.959915
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/pfet$1_0/a_1854_0#" 2.6316
cap "swmatrix_Tgate_1/nfet$1_0/a_94_0#" "swmatrix_Tgate_1/gated_control" 8.89719
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate_1/gated_control" 0.0343853
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/T1" 3.58177
cap "swmatrix_Tgate_1/nfet$1_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.33964
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 6.85702
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 3.7443
cap "swmatrix_Tgate_1/nfet$1_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.652906
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.294242
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_1/gated_control" 126.341
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_1/gated_control" 115.48
cap "m2_n499_n965#" "swmatrix_Tgate_1/gated_control" 317.67
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_1/gated_control" 3.1493
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate_1/nfet$1_0/a_94_0#" 0.0904839
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.183507
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_1/gated_control" 0.0461836
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_1/gated_control" -20.3939
cap "swmatrix_Tgate_3/pfet$1_0/a_1788_n136#" "swmatrix_Tgate_1/gated_control" 5.78736
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" "swmatrix_Tgate_3/T1" 1.59399
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_1/nfet$1_0/a_94_0#" 1.77519
cap "m2_n499_n965#" "swmatrix_Tgate_1/nfet$1_0/a_94_0#" 0.362851
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0358726
cap "swmatrix_Tgate_3/pfet$1_0/a_1854_0#" "swmatrix_Tgate_1/gated_control" 4.77961
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0454619
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/T1" 0.540747
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 6.3051
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/gated_control" 14.997
cap "m2_n499_n965#" "swmatrix_Tgate_3/T1" 12.2131
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VSS" 1.50521
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate_1/gated_control" 0.420052
cap "m2_n499_n965#" "swmatrix_Tgate_3/VSS" -1.58893
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_1/nfet$1_0/a_94_0#" 0.0620872
cap "m2_n499_n965#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 16.5304
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "swmatrix_Tgate_1/gated_control" 0.329513
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/Q[8]" 4.2412
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/Q[8]" 0.0867812
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/gated_control" 1.87575
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" 9.99488
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_1/gated_control" 0.818885
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -35.5387
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VDD" 1.37378
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 18.9116
cap "m2_n499_n965#" "swmatrix_Tgate_3/VSS" -1.72356
cap "m2_n499_n965#" "swmatrix_Tgate_1/gated_control" 39.8462
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 0.0301154
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 5.39821
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_1/gated_control" 0.919812
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 3.03563
cap "m2_n499_n965#" "swmatrix_Tgate_1/pfet$1_0/w_n230_n138#" 3.86656
cap "m2_n499_n965#" "swmatrix_Tgate_1/T2" 11.4067
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/VDD" 6.14993
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_1/T2" 6.3867
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 15.4374
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_1/T2" 0.713242
cap "m2_n499_n965#" "swmatrix_Tgate_3/T1" 12.1627
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0694249
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/T1" 0.384743
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" 0.0371908
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_3/VDD" 2.92296
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VSS" 3.35761
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.05325
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" 4.65085
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate_1/gated_control" 0.258252
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" 4.36819
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.368624
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.742783
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.153831
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" 26.9782
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/VSS" 53.0581
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_1/T2" 1.70563
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.78343
cap "m2_n499_n965#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 233.339
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate_3/T1" 9.42575
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.14756
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.071782
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" 0.654646
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.193629
cap "swmatrix_Tgate_1/pfet$1_0/w_n230_n138#" "swmatrix_Tgate_1/gated_control" 5.31415
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.431059
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/gated_control" 129.427
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/T1" 0.452264
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_3/VSS" 31.4791
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 10.6038
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -34.6599
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 6.52063
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/T1" 128.294
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.73412
cap "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.5888
cap "swmatrix_Tgate_1/T2" "m2_n499_n965#" 65.6963
cap "swmatrix_Tgate_1/nfet$1_0/vss" "swmatrix_Tgate_1/VDD" -47.7414
cap "swmatrix_Tgate_1/nfet$1_0/vss" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 8.4644
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 0.607966
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.499128
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m2_n499_n965#" 0.0626878
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 15.8168
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.0219311
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 0.430479
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 7.59776
cap "swmatrix_Tgate_1/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gated_control" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_1/T2" 0.249223
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "swmatrix_Tgate_1/VDD" 11.2832
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 31.5462
cap "swmatrix_Tgate_1/nfet$1_0/vss" "swmatrix_Tgate_1/T2" 30.2998
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.217872
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 1.13021
cap "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" "swmatrix_Tgate_1/VDD" 3.8296
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m2_n499_n965#" 0.0281971
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gated_control" 17.3367
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/T2" 7.07589
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 10.2039
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 0.0130714
cap "swmatrix_Tgate_1/nfet$1_0/vss" "m2_n499_n965#" 0.324457
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" -0.541512
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gated_control" "swmatrix_Tgate_1/VDD" 9.62115
cap "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gated_control" 125.148
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 0.129754
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "m2_n499_n965#" 0.0492547
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 0.796297
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" -8.16431
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/VDD" 1.46969
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.422491
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 0.362509
cap "m2_n499_n965#" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 108.329
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 0.0429498
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/T2" 6.60113
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 0.2731
cap "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" "m2_n499_n965#" 64.4774
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gated_control" 193.879
cap "m2_n499_n965#" "swmatrix_Tgate_1/VDD" 11.1917
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0352464
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.57088
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 2.10467
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n965#" 0.112341
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 2.76026
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.355221
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.74908
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gated_control" 0.512299
cap "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.53708
cap "swmatrix_Tgate_1/nfet$1_0/vss" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 5.84805
cap "swmatrix_Tgate_1/T2" "m2_n499_n965#" 47.9817
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 140.345
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/T1" 0.506245
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/T1" 0.679704
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_2/T1" 0.0574947
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/VDD" 10.0908
cap "swmatrix_Tgate_2/VDD" "m2_n499_n965#" 12.2685
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_2/VSS" 38.61
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 0.0100445
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[9]" 1.01516
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 10.1237
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_2/T1" 0.290349
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/Q[9]" 0.356845
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m2_n499_n965#" 0.134331
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.100284
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m2_n499_n965#" 0.0274139
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 16.9762
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 1.49048
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0267637
cap "m2_n499_n965#" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 103.467
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/T1" 135.077
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 5.92996
cap "m2_n499_n965#" "swmatrix_Tgate_2/T1" 74.2981
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_2/gated_control" 1.98867
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.0433903
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/Q[9]" 0.117261
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "m2_n499_n965#" 0.0337455
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_2/VDD" 2.001
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 2.34611
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 29.5906
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T1" 9.95086
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 6.3867
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 7.29073
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "m2_n499_n965#" 0.503725
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_1/T2" 0.128384
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 3.37599
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.664512
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/VSS" 41.8813
cap "m2_n499_n965#" "swmatrix_Tgate_2/VSS" 0.300819
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 0.265296
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 12.5567
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/Q[9]" 15.8806
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 0.031593
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.550924
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 1.21233
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T1" 3.68845
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 0.820271
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 1.90964
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "swmatrix_Tgate_1/T2" 14.4543
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/T1" 14.7562
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 0.12216
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/VSS" 82.509
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VSS" 11.5958
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0214696
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.67461
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_1/pfet$1_0/a_1148_n136#" 5.78736
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 12.1132
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/T1" 1.3183
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate_2/gated_control" 0.414643
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.505026
cap "m2_n499_n965#" "swmatrix_Tgate_2/VDD" 83.0137
cap "swmatrix_Tgate_1/pfet$1_0/a_1148_n136#" "swmatrix_Tgate_2/VSS" 0.0544867
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 12.502
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_2/gated_control" 0.0372034
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.959915
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.265441
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/VDD" 4.61119
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_2/T1" 4.15736
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 11.0093
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 1.12601
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 42.9899
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VDD" 8.81416
cap "swmatrix_Tgate_2/gated_control" "m2_n499_n965#" 130.888
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_1/pfet$1_0/a_1214_0#" 4.77961
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 13.3422
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.8726
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -31.7237
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.311299
cap "swmatrix_Tgate_2/T1" "m2_n499_n965#" 19.9676
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" 0.0276993
cap "m2_n499_n965#" "swmatrix_Tgate_2/VSS" 1.0644
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/VDD" 6.7294
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.131772
cap "swmatrix_Tgate_1/pfet$1_0/a_1214_0#" "swmatrix_Tgate_2/VSS" 2.6316
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" 6.35143
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/T1" 67.1199
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/T1" 9.42575
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.160349
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.713242
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.24373
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.145775
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/D" 0.0867812
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/VDD" -19.0072
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" 2.46179
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0694249
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 7.48389
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 5.27991
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0454619
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VDD" 1.6892
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.12307
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" 0.0438768
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 1.71079
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.316585
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/D" 0.395731
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VDD" 5.59789
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -47.7651
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.452264
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.916039
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.14756
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/VDD" -18.0204
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 9.16872
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/D" 0.00898014
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/VSS" 3.03437
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.30724
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0358726
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.960623
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VSS" 21.6012
cap "m2_n499_n965#" "swmatrix_Tgate_2/VDD" 9.7224
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/gated_control" 98.7745
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 0.0355237
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.183507
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.495131
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "m2_n499_n965#" 130.741
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 13.8764
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.35854
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T1" 6.52326
cap "swmatrix_Tgate_2/T2" "m2_n499_n965#" 4.83769
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/T1" 129.05
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/VSS" 59.1314
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 20.3183
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.071782
cap "swmatrix_Tgate_2/VSS" "m2_n499_n965#" -2.73928
cap "m2_n499_n965#" "swmatrix_Tgate_2/T1" 10.9358
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.818885
cap "swmatrix_Tgate_2/gated_control" "m2_n499_n965#" 226.188
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/T2" 1.10679
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/T2" 9.09143
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T2" 26.2752
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gated_control" "swmatrix_Tgate_2/pfet$1_0/w_n230_n138#" 10.5138
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gated_control" 49.6251
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m2_n499_n965#" 0.128318
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" 0.514423
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/VDD" -12.0417
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T2" 1.71686
cap "m2_n499_n965#" "swmatrix_Tgate_2/T2" 48.5142
cap "m2_n499_n965#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 177.55
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.208275
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.11995
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gated_control" "m2_n499_n965#" 0.316525
cap "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" "swmatrix_Tgate_2/T2" -8.16431
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.44627
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_2/T2" 18.9749
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0626878
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" 6.30452
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gated_control" "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" 129.07
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -47.7414
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m2_n499_n965#" 0.0541306
cap "swmatrix_Tgate_2/VSS" "m2_n499_n965#" -0.00567753
cap "m2_n499_n965#" "swmatrix_Tgate_2/pfet$1_0/w_n230_n138#" 10.036
cap "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.362509
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" 9.43633
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" "swmatrix_Tgate_2/nfet$1_0/a_30_n132#" 0.00227636
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" 0.0130714
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" 6.45461
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" 0.0681579
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.4352
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/T2" 4.52988
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/nfet$1_0/a_30_n132#" 0.0082856
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/nfet$1_0/a_30_n132#" 0.00377311
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0867911
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate_2/T2" 2.76026
cap "m2_n499_n965#" "swmatrix_Tgate_2/VDD" -7.10543e-15
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/T2" -0.541512
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gated_control" "swmatrix_Tgate_2/T2" 162.194
cap "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" "swmatrix_Tgate_2/VDD" 4.24023
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gated_control" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 9.83037
cap "m2_n499_n965#" "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" 38.7171
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/nfet$1_0/a_30_n132#" 0.119582
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.726741
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 8.57876
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_2/T2" 4.74908
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" "swmatrix_Tgate_2/T2" 25.2706
cap "m2_n499_n965#" "swmatrix_Tgate_2/nfet$1_0/a_30_n132#" 0.407623
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.529821
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0478547
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/T2" 1.9489
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.26885
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 5.02557
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 0.485862
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 30.6518
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" 1.93981
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" 1.13568
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.100284
cap "swmatrix_Tgate_2/nfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.430479
cap "swmatrix_Tgate_2/nfet$1_0/vss" "swmatrix_Tgate_2/VDD" -47.7414
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "swmatrix_Tgate_2/VDD" 11.1618
cap "swmatrix_Tgate_2/nfet$1_0/vss" "swmatrix_Tgate_2/T2" 33.4852
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.399823
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_2/T2" 4.36819
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "ShiftReg_row_10_2_0/Q[10]" 0.0281971
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.550876
cap "swmatrix_Tgate_2/nfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 136.568
cap "swmatrix_Tgate_2/nfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.506245
cap "swmatrix_Tgate_2/nfet$1_0/vss" "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" 5.51638
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2_0/Q[10]" 0.152904
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2_0/Q[10]" 0.089554
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/VDD" 11.0779
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" 0.0884024
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate_2/T2" 3.03563
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/T2" 4.65223
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/Q[10]" 52.4526
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/Q[10]" 9.67737
cap "swmatrix_Tgate_2/nfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.952804
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" 0.0512536
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" 0.600386
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "swmatrix_Tgate_2/nfet$1_0/vss" "ShiftReg_row_10_2_0/Q[10]" 0.111502
cap "swmatrix_Tgate_2/nfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0226568
cap "swmatrix_Tgate_2/nfet$1_0/a_894_0#" "swmatrix_Tgate_2/VDD" 3.62429
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[10]" 107.577
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "swmatrix_Tgate_2/T2" 15.986
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "ShiftReg_row_10_2_0/Q[10]" 0.0626603
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_2/nfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 15.736
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 3.38266
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" 0.90512
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "ShiftReg_row_10_2_0/Q[10]" 0.0582101
cap "swmatrix_Tgate_2/nfet$1_0/vss" "swmatrix_Tgate_2/nfet$1_0/a_894_0#" 10.5057
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/VDD" 10.0387
cap "swmatrix_Tgate_2/nfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.0574947
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/T2" 148.133
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.492946
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 6.3867
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" 16.9762
cap "swmatrix_Tgate_2/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 41.8813
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.249223
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.820271
cap "swmatrix_Tgate_2/nfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/Q[10]" 75.3519
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "ShiftReg_row_10_2_0/Q[10]" 0.0492547
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/T2" 9.98545
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/T2" 3.06788
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VDD" 2.35425
cap "swmatrix_Tgate_2/pfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" 1.00468
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 16.5868
cap "swmatrix_Tgate_2/pfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/Q[10]" 37.8981
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$1_0/a_574_0#" 0.0394049
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_2/pfet$1_0/a_734_0#" 0.311819
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -25.1677
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/pfet$1_0/a_734_0#" 7.02416
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/Q[10]" 44.8605
cap "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 0.023302
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/pfet$1_0/a_734_0#" 100.571
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/pfet$1_0/a_734_0#" 13.4468
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" 0.0100445
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" "swmatrix_Tgate_2/pfet$1_0/a_734_0#" 6.35143
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$1_0/a_734_0#" 49.9222
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" 1.00695
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" 8.07363
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 0.165517
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0267637
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" 3.14429
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/VSS" 33.4883
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" 47.0261
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/Q[10]" 15.4669
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" 0.103313
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.0786
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" 0.0127857
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/VSS" 1.92223
cap "swmatrix_Tgate_2/pfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 5.24372
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2_0/Q[10]" 0.00335828
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$1_0/a_574_0#" 0.695415
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_2/pfet$1_0/a_734_0#" 1.12601
cap "swmatrix_Tgate_2/pfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 0.698195
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_2/pfet$1_0/a_574_0#" 0.550924
cap "swmatrix_Tgate_2/pfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.664512
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" 1.24377
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$1_0/a_734_0#" 3.76822
cap "swmatrix_Tgate_2/pfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 13.6508
cap "swmatrix_Tgate_2/pfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 63.4473
cap "swmatrix_Tgate_2/pfet$1_0/a_574_0#" "swmatrix_Tgate_2/VSS" 19.088
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" 5.21695
cap "swmatrix_Tgate_2/pfet$1_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.103822
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 1.00813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/Q[10]" 0.640804
cap "swmatrix_Tgate_2/pfet$1_0/a_2014_0#" "swmatrix_Tgate_2/VSS" 14.051
cap "swmatrix_Tgate_2/pfet$1_0/a_1854_0#" "swmatrix_Tgate_2/VSS" 2.34288
cap "swmatrix_Tgate_2/pfet$1_0/a_2014_0#" "ShiftReg_row_10_2_0/Q[10]" 99.8295
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/VSS" 3.52698
cap "swmatrix_Tgate_2/pfet$1_0/a_1854_0#" "ShiftReg_row_10_2_0/Q[10]" 5.37548
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$1_0/a_2014_0#" 0.272997
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" 39.6238
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/Q[10]" 36.2781
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/pfet$1_0/a_1948_n136#" 0.0432196
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$1_0/a_1948_n136#" 7.18011
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" 136.046
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.05225
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0593442
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/VSS" 51.6758
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0526335
cap "D_in" "swmatrix_Tgate_9/VSS" 0.164293
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 9.91541
cap "ShiftReg_row_10_2_0/EN" "m2_n499_n965#" 2.85283
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "ShiftReg_row_10_2_0/EN" 0.152049
cap "ShiftReg_row_10_2_0/PHI_1" "swmatrix_Tgate_9/VSS" 3.63212
cap "ShiftReg_row_10_2_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.06432
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/gated_control" 6.64709
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.66458
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/VDD" 3.06805
cap "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.866565
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/T1" -1.47035
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.00536191
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/EN" 42.8132
cap "swmatrix_Tgate_9/gated_control" "D_in" 3.19796
cap "ShiftReg_row_10_2_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.799134
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/T1" 0.556201
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "ShiftReg_row_10_2_0/EN" 0.313652
cap "ShiftReg_row_10_2_0/PHI_1" "swmatrix_Tgate_9/gated_control" 0.279094
cap "swmatrix_Tgate_9/T1" "D_in" 2.9077
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "ShiftReg_row_10_2_0/EN" 0.0491514
cap "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.239047
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/VSS" 3.76223
cap "ShiftReg_row_10_2_0/PHI_1" "swmatrix_Tgate_9/T1" 0.0954583
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/VDD" 6.01017
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/EN" 40.9187
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/VSS" 22.8951
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/EN" 3.34022
cap "ShiftReg_row_10_2_0/PHI_2" "D_in" 21.3684
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/VDD" 42.8411
cap "D_in" "swmatrix_Tgate_9/VDD" 5.86398
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/PHI_1" -28.9045
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0699217
cap "ShiftReg_row_10_2_0/PHI_1" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.848196
cap "ShiftReg_row_10_2_0/EN" "D_in" 0.498666
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.163556
cap "ShiftReg_row_10_2_0/PHI_1" "swmatrix_Tgate_9/VDD" 8.37815
cap "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/EN" 2.51822
cap "ShiftReg_row_10_2_0/PHI_1" "D_in" 0.147782
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/VSS" 12.2909
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0756638
cap "D_in" "swmatrix_Tgate_9/VSS" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "ShiftReg_row_10_2_0/EN" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/VDD" 0.0329375
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T1" 0.811319
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/VSS" 3.7812
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/T2" 0.252532
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/EN" 15.1576
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "ShiftReg_row_10_2_0/EN" 8.88178e-16
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0176952
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/T1" 20.2124
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/gated_control" 0.796489
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.34515
cap "D_in" "ShiftReg_row_10_2_0/PHI_1" 0.0589167
cap "D_in" "swmatrix_Tgate_9/T2" 0.000504961
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/T1" 0.0201059
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/VSS" 47.1759
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/VDD" 0.0307417
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.890584
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/VSS" 2.07089
cap "D_in" "swmatrix_Tgate_9/gated_control" 0.644036
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T2" 0.881605
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0285458
cap "D_in" "swmatrix_Tgate_9/VDD" 0.349132
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0171252
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/gated_control" 0.7723
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/T1" 0.856954
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/EN" 20.2177
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/VDD" 0.0307417
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0275143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/VSS" 2.18503
cap "D_in" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0348439
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.28101
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/EN" 15.4806
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.583167
cap "D_in" "ShiftReg_row_10_2_0/PHI_2" 0.158399
cap "D_in" "swmatrix_Tgate_9/T1" 0.550324
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/VSS" 2.788
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.745559
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/EN" 0.71926
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_9/T2" 0.157143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_9/T2" 0.0845091
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" "m2_n499_n965#" 7.94114
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/T2" 17.2581
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/nfet$1_0/vss" 2.83581
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 0.0437061
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 1.09262
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" 0.231329
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" 3.55271e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_9/nfet$1_0/vss" 2.23406
cap "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0204657
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/PHI_1" "swmatrix_Tgate_9/T2" 88.3839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/pfet$1_0/w_n230_n138#" 2.42957
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" "swmatrix_Tgate_9/pfet$1_0/w_n230_n138#" 16.6496
cap "swmatrix_Tgate_9/nfet$1_0/vss" "swmatrix_Tgate_9/T2" 33.5647
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/T2" 5.58304
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/T2" 1.89238
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 78.2851
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 0.0318396
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 0.188125
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/D" 0.219047
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T2" 9.06312
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/T2" 2.11148
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/nfet$1_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" "swmatrix_Tgate_9/nfet$1_0/vss" 41.6113
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_9/T2" 0.213007
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.16659
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/pfet$1_0/w_n230_n138#" 2.85808
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_9/T2" 89.845
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" 0.0201059
cap "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" 15.0291
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate_9/T2" 0.116373
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.67516
cap "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.621548
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 0.0234984
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/T2" 3.38907
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/nfet$1_0/vss" 2.32929
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/nfet$1_0/a_n84_0#" 0.562693
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.19688
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_9/T2" 0.471802
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_9/T2" 0.216393
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_9/T2" 0.464736
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/T2" 95.2527
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" "swmatrix_Tgate_9/T2" 68.7593
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gated_control" "swmatrix_Tgate_9/T2" 42.6705
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.754086
cap "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" 23.1308
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 0.0891602
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/T2" 6.16437
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_9/pfet$1_0/w_n230_n138#" 2.85982
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.77636e-15
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.76302
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 2.27759
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.84406
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" -7.10543e-15
cap "swmatrix_Tgate_9/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.52203
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "m2_n499_n965#" 10.2466
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/nfet$1_0/vss" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/nfet$1_0/vss" 41.1227
cap "swmatrix_Tgate_9/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.0329
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.139792
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.994784
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.84591
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/T1" 0.0861249
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.700709
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.56564
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/T1" 20.0362
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 26.6173
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 28.9752
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.880103
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.651921
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.203313
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.58297
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/VDD" 2.97737
cap "swmatrix_Tgate_9/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.82025
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/VDD" 11.8477
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.65169
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 16.517
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.13444
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/VDD" 26.7724
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/VDD" 14.6537
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/T1" 12.6069
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 6.35143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2_0/Q[1]" -5.68434e-14
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 43.0499
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/T1" 9.61253
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 3.50177
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 2.48869
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 1.96595
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/Q[1]" 18.0122
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/gated_control" 11.2023
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" 6.17868
cap "swmatrix_Tgate_9/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/Q[1]" 2.45023
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.18026
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/pfet$1_0/a_894_0#" 6.05658
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 2.50778
cap "ShiftReg_row_10_2_0/Q[1]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" -1.42109e-14
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/pfet$1_0/a_894_0#" 5.36184
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/T2" 0.544522
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/T1" 1.17022
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/T2" 1.08586
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/T1" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/VDD" 0.442166
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/VDD" 0.0307417
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/D" 1.02487
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/D" 0.065875
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_9/VSS" 3.7843
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.135636
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_8/gated_control" 0.153724
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 11.0634
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/VSS" 53.7483
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/D" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_8/gated_control" 38.1915
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/VSS" 6.24014
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0389444
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/VSS" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0171252
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_9/T1" 0.154797
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_9/VDD" 1.23037
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/gated_control" 1.99174
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/D" 2.12977
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/D" 0.0456884
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/gated_control" 0.796489
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_8/T2" 6.53837
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/T1" 10.4103
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/VSS" 16.9083
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_9/VDD" 2.20046
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/D" 0.0597767
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" -4.44089e-16
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" -7.10543e-15
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 17.5187
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/T2" 10.4269
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 15.7082
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/VSS" 2.18503
cap "swmatrix_Tgate_8/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 10.9892
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VDD" 75.7867
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/T2" 3.07641
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0176952
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/gated_control" 42.6705
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.780699
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/VDD" 0.135273
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/T2" 93.7085
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 64.1657
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/T2" 15.6292
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/gated_control" 0.946135
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/T2" 5.4372
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_1" "swmatrix_Tgate_8/T2" 88.3839
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 0.0684399
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_8/T2" 0.437815
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_8/T2" 6.73208
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 2.02928
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/VDD" 0.0329375
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.523836
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_8/T2" 0.197682
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/T2" 32.037
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.915873
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" "swmatrix_Tgate_8/gated_control" 7.74032
cap "swmatrix_Tgate_8/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 2.67813
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_8/T2" 0.500685
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/gated_control" 0.770498
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/VSS" 7.36247
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.149736
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 98.5525
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_8/T2" 0.212147
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.776518
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_8/T2" 0.231107
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/gated_control" -1.42109e-14
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 2.88898
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/PHI_2" 0.0412087
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 47.3695
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/EN" 8.88178e-16
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 11.2475
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.150714
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/T2" 0.230931
cap "swmatrix_Tgate_8/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.85132
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/VDD" 2.91049
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 31.7427
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 9.67737
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.74683
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" -1.13687e-13
cap "swmatrix_Tgate_8/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.257497
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.498675
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/T2" 0.252532
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.53079
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.04392
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 24.8811
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/VDD" 6.78905
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 18.7258
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.726824
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/T2" 1.95542
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.600839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/VDD" 0.666517
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/nfet$1_0/a_254_0#" 0.965337
cap "swmatrix_Tgate_8/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.204789
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0201059
cap "swmatrix_Tgate_8/nfet$1_0/vss" "swmatrix_Tgate_8/T2" 0.202595
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/T2" 0.401064
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.03025
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 0.354541
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.60356
cap "swmatrix_Tgate_8/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.084494
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 0.0133237
cap "swmatrix_Tgate_8/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 41.1227
cap "swmatrix_Tgate_8/nfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00886996
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/nfet$1_0/vss" 2.18503
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0187727
cap "swmatrix_Tgate_8/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/VDD" 2.93711
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.07998
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_8/T1" 0.163736
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/T2" 21.1943
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/Q[2]" 5.21336
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -7.10543e-15
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.34587
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/Q[2]" 8.82312
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 43.7214
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 11.9582
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/VDD" 27.2026
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" 21.6238
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/Q[2]" -1.13687e-13
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.56275
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 2.2779
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/T1" 20.3727
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/Q[2]" 9.70794
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/VDD" 8.00044
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.90754
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_8/VDD" 3.86932
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/Q[2]" 13.2121
cap "swmatrix_Tgate_8/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[2]" 2.53355
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0165238
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/VDD" 6.69828
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 3.84548
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/VSS" 8.30429
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate_8/VDD" 1.23037
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.135636
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_2" 6.35143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/gated_control" 33.953
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/T1" 2.10074
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 8.87073
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate_4/gated_control" 0.153724
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/VSS" 3.59896
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate_8/T1" 0.154797
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.22988
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/gated_control" 1.13444
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/VDD" 1.27811
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_2" 2.48869
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_8/VSS" 52.826
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/VDD" 0.393858
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/Q[2]" 5.09806
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.00640138
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.390482
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" "swmatrix_Tgate_8/VSS" 3.7843
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/gated_control" 28.1106
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/gated_control" 1.20934
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/T1" 0.0458619
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/T2" 1.08586
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate_8/T1" 20.2124
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.032543
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/VDD" 0.0483083
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.64118
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/T2" 0.373405
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/T2" 2.25252
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.77636e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate_8/T1" 1.02487
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate_4/gated_control" 15.4806
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 15.1576
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.780699
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/T1" 0.68789
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate_4/gated_control" 0.0597767
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate_8/VDD" 0.308254
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.796489
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" 47.6203
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/T2" 0.544522
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0456884
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.770498
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0171252
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/gated_control" 0.946135
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/D" "swmatrix_Tgate_8/VDD" 0.065875
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/D" 2.12977
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/VDD" 0.0307417
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0176952
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.105273
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" -4.44089e-16
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.12436
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/VDD" 0.0329375
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/VDD" 0.0914356
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/VSS" 6.12947
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/EN" "swmatrix_Tgate_4/T2" 20.3953
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.782393
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "m2_n499_n965#" 8.01229
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/pfet$1_0/w_n230_n138#" 2.21484
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/T2" 8.18324
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/T2" 3.86567
cap "swmatrix_Tgate_4/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.23299
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 0.0438371
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.67455
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" 0.0100529
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 7.10543e-15
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.231107
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.500685
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 98.5713
cap "swmatrix_Tgate_4/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.76262
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/nfet$1_0/vss" 1.25979
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 0.0384271
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_4/T2" 76.1413
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.915873
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.0755
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 22.6302
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/PHI_1" 88.3839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.42109e-14
cap "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.498675
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gated_control" 42.6705
cap "swmatrix_Tgate_4/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 0.0412087
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "swmatrix_Tgate_4/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.39157
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 16.5631
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "swmatrix_Tgate_4/pfet$1_0/w_n230_n138#" 16.7288
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "swmatrix_Tgate_4/T2" 68.7232
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.0444636
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 93.9394
cap "swmatrix_Tgate_4/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.8943
cap "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.04631
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" 14.965
cap "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.04392
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/T2" 8.17438
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.0433338
cap "swmatrix_Tgate_4/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.38395
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "swmatrix_Tgate_4/nfet$1_0/vss" 41.1227
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0416563
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 0.189811
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_4/T2" 0.167827
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/T2" 5.0638
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/via_dev$2_0/m1_0_0#" -7.10543e-15
cap "swmatrix_Tgate_4/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0886279
cap "swmatrix_Tgate_4/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.0428187
cap "swmatrix_Tgate_4/nfet$1_0/vss" "swmatrix_Tgate_4/T2" 32.2396
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.557505
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.0130488
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.726824
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.493559
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 0.954753
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/Q[3]" 0.993954
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.91049
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/VDD" 3.35582
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0100529
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/Q[3]" 0.42423
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 26.6127
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.965337
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/T1" 0.557245
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.098
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/pfet$1_0/a_28_n136#" 1.92086
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 21.1238
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/VDD" 8.66696
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0796309
cap "swmatrix_Tgate_4/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.8111
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/T1" 2.08885
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/Q[3]" 0.0482958
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.252532
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.77636e-15
cap "swmatrix_Tgate_4/nfet$1_0/vss" "ShiftReg_row_10_2_0/Q[3]" 0.585149
cap "swmatrix_Tgate_4/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/T2" 1.02161
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/nfet$1_0/vss" 2.46738
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 10.1755
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 27.7267
cap "swmatrix_Tgate_4/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/T2" 1.74694
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/nfet$1_0/vss" 5.82025
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_2" 6.35143
cap "ShiftReg_row_10_2_0/Q[3]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -1.13687e-13
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/pfet$1_0/a_894_0#" 8.77482
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_4/VSS" 2.50778
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/VSS" 17.4271
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.13444
cap "swmatrix_Tgate_4/pfet$1_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 6.79578
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/VSS" 41.2308
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 17.9755
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_4/VDD" 4.2598
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.18026
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/VDD" 13.4963
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/T1" 9.88719
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_4/VSS" 28.1106
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/VDD" 25.2972
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" 2.5205
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_2" 2.48869
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 10.297
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 15.2075
cap "swmatrix_Tgate_4/pfet$1_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 6.84104
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.544522
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate_4/VSS" 3.7843
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0171252
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/T1" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/VDD" 2.20046
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate_7/gated_control" 0.0597767
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0389444
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/T1" 1.17022
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate_4/VDD" 0.065875
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/VSS" 0.338486
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.135636
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate_4/T1" 0.154797
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.796489
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.192118
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 55.5674
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/VDD" 0.0307417
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.99174
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 11.7976
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -4.44089e-16
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/T1" 0.0118251
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate_4/VSS" 2.12977
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate_7/gated_control" 0.153724
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/VDD" 0.442166
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 11.7852
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_4/T1" 10.5218
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/PHI_1" "swmatrix_Tgate_4/VDD" 1.23037
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/VSS" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 7.10543e-15
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.196286
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.08586
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0456884
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/Q" "swmatrix_Tgate_4/T1" 1.02487
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/VSS" 6.24014
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_4/VSS" -1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.42109e-14
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 24.501
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.73208
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/VDD" 76.1413
cap "swmatrix_Tgate_7/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.76262
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.07641
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.915873
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate_7/pfet$1_0/w_n230_n138#" 11.4501
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/VSS" 2.23406
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/VDD" 0.135273
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/VDD" 0.0329375
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" 15.7082
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 98.5713
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" 3.45824
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/gated_control" 42.6705
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/T2" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate_4/VSS" 47.3695
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" 63.9928
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_7/T2" 0.197682
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 88.3839
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.86567
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.149736
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_7/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0176952
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.946135
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/gated_control" 0.574212
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/VDD" 0.0412087
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_4/VSS" 32.2396
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate_4/VDD" 0.0819256
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 15.6292
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.776518
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.768874
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.67455
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/VSS" 7.36247
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/T2" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_4/VSS" 1.84655
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 10.4269
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 18.0182
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/T2" 5.24508
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 93.7085
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/EN" "swmatrix_Tgate_7/gated_control" 6.95707
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.252532
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/VDD" 2.91049
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" 26.6127
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/nfet$1_0/vss" 2.26368
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.965337
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 27.7267
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 10.1755
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.098
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" 0.600839
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 21.1238
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/nfet$1_0/vss" 2.18503
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.53079
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.74683
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" 2.03025
cap "swmatrix_Tgate_7/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" 0.498675
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.95542
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/VDD" 6.78905
cap "swmatrix_Tgate_7/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.230931
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" 0.842225
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.60356
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/VDD" 2.93711
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.04392
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.602766
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/VDD" 2.93105
cap "swmatrix_Tgate_7/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.604484
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/nfet$1_0/vss" 4.85132
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/pfet$1_0/a_28_n136#" 0.726824
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" -1.13687e-13
cap "swmatrix_Tgate_7/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 12.5997
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_7/T1" 0.18026
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" 2.53355
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/T1" 1.48437
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/T2" 1.14417
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/Q[4]" 14.4902
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/VSS" 11.1523
cap "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.07864
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 4.2598
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.73591
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_7/VSS" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/VSS" 3.55657
cap "ShiftReg_row_10_2_0/Q[4]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -1.13687e-13
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 20.124
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 18.1986
cap "swmatrix_Tgate_7/pfet$1_0/a_188_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 18.6709
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/T1" 5.52345
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 28.2003
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/T2" 8.82312
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 43.7396
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/T1" 2.10007
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 6.01085
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_5/gated_control" 1.13444
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/T1" 4.82387
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0178562
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/T1" 0.0458619
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.00640138
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 7.16192
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_2" "swmatrix_Tgate_7/VSS" 2.48869
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_7/VDD" 4.68399
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_7/T1" 0.154797
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.135636
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 52.997
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/VDD" 0.013724
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/VDD" 0.393858
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/Q[4]" 7.3144
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/gated_control" 33.953
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/VSS" 3.71694
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_7/VDD" 1.23037
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/Q[4]" 0.0131261
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" 3.7843
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/gated_control" 1.20934
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_5/gated_control" 28.1106
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_5/gated_control" 0.153724
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_2" "swmatrix_Tgate_7/T1" 6.35143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/T2" 0.373405
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0176952
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate_5/T2" 21.1565
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" 15.1576
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.780699
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate_7/T1" 20.2124
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/D" 0.052151
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" "swmatrix_Tgate_7/VSS" 47.4311
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.770498
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/D" 0.0278322
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" 15.4806
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/D" 0.988971
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/D" 1.67533
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/D" 0.0466507
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.77636e-15
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0307417
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/T2" 1.08586
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0171252
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0201059
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0483083
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.135273
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.796489
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/T2" 0.544522
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.49087
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.032543
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.149736
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/D" 7.10543e-15
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.12436
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.776518
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.5232
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 7.36247
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" -4.44089e-16
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0329375
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.782393
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.946135
cap "swmatrix_Tgate_5/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.7084
cap "swmatrix_Tgate_5/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.76262
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/T2" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/T2" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "vdd" 0.0416563
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_5/T2" 0.212147
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 23.4177
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/nfet$1_0/vss" 2.66225
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" 1.33148
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "vdd" 0.0428187
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/nfet$1_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_5/T2" 0.167827
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" 1.04392
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_5/T2" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/T2" 69.0324
cap "vdd" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0384271
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "vdd" 0.0412087
cap "swmatrix_Tgate_5/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_5/nfet$1_0/vss" 2.23406
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" 0.915873
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_5/T2" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/pfet$1_0/w_n230_n138#" 18.0284
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_5/T2" 0.437815
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.18803
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.42109e-14
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.498675
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_5/T2" 7.93603
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_5/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/T2" 16.6603
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/T2" 5.0638
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.600839
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.67455
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vdd" 0.215097
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/T2" 93.9394
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gated_control" "swmatrix_Tgate_5/T2" 42.6705
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/PHI_1" "swmatrix_Tgate_5/T2" 88.3839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/nfet$1_0/a_n84_0#" 17.1397
cap "swmatrix_Tgate_5/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.05087
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/nfet$1_0/vss" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_5/T2" 8.26287
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_5/T2" 98.5713
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 9.07965
cap "swmatrix_Tgate_5/nfet$1_0/vss" "swmatrix_Tgate_5/T2" 32.2396
cap "swmatrix_Tgate_5/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.8943
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_5/T2" 76.1413
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.92086
cap "swmatrix_Tgate_5/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 41.1347
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/T1" 20.7452
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/VDD" 2.69652
cap "swmatrix_Tgate_5/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.965337
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.74694
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 10.2473
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/nfet$1_0/vss" 2.18908
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/T1" 0.272081
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/VDD" 8.66696
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[5]" 0.726652
cap "swmatrix_Tgate_5/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.82025
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/T1" 2.08885
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -1.42109e-14
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/Q[5]" 4.43406
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/VDD" 3.03847
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 26.6223
cap "swmatrix_Tgate_5/nfet$1_0/vss" "ShiftReg_row_10_2_0/Q[5]" 3.44759
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/T1" 0.960054
cap "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.726824
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 28.1733
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/pfet$1_0/a_28_n136#" 0.842225
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.42109e-14
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.252532
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/VDD" 12.0618
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/VDD" 2.91049
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/T2" 0.924373
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/pfet$1_0/a_894_0#" 5.27888
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/gated_control" 1.13444
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 4.2598
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/pfet$1_0/a_988_n136#" 3.87857
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" 0.0166535
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 14.0684
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_2" 2.48869
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_2" "swmatrix_Tgate_5/T1" 6.35143
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 44.1265
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/T1" 8.16604
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/pfet$1_0/a_894_0#" 4.38906
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -2.84217e-14
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/pfet$1_0/a_988_n136#" 1.8069
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" 0.409966
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate_5/T1" 0.0167697
cap "ShiftReg_row_10_2_0/Q[5]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 2.84217e-14
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/Q[5]" 14.5646
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/T1" 9.35136
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 24.0087
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 2.50778
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" 0.13329
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_5/T1" 0.18026
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/Q[5]" 11.4518
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 21.1263
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/VSS" 28.1106
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/VSS" 6.24014
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0171252
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 7.10543e-15
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/VSS" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.135636
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/VDD" 0.0307417
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate_5/T1" 0.138028
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/gated_control" 0.770498
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate_5/VDD" 1.09708
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0389444
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T2" 0.373405
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/VSS" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/Q" "swmatrix_Tgate_6/gated_control" 0.0597767
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/T1" 1.17022
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" -4.44089e-16
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/VDD" 0.442166
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/Q" "swmatrix_Tgate_5/VSS" 2.12977
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 23.1471
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.5587
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/VSS" 52.6597
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0176952
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/Q" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0456884
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/T1" 0.780699
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.796489
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/VDD" 0.0329375
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.08586
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 12.7055
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate_6/gated_control" 0.137071
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/Q" "swmatrix_Tgate_5/T1" 1.02487
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/VSS" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/Q" "swmatrix_Tgate_5/VDD" 0.065875
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/PHI_1" "swmatrix_Tgate_5/VSS" 3.37434
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 13.856
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_5/VDD" 2.20046
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.99174
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.544522
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0412087
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T2" 5.0638
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/VDD" 0.135273
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 20.0508
cap "swmatrix_Tgate_6/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.76262
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.231107
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 7.36247
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_6/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate_5/T1" 14.8836
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.86567
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 98.5713
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate_6/T2" 88.3839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_6/T2" 0.167827
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/T2" 10.4269
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate_6/VDD" 0.107211
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/T2" 32.2396
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_6/T2" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate_6/VSS" 47.3695
cap "swmatrix_Tgate_6/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" 12.7497
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/T2" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_6/T2" 0.437815
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_6/T2" 0.212147
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.481814
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate_6/T2" 64.302
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.61589
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.946135
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/VDD" 0.0251006
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.5128
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/T2" 42.6705
cap "swmatrix_Tgate_6/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.93218
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/VDD" "swmatrix_Tgate_6/T2" 76.1413
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "swmatrix_Tgate_6/gated_control" 5.16021
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.67455
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "m2_n499_n965#" 4.52559
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_6/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/T2" 16.142
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 93.7085
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.149736
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.42109e-14
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.915873
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_6/T2" 1.45217
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.776518
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/T2" 6.73208
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.04392
cap "swmatrix_Tgate_6/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.791846
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.83018
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 20.7443
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.44266
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.25655
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/nfet$1_0/a_574_0#" 0.0201059
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.83176
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.230931
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.54844
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.42109e-14
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.93711
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.498675
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_6/nfet$1_0/a_574_0#" 0.965337
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.13687e-13
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 28.171
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/T2" 1.53079
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.0607
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 26.6173
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/VDD" 2.74683
cap "swmatrix_Tgate_6/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.7816
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.600839
cap "swmatrix_Tgate_6/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.33852
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.252532
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.91049
cap "swmatrix_Tgate_6/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 10.2466
cap "swmatrix_Tgate_6/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.726824
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -7.10543e-15
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.857952
cap "swmatrix_Tgate_6/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 41.1227
cap "swmatrix_Tgate_6/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_6/nfet$1_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.98767
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_6/T1" 16.404
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_6/VDD" 26.9533
cap "ShiftReg_row_10_2_0/Q[6]" "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" 2.53355
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_6/VSS" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_6/pfet$1_0/a_254_0#" 18.6094
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/T1" 1.2309
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/VDD" 4.83678
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_6/VSS" 43.7578
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$1_0/a_254_0#" 0.955091
cap "ShiftReg_row_10_2_0/Q[6]" "swmatrix_Tgate_6/T1" 5.83354
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/Q[6]" 14.4902
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/VSS" 3.03865
cap "swmatrix_Tgate_6/pfet$1_0/a_254_0#" "ShiftReg_row_10_2_0/Q[6]" 8.82312
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/Q[6]" 12.5966
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/Q[6]" -1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate_6/T1" 1.81469
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" 15.7135
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" 0.711055
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_6/T1" 0.18026
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_6/VDD" 4.2598
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 13.17
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$1_0/a_348_n136#" 0.664313
cap "ShiftReg_row_10_2_0/Q[6]" "swmatrix_Tgate_0/gated_control" 0.0597767
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.13444
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 5.45311
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.135636
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 5.78123
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.64348
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" 0.153724
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate_6/T1" 4.53674
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/Q[6]" 0.065875
cap "ShiftReg_row_10_2_0/Q[6]" "swmatrix_Tgate_6/T1" 5.50275
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.393858
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0589551
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_6/VSS" 53.0403
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" 0.154797
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" 1.23037
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_2" "swmatrix_Tgate_6/VSS" 1.77764
cap "ShiftReg_row_10_2_0/Q[6]" "swmatrix_Tgate_6/VSS" 7.5454
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/VSS" 3.74602
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 6.73264
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/VSS" 28.1106
cap "ShiftReg_row_10_2_0/Q[6]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/gated_control" 33.953
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" 3.7843
cap "ShiftReg_row_10_2_0/Q[6]" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0456884
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.00640138
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.20934
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" 15.4806
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_0/gated_control" 0.946135
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.08586
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0171252
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.782393
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.770498
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" 47.3695
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/VSS" 7.36247
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" 21.9177
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" 16.4933
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_6/VDD" 0.0307417
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_0/T2" 2.49087
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.49412
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.149736
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" 1.77636e-15
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.544522
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.373405
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.032543
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0176952
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_6/T1" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/VDD" 0.135273
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/VDD" 0.0483083
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0329375
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" 16.5305
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/T1" 0.776518
cap "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/EN" 3.55366
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.780699
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.11127
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.796489
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" 0.600839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 10.2182
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" 5.78194
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_0/T2" 0.212147
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.01657
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_0/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/T2" 8.26287
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" 1.60356
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_0/T2" 7.93603
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/T2" 16.9186
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_0/T2" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/PHI_1" "swmatrix_Tgate_0/T2" 88.3839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/VDD" 0.242068
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/nfet$1_0/vss" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_0/T2" 0.437815
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_0/T2" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_0/T2" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" 15.7353
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" 24.3177
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_0/VDD" 0.0412087
cap "swmatrix_Tgate_0/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_0/T2" 76.1413
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/VDD" 0.0428187
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/nfet$1_0/vss" 2.07089
cap "swmatrix_Tgate_0/nfet$1_0/vss" "swmatrix_Tgate_0/T2" 32.2396
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" 2.76262
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.67455
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" 2.8943
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" 0.498675
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" 18.9351
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/T2" 69.7858
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_0/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gated_control" "swmatrix_Tgate_0/T2" 42.6705
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/VDD" 0.0384271
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/T2" 5.0638
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/nfet$1_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_0/T2" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_0/T2" 0.167827
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" 0.915873
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_0/T2" 98.5713
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/nfet$1_0/a_n84_0#" 1.04392
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/VDD" 0.0487927
cap "swmatrix_Tgate_0/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.31634
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/T2" 93.9394
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/pfet$1_0/w_n230_n138#" 2.7084
cap "ShiftReg_row_10_2_0/Q[7]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -5.68434e-14
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.965337
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/VDD" 3.28314
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 25.9497
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0136811
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/Q[7]" 4.89346
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.252532
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/Q[7]" 1.07654
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.92086
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 13.3376
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.958317
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/T2" 8.82312
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 42.9084
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.534981
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 18.7619
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.66696
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.726824
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.82025
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 31.9376
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.666067
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -7.10543e-15
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.08885
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 9.74956
cap "swmatrix_Tgate_0/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[7]" 1.79204
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.91049
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.74694
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/gated_control" 24.277
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" 0.153724
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/gated_control" 28.1106
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" 0.135636
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 4.2598
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.13444
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_0/pfet$1_0/a_988_n136#" 1.59365
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/pfet$1_0/a_988_n136#" 0.74151
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.18026
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_2" 2.48869
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/VSS" 44.9052
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 13.4276
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" 3.7843
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/VSS" 13.1188
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/VDD" 21.4453
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/VDD" 11.2071
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" "swmatrix_Tgate_3/VDD" 1.23037
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_2" 6.35143
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/T1" 8.01923
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/T1" 9.23488
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/PHI_1" 0.154797
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.00527637
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/D" "swmatrix_Tgate_3/VDD" 0.065875
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 15.0975
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -4.44089e-16
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 7.10543e-15
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/D" 1.02487
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/VDD" 0.0329375
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/D" "swmatrix_Tgate_3/gated_control" 0.0597767
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.664382
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.780699
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/D" "swmatrix_Tgate_3/VSS" 2.12977
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/VDD" 0.0307417
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/gated_control" 0.770498
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/VDD" 0.442166
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/D" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0456884
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/VDD" 2.20046
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/VSS" 2.18503
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0201059
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.17022
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0176952
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.796489
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/gated_control" 1.99174
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 14.9931
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/gated_control" 22.5765
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/VSS" 6.24014
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/VDD" 0.0159198
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0171252
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0389444
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/VSS" 50.1073
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.373405
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 14.149
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.013008
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.312262
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.08586
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.544522
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/VSS" 0.671675
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/gated_control" 0.633873
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 0.76351
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.55271e-15
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.231107
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/VSS" 2.14323
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate_3/gated_control" 2.58011
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/T2" 5.0638
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.69079
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 15.8766
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 0.915873
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_3/T2" 0.500685
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/VDD" 76.1413
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gated_control" "swmatrix_Tgate_3/T2" 42.6705
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate_3/VSS" 47.3695
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -3.55271e-15
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" 5.66411
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/VSS" 2.23406
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.74645
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/VDD" 0.0416563
cap "swmatrix_Tgate_3/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.99235
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_3/T2" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/VDD" 0.119353
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.39485
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 88.3839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.734288
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/T2" 16.2751
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_3/T2" 0.437815
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.14446
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate_3/VDD" 0.134183
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VSS" 32.2396
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 9.76252
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/VDD" 0.0412087
cap "swmatrix_Tgate_3/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" 14.0102
cap "swmatrix_Tgate_3/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.76262
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 21.5647
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/T2" 93.7085
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/EN" "swmatrix_Tgate_3/T2" 63.2777
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.67455
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 98.5713
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/nfet$1_0/a_n84_0#" 1.04102
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/nfet$1_0/vss" 3.29952
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.51642
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.77636e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/nfet$1_0/vss" 2.70809
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 0.498675
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/T1" 1.04392
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.965337
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 0.726824
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_3/VDD" 2.74683
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 18.7398
cap "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 25.4006
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/T2" 0.230931
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.252532
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.871702
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 1.50071
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.562542
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 1.29597
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/VDD" 2.93711
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.91049
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 31.2985
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_3/nfet$1_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/T2" 1.53584
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 11.2532
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.30954
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/VDD" 4.95925
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 9.74853
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/VDD" 3.75504
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/nfet$1_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/nfet$1_0/vss" 2.18503
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_3/pfet$1_0/a_28_n136#" 0.600839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.13687e-13
cap "swmatrix_Tgate_3/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 13.9726
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/Q[8]" 6.14363
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" 4.75744
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 16.6139
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/Q[8]" 14.4902
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 26.5138
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 0.420157
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 14.2384
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/Q[8]" 14.0409
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.21715
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" 1.86412
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 43.7761
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 8.82312
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/VDD" 3.70771
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.18026
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 13.9673
cap "ShiftReg_row_10_2_0/Q[8]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -5.68434e-14
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.52073
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 4.2598
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$1_0/a_574_0#" 0.211099
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 2.50778
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/pfet$1_0/a_348_n136#" 2.53355
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/Q[8]" 5.19266
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/Q[8]" 6.10107
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 3.7443
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" 1.59399
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_2" 0.624575
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/VDD" 0.065875
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 7.10543e-15
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 0.154797
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 3.7843
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_1/nfet$1_0/a_94_0#" 0.590553
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate_3/VDD" 1.23037
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/Q[8]" 0.0456884
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/VSS" 28.1106
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 0.135636
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/Q[8]" 0.0597767
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0201059
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.67397
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" 0.153724
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/T1" 0.0589551
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/VSS" 3.77276
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/VDD" 0.0181156
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/VDD" 0.393858
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/nfet$1_0/a_94_0#" 1.96158
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.13444
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0138473
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.00640138
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -4.44089e-16
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.786186
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 6.62339
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 53.0221
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/gated_control" 1.20934
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_3/VDD" 4.60297
cap "ShiftReg_row_10_2_0/Q[8]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 2.84217e-14
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 8.37472
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 36.5331
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" 15.5845
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/VDD" 0.0483083
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0176952
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.149736
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0329375
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 15.4797
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.782393
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.00327782
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/T2" 0.544522
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/VDD" 0.135273
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate_1/pfet$1_0/w_n230_n138#" 8.22452
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/VSS" -1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate_3/VDD" 0.0155085
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/VDD" 0.012626
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_1/T2" 0.277039
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.46738
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.770498
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.373405
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.11127
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.946135
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.337265
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" 12.9005
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_1/T2" 2.49087
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0103027
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" 0.654646
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" "swmatrix_Tgate_1/T2" 22.6354
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_1/T2" 0.495312
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 7.36247
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.780699
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.032543
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/EN" 47.3695
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.396921
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.776518
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/nfet$1_0/vss" 41.1227
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.67455
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.498675
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 0.0201059
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.07641
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/nfet$1_0/vss" 31.9626
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 1.60356
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 25.4301
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/nfet$1_0/vss" 2.07089
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 75.804
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/VDD" 2.80383
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.42109e-14
cap "swmatrix_Tgate_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.93711
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 98.5713
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 10.2039
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 93.9394
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_1/T2" 5.0638
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/nfet$1_0/vss" 4.85132
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gated_control" "swmatrix_Tgate_1/T2" 42.6705
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/VDD" 11.771
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" -1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/T2" 71.7486
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 0.600839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 0.915873
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 1.04392
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/T2" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" 2.03025
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 7.93603
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/nfet$1_0/vss" 2.23406
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/VDD" 2.74683
cap "swmatrix_Tgate_1/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_1/nfet$1_0/a_n84_0#" 18.829
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/T2" 8.26287
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_1/T2" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_1/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/VDD" 6.78905
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/T2" 17.5847
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_1/T2" 0.167827
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/PHI_1" "swmatrix_Tgate_1/T2" 88.3839
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.726824
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 25.8025
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.92086
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_2/VDD" 4.15165
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_1/T2" 8.82312
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/VDD" 2.91049
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_1/T2" 0.252532
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 15.1042
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 27.2955
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/VDD" 8.66696
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_2/T1" 3.72634
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "m2_n499_n965#" 10.0348
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_1/T2" 1.74694
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_2/VSS" 6.33784
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2_0/Q[9]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/T1" 0.965337
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 22.8629
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/VSS" 2.18503
cap "swmatrix_Tgate_1/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[9]" 2.53355
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 43.6789
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/T1" 2.08885
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/VSS" 5.82025
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 28.1024
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 0.153724
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 19.1986
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" 2.48869
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 1.23037
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_2/VDD" 4.2598
cap "m2_n499_n965#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.502
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" 6.35143
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_2/VDD" 10.3386
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 46.6871
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_2/VSS" 2.50778
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 3.79272
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 3.7843
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_2/T1" 0.18026
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 0.154797
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.5177
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/Q[9]" 11.6744
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/Q[9]" 6.58508
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/gated_control" 1.13444
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_1" 0.135636
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/gated_control" 28.1106
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0176952
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/gated_control" 21.3312
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.780699
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0227277
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.034096
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/VDD" 2.20046
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0389444
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 7.10543e-15
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.17022
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 18.6193
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.36727
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.24014
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate_2/gated_control" 0.0597767
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 13.8764
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" -4.44089e-16
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 15.2257
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/gated_control" 0.796489
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate_2/VDD" 0.065875
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/VDD" 0.0307417
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 47.5549
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.08586
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/gated_control" 0.770498
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/gated_control" 0.946135
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/D" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0456884
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/D" 1.02487
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/VDD" 0.0329375
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/gated_control" 1.99174
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/VDD" 0.0461125
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.0171252
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0201059
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.373405
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/VDD" 0.442166
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/gated_control" -1.42109e-14
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.96518
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/D" 2.12977
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.544522
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.197682
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.74645
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T2" 32.2396
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.9952
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0416563
cap "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.915873
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.42109e-14
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.67455
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_2/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/T2" 8.46172
cap "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" 15.7695
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gated_control" "swmatrix_Tgate_2/T2" 42.6705
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_2/T2" 0.437815
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" 22.0604
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.39485
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 76.1413
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.55271e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/T2" 93.7085
cap "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.04102
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" 47.3695
cap "swmatrix_Tgate_2/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.76262
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" "m2_n499_n965#" 6.30452
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.875039
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 98.5713
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_2/T2" 0.212147
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 88.3839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_2/T2" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/T2" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/VDD" 0.0891602
cap "swmatrix_Tgate_2/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" 14.4751
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.28277
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" 64.3981
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/T2" 5.0638
cap "swmatrix_Tgate_2/pfet$1_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.25056
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/T2" 3.86567
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 16.4749
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0412087
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 7.10543e-15
cap "swmatrix_Tgate_2/nfet$1_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.742422
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.127008
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" 0.149354
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/EN" 1.77636e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.77636e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/T2" 0.230931
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/nfet$1_0/a_894_0#" 1.04392
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/nfet$1_0/vss" 2.07089
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.600839
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/nfet$1_0/vss" 41.1227
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 24.8811
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/nfet$1_0/vss" 2.18503
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.726824
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/nfet$1_0/vss" 5.75755
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.90806
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/VDD" 2.74683
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.1938
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.91049
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/T2" 1.10975
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/nfet$1_0/a_894_0#" 0.562542
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.56456
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/nfet$1_0/vss" 2.07089
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.498675
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/T2" 1.51642
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/nfet$1_0/a_894_0#" 0.0201059
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/T2" 27.4176
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/nfet$1_0/a_894_0#" 22.6239
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.252532
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/nfet$1_0/a_894_0#" 0.965337
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/T2" 1.74176
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/nfet$1_0/a_894_0#" 2.08434
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.93711
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/nfet$1_0/vss" 2.56855
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 9.67737
cap "swmatrix_Tgate_2/pfet$1_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.15522
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.49683
cap "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0128047
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 25.1336
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 17.8031
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/Q[10]" 19.8703
cap "swmatrix_Tgate_2/pfet$1_0/a_734_0#" "ShiftReg_row_10_2_0/Q[10]" 8.08721
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.102403
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 4.2598
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 43.7943
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$1_0/a_574_0#" 8.82312
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 3.76622
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 0.480142
cap "swmatrix_Tgate_2/pfet$1_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.9397
cap "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" "ShiftReg_row_10_2_0/Q[10]" 2.53355
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0626945
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/pfet$1_0/a_574_0#" 13.2062
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 2.84217e-14
cap "swmatrix_Tgate_2/pfet$1_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0045065
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.394092
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" 2.48869
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_Tgate_2/pfet$1_0/a_734_0#" 0.18026
cap "swmatrix_Tgate_2/pfet$1_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/PHI_2" 6.35143
cap "swmatrix_Tgate_2/pfet$1_0/a_508_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 12.7514
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$1_0/a_574_0#" 0.00517455
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/Q[10]" 14.4902
cap "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_Tgate_2/VDD" 0.0151905
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 31.8938
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 4.01931
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0850165
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 2.0356
cap "swmatrix_Tgate_2/pfet$1_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.125785
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 1.32863
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.130227
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$1_0/a_2014_0#" 1.61319
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/VSS" 31.0866
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" -53992.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8131030 -252544 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS" "swmatrix_Tgate_2/nfet$1_0/vss"
merge "swmatrix_Tgate_2/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS" "swmatrix_Tgate_2/VSS"
merge "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_1/nfet$1_0/vss"
merge "swmatrix_Tgate_1/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_1/VSS"
merge "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS" "swmatrix_Tgate_3/nfet$1_0/vss"
merge "swmatrix_Tgate_3/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS" "swmatrix_Tgate_3/VSS"
merge "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_0/nfet$1_0/vss"
merge "swmatrix_Tgate_0/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_0/VSS"
merge "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS" "swmatrix_Tgate_6/nfet$1_0/vss"
merge "swmatrix_Tgate_6/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS" "swmatrix_Tgate_6/VSS"
merge "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_5/nfet$1_0/vss"
merge "swmatrix_Tgate_5/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_5/VSS"
merge "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS" "swmatrix_Tgate_7/nfet$1_0/vss"
merge "swmatrix_Tgate_7/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_7/VSS"
merge "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_1/VSS" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS"
merge "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_4/nfet$1_0/vss"
merge "swmatrix_Tgate_4/nfet$1_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_4/VSS"
merge "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_8/nfet$1_0/vss"
merge "swmatrix_Tgate_8/nfet$1_0/vss" "swmatrix_Tgate_8/VSS"
merge "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_9/VSS" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS"
merge "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_9/nfet$1_0/vss"
merge "swmatrix_Tgate_9/nfet$1_0/vss" "ShiftReg_row_10_2_0/VSS"
merge "ShiftReg_row_10_2_0/VSS" "swmatrix_Tgate_9/VSS"
merge "swmatrix_Tgate_9/VSS" "vss"
merge "swmatrix_Tgate_2/VSUBS" "swmatrix_Tgate_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "swmatrix_Tgate_1/VSUBS" "swmatrix_Tgate_3/VSUBS"
merge "swmatrix_Tgate_3/VSUBS" "swmatrix_Tgate_0/VSUBS"
merge "swmatrix_Tgate_0/VSUBS" "swmatrix_Tgate_6/VSUBS"
merge "swmatrix_Tgate_6/VSUBS" "swmatrix_Tgate_5/VSUBS"
merge "swmatrix_Tgate_5/VSUBS" "swmatrix_Tgate_7/VSUBS"
merge "swmatrix_Tgate_7/VSUBS" "swmatrix_Tgate_4/VSUBS"
merge "swmatrix_Tgate_4/VSUBS" "swmatrix_Tgate_8/VSUBS"
merge "swmatrix_Tgate_8/VSUBS" "ShiftReg_row_10_2_0/VSUBS"
merge "ShiftReg_row_10_2_0/VSUBS" "swmatrix_Tgate_9/VSUBS"
merge "swmatrix_Tgate_9/VSUBS" "via_dev$14_2/VSUBS"
merge "via_dev$14_2/VSUBS" "via_dev$14_1/VSUBS"
merge "via_dev$14_1/VSUBS" "via_dev$15_1/VSUBS"
merge "via_dev$15_1/VSUBS" "via_dev$15_0/VSUBS"
merge "via_dev$15_0/VSUBS" "via_dev$14_0/VSUBS"
merge "via_dev$14_0/VSUBS" "VSUBS"
merge "swmatrix_Tgate_9/T2" "BUS[1]" -769.026 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2_0/gc[7]" "swmatrix_Tgate_0/gated_control" -669.006 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2_0/PHI_1" "phi_1" -75.3681 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15200 -504 0 0 0 0
merge "ShiftReg_row_10_2_0/VDD" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW" -31994.5 0 -17920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9686134 -131204 0 0 0 0 0 0 0 0
merge "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW" "swmatrix_Tgate_2/VDD"
merge "swmatrix_Tgate_2/VDD" "w_55914_n93#"
merge "w_55914_n93#" "swmatrix_Tgate_1/VDD"
merge "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD"
merge "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "w_49674_n93#"
merge "w_49674_n93#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW"
merge "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW" "swmatrix_Tgate_3/VDD"
merge "swmatrix_Tgate_3/VDD" "w_43434_n93#"
merge "w_43434_n93#" "swmatrix_Tgate_0/VDD"
merge "swmatrix_Tgate_0/VDD" "w_37194_n93#"
merge "w_37194_n93#" "swmatrix_Tgate_6/VDD"
merge "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD"
merge "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "w_30954_n93#"
merge "w_30954_n93#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD"
merge "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW"
merge "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW" "swmatrix_Tgate_5/VDD"
merge "swmatrix_Tgate_5/VDD" "w_24714_n93#"
merge "w_24714_n93#" "swmatrix_Tgate_7/VDD"
merge "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD"
merge "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "w_18474_n93#"
merge "w_18474_n93#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD"
merge "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW"
merge "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW" "swmatrix_Tgate_4/VDD"
merge "swmatrix_Tgate_4/VDD" "w_12234_n93#"
merge "w_12234_n93#" "swmatrix_Tgate_8/VDD"
merge "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD"
merge "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "w_5994_n93#"
merge "w_5994_n93#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD"
merge "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW"
merge "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW" "swmatrix_Tgate_9/VDD"
merge "swmatrix_Tgate_9/VDD" "vdd"
merge "vdd" "w_n338_n93#"
merge "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/gated_control" -718.59 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2_0/PHI_2" "via_dev$14_1/m2_0_0#" -440.479 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12700 -654 -28100 -1162 0 0 0 0
merge "via_dev$14_1/m2_0_0#" "m3_n683_n715#"
merge "m3_n683_n715#" "via_dev$14_0/m2_0_0#"
merge "via_dev$14_0/m2_0_0#" "phi_2"
merge "phi_2" "m2_n683_n686#"
merge "ShiftReg_row_10_2_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" -574.321 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -158 0 0 -20000 -800 0 0
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_8/EN" "via_dev$15_1/m2_0_0#"
merge "via_dev$15_1/m2_0_0#" "via_dev$15_0/m2_0_0#"
merge "via_dev$15_0/m2_0_0#" "enable"
merge "ShiftReg_row_10_2_0/Q[10]" "d_out" -18452.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6046548 -118524 -10000 -400 -1800 -236 0 0
merge "d_out" "via_dev$14_2/m2_0_0#"
merge "via_dev$14_2/m2_0_0#" "m3_n499_n965#"
merge "m3_n499_n965#" "m2_n499_n965#"
merge "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/gated_control" -654.056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "swmatrix_Tgate_1/T1" "swmatrix_Tgate_2/T1" -6464.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -227360 -6058 0 0 0 0
merge "swmatrix_Tgate_2/T1" "swmatrix_Tgate_0/T1"
merge "swmatrix_Tgate_0/T1" "swmatrix_Tgate_3/T1"
merge "swmatrix_Tgate_3/T1" "swmatrix_Tgate_6/T1"
merge "swmatrix_Tgate_6/T1" "swmatrix_Tgate_5/T1"
merge "swmatrix_Tgate_5/T1" "swmatrix_Tgate_7/T1"
merge "swmatrix_Tgate_7/T1" "swmatrix_Tgate_4/T1"
merge "swmatrix_Tgate_4/T1" "swmatrix_Tgate_8/T1"
merge "swmatrix_Tgate_8/T1" "swmatrix_Tgate_9/T1"
merge "swmatrix_Tgate_9/T1" "pin"
merge "swmatrix_Tgate_1/T2" "BUS[9]" -812.476 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_3/T2" "BUS[8]" -708.747 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_0/T2" "BUS[7]" -822.156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2_0/gc[10]" "swmatrix_Tgate_2/gated_control" -603.627 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "swmatrix_Tgate_6/T2" "BUS[6]" -677 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_4/T2" "BUS[3]" -759.592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2_0/D_in" "D_in" -25.9888 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "swmatrix_Tgate_5/T2" "BUS[5]" -774.523 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_7/T2" "BUS[4]" -822.156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_8/T2" "BUS[2]" -822.156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2_0/DFF_2phase_1$1_4/gated_control" "ShiftReg_row_10_2_0/gc[6]" -761.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_6/gated_control"
merge "swmatrix_Tgate_2/T2" "BUS[10]" -716.678 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/gated_control" -743.825 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/gated_control" -641.422 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/gated_control" -686.272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2_0/gc[8]" "swmatrix_Tgate_3/gated_control" -586.897 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2_0/gc[1]" "swmatrix_Tgate_9/gated_control" -588.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4320 -264 0 0 0 0
