// Seed: 3423327340
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output supply0 id_2
);
  assign module_2.type_15 = 0;
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  tri   id_5,
    input  tri0  id_6,
    output wire  id_7
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_2 = 0;
  assign id_7 = 1;
endmodule
module module_2 (
    input  tri1  id_0,
    output tri1  id_1,
    output tri1  id_2,
    output logic id_3,
    output wor   id_4,
    input  tri0  id_5,
    inout  logic id_6
);
  initial begin : LABEL_0
    id_3 <= 1'b0;
    id_6 <= (1);
  end
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4
  );
  wire id_8;
  wire id_9 = id_8;
  supply1 id_10, id_11, id_12, id_13 = 1'b0, id_14;
endmodule
