

Implementation tool: Xilinx Vivado v.2019.1
Project:             HLS
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Thu Dec 26 15:31:36 JST 2019

#=== Post-Implementation Resource usage ===
SLICE:          415
LUT:           1448
FF:             556
DSP:              0
BRAM:            17
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    13.308
CP achieved post-implementation:    10.705
Timing not met
