# inputs to simulate - ncverilog command, and tb will dump to vcd/

# NOTE: add path of vcd in the testbench.sv file
