instruction_memory.v,verilog,xil_defaultlib,../../../../lab4.srcs/sources_1/ip/instruction_memory/sim/instruction_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
