

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:32:37 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_33 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      110|      110|  1.100 us|  1.100 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 39 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 40 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 41 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add346522_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add346522_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add346_190523_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add346_190523_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add346_176524_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add346_176524_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add346_176_1525_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add346_176_1525_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add346_2526_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add346_2526_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add346_2_1527_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add346_2_1527_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add289528_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add289528_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add289_1529_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add289_1529_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add289_2530_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add289_2530_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add289_3531_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add289_3531_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add289_4532_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add289_4532_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add289_5533_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add289_5533_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add159542_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add159542_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add159_1340543_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add159_1340543_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add159_2354544_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add159_2354544_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add159_1276545_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add159_1276545_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add159_1276_1546_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add159_1276_1546_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add159_1276_2547_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add159_1276_2547_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add159_2290548_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add159_2290548_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add159_2290_1549_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add159_2290_1549_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add159_2290_2550_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add159_2290_2550_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add159_3304551_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add159_3304551_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add159_3304_1552_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add159_3304_1552_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add159_3304_2553_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add159_3304_2553_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add159_4318554_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add159_4318554_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add159_4318_1555_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add159_4318_1555_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add159_4318_2556_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add159_4318_2556_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 94 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 100 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 101 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 102 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 103 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 104 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 105 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 107 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 108 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 109 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 110 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 111 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 112 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 113 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 114 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 115 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 115 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 116 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 117 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [8/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 118 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 119 [7/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 119 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 120 [6/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 120 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 121 [5/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 121 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 122 [4/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 122 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 123 [3/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 123 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 124 [2/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 124 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 125 [1/8] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 125 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 126 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 127 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 127 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.50>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 128 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 129 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 130 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 131 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 132 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_15_loc_load" [d5.cpp:50]   --->   Operation 133 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.35ns)   --->   Input mux for Operation 134 '%arr = mul i64 %conv36, i64 %zext_ln50'
ST_22 : Operation 134 [1/1] (2.06ns)   --->   "%arr = mul i64 %conv36, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 134 'mul' 'arr' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %arg2_r_9_loc_load" [d5.cpp:50]   --->   Operation 135 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.35ns)   --->   Input mux for Operation 136 '%mul_ln50_6 = mul i64 %zext_ln50_6, i64 %zext_ln50'
ST_22 : Operation 136 [1/1] (2.06ns)   --->   "%mul_ln50_6 = mul i64 %zext_ln50_6, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 136 'mul' 'mul_ln50_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i32 %arg1_r_9_loc_load" [d5.cpp:50]   --->   Operation 137 'zext' 'zext_ln50_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.35ns)   --->   Input mux for Operation 138 '%mul_ln50_27 = mul i64 %conv36, i64 %zext_ln50_12'
ST_22 : Operation 138 [1/1] (2.06ns)   --->   "%mul_ln50_27 = mul i64 %conv36, i64 %zext_ln50_12" [d5.cpp:50]   --->   Operation 138 'mul' 'mul_ln50_27' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [1/1] (1.08ns)   --->   "%add_ln50_18 = add i64 %mul_ln50_6, i64 %mul_ln50_27" [d5.cpp:50]   --->   Operation 139 'add' 'add_ln50_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.75>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 140 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 141 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 142 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 143 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 144 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 145 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 146 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 147 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 148 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 149 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 150 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 151 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 152 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 153 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 154 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 155 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 156 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 157 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 158 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 159 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 160 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 161 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 162 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 163 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 164 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 165 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %arg2_r_14_loc_load" [d5.cpp:50]   --->   Operation 166 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 167 '%mul_ln50_1 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_23 : Operation 167 [1/1] (2.06ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 167 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg2_r_13_loc_load" [d5.cpp:50]   --->   Operation 168 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 169 '%mul_ln50_2 = mul i64 %zext_ln50_2, i64 %zext_ln50'
ST_23 : Operation 169 [1/1] (2.06ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_2, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 169 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %arg2_r_12_loc_load" [d5.cpp:50]   --->   Operation 170 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 171 '%mul_ln50_3 = mul i64 %zext_ln50_3, i64 %zext_ln50'
ST_23 : Operation 171 [1/1] (2.06ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln50_3, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 171 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %arg2_r_11_loc_load" [d5.cpp:50]   --->   Operation 172 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 173 '%mul_ln50_4 = mul i64 %zext_ln50_4, i64 %zext_ln50'
ST_23 : Operation 173 [1/1] (2.06ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln50_4, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 173 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %arg2_r_10_loc_load" [d5.cpp:50]   --->   Operation 174 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 175 '%mul_ln50_5 = mul i64 %zext_ln50_5, i64 %zext_ln50'
ST_23 : Operation 175 [1/1] (2.06ns)   --->   "%mul_ln50_5 = mul i64 %zext_ln50_5, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 175 'mul' 'mul_ln50_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i32 %arg1_r_14_loc_load" [d5.cpp:50]   --->   Operation 176 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 177 '%mul_ln50_7 = mul i64 %conv36, i64 %zext_ln50_7'
ST_23 : Operation 177 [1/1] (2.06ns)   --->   "%mul_ln50_7 = mul i64 %conv36, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 177 'mul' 'mul_ln50_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 178 [1/1] (1.08ns)   --->   "%arr_1 = add i64 %mul_ln50_7, i64 %mul_ln50_1" [d5.cpp:50]   --->   Operation 178 'add' 'arr_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 179 '%mul_ln50_8 = mul i64 %zext_ln50_1, i64 %zext_ln50_7'
ST_23 : Operation 179 [1/1] (2.06ns)   --->   "%mul_ln50_8 = mul i64 %zext_ln50_1, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 179 'mul' 'mul_ln50_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 180 '%mul_ln50_9 = mul i64 %zext_ln50_2, i64 %zext_ln50_7'
ST_23 : Operation 180 [1/1] (2.06ns)   --->   "%mul_ln50_9 = mul i64 %zext_ln50_2, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 180 'mul' 'mul_ln50_9' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 181 '%mul_ln50_10 = mul i64 %zext_ln50_3, i64 %zext_ln50_7'
ST_23 : Operation 181 [1/1] (2.06ns)   --->   "%mul_ln50_10 = mul i64 %zext_ln50_3, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 181 'mul' 'mul_ln50_10' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 182 '%mul_ln50_11 = mul i64 %zext_ln50_4, i64 %zext_ln50_7'
ST_23 : Operation 182 [1/1] (2.06ns)   --->   "%mul_ln50_11 = mul i64 %zext_ln50_4, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 182 'mul' 'mul_ln50_11' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 183 '%mul_ln50_12 = mul i64 %zext_ln50_5, i64 %zext_ln50_7'
ST_23 : Operation 183 [1/1] (2.06ns)   --->   "%mul_ln50_12 = mul i64 %zext_ln50_5, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 183 'mul' 'mul_ln50_12' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i32 %arg1_r_13_loc_load" [d5.cpp:50]   --->   Operation 184 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 185 '%mul_ln50_13 = mul i64 %conv36, i64 %zext_ln50_8'
ST_23 : Operation 185 [1/1] (2.06ns)   --->   "%mul_ln50_13 = mul i64 %conv36, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 185 'mul' 'mul_ln50_13' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %mul_ln50_2, i64 %mul_ln50_13" [d5.cpp:50]   --->   Operation 186 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 187 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_2 = add i64 %add_ln50_1, i64 %mul_ln50_8" [d5.cpp:50]   --->   Operation 187 'add' 'arr_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 188 '%mul_ln50_14 = mul i64 %zext_ln50_1, i64 %zext_ln50_8'
ST_23 : Operation 188 [1/1] (2.06ns)   --->   "%mul_ln50_14 = mul i64 %zext_ln50_1, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 188 'mul' 'mul_ln50_14' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 189 '%mul_ln50_15 = mul i64 %zext_ln50_2, i64 %zext_ln50_8'
ST_23 : Operation 189 [1/1] (2.06ns)   --->   "%mul_ln50_15 = mul i64 %zext_ln50_2, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 189 'mul' 'mul_ln50_15' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 190 '%mul_ln50_16 = mul i64 %zext_ln50_3, i64 %zext_ln50_8'
ST_23 : Operation 190 [1/1] (2.06ns)   --->   "%mul_ln50_16 = mul i64 %zext_ln50_3, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 190 'mul' 'mul_ln50_16' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 191 '%mul_ln50_17 = mul i64 %zext_ln50_4, i64 %zext_ln50_8'
ST_23 : Operation 191 [1/1] (2.06ns)   --->   "%mul_ln50_17 = mul i64 %zext_ln50_4, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 191 'mul' 'mul_ln50_17' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i32 %arg1_r_12_loc_load" [d5.cpp:50]   --->   Operation 192 'zext' 'zext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 193 '%mul_ln50_18 = mul i64 %conv36, i64 %zext_ln50_9'
ST_23 : Operation 193 [1/1] (2.06ns)   --->   "%mul_ln50_18 = mul i64 %conv36, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 193 'mul' 'mul_ln50_18' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_3 = add i64 %mul_ln50_3, i64 %mul_ln50_14" [d5.cpp:50]   --->   Operation 194 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 195 [1/1] (1.08ns)   --->   "%add_ln50_4 = add i64 %mul_ln50_9, i64 %mul_ln50_18" [d5.cpp:50]   --->   Operation 195 'add' 'add_ln50_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_3 = add i64 %add_ln50_4, i64 %add_ln50_3" [d5.cpp:50]   --->   Operation 196 'add' 'arr_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 197 '%mul_ln50_19 = mul i64 %zext_ln50_1, i64 %zext_ln50_9'
ST_23 : Operation 197 [1/1] (2.06ns)   --->   "%mul_ln50_19 = mul i64 %zext_ln50_1, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 197 'mul' 'mul_ln50_19' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 198 '%mul_ln50_20 = mul i64 %zext_ln50_2, i64 %zext_ln50_9'
ST_23 : Operation 198 [1/1] (2.06ns)   --->   "%mul_ln50_20 = mul i64 %zext_ln50_2, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 198 'mul' 'mul_ln50_20' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 199 '%mul_ln50_21 = mul i64 %zext_ln50_3, i64 %zext_ln50_9'
ST_23 : Operation 199 [1/1] (2.06ns)   --->   "%mul_ln50_21 = mul i64 %zext_ln50_3, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 199 'mul' 'mul_ln50_21' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i32 %arg1_r_11_loc_load" [d5.cpp:50]   --->   Operation 200 'zext' 'zext_ln50_10' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 201 '%mul_ln50_22 = mul i64 %conv36, i64 %zext_ln50_10'
ST_23 : Operation 201 [1/1] (2.06ns)   --->   "%mul_ln50_22 = mul i64 %conv36, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 201 'mul' 'mul_ln50_22' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_6 = add i64 %mul_ln50_15, i64 %mul_ln50_19" [d5.cpp:50]   --->   Operation 202 'add' 'add_ln50_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_7 = add i64 %mul_ln50_10, i64 %mul_ln50_22" [d5.cpp:50]   --->   Operation 203 'add' 'add_ln50_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 204 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_8 = add i64 %add_ln50_7, i64 %mul_ln50_4" [d5.cpp:50]   --->   Operation 204 'add' 'add_ln50_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 205 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln50_8, i64 %add_ln50_6" [d5.cpp:50]   --->   Operation 205 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 206 '%mul_ln50_23 = mul i64 %zext_ln50_1, i64 %zext_ln50_10'
ST_23 : Operation 206 [1/1] (2.06ns)   --->   "%mul_ln50_23 = mul i64 %zext_ln50_1, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 206 'mul' 'mul_ln50_23' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 207 '%mul_ln50_24 = mul i64 %zext_ln50_2, i64 %zext_ln50_10'
ST_23 : Operation 207 [1/1] (2.06ns)   --->   "%mul_ln50_24 = mul i64 %zext_ln50_2, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 207 'mul' 'mul_ln50_24' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i32 %arg1_r_10_loc_load" [d5.cpp:50]   --->   Operation 208 'zext' 'zext_ln50_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 209 '%mul_ln50_25 = mul i64 %conv36, i64 %zext_ln50_11'
ST_23 : Operation 209 [1/1] (2.06ns)   --->   "%mul_ln50_25 = mul i64 %conv36, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 209 'mul' 'mul_ln50_25' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [1/1] (1.08ns)   --->   "%add_ln50_10 = add i64 %mul_ln50_23, i64 %mul_ln50_16" [d5.cpp:50]   --->   Operation 210 'add' 'add_ln50_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_11 = add i64 %add_ln50_10, i64 %mul_ln50_20" [d5.cpp:50]   --->   Operation 211 'add' 'add_ln50_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_12 = add i64 %mul_ln50_11, i64 %mul_ln50_25" [d5.cpp:50]   --->   Operation 212 'add' 'add_ln50_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 213 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_13 = add i64 %add_ln50_12, i64 %mul_ln50_5" [d5.cpp:50]   --->   Operation 213 'add' 'add_ln50_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 214 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln50_13, i64 %add_ln50_11" [d5.cpp:50]   --->   Operation 214 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 215 '%mul_ln50_26 = mul i64 %zext_ln50_1, i64 %zext_ln50_11'
ST_23 : Operation 215 [1/1] (2.06ns)   --->   "%mul_ln50_26 = mul i64 %zext_ln50_1, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 215 'mul' 'mul_ln50_26' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 216 [1/1] (1.08ns)   --->   "%add_ln50_15 = add i64 %mul_ln50_26, i64 %mul_ln50_21" [d5.cpp:50]   --->   Operation 216 'add' 'add_ln50_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_16 = add i64 %add_ln50_15, i64 %mul_ln50_24" [d5.cpp:50]   --->   Operation 217 'add' 'add_ln50_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_17 = add i64 %mul_ln50_12, i64 %mul_ln50_17" [d5.cpp:50]   --->   Operation 218 'add' 'add_ln50_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 219 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_19 = add i64 %add_ln50_18, i64 %add_ln50_17" [d5.cpp:50]   --->   Operation 219 'add' 'add_ln50_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 220 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_6 = add i64 %add_ln50_19, i64 %add_ln50_16" [d5.cpp:50]   --->   Operation 220 'add' 'arr_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 221 [2/2] (0.42ns)   --->   "%call_ln50 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_4318_2556_loc, i64 %add159_4318_1555_loc, i64 %add159_4318554_loc, i64 %add159_3304_2553_loc, i64 %add159_3304_1552_loc, i64 %add159_3304551_loc, i64 %add159_2290_2550_loc, i64 %add159_2290_1549_loc, i64 %add159_2290548_loc, i64 %add159_1276_2547_loc, i64 %add159_1276_1546_loc, i64 %add159_1276545_loc, i64 %add159_2354544_loc, i64 %add159_1340543_loc, i64 %add159542_loc" [d5.cpp:50]   --->   Operation 221 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 4.50>
ST_24 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln50 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_4318_2556_loc, i64 %add159_4318_1555_loc, i64 %add159_4318554_loc, i64 %add159_3304_2553_loc, i64 %add159_3304_1552_loc, i64 %add159_3304551_loc, i64 %add159_2290_2550_loc, i64 %add159_2290_1549_loc, i64 %add159_2290548_loc, i64 %add159_1276_2547_loc, i64 %add159_1276_1546_loc, i64 %add159_1276545_loc, i64 %add159_2354544_loc, i64 %add159_1340543_loc, i64 %add159542_loc" [d5.cpp:50]   --->   Operation 222 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i32 %arg2_r_7_loc_load" [d5.cpp:113]   --->   Operation 223 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i32 %arg2_r_6_loc_load" [d5.cpp:113]   --->   Operation 224 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 225 '%mul_ln113 = mul i64 %zext_ln113_1, i64 %zext_ln50'
ST_24 : Operation 225 [1/1] (2.06ns)   --->   "%mul_ln113 = mul i64 %zext_ln113_1, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 225 'mul' 'mul_ln113' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i32 %arg2_r_5_loc_load" [d5.cpp:113]   --->   Operation 226 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 227 '%mul_ln113_1 = mul i64 %zext_ln113_2, i64 %zext_ln50'
ST_24 : Operation 227 [1/1] (2.06ns)   --->   "%mul_ln113_1 = mul i64 %zext_ln113_2, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 227 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i32 %arg2_r_4_loc_load" [d5.cpp:113]   --->   Operation 228 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 229 '%mul_ln113_2 = mul i64 %zext_ln113_3, i64 %zext_ln50'
ST_24 : Operation 229 [1/1] (2.06ns)   --->   "%mul_ln113_2 = mul i64 %zext_ln113_3, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 229 'mul' 'mul_ln113_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i32 %arg2_r_3_loc_load" [d5.cpp:113]   --->   Operation 230 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 231 '%mul_ln113_3 = mul i64 %zext_ln113_4, i64 %zext_ln50'
ST_24 : Operation 231 [1/1] (2.06ns)   --->   "%mul_ln113_3 = mul i64 %zext_ln113_4, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 231 'mul' 'mul_ln113_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i32 %arg2_r_2_loc_load" [d5.cpp:113]   --->   Operation 232 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 233 '%mul_ln113_4 = mul i64 %zext_ln113_5, i64 %zext_ln50'
ST_24 : Operation 233 [1/1] (2.06ns)   --->   "%mul_ln113_4 = mul i64 %zext_ln113_5, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 233 'mul' 'mul_ln113_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i32 %arg2_r_1_loc_load" [d5.cpp:113]   --->   Operation 234 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 235 '%mul_ln113_5 = mul i64 %zext_ln113_6, i64 %zext_ln50'
ST_24 : Operation 235 [1/1] (2.06ns)   --->   "%mul_ln113_5 = mul i64 %zext_ln113_6, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 235 'mul' 'mul_ln113_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i32 %arg2_r_8_loc_load" [d5.cpp:113]   --->   Operation 236 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 237 '%mul_ln113_6 = mul i64 %zext_ln113, i64 %zext_ln50_7'
ST_24 : Operation 237 [1/1] (2.06ns)   --->   "%mul_ln113_6 = mul i64 %zext_ln113, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 237 'mul' 'mul_ln113_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 238 '%mul_ln113_7 = mul i64 %zext_ln113_1, i64 %zext_ln50_7'
ST_24 : Operation 238 [1/1] (2.06ns)   --->   "%mul_ln113_7 = mul i64 %zext_ln113_1, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 238 'mul' 'mul_ln113_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 239 '%mul_ln113_8 = mul i64 %zext_ln113_2, i64 %zext_ln50_7'
ST_24 : Operation 239 [1/1] (2.06ns)   --->   "%mul_ln113_8 = mul i64 %zext_ln113_2, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 239 'mul' 'mul_ln113_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 240 '%mul_ln113_9 = mul i64 %zext_ln113_3, i64 %zext_ln50_7'
ST_24 : Operation 240 [1/1] (2.06ns)   --->   "%mul_ln113_9 = mul i64 %zext_ln113_3, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 240 'mul' 'mul_ln113_9' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 241 '%mul_ln113_10 = mul i64 %zext_ln113_4, i64 %zext_ln50_7'
ST_24 : Operation 241 [1/1] (2.06ns)   --->   "%mul_ln113_10 = mul i64 %zext_ln113_4, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 241 'mul' 'mul_ln113_10' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 242 '%mul_ln113_11 = mul i64 %zext_ln113_5, i64 %zext_ln50_7'
ST_24 : Operation 242 [1/1] (2.06ns)   --->   "%mul_ln113_11 = mul i64 %zext_ln113_5, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 242 'mul' 'mul_ln113_11' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i32 %arg1_r_8_loc_load" [d5.cpp:113]   --->   Operation 243 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 244 '%mul_ln113_42 = mul i64 %zext_ln50_2, i64 %zext_ln113_8'
ST_24 : Operation 244 [1/1] (2.06ns)   --->   "%mul_ln113_42 = mul i64 %zext_ln50_2, i64 %zext_ln113_8" [d5.cpp:113]   --->   Operation 244 'mul' 'mul_ln113_42' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 245 '%mul_ln113_43 = mul i64 %zext_ln50_3, i64 %zext_ln113_8'
ST_24 : Operation 245 [1/1] (2.06ns)   --->   "%mul_ln113_43 = mul i64 %zext_ln50_3, i64 %zext_ln113_8" [d5.cpp:113]   --->   Operation 245 'mul' 'mul_ln113_43' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 246 '%mul_ln113_44 = mul i64 %zext_ln50_4, i64 %zext_ln113_8'
ST_24 : Operation 246 [1/1] (2.06ns)   --->   "%mul_ln113_44 = mul i64 %zext_ln50_4, i64 %zext_ln113_8" [d5.cpp:113]   --->   Operation 246 'mul' 'mul_ln113_44' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 247 '%mul_ln113_45 = mul i64 %zext_ln50_5, i64 %zext_ln113_8'
ST_24 : Operation 247 [1/1] (2.06ns)   --->   "%mul_ln113_45 = mul i64 %zext_ln50_5, i64 %zext_ln113_8" [d5.cpp:113]   --->   Operation 247 'mul' 'mul_ln113_45' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 248 '%mul_ln113_46 = mul i64 %zext_ln50_6, i64 %zext_ln113_8'
ST_24 : Operation 248 [1/1] (2.06ns)   --->   "%mul_ln113_46 = mul i64 %zext_ln50_6, i64 %zext_ln113_8" [d5.cpp:113]   --->   Operation 248 'mul' 'mul_ln113_46' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 249 '%mul_ln113_47 = mul i64 %zext_ln113_7, i64 %zext_ln113_8'
ST_24 : Operation 249 [1/1] (2.06ns)   --->   "%mul_ln113_47 = mul i64 %zext_ln113_7, i64 %zext_ln113_8" [d5.cpp:113]   --->   Operation 249 'mul' 'mul_ln113_47' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i32 %arg1_r_7_loc_load" [d5.cpp:113]   --->   Operation 250 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 251 '%mul_ln113_48 = mul i64 %zext_ln50_1, i64 %zext_ln113_9'
ST_24 : Operation 251 [1/1] (2.06ns)   --->   "%mul_ln113_48 = mul i64 %zext_ln50_1, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 251 'mul' 'mul_ln113_48' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 252 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %mul_ln113_6, i64 %mul_ln113" [d5.cpp:113]   --->   Operation 252 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 253 '%mul_ln113_49 = mul i64 %zext_ln50_2, i64 %zext_ln113_9'
ST_24 : Operation 253 [1/1] (2.06ns)   --->   "%mul_ln113_49 = mul i64 %zext_ln50_2, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 253 'mul' 'mul_ln113_49' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (1.08ns)   --->   "%add_ln113_9 = add i64 %mul_ln113_7, i64 %mul_ln113_1" [d5.cpp:113]   --->   Operation 254 'add' 'add_ln113_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 255 '%mul_ln113_50 = mul i64 %zext_ln50_3, i64 %zext_ln113_9'
ST_24 : Operation 255 [1/1] (2.06ns)   --->   "%mul_ln113_50 = mul i64 %zext_ln50_3, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 255 'mul' 'mul_ln113_50' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (1.08ns)   --->   "%add_ln113_18 = add i64 %mul_ln113_8, i64 %mul_ln113_2" [d5.cpp:113]   --->   Operation 256 'add' 'add_ln113_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 257 '%mul_ln113_51 = mul i64 %zext_ln50_4, i64 %zext_ln113_9'
ST_24 : Operation 257 [1/1] (2.06ns)   --->   "%mul_ln113_51 = mul i64 %zext_ln50_4, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 257 'mul' 'mul_ln113_51' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (1.08ns)   --->   "%add_ln113_27 = add i64 %mul_ln113_9, i64 %mul_ln113_3" [d5.cpp:113]   --->   Operation 258 'add' 'add_ln113_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 259 '%mul_ln113_52 = mul i64 %zext_ln50_5, i64 %zext_ln113_9'
ST_24 : Operation 259 [1/1] (2.06ns)   --->   "%mul_ln113_52 = mul i64 %zext_ln50_5, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 259 'mul' 'mul_ln113_52' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 260 [1/1] (1.08ns)   --->   "%add_ln113_36 = add i64 %mul_ln113_10, i64 %mul_ln113_4" [d5.cpp:113]   --->   Operation 260 'add' 'add_ln113_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 261 '%mul_ln113_53 = mul i64 %zext_ln50_6, i64 %zext_ln113_9'
ST_24 : Operation 261 [1/1] (2.06ns)   --->   "%mul_ln113_53 = mul i64 %zext_ln50_6, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 261 'mul' 'mul_ln113_53' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln113_45 = add i64 %mul_ln113_11, i64 %mul_ln113_5" [d5.cpp:113]   --->   Operation 262 'add' 'add_ln113_45' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.60>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 263 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 264 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln50_13 = zext i32 %arg2_r_15_loc_load" [d5.cpp:50]   --->   Operation 265 'zext' 'zext_ln50_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln50_14 = zext i32 %arg2_r_14_loc_load" [d5.cpp:50]   --->   Operation 266 'zext' 'zext_ln50_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln50_15 = zext i32 %arg2_r_13_loc_load" [d5.cpp:50]   --->   Operation 267 'zext' 'zext_ln50_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln50_16 = zext i32 %arg2_r_12_loc_load" [d5.cpp:50]   --->   Operation 268 'zext' 'zext_ln50_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln50_17 = zext i32 %arg2_r_11_loc_load" [d5.cpp:50]   --->   Operation 269 'zext' 'zext_ln50_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln50_18 = zext i32 %arg2_r_10_loc_load" [d5.cpp:50]   --->   Operation 270 'zext' 'zext_ln50_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln50_19 = zext i32 %arg2_r_9_loc_load" [d5.cpp:50]   --->   Operation 271 'zext' 'zext_ln50_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%add159_2290548_loc_load = load i64 %add159_2290548_loc"   --->   Operation 272 'load' 'add159_2290548_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%add159_1276_2547_loc_load = load i64 %add159_1276_2547_loc"   --->   Operation 273 'load' 'add159_1276_2547_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%add159_1276_1546_loc_load = load i64 %add159_1276_1546_loc"   --->   Operation 274 'load' 'add159_1276_1546_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%add159_1276545_loc_load = load i64 %add159_1276545_loc"   --->   Operation 275 'load' 'add159_1276545_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%add159_2354544_loc_load = load i64 %add159_2354544_loc"   --->   Operation 276 'load' 'add159_2354544_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%add159_1340543_loc_load = load i64 %add159_1340543_loc"   --->   Operation 277 'load' 'add159_1340543_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%add159542_loc_load = load i64 %add159542_loc"   --->   Operation 278 'load' 'add159542_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i32 %arg2_r_7_loc_load" [d5.cpp:113]   --->   Operation 279 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln113_11 = zext i32 %arg2_r_6_loc_load" [d5.cpp:113]   --->   Operation 280 'zext' 'zext_ln113_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln113_12 = zext i32 %arg2_r_5_loc_load" [d5.cpp:113]   --->   Operation 281 'zext' 'zext_ln113_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln113_13 = zext i32 %arg2_r_4_loc_load" [d5.cpp:113]   --->   Operation 282 'zext' 'zext_ln113_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln113_14 = zext i32 %arg2_r_3_loc_load" [d5.cpp:113]   --->   Operation 283 'zext' 'zext_ln113_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln113_15 = zext i32 %arg2_r_2_loc_load" [d5.cpp:113]   --->   Operation 284 'zext' 'zext_ln113_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln113_16 = zext i32 %arg2_r_1_loc_load" [d5.cpp:113]   --->   Operation 285 'zext' 'zext_ln113_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln113_17 = zext i32 %arg2_r_8_loc_load" [d5.cpp:113]   --->   Operation 286 'zext' 'zext_ln113_17' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 287 '%mul_ln113_12 = mul i64 %zext_ln113_7, i64 %zext_ln50_8'
ST_25 : Operation 287 [1/1] (2.06ns)   --->   "%mul_ln113_12 = mul i64 %zext_ln113_7, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 287 'mul' 'mul_ln113_12' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 288 '%mul_ln113_13 = mul i64 %zext_ln113, i64 %zext_ln50_8'
ST_25 : Operation 288 [1/1] (2.06ns)   --->   "%mul_ln113_13 = mul i64 %zext_ln113, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 288 'mul' 'mul_ln113_13' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 289 '%mul_ln113_14 = mul i64 %zext_ln113_1, i64 %zext_ln50_8'
ST_25 : Operation 289 [1/1] (2.06ns)   --->   "%mul_ln113_14 = mul i64 %zext_ln113_1, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 289 'mul' 'mul_ln113_14' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 290 '%mul_ln113_15 = mul i64 %zext_ln113_2, i64 %zext_ln50_8'
ST_25 : Operation 290 [1/1] (2.06ns)   --->   "%mul_ln113_15 = mul i64 %zext_ln113_2, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 290 'mul' 'mul_ln113_15' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 291 '%mul_ln113_16 = mul i64 %zext_ln113_3, i64 %zext_ln50_8'
ST_25 : Operation 291 [1/1] (2.06ns)   --->   "%mul_ln113_16 = mul i64 %zext_ln113_3, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 291 'mul' 'mul_ln113_16' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 292 '%mul_ln113_17 = mul i64 %zext_ln113_4, i64 %zext_ln50_8'
ST_25 : Operation 292 [1/1] (2.06ns)   --->   "%mul_ln113_17 = mul i64 %zext_ln113_4, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 292 'mul' 'mul_ln113_17' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 293 '%mul_ln113_18 = mul i64 %zext_ln50_6, i64 %zext_ln50_9'
ST_25 : Operation 293 [1/1] (2.06ns)   --->   "%mul_ln113_18 = mul i64 %zext_ln50_6, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 293 'mul' 'mul_ln113_18' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 294 '%mul_ln113_19 = mul i64 %zext_ln113_7, i64 %zext_ln50_9'
ST_25 : Operation 294 [1/1] (2.06ns)   --->   "%mul_ln113_19 = mul i64 %zext_ln113_7, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 294 'mul' 'mul_ln113_19' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 295 '%mul_ln113_20 = mul i64 %zext_ln113, i64 %zext_ln50_9'
ST_25 : Operation 295 [1/1] (2.06ns)   --->   "%mul_ln113_20 = mul i64 %zext_ln113, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 295 'mul' 'mul_ln113_20' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 296 '%mul_ln113_21 = mul i64 %zext_ln113_1, i64 %zext_ln50_9'
ST_25 : Operation 296 [1/1] (2.06ns)   --->   "%mul_ln113_21 = mul i64 %zext_ln113_1, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 296 'mul' 'mul_ln113_21' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 297 '%mul_ln113_22 = mul i64 %zext_ln113_2, i64 %zext_ln50_9'
ST_25 : Operation 297 [1/1] (2.06ns)   --->   "%mul_ln113_22 = mul i64 %zext_ln113_2, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 297 'mul' 'mul_ln113_22' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 298 '%mul_ln113_23 = mul i64 %zext_ln113_3, i64 %zext_ln50_9'
ST_25 : Operation 298 [1/1] (2.06ns)   --->   "%mul_ln113_23 = mul i64 %zext_ln113_3, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 298 'mul' 'mul_ln113_23' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 299 '%mul_ln113_24 = mul i64 %zext_ln50_5, i64 %zext_ln50_10'
ST_25 : Operation 299 [1/1] (2.06ns)   --->   "%mul_ln113_24 = mul i64 %zext_ln50_5, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 299 'mul' 'mul_ln113_24' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 300 '%mul_ln113_25 = mul i64 %zext_ln50_6, i64 %zext_ln50_10'
ST_25 : Operation 300 [1/1] (2.06ns)   --->   "%mul_ln113_25 = mul i64 %zext_ln50_6, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 300 'mul' 'mul_ln113_25' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 301 '%mul_ln113_26 = mul i64 %zext_ln113_7, i64 %zext_ln50_10'
ST_25 : Operation 301 [1/1] (2.06ns)   --->   "%mul_ln113_26 = mul i64 %zext_ln113_7, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 301 'mul' 'mul_ln113_26' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 302 '%mul_ln113_27 = mul i64 %zext_ln113, i64 %zext_ln50_10'
ST_25 : Operation 302 [1/1] (2.06ns)   --->   "%mul_ln113_27 = mul i64 %zext_ln113, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 302 'mul' 'mul_ln113_27' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 303 '%mul_ln113_28 = mul i64 %zext_ln113_1, i64 %zext_ln50_10'
ST_25 : Operation 303 [1/1] (2.06ns)   --->   "%mul_ln113_28 = mul i64 %zext_ln113_1, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 303 'mul' 'mul_ln113_28' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 304 '%mul_ln113_29 = mul i64 %zext_ln113_2, i64 %zext_ln50_10'
ST_25 : Operation 304 [1/1] (2.06ns)   --->   "%mul_ln113_29 = mul i64 %zext_ln113_2, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 304 'mul' 'mul_ln113_29' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 305 '%mul_ln113_30 = mul i64 %zext_ln50_4, i64 %zext_ln50_11'
ST_25 : Operation 305 [1/1] (2.06ns)   --->   "%mul_ln113_30 = mul i64 %zext_ln50_4, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 305 'mul' 'mul_ln113_30' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 306 '%mul_ln113_31 = mul i64 %zext_ln50_5, i64 %zext_ln50_11'
ST_25 : Operation 306 [1/1] (2.06ns)   --->   "%mul_ln113_31 = mul i64 %zext_ln50_5, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 306 'mul' 'mul_ln113_31' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 307 '%mul_ln113_32 = mul i64 %zext_ln50_6, i64 %zext_ln50_11'
ST_25 : Operation 307 [1/1] (2.06ns)   --->   "%mul_ln113_32 = mul i64 %zext_ln50_6, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 307 'mul' 'mul_ln113_32' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 308 '%mul_ln113_33 = mul i64 %zext_ln113_7, i64 %zext_ln50_11'
ST_25 : Operation 308 [1/1] (2.06ns)   --->   "%mul_ln113_33 = mul i64 %zext_ln113_7, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 308 'mul' 'mul_ln113_33' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 309 '%mul_ln113_34 = mul i64 %zext_ln113, i64 %zext_ln50_11'
ST_25 : Operation 309 [1/1] (2.06ns)   --->   "%mul_ln113_34 = mul i64 %zext_ln113, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 309 'mul' 'mul_ln113_34' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 310 '%mul_ln113_35 = mul i64 %zext_ln113_1, i64 %zext_ln50_11'
ST_25 : Operation 310 [1/1] (2.06ns)   --->   "%mul_ln113_35 = mul i64 %zext_ln113_1, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 310 'mul' 'mul_ln113_35' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 311 '%mul_ln113_36 = mul i64 %zext_ln50_3, i64 %zext_ln50_12'
ST_25 : Operation 311 [1/1] (2.06ns)   --->   "%mul_ln113_36 = mul i64 %zext_ln50_3, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 311 'mul' 'mul_ln113_36' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 312 '%mul_ln113_37 = mul i64 %zext_ln50_4, i64 %zext_ln50_12'
ST_25 : Operation 312 [1/1] (2.06ns)   --->   "%mul_ln113_37 = mul i64 %zext_ln50_4, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 312 'mul' 'mul_ln113_37' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 313 '%mul_ln113_38 = mul i64 %zext_ln50_5, i64 %zext_ln50_12'
ST_25 : Operation 313 [1/1] (2.06ns)   --->   "%mul_ln113_38 = mul i64 %zext_ln50_5, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 313 'mul' 'mul_ln113_38' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 314 '%mul_ln113_39 = mul i64 %zext_ln50_6, i64 %zext_ln50_12'
ST_25 : Operation 314 [1/1] (2.06ns)   --->   "%mul_ln113_39 = mul i64 %zext_ln50_6, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 314 'mul' 'mul_ln113_39' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 315 '%mul_ln113_40 = mul i64 %zext_ln113_7, i64 %zext_ln50_12'
ST_25 : Operation 315 [1/1] (2.06ns)   --->   "%mul_ln113_40 = mul i64 %zext_ln113_7, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 315 'mul' 'mul_ln113_40' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 316 '%mul_ln113_41 = mul i64 %zext_ln113, i64 %zext_ln50_12'
ST_25 : Operation 316 [1/1] (2.06ns)   --->   "%mul_ln113_41 = mul i64 %zext_ln113, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 316 'mul' 'mul_ln113_41' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_1 = add i64 %mul_ln113_18, i64 %mul_ln113_24" [d5.cpp:113]   --->   Operation 317 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 318 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_2 = add i64 %add_ln113_1, i64 %mul_ln113_12" [d5.cpp:113]   --->   Operation 318 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_3 = add i64 %add_ln113_2, i64 %add_ln113" [d5.cpp:113]   --->   Operation 319 'add' 'add_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_4 = add i64 %mul_ln113_30, i64 %mul_ln113_36" [d5.cpp:113]   --->   Operation 320 'add' 'add_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_5 = add i64 %mul_ln113_48, i64 %add159_1340543_loc_load" [d5.cpp:113]   --->   Operation 321 'add' 'add_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 322 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_6 = add i64 %add_ln113_5, i64 %mul_ln113_42" [d5.cpp:113]   --->   Operation 322 'add' 'add_ln113_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 323 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_7 = add i64 %add_ln113_6, i64 %add_ln113_4" [d5.cpp:113]   --->   Operation 323 'add' 'add_ln113_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 324 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_8 = add i64 %add_ln113_7, i64 %add_ln113_3" [d5.cpp:113]   --->   Operation 324 'add' 'arr_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_10 = add i64 %mul_ln113_19, i64 %mul_ln113_25" [d5.cpp:113]   --->   Operation 325 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 326 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_11 = add i64 %add_ln113_10, i64 %mul_ln113_13" [d5.cpp:113]   --->   Operation 326 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_12 = add i64 %add_ln113_11, i64 %add_ln113_9" [d5.cpp:113]   --->   Operation 327 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_13 = add i64 %mul_ln113_31, i64 %mul_ln113_37" [d5.cpp:113]   --->   Operation 328 'add' 'add_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_14 = add i64 %mul_ln113_49, i64 %add159_2354544_loc_load" [d5.cpp:113]   --->   Operation 329 'add' 'add_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 330 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_15 = add i64 %add_ln113_14, i64 %mul_ln113_43" [d5.cpp:113]   --->   Operation 330 'add' 'add_ln113_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 331 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_16 = add i64 %add_ln113_15, i64 %add_ln113_13" [d5.cpp:113]   --->   Operation 331 'add' 'add_ln113_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 332 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_9 = add i64 %add_ln113_16, i64 %add_ln113_12" [d5.cpp:113]   --->   Operation 332 'add' 'arr_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_19 = add i64 %mul_ln113_20, i64 %mul_ln113_26" [d5.cpp:113]   --->   Operation 333 'add' 'add_ln113_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 334 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_20 = add i64 %add_ln113_19, i64 %mul_ln113_14" [d5.cpp:113]   --->   Operation 334 'add' 'add_ln113_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_21 = add i64 %add_ln113_20, i64 %add_ln113_18" [d5.cpp:113]   --->   Operation 335 'add' 'add_ln113_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_22 = add i64 %mul_ln113_32, i64 %mul_ln113_38" [d5.cpp:113]   --->   Operation 336 'add' 'add_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_23 = add i64 %mul_ln113_50, i64 %add159_1276545_loc_load" [d5.cpp:113]   --->   Operation 337 'add' 'add_ln113_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 338 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_24 = add i64 %add_ln113_23, i64 %mul_ln113_44" [d5.cpp:113]   --->   Operation 338 'add' 'add_ln113_24' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 339 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_25 = add i64 %add_ln113_24, i64 %add_ln113_22" [d5.cpp:113]   --->   Operation 339 'add' 'add_ln113_25' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 340 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_10 = add i64 %add_ln113_25, i64 %add_ln113_21" [d5.cpp:113]   --->   Operation 340 'add' 'arr_10' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_28 = add i64 %mul_ln113_21, i64 %mul_ln113_27" [d5.cpp:113]   --->   Operation 341 'add' 'add_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 342 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_29 = add i64 %add_ln113_28, i64 %mul_ln113_15" [d5.cpp:113]   --->   Operation 342 'add' 'add_ln113_29' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_30 = add i64 %add_ln113_29, i64 %add_ln113_27" [d5.cpp:113]   --->   Operation 343 'add' 'add_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_31 = add i64 %mul_ln113_33, i64 %mul_ln113_39" [d5.cpp:113]   --->   Operation 344 'add' 'add_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_32 = add i64 %mul_ln113_51, i64 %add159_1276_1546_loc_load" [d5.cpp:113]   --->   Operation 345 'add' 'add_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 346 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_33 = add i64 %add_ln113_32, i64 %mul_ln113_45" [d5.cpp:113]   --->   Operation 346 'add' 'add_ln113_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 347 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_34 = add i64 %add_ln113_33, i64 %add_ln113_31" [d5.cpp:113]   --->   Operation 347 'add' 'add_ln113_34' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 348 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_11 = add i64 %add_ln113_34, i64 %add_ln113_30" [d5.cpp:113]   --->   Operation 348 'add' 'arr_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_37 = add i64 %mul_ln113_22, i64 %mul_ln113_28" [d5.cpp:113]   --->   Operation 349 'add' 'add_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 350 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_38 = add i64 %add_ln113_37, i64 %mul_ln113_16" [d5.cpp:113]   --->   Operation 350 'add' 'add_ln113_38' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_39 = add i64 %add_ln113_38, i64 %add_ln113_36" [d5.cpp:113]   --->   Operation 351 'add' 'add_ln113_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_40 = add i64 %mul_ln113_34, i64 %mul_ln113_40" [d5.cpp:113]   --->   Operation 352 'add' 'add_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_41 = add i64 %mul_ln113_52, i64 %add159_1276_2547_loc_load" [d5.cpp:113]   --->   Operation 353 'add' 'add_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 354 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_42 = add i64 %add_ln113_41, i64 %mul_ln113_46" [d5.cpp:113]   --->   Operation 354 'add' 'add_ln113_42' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 355 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_43 = add i64 %add_ln113_42, i64 %add_ln113_40" [d5.cpp:113]   --->   Operation 355 'add' 'add_ln113_43' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 356 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_12 = add i64 %add_ln113_43, i64 %add_ln113_39" [d5.cpp:113]   --->   Operation 356 'add' 'arr_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_46 = add i64 %mul_ln113_23, i64 %mul_ln113_29" [d5.cpp:113]   --->   Operation 357 'add' 'add_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 358 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_47 = add i64 %add_ln113_46, i64 %mul_ln113_17" [d5.cpp:113]   --->   Operation 358 'add' 'add_ln113_47' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_48 = add i64 %add_ln113_47, i64 %add_ln113_45" [d5.cpp:113]   --->   Operation 359 'add' 'add_ln113_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_49 = add i64 %mul_ln113_35, i64 %mul_ln113_41" [d5.cpp:113]   --->   Operation 360 'add' 'add_ln113_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_50 = add i64 %mul_ln113_53, i64 %add159_2290548_loc_load" [d5.cpp:113]   --->   Operation 361 'add' 'add_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 362 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_51 = add i64 %add_ln113_50, i64 %mul_ln113_47" [d5.cpp:113]   --->   Operation 362 'add' 'add_ln113_51' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 363 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_52 = add i64 %add_ln113_51, i64 %add_ln113_49" [d5.cpp:113]   --->   Operation 363 'add' 'add_ln113_52' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 364 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_13 = add i64 %add_ln113_52, i64 %add_ln113_48" [d5.cpp:113]   --->   Operation 364 'add' 'arr_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 365 [2/2] (0.67ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %arr_13, i64 %arr_12, i64 %arr_11, i64 %arr_10, i64 %arr_9, i64 %arr_8, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i64 %add289_5533_loc, i64 %add289_4532_loc, i64 %add289_3531_loc, i64 %add289_2530_loc, i64 %add289_1529_loc, i64 %add289528_loc" [d5.cpp:113]   --->   Operation 365 'call' 'call_ln113' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 366 '%mul_ln113_54 = mul i64 %zext_ln113, i64 %zext_ln50'
ST_25 : Operation 366 [1/1] (2.06ns)   --->   "%mul_ln113_54 = mul i64 %zext_ln113, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 366 'mul' 'mul_ln113_54' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 367 '%mul_ln113_55 = mul i64 %zext_ln113_7, i64 %zext_ln50_7'
ST_25 : Operation 367 [1/1] (2.06ns)   --->   "%mul_ln113_55 = mul i64 %zext_ln113_7, i64 %zext_ln50_7" [d5.cpp:113]   --->   Operation 367 'mul' 'mul_ln113_55' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 368 '%mul_ln113_56 = mul i64 %zext_ln50_6, i64 %zext_ln50_8'
ST_25 : Operation 368 [1/1] (2.06ns)   --->   "%mul_ln113_56 = mul i64 %zext_ln50_6, i64 %zext_ln50_8" [d5.cpp:113]   --->   Operation 368 'mul' 'mul_ln113_56' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 369 '%mul_ln113_57 = mul i64 %zext_ln50_5, i64 %zext_ln50_9'
ST_25 : Operation 369 [1/1] (2.06ns)   --->   "%mul_ln113_57 = mul i64 %zext_ln50_5, i64 %zext_ln50_9" [d5.cpp:113]   --->   Operation 369 'mul' 'mul_ln113_57' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 370 '%mul_ln113_58 = mul i64 %zext_ln50_4, i64 %zext_ln50_10'
ST_25 : Operation 370 [1/1] (2.06ns)   --->   "%mul_ln113_58 = mul i64 %zext_ln50_4, i64 %zext_ln50_10" [d5.cpp:113]   --->   Operation 370 'mul' 'mul_ln113_58' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 371 '%mul_ln113_59 = mul i64 %zext_ln50_3, i64 %zext_ln50_11'
ST_25 : Operation 371 [1/1] (2.06ns)   --->   "%mul_ln113_59 = mul i64 %zext_ln50_3, i64 %zext_ln50_11" [d5.cpp:113]   --->   Operation 371 'mul' 'mul_ln113_59' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 372 '%mul_ln113_60 = mul i64 %zext_ln50_2, i64 %zext_ln50_12'
ST_25 : Operation 372 [1/1] (2.06ns)   --->   "%mul_ln113_60 = mul i64 %zext_ln50_2, i64 %zext_ln50_12" [d5.cpp:113]   --->   Operation 372 'mul' 'mul_ln113_60' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 373 '%mul_ln113_61 = mul i64 %zext_ln50_1, i64 %zext_ln113_8'
ST_25 : Operation 373 [1/1] (2.06ns)   --->   "%mul_ln113_61 = mul i64 %zext_ln50_1, i64 %zext_ln113_8" [d5.cpp:113]   --->   Operation 373 'mul' 'mul_ln113_61' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 374 '%mul_ln113_62 = mul i64 %conv36, i64 %zext_ln113_9'
ST_25 : Operation 374 [1/1] (2.06ns)   --->   "%mul_ln113_62 = mul i64 %conv36, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 374 'mul' 'mul_ln113_62' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 375 [1/1] (1.08ns)   --->   "%add_ln113_54 = add i64 %mul_ln113_55, i64 %mul_ln113_54" [d5.cpp:113]   --->   Operation 375 'add' 'add_ln113_54' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_55 = add i64 %mul_ln113_57, i64 %mul_ln113_58" [d5.cpp:113]   --->   Operation 376 'add' 'add_ln113_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 377 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_56 = add i64 %add_ln113_55, i64 %mul_ln113_56" [d5.cpp:113]   --->   Operation 377 'add' 'add_ln113_56' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_57 = add i64 %add_ln113_56, i64 %add_ln113_54" [d5.cpp:113]   --->   Operation 378 'add' 'add_ln113_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_58 = add i64 %mul_ln113_59, i64 %mul_ln113_60" [d5.cpp:113]   --->   Operation 379 'add' 'add_ln113_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_59 = add i64 %mul_ln113_62, i64 %add159542_loc_load" [d5.cpp:113]   --->   Operation 380 'add' 'add_ln113_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 381 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_60 = add i64 %add_ln113_59, i64 %mul_ln113_61" [d5.cpp:113]   --->   Operation 381 'add' 'add_ln113_60' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 382 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_61 = add i64 %add_ln113_60, i64 %add_ln113_58" [d5.cpp:113]   --->   Operation 382 'add' 'add_ln113_61' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 383 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_21 = add i64 %add_ln113_61, i64 %add_ln113_57" [d5.cpp:113]   --->   Operation 383 'add' 'arr_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln184_7 = zext i32 %arg2_r_loc_load" [d5.cpp:184]   --->   Operation 384 'zext' 'zext_ln184_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_6_loc_load" [d5.cpp:184]   --->   Operation 385 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i32 %arg1_r_5_loc_load" [d5.cpp:184]   --->   Operation 386 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i32 %arg1_r_4_loc_load" [d5.cpp:184]   --->   Operation 387 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i32 %arg1_r_3_loc_load" [d5.cpp:184]   --->   Operation 388 'zext' 'zext_ln184_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln184_4 = zext i32 %arg1_r_2_loc_load" [d5.cpp:184]   --->   Operation 389 'zext' 'zext_ln184_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln184_5 = zext i32 %arg1_r_1_loc_load" [d5.cpp:184]   --->   Operation 390 'zext' 'zext_ln184_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln184_6 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 391 'zext' 'zext_ln184_6' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 392 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_6'
ST_25 : Operation 392 [1/1] (2.06ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_6" [d5.cpp:190]   --->   Operation 392 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 393 '%mul_ln190_1 = mul i64 %zext_ln50_1, i64 %zext_ln184_5'
ST_25 : Operation 393 [1/1] (2.06ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln50_1, i64 %zext_ln184_5" [d5.cpp:190]   --->   Operation 393 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 394 '%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln184_4'
ST_25 : Operation 394 [1/1] (2.06ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln184_4" [d5.cpp:190]   --->   Operation 394 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 395 '%mul_ln190_3 = mul i64 %zext_ln50_3, i64 %zext_ln184_3'
ST_25 : Operation 395 [1/1] (2.06ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln50_3, i64 %zext_ln184_3" [d5.cpp:190]   --->   Operation 395 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 396 '%mul_ln190_4 = mul i64 %zext_ln50_4, i64 %zext_ln184_2'
ST_25 : Operation 396 [1/1] (2.06ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln50_4, i64 %zext_ln184_2" [d5.cpp:190]   --->   Operation 396 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 397 '%mul_ln190_5 = mul i64 %zext_ln113_7, i64 %zext_ln113_9'
ST_25 : Operation 397 [1/1] (2.06ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln113_7, i64 %zext_ln113_9" [d5.cpp:190]   --->   Operation 397 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 398 '%mul_ln190_6 = mul i64 %zext_ln50_6, i64 %zext_ln184'
ST_25 : Operation 398 [1/1] (2.06ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln50_6, i64 %zext_ln184" [d5.cpp:190]   --->   Operation 398 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 399 [1/1] (1.01ns)   --->   "%tmp = add i33 %zext_ln113_17, i33 %zext_ln184_7" [d5.cpp:113]   --->   Operation 399 'add' 'tmp' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_cast = zext i33 %tmp" [d5.cpp:113]   --->   Operation 400 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 401 '%tmp1 = mul i64 %tmp_cast, i64 %zext_ln50'
ST_25 : Operation 401 [1/1] (2.69ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %zext_ln50" [d5.cpp:113]   --->   Operation 401 'mul' 'tmp1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 402 [1/1] (1.01ns)   --->   "%tmp2 = add i33 %zext_ln50_19, i33 %zext_ln113_16" [d5.cpp:50]   --->   Operation 402 'add' 'tmp2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 403 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i33 %tmp2" [d5.cpp:50]   --->   Operation 403 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 404 '%tmp3 = mul i64 %tmp2_cast, i64 %zext_ln50_7'
ST_25 : Operation 404 [1/1] (2.69ns)   --->   "%tmp3 = mul i64 %tmp2_cast, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 404 'mul' 'tmp3' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 405 [1/1] (1.01ns)   --->   "%tmp4 = add i33 %zext_ln50_18, i33 %zext_ln113_15" [d5.cpp:50]   --->   Operation 405 'add' 'tmp4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 406 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i33 %tmp4" [d5.cpp:50]   --->   Operation 406 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 407 '%tmp5 = mul i64 %tmp4_cast, i64 %zext_ln50_8'
ST_25 : Operation 407 [1/1] (2.69ns)   --->   "%tmp5 = mul i64 %tmp4_cast, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 407 'mul' 'tmp5' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 408 [1/1] (1.01ns)   --->   "%tmp6 = add i33 %zext_ln50_17, i33 %zext_ln113_14" [d5.cpp:50]   --->   Operation 408 'add' 'tmp6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 409 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i33 %tmp6" [d5.cpp:50]   --->   Operation 409 'zext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 410 '%tmp7 = mul i64 %tmp6_cast, i64 %zext_ln50_9'
ST_25 : Operation 410 [1/1] (2.69ns)   --->   "%tmp7 = mul i64 %tmp6_cast, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 410 'mul' 'tmp7' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 411 [1/1] (1.01ns)   --->   "%tmp8 = add i33 %zext_ln50_16, i33 %zext_ln113_13" [d5.cpp:50]   --->   Operation 411 'add' 'tmp8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 412 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i33 %tmp8" [d5.cpp:50]   --->   Operation 412 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 413 '%tmp9 = mul i64 %tmp8_cast, i64 %zext_ln50_10'
ST_25 : Operation 413 [1/1] (2.69ns)   --->   "%tmp9 = mul i64 %tmp8_cast, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 413 'mul' 'tmp9' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 414 [1/1] (1.01ns)   --->   "%tmp10 = add i33 %zext_ln50_15, i33 %zext_ln113_12" [d5.cpp:50]   --->   Operation 414 'add' 'tmp10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 415 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i33 %tmp10" [d5.cpp:50]   --->   Operation 415 'zext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 416 '%tmp11 = mul i64 %tmp10_cast, i64 %zext_ln50_11'
ST_25 : Operation 416 [1/1] (2.69ns)   --->   "%tmp11 = mul i64 %tmp10_cast, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 416 'mul' 'tmp11' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 417 [1/1] (1.01ns)   --->   "%tmp12 = add i33 %zext_ln50_14, i33 %zext_ln113_11" [d5.cpp:50]   --->   Operation 417 'add' 'tmp12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 418 [1/1] (0.00ns)   --->   "%tmp12_cast = zext i33 %tmp12" [d5.cpp:50]   --->   Operation 418 'zext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 419 '%tmp13 = mul i64 %tmp12_cast, i64 %zext_ln50_12'
ST_25 : Operation 419 [1/1] (2.69ns)   --->   "%tmp13 = mul i64 %tmp12_cast, i64 %zext_ln50_12" [d5.cpp:50]   --->   Operation 419 'mul' 'tmp13' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 420 [1/1] (1.01ns)   --->   "%tmp14 = add i33 %zext_ln50_13, i33 %zext_ln113_10" [d5.cpp:50]   --->   Operation 420 'add' 'tmp14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 421 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i33 %tmp14" [d5.cpp:50]   --->   Operation 421 'zext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 422 '%tmp15 = mul i64 %tmp14_cast, i64 %zext_ln113_8'
ST_25 : Operation 422 [1/1] (2.69ns)   --->   "%tmp15 = mul i64 %tmp14_cast, i64 %zext_ln113_8" [d5.cpp:50]   --->   Operation 422 'mul' 'tmp15' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.35ns)   --->   Input mux for Operation 423 '%mul_ln190_7 = mul i64 %zext_ln50_5, i64 %zext_ln184_1'
ST_25 : Operation 423 [1/1] (2.06ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln50_5, i64 %zext_ln184_1" [d5.cpp:190]   --->   Operation 423 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 424 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190, i64 %tmp13" [d5.cpp:190]   --->   Operation 424 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 425 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %tmp11, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 425 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 426 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 427 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 428 [1/1] (1.08ns)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 428 'add' 'add_ln190_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 429 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %tmp7, i64 %mul_ln190_3" [d5.cpp:190]   --->   Operation 429 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 430 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %tmp9, i64 %mul_ln190_2" [d5.cpp:190]   --->   Operation 430 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 431 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 432 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 433 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 433 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 434 [1/1] (0.97ns)   --->   "%add_ln190_6 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 434 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 435 [1/1] (0.97ns)   --->   "%add_ln190_7 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 435 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 436 [1/1] (1.08ns)   --->   "%add_ln190_9 = add i64 %tmp1, i64 %mul_ln190_6" [d5.cpp:190]   --->   Operation 436 'add' 'add_ln190_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 437 [1/1] (1.08ns)   --->   "%add_ln190_10 = add i64 %mul_ln190_5, i64 %tmp3" [d5.cpp:190]   --->   Operation 437 'add' 'add_ln190_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add_ln190_9" [d5.cpp:190]   --->   Operation 438 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln190_5 = trunc i64 %add_ln190_10" [d5.cpp:190]   --->   Operation 439 'trunc' 'trunc_ln190_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 440 [1/1] (1.08ns)   --->   "%add_ln190_12 = add i64 %mul_ln190_7, i64 %tmp5" [d5.cpp:190]   --->   Operation 440 'add' 'add_ln190_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 441 [1/1] (1.08ns)   --->   "%add_ln190_13 = add i64 %mul_ln190_4, i64 %tmp15" [d5.cpp:190]   --->   Operation 441 'add' 'add_ln190_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln190_6 = trunc i64 %add_ln190_12" [d5.cpp:190]   --->   Operation 442 'trunc' 'trunc_ln190_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln190_7 = trunc i64 %add_ln190_13" [d5.cpp:190]   --->   Operation 443 'trunc' 'trunc_ln190_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 444 [1/1] (1.08ns)   --->   "%add_ln190_14 = add i64 %add_ln190_13, i64 %add_ln190_12" [d5.cpp:190]   --->   Operation 444 'add' 'add_ln190_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 445 [1/1] (0.97ns)   --->   "%add_ln190_16 = add i28 %trunc_ln190_7, i28 %trunc_ln190_6" [d5.cpp:190]   --->   Operation 445 'add' 'add_ln190_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.63>
ST_26 : Operation 446 [1/2] (1.09ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %arr_13, i64 %arr_12, i64 %arr_11, i64 %arr_10, i64 %arr_9, i64 %arr_8, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i64 %add289_5533_loc, i64 %add289_4532_loc, i64 %add289_3531_loc, i64 %add289_2530_loc, i64 %add289_1529_loc, i64 %add289528_loc" [d5.cpp:113]   --->   Operation 446 'call' 'call_ln113' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_8 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 447 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_11 = add i64 %add_ln190_10, i64 %add_ln190_9" [d5.cpp:190]   --->   Operation 448 'add' 'add_ln190_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_15 = add i28 %trunc_ln190_5, i28 %trunc_ln190_4" [d5.cpp:190]   --->   Operation 449 'add' 'add_ln190_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 450 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln190_17 = add i64 %add_ln190_14, i64 %add_ln190_11" [d5.cpp:190]   --->   Operation 450 'add' 'add_ln190_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_18 = add i28 %add_ln190_7, i28 %add_ln190_6" [d5.cpp:190]   --->   Operation 451 'add' 'add_ln190_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 452 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln190_19 = add i28 %add_ln190_16, i28 %add_ln190_15" [d5.cpp:190]   --->   Operation 452 'add' 'add_ln190_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 453 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_18 = add i64 %add_ln190_17, i64 %add_ln190_8" [d5.cpp:190]   --->   Operation 453 'add' 'arr_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 454 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_18, i32 28, i32 63" [d5.cpp:200]   --->   Operation 454 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_18, i32 28, i32 55" [d5.cpp:200]   --->   Operation 455 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 456 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_39 = add i28 %add_ln190_19, i28 %add_ln190_18" [d5.cpp:200]   --->   Operation 456 'add' 'add_ln200_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 5.59>
ST_27 : Operation 457 [1/1] (0.00ns)   --->   "%add289_4532_loc_load = load i64 %add289_4532_loc"   --->   Operation 457 'load' 'add289_4532_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 458 [1/1] (0.00ns)   --->   "%add289_3531_loc_load = load i64 %add289_3531_loc"   --->   Operation 458 'load' 'add289_3531_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 459 [1/1] (0.00ns)   --->   "%add289_2530_loc_load = load i64 %add289_2530_loc"   --->   Operation 459 'load' 'add289_2530_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 460 [1/1] (0.00ns)   --->   "%add289_1529_loc_load = load i64 %add289_1529_loc"   --->   Operation 460 'load' 'add289_1529_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 461 [1/1] (0.00ns)   --->   "%add289528_loc_load = load i64 %add289528_loc"   --->   Operation 461 'load' 'add289528_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 462 [2/2] (0.54ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_4532_loc_load, i64 %add289_3531_loc_load, i64 %add289_2530_loc_load, i64 %add289_1529_loc_load, i64 %add289528_loc_load, i64 %arr_21, i32 %arg1_r_10_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_13_loc_load, i64 %add346_2_1527_loc, i64 %add346_2526_loc, i64 %add346_176_1525_loc, i64 %add346_176524_loc, i64 %add346_190523_loc, i64 %add346522_loc" [d5.cpp:113]   --->   Operation 462 'call' 'call_ln113' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i32 %arg2_r_loc_load" [d5.cpp:179]   --->   Operation 463 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 464 '%mul_ln191 = mul i64 %zext_ln113, i64 %zext_ln184_6'
ST_27 : Operation 464 [1/1] (2.06ns)   --->   "%mul_ln191 = mul i64 %zext_ln113, i64 %zext_ln184_6" [d5.cpp:191]   --->   Operation 464 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 465 '%mul_ln191_1 = mul i64 %zext_ln113_1, i64 %zext_ln184_5'
ST_27 : Operation 465 [1/1] (2.06ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln113_1, i64 %zext_ln184_5" [d5.cpp:191]   --->   Operation 465 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 466 '%mul_ln191_2 = mul i64 %zext_ln113_2, i64 %zext_ln184_4'
ST_27 : Operation 466 [1/1] (2.06ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln113_2, i64 %zext_ln184_4" [d5.cpp:191]   --->   Operation 466 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 467 '%mul_ln191_3 = mul i64 %zext_ln113_3, i64 %zext_ln184_3'
ST_27 : Operation 467 [1/1] (2.06ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln113_3, i64 %zext_ln184_3" [d5.cpp:191]   --->   Operation 467 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 468 '%mul_ln191_4 = mul i64 %zext_ln113_4, i64 %zext_ln184_2'
ST_27 : Operation 468 [1/1] (2.06ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln113_4, i64 %zext_ln184_2" [d5.cpp:191]   --->   Operation 468 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 469 '%mul_ln191_5 = mul i64 %zext_ln113_5, i64 %zext_ln184_1'
ST_27 : Operation 469 [1/1] (2.06ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln113_5, i64 %zext_ln184_1" [d5.cpp:191]   --->   Operation 469 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 470 '%mul_ln191_6 = mul i64 %zext_ln179, i64 %zext_ln113_9'
ST_27 : Operation 470 [1/1] (2.06ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln179, i64 %zext_ln113_9" [d5.cpp:191]   --->   Operation 470 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 471 '%mul_ln191_7 = mul i64 %zext_ln113_6, i64 %zext_ln184'
ST_27 : Operation 471 [1/1] (2.06ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln113_6, i64 %zext_ln184" [d5.cpp:191]   --->   Operation 471 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 472 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 472 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 473 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 473 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 474 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 475 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 476 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 476 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 477 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 477 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 478 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 478 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 479 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 480 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 481 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 481 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 482 [1/1] (0.97ns)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 482 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 483 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 483 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 484 '%mul_ln196 = mul i64 %zext_ln113_5, i64 %zext_ln184_6'
ST_27 : Operation 484 [1/1] (2.06ns)   --->   "%mul_ln196 = mul i64 %zext_ln113_5, i64 %zext_ln184_6" [d5.cpp:196]   --->   Operation 484 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 485 '%mul_ln196_1 = mul i64 %zext_ln113_6, i64 %zext_ln184_5'
ST_27 : Operation 485 [1/1] (2.06ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln113_6, i64 %zext_ln184_5" [d5.cpp:196]   --->   Operation 485 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 486 '%mul_ln196_2 = mul i64 %zext_ln179, i64 %zext_ln184_4'
ST_27 : Operation 486 [1/1] (2.06ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln179, i64 %zext_ln184_4" [d5.cpp:196]   --->   Operation 486 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 487 '%mul_ln197 = mul i64 %zext_ln179, i64 %zext_ln184_5'
ST_27 : Operation 487 [1/1] (2.06ns)   --->   "%mul_ln197 = mul i64 %zext_ln179, i64 %zext_ln184_5" [d5.cpp:197]   --->   Operation 487 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 488 '%mul_ln197_1 = mul i64 %zext_ln113_6, i64 %zext_ln184_6'
ST_27 : Operation 488 [1/1] (2.06ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln113_6, i64 %zext_ln184_6" [d5.cpp:197]   --->   Operation 488 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 489 '%mul_ln198 = mul i64 %zext_ln179, i64 %zext_ln184_6'
ST_27 : Operation 489 [1/1] (2.06ns)   --->   "%mul_ln198 = mul i64 %zext_ln179, i64 %zext_ln184_6" [d5.cpp:198]   --->   Operation 489 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 490 [1/1] (1.08ns)   --->   "%add_ln197 = add i64 %mul_ln197_1, i64 %mul_ln197" [d5.cpp:197]   --->   Operation 490 'add' 'add_ln197' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197" [d5.cpp:197]   --->   Operation 491 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196 = add i64 %mul_ln196_2, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 492 'add' 'add_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 493 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196, i64 %mul_ln196_1" [d5.cpp:196]   --->   Operation 493 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_1" [d5.cpp:196]   --->   Operation 494 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 5.83>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%add159_4318_2556_loc_load = load i64 %add159_4318_2556_loc"   --->   Operation 495 'load' 'add159_4318_2556_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%add159_4318_1555_loc_load = load i64 %add159_4318_1555_loc"   --->   Operation 496 'load' 'add159_4318_1555_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%add159_4318554_loc_load = load i64 %add159_4318554_loc"   --->   Operation 497 'load' 'add159_4318554_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%add159_3304_2553_loc_load = load i64 %add159_3304_2553_loc"   --->   Operation 498 'load' 'add159_3304_2553_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 499 [1/1] (0.00ns)   --->   "%add159_2290_1549_loc_load = load i64 %add159_2290_1549_loc"   --->   Operation 499 'load' 'add159_2290_1549_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 500 [1/1] (0.00ns)   --->   "%add289_5533_loc_load = load i64 %add289_5533_loc"   --->   Operation 500 'load' 'add289_5533_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 501 [1/2] (1.22ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_4532_loc_load, i64 %add289_3531_loc_load, i64 %add289_2530_loc_load, i64 %add289_1529_loc_load, i64 %add289528_loc_load, i64 %arr_21, i32 %arg1_r_10_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_13_loc_load, i64 %add346_2_1527_loc, i64 %add346_2526_loc, i64 %add346_176_1525_loc, i64 %add346_176524_loc, i64 %add346_190523_loc, i64 %add346522_loc" [d5.cpp:113]   --->   Operation 501 'call' 'call_ln113' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 502 '%mul_ln189 = mul i64 %zext_ln113_6, i64 %zext_ln113_8'
ST_28 : Operation 502 [1/1] (2.06ns)   --->   "%mul_ln189 = mul i64 %zext_ln113_6, i64 %zext_ln113_8" [d5.cpp:189]   --->   Operation 502 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 503 '%mul_ln189_1 = mul i64 %zext_ln113_5, i64 %zext_ln113_9'
ST_28 : Operation 503 [1/1] (2.06ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln113_5, i64 %zext_ln113_9" [d5.cpp:189]   --->   Operation 503 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 504 [1/1] (1.08ns)   --->   "%add_ln189 = add i64 %mul_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 504 'add' 'add_ln189' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 505 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 506 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln191_4 = trunc i64 %add159_2290_1549_loc_load" [d5.cpp:191]   --->   Operation 507 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_9 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 508 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 509 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_19 = add i64 %add_ln191_6, i64 %add159_2290_1549_loc_load" [d5.cpp:191]   --->   Operation 509 'add' 'arr_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 510 '%mul_ln195 = mul i64 %zext_ln113_4, i64 %zext_ln184_6'
ST_28 : Operation 510 [1/1] (2.06ns)   --->   "%mul_ln195 = mul i64 %zext_ln113_4, i64 %zext_ln184_6" [d5.cpp:195]   --->   Operation 510 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 511 '%mul_ln195_1 = mul i64 %zext_ln113_5, i64 %zext_ln184_5'
ST_28 : Operation 511 [1/1] (2.06ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln113_5, i64 %zext_ln184_5" [d5.cpp:195]   --->   Operation 511 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 512 '%mul_ln195_2 = mul i64 %zext_ln179, i64 %zext_ln184_3'
ST_28 : Operation 512 [1/1] (2.06ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln179, i64 %zext_ln184_3" [d5.cpp:195]   --->   Operation 512 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 513 '%mul_ln195_3 = mul i64 %zext_ln113_6, i64 %zext_ln184_4'
ST_28 : Operation 513 [1/1] (2.06ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln113_6, i64 %zext_ln184_4" [d5.cpp:195]   --->   Operation 513 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 514 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 515 [1/1] (1.08ns)   --->   "%arr_22 = add i64 %zext_ln200_63, i64 %mul_ln198" [d5.cpp:198]   --->   Operation 515 'add' 'arr_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %add159_4318_2556_loc_load" [d5.cpp:200]   --->   Operation 516 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = trunc i64 %arr_22" [d5.cpp:200]   --->   Operation 517 'trunc' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (1.08ns)   --->   "%add_ln200 = add i64 %arr_22, i64 %add159_4318_2556_loc_load" [d5.cpp:200]   --->   Operation 518 'add' 'add_ln200' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 519 [1/1] (0.97ns)   --->   "%add_ln200_1 = add i28 %trunc_ln200_1, i28 %trunc_ln200" [d5.cpp:200]   --->   Operation 519 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_19, i32 28, i32 63" [d5.cpp:200]   --->   Operation 520 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 521 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 522 '%mul_ln200 = mul i64 %zext_ln113_7, i64 %zext_ln184_6'
ST_28 : Operation 522 [1/1] (2.06ns)   --->   "%mul_ln200 = mul i64 %zext_ln113_7, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 522 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 523 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 524 '%mul_ln200_1 = mul i64 %zext_ln113, i64 %zext_ln184_5'
ST_28 : Operation 524 [1/1] (2.06ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln113, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 524 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 525 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 526 '%mul_ln200_2 = mul i64 %zext_ln113_1, i64 %zext_ln184_4'
ST_28 : Operation 526 [1/1] (2.06ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln113_1, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 526 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 527 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 528 '%mul_ln200_3 = mul i64 %zext_ln113_2, i64 %zext_ln184_3'
ST_28 : Operation 528 [1/1] (2.06ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln113_2, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 528 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 529 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 530 '%mul_ln200_4 = mul i64 %zext_ln113_3, i64 %zext_ln184_2'
ST_28 : Operation 530 [1/1] (2.06ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln113_3, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 530 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 531 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 532 '%mul_ln200_5 = mul i64 %zext_ln113_4, i64 %zext_ln184_1'
ST_28 : Operation 532 [1/1] (2.06ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln113_4, i64 %zext_ln184_1" [d5.cpp:200]   --->   Operation 532 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 533 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 534 '%mul_ln200_6 = mul i64 %zext_ln113_5, i64 %zext_ln184'
ST_28 : Operation 534 [1/1] (2.06ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln113_5, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 534 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 535 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 536 '%mul_ln200_7 = mul i64 %zext_ln113_6, i64 %zext_ln113_9'
ST_28 : Operation 536 [1/1] (2.06ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln113_6, i64 %zext_ln113_9" [d5.cpp:200]   --->   Operation 536 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 537 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 538 '%mul_ln200_8 = mul i64 %zext_ln179, i64 %zext_ln113_8'
ST_28 : Operation 538 [1/1] (2.06ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln179, i64 %zext_ln113_8" [d5.cpp:200]   --->   Operation 538 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 539 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %add289_5533_loc_load" [d5.cpp:200]   --->   Operation 540 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 541 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 542 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 543 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 544 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 545 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 546 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 547 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 548 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 549 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 550 'trunc' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 551 'partselect' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i64 %add289_5533_loc_load" [d5.cpp:200]   --->   Operation 552 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 553 [1/1] (1.08ns)   --->   "%add_ln200_2 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 553 'add' 'add_ln200_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_2" [d5.cpp:200]   --->   Operation 554 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 555 [1/1] (1.09ns)   --->   "%add_ln200_3 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 555 'add' 'add_ln200_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 556 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 556 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 557 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 558 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 558 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 559 [1/1] (1.08ns)   --->   "%add_ln200_7 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 559 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_7" [d5.cpp:200]   --->   Operation 560 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 561 [1/1] (1.09ns)   --->   "%add_ln200_8 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 561 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_9 = add i65 %zext_ln200, i65 %zext_ln200_10" [d5.cpp:200]   --->   Operation 562 'add' 'add_ln200_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 563 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_10 = add i65 %add_ln200_9, i65 %zext_ln200_11" [d5.cpp:200]   --->   Operation 563 'add' 'add_ln200_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 564 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 564 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 565 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add159_4318_1555_loc_load" [d5.cpp:197]   --->   Operation 566 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 567 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_2 = add i64 %add159_4318_1555_loc_load, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 568 'add' 'add_ln201_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 569 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 569 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_4 = add i28 %trunc_ln197, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 570 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 571 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %trunc_ln197_1" [d5.cpp:201]   --->   Operation 571 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 572 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 572 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln3" [d5.cpp:202]   --->   Operation 573 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add159_4318554_loc_load" [d5.cpp:196]   --->   Operation 574 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 575 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_1 = add i64 %add159_4318554_loc_load, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 576 'add' 'add_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 577 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 577 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_2 = add i28 %trunc_ln196, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 578 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 579 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %trunc_ln196_1" [d5.cpp:202]   --->   Operation 579 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 580 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 580 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln4" [d5.cpp:203]   --->   Operation 581 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 582 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln195_2, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 582 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 583 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln195_3, i64 %mul_ln195" [d5.cpp:195]   --->   Operation 583 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 584 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 585 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 586 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add159_3304_2553_loc_load" [d5.cpp:195]   --->   Operation 587 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 588 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 589 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 590 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add159_3304_2553_loc_load, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 590 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 591 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 591 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 592 [1/1] (0.97ns)   --->   "%add_ln203_2 = add i28 %trunc_ln195_2, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 592 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 593 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_3" [d5.cpp:203]   --->   Operation 593 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 594 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 595 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 596 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_9, i28 %trunc_ln191_4" [d5.cpp:207]   --->   Operation 596 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %trunc_ln200_10, i28 %trunc_ln200_12" [d5.cpp:208]   --->   Operation 597 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 598 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 598 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_9, i28 %trunc_ln200_8" [d5.cpp:208]   --->   Operation 599 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 600 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 600 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 601 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 602 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_3, i28 %trunc_ln200_4" [d5.cpp:208]   --->   Operation 602 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200_2" [d5.cpp:208]   --->   Operation 603 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_5, i28 %trunc_ln200_14" [d5.cpp:208]   --->   Operation 604 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 605 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_10 = add i28 %add_ln208_9, i28 %trunc_ln200_6" [d5.cpp:208]   --->   Operation 605 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 606 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 606 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 607 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_11, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 607 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 5.61>
ST_29 : Operation 608 [1/1] (0.00ns)   --->   "%add159_3304_1552_loc_load = load i64 %add159_3304_1552_loc"   --->   Operation 608 'load' 'add159_3304_1552_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 609 [1/1] (0.00ns)   --->   "%add346_2_1527_loc_load = load i64 %add346_2_1527_loc"   --->   Operation 609 'load' 'add346_2_1527_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 610 [1/1] (0.00ns)   --->   "%add346_2526_loc_load = load i64 %add346_2526_loc"   --->   Operation 610 'load' 'add346_2526_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 611 [1/1] (0.00ns)   --->   "%add346_176_1525_loc_load = load i64 %add346_176_1525_loc"   --->   Operation 611 'load' 'add346_176_1525_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 612 '%mul_ln184 = mul i64 %zext_ln113_1, i64 %zext_ln113_8'
ST_29 : Operation 612 [1/1] (2.06ns)   --->   "%mul_ln184 = mul i64 %zext_ln113_1, i64 %zext_ln113_8" [d5.cpp:184]   --->   Operation 612 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 613 '%mul_ln184_1 = mul i64 %zext_ln113, i64 %zext_ln113_9'
ST_29 : Operation 613 [1/1] (2.06ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln113, i64 %zext_ln113_9" [d5.cpp:184]   --->   Operation 613 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 614 '%mul_ln184_2 = mul i64 %zext_ln113_7, i64 %zext_ln184'
ST_29 : Operation 614 [1/1] (2.06ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln113_7, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 614 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 615 '%mul_ln184_3 = mul i64 %zext_ln50_6, i64 %zext_ln184_1'
ST_29 : Operation 615 [1/1] (2.06ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln50_6, i64 %zext_ln184_1" [d5.cpp:184]   --->   Operation 615 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 616 '%mul_ln184_4 = mul i64 %zext_ln50_5, i64 %zext_ln184_2'
ST_29 : Operation 616 [1/1] (2.06ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln50_5, i64 %zext_ln184_2" [d5.cpp:184]   --->   Operation 616 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 617 '%mul_ln184_5 = mul i64 %zext_ln50_4, i64 %zext_ln184_3'
ST_29 : Operation 617 [1/1] (2.06ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln50_4, i64 %zext_ln184_3" [d5.cpp:184]   --->   Operation 617 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 618 '%mul_ln184_6 = mul i64 %zext_ln50_3, i64 %zext_ln184_4'
ST_29 : Operation 618 [1/1] (2.06ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln50_3, i64 %zext_ln184_4" [d5.cpp:184]   --->   Operation 618 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 619 '%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln184_5'
ST_29 : Operation 619 [1/1] (2.06ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln184_5" [d5.cpp:184]   --->   Operation 619 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 620 '%mul_ln184_8 = mul i64 %zext_ln50_1, i64 %zext_ln184_6'
ST_29 : Operation 620 [1/1] (2.06ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln50_1, i64 %zext_ln184_6" [d5.cpp:184]   --->   Operation 620 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 621 '%mul_ln185 = mul i64 %zext_ln113_2, i64 %zext_ln113_8'
ST_29 : Operation 621 [1/1] (2.06ns)   --->   "%mul_ln185 = mul i64 %zext_ln113_2, i64 %zext_ln113_8" [d5.cpp:185]   --->   Operation 621 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 622 '%mul_ln185_1 = mul i64 %zext_ln113_1, i64 %zext_ln113_9'
ST_29 : Operation 622 [1/1] (2.06ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln113_1, i64 %zext_ln113_9" [d5.cpp:185]   --->   Operation 622 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 623 '%mul_ln185_2 = mul i64 %zext_ln113_7, i64 %zext_ln184_1'
ST_29 : Operation 623 [1/1] (2.06ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln113_7, i64 %zext_ln184_1" [d5.cpp:185]   --->   Operation 623 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 624 '%mul_ln185_3 = mul i64 %zext_ln50_6, i64 %zext_ln184_2'
ST_29 : Operation 624 [1/1] (2.06ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln50_6, i64 %zext_ln184_2" [d5.cpp:185]   --->   Operation 624 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 625 '%mul_ln185_4 = mul i64 %zext_ln113, i64 %zext_ln184'
ST_29 : Operation 625 [1/1] (2.06ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln113, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 625 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 626 '%mul_ln185_5 = mul i64 %zext_ln50_5, i64 %zext_ln184_3'
ST_29 : Operation 626 [1/1] (2.06ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln50_5, i64 %zext_ln184_3" [d5.cpp:185]   --->   Operation 626 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 627 '%mul_ln185_6 = mul i64 %zext_ln50_4, i64 %zext_ln184_4'
ST_29 : Operation 627 [1/1] (2.06ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln50_4, i64 %zext_ln184_4" [d5.cpp:185]   --->   Operation 627 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 628 '%mul_ln185_7 = mul i64 %zext_ln50_3, i64 %zext_ln184_5'
ST_29 : Operation 628 [1/1] (2.06ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln50_3, i64 %zext_ln184_5" [d5.cpp:185]   --->   Operation 628 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 629 '%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184_6'
ST_29 : Operation 629 [1/1] (2.06ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184_6" [d5.cpp:185]   --->   Operation 629 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 630 '%mul_ln186 = mul i64 %zext_ln113_3, i64 %zext_ln113_8'
ST_29 : Operation 630 [1/1] (2.06ns)   --->   "%mul_ln186 = mul i64 %zext_ln113_3, i64 %zext_ln113_8" [d5.cpp:186]   --->   Operation 630 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 631 '%mul_ln186_1 = mul i64 %zext_ln113_2, i64 %zext_ln113_9'
ST_29 : Operation 631 [1/1] (2.06ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln113_2, i64 %zext_ln113_9" [d5.cpp:186]   --->   Operation 631 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 632 '%mul_ln186_2 = mul i64 %zext_ln113_1, i64 %zext_ln184'
ST_29 : Operation 632 [1/1] (2.06ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln113_1, i64 %zext_ln184" [d5.cpp:186]   --->   Operation 632 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 633 '%mul_ln186_3 = mul i64 %zext_ln113, i64 %zext_ln184_1'
ST_29 : Operation 633 [1/1] (2.06ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln113, i64 %zext_ln184_1" [d5.cpp:186]   --->   Operation 633 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 634 '%mul_ln186_4 = mul i64 %zext_ln113_7, i64 %zext_ln184_2'
ST_29 : Operation 634 [1/1] (2.06ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln113_7, i64 %zext_ln184_2" [d5.cpp:186]   --->   Operation 634 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 635 '%mul_ln186_5 = mul i64 %zext_ln50_6, i64 %zext_ln184_3'
ST_29 : Operation 635 [1/1] (2.06ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln50_6, i64 %zext_ln184_3" [d5.cpp:186]   --->   Operation 635 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 636 '%mul_ln186_6 = mul i64 %zext_ln50_5, i64 %zext_ln184_4'
ST_29 : Operation 636 [1/1] (2.06ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln50_5, i64 %zext_ln184_4" [d5.cpp:186]   --->   Operation 636 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 637 '%mul_ln186_7 = mul i64 %zext_ln50_4, i64 %zext_ln184_5'
ST_29 : Operation 637 [1/1] (2.06ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln50_4, i64 %zext_ln184_5" [d5.cpp:186]   --->   Operation 637 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 638 [1/1] (1.08ns)   --->   "%add_ln186 = add i64 %mul_ln186_5, i64 %mul_ln186_6" [d5.cpp:186]   --->   Operation 638 'add' 'add_ln186' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 639 [1/1] (1.08ns)   --->   "%add_ln186_1 = add i64 %mul_ln186_4, i64 %mul_ln186_3" [d5.cpp:186]   --->   Operation 639 'add' 'add_ln186_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186" [d5.cpp:186]   --->   Operation 640 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 641 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 642 [1/1] (1.08ns)   --->   "%add_ln186_2 = add i64 %add_ln186_1, i64 %add_ln186" [d5.cpp:186]   --->   Operation 642 'add' 'add_ln186_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 643 [1/1] (1.08ns)   --->   "%add_ln186_3 = add i64 %mul_ln186_1, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 643 'add' 'add_ln186_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 644 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %mul_ln186, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 644 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 645 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 646 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 647 [1/1] (1.08ns)   --->   "%add_ln186_5 = add i64 %add_ln186_4, i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 647 'add' 'add_ln186_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 648 [1/1] (0.97ns)   --->   "%add_ln186_8 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 648 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 649 '%mul_ln187 = mul i64 %zext_ln113_7, i64 %zext_ln184_3'
ST_29 : Operation 649 [1/1] (2.06ns)   --->   "%mul_ln187 = mul i64 %zext_ln113_7, i64 %zext_ln184_3" [d5.cpp:187]   --->   Operation 649 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 650 '%mul_ln187_1 = mul i64 %zext_ln113_4, i64 %zext_ln113_8'
ST_29 : Operation 650 [1/1] (2.06ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln113_4, i64 %zext_ln113_8" [d5.cpp:187]   --->   Operation 650 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 651 '%mul_ln187_2 = mul i64 %zext_ln113_3, i64 %zext_ln113_9'
ST_29 : Operation 651 [1/1] (2.06ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln113_3, i64 %zext_ln113_9" [d5.cpp:187]   --->   Operation 651 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 652 '%mul_ln187_3 = mul i64 %zext_ln113_2, i64 %zext_ln184'
ST_29 : Operation 652 [1/1] (2.06ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln113_2, i64 %zext_ln184" [d5.cpp:187]   --->   Operation 652 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 653 '%mul_ln187_4 = mul i64 %zext_ln113_1, i64 %zext_ln184_1'
ST_29 : Operation 653 [1/1] (2.06ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln113_1, i64 %zext_ln184_1" [d5.cpp:187]   --->   Operation 653 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 654 '%mul_ln187_5 = mul i64 %zext_ln113, i64 %zext_ln184_2'
ST_29 : Operation 654 [1/1] (2.06ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln113, i64 %zext_ln184_2" [d5.cpp:187]   --->   Operation 654 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187 = add i64 %mul_ln187_5, i64 %mul_ln187_3" [d5.cpp:187]   --->   Operation 655 'add' 'add_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 656 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_1 = add i64 %add_ln187, i64 %mul_ln187_4" [d5.cpp:187]   --->   Operation 656 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_2 = add i64 %mul_ln187_2, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 657 'add' 'add_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 658 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_3 = add i64 %add_ln187_2, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 658 'add' 'add_ln187_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 659 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 660 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_3, i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 661 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add346_176_1525_loc_load" [d5.cpp:187]   --->   Operation 662 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 663 [1/1] (0.97ns)   --->   "%add_ln187_5 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 663 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 664 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_15 = add i64 %add_ln187_4, i64 %add346_176_1525_loc_load" [d5.cpp:187]   --->   Operation 664 'add' 'arr_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 665 '%mul_ln188 = mul i64 %zext_ln113_5, i64 %zext_ln113_8'
ST_29 : Operation 665 [1/1] (2.06ns)   --->   "%mul_ln188 = mul i64 %zext_ln113_5, i64 %zext_ln113_8" [d5.cpp:188]   --->   Operation 665 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 666 '%mul_ln188_1 = mul i64 %zext_ln113_4, i64 %zext_ln113_9'
ST_29 : Operation 666 [1/1] (2.06ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln113_4, i64 %zext_ln113_9" [d5.cpp:188]   --->   Operation 666 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 667 '%mul_ln188_2 = mul i64 %zext_ln113_3, i64 %zext_ln184'
ST_29 : Operation 667 [1/1] (2.06ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln113_3, i64 %zext_ln184" [d5.cpp:188]   --->   Operation 667 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 668 '%mul_ln188_3 = mul i64 %zext_ln113_2, i64 %zext_ln184_1'
ST_29 : Operation 668 [1/1] (2.06ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln113_2, i64 %zext_ln184_1" [d5.cpp:188]   --->   Operation 668 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 669 [1/1] (1.08ns)   --->   "%add_ln188 = add i64 %mul_ln188, i64 %mul_ln188_2" [d5.cpp:188]   --->   Operation 669 'add' 'add_ln188' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 670 [1/1] (1.08ns)   --->   "%add_ln188_1 = add i64 %mul_ln188_1, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 670 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188" [d5.cpp:188]   --->   Operation 671 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 672 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_1, i64 %add_ln188" [d5.cpp:188]   --->   Operation 673 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add346_2526_loc_load" [d5.cpp:188]   --->   Operation 674 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 675 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_16 = add i64 %add_ln188_2, i64 %add346_2526_loc_load" [d5.cpp:188]   --->   Operation 675 'add' 'arr_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add346_2_1527_loc_load" [d5.cpp:189]   --->   Operation 676 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 677 [1/1] (1.08ns)   --->   "%arr_17 = add i64 %add_ln189, i64 %add346_2_1527_loc_load" [d5.cpp:189]   --->   Operation 677 'add' 'arr_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 678 '%mul_ln192 = mul i64 %zext_ln113_1, i64 %zext_ln184_6'
ST_29 : Operation 678 [1/1] (2.06ns)   --->   "%mul_ln192 = mul i64 %zext_ln113_1, i64 %zext_ln184_6" [d5.cpp:192]   --->   Operation 678 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 679 '%mul_ln192_1 = mul i64 %zext_ln113_2, i64 %zext_ln184_5'
ST_29 : Operation 679 [1/1] (2.06ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln113_2, i64 %zext_ln184_5" [d5.cpp:192]   --->   Operation 679 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 680 '%mul_ln192_2 = mul i64 %zext_ln113_3, i64 %zext_ln184_4'
ST_29 : Operation 680 [1/1] (2.06ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln113_3, i64 %zext_ln184_4" [d5.cpp:192]   --->   Operation 680 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 681 '%mul_ln192_3 = mul i64 %zext_ln113_4, i64 %zext_ln184_3'
ST_29 : Operation 681 [1/1] (2.06ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln113_4, i64 %zext_ln184_3" [d5.cpp:192]   --->   Operation 681 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 682 '%mul_ln192_4 = mul i64 %zext_ln113_5, i64 %zext_ln184_2'
ST_29 : Operation 682 [1/1] (2.06ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln113_5, i64 %zext_ln184_2" [d5.cpp:192]   --->   Operation 682 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 683 '%mul_ln192_5 = mul i64 %zext_ln113_6, i64 %zext_ln184_1'
ST_29 : Operation 683 [1/1] (2.06ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln113_6, i64 %zext_ln184_1" [d5.cpp:192]   --->   Operation 683 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 684 '%mul_ln192_6 = mul i64 %zext_ln179, i64 %zext_ln184'
ST_29 : Operation 684 [1/1] (2.06ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln179, i64 %zext_ln184" [d5.cpp:192]   --->   Operation 684 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 685 '%mul_ln193 = mul i64 %zext_ln113_2, i64 %zext_ln184_6'
ST_29 : Operation 685 [1/1] (2.06ns)   --->   "%mul_ln193 = mul i64 %zext_ln113_2, i64 %zext_ln184_6" [d5.cpp:193]   --->   Operation 685 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 686 '%mul_ln193_1 = mul i64 %zext_ln113_3, i64 %zext_ln184_5'
ST_29 : Operation 686 [1/1] (2.06ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln113_3, i64 %zext_ln184_5" [d5.cpp:193]   --->   Operation 686 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 687 '%mul_ln193_2 = mul i64 %zext_ln113_4, i64 %zext_ln184_4'
ST_29 : Operation 687 [1/1] (2.06ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln113_4, i64 %zext_ln184_4" [d5.cpp:193]   --->   Operation 687 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 688 '%mul_ln193_3 = mul i64 %zext_ln113_5, i64 %zext_ln184_3'
ST_29 : Operation 688 [1/1] (2.06ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln113_5, i64 %zext_ln184_3" [d5.cpp:193]   --->   Operation 688 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 689 '%mul_ln193_4 = mul i64 %zext_ln113_6, i64 %zext_ln184_2'
ST_29 : Operation 689 [1/1] (2.06ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln113_6, i64 %zext_ln184_2" [d5.cpp:193]   --->   Operation 689 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 690 '%mul_ln193_5 = mul i64 %zext_ln179, i64 %zext_ln184_1'
ST_29 : Operation 690 [1/1] (2.06ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln179, i64 %zext_ln184_1" [d5.cpp:193]   --->   Operation 690 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 691 '%mul_ln194 = mul i64 %zext_ln113_3, i64 %zext_ln184_6'
ST_29 : Operation 691 [1/1] (2.06ns)   --->   "%mul_ln194 = mul i64 %zext_ln113_3, i64 %zext_ln184_6" [d5.cpp:194]   --->   Operation 691 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 692 '%mul_ln194_1 = mul i64 %zext_ln113_4, i64 %zext_ln184_5'
ST_29 : Operation 692 [1/1] (2.06ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln113_4, i64 %zext_ln184_5" [d5.cpp:194]   --->   Operation 692 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 693 '%mul_ln194_2 = mul i64 %zext_ln113_5, i64 %zext_ln184_4'
ST_29 : Operation 693 [1/1] (2.06ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln113_5, i64 %zext_ln184_4" [d5.cpp:194]   --->   Operation 693 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 694 '%mul_ln194_3 = mul i64 %zext_ln113_6, i64 %zext_ln184_3'
ST_29 : Operation 694 [1/1] (2.06ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln113_6, i64 %zext_ln184_3" [d5.cpp:194]   --->   Operation 694 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 695 '%mul_ln194_4 = mul i64 %zext_ln179, i64 %zext_ln184_2'
ST_29 : Operation 695 [1/1] (2.06ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln179, i64 %zext_ln184_2" [d5.cpp:194]   --->   Operation 695 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 696 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 697 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 698 [1/1] (1.10ns)   --->   "%add_ln200_41 = add i66 %add_ln200_5, i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 698 'add' 'add_ln200_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 699 [1/1] (1.10ns)   --->   "%add_ln200_6 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 699 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i66 %add_ln200_41" [d5.cpp:200]   --->   Operation 700 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_6" [d5.cpp:200]   --->   Operation 701 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_8" [d5.cpp:200]   --->   Operation 702 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_10" [d5.cpp:200]   --->   Operation 703 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 704 [1/1] (1.10ns)   --->   "%add_ln200_12 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 704 'add' 'add_ln200_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 705 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 706 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 707 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_16, i56 %trunc_ln200_15" [d5.cpp:200]   --->   Operation 707 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 708 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 708 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 709 'partselect' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_11" [d5.cpp:200]   --->   Operation 710 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 711 '%mul_ln200_9 = mul i64 %zext_ln50_6, i64 %zext_ln184_6'
ST_29 : Operation 711 [1/1] (2.06ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln50_6, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 711 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 712 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 713 '%mul_ln200_10 = mul i64 %zext_ln113_7, i64 %zext_ln184_5'
ST_29 : Operation 713 [1/1] (2.06ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln113_7, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 713 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 714 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 715 '%mul_ln200_11 = mul i64 %zext_ln113, i64 %zext_ln184_4'
ST_29 : Operation 715 [1/1] (2.06ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln113, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 715 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 716 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 717 '%mul_ln200_12 = mul i64 %zext_ln113_1, i64 %zext_ln184_3'
ST_29 : Operation 717 [1/1] (2.06ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln113_1, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 717 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 718 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 719 '%mul_ln200_13 = mul i64 %zext_ln113_2, i64 %zext_ln184_2'
ST_29 : Operation 719 [1/1] (2.06ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln113_2, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 719 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 720 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 721 '%mul_ln200_14 = mul i64 %zext_ln113_3, i64 %zext_ln184_1'
ST_29 : Operation 721 [1/1] (2.06ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln113_3, i64 %zext_ln184_1" [d5.cpp:200]   --->   Operation 721 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 722 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 723 '%mul_ln200_15 = mul i64 %zext_ln113_4, i64 %zext_ln184'
ST_29 : Operation 723 [1/1] (2.06ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln113_4, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 723 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 724 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_17" [d5.cpp:200]   --->   Operation 725 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 726 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 727 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 728 'trunc' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 729 'trunc' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 730 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 731 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 732 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 733 'partselect' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 734 [1/1] (1.08ns)   --->   "%add_ln200_13 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 734 'add' 'add_ln200_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 735 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 736 [1/1] (1.08ns)   --->   "%add_ln200_14 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 736 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_14" [d5.cpp:200]   --->   Operation 737 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 738 [1/1] (1.09ns)   --->   "%add_ln200_15 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 738 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 739 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 739 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 740 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 741 [1/1] (1.08ns)   --->   "%add_ln200_17 = add i65 %zext_ln200_21, i65 %zext_ln200_29" [d5.cpp:200]   --->   Operation 741 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_17" [d5.cpp:200]   --->   Operation 742 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 743 [1/1] (1.09ns)   --->   "%add_ln200_18 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 743 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_18" [d5.cpp:200]   --->   Operation 744 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 745 [1/1] (1.10ns)   --->   "%add_ln200_20 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 745 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 746 '%mul_ln200_16 = mul i64 %zext_ln50_5, i64 %zext_ln184_6'
ST_29 : Operation 746 [1/1] (2.06ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln50_5, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 746 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 747 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 748 '%mul_ln200_17 = mul i64 %zext_ln50_6, i64 %zext_ln184_5'
ST_29 : Operation 748 [1/1] (2.06ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln50_6, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 748 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 749 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 750 '%mul_ln200_18 = mul i64 %zext_ln113_7, i64 %zext_ln184_4'
ST_29 : Operation 750 [1/1] (2.06ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln113_7, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 750 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 751 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 752 '%mul_ln200_19 = mul i64 %zext_ln113, i64 %zext_ln184_3'
ST_29 : Operation 752 [1/1] (2.06ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln113, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 752 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 753 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 754 '%mul_ln200_20 = mul i64 %zext_ln113_1, i64 %zext_ln184_2'
ST_29 : Operation 754 [1/1] (2.06ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln113_1, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 754 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 755 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 756 'trunc' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 757 'trunc' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 758 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 759 'trunc' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 760 'trunc' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 761 [1/1] (1.08ns)   --->   "%add_ln200_21 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 761 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_21" [d5.cpp:200]   --->   Operation 762 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 763 [1/1] (1.09ns)   --->   "%add_ln200_22 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 763 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = trunc i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 764 'trunc' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 765 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 765 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 766 '%mul_ln200_21 = mul i64 %zext_ln50_4, i64 %zext_ln184_6'
ST_29 : Operation 766 [1/1] (2.06ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln50_4, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 766 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 767 '%mul_ln200_22 = mul i64 %zext_ln50_5, i64 %zext_ln184_5'
ST_29 : Operation 767 [1/1] (2.06ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln50_5, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 767 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 768 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 769 '%mul_ln200_23 = mul i64 %zext_ln50_6, i64 %zext_ln184_4'
ST_29 : Operation 769 [1/1] (2.06ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln50_6, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 769 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 770 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 771 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln200_42 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 772 'trunc' 'trunc_ln200_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln200_43 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 773 'trunc' 'trunc_ln200_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 774 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 774 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 775 '%mul_ln200_24 = mul i64 %zext_ln50_3, i64 %zext_ln184_6'
ST_29 : Operation 775 [1/1] (2.06ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln50_3, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 775 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln200_44 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 776 'trunc' 'trunc_ln200_44' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 777 [1/1] (1.08ns)   --->   "%add_ln185 = add i64 %mul_ln185_6, i64 %mul_ln185_7" [d5.cpp:185]   --->   Operation 777 'add' 'add_ln185' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 778 [1/1] (1.08ns)   --->   "%add_ln185_1 = add i64 %mul_ln185_5, i64 %mul_ln185_3" [d5.cpp:185]   --->   Operation 778 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185" [d5.cpp:185]   --->   Operation 779 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 780 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 781 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %add_ln185_1, i64 %add_ln185" [d5.cpp:185]   --->   Operation 781 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 782 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 782 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %mul_ln185_4, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 783 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 784 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_5 = add i64 %add_ln185_4, i64 %mul_ln185_2" [d5.cpp:185]   --->   Operation 784 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 785 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_5" [d5.cpp:185]   --->   Operation 786 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 787 [1/1] (1.08ns)   --->   "%add_ln185_6 = add i64 %add_ln185_5, i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 787 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 788 [1/1] (0.97ns)   --->   "%add_ln185_8 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 788 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 789 [1/1] (0.97ns)   --->   "%add_ln185_9 = add i28 %trunc_ln185_3, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 789 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 790 [1/1] (1.08ns)   --->   "%add_ln184 = add i64 %mul_ln184_6, i64 %mul_ln184_7" [d5.cpp:184]   --->   Operation 790 'add' 'add_ln184' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 791 [1/1] (1.08ns)   --->   "%add_ln184_1 = add i64 %mul_ln184_5, i64 %mul_ln184_4" [d5.cpp:184]   --->   Operation 791 'add' 'add_ln184_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184" [d5.cpp:184]   --->   Operation 792 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 793 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 794 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %add_ln184_1, i64 %add_ln184" [d5.cpp:184]   --->   Operation 794 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 795 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 795 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %mul_ln184_2, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 796 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 797 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_5 = add i64 %add_ln184_4, i64 %mul_ln184_3" [d5.cpp:184]   --->   Operation 797 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 798 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_5" [d5.cpp:184]   --->   Operation 799 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 800 [1/1] (1.08ns)   --->   "%add_ln184_6 = add i64 %add_ln184_5, i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 800 'add' 'add_ln184_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 801 [1/1] (0.97ns)   --->   "%add_ln184_8 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 801 'add' 'add_ln184_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 802 [1/1] (0.97ns)   --->   "%add_ln184_9 = add i28 %trunc_ln184_3, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 802 'add' 'add_ln184_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln5" [d5.cpp:204]   --->   Operation 803 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 804 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln194_2, i64 %mul_ln194_1" [d5.cpp:194]   --->   Operation 804 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_1 = add i64 %mul_ln194_3, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 805 'add' 'add_ln194_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 806 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %mul_ln194_4" [d5.cpp:194]   --->   Operation 806 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 807 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 808 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_2, i64 %add_ln194" [d5.cpp:194]   --->   Operation 809 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add159_3304_1552_loc_load" [d5.cpp:194]   --->   Operation 810 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 811 'add' 'add_ln194_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 812 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add159_3304_1552_loc_load, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 812 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 813 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 813 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 814 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_2, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 814 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 815 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_4" [d5.cpp:204]   --->   Operation 815 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 816 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 816 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193 = add i64 %mul_ln193_1, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 817 'add' 'add_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 818 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_1 = add i64 %add_ln193, i64 %mul_ln193_2" [d5.cpp:193]   --->   Operation 818 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %mul_ln193_4, i64 %mul_ln193" [d5.cpp:193]   --->   Operation 819 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 820 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_3 = add i64 %add_ln193_2, i64 %mul_ln193_5" [d5.cpp:193]   --->   Operation 820 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 821 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 822 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 823 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192 = add i64 %mul_ln192_1, i64 %mul_ln192_3" [d5.cpp:192]   --->   Operation 824 'add' 'add_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 825 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_1 = add i64 %add_ln192, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 825 'add' 'add_ln192_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 826 [1/1] (1.08ns)   --->   "%add_ln192_2 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 826 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 827 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln192_6, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 827 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 828 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 829 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 830 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %add_ln192_3, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 830 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 831 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 832 [1/1] (0.97ns)   --->   "%add_ln192_6 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 832 'add' 'add_ln192_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 833 [1/1] (0.97ns)   --->   "%add_ln209_1 = add i28 %trunc_ln200_18, i28 %trunc_ln200_17" [d5.cpp:209]   --->   Operation 833 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i28 %trunc_ln200_20, i28 %trunc_ln200_23" [d5.cpp:209]   --->   Operation 834 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 835 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_4 = add i28 %add_ln209_3, i28 %trunc_ln200_19" [d5.cpp:209]   --->   Operation 835 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %add_ln209_1" [d5.cpp:209]   --->   Operation 836 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %trunc_ln200_24, i28 %trunc_ln200_25" [d5.cpp:209]   --->   Operation 837 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln189, i28 %trunc_ln189_1" [d5.cpp:209]   --->   Operation 838 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 839 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_8 = add i28 %add_ln209_7, i28 %trunc_ln200_13" [d5.cpp:209]   --->   Operation 839 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 840 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 840 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 841 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_9, i28 %add_ln209_5" [d5.cpp:209]   --->   Operation 841 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 842 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_27, i28 %trunc_ln200_26" [d5.cpp:210]   --->   Operation 842 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 843 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_30, i28 %trunc_ln200_31" [d5.cpp:210]   --->   Operation 843 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 844 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_41, i28 %trunc_ln200_43" [d5.cpp:211]   --->   Operation 844 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.56>
ST_30 : Operation 845 [1/1] (0.00ns)   --->   "%add159_3304551_loc_load = load i64 %add159_3304551_loc"   --->   Operation 845 'load' 'add159_3304551_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 846 [1/1] (0.00ns)   --->   "%add159_2290_2550_loc_load = load i64 %add159_2290_2550_loc"   --->   Operation 846 'load' 'add159_2290_2550_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 847 [1/1] (0.00ns)   --->   "%add346_176524_loc_load = load i64 %add346_176524_loc"   --->   Operation 847 'load' 'add346_176524_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_7 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 848 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_5, i64 %add_ln186_2" [d5.cpp:186]   --->   Operation 849 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add346_176524_loc_load" [d5.cpp:186]   --->   Operation 850 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 851 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i28 %add_ln186_8, i28 %add_ln186_7" [d5.cpp:186]   --->   Operation 851 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 852 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_14 = add i64 %add_ln186_6, i64 %add346_176524_loc_load" [d5.cpp:186]   --->   Operation 852 'add' 'arr_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 853 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_15" [d5.cpp:200]   --->   Operation 854 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_20" [d5.cpp:200]   --->   Operation 855 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 856 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 856 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 857 'partselect' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_21" [d5.cpp:200]   --->   Operation 858 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_16" [d5.cpp:200]   --->   Operation 859 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 860 'partselect' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 861 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 862 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 863 [1/1] (1.08ns)   --->   "%add_ln200_24 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 863 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_24" [d5.cpp:200]   --->   Operation 864 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 865 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i65 %add_ln200_24, i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 865 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 866 [1/1] (1.09ns)   --->   "%add_ln200_26 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 866 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i65 %add_ln200_42" [d5.cpp:200]   --->   Operation 867 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_26" [d5.cpp:200]   --->   Operation 868 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 869 [1/1] (1.09ns)   --->   "%add_ln200_40 = add i56 %trunc_ln200_40, i56 %trunc_ln200_35" [d5.cpp:200]   --->   Operation 869 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 870 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 870 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 871 'partselect' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_28" [d5.cpp:200]   --->   Operation 872 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 873 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_15" [d5.cpp:200]   --->   Operation 874 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_40, i32 28, i32 55" [d5.cpp:200]   --->   Operation 875 'partselect' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 876 [1/1] (1.08ns)   --->   "%add_ln200_28 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 876 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_28" [d5.cpp:200]   --->   Operation 877 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 878 [1/1] (1.09ns)   --->   "%add_ln200_30 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 878 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln6" [d5.cpp:205]   --->   Operation 879 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_3, i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 880 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add159_3304551_loc_load" [d5.cpp:193]   --->   Operation 881 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_5 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 882 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 883 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add159_3304551_loc_load, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 883 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 884 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 884 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 885 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_2, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 885 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 886 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_5" [d5.cpp:205]   --->   Operation 886 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 887 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 887 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln7" [d5.cpp:206]   --->   Operation 888 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_4, i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 889 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add159_2290_2550_loc_load" [d5.cpp:192]   --->   Operation 890 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_7 = add i28 %add_ln192_6, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 891 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 892 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 893 [1/1] (1.08ns)   --->   "%add_ln206_1 = add i64 %add159_2290_2550_loc_load, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 893 'add' 'add_ln206_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 894 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %add_ln206_1, i64 %add_ln192_5" [d5.cpp:206]   --->   Operation 894 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 895 [1/1] (0.97ns)   --->   "%add_ln206_2 = add i28 %trunc_ln192_3, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 895 'add' 'add_ln206_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 896 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_2, i28 %add_ln192_7" [d5.cpp:206]   --->   Operation 896 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 897 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 898 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 899 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 900 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 900 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 901 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 902 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 902 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 903 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 904 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_32, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 905 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 906 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_3, i28 %trunc_ln200_22" [d5.cpp:210]   --->   Operation 906 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 907 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 907 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 908 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 908 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_42" [d5.cpp:211]   --->   Operation 909 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_5, i28 %trunc_ln200_29" [d5.cpp:211]   --->   Operation 910 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 911 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_2" [d5.cpp:211]   --->   Operation 911 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 912 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 912 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 913 [1/1] (0.00ns)   --->   "%add346_190523_loc_load = load i64 %add346_190523_loc"   --->   Operation 913 'load' 'add346_190523_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 914 [1/1] (0.00ns)   --->   "%add346522_loc_load = load i64 %add346522_loc"   --->   Operation 914 'load' 'add346522_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 915 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_30" [d5.cpp:200]   --->   Operation 916 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 917 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 917 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 918 'partselect' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_33" [d5.cpp:200]   --->   Operation 919 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 920 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr_14" [d5.cpp:200]   --->   Operation 921 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 922 'partselect' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 923 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 923 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 924 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 925 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 925 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 926 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 927 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_6, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 928 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add346_190523_loc_load" [d5.cpp:185]   --->   Operation 929 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_10 = add i28 %add_ln185_9, i28 %add_ln185_8" [d5.cpp:185]   --->   Operation 930 'add' 'add_ln185_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 931 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 932 [1/1] (1.08ns)   --->   "%add_ln200_37 = add i64 %add346_190523_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 932 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 933 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_37, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 933 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 934 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 934 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 935 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_6, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 936 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add346522_loc_load" [d5.cpp:184]   --->   Operation 937 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i28 %add_ln184_9, i28 %add_ln184_8" [d5.cpp:184]   --->   Operation 938 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln200_37 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 939 'partselect' 'trunc_ln200_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 940 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i64 %add346522_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 940 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 941 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_38, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 941 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln200_38 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 942 'partselect' 'trunc_ln200_38' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_9, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 943 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 944 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_44, i28 %trunc_ln200_34" [d5.cpp:212]   --->   Operation 944 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 945 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 945 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 946 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_4, i28 %trunc_ln200_36" [d5.cpp:213]   --->   Operation 946 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 947 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_10" [d5.cpp:213]   --->   Operation 947 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 948 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_4, i28 %trunc_ln200_37" [d5.cpp:214]   --->   Operation 948 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 949 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_10" [d5.cpp:214]   --->   Operation 949 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 950 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 951 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 952 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 952 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 953 [1/1] (7.30ns)   --->   "%empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 953 'writereq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.24>
ST_32 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_38" [d5.cpp:200]   --->   Operation 954 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_39" [d5.cpp:200]   --->   Operation 955 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 956 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 956 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 957 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_70" [d5.cpp:200]   --->   Operation 958 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_70" [d5.cpp:200]   --->   Operation 959 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln200_68 = zext i9 %tmp_70" [d5.cpp:200]   --->   Operation 960 'zext' 'zext_ln200_68' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 961 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_68, i28 %add_ln200_1" [d5.cpp:200]   --->   Operation 961 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_1" [d5.cpp:201]   --->   Operation 962 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 963 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_67, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 963 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 964 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp_68" [d5.cpp:201]   --->   Operation 965 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 966 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 967 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 967 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_71" [d5.cpp:208]   --->   Operation 968 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 969 [1/1] (0.77ns)   --->   "%add_ln208_12 = add i10 %zext_ln208_1, i10 %zext_ln200_66" [d5.cpp:208]   --->   Operation 969 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i10 %add_ln208_12" [d5.cpp:208]   --->   Operation 970 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 971 [1/1] (0.97ns)   --->   "%out1_w_8 = add i28 %zext_ln208_2, i28 %add_ln208_3" [d5.cpp:208]   --->   Operation 971 'add' 'out1_w_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 972 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i10 %add_ln208_12" [d5.cpp:209]   --->   Operation 973 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 974 [1/1] (0.97ns)   --->   "%add_ln209 = add i29 %zext_ln209_1, i29 %zext_ln209" [d5.cpp:209]   --->   Operation 974 'add' 'add_ln209' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209, i32 28" [d5.cpp:209]   --->   Operation 975 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i1 %tmp_69" [d5.cpp:209]   --->   Operation 976 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln209_3 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 977 'zext' 'zext_ln209_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 978 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_3, i29 %zext_ln209_2" [d5.cpp:209]   --->   Operation 978 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 979 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_39" [d5.cpp:215]   --->   Operation 979 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 980 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 980 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 981 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 981 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 982 [5/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 982 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 983 [4/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 983 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 984 [3/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 984 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 985 [2/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 985 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 986 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [d5.cpp:3]   --->   Operation 986 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 987 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 16, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 987 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 988 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 988 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 989 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 989 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 990 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 990 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 991 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 991 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 992 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 992 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 993 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 993 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 994 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 994 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 995 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 995 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 996 [1/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 996 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 997 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 997 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [79]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [81]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [100]  (0.000 ns)
	bus request operation ('empty_37', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_37', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [102]  (1.216 ns)

 <State 22>: 4.505ns
The critical path consists of the following:
	'load' operation ('arg1_r_15_loc_load') on local variable 'arg1_r_15_loc' [82]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.360 ns)
'mul' operation ('mul_ln50_6', d5.cpp:50) [140]  (2.060 ns)
	'add' operation ('add_ln50_18', d5.cpp:50) [186]  (1.085 ns)

 <State 23>: 5.751ns
The critical path consists of the following:
	'load' operation ('arg1_r_14_loc_load') on local variable 'arg1_r_14_loc' [83]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.360 ns)
'mul' operation ('mul_ln50_9', d5.cpp:50) [145]  (2.060 ns)
	'add' operation ('add_ln50_4', d5.cpp:50) [160]  (1.085 ns)
	'add' operation ('arr', d5.cpp:50) [161]  (0.819 ns)
	'call' operation ('call_ln50', d5.cpp:50) to 'test_Pipeline_VITIS_LOOP_77_9' [189]  (0.427 ns)

 <State 24>: 4.505ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.360 ns)
'mul' operation ('mul_ln113_6', d5.cpp:113) [227]  (2.060 ns)
	'add' operation ('add_ln113', d5.cpp:113) [272]  (1.085 ns)

 <State 25>: 6.601ns
The critical path consists of the following:
	'add' operation ('tmp12', d5.cpp:50) [473]  (1.016 ns)
	multiplexor before operation 'mul' with delay (0.721 ns)
'mul' operation ('tmp13', d5.cpp:50) [475]  (2.694 ns)
	'add' operation ('add_ln190', d5.cpp:190) [480]  (1.085 ns)
	'add' operation ('add_ln190_2', d5.cpp:190) [484]  (1.085 ns)

 <State 26>: 1.638ns
The critical path consists of the following:
	'add' operation ('add_ln190_11', d5.cpp:190) [497]  (0.000 ns)
	'add' operation ('add_ln190_17', d5.cpp:190) [505]  (0.819 ns)
	'add' operation ('arr', d5.cpp:190) [508]  (0.819 ns)

 <State 27>: 5.590ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.360 ns)
'mul' operation ('mul_ln191_1', d5.cpp:191) [510]  (2.060 ns)
	'add' operation ('add_ln191', d5.cpp:191) [517]  (1.085 ns)
	'add' operation ('add_ln191_2', d5.cpp:191) [521]  (1.085 ns)

 <State 28>: 5.835ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.360 ns)
'mul' operation ('mul_ln200_6', d5.cpp:200) [582]  (2.060 ns)
	'add' operation ('add_ln208_7', d5.cpp:208) [887]  (0.975 ns)
	'add' operation ('add_ln208_8', d5.cpp:208) [888]  (0.000 ns)
	'add' operation ('add_ln208_11', d5.cpp:208) [891]  (0.720 ns)
	'add' operation ('add_ln208_3', d5.cpp:208) [892]  (0.720 ns)

 <State 29>: 5.613ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.360 ns)
'mul' operation ('mul_ln200_9', d5.cpp:200) [628]  (2.060 ns)
	'add' operation ('add_ln200_18', d5.cpp:200) [661]  (1.093 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [663]  (1.100 ns)

 <State 30>: 6.564ns
The critical path consists of the following:
	'add' operation ('add_ln200_19', d5.cpp:200) [665]  (1.108 ns)
	'add' operation ('add_ln200_24', d5.cpp:200) [692]  (1.085 ns)
	'add' operation ('add_ln200_26', d5.cpp:200) [695]  (1.093 ns)
	'add' operation ('add_ln200_25', d5.cpp:200) [699]  (1.100 ns)
	'add' operation ('add_ln200_28', d5.cpp:200) [715]  (1.085 ns)
	'add' operation ('add_ln200_30', d5.cpp:200) [717]  (1.093 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [935]  (0.000 ns)
	bus request operation ('empty_38', d5.cpp:219) on port 'mem' (d5.cpp:219) [936]  (7.300 ns)

 <State 32>: 4.240ns
The critical path consists of the following:
	'add' operation ('add_ln200_34', d5.cpp:200) [776]  (1.025 ns)
	'add' operation ('add_ln208_12', d5.cpp:208) [893]  (0.776 ns)
	'add' operation ('add_ln209', d5.cpp:209) [898]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:209) [911]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [937]  (0.489 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d5.cpp:223) on port 'mem' (d5.cpp:223) [938]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d5.cpp:223) on port 'mem' (d5.cpp:223) [938]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d5.cpp:223) on port 'mem' (d5.cpp:223) [938]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d5.cpp:223) on port 'mem' (d5.cpp:223) [938]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d5.cpp:223) on port 'mem' (d5.cpp:223) [938]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
