#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Fri Mar  8 13:38:13 2024

#Implementation: rev_2


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv" (library work)
Verilog syntax check successful!
File /home/mwp8699/CE387-Assignments/final_project/sv/square.sv changed - recompiling
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":4:0:4:9|Synthesizing module work_/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv_unit in library work.
Selecting top level module fm_radio
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000101
   Generated name = fifo_8s_16s_5s
Running optimization stage 1 on fifo_8s_16s_5s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":3:7:3:13|Synthesizing module read_iq in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
	CHAR_SIZE=32'b00000000000000000000000000010000
	BYTE=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000001010
   Generated name = read_iq_32s_16s_8s_10s
Running optimization stage 1 on read_iq_32s_16s_8s_10s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000100000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000101
   Generated name = fifo_32s_16s_5s
Running optimization stage 1 on fifo_32s_16s_5s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":3:7:3:15|Synthesizing module fir_cmplx in library work.

	NUM_TAPS=32'b00000000000000000000000000010100
	COEFFICIENTS_REAL=640'b0000000000000000000000000000000100000000000000000000000000001000111111111111111111111111111100110000000000000000000000000000100100000000000000000000000000001011111111111111111111111111110100110000000000000000000000000100010111111111111111111111111111010011111111111111111111111111101100010000000000000000000000100101011100000000000000000000001001010111111111111111111111111111101100011111111111111111111111111101001100000000000000000000000001000101111111111111111111111111110100110000000000000000000000000000101100000000000000000000000000001001111111111111111111111111111100110000000000000000000000000000100000000000000000000000000000000001
	COEFFICIENTS_IMAG=640'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = fir_cmplx_20s_Z1
Running optimization stage 1 on fir_cmplx_20s_Z1 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":3:7:3:9|Synthesizing module div in library work.

	DIVIDEND_WIDTH=32'b00000000000000000000000000100000
	DIVISOR_WIDTH=32'b00000000000000000000000000100000
   Generated name = div_32s_32s
Running optimization stage 1 on div_32s_32s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":3:7:3:13|Synthesizing module qarctan in library work.
Running optimization stage 1 on qarctan .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":3:7:3:16|Synthesizing module demodulate in library work.
Running optimization stage 1 on demodulate .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":3:7:3:15|Synthesizing module demod_fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b0000000000000000000000000000111000000000000000000000000000011111000000000000000000000000001101000000000000000000000000000100100000000000000000000000000001001110000000000000000000000000001101101111111111111111111111111111100011111111111111111111111110011000111111111111111111111111001011011111111111111111111111101101101011111111111111111111111011000011111111111111111111111110111111101111111111111111111111111000101000000000000000000000000001001010000000000000000000000001000011110000000000000000000000011010000100000000000000000000000110100001000000000000000000000001000011110000000000000000000000000100101011111111111111111111111110001010111111111111111111111110111111101111111111111111111111101100001111111111111111111111111011011010111111111111111111111111001011011111111111111111111111111001100011111111111111111111111111111000000000000000000000000000001101100000000000000000000000000100111000000000000000000000000001001000000000000000000000000000001101000000000000000000000000000001111100000000000000000000000000001110
   Generated name = demod_fir_32s_1s_Z2
Running optimization stage 1 on demod_fir_32s_1s_Z2 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":3:7:3:12|Synthesizing module square in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
   Generated name = square_32s
Running optimization stage 1 on square_32s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":3:7:3:15|Synthesizing module demod_fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b0000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111001111111111111111111111111111100111111111111111111111111111111110000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000001111000000000000000000000000000110000111111111111111111111111111111001111111111111111111111111000110011111111111111111111111101011000111111111111111111111111110000110000000000000000000000001000101000000000000000000000000010001010111111111111111111111111110000111111111111111111111111110101100011111111111111111111111110001100111111111111111111111111111111000000000000000000000000000011000000000000000000000000000000011110000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000001100000000000000000000000000000010001111111111111111111111111111111011111111111111111111111111111001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000
   Generated name = demod_fir_32s_1s_Z3
Running optimization stage 1 on demod_fir_32s_1s_Z3 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b1111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000101100000000000000000000000000001100000000000000000000000000000010001111111111111111111111111111111111111111111111111111111111101110111111111111111111111111110101111111111111111111111111111011101111111111111111111111111110011111111111111111111111111111100001111111111111111111111111110111011011111111111111111111111101110110111111111111111111111111100001111111111111111111111111111001111111111111111111111111111110111011111111111111111111111111110101111111111111111111111111111110111011111111111111111111111111111111000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000001011000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111
   Generated name = fir_32s_1s_Z4
Running optimization stage 1 on fir_32s_1s_Z4 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":3:7:3:14|Synthesizing module multiply in library work.
Running optimization stage 1 on multiply .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":3:7:3:15|Synthesizing module demod_fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000001000
	COEFFICIENTS=1024'b1111111111111111111111111111110111111111111111111111111111111010111111111111111111111111111101001111111111111111111111111110110111111111111111111111111111100101111111111111111111111111110111111111111111111111111111111110001011111111111111111111111111110011000000000000000000000000000101010000000000000000000000000100111000000000000000000000000010011011000000000000000000000000111110010000000000000000000000010101110100000000000000000000000110111110000000000000000000000010000011100000000000000000000000100100001100000000000000000000001001000011000000000000000000000010000011100000000000000000000000011011111000000000000000000000000101011101000000000000000000000000111110010000000000000000000000001001101100000000000000000000000001001110000000000000000000000000000101011111111111111111111111111111001111111111111111111111111111100010111111111111111111111111110111111111111111111111111111111110010111111111111111111111111111101101111111111111111111111111111101001111111111111111111111111111101011111111111111111111111111111101
   Generated name = demod_fir_32s_8s_Z5
Running optimization stage 1 on demod_fir_32s_8s_Z5 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000001000
	COEFFICIENTS=1024'b1111111111111111111111111111110111111111111111111111111111111010111111111111111111111111111101001111111111111111111111111110110111111111111111111111111111100101111111111111111111111111110111111111111111111111111111111110001011111111111111111111111111110011000000000000000000000000000101010000000000000000000000000100111000000000000000000000000010011011000000000000000000000000111110010000000000000000000000010101110100000000000000000000000110111110000000000000000000000010000011100000000000000000000000100100001100000000000000000000001001000011000000000000000000000010000011100000000000000000000000011011111000000000000000000000000101011101000000000000000000000000111110010000000000000000000000001001101100000000000000000000000001001110000000000000000000000000000101011111111111111111111111111111001111111111111111111111111111100010111111111111111111111111110111111111111111111111111111111110010111111111111111111111111111101101111111111111111111111111111101001111111111111111111111111111101011111111111111111111111111111101
   Generated name = fir_32s_8s_Z6
Running optimization stage 1 on fir_32s_8s_Z6 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":3:7:3:9|Synthesizing module add in library work.
Running optimization stage 1 on add .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv":3:7:3:9|Synthesizing module sub in library work.
Running optimization stage 1 on sub .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":3:7:3:9|Synthesizing module iir in library work.

	NUM_TAPS=32'b00000000000000000000000000000010
	IIR_Y_COEFFS=64'b0000000000000000000000000000000011111111111111111111110101100110
	IIR_X_COEFFS=64'b0000000000000000000000001011001000000000000000000000000010110010
   Generated name = iir_2s_Z7
Running optimization stage 1 on iir_2s_Z7 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":3:7:3:10|Synthesizing module gain in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
	BITS=32'b00000000000000000000000000001010
   Generated name = gain_32s_10s
Running optimization stage 1 on gain_32s_10s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Synthesizing module fm_radio in library work.
Running optimization stage 1 on fm_radio .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  8 13:38:13 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synwork/layer0.srs changed - recompiling
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  8 13:38:14 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
@L:"/home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.fm_radio.verilog "
Compiling work_fm_radio_verilog as a separate process
Compilation of node work.fm_radio finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:03s, Total real run time = 0h:00m:03s

Distributed Compiler Report
***************************

DP Name                   Status      Start time     End Time       Total Real Time     Log File                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.fm_radio.verilog     Success     0h:00m:00s     0h:00m:03s     0h:00m:03s          /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synwork//distcomp/distcomp0/distcomp0.log
=========================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synwork//distcomp/distcomp0/distcomp0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  8 13:38:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 6MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime

Process completed successfully.
# Fri Mar  8 13:38:18 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synwork/proj_2_comp.srs changed - recompiling
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  8 13:38:19 2024

###########################################################]
# Fri Mar  8 13:38:19 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/proj_2_fsm.sdc
@N|Using encoding styles selected by FSM Explorer.
Data created on Fri Mar  8 10:37:31 2024
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/proj_2_scck.rpt 
Printing clock  summary report in "/home/mwp8699/CE387-Assignments/final_project/syn/rev_2/proj_2_scck.rpt" file 
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 108MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 108MB)

Adding property syn_encoding in cell demod_fir_32s_8s_Z5, value "gray", to instance lpr_fir_inst.state[2:0]
Adding property syn_encoding in cell demod_fir_32s_1s_Z3, value "onehot", to instance bp_lmr_fir_inst.state[2:0]
Adding property syn_encoding in cell qarctan, value "sequential", to instance demodulate_inst.qarctan_inst.state[3:0]
Adding property syn_encoding in cell div_32s_32s, value "onehot", to instance demodulate_inst.qarctan_inst.divider_inst.state[5:0]
@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)

@W: FA401 |Found flip-flop with unsupported asynchronous set. Implemented set functionality by creating a latch.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@W: MO129 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":80:4:80:7|Sequential instance demodulate_inst.qarctan_inst.dividend[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31:0] (in view: work.fifo_32s_16s_5s_3(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Removing sequential instance fifo_buf[31:0] (in view: work.fifo_32s_16s_5s_3(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
******************

          Start                                               Requested     Requested     Clock                             Clock                   Clock
Level     Clock                                               Frequency     Period        Type                              Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              100.0 MHz     10.000        system                            system_clkgroup         290  
                                                                                                                                                         
0 -       fm_radio|clock                                      100.0 MHz     10.000        inferred                          Inferred_clkgroup_0     3775 
1 .         demodulate|state_derived_clock[2]                 100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     547  
1 .         read_iq_32s_16s_8s_10s|state_derived_clock[0]     100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     176  
1 .         gain_32s_10s_0|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     98   
1 .         gain_32s_10s_1|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     98   
=========================================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                    Clock Pin                               Non-clock Pin                            Non-clock Pin                                           
Clock                                             Load      Pin                                       Seq Example                             Seq Example                              Comb Example                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            290       -                                         right_gain_inst.out_wr_en.C             -                                        -                                                       
                                                                                                                                                                                                                                               
fm_radio|clock                                    3775      clock(port)                               right_gain_fifo_inst.rd_addr[4:0].C     -                                        -                                                       
demodulate|state_derived_clock[2]                 547       demodulate_inst.state[2:0].Q[2](dffr)     demodulate_inst.next_state[2].C         demod_fifo_inst.fifo_buf[31:0].WE[0]     demod_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)
read_iq_32s_16s_8s_10s|state_derived_clock[0]     176       read_iq_inst.state[0].Q[0](dffr)          read_iq_inst.i_buff[7:0].C              q_fifo_inst.fifo_buf[31:0].WE[0]         q_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)    
gain_32s_10s_0|state_derived_clock[0]             98        right_gain_inst.state[0].Q[0](dffr)       right_gain_inst.dout[31:0].C            right_gain_inst.temp_in[31:0].E          right_gain_inst.un1_state_1.I[0](inv)                   
gain_32s_10s_1|state_derived_clock[0]             98        left_gain_inst.state[0].Q[0](dffr)        left_gain_inst.dout[31:0].C             left_gain_inst.temp_in[31:0].E           left_gain_inst.un1_state_1.I[0](inv)                    
===============================================================================================================================================================================================================================================

@W: MT531 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":100:4:100:7|Found signal identified as System clock which controls 290 sequential elements including fir_cmplx_inst.yreal_out_din[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":63:4:63:12|Found inferred clock fm_radio|clock which controls 3775 sequential elements including read_iq_fifo_in_inst.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/proj_2.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 134MB)

Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[5:0] (in view: work.div_32s_32s(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine state[3:0] (in view: work.qarctan(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":58:0:58:8|There are no possible illegal states for state machine state[3:0] (in view: work.qarctan(verilog)); safe FSM implementation is not required.
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 001
   01 -> 010
   10 -> 100
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.multiply(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.demod_fir_32s_8s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 11
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 148MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 150MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 60MB peak: 150MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar  8 13:38:21 2024

###########################################################]
# Fri Mar  8 13:38:21 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_deemph_fifo_inst.wr_addr[4:0] 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance bp_pilot_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Found counter in view:work.fir_cmplx_20s_Z1(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.qarctan(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":58:0:58:8|There are no possible illegal states for state machine state[3:0] (in view: work.qarctan(verilog)); safe FSM implementation is not required.
Encoding state machine state[5:0] (in view: work.div_32s_32s(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_1s_Z2(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_1s_Z3(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 001
   01 -> 010
   10 -> 100
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Found counter in view:work.fir_32s_1s_Z4(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.multiply(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_8s_Z5(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_8s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 11
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Found counter in view:work.fir_32s_8s_Z6(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)

@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance lmr_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synlog/proj_2_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_8s_Z6(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_8s_Z5(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z4(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z3(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z2(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM realshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM imagshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM i_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM q_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM bp_lmr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM demod_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM square_bp_pilot_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM hp_pilot_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM right_deemph_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM lpr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM mult_demod_lmr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM lmr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM left_gain_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM right_gain_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM left_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM right_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM bp_pilot_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[31:0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[31:0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 149MB)

Auto Dissolve of right_gain_inst (inst of view:work.gain_32s_10s_0(verilog))
Auto Dissolve of left_gain_inst (inst of view:work.gain_32s_10s_1(verilog))
Auto Dissolve of mult_demod_lmr_inst (inst of view:work.multiply(verilog))

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 149MB)

@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[3] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[0] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[1] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[2] because it is equivalent to instance q_fifo_inst.wr_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[2] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[3] because it is equivalent to instance q_fifo_inst.wr_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[0] because it is equivalent to instance q_fifo_inst.wr_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[4] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":46:2:46:13|Removing sequential instance demodulate_inst.qarctan_inst.divider_inst.a_ret_11[0] because it is equivalent to instance demodulate_inst.qarctan_inst.divider_inst.a_ret_122. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[3] because it is equivalent to instance right_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[2] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[3] because it is equivalent to instance left_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[2] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[31] because it is equivalent to instance right_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[30] because it is equivalent to instance right_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[29] because it is equivalent to instance right_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[28] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[31] because it is equivalent to instance left_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[30] because it is equivalent to instance left_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[29] because it is equivalent to instance left_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[28] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":46:2:46:13|Removing sequential instance demodulate_inst.qarctan_inst.divider_inst.a_ret_0[21] because it is equivalent to instance demodulate_inst.qarctan_inst.divider_inst.a_ret_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[31] because it is equivalent to instance read_iq_inst.i_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[30] because it is equivalent to instance read_iq_inst.i_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[29] because it is equivalent to instance read_iq_inst.i_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[28] because it is equivalent to instance read_iq_inst.i_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[27] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[31] because it is equivalent to instance read_iq_inst.q_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[30] because it is equivalent to instance read_iq_inst.q_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[29] because it is equivalent to instance read_iq_inst.q_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[28] because it is equivalent to instance read_iq_inst.q_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[27] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[9] because it is equivalent to instance read_iq_inst.i_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[8] because it is equivalent to instance read_iq_inst.i_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[7] because it is equivalent to instance read_iq_inst.i_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[6] because it is equivalent to instance read_iq_inst.i_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[5] because it is equivalent to instance read_iq_inst.i_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[4] because it is equivalent to instance read_iq_inst.i_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[3] because it is equivalent to instance read_iq_inst.i_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[2] because it is equivalent to instance read_iq_inst.i_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[1] because it is equivalent to instance read_iq_inst.q_out[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[0] because it is equivalent to instance read_iq_inst.q_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[9] because it is equivalent to instance read_iq_inst.q_out[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[8] because it is equivalent to instance read_iq_inst.q_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[7] because it is equivalent to instance read_iq_inst.q_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[6] because it is equivalent to instance read_iq_inst.q_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[5] because it is equivalent to instance read_iq_inst.q_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[4] because it is equivalent to instance read_iq_inst.q_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[3] because it is equivalent to instance read_iq_inst.q_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[2] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance q_fifo_inst.wr_addr[1] because it is equivalent to instance i_fifo_inst.wr_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance q_fifo_inst.wr_addr[4] because it is equivalent to instance i_fifo_inst.wr_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[27] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[1] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[1] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[27] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[1] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[26] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[26] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance i_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance demod_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance bp_pilot_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance square_bp_pilot_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance hp_pilot_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance bp_lmr_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lpr_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance mult_demod_lmr_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lmr_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_deemph_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_gain_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_gain_fifo_inst.wr_addr[4:0] 
@W: MO160 :|Register bit left_deemph_inst.ytap_value_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_deemph_inst.ytap_value_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_deemph_inst.y1_product[0] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit left_deemph_inst.y1_product[0] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM bp_lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM fir_cmplx_inst.realshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM fir_cmplx_inst.imagshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM lpr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM bp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM hp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM imag_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) is 16 words by 32 bits.
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Ram imag_fifo_inst.fifo_buf[31:0] will be mapped into logic and will consume around 512 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM real_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) is 16 words by 32 bits.
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Ram real_fifo_inst.fifo_buf[31:0] will be mapped into logic and will consume around 512 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM read_iq_fifo_in_inst.fifo_buf[7:0] (in view: work.fm_radio(verilog)) is 16 words by 8 bits.
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Ram read_iq_fifo_in_inst.fifo_buf[7:0] will be mapped into logic and will consume around 128 register resources.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":134:53:134:68|Removing sequential instance G_1042 because it is equivalent to instance G_1004. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":134:53:134:68|Removing sequential instance G_966 because it is equivalent to instance G_1004. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":134:53:134:68|Removing sequential instance G_928 because it is equivalent to instance G_1004. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":134:53:134:68|Removing sequential instance G_890 because it is equivalent to instance G_1004. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 188MB peak: 195MB)

@N: MF578 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Incompatible asynchronous control logic preventing generated clock conversion of right_gain_inst.dout[26] (in view: work.fm_radio(verilog)). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable. This should only be set if asynchronous control logic cannot cause a clock edge.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 188MB peak: 195MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 201MB peak: 222MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 204MB peak: 222MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 204MB peak: 222MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 201MB peak: 222MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 203MB peak: 222MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 203MB peak: 222MB)

@N: MF794 |RAM fifo_buf[7:0] required 1152 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 203MB peak: 222MB)


Finished technology mapping (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 252MB peak: 280MB)

@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":46:2:46:13|Instance "demodulate_inst.qarctan_inst.divider_inst.a_ret_100" with "32" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":46:2:46:13|Instance "demodulate_inst.qarctan_inst.divider_inst.a_ret_118" with "38" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N: MF321 |720 registers to be packed into RAMs/DSPs blocks 
		bp_lmr_fir_inst.product[0]
		bp_lmr_fir_inst.product[1]
		bp_lmr_fir_inst.product[2]
		bp_lmr_fir_inst.product[3]
		bp_lmr_fir_inst.product[4]
		bp_lmr_fir_inst.product[5]
		bp_lmr_fir_inst.product[6]
		bp_lmr_fir_inst.product[7]
		bp_lmr_fir_inst.product[8]
		bp_lmr_fir_inst.product[9]
		bp_lmr_fir_inst.product[10]
		bp_lmr_fir_inst.product[11]
		bp_lmr_fir_inst.product[12]
		bp_lmr_fir_inst.product[13]
		bp_lmr_fir_inst.product[14]
		bp_lmr_fir_inst.product[15]
		bp_lmr_fir_inst.product[16]
		bp_lmr_fir_inst.product[17]
		bp_lmr_fir_inst.product[18]
		bp_lmr_fir_inst.product[19]
		bp_lmr_fir_inst.product[20]
		bp_lmr_fir_inst.product[21]
		bp_lmr_fir_inst.product[22]
		bp_lmr_fir_inst.product[23]
		bp_lmr_fir_inst.product[24]
		bp_lmr_fir_inst.product[25]
		bp_lmr_fir_inst.product[26]
		bp_lmr_fir_inst.product[27]
		bp_lmr_fir_inst.product[28]
		bp_lmr_fir_inst.product[29]
		bp_lmr_fir_inst.product[30]
		bp_lmr_fir_inst.product[31]
		bp_lmr_fir_inst.tap_value[0]
		bp_lmr_fir_inst.tap_value[1]
		bp_lmr_fir_inst.tap_value[2]
		bp_lmr_fir_inst.tap_value[3]
		bp_lmr_fir_inst.tap_value[4]
		bp_lmr_fir_inst.tap_value[5]
		bp_lmr_fir_inst.tap_value[6]
		bp_lmr_fir_inst.tap_value[7]
		bp_lmr_fir_inst.tap_value[8]
		bp_lmr_fir_inst.tap_value[9]
		bp_lmr_fir_inst.tap_value[10]
		bp_lmr_fir_inst.tap_value[11]
		bp_lmr_fir_inst.tap_value[12]
		bp_lmr_fir_inst.tap_value[13]
		bp_lmr_fir_inst.tap_value[14]
		bp_lmr_fir_inst.tap_value[15]
		bp_lmr_fir_inst.tap_value[16]
		bp_lmr_fir_inst.tap_value[17]
		bp_lmr_fir_inst.tap_value[18]
		bp_lmr_fir_inst.tap_value[19]
		bp_lmr_fir_inst.tap_value[20]
		bp_lmr_fir_inst.tap_value[21]
		bp_lmr_fir_inst.tap_value[22]
		bp_lmr_fir_inst.tap_value[23]
		bp_lmr_fir_inst.tap_value[24]
		bp_lmr_fir_inst.tap_value[25]
		bp_lmr_fir_inst.tap_value[26]
		bp_lmr_fir_inst.tap_value[27]
		bp_lmr_fir_inst.tap_value[28]
		bp_lmr_fir_inst.tap_value[29]
		bp_lmr_fir_inst.tap_value[30]
		bp_lmr_fir_inst.tap_value[31]
		bp_pilot_fifo_inst.empty
		bp_pilot_fifo_inst.rd_addr[0]
		bp_pilot_fifo_inst.rd_addr[1]
		bp_pilot_fifo_inst.rd_addr[2]
		bp_pilot_fifo_inst.rd_addr[3]
		bp_pilot_fifo_inst.rd_addr[4]
		bp_pilot_fir_inst.product[0]
		bp_pilot_fir_inst.product[1]
		bp_pilot_fir_inst.product[2]
		bp_pilot_fir_inst.product[3]
		bp_pilot_fir_inst.product[4]
		bp_pilot_fir_inst.product[5]
		bp_pilot_fir_inst.product[6]
		bp_pilot_fir_inst.product[7]
		bp_pilot_fir_inst.product[8]
		bp_pilot_fir_inst.product[9]
		bp_pilot_fir_inst.product[10]
		bp_pilot_fir_inst.product[11]
		bp_pilot_fir_inst.product[12]
		bp_pilot_fir_inst.product[13]
		bp_pilot_fir_inst.product[14]
		bp_pilot_fir_inst.product[15]
		bp_pilot_fir_inst.product[16]
		bp_pilot_fir_inst.product[17]
		bp_pilot_fir_inst.product[18]
		bp_pilot_fir_inst.product[19]
		bp_pilot_fir_inst.product[20]
		bp_pilot_fir_inst.product[21]
		bp_pilot_fir_inst.product[22]
		bp_pilot_fir_inst.product[23]
		bp_pilot_fir_inst.product[24]
		bp_pilot_fir_inst.product[25]
		bp_pilot_fir_inst.product[26]
		bp_pilot_fir_inst.product[27]
		bp_pilot_fir_inst.product[28]
		bp_pilot_fir_inst.product[29]
		bp_pilot_fir_inst.product[30]
		bp_pilot_fir_inst.product[31]
		bp_pilot_fir_inst.tap_value[0]
		bp_pilot_fir_inst.tap_value[1]
		bp_pilot_fir_inst.tap_value[2]
		bp_pilot_fir_inst.tap_value[3]
		bp_pilot_fir_inst.tap_value[4]
		bp_pilot_fir_inst.tap_value[5]
		bp_pilot_fir_inst.tap_value[6]
		bp_pilot_fir_inst.tap_value[7]
		bp_pilot_fir_inst.tap_value[8]
		bp_pilot_fir_inst.tap_value[9]
		bp_pilot_fir_inst.tap_value[10]
		bp_pilot_fir_inst.tap_value[11]
		bp_pilot_fir_inst.tap_value[12]
		bp_pilot_fir_inst.tap_value[13]
		bp_pilot_fir_inst.tap_value[14]
		bp_pilot_fir_inst.tap_value[15]
		bp_pilot_fir_inst.tap_value[16]
		bp_pilot_fir_inst.tap_value[17]
		bp_pilot_fir_inst.tap_value[18]
		bp_pilot_fir_inst.tap_value[19]
		bp_pilot_fir_inst.tap_value[20]
		bp_pilot_fir_inst.tap_value[21]
		bp_pilot_fir_inst.tap_value[22]
		bp_pilot_fir_inst.tap_value[23]
		bp_pilot_fir_inst.tap_value[24]
		bp_pilot_fir_inst.tap_value[25]
		bp_pilot_fir_inst.tap_value[26]
		bp_pilot_fir_inst.tap_value[27]
		bp_pilot_fir_inst.tap_value[28]
		bp_pilot_fir_inst.tap_value[29]
		bp_pilot_fir_inst.tap_value[30]
		bp_pilot_fir_inst.tap_value[31]
		demodulate_inst.imag_curr[14]
		demodulate_inst.imag_curr[15]
		demodulate_inst.imag_curr[16]
		demodulate_inst.imag_curr[17]
		demodulate_inst.imag_prev[0]
		demodulate_inst.imag_prev[1]
		demodulate_inst.imag_prev[2]
		demodulate_inst.imag_prev[3]
		demodulate_inst.imag_prev[4]
		demodulate_inst.imag_prev[5]
		demodulate_inst.imag_prev[6]
		demodulate_inst.imag_prev[7]
		demodulate_inst.imag_prev[8]
		demodulate_inst.imag_prev[9]
		demodulate_inst.imag_prev[10]
		demodulate_inst.imag_prev[11]
		demodulate_inst.imag_prev[12]
		demodulate_inst.imag_prev[13]
		demodulate_inst.imag_prev[14]
		demodulate_inst.imag_prev[15]
		demodulate_inst.imag_prev[16]
		demodulate_inst.imag_prev[17]
		demodulate_inst.imag_prev[18]
		demodulate_inst.imag_prev[19]
		demodulate_inst.imag_prev[20]
		demodulate_inst.imag_prev[21]
		demodulate_inst.imag_prev[22]
		demodulate_inst.imag_prev[23]
		demodulate_inst.imag_prev[24]
		demodulate_inst.imag_prev[25]
		demodulate_inst.imag_prev[26]
		demodulate_inst.imag_prev[27]
		demodulate_inst.imag_prev[28]
		demodulate_inst.imag_prev[29]
		demodulate_inst.imag_prev[30]
		demodulate_inst.imag_prev[31]
		demodulate_inst.qarctan_inst.divider_inst.a[0]
		demodulate_inst.qarctan_inst.divider_inst.a[1]
		demodulate_inst.qarctan_inst.divider_inst.a[2]
		demodulate_inst.qarctan_inst.divider_inst.a[3]
		demodulate_inst.qarctan_inst.divider_inst.a[4]
		demodulate_inst.qarctan_inst.divider_inst.a[5]
		demodulate_inst.qarctan_inst.divider_inst.a[6]
		demodulate_inst.qarctan_inst.divider_inst.a[7]
		demodulate_inst.qarctan_inst.divider_inst.a[8]
		demodulate_inst.qarctan_inst.divider_inst.a[9]
		demodulate_inst.qarctan_inst.divider_inst.a[10]
		demodulate_inst.qarctan_inst.divider_inst.a[11]
		demodulate_inst.qarctan_inst.divider_inst.a[12]
		demodulate_inst.qarctan_inst.divider_inst.a[13]
		demodulate_inst.qarctan_inst.divider_inst.a[14]
		demodulate_inst.qarctan_inst.divider_inst.a[15]
		demodulate_inst.qarctan_inst.divider_inst.a[16]
		demodulate_inst.qarctan_inst.divider_inst.a[17]
		demodulate_inst.qarctan_inst.divider_inst.a[18]
		demodulate_inst.qarctan_inst.divider_inst.a[19]
		demodulate_inst.qarctan_inst.divider_inst.a[20]
		demodulate_inst.qarctan_inst.divider_inst.a[21]
		demodulate_inst.qarctan_inst.divider_inst.a[22]
		demodulate_inst.qarctan_inst.divider_inst.a[23]
		demodulate_inst.qarctan_inst.divider_inst.a[24]
		demodulate_inst.qarctan_inst.divider_inst.a[25]
		demodulate_inst.qarctan_inst.divider_inst.a[26]
		demodulate_inst.qarctan_inst.divider_inst.a[27]
		demodulate_inst.qarctan_inst.divider_inst.a[28]
		demodulate_inst.qarctan_inst.divider_inst.a[29]
		demodulate_inst.qarctan_inst.divider_inst.a[30]
		demodulate_inst.qarctan_inst.divider_inst.a[31]
		demodulate_inst.qarctan_inst.divider_inst.b[1]
		demodulate_inst.qarctan_inst.divider_inst.b[2]
		demodulate_inst.qarctan_inst.divider_inst.b[3]
		demodulate_inst.qarctan_inst.divider_inst.b[4]
		demodulate_inst.qarctan_inst.divider_inst.b[5]
		demodulate_inst.qarctan_inst.divider_inst.b[6]
		demodulate_inst.qarctan_inst.divider_inst.b[7]
		demodulate_inst.qarctan_inst.divider_inst.b[8]
		demodulate_inst.qarctan_inst.divider_inst.b[9]
		demodulate_inst.qarctan_inst.divider_inst.b[10]
		demodulate_inst.qarctan_inst.divider_inst.b[11]
		demodulate_inst.qarctan_inst.divider_inst.b[12]
		demodulate_inst.qarctan_inst.divider_inst.b[13]
		demodulate_inst.qarctan_inst.divider_inst.b[14]
		demodulate_inst.qarctan_inst.divider_inst.b[15]
		demodulate_inst.qarctan_inst.divider_inst.b[16]
		demodulate_inst.qarctan_inst.divider_inst.b[17]
		demodulate_inst.qarctan_inst.divider_inst.b[18]
		demodulate_inst.qarctan_inst.divider_inst.b[19]
		demodulate_inst.qarctan_inst.divider_inst.b[20]
		demodulate_inst.qarctan_inst.divider_inst.b[21]
		demodulate_inst.qarctan_inst.divider_inst.b[22]
		demodulate_inst.qarctan_inst.divider_inst.b[23]
		demodulate_inst.qarctan_inst.divider_inst.b[24]
		demodulate_inst.qarctan_inst.divider_inst.b[25]
		demodulate_inst.qarctan_inst.divider_inst.b[26]
		demodulate_inst.qarctan_inst.divider_inst.b[27]
		demodulate_inst.qarctan_inst.divider_inst.b[28]
		demodulate_inst.qarctan_inst.divider_inst.b[29]
		demodulate_inst.qarctan_inst.divider_inst.b[30]
		demodulate_inst.qarctan_inst.divider_inst.b[31]
		demodulate_inst.qarctan_inst.divider_inst.p[0]
		demodulate_inst.qarctan_inst.divider_inst.p[1]
		demodulate_inst.qarctan_inst.divider_inst.p[2]
		demodulate_inst.qarctan_inst.divider_inst.p[3]
		demodulate_inst.qarctan_inst.divider_inst.p[4]
		demodulate_inst.qarctan_inst.divider_inst.p[5]
		demodulate_inst.qarctan_inst.divider_inst.p[6]
		demodulate_inst.qarctan_inst.divider_inst.q[0]
		demodulate_inst.qarctan_inst.divider_inst.q[1]
		demodulate_inst.qarctan_inst.divider_inst.q[2]
		demodulate_inst.qarctan_inst.divider_inst.q[3]
		demodulate_inst.qarctan_inst.divider_inst.q[4]
		demodulate_inst.qarctan_inst.divider_inst.q[5]
		demodulate_inst.qarctan_inst.divider_inst.q[6]
		demodulate_inst.qarctan_inst.divider_inst.q[7]
		demodulate_inst.qarctan_inst.divider_inst.q[8]
		demodulate_inst.qarctan_inst.divider_inst.q[9]
		demodulate_inst.qarctan_inst.divider_inst.q[10]
		demodulate_inst.qarctan_inst.divider_inst.q[11]
		demodulate_inst.qarctan_inst.divider_inst.q[12]
		demodulate_inst.qarctan_inst.divider_inst.q[13]
		demodulate_inst.qarctan_inst.divider_inst.q[14]
		demodulate_inst.qarctan_inst.divider_inst.q[15]
		demodulate_inst.qarctan_inst.divider_inst.q[16]
		demodulate_inst.qarctan_inst.divider_inst.q[17]
		demodulate_inst.qarctan_inst.divider_inst.q[18]
		demodulate_inst.qarctan_inst.divider_inst.q[19]
		demodulate_inst.qarctan_inst.divider_inst.q[20]
		demodulate_inst.qarctan_inst.divider_inst.q[21]
		demodulate_inst.qarctan_inst.divider_inst.q[22]
		demodulate_inst.qarctan_inst.divider_inst.q[23]
		demodulate_inst.qarctan_inst.divider_inst.q[24]
		demodulate_inst.qarctan_inst.divider_inst.q[25]
		demodulate_inst.qarctan_inst.divider_inst.q[26]
		demodulate_inst.qarctan_inst.divider_inst.q[27]
		demodulate_inst.qarctan_inst.divider_inst.q[28]
		demodulate_inst.qarctan_inst.divider_inst.q[29]
		demodulate_inst.qarctan_inst.divider_inst.q[30]
		demodulate_inst.qarctan_inst.divider_inst.q[31]
		demodulate_inst.real_curr[14]
		demodulate_inst.real_curr[15]
		demodulate_inst.real_curr[16]
		demodulate_inst.real_curr[17]
		demodulate_inst.real_prev[14]
		demodulate_inst.real_prev[15]
		demodulate_inst.real_prev[16]
		demodulate_inst.real_prev[17]
		demodulate_inst.state_0[0]
		demodulate_inst.state_0[1]
		demodulate_inst.state_0[2]
		demodulate_inst.state_1[0]
		demodulate_inst.state_1[1]
		demodulate_inst.state_1[2]
		demodulate_inst.state_2[1]
		demodulate_inst.state_2[2]
		fir_cmplx_inst.imagtap_value[0]
		fir_cmplx_inst.imagtap_value[1]
		fir_cmplx_inst.imagtap_value[2]
		fir_cmplx_inst.imagtap_value[3]
		fir_cmplx_inst.imagtap_value[4]
		fir_cmplx_inst.imagtap_value[5]
		fir_cmplx_inst.imagtap_value[6]
		fir_cmplx_inst.imagtap_value[7]
		fir_cmplx_inst.imagtap_value[8]
		fir_cmplx_inst.imagtap_value[9]
		fir_cmplx_inst.imagtap_value[10]
		fir_cmplx_inst.imagtap_value[11]
		fir_cmplx_inst.imagtap_value[12]
		fir_cmplx_inst.imagtap_value[13]
		fir_cmplx_inst.imagtap_value[14]
		fir_cmplx_inst.imagtap_value[15]
		fir_cmplx_inst.imagtap_value[16]
		fir_cmplx_inst.imagtap_value[17]
		fir_cmplx_inst.imagtap_value[18]
		fir_cmplx_inst.imagtap_value[19]
		fir_cmplx_inst.imagtap_value[20]
		fir_cmplx_inst.imagtap_value[21]
		fir_cmplx_inst.imagtap_value[22]
		fir_cmplx_inst.imagtap_value[23]
		fir_cmplx_inst.imagtap_value[24]
		fir_cmplx_inst.imagtap_value[25]
		fir_cmplx_inst.imagtap_value[26]
		fir_cmplx_inst.imagtap_value[27]
		fir_cmplx_inst.imagtap_value[28]
		fir_cmplx_inst.imagtap_value[29]
		fir_cmplx_inst.imagtap_value[30]
		fir_cmplx_inst.imagtap_value[31]
		fir_cmplx_inst.real_product[0]
		fir_cmplx_inst.real_product[1]
		fir_cmplx_inst.real_product[2]
		fir_cmplx_inst.real_product[3]
		fir_cmplx_inst.real_product[4]
		fir_cmplx_inst.real_product[5]
		fir_cmplx_inst.real_product[6]
		fir_cmplx_inst.real_product[7]
		fir_cmplx_inst.real_product[8]
		fir_cmplx_inst.real_product[9]
		fir_cmplx_inst.real_product[10]
		fir_cmplx_inst.real_product[11]
		fir_cmplx_inst.real_product[12]
		fir_cmplx_inst.real_product[13]
		fir_cmplx_inst.real_product[14]
		fir_cmplx_inst.real_product[15]
		fir_cmplx_inst.real_product[16]
		fir_cmplx_inst.real_product[17]
		fir_cmplx_inst.real_product[18]
		fir_cmplx_inst.real_product[19]
		fir_cmplx_inst.real_product[20]
		fir_cmplx_inst.real_product[21]
		fir_cmplx_inst.real_product[22]
		fir_cmplx_inst.real_product[23]
		fir_cmplx_inst.real_product[24]
		fir_cmplx_inst.real_product[25]
		fir_cmplx_inst.real_product[26]
		fir_cmplx_inst.real_product[27]
		fir_cmplx_inst.real_product[28]
		fir_cmplx_inst.real_product[29]
		fir_cmplx_inst.real_product[30]
		fir_cmplx_inst.real_product[31]
		fir_cmplx_inst.realimag_product[0]
		fir_cmplx_inst.realimag_product[1]
		fir_cmplx_inst.realimag_product[2]
		fir_cmplx_inst.realimag_product[3]
		fir_cmplx_inst.realimag_product[4]
		fir_cmplx_inst.realimag_product[5]
		fir_cmplx_inst.realimag_product[6]
		fir_cmplx_inst.realimag_product[7]
		fir_cmplx_inst.realimag_product[8]
		fir_cmplx_inst.realimag_product[9]
		fir_cmplx_inst.realimag_product[10]
		fir_cmplx_inst.realimag_product[11]
		fir_cmplx_inst.realimag_product[12]
		fir_cmplx_inst.realimag_product[13]
		fir_cmplx_inst.realimag_product[14]
		fir_cmplx_inst.realimag_product[15]
		fir_cmplx_inst.realimag_product[16]
		fir_cmplx_inst.realimag_product[17]
		fir_cmplx_inst.realimag_product[18]
		fir_cmplx_inst.realimag_product[19]
		fir_cmplx_inst.realimag_product[20]
		fir_cmplx_inst.realimag_product[21]
		fir_cmplx_inst.realimag_product[22]
		fir_cmplx_inst.realimag_product[23]
		fir_cmplx_inst.realimag_product[24]
		fir_cmplx_inst.realimag_product[25]
		fir_cmplx_inst.realimag_product[26]
		fir_cmplx_inst.realimag_product[27]
		fir_cmplx_inst.realimag_product[28]
		fir_cmplx_inst.realimag_product[29]
		fir_cmplx_inst.realimag_product[30]
		fir_cmplx_inst.realimag_product[31]
		fir_cmplx_inst.realtap_value[0]
		fir_cmplx_inst.realtap_value[1]
		fir_cmplx_inst.realtap_value[2]
		fir_cmplx_inst.realtap_value[3]
		fir_cmplx_inst.realtap_value[4]
		fir_cmplx_inst.realtap_value[5]
		fir_cmplx_inst.realtap_value[6]
		fir_cmplx_inst.realtap_value[7]
		fir_cmplx_inst.realtap_value[8]
		fir_cmplx_inst.realtap_value[9]
		fir_cmplx_inst.realtap_value[10]
		fir_cmplx_inst.realtap_value[11]
		fir_cmplx_inst.realtap_value[12]
		fir_cmplx_inst.realtap_value[13]
		fir_cmplx_inst.realtap_value[14]
		fir_cmplx_inst.realtap_value[15]
		fir_cmplx_inst.realtap_value[16]
		fir_cmplx_inst.realtap_value[17]
		fir_cmplx_inst.realtap_value[18]
		fir_cmplx_inst.realtap_value[19]
		fir_cmplx_inst.realtap_value[20]
		fir_cmplx_inst.realtap_value[21]
		fir_cmplx_inst.realtap_value[22]
		fir_cmplx_inst.realtap_value[23]
		fir_cmplx_inst.realtap_value[24]
		fir_cmplx_inst.realtap_value[25]
		fir_cmplx_inst.realtap_value[26]
		fir_cmplx_inst.realtap_value[27]
		fir_cmplx_inst.realtap_value[28]
		fir_cmplx_inst.realtap_value[29]
		fir_cmplx_inst.realtap_value[30]
		fir_cmplx_inst.realtap_value[31]
		hp_pilot_fir_inst.product[0]
		hp_pilot_fir_inst.product[1]
		hp_pilot_fir_inst.product[2]
		hp_pilot_fir_inst.product[3]
		hp_pilot_fir_inst.product[4]
		hp_pilot_fir_inst.product[5]
		hp_pilot_fir_inst.product[6]
		hp_pilot_fir_inst.product[7]
		hp_pilot_fir_inst.product[8]
		hp_pilot_fir_inst.product[9]
		hp_pilot_fir_inst.product[10]
		hp_pilot_fir_inst.product[11]
		hp_pilot_fir_inst.product[12]
		hp_pilot_fir_inst.product[13]
		hp_pilot_fir_inst.product[14]
		hp_pilot_fir_inst.product[15]
		hp_pilot_fir_inst.product[16]
		hp_pilot_fir_inst.product[17]
		hp_pilot_fir_inst.product[18]
		hp_pilot_fir_inst.product[19]
		hp_pilot_fir_inst.product[20]
		hp_pilot_fir_inst.product[21]
		hp_pilot_fir_inst.product[22]
		hp_pilot_fir_inst.product[23]
		hp_pilot_fir_inst.product[24]
		hp_pilot_fir_inst.product[25]
		hp_pilot_fir_inst.product[26]
		hp_pilot_fir_inst.product[27]
		hp_pilot_fir_inst.product[28]
		hp_pilot_fir_inst.product[29]
		hp_pilot_fir_inst.product[30]
		hp_pilot_fir_inst.product[31]
		hp_pilot_fir_inst.tap_value[0]
		hp_pilot_fir_inst.tap_value[1]
		hp_pilot_fir_inst.tap_value[2]
		hp_pilot_fir_inst.tap_value[3]
		hp_pilot_fir_inst.tap_value[4]
		hp_pilot_fir_inst.tap_value[5]
		hp_pilot_fir_inst.tap_value[6]
		hp_pilot_fir_inst.tap_value[7]
		hp_pilot_fir_inst.tap_value[8]
		hp_pilot_fir_inst.tap_value[9]
		hp_pilot_fir_inst.tap_value[10]
		hp_pilot_fir_inst.tap_value[11]
		hp_pilot_fir_inst.tap_value[12]
		hp_pilot_fir_inst.tap_value[13]
		hp_pilot_fir_inst.tap_value[14]
		hp_pilot_fir_inst.tap_value[15]
		hp_pilot_fir_inst.tap_value[16]
		hp_pilot_fir_inst.tap_value[17]
		hp_pilot_fir_inst.tap_value[18]
		hp_pilot_fir_inst.tap_value[19]
		hp_pilot_fir_inst.tap_value[20]
		hp_pilot_fir_inst.tap_value[21]
		hp_pilot_fir_inst.tap_value[22]
		hp_pilot_fir_inst.tap_value[23]
		hp_pilot_fir_inst.tap_value[24]
		hp_pilot_fir_inst.tap_value[25]
		hp_pilot_fir_inst.tap_value[26]
		hp_pilot_fir_inst.tap_value[27]
		hp_pilot_fir_inst.tap_value[28]
		hp_pilot_fir_inst.tap_value[29]
		hp_pilot_fir_inst.tap_value[30]
		hp_pilot_fir_inst.tap_value[31]
		lmr_fir_inst.product[0]
		lmr_fir_inst.product[1]
		lmr_fir_inst.product[2]
		lmr_fir_inst.product[3]
		lmr_fir_inst.product[4]
		lmr_fir_inst.product[5]
		lmr_fir_inst.product[6]
		lmr_fir_inst.product[7]
		lmr_fir_inst.product[8]
		lmr_fir_inst.product[9]
		lmr_fir_inst.product[10]
		lmr_fir_inst.product[11]
		lmr_fir_inst.product[12]
		lmr_fir_inst.product[13]
		lmr_fir_inst.product[14]
		lmr_fir_inst.product[15]
		lmr_fir_inst.product[16]
		lmr_fir_inst.product[17]
		lmr_fir_inst.product[18]
		lmr_fir_inst.product[19]
		lmr_fir_inst.product[20]
		lmr_fir_inst.product[21]
		lmr_fir_inst.product[22]
		lmr_fir_inst.product[23]
		lmr_fir_inst.product[24]
		lmr_fir_inst.product[25]
		lmr_fir_inst.product[26]
		lmr_fir_inst.product[27]
		lmr_fir_inst.product[28]
		lmr_fir_inst.product[29]
		lmr_fir_inst.product[30]
		lmr_fir_inst.product[31]
		lmr_fir_inst.tap_value[0]
		lmr_fir_inst.tap_value[1]
		lmr_fir_inst.tap_value[2]
		lmr_fir_inst.tap_value[3]
		lmr_fir_inst.tap_value[4]
		lmr_fir_inst.tap_value[5]
		lmr_fir_inst.tap_value[6]
		lmr_fir_inst.tap_value[7]
		lmr_fir_inst.tap_value[8]
		lmr_fir_inst.tap_value[9]
		lmr_fir_inst.tap_value[10]
		lmr_fir_inst.tap_value[11]
		lmr_fir_inst.tap_value[12]
		lmr_fir_inst.tap_value[13]
		lmr_fir_inst.tap_value[14]
		lmr_fir_inst.tap_value[15]
		lmr_fir_inst.tap_value[16]
		lmr_fir_inst.tap_value[17]
		lmr_fir_inst.tap_value[18]
		lmr_fir_inst.tap_value[19]
		lmr_fir_inst.tap_value[20]
		lmr_fir_inst.tap_value[21]
		lmr_fir_inst.tap_value[22]
		lmr_fir_inst.tap_value[23]
		lmr_fir_inst.tap_value[24]
		lmr_fir_inst.tap_value[25]
		lmr_fir_inst.tap_value[26]
		lmr_fir_inst.tap_value[27]
		lmr_fir_inst.tap_value[28]
		lmr_fir_inst.tap_value[29]
		lmr_fir_inst.tap_value[30]
		lmr_fir_inst.tap_value[31]
		lpr_fir_inst.product[0]
		lpr_fir_inst.product[1]
		lpr_fir_inst.product[2]
		lpr_fir_inst.product[3]
		lpr_fir_inst.product[4]
		lpr_fir_inst.product[5]
		lpr_fir_inst.product[6]
		lpr_fir_inst.product[7]
		lpr_fir_inst.product[8]
		lpr_fir_inst.product[9]
		lpr_fir_inst.product[10]
		lpr_fir_inst.product[11]
		lpr_fir_inst.product[12]
		lpr_fir_inst.product[13]
		lpr_fir_inst.product[14]
		lpr_fir_inst.product[15]
		lpr_fir_inst.product[16]
		lpr_fir_inst.product[17]
		lpr_fir_inst.product[18]
		lpr_fir_inst.product[19]
		lpr_fir_inst.product[20]
		lpr_fir_inst.product[21]
		lpr_fir_inst.product[22]
		lpr_fir_inst.product[23]
		lpr_fir_inst.product[24]
		lpr_fir_inst.product[25]
		lpr_fir_inst.product[26]
		lpr_fir_inst.product[27]
		lpr_fir_inst.product[28]
		lpr_fir_inst.product[29]
		lpr_fir_inst.product[30]
		lpr_fir_inst.product[31]
		lpr_fir_inst.tap_value[0]
		lpr_fir_inst.tap_value[1]
		lpr_fir_inst.tap_value[2]
		lpr_fir_inst.tap_value[3]
		lpr_fir_inst.tap_value[4]
		lpr_fir_inst.tap_value[5]
		lpr_fir_inst.tap_value[6]
		lpr_fir_inst.tap_value[7]
		lpr_fir_inst.tap_value[8]
		lpr_fir_inst.tap_value[9]
		lpr_fir_inst.tap_value[10]
		lpr_fir_inst.tap_value[11]
		lpr_fir_inst.tap_value[12]
		lpr_fir_inst.tap_value[13]
		lpr_fir_inst.tap_value[14]
		lpr_fir_inst.tap_value[15]
		lpr_fir_inst.tap_value[16]
		lpr_fir_inst.tap_value[17]
		lpr_fir_inst.tap_value[18]
		lpr_fir_inst.tap_value[19]
		lpr_fir_inst.tap_value[20]
		lpr_fir_inst.tap_value[21]
		lpr_fir_inst.tap_value[22]
		lpr_fir_inst.tap_value[23]
		lpr_fir_inst.tap_value[24]
		lpr_fir_inst.tap_value[25]
		lpr_fir_inst.tap_value[26]
		lpr_fir_inst.tap_value[27]
		lpr_fir_inst.tap_value[28]
		lpr_fir_inst.tap_value[29]
		lpr_fir_inst.tap_value[30]
		lpr_fir_inst.tap_value[31]
		mult_demod_lmr_inst.a[0]
		mult_demod_lmr_inst.a[1]
		mult_demod_lmr_inst.a[2]
		mult_demod_lmr_inst.a[3]
		mult_demod_lmr_inst.a[4]
		mult_demod_lmr_inst.a[5]
		mult_demod_lmr_inst.a[6]
		mult_demod_lmr_inst.a[7]
		mult_demod_lmr_inst.a[8]
		mult_demod_lmr_inst.a[9]
		mult_demod_lmr_inst.a[10]
		mult_demod_lmr_inst.a[11]
		mult_demod_lmr_inst.a[12]
		mult_demod_lmr_inst.a[13]
		mult_demod_lmr_inst.a[14]
		mult_demod_lmr_inst.a[15]
		mult_demod_lmr_inst.a[16]
		mult_demod_lmr_inst.a[17]
		mult_demod_lmr_inst.a[18]
		mult_demod_lmr_inst.a[19]
		mult_demod_lmr_inst.a[20]
		mult_demod_lmr_inst.a[21]
		mult_demod_lmr_inst.a[22]
		mult_demod_lmr_inst.a[23]
		mult_demod_lmr_inst.a[24]
		mult_demod_lmr_inst.a[25]
		mult_demod_lmr_inst.a[26]
		mult_demod_lmr_inst.a[27]
		mult_demod_lmr_inst.a[28]
		mult_demod_lmr_inst.a[29]
		mult_demod_lmr_inst.a[30]
		mult_demod_lmr_inst.a[31]
		mult_demod_lmr_inst.b[18]
		mult_demod_lmr_inst.b[19]
		mult_demod_lmr_inst.b[20]
		mult_demod_lmr_inst.b[21]
		mult_demod_lmr_inst.b[22]
		mult_demod_lmr_inst.b[23]
		mult_demod_lmr_inst.b[24]
		mult_demod_lmr_inst.b[25]
		mult_demod_lmr_inst.b[26]
		mult_demod_lmr_inst.b[27]
		mult_demod_lmr_inst.b[28]
		mult_demod_lmr_inst.b[29]
		mult_demod_lmr_inst.b[30]
		mult_demod_lmr_inst.b[31]
		mult_demod_lmr_inst.calc[0]
		mult_demod_lmr_inst.calc[1]
		mult_demod_lmr_inst.calc[2]
		mult_demod_lmr_inst.calc[3]
		mult_demod_lmr_inst.calc[4]
		mult_demod_lmr_inst.calc[5]
		mult_demod_lmr_inst.calc[6]
		mult_demod_lmr_inst.calc[7]
		mult_demod_lmr_inst.calc[8]
		mult_demod_lmr_inst.calc[9]
		mult_demod_lmr_inst.calc[10]
		mult_demod_lmr_inst.calc[11]
		mult_demod_lmr_inst.calc[12]
		mult_demod_lmr_inst.calc[13]
		mult_demod_lmr_inst.calc[14]
		mult_demod_lmr_inst.calc[15]
		mult_demod_lmr_inst.calc[16]
		mult_demod_lmr_inst.calc[17]
		mult_demod_lmr_inst.calc[18]
		mult_demod_lmr_inst.calc[19]
		mult_demod_lmr_inst.calc[20]
		mult_demod_lmr_inst.calc[21]
		mult_demod_lmr_inst.calc[22]
		mult_demod_lmr_inst.calc[23]
		mult_demod_lmr_inst.calc[24]
		mult_demod_lmr_inst.calc[25]
		mult_demod_lmr_inst.calc[26]
		mult_demod_lmr_inst.calc[27]
		mult_demod_lmr_inst.calc[28]
		mult_demod_lmr_inst.calc[29]
		mult_demod_lmr_inst.calc[30]
		mult_demod_lmr_inst.calc[31]
		square_bp_pilot_fifo_inst.empty
		square_bp_pilot_inst.calc[0]
		square_bp_pilot_inst.calc[1]
		square_bp_pilot_inst.calc[2]
		square_bp_pilot_inst.calc[3]
		square_bp_pilot_inst.calc[4]
		square_bp_pilot_inst.calc[5]
		square_bp_pilot_inst.calc[6]
		square_bp_pilot_inst.calc[7]
		square_bp_pilot_inst.calc[8]
		square_bp_pilot_inst.calc[9]
		square_bp_pilot_inst.calc[10]
		square_bp_pilot_inst.calc[11]
		square_bp_pilot_inst.calc[12]
		square_bp_pilot_inst.calc[13]
		square_bp_pilot_inst.calc[14]
		square_bp_pilot_inst.calc[15]
		square_bp_pilot_inst.calc[16]
		square_bp_pilot_inst.calc[17]
		square_bp_pilot_inst.calc[18]
		square_bp_pilot_inst.calc[19]
		square_bp_pilot_inst.calc[20]
		square_bp_pilot_inst.calc[21]
		square_bp_pilot_inst.calc[22]
		square_bp_pilot_inst.calc[23]
		square_bp_pilot_inst.calc[24]
		square_bp_pilot_inst.calc[25]
		square_bp_pilot_inst.calc[26]
		square_bp_pilot_inst.calc[27]
		square_bp_pilot_inst.calc[28]
		square_bp_pilot_inst.calc[29]
		square_bp_pilot_inst.calc[30]
		square_bp_pilot_inst.calc[31]
		square_bp_pilot_inst.state[0]

New registers created by packing :
		bp_lmr_fifo_inst.state_ret
		bp_lmr_fifo_inst.state_ret_1
		bp_lmr_fifo_inst.state_ret_2
		bp_lmr_fifo_inst.state_ret_3
		bp_lmr_fifo_inst.state_ret_4
		bp_lmr_fifo_inst.state_ret_5
		bp_lmr_fir_inst.state_ret
		bp_lmr_fir_inst.tap_value_ret_1
		bp_lmr_fir_inst.tap_value_ret_2
		bp_lmr_fir_inst.tap_value_ret_16
		bp_lmr_fir_inst.tap_value_ret_17
		bp_lmr_fir_inst.tap_value_ret_18
		bp_lmr_fir_inst.tap_value_ret_19
		bp_lmr_fir_inst.tap_value_ret_31
		bp_lmr_fir_inst.tap_value_ret_63
		bp_pilot_fifo_inst.empty_ret
		bp_pilot_fifo_inst.state_ret
		bp_pilot_fifo_inst.state_ret_1
		bp_pilot_fifo_inst.state_ret_2
		bp_pilot_fifo_inst.state_ret_3
		bp_pilot_fifo_inst.state_ret_4
		bp_pilot_fifo_inst.state_ret_5
		bp_pilot_fir_inst.state_ret
		bp_pilot_fir_inst.tap_value_ret_1
		bp_pilot_fir_inst.tap_value_ret_2
		bp_pilot_fir_inst.tap_value_ret_16
		bp_pilot_fir_inst.tap_value_ret_17
		bp_pilot_fir_inst.tap_value_ret_18
		bp_pilot_fir_inst.tap_value_ret_19
		bp_pilot_fir_inst.tap_value_ret_31
		bp_pilot_fir_inst.tap_value_ret_63
		demod_fifo_inst.state_ret_5
		demod_fifo_inst.wr_addr_ret
		demod_fifo_inst.wr_addr_ret_1
		demod_fifo_inst.wr_addr_ret_3
		demod_fifo_inst.wr_addr_ret_4
		demod_fifo_inst.wr_addr_ret_6
		demodulate_inst.imag_curr_ret_0
		demodulate_inst.qarctan_inst.divider_inst.a_ret
		demodulate_inst.qarctan_inst.divider_inst.a_ret_0
		demodulate_inst.qarctan_inst.divider_inst.a_ret_10
		demodulate_inst.qarctan_inst.divider_inst.a_ret_11
		demodulate_inst.qarctan_inst.divider_inst.a_ret_19
		demodulate_inst.qarctan_inst.divider_inst.a_ret_23
		demodulate_inst.qarctan_inst.divider_inst.a_ret_25
		demodulate_inst.qarctan_inst.divider_inst.a_ret_27
		demodulate_inst.qarctan_inst.divider_inst.a_ret_29
		demodulate_inst.qarctan_inst.divider_inst.a_ret_31
		demodulate_inst.qarctan_inst.divider_inst.a_ret_33
		demodulate_inst.qarctan_inst.divider_inst.a_ret_35
		demodulate_inst.qarctan_inst.divider_inst.a_ret_37
		demodulate_inst.qarctan_inst.divider_inst.a_ret_39
		demodulate_inst.qarctan_inst.divider_inst.a_ret_41
		demodulate_inst.qarctan_inst.divider_inst.a_ret_43
		demodulate_inst.qarctan_inst.divider_inst.a_ret_45
		demodulate_inst.qarctan_inst.divider_inst.a_ret_46
		demodulate_inst.qarctan_inst.divider_inst.a_ret_48
		demodulate_inst.qarctan_inst.divider_inst.a_ret_50
		demodulate_inst.qarctan_inst.divider_inst.a_ret_52
		demodulate_inst.qarctan_inst.divider_inst.a_ret_87
		demodulate_inst.qarctan_inst.divider_inst.a_ret_89
		demodulate_inst.qarctan_inst.divider_inst.a_ret_91
		demodulate_inst.qarctan_inst.divider_inst.a_ret_93
		demodulate_inst.qarctan_inst.divider_inst.a_ret_95
		demodulate_inst.qarctan_inst.divider_inst.a_ret_97
		demodulate_inst.qarctan_inst.divider_inst.a_ret_99
		demodulate_inst.qarctan_inst.divider_inst.a_ret_100
		demodulate_inst.qarctan_inst.divider_inst.a_ret_100_rep1
		demodulate_inst.qarctan_inst.divider_inst.a_ret_101
		demodulate_inst.qarctan_inst.divider_inst.a_ret_103
		demodulate_inst.qarctan_inst.divider_inst.a_ret_105
		demodulate_inst.qarctan_inst.divider_inst.a_ret_107
		demodulate_inst.qarctan_inst.divider_inst.a_ret_109
		demodulate_inst.qarctan_inst.divider_inst.a_ret_111
		demodulate_inst.qarctan_inst.divider_inst.a_ret_113
		demodulate_inst.qarctan_inst.divider_inst.a_ret_115
		demodulate_inst.qarctan_inst.divider_inst.a_ret_117
		demodulate_inst.qarctan_inst.divider_inst.a_ret_118
		demodulate_inst.qarctan_inst.divider_inst.a_ret_118_rep1
		demodulate_inst.qarctan_inst.divider_inst.a_ret_122
		demodulate_inst.qarctan_inst.divider_inst.a_ret_123
		demodulate_inst.qarctan_inst.divider_inst.a_ret_124
		demodulate_inst.qarctan_inst.divider_inst.a_ret_125
		demodulate_inst.qarctan_inst.divider_inst.a_ret_126
		demodulate_inst.qarctan_inst.divider_inst.a_ret_127
		demodulate_inst.qarctan_inst.divider_inst.a_ret_128
		demodulate_inst.qarctan_inst.divider_inst.a_ret_129
		demodulate_inst.qarctan_inst.divider_inst.a_ret_130
		demodulate_inst.qarctan_inst.divider_inst.a_ret_131
		demodulate_inst.qarctan_inst.divider_inst.a_ret_132
		demodulate_inst.qarctan_inst.divider_inst.a_ret_133
		demodulate_inst.qarctan_inst.divider_inst.b_ret
		demodulate_inst.qarctan_inst.divider_inst.b_ret_30
		demodulate_inst.qarctan_inst.divider_inst.msb_a_ret
		demodulate_inst.qarctan_inst.divider_inst.p_ret
		demodulate_inst.qarctan_inst.divider_inst.p_ret_0
		demodulate_inst.qarctan_inst.divider_inst.p_ret_1
		demodulate_inst.qarctan_inst.divider_inst.q_ret
		demodulate_inst.qarctan_inst.divider_inst.q_ret_1
		demodulate_inst.qarctan_inst.divider_inst.q_ret_24
		demodulate_inst.state_1_ret
		demodulate_inst.state_1_ret_1
		demodulate_inst.state_ret_7
		demodulate_inst.state_ret_8
		fir_cmplx_inst.imagtap_value_ret_2
		fir_cmplx_inst.imagtap_value_ret_31
		fir_cmplx_inst.imagtap_value_ret_63
		fir_cmplx_inst.realtap_value_ret_1
		fir_cmplx_inst.realtap_value_ret_2
		fir_cmplx_inst.realtap_value_ret_31
		fir_cmplx_inst.taps_counter_ret
		hp_pilot_fifo_inst.state_ret
		hp_pilot_fifo_inst.state_ret_1
		hp_pilot_fifo_inst.state_ret_2
		hp_pilot_fifo_inst.state_ret_3
		hp_pilot_fifo_inst.state_ret_4
		hp_pilot_fifo_inst.state_ret_5
		hp_pilot_fir_inst.state_ret
		hp_pilot_fir_inst.tap_value_ret_1
		hp_pilot_fir_inst.tap_value_ret_2
		hp_pilot_fir_inst.tap_value_ret_16
		hp_pilot_fir_inst.tap_value_ret_17
		hp_pilot_fir_inst.tap_value_ret_18
		hp_pilot_fir_inst.tap_value_ret_19
		hp_pilot_fir_inst.tap_value_ret_31
		hp_pilot_fir_inst.tap_value_ret_63
		left_deemph_fifo_inst.wr_addr_ret
		left_deemph_fifo_inst.wr_addr_ret_1
		left_deemph_fifo_inst.wr_addr_ret_3
		left_deemph_fifo_inst.wr_addr_ret_4
		left_deemph_fifo_inst.wr_addr_ret_6
		left_deemph_fifo_inst.wr_addr_ret_7
		left_deemph_inst.state_ret
		left_deemph_inst.state_ret_1
		left_gain_fifo_inst.empty_ret_1
		left_gain_fifo_inst.empty_ret_3
		left_gain_fifo_inst.empty_ret_4
		left_gain_fifo_inst.empty_ret_5
		left_gain_fifo_inst.empty_ret_6
		left_gain_fifo_inst.empty_ret_7
		left_gain_fifo_inst.empty_ret_8
		left_gain_fifo_inst.empty_ret_10
		left_gain_inst.empty_ret_1
		left_gain_inst.empty_ret_2
		lmr_fifo_inst.state_ret
		lmr_fifo_inst.state_ret_1
		lmr_fifo_inst.state_ret_2
		lmr_fifo_inst.state_ret_3
		lmr_fifo_inst.state_ret_4
		lmr_fifo_inst.state_ret_5
		lmr_fir_inst.state_ret
		lmr_fir_inst.tap_value_ret_1
		lmr_fir_inst.tap_value_ret_2
		lmr_fir_inst.tap_value_ret_16
		lmr_fir_inst.tap_value_ret_17
		lmr_fir_inst.tap_value_ret_18
		lmr_fir_inst.tap_value_ret_19
		lmr_fir_inst.tap_value_ret_31
		lmr_fir_inst.tap_value_ret_63
		lpr_fifo_inst.state_ret
		lpr_fifo_inst.state_ret_1
		lpr_fifo_inst.state_ret_2
		lpr_fifo_inst.state_ret_3
		lpr_fifo_inst.state_ret_4
		lpr_fifo_inst.state_ret_5
		lpr_fir_inst.state_ret
		lpr_fir_inst.tap_value_ret_1
		lpr_fir_inst.tap_value_ret_2
		lpr_fir_inst.tap_value_ret_16
		lpr_fir_inst.tap_value_ret_17
		lpr_fir_inst.tap_value_ret_18
		lpr_fir_inst.tap_value_ret_19
		lpr_fir_inst.tap_value_ret_31
		lpr_fir_inst.tap_value_ret_63
		mult_demod_lmr_inst.a_ret
		mult_demod_lmr_inst.a_ret_0
		mult_demod_lmr_inst.a_ret_1
		mult_demod_lmr_inst.a_ret_3
		mult_demod_lmr_inst.a_ret_7
		mult_demod_lmr_inst.a_ret_10
		mult_demod_lmr_inst.a_ret_11
		mult_demod_lmr_inst.a_ret_15
		mult_demod_lmr_inst.a_ret_19
		mult_demod_lmr_inst.a_ret_23
		mult_demod_lmr_inst.a_ret_27
		mult_demod_lmr_inst.a_ret_31
		mult_demod_lmr_inst.a_ret_35
		mult_demod_lmr_inst.a_ret_39
		mult_demod_lmr_inst.a_ret_43
		mult_demod_lmr_inst.a_ret_47
		mult_demod_lmr_inst.a_ret_51
		mult_demod_lmr_inst.b_ret
		mult_demod_lmr_inst.b_ret_3
		mult_demod_lmr_inst.b_ret_7
		mult_demod_lmr_inst.b_ret_11
		mult_demod_lmr_inst.b_ret_15
		mult_demod_lmr_inst.b_ret_19
		mult_demod_lmr_inst.b_ret_23
		mult_demod_lmr_inst.b_ret_27
		mult_demod_lmr_inst.b_ret_31
		mult_demod_lmr_inst.b_ret_35
		mult_demod_lmr_inst.b_ret_39
		mult_demod_lmr_inst.b_ret_43
		mult_demod_lmr_inst.b_ret_47
		mult_demod_lmr_inst.b_ret_51
		read_iq_inst.state_ret_2
		read_iq_inst.state_ret_5
		reg
		reg_0
		reg_0_0
		reg_1
		reg_2
		reg_3
		reg_4
		reg_5
		reg_6
		reg_7
		reg_8
		reg_9
		reg_10
		reg_11
		right_deemph_fifo_inst.wr_addr_ret
		right_deemph_fifo_inst.wr_addr_ret_1
		right_deemph_fifo_inst.wr_addr_ret_3
		right_deemph_fifo_inst.wr_addr_ret_4
		right_deemph_fifo_inst.wr_addr_ret_6
		right_deemph_fifo_inst.wr_addr_ret_7
		right_deemph_inst.state_ret
		right_deemph_inst.state_ret_1
		right_gain_fifo_inst.empty_ret_1
		right_gain_fifo_inst.empty_ret_3
		right_gain_fifo_inst.empty_ret_4
		right_gain_fifo_inst.empty_ret_5
		right_gain_fifo_inst.empty_ret_6
		right_gain_fifo_inst.empty_ret_7
		right_gain_fifo_inst.empty_ret_8
		right_gain_fifo_inst.empty_ret_10
		right_gain_inst.empty_ret_1
		right_gain_inst.empty_ret_2
		square_bp_pilot_fifo_inst.empty_ret
		square_bp_pilot_inst.state_ret
		square_bp_pilot_inst.state_ret_1
		square_bp_pilot_inst.state_ret_2
		square_bp_pilot_inst.state_ret_4

@N: MF322 |Retiming summary: 720 registers retimed to 859 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 720 registers retimed to 859

Original and Pipelined registers replaced by retiming :

New registers created by retiming :


		#####   END RETIMING REPORT  #####

@N: FA100 :|Instance "demodulate_inst.qarctan_inst.divider_inst.un1_state_12_0_i" with "74" loads has been replicated "2" time(s) due to hard fanout limit of "30" 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 258MB peak: 280MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 259MB peak: 280MB)

@N: MT611 :|Automatically generated clock demodulate|state_derived_clock[2] is not used and is being removed
@N: MT611 :|Automatically generated clock gain_32s_10s_1|state_derived_clock[0] is not used and is being removed
@N: MT611 :|Automatically generated clock read_iq_32s_16s_8s_10s|state_derived_clock[0] is not used and is being removed
@N: MT611 :|Automatically generated clock gain_32s_10s_0|state_derived_clock[0] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3986 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cycloneive_io_ibuf     3986       reg_0_0[10]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 209MB peak: 280MB)

Writing Analyst data base /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/synwork/proj_2_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 236MB peak: 280MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 245MB peak: 280MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/proj_2_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 237MB peak: 280MB)


Start final timing analysis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 236MB peak: 280MB)

@W: MT420 |Found inferred clock fm_radio|clock with period 10.00ns. Please declare a user-defined clock on port clock.
@N: MT535 |Writing timing correlation to file /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/proj_2_ctd.txt 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar  8 13:38:51 2024
#


Top view:               fm_radio
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/mwp8699/CE387-Assignments/final_project/syn/rev_2/proj_2_fsm.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.278

                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------
fm_radio|clock     100.0 MHz     103.1 MHz     10.000        9.704         0.296     inferred     Inferred_clkgroup_0
System             100.0 MHz     140.5 MHz     10.000        7.117         2.883     system       system_clkgroup    
=====================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
System          System          |  10.000      2.883  |  No paths    -      |  No paths    -      |  No paths    -    
System          fm_radio|clock  |  10.000      2.053  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio|clock  System          |  10.000      0.278  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio|clock  fm_radio|clock  |  10.000      0.296  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: fm_radio|clock
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                                         Arrival          
Instance                                                       Reference          Type                                      Pin            Net                  Time        Slack
                                                               Clock                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
right_gain_inst.DEQUANTIZE_27\.i_56_mu_0_mu_muladd_0[13:0]     fm_radio|clock     fm_radio_SYN_MULT_ADD_1_14_11_25_0_6      result[0]      i_56_mu_59_F[0]      4.271       0.278
left_gain_inst.DEQUANTIZE_27\.i_56_mu_0_mu_muladd_0[13:0]      fm_radio|clock     fm_radio_SYN_MULT_ADD_1_14_11_25_0_5      result[0]      i_56_mu_55_F[0]      4.271       0.278
left_gain_inst.DEQUANTIZE_27\.i_56_ml_ml_muladd_0[28:0]        fm_radio|clock     fm_radio_SYN_MULT_ADD_1_11_18_29_0_28     result[18]     i_56_ml_54_F[18]     4.271       0.289
right_gain_inst.DEQUANTIZE_27\.i_56_ml_ml_muladd_0[28:0]       fm_radio|clock     fm_radio_SYN_MULT_ADD_1_11_18_29_0_29     result[18]     i_56_ml_58_F[18]     4.271       0.289
demodulate_inst.qarctan_inst.divider_inst.q_ret                fm_radio|clock     dffeas                                    q              q_ret_1z             0.845       0.296
right_gain_inst.DEQUANTIZE_27\.i_56_mu_0_mu_muladd_0[13:0]     fm_radio|clock     fm_radio_SYN_MULT_ADD_1_14_11_25_0_6      result[1]      i_56_mu_59_F[1]      4.271       0.344
left_gain_inst.DEQUANTIZE_27\.i_56_mu_0_mu_muladd_0[13:0]      fm_radio|clock     fm_radio_SYN_MULT_ADD_1_14_11_25_0_5      result[1]      i_56_mu_55_F[1]      4.271       0.344
right_gain_inst.DEQUANTIZE_27\.i_56_ml_ml_muladd_0[28:0]       fm_radio|clock     fm_radio_SYN_MULT_ADD_1_11_18_29_0_29     result[19]     i_56_ml_58_F[19]     4.271       0.355
left_gain_inst.DEQUANTIZE_27\.i_56_ml_ml_muladd_0[28:0]        fm_radio|clock     fm_radio_SYN_MULT_ADD_1_11_18_29_0_28     result[19]     i_56_ml_54_F[19]     4.271       0.355
left_gain_inst.DEQUANTIZE_27\.i_56_mu_0_mu_muladd_0[13:0]      fm_radio|clock     fm_radio_SYN_MULT_ADD_1_14_11_25_0_5      result[2]      i_56_mu_55_F[2]      4.271       0.410
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                 Required          
Instance                                          Reference          Type            Pin         Net                       Time         Slack
                                                  Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------
right_gain_inst.dout[24]                          fm_radio|clock     SYNLPM_LAT1     DATA[0]     dout_3[24]                10.631       0.278
left_gain_inst.dout[24]                           fm_radio|clock     SYNLPM_LAT1     DATA[0]     dout_3[24]                10.631       0.278
demodulate_inst.qarctan_inst.quad_product[30]     fm_radio|clock     dffeas          d           quad_product_c_3d[28]     10.527       0.296
demodulate_inst.qarctan_inst.quad_product[31]     fm_radio|clock     dffeas          d           quad_product_c_3d[29]     10.527       0.296
right_gain_inst.dout[23]                          fm_radio|clock     SYNLPM_LAT1     DATA[0]     dout_3[23]                10.631       0.350
left_gain_inst.dout[23]                           fm_radio|clock     SYNLPM_LAT1     DATA[0]     dout_3[23]                10.631       0.350
demodulate_inst.qarctan_inst.quad_product[28]     fm_radio|clock     dffeas          d           quad_product_c_3d[26]     10.527       0.362
demodulate_inst.qarctan_inst.quad_product[29]     fm_radio|clock     dffeas          d           quad_product_c_3d[27]     10.527       0.362
right_gain_inst.dout[22]                          fm_radio|clock     SYNLPM_LAT1     DATA[0]     dout_3[22]                10.631       0.404
left_gain_inst.dout[22]                           fm_radio|clock     SYNLPM_LAT1     DATA[0]     dout_3[22]                10.631       0.404
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.631

    - Propagation time:                      10.353
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.278

    Number of logic level(s):                17
    Starting point:                          right_gain_inst.DEQUANTIZE_27\.i_56_mu_0_mu_muladd_0[13:0] / result[0]
    Ending point:                            right_gain_inst.dout[24] / DATA[0]
    The start point is clocked by            fm_radio|clock [rising] on pin clock0
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                                                                          Pin           Pin               Arrival     No. of    
Name                                                           Type                                     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
right_gain_inst.DEQUANTIZE_27\.i_56_mu_0_mu_muladd_0[13:0]     fm_radio_SYN_MULT_ADD_1_14_11_25_0_6     result[0]     Out     4.271     4.271       -         
i_56_mu_59_F[0]                                                Net                                      -             -       0.935     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add18                    cycloneive_lcell_comb                    datab         In      -         5.206       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add18                    cycloneive_lcell_comb                    cout          Out     0.509     5.715       -         
i_56_a_carry_18                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add19                    cycloneive_lcell_comb                    cin           In      -         5.715       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add19                    cycloneive_lcell_comb                    cout          Out     0.066     5.781       -         
i_56_a_carry_19                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add20                    cycloneive_lcell_comb                    cin           In      -         5.781       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add20                    cycloneive_lcell_comb                    cout          Out     0.066     5.847       -         
i_56_a_carry_20                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add21                    cycloneive_lcell_comb                    cin           In      -         5.847       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add21                    cycloneive_lcell_comb                    cout          Out     0.066     5.913       -         
i_56_a_carry_21                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add22                    cycloneive_lcell_comb                    cin           In      -         5.913       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add22                    cycloneive_lcell_comb                    cout          Out     0.066     5.979       -         
i_56_a_carry_22                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add23                    cycloneive_lcell_comb                    cin           In      -         5.979       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add23                    cycloneive_lcell_comb                    cout          Out     0.066     6.045       -         
i_56_a_carry_23                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add24                    cycloneive_lcell_comb                    cin           In      -         6.045       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add24                    cycloneive_lcell_comb                    cout          Out     0.066     6.111       -         
i_56_a_carry_24                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add25                    cycloneive_lcell_comb                    cin           In      -         6.111       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add25                    cycloneive_lcell_comb                    cout          Out     0.066     6.177       -         
i_56_a_carry_25                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add26                    cycloneive_lcell_comb                    cin           In      -         6.177       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add26                    cycloneive_lcell_comb                    cout          Out     0.066     6.243       -         
i_56_a_carry_26                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add27                    cycloneive_lcell_comb                    cin           In      -         6.243       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add27                    cycloneive_lcell_comb                    cout          Out     0.066     6.309       -         
i_56_a_carry_27                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add28                    cycloneive_lcell_comb                    cin           In      -         6.309       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add28                    cycloneive_lcell_comb                    cout          Out     0.066     6.375       -         
i_56_a_carry_28                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add29                    cycloneive_lcell_comb                    cin           In      -         6.375       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add29                    cycloneive_lcell_comb                    cout          Out     0.066     6.441       -         
i_56_a_carry_29                                                Net                                      -             -       0.000     -           1         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add30                    cycloneive_lcell_comb                    cin           In      -         6.441       -         
right_gain_inst.DEQUANTIZE_27\.i_56_a_add30                    cycloneive_lcell_comb                    combout       Out     0.000     6.441       -         
i_56_a_add30                                                   Net                                      -             -       0.439     -           3         
right_gain_inst.DEQUANTIZE_27\.un576_DEQUANTIZE[30]            cycloneive_lcell_comb                    dataa         In      -         6.880       -         
right_gain_inst.DEQUANTIZE_27\.un576_DEQUANTIZE[30]            cycloneive_lcell_comb                    combout       Out     0.437     7.317       -         
un576_DEQUANTIZE[30]                                           Net                                      -             -       0.432     -           2         
right_gain_inst.DEQUANTIZE_214_1[20]                           cycloneive_lcell_comb                    datab         In      -         7.749       -         
right_gain_inst.DEQUANTIZE_214_1[20]                           cycloneive_lcell_comb                    combout       Out     0.443     8.192       -         
DEQUANTIZE_214_1[20]                                           Net                                      -             -       0.652     -           1         
right_gain_inst.DEQUANTIZE_216[20]                             cycloneive_lcell_comb                    datac         In      -         8.843       -         
right_gain_inst.DEQUANTIZE_216[20]                             cycloneive_lcell_comb                    combout       Out     0.429     9.272       -         
DEQUANTIZE_216[20]                                             Net                                      -             -       0.326     -           1         
right_gain_inst.dout_3[24]                                     cycloneive_lcell_comb                    datac         In      -         9.598       -         
right_gain_inst.dout_3[24]                                     cycloneive_lcell_comb                    combout       Out     0.429     10.027      -         
dout_3[24]                                                     Net                                      -             -       0.326     -           1         
right_gain_inst.dout[24]                                       SYNLPM_LAT1                              DATA[0]       In      -         10.353      -         
==============================================================================================================================================================
Total path delay (propagation time + setup) of 9.722 is 6.613(68.0%) logic and 3.109(32.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                    Arrival          
Instance                                      Reference     Type            Pin      Net                  Time        Slack
                                              Clock                                                                        
---------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.dividend[31]     System        SYNLPM_LAT1     Q[0]     dividend[31]         0.845       2.053
demodulate_inst.qarctan_inst.divisor[31]      System        SYNLPM_LAT1     Q[0]     divisor[31]          0.845       2.074
demodulate_inst.qarctan_imag[23]              System        SYNLPM_LAT1     Q[0]     qarctan_imag[23]     0.845       2.883
demodulate_inst.qarctan_real[11]              System        SYNLPM_LAT1     Q[0]     qarctan_real[11]     0.845       3.184
demodulate_inst.qarctan_real[4]               System        SYNLPM_LAT1     Q[0]     qarctan_real[4]      0.845       3.190
demodulate_inst.qarctan_real[10]              System        SYNLPM_LAT1     Q[0]     qarctan_real[10]     0.845       3.190
demodulate_inst.qarctan_real[2]               System        SYNLPM_LAT1     Q[0]     qarctan_real[2]      0.845       3.196
demodulate_inst.qarctan_real[12]              System        SYNLPM_LAT1     Q[0]     qarctan_real[12]     0.845       3.198
demodulate_inst.qarctan_real[5]               System        SYNLPM_LAT1     Q[0]     qarctan_real[5]      0.845       3.212
demodulate_inst.qarctan_imag[21]              System        SYNLPM_LAT1     Q[0]     qarctan_imag[21]     0.845       3.213
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                   Required          
Instance                                          Reference     Type       Pin     Net                       Time         Slack
                                                  Clock                                                                        
-------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.quad_product[3]      System        dffeas     d       quad_product_c_3d[1]      10.527       2.053
demodulate_inst.qarctan_inst.quad_product[4]      System        dffeas     d       quad_product_c_3d[2]      10.527       2.053
demodulate_inst.qarctan_inst.quad_product[5]      System        dffeas     d       quad_product_c_3d[3]      10.527       2.053
demodulate_inst.qarctan_inst.quad_product[6]      System        dffeas     d       quad_product_c_3d[4]      10.527       2.053
demodulate_inst.qarctan_inst.quad_product[7]      System        dffeas     d       quad_product_c_3d[5]      10.527       2.053
demodulate_inst.qarctan_inst.quad_product[8]      System        dffeas     d       quad_product_c_3d[6]      10.527       2.053
demodulate_inst.qarctan_inst.quad_product[9]      System        dffeas     d       quad_product_c_3d[7]      10.527       2.053
demodulate_inst.qarctan_inst.quad_product[10]     System        dffeas     d       quad_product_c_3d[8]      10.527       2.053
demodulate_inst.qarctan_inst.quad_product[11]     System        dffeas     d       quad_product_c_3d[9]      10.527       2.053
demodulate_inst.qarctan_inst.quad_product[12]     System        dffeas     d       quad_product_c_3d[10]     10.527       2.053
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      8.474
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.053

    Number of logic level(s):                3
    Starting point:                          demodulate_inst.qarctan_inst.dividend[31] / Q[0]
    Ending point:                            demodulate_inst.qarctan_inst.quad_product[31] / d
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                                  Pin            Pin               Arrival     No. of    
Name                                                          Type                              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.dividend[31]                     SYNLPM_LAT1                       Q[0]           Out     0.845     0.845       -         
dividend[31]                                                  Net                               -              -       0.370     -           6         
demodulate_inst.qarctan_inst.divider_inst.internal_sign_2     cycloneive_lcell_comb             datab          In      -         1.215       -         
demodulate_inst.qarctan_inst.divider_inst.internal_sign_2     cycloneive_lcell_comb             combout        Out     0.443     1.658       -         
internal_sign_2_1z                                            Net                               -              -       0.824     -           29        
demodulate_inst.qarctan_inst.quad_product_c_3_v[1]            cycloneive_lcell_comb             datac          In      -         2.482       -         
demodulate_inst.qarctan_inst.quad_product_c_3_v[1]            cycloneive_lcell_comb             combout        Out     0.429     2.911       -         
quad_product_c_3_v[1]                                         Net                               -              -       0.326     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3[31:0]           fm_radio_SYN_SMULT_32_9_41_51     dataa[3]       In      -         3.237       -         
demodulate_inst.qarctan_inst.quad_product_c_3[31:0]           fm_radio_SYN_SMULT_32_9_41_51     result[31]     Out     4.302     7.539       -         
quad_product_c_3d[29]                                         Net                               -              -       0.935     -           1         
demodulate_inst.qarctan_inst.quad_product[31]                 dffeas                            d              In      -         8.474       -         
=======================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 7.947 is 5.492(69.1%) logic and 2.455(30.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 242MB peak: 280MB)


Finished timing report (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 242MB peak: 280MB)

##### START OF AREA REPORT #####[
Design view:work.fm_radio(verilog)
Selecting part EP4CE115F23C7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 7542 of 114480 ( 6%)
Logic element usage by number of inputs
		  4 input functions 	 2961
		  3 input functions 	 1609
		  <=2 input functions 	 2972
Logic elements by mode
		  normal mode            4931
		  arithmetic mode        2611
Total registers 3920 of 114480 ( 3%)
I/O pins 80 of 529 (15%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 50
DSP.Simple_Multipliers_36_bit: 1
DSP Blocks:     54  (108 nine-bit DSP elements).
DSP Utilization: 20.30% of available 266 blocks (532 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             2672
Sload:           179
Sclr:            146
Total ESB:      14800 bits 

LPM latches:    497

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 73MB peak: 280MB)

Process took 0h:00m:29s realtime, 0h:00m:28s cputime
# Fri Mar  8 13:38:51 2024

###########################################################]
