// Seed: 93860859
module module_0 (
    input reg id_0,
    output id_1
    , id_25,
    output logic id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output id_7,
    output id_8,
    input id_9,
    output logic id_10,
    output logic id_11,
    output sample,
    output id_13,
    output id_14,
    input id_15,
    output logic id_16,
    output id_17,
    input id_18,
    output id_19,
    input logic id_20,
    input id_21,
    input id_22,
    input logic id_23,
    output logic id_24
);
  always @(posedge id_5, posedge id_6) begin
    if (id_21) begin
      SystemTFIdentifier(id_15);
      id_19 <= id_0;
    end else assign id_4 = id_9;
  end
endmodule
