{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742194514008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742194514008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 17 14:55:13 2025 " "Processing started: Mon Mar 17 14:55:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742194514008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742194514008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DECODER3_5 -c DECODER3_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DECODER3_5 -c DECODER3_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742194514009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742194514395 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\" decoder3_5.v(7) " "Verilog HDL syntax error at decoder3_5.v(7) near text \"(\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\"" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1742194514493 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "B decoder3_5.v(7) " "Verilog HDL error at decoder3_5.v(7): object B declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 7 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1742194514496 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "C decoder3_5.v(7) " "Verilog HDL error at decoder3_5.v(7): object C declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 7 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1742194514496 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" decoder3_5.v(7) " "Verilog HDL syntax error at decoder3_5.v(7) near text \"\}\";  expecting \";\"" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1742194514496 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "B decoder3_5.v(8) " "Verilog HDL error at decoder3_5.v(8): object B declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 8 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1742194514497 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "C decoder3_5.v(8) " "Verilog HDL error at decoder3_5.v(8): object C declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 8 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1742194514497 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" decoder3_5.v(8) " "Verilog HDL syntax error at decoder3_5.v(8) near text \"\}\";  expecting \";\"" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1742194514497 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "B decoder3_5.v(9) " "Verilog HDL error at decoder3_5.v(9): object B declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 9 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1742194514497 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "C decoder3_5.v(9) " "Verilog HDL error at decoder3_5.v(9): object C declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 9 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1742194514497 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" decoder3_5.v(9) " "Verilog HDL syntax error at decoder3_5.v(9) near text \"\}\";  expecting \";\"" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1742194514497 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "B decoder3_5.v(10) " "Verilog HDL error at decoder3_5.v(10): object B declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 10 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1742194514497 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "C decoder3_5.v(10) " "Verilog HDL error at decoder3_5.v(10): object C declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 10 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1742194514497 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" decoder3_5.v(10) " "Verilog HDL syntax error at decoder3_5.v(10) near text \"\}\";  expecting \";\"" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1742194514497 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DECODER3_5 decoder3_5.v(1) " "Ignored design unit \"DECODER3_5\" at decoder3_5.v(1) due to previous errors" {  } { { "decoder3_5.v" "" { Text "C:/verilogDesign/hw4_6/decoder3_5.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1742194514498 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742194514621 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 17 14:55:14 2025 " "Processing ended: Mon Mar 17 14:55:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742194514621 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742194514621 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742194514621 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742194514621 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus II Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742194515219 ""}
