<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>QFreeRTOS: source/portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">QFreeRTOS
   &#160;<span id="projectnumber">0.0.1</span>
   </div>
   <div id="projectbrief">Qt port of FreeRTOS (Simulation)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ioat91sam7x256_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ioat91sam7x256.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ioat91sam7x256_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// - ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// -          ATMEL Microcontroller Software Support  -  ROUSSET  -</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// - ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// -  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// -  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// -  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// -  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// -  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// -  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// -  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// -  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// -  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// -  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// - ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// - File Name           : AT91SAM7X256.h</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// - Object              : AT91SAM7X256 definitions</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// - Generated           : AT91 SW Application Group  05/20/2005 (16:22:29)</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// - </span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// - CVS Reference       : /AT91SAM7X256.pl/1.11/Tue May 10 12:15:32 2005//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// - CVS Reference       : /SYS_SAM7X.pl/1.3/Tue Feb  1 17:01:43 2005//</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// - CVS Reference       : /MC_SAM7X.pl/1.2/Fri May 20 14:13:04 2005//</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// - CVS Reference       : /PMC_SAM7X.pl/1.4/Tue Feb  8 13:58:10 2005//</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// - CVS Reference       : /RSTC_SAM7X.pl/1.1/Tue Feb  1 16:16:26 2005//</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// - CVS Reference       : /UDP_SAM7X.pl/1.1/Tue May 10 11:35:35 2005//</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// - CVS Reference       : /PWM_SAM7X.pl/1.1/Tue May 10 11:53:07 2005//</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// - CVS Reference       : /AIC_6075B.pl/1.3/Fri May 20 14:01:30 2005//</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// - CVS Reference       : /PIO_6057A.pl/1.2/Thu Feb  3 10:18:28 2005//</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// - CVS Reference       : /RTTC_6081A.pl/1.2/Tue Nov  9 14:43:58 2004//</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// - CVS Reference       : /PITC_6079A.pl/1.2/Tue Nov  9 14:43:56 2004//</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// - CVS Reference       : /WDTC_6080A.pl/1.3/Tue Nov  9 14:44:00 2004//</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// - CVS Reference       : /VREG_6085B.pl/1.1/Tue Feb  1 16:05:48 2005//</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// - CVS Reference       : /PDC_6074C.pl/1.2/Thu Feb  3 08:48:54 2005//</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// - CVS Reference       : /DBGU_6059D.pl/1.1/Mon Jan 31 13:15:32 2005//</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// - CVS Reference       : /SPI_6088D.pl/1.3/Fri May 20 14:08:59 2005//</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// - CVS Reference       : /US_6089C.pl/1.1/Mon Jul 12 18:23:26 2004//</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// - CVS Reference       : /SSC_6078A.pl/1.1/Tue Jul 13 07:45:40 2004//</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// - CVS Reference       : /TWI_6061A.pl/1.1/Tue Jul 13 07:38:06 2004//</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// - CVS Reference       : /TC_6082A.pl/1.7/Fri Mar 11 12:52:17 2005//</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// - CVS Reference       : /CAN_6019B.pl/1.1/Tue Mar  8 12:42:22 2005//</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// - CVS Reference       : /EMACB_6119A.pl/1.5/Thu Feb  3 15:52:04 2005//</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// - CVS Reference       : /ADC_6051C.pl/1.1/Fri Oct 17 09:12:38 2003//</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// - CVS Reference       : /AES_6149A.pl/1.10/Mon Feb  7 09:44:25 2005//</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// - CVS Reference       : /DES3_6150A.pl/1.1/Mon Jan 17 08:34:31 2005//</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// - ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef AT91SAM7X256_H</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define AT91SAM7X256_H</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">   49</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="ioat91sam7x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>;<span class="comment">// Hardware register definition</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR System Peripherals</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___s_y_s.html">_AT91S_SYS</a> {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a6b2dc25fefb6a43c8839d3a0ba85a408">AIC_SMR</a>[32];   <span class="comment">// Source Mode Register</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a1b583e863c3624110adb15846ef78427">AIC_SVR</a>[32];   <span class="comment">// Source Vector Register</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a24e5233d7ec9c2daed8dc29aeac22ce1">AIC_IVR</a>;   <span class="comment">// IRQ Vector Register</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2d92f48e5b842c2c77f134b979fd2bc7">AIC_FVR</a>;   <span class="comment">// FIQ Vector Register</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aed4a9f739e52edf7c7815f458799b6e4">AIC_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#af420a7282f407323cc7d796699c0720b">AIC_IPR</a>;   <span class="comment">// Interrupt Pending Register</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ae0ed0c0a3132843b4059265489ee2063">AIC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a571a3b496f349c04d930abbb45adf942">AIC_CISR</a>;  <span class="comment">// Core Interrupt Status Register</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2f6e0a16409471a92afa7209566ceae5">AIC_IECR</a>;  <span class="comment">// Interrupt Enable Command Register</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ac395b87cf997ad27e3a546e431234e60">AIC_IDCR</a>;  <span class="comment">// Interrupt Disable Command Register</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a093022bc266aa23862995958e372d6c5">AIC_ICCR</a>;  <span class="comment">// Interrupt Clear Command Register</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ab4d075081830d2478953890d25b4b143">AIC_ISCR</a>;  <span class="comment">// Interrupt Set Command Register</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ad338dd123b65a1f2ae500c4f09efa37d">AIC_EOICR</a>;     <span class="comment">// End of Interrupt Command Register</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aaf7f74756a1e4c294820ce6c5a47e7d6">AIC_SPU</a>;   <span class="comment">// Spurious Vector Register</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a36ef1a3079442f8ae3970589a54a5632">AIC_DCR</a>;   <span class="comment">// Debug Control Register (Protect)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a0bf8012e1d5c7f1dae1aacbf7b3e9c8b">AIC_FFER</a>;  <span class="comment">// Fast Forcing Enable Register</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ad0ac871b0b4314d3bd18c2f5f6f1fbfa">AIC_FFDR</a>;  <span class="comment">// Fast Forcing Disable Register</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aea5574a7b09efe685246b130cd798444">AIC_FFSR</a>;  <span class="comment">// Fast Forcing Status Register</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[45];     <span class="comment">// </span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aab2b8081e88852a5307197cf87c829f9">DBGU_CR</a>;   <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a01077f44487c7d610f8ff9896875bb14">DBGU_MR</a>;   <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2d2d7acefce9491f531b0dab2923b336">DBGU_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a86423640825d970c7eabc2cb6820d659">DBGU_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a057557aeac77a431b57d15eb21054709">DBGU_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a56aee1459577cfd1d6e75580ada359b3">DBGU_CSR</a>;  <span class="comment">// Channel Status Register</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a556b96c91a5a7ebbfa8e11a02be83e48">DBGU_RHR</a>;  <span class="comment">// Receiver Holding Register</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a15b107f8d769a3c10fbae2013cc97fc5">DBGU_THR</a>;  <span class="comment">// Transmitter Holding Register</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ae16bebd5ab83589f0c04216d5bad07f2">DBGU_BRGR</a>;     <span class="comment">// Baud Rate Generator Register</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a4f92c37690efa2dc448901e3d194292f">Reserved3</a>[7];  <span class="comment">// </span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aa32fb31e17c392f2c1597d38cb911bc7">DBGU_CIDR</a>;     <span class="comment">// Chip ID Register</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a91e2afed535a66d81a83af2803d030a0">DBGU_EXID</a>;     <span class="comment">// Chip ID Extension Register</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a6d22e38c7b85e0de6fe4f10bbd9b21ef">DBGU_FNTR</a>;     <span class="comment">// Force NTRST Register</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a140445d0277ce5fd0efdbc6d5e7b1492">Reserved4</a>[45];     <span class="comment">// </span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a1ac52db57a321dbd5cb2d62e2a44ba73">DBGU_RPR</a>;  <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ad99c2be9f9767eb2d06a90e28c78fc03">DBGU_RCR</a>;  <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a332eead065a95b97bac9103a6b333d84">DBGU_TPR</a>;  <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a9ffd65c8c98948d865b7a289234c65ed">DBGU_TCR</a>;  <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a29bd4f4a73787c58be4bc49cd430f6ab">DBGU_RNPR</a>;     <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a86fccdee374a79dc2430d883c04fc2bb">DBGU_RNCR</a>;     <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ada239f1d3bbb228ed42662707d9d5ba2">DBGU_TNPR</a>;     <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a9dad1fe5538d2a9edf595fdfd62b3cbc">DBGU_TNCR</a>;     <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a6098065afc0a5dfdd09a8dd6246ecd94">DBGU_PTCR</a>;     <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2713716d82e126b18ab58955ad580129">DBGU_PTSR</a>;     <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a88efbf7ec5009c0cff70658344a74ca9">Reserved5</a>[54];     <span class="comment">// </span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a1f9e83abdf757767ecd653df04de7eed">PIOA_PER</a>;  <span class="comment">// PIO Enable Register</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a74d123c1db1c8a29bfbcbbc2837d2c7a">PIOA_PDR</a>;  <span class="comment">// PIO Disable Register</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a4df284a3785ae9423da1d3bd1f23f800">PIOA_PSR</a>;  <span class="comment">// PIO Status Register</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a301b9aec5a9c3f09f2c1246ec09b2191">Reserved6</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a00e1feec91e82c62d69767a5edb519d0">PIOA_OER</a>;  <span class="comment">// Output Enable Register</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ab4a8d79cacf41c8e0db599ab6e6f35e1">PIOA_ODR</a>;  <span class="comment">// Output Disable Registerr</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ab07d5cea6b924d7e04e7db2ca27e1eda">PIOA_OSR</a>;  <span class="comment">// Output Status Register</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ac046cdc4abd70b271e1e1d075340e505">Reserved7</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a3785e8bb4091831a8bc0d0a1197a5913">PIOA_IFER</a>;     <span class="comment">// Input Filter Enable Register</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a02009c907e1c2949212524d57eff62f3">PIOA_IFDR</a>;     <span class="comment">// Input Filter Disable Register</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ad3cdf57a19a55a68e2763ed472704733">PIOA_IFSR</a>;     <span class="comment">// Input Filter Status Register</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aa6cfec9dfc09272835191dc77953dfdc">Reserved8</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a0cd4fb0b8075a0a73e5775b603f7847c">PIOA_SODR</a>;     <span class="comment">// Set Output Data Register</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a1e2aa75c32f3dccf680af85eed50e1a1">PIOA_CODR</a>;     <span class="comment">// Clear Output Data Register</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a33e3a1625cd80cc9d0af375189fbf53c">PIOA_ODSR</a>;     <span class="comment">// Output Data Status Register</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a7ad9a840b1bb43bdb14f82a64f417671">PIOA_PDSR</a>;     <span class="comment">// Pin Data Status Register</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#afb881748029e07c97c00643856807d57">PIOA_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a70e5b268f31c94e9a3a004c4e07f54bd">PIOA_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a8bb9c5e371d8577d6c4492effeb47f0b">PIOA_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a93a696bb106cb155cf2a9ff4aa6d8aba">PIOA_ISR</a>;  <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ac8d4c72832e5b6ced0fb5f943cfbda30">PIOA_MDER</a>;     <span class="comment">// Multi-driver Enable Register</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#afc0ccb89a85a34ea1c7662e0f9945ef1">PIOA_MDDR</a>;     <span class="comment">// Multi-driver Disable Register</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a9300f3fcd797dcc30371db34f8d4335d">PIOA_MDSR</a>;     <span class="comment">// Multi-driver Status Register</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a6662b5d7076af1103f25e0e49e82b6d3">Reserved9</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a43b1e4fb64ff7cd9e7d6bc61d880fb0e">PIOA_PPUDR</a>;    <span class="comment">// Pull-up Disable Register</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a8d48501f9345c39f41e9a99cdcc62d52">PIOA_PPUER</a>;    <span class="comment">// Pull-up Enable Register</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a24b726ec8df3aa24ccaea5462a7a1bcd">PIOA_PPUSR</a>;    <span class="comment">// Pull-up Status Register</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#af3083cfdc3adc828d8666fcdafe60700">Reserved10</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aa5d1c90bdc726149ae7bf5e1c3a685aa">PIOA_ASR</a>;  <span class="comment">// Select A Register</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a26830945a69e445b4e9ef75765b780c2">PIOA_BSR</a>;  <span class="comment">// Select B Register</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#af8848d88d55ec7f6aa79e9ec8eed81c9">PIOA_ABSR</a>;     <span class="comment">// AB Select Status Register</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aa084019e029ff55498f890dfff92e1eb">Reserved11</a>[9];     <span class="comment">// </span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ab4174a002195a128467562f37c4f31b1">PIOA_OWER</a>;     <span class="comment">// Output Write Enable Register</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a4fe0d5bb6879d39d1f2709d7be4cf0d9">PIOA_OWDR</a>;     <span class="comment">// Output Write Disable Register</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ab8318d22148f87941323a3bd30e62194">PIOA_OWSR</a>;     <span class="comment">// Output Write Status Register</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a80e0737fb933d78f6e65fe7a553a4b35">Reserved12</a>[85];    <span class="comment">// </span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a1b7b97cae0d26dc1d40ac40c1fcf7d8a">PIOB_PER</a>;  <span class="comment">// PIO Enable Register</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2875919b691abc3ac2a71c8a33b29bbd">PIOB_PDR</a>;  <span class="comment">// PIO Disable Register</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a75447f42db030fb9ab30bbdb4f902e17">PIOB_PSR</a>;  <span class="comment">// PIO Status Register</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a82027a1102a590c83a1a65579a56d34a">Reserved13</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a9d414fed93ed31995318285e4150c6ac">PIOB_OER</a>;  <span class="comment">// Output Enable Register</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ae51e24b4c26c5805a29b0314bd2cedf4">PIOB_ODR</a>;  <span class="comment">// Output Disable Registerr</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a34140b3d87ae6c3b7be4b8d6b3774273">PIOB_OSR</a>;  <span class="comment">// Output Status Register</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a9cc920a79f4e926dd6dbaa50c96bb946">Reserved14</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a30542b10aea6dbb266e67ff25259a09f">PIOB_IFER</a>;     <span class="comment">// Input Filter Enable Register</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a9023d0e3f93ac839768340bf2956dab3">PIOB_IFDR</a>;     <span class="comment">// Input Filter Disable Register</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a6c5d5f508cbb35f6fe99ec34e7fca6a8">PIOB_IFSR</a>;     <span class="comment">// Input Filter Status Register</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2ad968179201cc6a96856f7ad879bcb1">Reserved15</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2cb3f0f5cb2cdb8fb77f26cec06d044b">PIOB_SODR</a>;     <span class="comment">// Set Output Data Register</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#adbca7adc9cdaa9110f9f262f6cec02b7">PIOB_CODR</a>;     <span class="comment">// Clear Output Data Register</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#afad83f027712d678e3256d75c3a61a95">PIOB_ODSR</a>;     <span class="comment">// Output Data Status Register</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a346857ca9c9eab8d9ff49503dd2ad99f">PIOB_PDSR</a>;     <span class="comment">// Pin Data Status Register</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a12bc99626b381e1e6446dd358b44bb30">PIOB_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a34e8479d9c349a28b1c85fd2263a971e">PIOB_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a3df4b5315a722fac84c99b1507166414">PIOB_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a42bdd3bc3edb9d4a55eaeff2d6e9f7e5">PIOB_ISR</a>;  <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a7a77522739b17d85647841ccf52ba1a5">PIOB_MDER</a>;     <span class="comment">// Multi-driver Enable Register</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a6d58b129e630d986c86eb884f8c2d2c8">PIOB_MDDR</a>;     <span class="comment">// Multi-driver Disable Register</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a142964c19d1935a2a339aac4d94a3373">PIOB_MDSR</a>;     <span class="comment">// Multi-driver Status Register</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a77ca4ff88bd26369fa0cb86bc80ad11c">Reserved16</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2ee678ea706c05591510150b6faf4d8c">PIOB_PPUDR</a>;    <span class="comment">// Pull-up Disable Register</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a93fe83a72494fd023c464e8c32d837d5">PIOB_PPUER</a>;    <span class="comment">// Pull-up Enable Register</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a4d8fc518dc61ff1111218ddab9c7a841">PIOB_PPUSR</a>;    <span class="comment">// Pull-up Status Register</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a9752d328c1846778220a2dcf1af604ce">Reserved17</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aae3f2f06b6e3cbd2e2286013c835366a">PIOB_ASR</a>;  <span class="comment">// Select A Register</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a0102ddfa3880dedcd952195bda899d28">PIOB_BSR</a>;  <span class="comment">// Select B Register</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a4fce9ab2280100817b3cc5d8fafc58a2">PIOB_ABSR</a>;     <span class="comment">// AB Select Status Register</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a968679479291963afed0ef045971c4f3">Reserved18</a>[9];     <span class="comment">// </span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a3b8a3f8dc5b9813837f1fed19b73b4f0">PIOB_OWER</a>;     <span class="comment">// Output Write Enable Register</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a3abb6bca64e2f7729cd211dbfc89e204">PIOB_OWDR</a>;     <span class="comment">// Output Write Disable Register</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a5c1d14a28b8e3e4d3b73e875145b04f8">PIOB_OWSR</a>;     <span class="comment">// Output Write Status Register</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a3d2f9b0e120c0b41ed76fa0187b53bf9">Reserved19</a>[341];   <span class="comment">// </span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a7acb2e81e07163d588e9acefbfb4c97d">PMC_SCER</a>;  <span class="comment">// System Clock Enable Register</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#aa3e50485ade22f20d8bcad8dbad6f223">PMC_SCDR</a>;  <span class="comment">// System Clock Disable Register</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a0a74a56c5c5b247ea8bdc103cf69de93">PMC_SCSR</a>;  <span class="comment">// System Clock Status Register</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a07e418665c8f21c9fb4d5ea7086dbbba">Reserved20</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ac6b1ed3a4b9fd5f5b794ba9b7c5686ba">PMC_PCER</a>;  <span class="comment">// Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a8830de30a95202cb9b5bc04896a7db2d">PMC_PCDR</a>;  <span class="comment">// Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a3387f8e5edd3ec827ed68f194b7c7b0e">PMC_PCSR</a>;  <span class="comment">// Peripheral Clock Status Register</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a489398e0b62047691c8396ad06e986ef">Reserved21</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a41c7a9cb4b2b9c5c97ef4a6d2dfc8931">PMC_MOR</a>;   <span class="comment">// Main Oscillator Register</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a3dd24840dea36caca6ec5658a16c260e">PMC_MCFR</a>;  <span class="comment">// Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a1a9162d741cb514f05ad6d02136b17fa">Reserved22</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a5b5b479df0bf494d04bfbcc0035ce88a">PMC_PLLR</a>;  <span class="comment">// PLL Register</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2c724987deb4340ddfbe9c87dc4348f3">PMC_MCKR</a>;  <span class="comment">// Master Clock Register</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#af8bd2496f3b11eae3dc3f264873ebc67">Reserved23</a>[3];     <span class="comment">// </span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ae23b5cad1030ff32f087252ee92aa262">PMC_PCKR</a>[4];   <span class="comment">// Programmable Clock Register</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a66a855112bc8db90ffdb55787547afd4">Reserved24</a>[4];     <span class="comment">// </span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a7ff6ae4a4c9dd78ba80141ff77b594e6">PMC_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a4f3fd7ed6d469aeb787ce7acdd8647e6">PMC_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a3f9cd9240d2ef420bde177634403dcc1">PMC_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a91060bb2f8ac6b1cd821c19677e36fa4">PMC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a5dfbbba7710eea49dcc22b66395315c7">Reserved25</a>[36];    <span class="comment">// </span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a50a268df275ae275a36ae16b1104c389">RSTC_RCR</a>;  <span class="comment">// Reset Control Register</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a96d0df57d83741d4ee276d36446693c5">RSTC_RSR</a>;  <span class="comment">// Reset Status Register</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#abbf3d3299e4f13a12f58e28ea488e1f2">RSTC_RMR</a>;  <span class="comment">// Reset Mode Register</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a4cbb592d8e43a89352ccc5429576885c">Reserved26</a>[5];     <span class="comment">// </span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a2205b60f5430c699fad71220f15b19c3">RTTC_RTMR</a>;     <span class="comment">// Real-time Mode Register</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#af82f564091ed435d5a6206eae66ff0dd">RTTC_RTAR</a>;     <span class="comment">// Real-time Alarm Register</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a71376dcbd67913fcdaa3e11b67ce98c4">RTTC_RTVR</a>;     <span class="comment">// Real-time Value Register</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a02c5936057d42f84634f10f188fd4335">RTTC_RTSR</a>;     <span class="comment">// Real-time Status Register</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ac6ddaac4e95dc32c1ab654bb3b8b2b2f">PITC_PIMR</a>;     <span class="comment">// Period Interval Mode Register</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#ab250b865cba86405c8c33dd28a684159">PITC_PISR</a>;     <span class="comment">// Period Interval Status Register</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a13cecafc8a74c8fa3585626d0265876c">PITC_PIVR</a>;     <span class="comment">// Period Interval Value Register</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#abeea85e737c404d91017451058830aa3">PITC_PIIR</a>;     <span class="comment">// Period Interval Image Register</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a05e8938bde3ecd781749a5b9539598fb">WDTC_WDCR</a>;     <span class="comment">// Watchdog Control Register</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a81ab17c1d918b34a6d8d4698d55141a6">WDTC_WDMR</a>;     <span class="comment">// Watchdog Mode Register</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#afaa66f92cf1aa8b7c47de4f0f9db14e9">WDTC_WDSR</a>;     <span class="comment">// Watchdog Status Register</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a37685b4d8e1ba856cd6a7b425fb61df7">Reserved27</a>[5];     <span class="comment">// </span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s.html#a4efdcbc14c8c6c4da09911bdc8401748">VREG_MR</a>;   <span class="comment">// Voltage Regulator Mode Register</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#ac2953ac75981bb75100cdf1d9ef48ce2">AT91S_SYS</a>, *<a class="code" href="ioat91sam7x256_8h.html#ad1ad913c14abe78cc25a2f9579b061e7">AT91PS_SYS</a>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___a_i_c.html">_AT91S_AIC</a> {</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a8f67e50f87c9ec1296d138c8823956a9">AIC_SMR</a>[32];   <span class="comment">// Source Mode Register</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#aab87ea86f3a65a32f8d4c788cc8c56ae">AIC_SVR</a>[32];   <span class="comment">// Source Vector Register</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#af105953c155379836fce666eef37501b">AIC_IVR</a>;   <span class="comment">// IRQ Vector Register</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#accca387631438422260c8a8652800eed">AIC_FVR</a>;   <span class="comment">// FIQ Vector Register</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a3634430d76ed81bcbd9f0b04f9c0907e">AIC_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a9ae6e5e104c8f5a405a1792e5126236a">AIC_IPR</a>;   <span class="comment">// Interrupt Pending Register</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a2eecd9e74afeac555e7b90c3594bc910">AIC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ac1e7c71a265c9818fe96b59796aaed7e">AIC_CISR</a>;  <span class="comment">// Core Interrupt Status Register</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#aaaee23426dcf3698e52ba1953ac4a752">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ac37f1ca270fc1c2ba4857b5f9c763176">AIC_IECR</a>;  <span class="comment">// Interrupt Enable Command Register</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a179b0425e4194dd6a0a2a44dfabc7d67">AIC_IDCR</a>;  <span class="comment">// Interrupt Disable Command Register</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a8e7dbf14bb5c166df24bb1d014f1a5d0">AIC_ICCR</a>;  <span class="comment">// Interrupt Clear Command Register</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a2784932bec9494dde08e3d63e821da50">AIC_ISCR</a>;  <span class="comment">// Interrupt Set Command Register</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#adbed024b2ed1aa309d77ed69db0cbcc9">AIC_EOICR</a>;     <span class="comment">// End of Interrupt Command Register</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a0e99c4c50663bf1ea7142e40d8e911e2">AIC_SPU</a>;   <span class="comment">// Spurious Vector Register</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ad50d494de6fc6381f1f98ca95019f2a4">AIC_DCR</a>;   <span class="comment">// Debug Control Register (Protect)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a2db6d3cdd632cfa69686b5186e47b9de">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ad0b62db4d5490f3f3868fc10e36d300c">AIC_FFER</a>;  <span class="comment">// Fast Forcing Enable Register</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#af9790a9208a6ae1554938439df1872d3">AIC_FFDR</a>;  <span class="comment">// Fast Forcing Disable Register</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ac3170bea6bdb66db30d2c0aea2d6e262">AIC_FFSR</a>;  <span class="comment">// Fast Forcing Status Register</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#ac48ce68be7072d9626d8f4d608791ab3">AT91S_AIC</a>, *<a class="code" href="ioat91sam7x256_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- </span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab66ac4615b2eaa08a688de2cc5485c42">  241</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_PRIOR       ((unsigned int) 0x7 &lt;&lt;  0) // (AIC) Priority Level</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae5bbc658808876a515e3c1978738f3d0">  242</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_LOWEST               ((unsigned int) 0x0) // (AIC) Lowest priority level</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4bc441a87b9c4574b1bb9e271eb6dd27">  243</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_HIGHEST              ((unsigned int) 0x7) // (AIC) Highest priority level</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae85e6441c17346d01b4b4e50d9a43408">  244</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SRCTYPE     ((unsigned int) 0x3 &lt;&lt;  5) // (AIC) Interrupt Source Type</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa92aff746ed8ef7777730997b8d48fe8">  245</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL       ((unsigned int) 0x0 &lt;&lt;  5) // (AIC) Internal Sources Code Label High-level Sensitive</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a870b6ce64df33f436086693b8fd44c5d">  246</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL        ((unsigned int) 0x0 &lt;&lt;  5) // (AIC) External Sources Code Label Low-level Sensitive</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a86089511cd0fbca7bac1371602313307">  247</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE    ((unsigned int) 0x1 &lt;&lt;  5) // (AIC) Internal Sources Code Label Positive Edge triggered</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3b6eda4438d361be0896ad6d246c43c3">  248</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE    ((unsigned int) 0x1 &lt;&lt;  5) // (AIC) External Sources Code Label Negative Edge triggered</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a09b8cd2380a101271ed1afe641a8bae8">  249</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_HIGH_LEVEL           ((unsigned int) 0x2 &lt;&lt;  5) // (AIC) Internal Or External Sources Code Label High-level Sensitive</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9d086828d5d5cf42d54c84ea47359f12">  250</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_POSITIVE_EDGE        ((unsigned int) 0x3 &lt;&lt;  5) // (AIC) Internal Or External Sources Code Label Positive Edge triggered</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- </span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3184357c284cf8d1fbede2bfaa0df4f0">  252</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_NFIQ        ((unsigned int) 0x1 &lt;&lt;  0) // (AIC) NFIQ Status</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a60e31990bc2bf5a9f3e7be3db8591dea">  253</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_NIRQ        ((unsigned int) 0x1 &lt;&lt;  1) // (AIC) NIRQ Status</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- </span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a11ecc7ad7cb4c2d9f6a241c446b754dc">  255</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_PROT    ((unsigned int) 0x1 &lt;&lt;  0) // (AIC) Protection Mode</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8ddbefbb5b53cacf7041b9ec7297843d">  256</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_GMSK    ((unsigned int) 0x1 &lt;&lt;  1) // (AIC) General Mask</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_d_c.html">_AT91S_PDC</a> {</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a96c8c767475f69faf5c83cbac1690102">PDC_RPR</a>;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#ad1688f602dd1c369fc1604c51cc05c2f">PDC_RCR</a>;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a15d473588119af649205c986be0e6639">PDC_TPR</a>;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a9e2a379cc2a8a64b215de556a0ba8b2e">PDC_TCR</a>;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a6454ec358a78c11a66179bb97832f2d3">PDC_RNPR</a>;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#ad63bbe1f7711aa4b34853bbbe75d6104">PDC_RNCR</a>;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a21220f0508a5ec5c7737a82afa89dc35">PDC_TNPR</a>;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a4b2288712d4b7e04c414ad20d302915d">PDC_TNCR</a>;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#af54cc3edd8cf870f581ca7f598e2e9ba">PDC_PTCR</a>;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a534356e87aed2a4f5c6e1c4370f4afcf">PDC_PTSR</a>;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#ae76bc1b0ba64d5834a828d4cc3c87a7e">AT91S_PDC</a>, *<a class="code" href="ioat91sam7x256_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- </span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3982db7f0a152f97164fcb1d5e542d3e">  275</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTEN       ((unsigned int) 0x1 &lt;&lt;  0) // (PDC) Receiver Transfer Enable</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af14c4afb41616b6f1e8191197bd18fc6">  276</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTDIS      ((unsigned int) 0x1 &lt;&lt;  1) // (PDC) Receiver Transfer Disable</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab2d3ab6a873b8cd209236fe95f051310">  277</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTEN       ((unsigned int) 0x1 &lt;&lt;  8) // (PDC) Transmitter Transfer Enable</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab2f2dd1bf21078d144719621c4dbc153">  278</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTDIS      ((unsigned int) 0x1 &lt;&lt;  9) // (PDC) Transmitter Transfer Disable</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- </span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Debug Unit</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___d_b_g_u.html">_AT91S_DBGU</a> {</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ac0ec2f327fe14ffd3d8713273ac9a297">DBGU_CR</a>;   <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a6a42e275e70b1489101ce27630a163d3">DBGU_MR</a>;   <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a505e9f99d4497c2731ec97c61e75987b">DBGU_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#af059becb6730b21339608a53635c78f5">DBGU_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a1a30016762e6cf6a1c2d7558b1092f3e">DBGU_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#abb7191eb0dbf277a2c112a49d6100b6b">DBGU_CSR</a>;  <span class="comment">// Channel Status Register</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ab09ba0a9de6924c76075026b2cd29b15">DBGU_RHR</a>;  <span class="comment">// Receiver Holding Register</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ac541e251a8f6e42eddba11eea5c837b9">DBGU_THR</a>;  <span class="comment">// Transmitter Holding Register</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#adc2d66a9b251e35fc29fc3989c3de30a">DBGU_BRGR</a>;     <span class="comment">// Baud Rate Generator Register</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a255e0adaab84068d3bdf2540d73e8743">Reserved0</a>[7];  <span class="comment">// </span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a7087cd32be9432e949ee4386dbbbc56f">DBGU_CIDR</a>;     <span class="comment">// Chip ID Register</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a5fad477a2a2bd415b7e78ff0f451682f">DBGU_EXID</a>;     <span class="comment">// Chip ID Extension Register</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#af47c62ec1e5884b7025e2b1a8b8125df">DBGU_FNTR</a>;     <span class="comment">// Force NTRST Register</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a764beffd3dfa2994117ce80ec178ac8a">Reserved1</a>[45];     <span class="comment">// </span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ad79ffe9f844d99dcc31a940d2fb9ff25">DBGU_RPR</a>;  <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#adba4b0507a486caa59858b4b69400df1">DBGU_RCR</a>;  <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#aa3a4bff1437b454b5d2959b1ec71baf1">DBGU_TPR</a>;  <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ad0fcc417d3131cc8e55ab3a5745372c2">DBGU_TCR</a>;  <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a470321e5ff042078e3f69f257aaa0b9d">DBGU_RNPR</a>;     <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a16ea309864909b0a86967dd5b24fce65">DBGU_RNCR</a>;     <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#acf86f053da2376a57fc17ed5d8d218af">DBGU_TNPR</a>;     <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a0878db17a3bd20ab9998e3abafe13f2a">DBGU_TNCR</a>;     <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a1edfe16bbff4bebd75ec891cd83ae074">DBGU_PTCR</a>;     <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a05b94f8432b0a50446e30b4e3529f677">DBGU_PTSR</a>;     <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#afb741b669428fcdd7eb009ef78a29cea">AT91S_DBGU</a>, *<a class="code" href="ioat91sam7x256_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- </span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8f930447864be8dfd2e2301aadbcf33a">  312</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTRX        ((unsigned int) 0x1 &lt;&lt;  2) // (DBGU) Reset Receiver</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a317d8138a2551b50d0d8416441925d66">  313</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTTX        ((unsigned int) 0x1 &lt;&lt;  3) // (DBGU) Reset Transmitter</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1a8d3d3c9da3ec30865c86195dc52a5b">  314</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXEN         ((unsigned int) 0x1 &lt;&lt;  4) // (DBGU) Receiver Enable</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a46c4a2d61496daf9a1146afa4d766b63">  315</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXDIS        ((unsigned int) 0x1 &lt;&lt;  5) // (DBGU) Receiver Disable</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">  316</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXEN         ((unsigned int) 0x1 &lt;&lt;  6) // (DBGU) Transmitter Enable</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3ec68a2522316c5c2489efd6431b822b">  317</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXDIS        ((unsigned int) 0x1 &lt;&lt;  7) // (DBGU) Transmitter Disable</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad6068f29012e7e34052e5fe9e4a22249">  318</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTSTA       ((unsigned int) 0x1 &lt;&lt;  8) // (DBGU) Reset Status Bits</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- </span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1c4a7e3caf7bbcfd26975147d565ea6d">  320</a></span>&#160;<span class="preprocessor">#define AT91C_US_PAR          ((unsigned int) 0x7 &lt;&lt;  9) // (DBGU) Parity type</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af3f0e65596c98c22768b44e1d640071e">  321</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_EVEN                 ((unsigned int) 0x0 &lt;&lt;  9) // (DBGU) Even Parity</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa4208c99f58575fc74238129af7f44e5">  322</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_ODD                  ((unsigned int) 0x1 &lt;&lt;  9) // (DBGU) Odd Parity</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a18630918fdd31d05d09c40a75e5ef233">  323</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_SPACE                ((unsigned int) 0x2 &lt;&lt;  9) // (DBGU) Parity forced to 0 (Space)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa062988aba8a352fad7dfd83af003d89">  324</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MARK                 ((unsigned int) 0x3 &lt;&lt;  9) // (DBGU) Parity forced to 1 (Mark)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5487ae098e64da65b30e9e46eac4e9f1">  325</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_NONE                 ((unsigned int) 0x4 &lt;&lt;  9) // (DBGU) No Parity</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8cc9b4f4ced402d5a60422015497bc1a">  326</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MULTI_DROP           ((unsigned int) 0x6 &lt;&lt;  9) // (DBGU) Multi-drop mode</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a53c28c925fd757be79bb9f07be5cf951">  327</a></span>&#160;<span class="preprocessor">#define AT91C_US_CHMODE       ((unsigned int) 0x3 &lt;&lt; 14) // (DBGU) Channel Mode</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9bb3535a326183eea44b04c542e81b26">  328</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_NORMAL               ((unsigned int) 0x0 &lt;&lt; 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART.</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa3f9014539cdbee5b9b7a49e76228bcd">  329</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_AUTO                 ((unsigned int) 0x1 &lt;&lt; 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaf57968a551f0ae6b8a5a3c610dab8cf">  330</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_LOCAL                ((unsigned int) 0x2 &lt;&lt; 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a42454b5036bef343924a88d4896e077c">  331</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_REMOTE               ((unsigned int) 0x3 &lt;&lt; 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4ad704e305a3a759d6d6c83c3bb8e9b1">  333</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXRDY        ((unsigned int) 0x1 &lt;&lt;  0) // (DBGU) RXRDY Interrupt</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad4db31f98adb8b55b5d3d775cd5a3f2a">  334</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXRDY        ((unsigned int) 0x1 &lt;&lt;  1) // (DBGU) TXRDY Interrupt</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac4cfc945f1d236225602678af7b8ac28">  335</a></span>&#160;<span class="preprocessor">#define AT91C_US_ENDRX        ((unsigned int) 0x1 &lt;&lt;  3) // (DBGU) End of Receive Transfer Interrupt</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeae8155664bea7c98d86610eddc4aafc">  336</a></span>&#160;<span class="preprocessor">#define AT91C_US_ENDTX        ((unsigned int) 0x1 &lt;&lt;  4) // (DBGU) End of Transmit Interrupt</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aea21ef19c312358353fbb5f992160e57">  337</a></span>&#160;<span class="preprocessor">#define AT91C_US_OVRE         ((unsigned int) 0x1 &lt;&lt;  5) // (DBGU) Overrun Interrupt</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a45d31aa2c0bb45828974f29764d4341f">  338</a></span>&#160;<span class="preprocessor">#define AT91C_US_FRAME        ((unsigned int) 0x1 &lt;&lt;  6) // (DBGU) Framing Error Interrupt</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9b44e3508f60906033f7755c9a2eda84">  339</a></span>&#160;<span class="preprocessor">#define AT91C_US_PARE         ((unsigned int) 0x1 &lt;&lt;  7) // (DBGU) Parity Error Interrupt</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a962f85c7a326db03806303c2cf573c49">  340</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXEMPTY      ((unsigned int) 0x1 &lt;&lt;  9) // (DBGU) TXEMPTY Interrupt</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2113a040ce814c3a8b410e183944ab6a">  341</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXBUFE       ((unsigned int) 0x1 &lt;&lt; 11) // (DBGU) TXBUFE Interrupt</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9c23b11a183452c100e58adf7d444b7a">  342</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXBUFF       ((unsigned int) 0x1 &lt;&lt; 12) // (DBGU) RXBUFF Interrupt</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeb863fc3b5ecd99a75f9037642091a31">  343</a></span>&#160;<span class="preprocessor">#define AT91C_US_COMM_TX      ((unsigned int) 0x1 &lt;&lt; 30) // (DBGU) COMM_TX Interrupt</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a64a07ed22258d3551524e5e3758e64a5">  344</a></span>&#160;<span class="preprocessor">#define AT91C_US_COMM_RX      ((unsigned int) 0x1 &lt;&lt; 31) // (DBGU) COMM_RX Interrupt</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- </span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- </span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0f54f0fcc648fc4e6ef14a7f1942fc6f">  349</a></span>&#160;<span class="preprocessor">#define AT91C_US_FORCE_NTRST  ((unsigned int) 0x1 &lt;&lt;  0) // (DBGU) Force NTRST in JTAG</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_i_o.html">_AT91S_PIO</a> {</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a6219ff0520bc90a0c1eef988bd253d48">PIO_PER</a>;   <span class="comment">// PIO Enable Register</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a1562c48486ffd8abe50d80ae6c37ec8f">PIO_PDR</a>;   <span class="comment">// PIO Disable Register</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a05c0cb31a5592c29fc2e499463be3184">PIO_PSR</a>;   <span class="comment">// PIO Status Register</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a04904720c11b78e63134fadf6a71f4fc">Reserved0</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ad98a2d712fd626ab4e7f4a03a67b92a3">PIO_OER</a>;   <span class="comment">// Output Enable Register</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a7994c9c78ecec3f0793d60c6e7701d5d">PIO_ODR</a>;   <span class="comment">// Output Disable Registerr</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a104b2e81a10a1fc02b327bf9ec570d23">PIO_OSR</a>;   <span class="comment">// Output Status Register</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a8d0eed279cd1fcc9d0d9d22e5f6e4d15">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a7e7a1da05d277f207aed36d54ffb9544">PIO_IFER</a>;  <span class="comment">// Input Filter Enable Register</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a6158e1b4b35b79e063382033b525df3b">PIO_IFDR</a>;  <span class="comment">// Input Filter Disable Register</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a241cdd368da6045fa14092073701c610">PIO_IFSR</a>;  <span class="comment">// Input Filter Status Register</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#aff721192edce1be478138f33180ed9ed">Reserved2</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a466a95b5a494e3c46e3d865a683b20fe">PIO_SODR</a>;  <span class="comment">// Set Output Data Register</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a01eedcf923063bcd8c2f74bf0aa4c367">PIO_CODR</a>;  <span class="comment">// Clear Output Data Register</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a5a38f6f03d5b58b98d47b3e0ee25f3fb">PIO_ODSR</a>;  <span class="comment">// Output Data Status Register</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a488891d3a2370ac9f45a4ff17284d9fc">PIO_PDSR</a>;  <span class="comment">// Pin Data Status Register</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#aeacd9bc65de675dbc7d3984474d46301">PIO_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a6febd34d27031597d839f39419bc7b24">PIO_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#aa3a9b49a233df3fc828073e041f36049">PIO_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a2f6a6590e2a939e442401432b516b4c6">PIO_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ae02885f3daa5b89ae8c6c35758d11964">PIO_MDER</a>;  <span class="comment">// Multi-driver Enable Register</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a7ab27adf16a2d8f50153ff4f2888f9a8">PIO_MDDR</a>;  <span class="comment">// Multi-driver Disable Register</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a7cab27126174a8db628307dd96c3ee0e">PIO_MDSR</a>;  <span class="comment">// Multi-driver Status Register</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ad2620a66d1ff140dabc2d6ea26c837a9">Reserved3</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a13486a9a19a3b6bea5e1b48eddb00e66">PIO_PPUDR</a>;     <span class="comment">// Pull-up Disable Register</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a79beafff21463b90ed761353a33e6b32">PIO_PPUER</a>;     <span class="comment">// Pull-up Enable Register</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a69c2f363f47de55fe0e8c63ab24e323c">PIO_PPUSR</a>;     <span class="comment">// Pull-up Status Register</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a826b47fcd00f5cc0e24e4dd1d945ee62">Reserved4</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a533565afac018362cb6d559881ff0f13">PIO_ASR</a>;   <span class="comment">// Select A Register</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a64dfd9798a49e4d95a3f032bd285579f">PIO_BSR</a>;   <span class="comment">// Select B Register</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#af640c29856ea42d101514823cb819efa">PIO_ABSR</a>;  <span class="comment">// AB Select Status Register</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ac88b41ba83ed5fb1c7f281c88348c604">Reserved5</a>[9];  <span class="comment">// </span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ac5ccf9a9b596512f34e6c324b406e071">PIO_OWER</a>;  <span class="comment">// Output Write Enable Register</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a8cbcb365dc730062e8d25307c54305f5">PIO_OWDR</a>;  <span class="comment">// Output Write Disable Register</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a0354e307d02d69c83141ba4a3b099d79">PIO_OWSR</a>;  <span class="comment">// Output Write Status Register</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a0ff43a9a4b5932898ae74344356520ca">AT91S_PIO</a>, *<a class="code" href="ioat91sam7x256_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a>;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Clock Generator Controler</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___c_k_g_r.html">_AT91S_CKGR</a> {</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_k_g_r.html#ab4c63bf05ff53bad7f78ed2ffee2c7c4">CKGR_MOR</a>;  <span class="comment">// Main Oscillator Register</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_k_g_r.html#abba73a5875971576af24c443dca3703c">CKGR_MCFR</a>;     <span class="comment">// Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_k_g_r.html#a3c4048178d861a2361da69de58886823">Reserved0</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_k_g_r.html#a8ab395fa84b6a94bd6df0ab1aafc42ab">CKGR_PLLR</a>;     <span class="comment">// PLL Register</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a73a8f1bdca5556e7f2750664cf0a635f">AT91S_CKGR</a>, *<a class="code" href="ioat91sam7x256_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- </span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abc58240679a941a11db833389e9cdb5f">  404</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOSCEN     ((unsigned int) 0x1 &lt;&lt;  0) // (CKGR) Main Oscillator Enable</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af521ca4b677587a598023e5dc56719a1">  405</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCBYPASS  ((unsigned int) 0x1 &lt;&lt;  1) // (CKGR) Main Oscillator Bypass</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abf711498b5e24df6624a87d941bff78c">  406</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCOUNT    ((unsigned int) 0xFF &lt;&lt;  8) // (CKGR) Main Oscillator Start-up Time</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- </span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0a4edafd10ec19ac8012b0a7816a16af">  408</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINF      ((unsigned int) 0xFFFF &lt;&lt;  0) // (CKGR) Main Clock Frequency</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a73b42bd9104e5db128eeeaa9e2aacce7">  409</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINRDY    ((unsigned int) 0x1 &lt;&lt; 16) // (CKGR) Main Clock Ready</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- </span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afd3b2c5b0412f935aeb39c0f78d8f91c">  411</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_DIV        ((unsigned int) 0xFF &lt;&lt;  0) // (CKGR) Divider Selected</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac0ae713cfb4ad96b47cef49e71c5ff05">  412</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_0                    ((unsigned int) 0x0) // (CKGR) Divider output is 0</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8ba9b034b178a5883462c0b68560a88c">  413</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_BYPASS               ((unsigned int) 0x1) // (CKGR) Divider is bypassed</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a68d6a08acab31c911b17fed60dc292dd">  414</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLCOUNT   ((unsigned int) 0x3F &lt;&lt;  8) // (CKGR) PLL Counter</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8bc5e7864ae6d6caef840eabb5c52e78">  415</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OUT        ((unsigned int) 0x3 &lt;&lt; 14) // (CKGR) PLL Output Frequency Range</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab50e86021e3b3e0aa815f578311f2c06">  416</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_0                    ((unsigned int) 0x0 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af3a0dfa809b22314f0fb54c16713e863">  417</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_1                    ((unsigned int) 0x1 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a410e38db81ba806bf2ff5e3de5f0d5d2">  418</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_2                    ((unsigned int) 0x2 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae3e674d92ca57aa4825df959b3ce8163">  419</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_3                    ((unsigned int) 0x3 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a44b46e50ecc26bbccde8938378a86a9f">  420</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MUL        ((unsigned int) 0x7FF &lt;&lt; 16) // (CKGR) PLL Multiplier</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae3b998ed6bb1e0da958109b31389aed0">  421</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_USBDIV     ((unsigned int) 0x3 &lt;&lt; 28) // (CKGR) Divider for USB Clocks</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9ce88e4a133a495c8ac8c6c8083ac582">  422</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_0                    ((unsigned int) 0x0 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a46951fbe3aba6bb30149956400061658">  423</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_1                    ((unsigned int) 0x1 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 2</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeee2e43a6c21910e5460bacacff9fc08">  424</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_2                    ((unsigned int) 0x2 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 4</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Power Management Controler</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_m_c.html">_AT91S_PMC</a> {</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a8b9d2ec1773c1ab2ba294d722fc44c00">PMC_SCER</a>;  <span class="comment">// System Clock Enable Register</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a528dd78ce6aa4cc56026e2dc7380282d">PMC_SCDR</a>;  <span class="comment">// System Clock Disable Register</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#ab55c9303c8ea02641dc24182c544139e">PMC_SCSR</a>;  <span class="comment">// System Clock Status Register</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#aae3bfa4a88c29f53b43ad4d6fde4b6ee">Reserved0</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#abfc7e835740e173465ff67a5957cd371">PMC_PCER</a>;  <span class="comment">// Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a2c995bed4a6b1c2fbae4abbc51e63dae">PMC_PCDR</a>;  <span class="comment">// Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a3ba02e62e84225fae0f948a38753c027">PMC_PCSR</a>;  <span class="comment">// Peripheral Clock Status Register</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#ac82dc0a86cbd07091bbd7a385dde5c16">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a60d9f7a2b18f12ca66bfc5591d871720">PMC_MOR</a>;   <span class="comment">// Main Oscillator Register</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a581053b5c3a5d9b4527f82ee1437dfc8">PMC_MCFR</a>;  <span class="comment">// Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a41029227f612f1bf9f802d606fee55af">Reserved2</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a5e9f5310c24be113b680a6bd890d5813">PMC_PLLR</a>;  <span class="comment">// PLL Register</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a7172b8a93b54c122f4e7ca6c6aa6520c">PMC_MCKR</a>;  <span class="comment">// Master Clock Register</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a02606d2b8a0950a0c616d5572d2e5a18">Reserved3</a>[3];  <span class="comment">// </span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a9e309fb0bce267b80a4ebecc83246523">PMC_PCKR</a>[4];   <span class="comment">// Programmable Clock Register</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a6dbc41bb71cb9ab7d7ed78443ca80238">Reserved4</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a5be217ac50dbfcfb9c812e1755db216b">PMC_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#ae6dfa86a226b1526fe2ff35ebf29aae4">PMC_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a3818bbc0ea23c8beef3797db1be2d36e">PMC_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#afb4ef7a28b15f03474fdf8e69a8968c0">PMC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a1b230461c8a754bc724e910c144440a8">AT91S_PMC</a>, *<a class="code" href="ioat91sam7x256_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- </span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac0b54b8eec4f185d31b506fa4ebb4659">  453</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK         ((unsigned int) 0x1 &lt;&lt;  0) // (PMC) Processor Clock</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1503d9b3a20ac41fcd02106c6a05812e">  454</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_UDP         ((unsigned int) 0x1 &lt;&lt;  7) // (PMC) USB Device Port Clock</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4134e46a5c50b17e112c5641d0d46dff">  455</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0        ((unsigned int) 0x1 &lt;&lt;  8) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa4e39ed61c203c605be7ed47c73213fe">  456</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1        ((unsigned int) 0x1 &lt;&lt;  9) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a95ea2ca477d7add1e5e4d9ee9821dc45">  457</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2        ((unsigned int) 0x1 &lt;&lt; 10) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a82d9fe431c9b62e9a5f83c2dfa65c83a">  458</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK3        ((unsigned int) 0x1 &lt;&lt; 11) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- </span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- </span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- </span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">// -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- </span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">// -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- </span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- </span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaa04778b864187f4ef69c232d5624c08">  465</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_CSS         ((unsigned int) 0x3 &lt;&lt;  0) // (PMC) Programmable Clock Selection</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab296199ccb1353e23d03f34b8278e2e0">  466</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_SLOW_CLK             ((unsigned int) 0x0) // (PMC) Slow Clock is selected</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a813d97b4a832b927fb1c9ea734e0c49d">  467</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_MAIN_CLK             ((unsigned int) 0x1) // (PMC) Main Clock is selected</span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a240341dbb684bff674083a308408fb96">  468</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_PLL_CLK              ((unsigned int) 0x3) // (PMC) Clock from PLL is selected</span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5008f2f510effd06886208cf385e03d5">  469</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PRES        ((unsigned int) 0x7 &lt;&lt;  2) // (PMC) Programmable Clock Prescaler</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af93c30b1c33911e107f7d80ec3bd447b">  470</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK                  ((unsigned int) 0x0 &lt;&lt;  2) // (PMC) Selected clock</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a771237f361ba9230f118bbf90f008a5a">  471</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_2                ((unsigned int) 0x1 &lt;&lt;  2) // (PMC) Selected clock divided by 2</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6e6a4ecd6663b6c0ee70c090d7e98894">  472</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_4                ((unsigned int) 0x2 &lt;&lt;  2) // (PMC) Selected clock divided by 4</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac18fc13dafdb8d4594dbba875bed09a6">  473</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_8                ((unsigned int) 0x3 &lt;&lt;  2) // (PMC) Selected clock divided by 8</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a600afc9944b0a01f4a750da8962c5316">  474</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_16               ((unsigned int) 0x4 &lt;&lt;  2) // (PMC) Selected clock divided by 16</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3c6b34ef4131c2d5b242e3356a4fb4ee">  475</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_32               ((unsigned int) 0x5 &lt;&lt;  2) // (PMC) Selected clock divided by 32</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a16055efe37c00e395bf9b8e9d6d4c827">  476</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_64               ((unsigned int) 0x6 &lt;&lt;  2) // (PMC) Selected clock divided by 64</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- </span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab701153e8fa354983de157cfadedd7a2">  479</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MOSCS       ((unsigned int) 0x1 &lt;&lt;  0) // (PMC) MOSC Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a794cb8ea85aa95014e6b4a6a527b1988">  480</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_LOCK        ((unsigned int) 0x1 &lt;&lt;  2) // (PMC) PLL Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">  481</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKRDY      ((unsigned int) 0x1 &lt;&lt;  3) // (PMC) MCK_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0dfbbfdfce6a84247e6c785f2d76c8a8">  482</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0RDY     ((unsigned int) 0x1 &lt;&lt;  8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9eaab47529d85c7eea6e644e216ea944">  483</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1RDY     ((unsigned int) 0x1 &lt;&lt;  9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa57ac639cfd8784dfbdd7e6bf446f60f">  484</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2RDY     ((unsigned int) 0x1 &lt;&lt; 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a988a2dbbf4e21bf734c68a82396ec9b4">  485</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK3RDY     ((unsigned int) 0x1 &lt;&lt; 11) // (PMC) PCK3_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- </span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Reset Controller Interface</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___r_s_t_c.html">_AT91S_RSTC</a> {</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_s_t_c.html#a43683180657ab3ca1fe46b233b8cbf52">RSTC_RCR</a>;  <span class="comment">// Reset Control Register</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_s_t_c.html#af5f89e2cc25c4435f046ef4b53d3f298">RSTC_RSR</a>;  <span class="comment">// Reset Status Register</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_s_t_c.html#a94062b99900bea54ab1e8d7bb1295416">RSTC_RMR</a>;  <span class="comment">// Reset Mode Register</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a3b5fc249e9601790f59fe4fdfac04e16">AT91S_RSTC</a>, *<a class="code" href="ioat91sam7x256_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">// -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- </span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac6f23b32adaeb850f3db01283604d905">  500</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_PROCRST    ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) Processor Reset</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a955d030f26231412c120bb3132ce56e2">  501</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_PERRST     ((unsigned int) 0x1 &lt;&lt;  2) // (RSTC) Peripheral Reset</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a57e2c621b94abfd7ad35c31c33dcac6d">  502</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_EXTRST     ((unsigned int) 0x1 &lt;&lt;  3) // (RSTC) External Reset</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa18a97761386e5a18f74400eeda6f113">  503</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_KEY        ((unsigned int) 0xFF &lt;&lt; 24) // (RSTC) Password</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- </span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8647938ff8ece9ed87e31620c83f0301">  505</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_URSTS      ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) User Reset Status</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad836bd7b8548dfc47593ebd8a3ff4011">  506</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_BODSTS     ((unsigned int) 0x1 &lt;&lt;  1) // (RSTC) Brownout Detection Status</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acf50947499d8142fca62ea626b77fce0">  507</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RSTTYP     ((unsigned int) 0x7 &lt;&lt;  8) // (RSTC) Reset Type</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac8c4290ddd698e23911614b353f97ec2">  508</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_POWERUP              ((unsigned int) 0x0 &lt;&lt;  8) // (RSTC) Power-up Reset. VDDCORE rising.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aee9aa42b293f2cfdd33534e5450a391b">  509</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_WAKEUP               ((unsigned int) 0x1 &lt;&lt;  8) // (RSTC) WakeUp Reset. VDDCORE rising.</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a61b7102af0f1a772a46654cb83eabbd3">  510</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_WATCHDOG             ((unsigned int) 0x2 &lt;&lt;  8) // (RSTC) Watchdog Reset. Watchdog overflow occured.</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a34c1d1d25e07ff7a86ad2e0f3d4d1538">  511</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_SOFTWARE             ((unsigned int) 0x3 &lt;&lt;  8) // (RSTC) Software Reset. Processor reset required by the software.</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad12ffeb4a28ade956274fec7cdab34f7">  512</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_USER                 ((unsigned int) 0x4 &lt;&lt;  8) // (RSTC) User Reset. NRST pin detected low.</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a656db27a982840c08cafa4df24849ef0">  513</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_BROWNOUT             ((unsigned int) 0x5 &lt;&lt;  8) // (RSTC) Brownout Reset occured.</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad59ae3b16ce8892f89f0a445c15b74b6">  514</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_NRSTL      ((unsigned int) 0x1 &lt;&lt; 16) // (RSTC) NRST pin level</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab8aec8f15a7c4fd75723da11513a9119">  515</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_SRCMP      ((unsigned int) 0x1 &lt;&lt; 17) // (RSTC) Software Reset Command in Progress.</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">// -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- </span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa267aca405f117ff10304d5900292aaa">  517</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_URSTEN     ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) User Reset Enable</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac4c3efb23695a0ecc4ec7cd7bd36950b">  518</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_URSTIEN    ((unsigned int) 0x1 &lt;&lt;  4) // (RSTC) User Reset Interrupt Enable</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a88087fec0c0bd6fb62dc4ca27005648a">  519</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_ERSTL      ((unsigned int) 0xF &lt;&lt;  8) // (RSTC) User Reset Enable</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a05c7925d4222e93229ff3cb2633aa20d">  520</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_BODIEN     ((unsigned int) 0x1 &lt;&lt; 16) // (RSTC) Brownout Detection Interrupt Enable</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___r_t_t_c.html">_AT91S_RTTC</a> {</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_t_t_c.html#af7214be994c52cf0ae55e15e2ab9c9e2">RTTC_RTMR</a>;     <span class="comment">// Real-time Mode Register</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_t_t_c.html#ae75f833e12a6db82f882777c08a20870">RTTC_RTAR</a>;     <span class="comment">// Real-time Alarm Register</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_t_t_c.html#a6939d12b84e3913d9d8bfeee281ea08f">RTTC_RTVR</a>;     <span class="comment">// Real-time Value Register</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_t_t_c.html#a482110506eb725a2c144619e0bb0547d">RTTC_RTSR</a>;     <span class="comment">// Real-time Status Register</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a39cf231d5f3ab8c23337e37c617c4467">AT91S_RTTC</a>, *<a class="code" href="ioat91sam7x256_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a>;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">// -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adffc1c654af2fc3ab5ffc0521787f216">  533</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTPRES     ((unsigned int) 0xFFFF &lt;&lt;  0) // (RTTC) Real-time Timer Prescaler Value</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3a25ccc49d33d296f1369fbe0de131ab">  534</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_ALMIEN     ((unsigned int) 0x1 &lt;&lt; 16) // (RTTC) Alarm Interrupt Enable</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8b1fa743c6388662c279b13e931fbf1b">  535</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTTINCIEN  ((unsigned int) 0x1 &lt;&lt; 17) // (RTTC) Real Time Timer Increment Interrupt Enable</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab2a693e4069960bc7a8bef5e76040002">  536</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTTRST     ((unsigned int) 0x1 &lt;&lt; 18) // (RTTC) Real Time Timer Restart</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- </span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acebecb0a20c4f0b4ae212213cad51fc4">  538</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_ALMV       ((unsigned int) 0x0 &lt;&lt;  0) // (RTTC) Alarm Value</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">// -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- </span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9d31b14a0e5428ef9db156cefed59d7a">  540</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_CRTV       ((unsigned int) 0x0 &lt;&lt;  0) // (RTTC) Current Real-time Value</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- </span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a22bf9ab29ce142fff96b15fc77d2091e">  542</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_ALMS       ((unsigned int) 0x1 &lt;&lt;  0) // (RTTC) Real-time Alarm Status</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0cae5928afb38404973b0489ed5d0b51">  543</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTTINC     ((unsigned int) 0x1 &lt;&lt;  1) // (RTTC) Real-time Timer Increment</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_i_t_c.html">_AT91S_PITC</a> {</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_t_c.html#ac8ca0d9ea40b6b1ae1da6b768f57f20e">PITC_PIMR</a>;     <span class="comment">// Period Interval Mode Register</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_t_c.html#a9818f43a89fa0c9107c9d1f7f7a1dda5">PITC_PISR</a>;     <span class="comment">// Period Interval Status Register</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_t_c.html#ad411b434088b85244317aed969575a84">PITC_PIVR</a>;     <span class="comment">// Period Interval Value Register</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_t_c.html#ac663de20d192b5d2c7032bf2e1b663cb">PITC_PIIR</a>;     <span class="comment">// Period Interval Image Register</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a18e9b0b4c9a04b201a2fe8ff1a50840b">AT91S_PITC</a>, *<a class="code" href="ioat91sam7x256_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a>;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">// -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- </span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a530cdd281b4fb0828fa30fa8bc6d9502">  556</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIV        ((unsigned int) 0xFFFFF &lt;&lt;  0) // (PITC) Periodic Interval Value</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a74f259e80bef7866567e4118c992146a">  557</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PITEN      ((unsigned int) 0x1 &lt;&lt; 24) // (PITC) Periodic Interval Timer Enabled</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac2d23cd44f3075eeaf71d4b80de494f8">  558</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PITIEN     ((unsigned int) 0x1 &lt;&lt; 25) // (PITC) Periodic Interval Timer Interrupt Enable</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">// -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- </span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad9aa2174cedda4fea90f814f346caeb5">  560</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PITS       ((unsigned int) 0x1 &lt;&lt;  0) // (PITC) Periodic Interval Timer Status</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">// -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- </span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abe19805a51d45572affc66cfde229eea">  562</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_CPIV       ((unsigned int) 0xFFFFF &lt;&lt;  0) // (PITC) Current Periodic Interval Value</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aae5dbbf1a38069fd56dc429ea51ee675">  563</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PICNT      ((unsigned int) 0xFFF &lt;&lt; 20) // (PITC) Periodic Interval Counter</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">// -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- </span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___w_d_t_c.html">_AT91S_WDTC</a> {</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___w_d_t_c.html#a83fe4eae922b8dd5b96b3e2609d0027b">WDTC_WDCR</a>;     <span class="comment">// Watchdog Control Register</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___w_d_t_c.html#afb49315d8e3b7aa048339a1f9d78145e">WDTC_WDMR</a>;     <span class="comment">// Watchdog Mode Register</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___w_d_t_c.html#a2ecb6e3d2e39dbb08f6e797d337522c4">WDTC_WDSR</a>;     <span class="comment">// Watchdog Status Register</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a4695fe425ffd8cad1f64aa1776ee4cd5">AT91S_WDTC</a>, *<a class="code" href="ioat91sam7x256_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a>;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">// -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- </span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae2ad52fd4b99b30d372c5a23b209d144">  576</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDRSTT     ((unsigned int) 0x1 &lt;&lt;  0) // (WDTC) Watchdog Restart</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2f80286cf30378eb04e5a94832efd4fd">  577</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_KEY        ((unsigned int) 0xFF &lt;&lt; 24) // (WDTC) Watchdog KEY Password</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">// -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- </span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad0a6fee5bfa9a6e6ff69675aa78aaa94">  579</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDV        ((unsigned int) 0xFFF &lt;&lt;  0) // (WDTC) Watchdog Timer Restart</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8bc0f0e0ba94fc295288ea67e033351d">  580</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDFIEN     ((unsigned int) 0x1 &lt;&lt; 12) // (WDTC) Watchdog Fault Interrupt Enable</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aab69aebae30f8b00613ce38d21842af6">  581</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDRSTEN    ((unsigned int) 0x1 &lt;&lt; 13) // (WDTC) Watchdog Reset Enable</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a01bd2716917bb781553cacc20dadd736">  582</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDRPROC    ((unsigned int) 0x1 &lt;&lt; 14) // (WDTC) Watchdog Timer Restart</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a14f2f2814929d111a4e7e8e1225d8a68">  583</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDDIS      ((unsigned int) 0x1 &lt;&lt; 15) // (WDTC) Watchdog Disable</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a90b3b54b990353f42ea64454eeadc565">  584</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDD        ((unsigned int) 0xFFF &lt;&lt; 16) // (WDTC) Watchdog Delta Value</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1a49ae25dd4fc009d4992c8b41f35d5a">  585</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDDBGHLT   ((unsigned int) 0x1 &lt;&lt; 28) // (WDTC) Watchdog Debug Halt</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab9740dbe480fa2c505dea37ee6ad2161">  586</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDIDLEHLT  ((unsigned int) 0x1 &lt;&lt; 29) // (WDTC) Watchdog Idle Halt</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- </span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa2d6bd01172c27288eb7d5dcdd18893c">  588</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDUNF      ((unsigned int) 0x1 &lt;&lt;  0) // (WDTC) Watchdog Underflow</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a07900f53d22ce8dc1576708761ca2f3b">  589</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDERR      ((unsigned int) 0x1 &lt;&lt;  1) // (WDTC) Watchdog Error</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Voltage Regulator Mode Controller Interface</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___v_r_e_g.html">_AT91S_VREG</a> {</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___v_r_e_g.html#a4038fa85997d02d123dc853675692c58">VREG_MR</a>;   <span class="comment">// Voltage Regulator Mode Register</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a80b5c7d6ff3c5e88f0753039d8497ae8">AT91S_VREG</a>, *<a class="code" href="ioat91sam7x256_8h.html#a928409d560bb9bbcf5f33a1c0ff11127">AT91PS_VREG</a>;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">// -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register -------- </span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af7e17711279e7d6ba81e03b87b6dffce">  599</a></span>&#160;<span class="preprocessor">#define AT91C_VREG_PSTDBY     ((unsigned int) 0x1 &lt;&lt;  0) // (VREG) Voltage Regulator Power Standby Mode</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Memory Controller Interface</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___m_c.html">_AT91S_MC</a> {</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#a57612900eca5edeaf8ac6abf329b377b">MC_RCR</a>;    <span class="comment">// MC Remap Control Register</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#ab47579897e838e5bbfb891e81da1652c">MC_ASR</a>;    <span class="comment">// MC Abort Status Register</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#af933b6454cfd253ef5432fdd3101d70f">MC_AASR</a>;   <span class="comment">// MC Abort Address Status Register</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#a582ab62c12a101ecabef840aea6af54b">Reserved0</a>[21];     <span class="comment">// </span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#a9552be45c7dbc7f54aa406c6b77ee7e5">MC_FMR</a>;    <span class="comment">// MC Flash Mode Register</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#ae7a860b146a2962b83c31ed2750da583">MC_FCR</a>;    <span class="comment">// MC Flash Command Register</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#ab2884bb7b1cbca9125cde189992a6ea7">MC_FSR</a>;    <span class="comment">// MC Flash Status Register</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a65d8bc07b873894ee565051c8b24b3ec">AT91S_MC</a>, *<a class="code" href="ioat91sam7x256_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a>;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab6b8204ee6ccdefb2d36105a2073d01f">  615</a></span>&#160;<span class="preprocessor">#define AT91C_MC_RCB          ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Remap Command Bit</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- </span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a83add5d1d2f89823dea4c9e7de0044f3">  617</a></span>&#160;<span class="preprocessor">#define AT91C_MC_UNDADD       ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Undefined Addess Abort Status</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1b3fbdb62ca970ae579a3672e8cf9c1d">  618</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MISADD       ((unsigned int) 0x1 &lt;&lt;  1) // (MC) Misaligned Addess Abort Status</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8bfb506f1d00374bd55155c4f64bd5ac">  619</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ABTSZ        ((unsigned int) 0x3 &lt;&lt;  8) // (MC) Abort Size Status</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a44e3602d58de4b878889737e353b61be">  620</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_BYTE                 ((unsigned int) 0x0 &lt;&lt;  8) // (MC) Byte</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0a13bdc3d578896c79a5bb02840317f9">  621</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_HWORD                ((unsigned int) 0x1 &lt;&lt;  8) // (MC) Half-word</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a380b81e6fac8a2d5f449e5e1e84c38c2">  622</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_WORD                 ((unsigned int) 0x2 &lt;&lt;  8) // (MC) Word</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a722eba792397e6b4914393b1568bed7b">  623</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ABTTYP       ((unsigned int) 0x3 &lt;&lt; 10) // (MC) Abort Type Status</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afbdc9661f6c7a1cc816b4c192b00258f">  624</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAR                ((unsigned int) 0x0 &lt;&lt; 10) // (MC) Data Read</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a25c9e10a822050804bfb5447bba9ea98">  625</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAW                ((unsigned int) 0x1 &lt;&lt; 10) // (MC) Data Write</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a16ce99f0f201bd373ed95b26988c5ffc">  626</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_FETCH                ((unsigned int) 0x2 &lt;&lt; 10) // (MC) Code Fetch</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad9f0ffb340fe4ccca8438bd941f800a0">  627</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MST0         ((unsigned int) 0x1 &lt;&lt; 16) // (MC) Master 0 Abort Source</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6ac63d9679da659f2cfed44d469c7ea7">  628</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MST1         ((unsigned int) 0x1 &lt;&lt; 17) // (MC) Master 1 Abort Source</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a410c1fc6c826559a0cc5a00cb6ac4b4a">  629</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST0       ((unsigned int) 0x1 &lt;&lt; 24) // (MC) Saved Master 0 Abort Source</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adb9e13156e6ec0b2118e258087f267be">  630</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST1       ((unsigned int) 0x1 &lt;&lt; 25) // (MC) Saved Master 1 Abort Source</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- </span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a28791a45fc8d97eaf19f89d59af16bdd">  632</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FRDY         ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Flash Ready</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5c23992ce74663c5c677c9ffa4f9ca8a">  633</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKE        ((unsigned int) 0x1 &lt;&lt;  2) // (MC) Lock Error</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a51003d4a42a14b09c31e40b112a3444e">  634</a></span>&#160;<span class="preprocessor">#define AT91C_MC_PROGE        ((unsigned int) 0x1 &lt;&lt;  3) // (MC) Programming Error</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acfb9c2131577637928888eba5e37feb9">  635</a></span>&#160;<span class="preprocessor">#define AT91C_MC_NEBP         ((unsigned int) 0x1 &lt;&lt;  7) // (MC) No Erase Before Programming</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abde1149723253a6b754a0e046a0743f2">  636</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FWS          ((unsigned int) 0x3 &lt;&lt;  8) // (MC) Flash Wait State</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a24a24f5e0887516b01745b784bb79acc">  637</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_0FWS                 ((unsigned int) 0x0 &lt;&lt;  8) // (MC) 1 cycle for Read, 2 for Write operations</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2c9b74e35c152de5a755a13a05e51349">  638</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_1FWS                 ((unsigned int) 0x1 &lt;&lt;  8) // (MC) 2 cycles for Read, 3 for Write operations</span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a686bdaa960fa1c91cb3451b639aac253">  639</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_2FWS                 ((unsigned int) 0x2 &lt;&lt;  8) // (MC) 3 cycles for Read, 4 for Write operations</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a62e144d03d7512ddc936e3075294bfc0">  640</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_3FWS                 ((unsigned int) 0x3 &lt;&lt;  8) // (MC) 4 cycles for Read, 4 for Write operations</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4cd92d2de8be30cf8e64c12516d96d00">  641</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FMCN         ((unsigned int) 0xFF &lt;&lt; 16) // (MC) Flash Microsecond Cycle Number</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- </span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afa08db9089e589641ed9288d46c9614a">  643</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FCMD         ((unsigned int) 0xF &lt;&lt;  0) // (MC) Flash Command</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afa4afd5ef56ff009bde9e6e44ab5aae7">  644</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_START_PROG           ((unsigned int) 0x1) // (MC) Starts the programming of th epage specified by PAGEN.</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aab77d58f4a72dbf03af6402d0b62147e">  645</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_LOCK                 ((unsigned int) 0x2) // (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a60f398760749191c1d45abb7aa62862f">  646</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_PROG_AND_LOCK        ((unsigned int) 0x3) // (MC) The lock sequence automatically happens after the programming sequence is completed.</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aab3859711589ff3e72f9f9f9404b32c6">  647</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_UNLOCK               ((unsigned int) 0x4) // (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3ef6511577c1f4d0027df47cb46b87ea">  648</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_ERASE_ALL            ((unsigned int) 0x8) // (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled.</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#addf2b98be37e34298229d5bd71708381">  649</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_GP_NVM           ((unsigned int) 0xB) // (MC) Set General Purpose NVM bits.</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a597031dde990b28e55feb8784e9c2869">  650</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_CLR_GP_NVM           ((unsigned int) 0xD) // (MC) Clear General Purpose NVM bits.</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0aa353f7ff15e472ebaa3495db64d9d1">  651</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_SECURITY         ((unsigned int) 0xF) // (MC) Set Security Bit.</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae5daf68a2f229a51d570dc384b20e984">  652</a></span>&#160;<span class="preprocessor">#define AT91C_MC_PAGEN        ((unsigned int) 0x3FF &lt;&lt;  8) // (MC) Page Number</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1cbd8e060f370881e5513905b9a4400d">  653</a></span>&#160;<span class="preprocessor">#define AT91C_MC_KEY          ((unsigned int) 0xFF &lt;&lt; 24) // (MC) Writing Protect Key</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- </span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6889b77fb99e4a2b1a07cb9b6a5ad857">  655</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SECURITY     ((unsigned int) 0x1 &lt;&lt;  4) // (MC) Security Bit Status</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a77973b31e0de8f783117d9e81624bd1d">  656</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM0       ((unsigned int) 0x1 &lt;&lt;  8) // (MC) Sector 0 Lock Status</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3d219d794fc09544a80daa38bb4ec6fb">  657</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM1       ((unsigned int) 0x1 &lt;&lt;  9) // (MC) Sector 1 Lock Status</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a364c37442845f55309a2bd2a570fa65b">  658</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM2       ((unsigned int) 0x1 &lt;&lt; 10) // (MC) Sector 2 Lock Status</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3dbf487d59f269f85f06e9517e892820">  659</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM3       ((unsigned int) 0x1 &lt;&lt; 11) // (MC) Sector 3 Lock Status</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afcc44ce3e43904353c35801da8f07b4c">  660</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM4       ((unsigned int) 0x1 &lt;&lt; 12) // (MC) Sector 4 Lock Status</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a870f46762932a34cec683ea772e16939">  661</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM5       ((unsigned int) 0x1 &lt;&lt; 13) // (MC) Sector 5 Lock Status</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7d51945411fc4f34fb0b0a5070554b7e">  662</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM6       ((unsigned int) 0x1 &lt;&lt; 14) // (MC) Sector 6 Lock Status</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af15097f4e117f1ef3673f1ad9120dcf2">  663</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM7       ((unsigned int) 0x1 &lt;&lt; 15) // (MC) Sector 7 Lock Status</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8837a767ba9bebb4e1867394e6ef4d94">  664</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS0       ((unsigned int) 0x1 &lt;&lt; 16) // (MC) Sector 0 Lock Status</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6be750933740d336b55dd8d8e467a003">  665</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS1       ((unsigned int) 0x1 &lt;&lt; 17) // (MC) Sector 1 Lock Status</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4d73d4c348b2cf0545d991b3f858b6a0">  666</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS2       ((unsigned int) 0x1 &lt;&lt; 18) // (MC) Sector 2 Lock Status</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1616435849d9c56515fe93afa5921e99">  667</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS3       ((unsigned int) 0x1 &lt;&lt; 19) // (MC) Sector 3 Lock Status</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a90d0ce32f6fd4a0741c1895901e5f6fd">  668</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS4       ((unsigned int) 0x1 &lt;&lt; 20) // (MC) Sector 4 Lock Status</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a30747aaee928ce37676044fc054ef2d2">  669</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS5       ((unsigned int) 0x1 &lt;&lt; 21) // (MC) Sector 5 Lock Status</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af08178928b1c222b5c8f77118545a981">  670</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS6       ((unsigned int) 0x1 &lt;&lt; 22) // (MC) Sector 6 Lock Status</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae99cc78f64afd20d980185980bafc47d">  671</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS7       ((unsigned int) 0x1 &lt;&lt; 23) // (MC) Sector 7 Lock Status</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a01bba183b0d0e85f2e5111464fed5d9a">  672</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS8       ((unsigned int) 0x1 &lt;&lt; 24) // (MC) Sector 8 Lock Status</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a138a49a023ee1e8d4d5769d09813bb62">  673</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS9       ((unsigned int) 0x1 &lt;&lt; 25) // (MC) Sector 9 Lock Status</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2e0f2c8ac71257fa1559f93658ea037d">  674</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS10      ((unsigned int) 0x1 &lt;&lt; 26) // (MC) Sector 10 Lock Status</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8e6480d4c2ceb227a2478985322b115c">  675</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS11      ((unsigned int) 0x1 &lt;&lt; 27) // (MC) Sector 11 Lock Status</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a51aa6cf64868087e2d522c49e3e4e26a">  676</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS12      ((unsigned int) 0x1 &lt;&lt; 28) // (MC) Sector 12 Lock Status</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a031625681fe68f737d2c94af5a7764d5">  677</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS13      ((unsigned int) 0x1 &lt;&lt; 29) // (MC) Sector 13 Lock Status</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a436c78823744781881884f699db34304">  678</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS14      ((unsigned int) 0x1 &lt;&lt; 30) // (MC) Sector 14 Lock Status</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab49990c4303faa7aa6c0165a602b3931">  679</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS15      ((unsigned int) 0x1 &lt;&lt; 31) // (MC) Sector 15 Lock Status</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___s_p_i.html">_AT91S_SPI</a> {</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a5d6553c05d0a9468b53a3521e9dc2d03">SPI_CR</a>;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a53c8dfe2e423e8032df8655ea1c55ae3">SPI_MR</a>;    <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a2e4e0521afa48de31a6c6ab7b395a1b4">SPI_RDR</a>;   <span class="comment">// Receive Data Register</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a11135c353bb5ac7311dbd52934205d6c">SPI_TDR</a>;   <span class="comment">// Transmit Data Register</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a88f90286651b43730ca1e186224dd921">SPI_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a789ac88d795620768b33e76cea5d7c15">SPI_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a8b1413ef206fd57fcd3dbedaeebbb0a5">SPI_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#aa276a1765641b516aafb1cd399aaca7f">SPI_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a1bb30be3714bf821c53f14301f302027">Reserved0</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#abbf4500576969ea8013cca841d0b1979">SPI_CSR</a>[4];    <span class="comment">// Chip Select Register</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a324199fd9f95b29e321b856b9ac9c277">Reserved1</a>[48];     <span class="comment">// </span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a4a254f51f4a9ba0d9950b98e21477a96">SPI_RPR</a>;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a6227f4ced23603141013b0a810c097fc">SPI_RCR</a>;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a742551597beffa41c6c784fded134ca6">SPI_TPR</a>;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#aa8d667698c1d6f505056fe740af05e81">SPI_TCR</a>;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#afeca3684d605f359cd9e9ea9b1e546a5">SPI_RNPR</a>;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a64a6454a4fb96b9495b0d8ecbc9b944b">SPI_RNCR</a>;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#ac31966a9399c2d126b9b0caa2708eeb5">SPI_TNPR</a>;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a24be51d019e6c3acfaddc5c6d9b168fb">SPI_TNCR</a>;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a3a8924d153f0984fde5c27c4203bab08">SPI_PTCR</a>;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a185ef5c1beda2534149dbfd1861597e0">SPI_PTSR</a>;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a6f8ffad1297565030f16fa75b0adeaf8">AT91S_SPI</a>, *<a class="code" href="ioat91sam7x256_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a>;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- </span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af8b6cf825aa844af2db7ad732771d676">  709</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIEN       ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) SPI Enable</span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acc6bb7762dad073f7f4b19abf04a389a">  710</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIDIS      ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) SPI Disable</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a62264b14022d2ed854bd8a9961f121fc">  711</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SWRST       ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) SPI Software reset</span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abc117c104afa7592c1d0d8aa8bf9ab67">  712</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_LASTXFER    ((unsigned int) 0x1 &lt;&lt; 24) // (SPI) SPI Last Transfer</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- </span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a479f6b3128f737b47531279618b667f7">  714</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MSTR        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Master/Slave Mode</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab4e1cc60b7b4be8d4359e7b44de4ebf5">  715</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PS          ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Peripheral Select</span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac64fe273c5fe9d9c70e77c2061b310ef">  716</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_FIXED                ((unsigned int) 0x0 &lt;&lt;  1) // (SPI) Fixed Peripheral Select</span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae633f0edacf72f6ed9a09979289183fc">  717</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_VARIABLE             ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Variable Peripheral Select</span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a421746a552f05b77817e1ebcc8ded96c">  718</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PCSDEC      ((unsigned int) 0x1 &lt;&lt;  2) // (SPI) Chip Select Decode</span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4d2163d1d5663fe26f5ad8a11546cc70">  719</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_FDIV        ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Clock Selection</span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a42cacded2971792f4ba8c9909b658351">  720</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MODFDIS     ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) Mode Fault Detection</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa6ae52cc314108f3c0967bf06f8cbb12">  721</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_LLB         ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) Clock Selection</span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac7f7e2b57e7496b554cb96ec8f3160ef">  722</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PCS         ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select</span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2377012e46cf5b1981b40333c43004fa">  723</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCS      ((unsigned int) 0xFF &lt;&lt; 24) // (SPI) Delay Between Chip Selects</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- </span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa02a30ad0984b3ef5e385afabea5a21e">  725</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RD          ((unsigned int) 0xFFFF &lt;&lt;  0) // (SPI) Receive Data</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab2be5161c5a993475193d9b570e90077">  726</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RPCS        ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- </span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a83a595a0fed81189c4c6da9108a5c1d9">  728</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TD          ((unsigned int) 0xFFFF &lt;&lt;  0) // (SPI) Transmit Data</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8f92018227b7c2e18c163e0c650d566e">  729</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TPCS        ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">// -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- </span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a22e75b78402111d55c7eb78cf540c096">  731</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RDRF        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Receive Data Register Full</span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a56ad596122900367194c9701a4100cc6">  732</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TDRE        ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Transmit Data Register Empty</span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac0e07aa9c32da2093dca301108785c77">  733</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MODF        ((unsigned int) 0x1 &lt;&lt;  2) // (SPI) Mode Fault Error</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0a3aaa73a28d5393e49113df273cc1aa">  734</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_OVRES       ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Overrun Error Status</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab58d70225915de985a5253431b6cfbfd">  735</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDRX       ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) End of Receiver Transfer</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a89af683d676b67f1ad69fb6412954e4b">  736</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDTX       ((unsigned int) 0x1 &lt;&lt;  5) // (SPI) End of Receiver Transfer</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a142e654f86c8bfdf000b7023643f8e88">  737</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RXBUFF      ((unsigned int) 0x1 &lt;&lt;  6) // (SPI) RXBUFF Interrupt</span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8550c94e16bc7c37b93dd89bbcfcc608">  738</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TXBUFE      ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) TXBUFE Interrupt</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ace9aa7a013275f15f98be885f53d38ea">  739</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_NSSR        ((unsigned int) 0x1 &lt;&lt;  8) // (SPI) NSSR Interrupt</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad71ab9171309a50418dce0384ae107e3">  740</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TXEMPTY     ((unsigned int) 0x1 &lt;&lt;  9) // (SPI) TXEMPTY Interrupt</span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeb37401a277a158bc56530c48cfc939a">  741</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIENS      ((unsigned int) 0x1 &lt;&lt; 16) // (SPI) Enable Status</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- </span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a786c67ebde1fb4e6cfa1222735fb4037">  746</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CPOL        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Clock Polarity</span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a328473b3283187759952d9d202244b7c">  747</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_NCPHA       ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Clock Phase</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9bfb568f1ed298474b3bf4d69ac2edcd">  748</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CSAAT       ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Chip Select Active After Transfer</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3a905093a22aecf9818ecefe9a67f51a">  749</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_BITS        ((unsigned int) 0xF &lt;&lt;  4) // (SPI) Bits Per Transfer</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a65cc4fbef8c78d2e57bb097e0dd96ddb">  750</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_8                    ((unsigned int) 0x0 &lt;&lt;  4) // (SPI) 8 Bits Per transfer</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac28697cac7288825cf48fcd73eedddf0">  751</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_9                    ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) 9 Bits Per transfer</span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a402baea61bde4ca4b266f37c09793e6a">  752</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_10                   ((unsigned int) 0x2 &lt;&lt;  4) // (SPI) 10 Bits Per transfer</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae80f2a00ab34077c868b21a587f0c68e">  753</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_11                   ((unsigned int) 0x3 &lt;&lt;  4) // (SPI) 11 Bits Per transfer</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a846425a366188702bcf98d17ade90c4b">  754</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_12                   ((unsigned int) 0x4 &lt;&lt;  4) // (SPI) 12 Bits Per transfer</span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1b82d14749d1d1f796054638d0d98480">  755</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_13                   ((unsigned int) 0x5 &lt;&lt;  4) // (SPI) 13 Bits Per transfer</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a281cda5d012229e61615478d10b1d9bf">  756</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_14                   ((unsigned int) 0x6 &lt;&lt;  4) // (SPI) 14 Bits Per transfer</span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a31a060e85ea4ae41f4adc76d57c8fa71">  757</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_15                   ((unsigned int) 0x7 &lt;&lt;  4) // (SPI) 15 Bits Per transfer</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae82c536038593b7a5952476e94067017">  758</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_16                   ((unsigned int) 0x8 &lt;&lt;  4) // (SPI) 16 Bits Per transfer</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a55d464c3b90c13b2d133360ddcd06f51">  759</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SCBR        ((unsigned int) 0xFF &lt;&lt;  8) // (SPI) Serial Clock Baud Rate</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af82cf4250c4ed29267b5c39dbad2f3b5">  760</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBS       ((unsigned int) 0xFF &lt;&lt; 16) // (SPI) Delay Before SPCK</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a62eb4fc41727d04cfa69f31536e060e8">  761</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCT      ((unsigned int) 0xFF &lt;&lt; 24) // (SPI) Delay Between Consecutive Transfers</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Usart</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___u_s_a_r_t.html">_AT91S_USART</a> {</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a02c84ac26acfbb9621cde9e11e70b3e1">US_CR</a>;     <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a091b71f9f606a54b115910aed19d5416">US_MR</a>;     <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a32f11fc267293f03d51a7f7e9435f9f7">US_IER</a>;    <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#acdccf0e5fc2b85fa777ac58a968139b7">US_IDR</a>;    <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ad9c73a10ef0097e1f414c55091b77b10">US_IMR</a>;    <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ad6d83c447c95577160767aeea0f1a404">US_CSR</a>;    <span class="comment">// Channel Status Register</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a08ea9921359c45c640b6911fda1dddfb">US_RHR</a>;    <span class="comment">// Receiver Holding Register</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a8db8959953584eac2c327f2e35bacc73">US_THR</a>;    <span class="comment">// Transmitter Holding Register</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adc6949ccb9b40260d28130e73a6dabcc">US_BRGR</a>;   <span class="comment">// Baud Rate Generator Register</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#af0fcbe1b1fb83dedd5311cdcb45138cc">US_RTOR</a>;   <span class="comment">// Receiver Time-out Register</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a9d0df3b329e992ee3dbd3ace22421087">US_TTGR</a>;   <span class="comment">// Transmitter Time-guard Register</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ab6e09edeb5fc1310ca1222e857c76176">Reserved0</a>[5];  <span class="comment">// </span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adef923bfc125bf851683efb2f8ac6ba7">US_FIDI</a>;   <span class="comment">// FI_DI_Ratio Register</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a95a4a7f55207ab606cced3b0eb15a48a">US_NER</a>;    <span class="comment">// Nb Errors Register</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a7e05a3f231462070b17618e77925b7ea">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adb169c39500af9792d94e66c63d185ca">US_IF</a>;     <span class="comment">// IRDA_FILTER Register</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a0e7ae6d46277c7e5475cdf4b01760a7d">Reserved2</a>[44];     <span class="comment">// </span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adc2655f55dd059852f17b597e49bbdaa">US_RPR</a>;    <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ad7d236e9821cefe1ae1f4a8e1487fd58">US_RCR</a>;    <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ae6acf8c7e0d504bdaad16b8e35e0ead1">US_TPR</a>;    <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adc377bfc6dcfc1869ffde8e6e5f6da9d">US_TCR</a>;    <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#afaf616d3586cc1555536b1ffa8194736">US_RNPR</a>;   <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a42d728c427681538acf8c24de982d4bd">US_RNCR</a>;   <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a8f2f0740757a4297aaa4b9f617677526">US_TNPR</a>;   <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ac561ac4ef04fa503459b5b7a4b393fa9">US_TNCR</a>;   <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a34f5675243d34c85da1c4e870f0654aa">US_PTCR</a>;   <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a55b19ad696b4ded0785eb1409da2b4c2">US_PTSR</a>;   <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a0c6dd3e35e09fffcd2ba0e655688ce6d">AT91S_USART</a>, *<a class="code" href="ioat91sam7x256_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a>;</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a667a687bad11763e128d9d03f7872462">  797</a></span>&#160;<span class="preprocessor">#define AT91C_US_STTBRK       ((unsigned int) 0x1 &lt;&lt;  9) // (USART) Start Break</span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a34fbaef25acd1b86017f2969bc0af0c4">  798</a></span>&#160;<span class="preprocessor">#define AT91C_US_STPBRK       ((unsigned int) 0x1 &lt;&lt; 10) // (USART) Stop Break</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9bdbe4c51ea6128f03e65e4fe693b68c">  799</a></span>&#160;<span class="preprocessor">#define AT91C_US_STTTO        ((unsigned int) 0x1 &lt;&lt; 11) // (USART) Start Time-out</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aee64c1f2590ee543e81b7a5f11bbda12">  800</a></span>&#160;<span class="preprocessor">#define AT91C_US_SENDA        ((unsigned int) 0x1 &lt;&lt; 12) // (USART) Send Address</span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9696b5b211bed0957e0ce3fbb407e13b">  801</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTIT        ((unsigned int) 0x1 &lt;&lt; 13) // (USART) Reset Iterations</span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7a9ec9ae8d3b8647cb0387535fe99878">  802</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTNACK      ((unsigned int) 0x1 &lt;&lt; 14) // (USART) Reset Non Acknowledge</span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a83f36ddece1b0f57d3c165b281c2a457">  803</a></span>&#160;<span class="preprocessor">#define AT91C_US_RETTO        ((unsigned int) 0x1 &lt;&lt; 15) // (USART) Rearm Time-out</span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa8ff739ad732697c1e4b776f38d343ef">  804</a></span>&#160;<span class="preprocessor">#define AT91C_US_DTREN        ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Data Terminal ready Enable</span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">  805</a></span>&#160;<span class="preprocessor">#define AT91C_US_DTRDIS       ((unsigned int) 0x1 &lt;&lt; 17) // (USART) Data Terminal ready Disable</span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afa2f776efe032418af98b643ffb3f8e3">  806</a></span>&#160;<span class="preprocessor">#define AT91C_US_RTSEN        ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Request to Send enable</span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a211282d443fd0b66b9aeb52269bf8a19">  807</a></span>&#160;<span class="preprocessor">#define AT91C_US_RTSDIS       ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Request to Send Disable</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- </span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a54b74c8e47f7ab03edb6f2fa771bb8c9">  809</a></span>&#160;<span class="preprocessor">#define AT91C_US_USMODE       ((unsigned int) 0xF &lt;&lt;  0) // (USART) Usart mode</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aedc8f1da3d47745d56ae7a94c9900e53">  810</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_NORMAL               ((unsigned int) 0x0) // (USART) Normal</span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a08841e157236369a9878ee21539c937a">  811</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_RS485                ((unsigned int) 0x1) // (USART) RS485</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aff13736853d74e95c9bdf99b4d1d50c2">  812</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_HWHSH                ((unsigned int) 0x2) // (USART) Hardware Handshaking</span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4785752b1bad8fdd33e9e2e211deb4ad">  813</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_MODEM                ((unsigned int) 0x3) // (USART) Modem</span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a485a64212cf24e677c95d32e0bf77bf4">  814</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_0            ((unsigned int) 0x4) // (USART) ISO7816 protocol: T = 0</span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a426462a8b108ad93aeee66c233ef7cfe">  815</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_1            ((unsigned int) 0x6) // (USART) ISO7816 protocol: T = 1</span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac312d738280e765e9889e11981230bec">  816</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_IRDA                 ((unsigned int) 0x8) // (USART) IrDA</span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1ef61ea6cfc34a336b371add0d0e7bce">  817</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_SWHSH                ((unsigned int) 0xC) // (USART) Software Handshaking</span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab954e9525e22961efd5283060bf8c26e">  818</a></span>&#160;<span class="preprocessor">#define AT91C_US_CLKS         ((unsigned int) 0x3 &lt;&lt;  4) // (USART) Clock Selection (Baud Rate generator Input Clock</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a96988c1c28f85099e88679fdc389b02f">  819</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_CLOCK                ((unsigned int) 0x0 &lt;&lt;  4) // (USART) Clock</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af59a5002bd0b6b0b544fea38b48d6df6">  820</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_FDIV1                ((unsigned int) 0x1 &lt;&lt;  4) // (USART) fdiv1</span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4d4ac43a530645d31920ab7a0e97656d">  821</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_SLOW                 ((unsigned int) 0x2 &lt;&lt;  4) // (USART) slow_clock (ARM)</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a739f61b8aac76af08dc42b3af9505abd">  822</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_EXT                  ((unsigned int) 0x3 &lt;&lt;  4) // (USART) External (SCK)</span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a622f82c943fbb8dbe30d8c482ac27b8a">  823</a></span>&#160;<span class="preprocessor">#define AT91C_US_CHRL         ((unsigned int) 0x3 &lt;&lt;  6) // (USART) Clock Selection (Baud Rate generator Input Clock</span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a330e29f7f16295c2b25853dad22c87f7">  824</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_5_BITS               ((unsigned int) 0x0 &lt;&lt;  6) // (USART) Character Length: 5 bits</span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8a05bbd1b8cd25765a81934f73e07e55">  825</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_6_BITS               ((unsigned int) 0x1 &lt;&lt;  6) // (USART) Character Length: 6 bits</span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5f7c2375932edf30a8c807edbd43c8a1">  826</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_7_BITS               ((unsigned int) 0x2 &lt;&lt;  6) // (USART) Character Length: 7 bits</span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a24e961af79b1cf5bdd081e542fb0a68c">  827</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_8_BITS               ((unsigned int) 0x3 &lt;&lt;  6) // (USART) Character Length: 8 bits</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6742d5c71293dcf214b58d02f5204ed5">  828</a></span>&#160;<span class="preprocessor">#define AT91C_US_SYNC         ((unsigned int) 0x1 &lt;&lt;  8) // (USART) Synchronous Mode Select</span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4e801e6efe31b19ce0259d2bc7d9bb75">  829</a></span>&#160;<span class="preprocessor">#define AT91C_US_NBSTOP       ((unsigned int) 0x3 &lt;&lt; 12) // (USART) Number of Stop bits</span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae6197043098a1d7254e57377a20a6d1d">  830</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_1_BIT                ((unsigned int) 0x0 &lt;&lt; 12) // (USART) 1 stop bit</span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aab8436d580c1da51295b1a12ab1475b4">  831</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_15_BIT               ((unsigned int) 0x1 &lt;&lt; 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af7368a739bd3b1d9eb2376ec66b549da">  832</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_2_BIT                ((unsigned int) 0x2 &lt;&lt; 12) // (USART) 2 stop bits</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a931e762d6ef61bb5a32327f5c9cec346">  833</a></span>&#160;<span class="preprocessor">#define AT91C_US_MSBF         ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Bit Order</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af875fd0e9ab43cb42bc2c7a3223f38af">  834</a></span>&#160;<span class="preprocessor">#define AT91C_US_MODE9        ((unsigned int) 0x1 &lt;&lt; 17) // (USART) 9-bit Character length</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">  835</a></span>&#160;<span class="preprocessor">#define AT91C_US_CKLO         ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Clock Output Select</span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a257c98ad8375c37549893754d71d847d">  836</a></span>&#160;<span class="preprocessor">#define AT91C_US_OVER         ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Over Sampling Mode</span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad19157e5761a347dc97cf7f7fb99db41">  837</a></span>&#160;<span class="preprocessor">#define AT91C_US_INACK        ((unsigned int) 0x1 &lt;&lt; 20) // (USART) Inhibit Non Acknowledge</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6ac6073d3ebf2a9a96cae6a2153b9578">  838</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSNACK       ((unsigned int) 0x1 &lt;&lt; 21) // (USART) Disable Successive NACK</span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3f33466540b1af26616115483dadc50a">  839</a></span>&#160;<span class="preprocessor">#define AT91C_US_MAX_ITER     ((unsigned int) 0x1 &lt;&lt; 24) // (USART) Number of Repetitions</span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6dc21a41ebf3aa87e150902b2ec26f80">  840</a></span>&#160;<span class="preprocessor">#define AT91C_US_FILTER       ((unsigned int) 0x1 &lt;&lt; 28) // (USART) Receive Line Filter</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2ec4bfa2ed1550ba194557620bb0e2f9">  842</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXBRK        ((unsigned int) 0x1 &lt;&lt;  2) // (USART) Break Received/End of Break</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5f33b22453ba10500116bee8cd01bb11">  843</a></span>&#160;<span class="preprocessor">#define AT91C_US_TIMEOUT      ((unsigned int) 0x1 &lt;&lt;  8) // (USART) Receiver Time-out</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a55202f99005121a026698260e1fcc7a2">  844</a></span>&#160;<span class="preprocessor">#define AT91C_US_ITERATION    ((unsigned int) 0x1 &lt;&lt; 10) // (USART) Max number of Repetitions Reached</span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5b583db472780465fd7c12d56869e836">  845</a></span>&#160;<span class="preprocessor">#define AT91C_US_NACK         ((unsigned int) 0x1 &lt;&lt; 13) // (USART) Non Acknowledge</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8b12a4e70bafb2468ce3407cdc13ea02">  846</a></span>&#160;<span class="preprocessor">#define AT91C_US_RIIC         ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Ring INdicator Input Change Flag</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a500e29def8da7d0b281cf72e32d8e26b">  847</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSRIC        ((unsigned int) 0x1 &lt;&lt; 17) // (USART) Data Set Ready Input Change Flag</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af59df6b9a33fefc9b38335560957ed38">  848</a></span>&#160;<span class="preprocessor">#define AT91C_US_DCDIC        ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Data Carrier Flag</span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1db34685cd82e7afb8a05927f7ad35aa">  849</a></span>&#160;<span class="preprocessor">#define AT91C_US_CTSIC        ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Clear To Send Input Change Flag</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- </span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a78aad73d3d671a4b4835ab8de978e454">  853</a></span>&#160;<span class="preprocessor">#define AT91C_US_RI           ((unsigned int) 0x1 &lt;&lt; 20) // (USART) Image of RI Input</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa175adb7c1f19272e1f480ce6010928f">  854</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSR          ((unsigned int) 0x1 &lt;&lt; 21) // (USART) Image of DSR Input</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6c2a1ad3ab3043766411bb50e7e6a50b">  855</a></span>&#160;<span class="preprocessor">#define AT91C_US_DCD          ((unsigned int) 0x1 &lt;&lt; 22) // (USART) Image of DCD Input</span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a868e34a72467f269d9f054922b08b669">  856</a></span>&#160;<span class="preprocessor">#define AT91C_US_CTS          ((unsigned int) 0x1 &lt;&lt; 23) // (USART) Image of CTS Input</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___s_s_c.html">_AT91S_SSC</a> {</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abfb70171b2d8f15f25b4b9887caea0a0">SSC_CR</a>;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a084f2cf43aa620b87b685b910eee8929">SSC_CMR</a>;   <span class="comment">// Clock Mode Register</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a693b96e74d50346a96aae2d31cbf1169">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a0262163f3902b4e068d4137a90c1b878">SSC_RCMR</a>;  <span class="comment">// Receive Clock ModeRegister</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a3bc511afac6093bd26666794525358f5">SSC_RFMR</a>;  <span class="comment">// Receive Frame Mode Register</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a8608ee56b7f18cd5bb79a8d9602160e9">SSC_TCMR</a>;  <span class="comment">// Transmit Clock Mode Register</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a4852182cb23d8db3fbf8fa7d383e18b9">SSC_TFMR</a>;  <span class="comment">// Transmit Frame Mode Register</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abe176fa97e45c5f35c56e54e0da6940e">SSC_RHR</a>;   <span class="comment">// Receive Holding Register</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abd2c7373808eb04fd2a42031cd2ba7b0">SSC_THR</a>;   <span class="comment">// Transmit Holding Register</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a092b8606a90cce33314e4d65d468e72c">Reserved1</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a42d7a08c174cf147cc72f02967b9f36a">SSC_RSHR</a>;  <span class="comment">// Receive Sync Holding Register</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a844c3de9ee8f891c0ce899f946951983">SSC_TSHR</a>;  <span class="comment">// Transmit Sync Holding Register</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a24c5fdc79496c38c524aaf04e7f1f9a7">Reserved2</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#adab843be18d0a626a6c55569320d599e">SSC_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abee63348ab1a4e1eb883c5b3e0ff3faf">SSC_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#ace0b95ad9d5233e4b47fca37a8fe8129">SSC_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a92c067973135b5e0cf87b9a0298aa646">SSC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#ac6dd166602bbbde9b80d06065604af3a">Reserved3</a>[44];     <span class="comment">// </span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abcd06245f70e735d7f12b6961da0b2c9">SSC_RPR</a>;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#ab5623db2ac6e5edf1c82e331748598eb">SSC_RCR</a>;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a66224add5cbd13520d0b5d0a38fc5c04">SSC_TPR</a>;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a603c194be20d1f98b58c360e1862fac5">SSC_TCR</a>;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a629aa8862a55688737cfafeba65ec9d6">SSC_RNPR</a>;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#afcd769f5306ec28650c7e78c9283c31b">SSC_RNCR</a>;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a2db894b14cb959349cf55c85588c65d0">SSC_TNPR</a>;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a8e15b21510e220cee70bf2138c1e7698">SSC_TNCR</a>;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#adb1cb5a5c2111563773cb2d223338d3d">SSC_PTCR</a>;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#aca86ac6667736a8d56eccb63699eea6b">SSC_PTSR</a>;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a5f5906b2353858357fa0d4375aa7a358">AT91S_SSC</a>, *<a class="code" href="ioat91sam7x256_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a>;</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa7df2761c0ae4a46514d91b2586d0c0b">  893</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXEN        ((unsigned int) 0x1 &lt;&lt;  0) // (SSC) Receive Enable</span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa071e5024c302d4051cb47cacaa48b70">  894</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXDIS       ((unsigned int) 0x1 &lt;&lt;  1) // (SSC) Receive Disable</span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a57ac83bbf3f2b07e8852e4af21a98590">  895</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEN        ((unsigned int) 0x1 &lt;&lt;  8) // (SSC) Transmit Enable</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a98635a33b6c91953eb908c3bdb772ed3">  896</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXDIS       ((unsigned int) 0x1 &lt;&lt;  9) // (SSC) Transmit Disable</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9633270e3ed0b135ee575e473af59923">  897</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_SWRST       ((unsigned int) 0x1 &lt;&lt; 15) // (SSC) Software Reset</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- </span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9e6b3d5f9d5231a49474899822f082b5">  899</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKS         ((unsigned int) 0x3 &lt;&lt;  0) // (SSC) Receive/Transmit Clock Selection</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af3b0d5267e547d14533fe6ab39735b71">  900</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_DIV                  ((unsigned int) 0x0) // (SSC) Divided Clock</span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a91f865117049de686415648540bfbd17">  901</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_TK                   ((unsigned int) 0x1) // (SSC) TK Clock signal</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7abfd3e00e922c8d2c484aac620b5879">  902</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_RK                   ((unsigned int) 0x2) // (SSC) RK pin</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a24072139b3dd18a7a36aa249794aa226">  903</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKO         ((unsigned int) 0x7 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode Selection</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">  904</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_NONE                 ((unsigned int) 0x0 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7aa0a9a799502b274da42f61ba8f8ff8">  905</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_CONTINOUS            ((unsigned int) 0x1 &lt;&lt;  2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output</span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8ed1083dc80124599c9e85fe3fa600c2">  906</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_DATA_TX              ((unsigned int) 0x2 &lt;&lt;  2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2ccc913719c9e584d1c8a67f988696fb">  907</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKI         ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Receive/Transmit Clock Inversion</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4b085ac152c89d19d2119d4dbc4748d1">  908</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_START       ((unsigned int) 0xF &lt;&lt;  8) // (SSC) Receive/Transmit Start Selection</span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6d01e790e729a53955ce1fe9c5d77a6b">  909</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_CONTINOUS            ((unsigned int) 0x0 &lt;&lt;  8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a90707e309129adcae1a4ef93e66b4667">  910</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_TX                   ((unsigned int) 0x1 &lt;&lt;  8) // (SSC) Transmit/Receive start</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a047db59e34c88b4624217e34e45f3786">  911</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LOW_RF               ((unsigned int) 0x2 &lt;&lt;  8) // (SSC) Detection of a low level on RF input</span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af6987f76f45123f2eb48b4a22287407a">  912</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_HIGH_RF              ((unsigned int) 0x3 &lt;&lt;  8) // (SSC) Detection of a high level on RF input</span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afd4e58b365fb2e0c3a584f83c4a51706">  913</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_FALL_RF              ((unsigned int) 0x4 &lt;&lt;  8) // (SSC) Detection of a falling edge on RF input</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeca4c3425f3a4b2da6dc816387833236">  914</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_RISE_RF              ((unsigned int) 0x5 &lt;&lt;  8) // (SSC) Detection of a rising edge on RF input</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae7fd48e4a61e1b64933f02f2cb3dabff">  915</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LEVEL_RF             ((unsigned int) 0x6 &lt;&lt;  8) // (SSC) Detection of any level change on RF input</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a556c5e6e3baaf31bb0a3d02a64caf930">  916</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_EDGE_RF              ((unsigned int) 0x7 &lt;&lt;  8) // (SSC) Detection of any edge on RF input</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7fbcc0ca211fd65164db6e7f2b8e1db4">  917</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_0                    ((unsigned int) 0x8 &lt;&lt;  8) // (SSC) Compare 0</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8a4c629d363ed4f14b05873023f65242">  918</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_STTDLY      ((unsigned int) 0xFF &lt;&lt; 16) // (SSC) Receive/Transmit Start Delay</span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5591a1d593f1a8cb1a37a02ed1f118dd">  919</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PERIOD      ((unsigned int) 0xFF &lt;&lt; 24) // (SSC) Receive/Transmit Period Divider Selection</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- </span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aebfe3d53df7cd7457d21b8e7f577031e">  921</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATLEN      ((unsigned int) 0x1F &lt;&lt;  0) // (SSC) Data Length</span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a041f3a41034bc6b75137170b81747d0c">  922</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_LOOP        ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Loop Mode</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a934f2e5cc17964df08cf48c89913bfbe">  923</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_MSBF        ((unsigned int) 0x1 &lt;&lt;  7) // (SSC) Most Significant Bit First</span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acc9a2e81348cda02f7ebd988a44a2453">  924</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATNB       ((unsigned int) 0xF &lt;&lt;  8) // (SSC) Data Number per Frame</span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6583880582b7d73e3f014e218b83e844">  925</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSLEN       ((unsigned int) 0xF &lt;&lt; 16) // (SSC) Receive/Transmit Frame Sync length</span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aebae2d8d8c6dfda036da6c983c553a24">  926</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSOS        ((unsigned int) 0x7 &lt;&lt; 20) // (SSC) Receive/Transmit Frame Sync Output Selection</span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5ed0c5f75224acc7fc446a37bab08047">  927</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NONE                 ((unsigned int) 0x0 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a27e019b859556184fb783c6efd30b8b1">  928</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NEGATIVE             ((unsigned int) 0x1 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse</span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a57270f9a9cc51b04afb30086fa4a3bb7">  929</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_POSITIVE             ((unsigned int) 0x2 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae16b1194e6d76a21e5842a168ce60c67">  930</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_LOW                  ((unsigned int) 0x3 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a010d88ba3e69717538818da4e93da453">  931</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_HIGH                 ((unsigned int) 0x4 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a22f83ee68e0dd03aa8175a4a2c6ee48c">  932</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_TOGGLE               ((unsigned int) 0x5 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer</span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abb16b227b07b73970fc7643a8e2c2677">  933</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSEDGE      ((unsigned int) 0x1 &lt;&lt; 24) // (SSC) Frame Sync Edge Detection</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- </span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- </span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abffd823a26b0bdc8736d168b7b29b2ae">  936</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATDEF      ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Data Default Value</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a928cb94b3d4345577eb71a0384f1e2b1">  937</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSDEN       ((unsigned int) 0x1 &lt;&lt; 23) // (SSC) Frame Sync Data Enable</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afa0220dcd9f6cb602a72e0c594589c6b">  939</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXRDY       ((unsigned int) 0x1 &lt;&lt;  0) // (SSC) Transmit Ready</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3e83e20c81520ec24b1f2d58a623410b">  940</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEMPTY     ((unsigned int) 0x1 &lt;&lt;  1) // (SSC) Transmit Empty</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a94576c033a97680baef94a239ff51457">  941</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDTX       ((unsigned int) 0x1 &lt;&lt;  2) // (SSC) End Of Transmission</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a79bb1798c375e73a0ee053722fa6b9b6">  942</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXBUFE      ((unsigned int) 0x1 &lt;&lt;  3) // (SSC) Transmit Buffer Empty</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0943564de8f25d715a60277a1138ef85">  943</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXRDY       ((unsigned int) 0x1 &lt;&lt;  4) // (SSC) Receive Ready</span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a97cb0b39454b8384237dbd20a3d280d7">  944</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_OVRUN       ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Receive Overrun</span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9f6a5f61fd3b42b7dada79d281d1cca8">  945</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDRX       ((unsigned int) 0x1 &lt;&lt;  6) // (SSC) End of Reception</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a89870caf2f23d997e01a5b7f61b09261">  946</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXBUFF      ((unsigned int) 0x1 &lt;&lt;  7) // (SSC) Receive Buffer Full</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a00b33f71ce89a3d1482901b72a4b020f">  947</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXSYN       ((unsigned int) 0x1 &lt;&lt; 10) // (SSC) Transmit Sync</span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adf5fa0d604e3edb42ac7dff9fd8d172a">  948</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXSYN       ((unsigned int) 0x1 &lt;&lt; 11) // (SSC) Receive Sync</span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab5ed21f902c53a28156aef969036856c">  949</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXENA       ((unsigned int) 0x1 &lt;&lt; 16) // (SSC) Transmit Enable</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8c6cc1f5eda5e84ed1b5030f90de8c55">  950</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXENA       ((unsigned int) 0x1 &lt;&lt; 17) // (SSC) Receive Enable</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Two-wire Interface</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___t_w_i.html">_AT91S_TWI</a> {</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a68ae373546de5c57bbe5b31f8a99bb83">TWI_CR</a>;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a6db63eb6f9c1504221a2d53fcfc14fa2">TWI_MMR</a>;   <span class="comment">// Master Mode Register</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a4d9b9a25483c9b95c55027ddc4717773">Reserved0</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a3f3a383a5af5c0482890f65bb5cc53ce">TWI_IADR</a>;  <span class="comment">// Internal Address Register</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a7823e072ae96b5ab5e6c924c0be71365">TWI_CWGR</a>;  <span class="comment">// Clock Waveform Generator Register</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a9595ca6a765b0a41c421ae38eff5a802">Reserved1</a>[3];  <span class="comment">// </span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#aea550a0b52e5da6d7a3ad259dbf90e01">TWI_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#adc26e9e1b308d02d99ee0fd5fdb152ac">TWI_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#af1e2f7a6c985a44db454a38df40ee4ff">TWI_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#ae39a01eba4ba3b48c33db3e14b0a6981">TWI_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a7e189cd0e1220582b9e1b3ae34a1e887">TWI_RHR</a>;   <span class="comment">// Receive Holding Register</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#aac667223a3075b6c0656477f524d8552">TWI_THR</a>;   <span class="comment">// Transmit Holding Register</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#aafade005f3672d0d3d26cd1871b0cac3">AT91S_TWI</a>, *<a class="code" href="ioat91sam7x256_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a>;</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a65d3781517ef6df35e4858dc60370c6d">  974</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_START       ((unsigned int) 0x1 &lt;&lt;  0) // (TWI) Send a START Condition</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5e464d6e72b1bb1c919dc94f5a4e9a19">  975</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_STOP        ((unsigned int) 0x1 &lt;&lt;  1) // (TWI) Send a STOP Condition</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a57e54d515cf6271cb8c3370cb6f2decb">  976</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MSEN        ((unsigned int) 0x1 &lt;&lt;  2) // (TWI) TWI Master Transfer Enabled</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9164ccbd0f08ec84953f634aff3b4c54">  977</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MSDIS       ((unsigned int) 0x1 &lt;&lt;  3) // (TWI) TWI Master Transfer Disabled</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a062994c3d4283286adf67c183dbee328">  978</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SWRST       ((unsigned int) 0x1 &lt;&lt;  7) // (TWI) Software Reset</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- </span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1f25cd146fba43daf62840aea54c34aa">  980</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IADRSZ      ((unsigned int) 0x3 &lt;&lt;  8) // (TWI) Internal Device Address Size</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4c065357c9430fa52f135d653b243ee3">  981</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_NO                   ((unsigned int) 0x0 &lt;&lt;  8) // (TWI) No internal device address</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5268dfd7f7bdcee41e811b5c90ce4c3f">  982</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_1_BYTE               ((unsigned int) 0x1 &lt;&lt;  8) // (TWI) One-byte internal device address</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a690289c1337ae72208f79d00d11f51f2">  983</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_2_BYTE               ((unsigned int) 0x2 &lt;&lt;  8) // (TWI) Two-byte internal device address</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a26d31e1aaffcdb5383f9ad995e757ce8">  984</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_3_BYTE               ((unsigned int) 0x3 &lt;&lt;  8) // (TWI) Three-byte internal device address</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adb131e2f68f4b950a176ac7e436d2378">  985</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MREAD       ((unsigned int) 0x1 &lt;&lt; 12) // (TWI) Master Read Direction</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af3d4421d7e164c2e7be47890f9701d2f">  986</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_DADR        ((unsigned int) 0x7F &lt;&lt; 16) // (TWI) Device Address</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- </span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8ca43517fea8374f62e0e9e356dcf851">  988</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CLDIV       ((unsigned int) 0xFF &lt;&lt;  0) // (TWI) Clock Low Divider</span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1bd7d67abfe3f76283cc892ec6de333d">  989</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CHDIV       ((unsigned int) 0xFF &lt;&lt;  8) // (TWI) Clock High Divider</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7825a75dd307f7fe4d31996276f8fa0d">  990</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CKDIV       ((unsigned int) 0x7 &lt;&lt; 16) // (TWI) Clock Divider</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aae36af808d245102ba025846f22ab6d5">  992</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_TXCOMP      ((unsigned int) 0x1 &lt;&lt;  0) // (TWI) Transmission Completed</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5dc8759ecbd21842df75d82d1694c1a7">  993</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_RXRDY       ((unsigned int) 0x1 &lt;&lt;  1) // (TWI) Receive holding register ReaDY</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a09539cd95a16cd31c083baa11a9131e2">  994</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_TXRDY       ((unsigned int) 0x1 &lt;&lt;  2) // (TWI) Transmit holding register ReaDY</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a209a95835a9ac055170b6d99d4d9d2b5">  995</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_OVRE        ((unsigned int) 0x1 &lt;&lt;  6) // (TWI) Overrun Error</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9d6fc48c612316cd17f298dea509a72c">  996</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_UNRE        ((unsigned int) 0x1 &lt;&lt;  7) // (TWI) Underrun Error</span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a83fcbf48dfd5911539f04053f5945583">  997</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_NACK        ((unsigned int) 0x1 &lt;&lt;  8) // (TWI) Not Acknowledged</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html">_AT91S_PWMC_CH</a> {</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#adbb97a3f0b481aadf70b44eb09dab317">PWMC_CMR</a>;  <span class="comment">// Channel Mode Register</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#a26e04d9e84c8a4e470e63ba4166ef707">PWMC_CDTYR</a>;    <span class="comment">// Channel Duty Cycle Register</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#a9bd363b91bbf1fad7c2205b403f4bda0">PWMC_CPRDR</a>;    <span class="comment">// Channel Period Register</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#ae1a9fb05c89fe1a67b8a519ac04cff88">PWMC_CCNTR</a>;    <span class="comment">// Channel Counter Register</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#abb4f81af917724b30274a8c08918ea32">PWMC_CUPDR</a>;    <span class="comment">// Channel Update Register</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#ada98ecbec7cd83bce1e5ec85c25a463d">PWMC_Reserved</a>[3];  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a356b75d8c24799cef2b668df80364eac">AT91S_PWMC_CH</a>, *<a class="code" href="ioat91sam7x256_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a>;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">// -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a92111764b223a0bf7305ec4693a80584"> 1015</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRE       ((unsigned int) 0xF &lt;&lt;  0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5016eb27e1ccdbcc0957873d46ec017a"> 1016</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCK                  ((unsigned int) 0x0) // (PWMC_CH) </span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5ef05931cd8d7c9c6239b82138e4ff22"> 1017</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKA                 ((unsigned int) 0xB) // (PWMC_CH) </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5d72dd7e4351fcc2cea8ad191ef93e70"> 1018</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKB                 ((unsigned int) 0xC) // (PWMC_CH) </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5343cdc8e24a06313c79c396e5e05007"> 1019</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CALG       ((unsigned int) 0x1 &lt;&lt;  8) // (PWMC_CH) Channel Alignment</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a980337fe08cff463cf4b907afbf94b5b"> 1020</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPOL       ((unsigned int) 0x1 &lt;&lt;  9) // (PWMC_CH) Channel Polarity</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a52d089832ea954b3970fe3fa613871a4"> 1021</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPD        ((unsigned int) 0x1 &lt;&lt; 10) // (PWMC_CH) Channel Update Period</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">// -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac334ec5d6b396e653abffe96a8d42904"> 1023</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CDTY       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Duty Cycle</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">// -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a87acdedf8ce9be836d024cfa1b213af0"> 1025</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRD       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Period</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">// -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afb29e1cc4a83bb7c7fe7f7481b47920b"> 1027</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CCNT       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Counter</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aee1a0a02872a39bf134892ec37efafac"> 1029</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CUPD       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Update</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_w_m_c.html">_AT91S_PWMC</a> {</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a9c0660954130a87462b9034dcea9ab75">PWMC_MR</a>;   <span class="comment">// PWMC Mode Register</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a0c9c6edf94968a23bfecf78872abe945">PWMC_ENA</a>;  <span class="comment">// PWMC Enable Register</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a88af22dd78f3a197f35ad398a80d7394">PWMC_DIS</a>;  <span class="comment">// PWMC Disable Register</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a517d41f2c73efb8ee4a9484992eaccfd">PWMC_SR</a>;   <span class="comment">// PWMC Status Register</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a5262f70781ba8846d3c0cdf88af91379">PWMC_IER</a>;  <span class="comment">// PWMC Interrupt Enable Register</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a91998f2d7e11c486a62f413776f6ea47">PWMC_IDR</a>;  <span class="comment">// PWMC Interrupt Disable Register</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#ab648ff32d47dac368972f709a2c47758">PWMC_IMR</a>;  <span class="comment">// PWMC Interrupt Mask Register</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a01fea47ca1fdeb2bf544efd5dc78f6cf">PWMC_ISR</a>;  <span class="comment">// PWMC Interrupt Status Register</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a1baa67c9707aeee68147f9d39fa6fb4e">Reserved0</a>[55];     <span class="comment">// </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#ab2a01510bff53f8ebd4b6d20149f1063">PWMC_VR</a>;   <span class="comment">// PWMC Version Register</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#ac122daa3cb4b2bf33d016fc54dab8fff">Reserved1</a>[64];     <span class="comment">// </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html">AT91S_PWMC_CH</a>    <a class="code" href="struct___a_t91_s___p_w_m_c.html#af9dea3e4136eb95ce33c311d9e60777a">PWMC_CH</a>[4];    <span class="comment">// PWMC Channel</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#ad38c9bd0fa15834b0ddfa52522b45190">AT91S_PWMC</a>, *<a class="code" href="ioat91sam7x256_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a>;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">// -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3108f527efb1a0026e7a5bd7dbaf4613"> 1050</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVA       ((unsigned int) 0xFF &lt;&lt;  0) // (PWMC) CLKA divide factor.</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9cbbd9f834ebf9858a6097cf5af5e63a"> 1051</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREA       ((unsigned int) 0xF &lt;&lt;  8) // (PWMC) Divider Input Clock Prescaler A</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a477e34e6f4e44028a66672fae268c633"> 1052</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREA_MCK                  ((unsigned int) 0x0 &lt;&lt;  8) // (PWMC) </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad34024a5488dc9ccbf410b85489eac28"> 1053</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVB       ((unsigned int) 0xFF &lt;&lt; 16) // (PWMC) CLKB divide factor.</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a307a50fad99227683ab61e7be70d50cf"> 1054</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREB       ((unsigned int) 0xF &lt;&lt; 24) // (PWMC) Divider Input Clock Prescaler B</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7900e3d28d1888130f9f70c954e6424a"> 1055</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREB_MCK                  ((unsigned int) 0x0 &lt;&lt; 24) // (PWMC) </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">// -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4ca7975eb170ea029255aa13efe63908"> 1057</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID0      ((unsigned int) 0x1 &lt;&lt;  0) // (PWMC) Channel ID 0</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa41d6106e3fe0a8366622de6bdbec2a8"> 1058</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID1      ((unsigned int) 0x1 &lt;&lt;  1) // (PWMC) Channel ID 1</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a07679c8f5c52bb41c9317a2213f48dd4"> 1059</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID2      ((unsigned int) 0x1 &lt;&lt;  2) // (PWMC) Channel ID 2</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad9b989525e43ef5fcdb9eca00a9c4f75"> 1060</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID3      ((unsigned int) 0x1 &lt;&lt;  3) // (PWMC) Channel ID 3</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">// -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">// -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">// -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">// -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">// -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">// -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR USB Device Interface</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___u_d_p.html">_AT91S_UDP</a> {</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#adc10dbeb36dd030a78d80a0f2f4e1f5c">UDP_NUM</a>;   <span class="comment">// Frame Number Register</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a56f35ef281d58bbdde56a5a38750fc2e">UDP_GLBSTATE</a>;  <span class="comment">// Global State Register</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#ab2436c0f24250cfc5f3d5b4cc63b62b9">UDP_FADDR</a>;     <span class="comment">// Function Address Register</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a21ec9d439f9a93d433e51086767e9027">Reserved0</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#afd91ae40c2301d69f3518adcbddcbd1e">UDP_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a5487e1dc226d511f8fe09f440ad663b7">UDP_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#adeaa26682a0a229b8560074ce9030351">UDP_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a83b861d5cf938b16d0f9a2b06ad428d9">UDP_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#aa3b6e0d2334899b4d3c77665b38650ff">UDP_ICR</a>;   <span class="comment">// Interrupt Clear Register</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a269c69151e7a68327cfc230b3f694508">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#ab171e6dc8a3bade2c3ba5359d74b7fea">UDP_RSTEP</a>;     <span class="comment">// Reset Endpoint Register</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a0c441ba136413330a5de9dd5160d4d42">Reserved2</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a9db990c74fef70fd7710b2f9c76056ae">UDP_CSR</a>[6];    <span class="comment">// Endpoint Control and Status Register</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#abc78c57ddbb9675f9c5ae44ffa2b41e9">Reserved3</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#ae8856b782ec118cfa748f7608a16c3d8">UDP_FDR</a>[6];    <span class="comment">// Endpoint FIFO Data Register</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#ade1eb0aac43d7e6ea1eb5d02a0d84bff">Reserved4</a>[3];  <span class="comment">// </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#af4a766ffccdbe79e17f95783df644e03">UDP_TXVC</a>;  <span class="comment">// Transceiver Control Register</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#abf09f99d79f36066fc5c13540b1c6ed4">AT91S_UDP</a>, *<a class="code" href="ioat91sam7x256_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a>;</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- </span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae918f0a0813be8b451014b8f529f4012"> 1092</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_NUM     ((unsigned int) 0x7FF &lt;&lt;  0) // (UDP) Frame Number as Defined in the Packet Field Formats</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a45d1c10c52bf20f2dd6997252eb2ae18"> 1093</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_ERR     ((unsigned int) 0x1 &lt;&lt; 16) // (UDP) Frame Error</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa2e68a9a62ba43d7a96792240ad058b3"> 1094</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_OK      ((unsigned int) 0x1 &lt;&lt; 17) // (UDP) Frame OK</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3df939ec689fad23144ed35e84143477"> 1096</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDEN      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Function Address Enable</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3af25a93d8e82f42f92e4f79a5bbaa83"> 1097</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_CONFG       ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Configured</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a335e7d4d52f475e5faaf5a9fb156cf0e"> 1098</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ESR         ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Enable Send Resume</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa1cebacb3bdd5541bc1de71ccdf92bd9"> 1099</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RSMINPR     ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) A Resume Has Been Sent to the Host</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acb510a4b8b4bb3b293dc239627531361"> 1100</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RMWUPE      ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Remote Wake Up Enable</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa399fdeb0df35c8553ef06c6da18eff7"> 1102</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADD        ((unsigned int) 0xFF &lt;&lt;  0) // (UDP) Function Address Value</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6c6ce7f722bcfaaaa6c9053d448a91bf"> 1103</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FEN         ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) Function Enable</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa231db13123efe85390749a5f41655b3"> 1105</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT0      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Endpoint 0 Interrupt</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1a17ba7dff62066021586d2c9da30148"> 1106</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT1      ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Endpoint 0 Interrupt</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae5d8fc722f9c7fcd51508e4b348dea0d"> 1107</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT2      ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Endpoint 2 Interrupt</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a242f01d1ddfe223db69f230c267b37c0"> 1108</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT3      ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Endpoint 3 Interrupt</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8b92a2c29b38aa41e194f04fd1bd9583"> 1109</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT4      ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Endpoint 4 Interrupt</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae82098ed40ebf71c7ad652794ef79d3f"> 1110</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT5      ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Endpoint 5 Interrupt</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aee76f53e58d0725d21b57e16a1872b91"> 1111</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSUSP      ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) USB Suspend Interrupt</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a359943e009f7a44ba0bbe03db8eeedd5"> 1112</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXRSM       ((unsigned int) 0x1 &lt;&lt;  9) // (UDP) USB Resume Interrupt</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a16457337bc108f926e0da7eb99643baf"> 1113</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EXTRSM      ((unsigned int) 0x1 &lt;&lt; 10) // (UDP) USB External Resume Interrupt</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7bc497e4d0bcf0ad713648f9c13a890c"> 1114</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_SOFINT      ((unsigned int) 0x1 &lt;&lt; 11) // (UDP) USB Start Of frame Interrupt</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa8ef719c8714aedb7d302809d1cabff6"> 1115</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_WAKEUP      ((unsigned int) 0x1 &lt;&lt; 13) // (UDP) USB Resume Interrupt</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a963f4e535475fdca21e2b4462041ba16"> 1119</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ENDBUSRES   ((unsigned int) 0x1 &lt;&lt; 12) // (UDP) USB End Of Bus Reset Interrupt</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8eece1c2437e70c0d23995d182747169"> 1122</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP0         ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Reset Endpoint 0</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3192588280fa39ba88e7807162df2668"> 1123</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP1         ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Reset Endpoint 1</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afc01cc967634aaf6b34c009593ab6663"> 1124</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP2         ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Reset Endpoint 2</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a55ff9f19b78ade374607ba1e30681b04"> 1125</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP3         ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Reset Endpoint 3</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a06db7f870578c69ea91a04032855ebfa"> 1126</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP4         ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Reset Endpoint 4</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa5fabc45c94b0b55e2ff75b512aada4d"> 1127</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP5         ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Reset Endpoint 5</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa0248fd3450dbed0a4920efbd37a5c25"> 1129</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXCOMP      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Generates an IN packet with data previously written in the DPR</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae313b496b0f57c6f1709a2fb4b57daaa"> 1130</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK0 ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Receive Data Bank 0</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2a28903a455889bb4db81566185e2470"> 1131</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSETUP     ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Sends STALL to the Host (Control endpoints)</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a59bb4c10c9e4abb9fbe812b22069f50f"> 1132</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ISOERROR    ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Isochronous error (Isochronous endpoints)</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afb1da15a9600778181dba435272150da"> 1133</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXPKTRDY    ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Transmit Packet Ready</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a99191244fa595e96bec692b200b9c708"> 1134</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FORCESTALL  ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints).</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acb6db66df37f8269f54808965876452d"> 1135</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK1 ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes).</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad5bb9f6b22cd7b71c41e0c5f21359147"> 1136</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_DIR         ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Transfer Direction</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adab36cc6d97194fd0c3a34dfe9f1076b"> 1137</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPTYPE      ((unsigned int) 0x7 &lt;&lt;  8) // (UDP) Endpoint type</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1d3aaad9ea154ac7ea6357eadd5c8a32"> 1138</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_CTRL                 ((unsigned int) 0x0 &lt;&lt;  8) // (UDP) Control</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae1aec7e27eed3a2d7be3a15342b6299f"> 1139</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_OUT              ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) Isochronous OUT</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac94b088b5f232c505558cabead5719fd"> 1140</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_OUT             ((unsigned int) 0x2 &lt;&lt;  8) // (UDP) Bulk OUT</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab1a1c8a2611827dd00b51592c13fc92e"> 1141</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_OUT              ((unsigned int) 0x3 &lt;&lt;  8) // (UDP) Interrupt OUT</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab0038b2f8b27df3ad0d9715120e5eb24"> 1142</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_IN               ((unsigned int) 0x5 &lt;&lt;  8) // (UDP) Isochronous IN</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6662ace61cac91faf0ae2d564623105d"> 1143</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_IN              ((unsigned int) 0x6 &lt;&lt;  8) // (UDP) Bulk IN</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab04fd08051845f87617a29a73b99fbfe"> 1144</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_IN               ((unsigned int) 0x7 &lt;&lt;  8) // (UDP) Interrupt IN</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa7f9626f06dff378615092a5c0d601a3"> 1145</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_DTGLE       ((unsigned int) 0x1 &lt;&lt; 11) // (UDP) Data Toggle</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa6a2e4bfbfd0b615450b6d812f21a0a3"> 1146</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPEDS       ((unsigned int) 0x1 &lt;&lt; 15) // (UDP) Endpoint Enable Disable</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6528ea478dd6f86c09ec5fb953238acd"> 1147</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXBYTECNT   ((unsigned int) 0x7FF &lt;&lt; 16) // (UDP) Number Of Bytes Available in the FIFO</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">// -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register -------- </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8080f15a628788b94f22577425f1c178"> 1149</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXVDIS      ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a95d441c7575612c9941c35d6191dc61a"> 1150</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_PUON        ((unsigned int) 0x1 &lt;&lt;  9) // (UDP) Pull-up ON</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___t_c.html">_AT91S_TC</a> {</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#aa6bd25995b743fce28cad60014bcc19d">TC_CCR</a>;    <span class="comment">// Channel Control Register</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a8f785d881b6e0a859187ca8cfb3f1b9c">TC_CMR</a>;    <span class="comment">// Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#af1ae45e2103e19f10fde08c2476de94e">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#ac5fda5dfb1c8d684760677f9531e4707">TC_CV</a>;     <span class="comment">// Counter Value</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a1a5a8c31c01b731a58c17dbd315c693a">TC_RA</a>;     <span class="comment">// Register A</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a0ae10f9a6d3695b17618f62d254c2f20">TC_RB</a>;     <span class="comment">// Register B</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#adf8a3862cc1c6e10f09b682e36dcac2a">TC_RC</a>;     <span class="comment">// Register C</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a530883d094b52082a5d1fdd12e143eb2">TC_SR</a>;     <span class="comment">// Status Register</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a208e358e5e40be90d09f42cf90683b19">TC_IER</a>;    <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a72c562420749d9b31f6b6eb9e76af529">TC_IDR</a>;    <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a275722ebb6d9b4d171f09cc1399fdd19">TC_IMR</a>;    <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a44892794b398f4ebc5ac9b02e9469d4b">AT91S_TC</a>, *<a class="code" href="ioat91sam7x256_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a>;</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af1a6dfe8007f114c92f9a3cd3c5cf340"> 1170</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKEN        ((unsigned int) 0x1 &lt;&lt;  0) // (TC) Counter Clock Enable Command</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abeeab439eaca14b7c407eacef297ac5e"> 1171</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKDIS       ((unsigned int) 0x1 &lt;&lt;  1) // (TC) Counter Clock Disable Command</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad3ebce8686d4e5263febf879c0e0d638"> 1172</a></span>&#160;<span class="preprocessor">#define AT91C_TC_SWTRG        ((unsigned int) 0x1 &lt;&lt;  2) // (TC) Software Trigger Command</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6483dbb6cc585943611cf305469e07f9"> 1174</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKS         ((unsigned int) 0x7 &lt;&lt;  0) // (TC) Clock Selection</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#affc3992c4020b0d514d3840a334062d0"> 1175</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV1_CLOCK     ((unsigned int) 0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a00cafb235b9e46d8227a0bdf82177100"> 1176</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV2_CLOCK     ((unsigned int) 0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae67ad47df485c375b6e4b4ac96373cdf"> 1177</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV3_CLOCK     ((unsigned int) 0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2c40b6bd0239ce1aeecba8eef3ba763b"> 1178</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV4_CLOCK     ((unsigned int) 0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae913df889d5b850a30412b8dcbbedfeb"> 1179</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV5_CLOCK     ((unsigned int) 0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aefe111e881861fbd88303435f6d01f3a"> 1180</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC0                  ((unsigned int) 0x5) // (TC) Clock selected: XC0</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a70ce543268d24ca798bb1ab7b170064f"> 1181</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC1                  ((unsigned int) 0x6) // (TC) Clock selected: XC1</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3b0eb0fa02aec444b85c9726cb315de5"> 1182</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC2                  ((unsigned int) 0x7) // (TC) Clock selected: XC2</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0089b84d52894b0a2c2f26fc33a6c139"> 1183</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKI         ((unsigned int) 0x1 &lt;&lt;  3) // (TC) Clock Invert</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6808cd396d1645ea2893c8abb9a368cb"> 1184</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BURST        ((unsigned int) 0x3 &lt;&lt;  4) // (TC) Burst Signal Selection</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab82fe1f68c1ae6520b7fb1f76bf6ab8b"> 1185</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_NONE                 ((unsigned int) 0x0 &lt;&lt;  4) // (TC) The clock is not gated by an external signal</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af914fc7a0c776ca5ae40385fb8042f6f"> 1186</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC0                  ((unsigned int) 0x1 &lt;&lt;  4) // (TC) XC0 is ANDed with the selected clock</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3841762ae0e6b373423472d8bb9db465"> 1187</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC1                  ((unsigned int) 0x2 &lt;&lt;  4) // (TC) XC1 is ANDed with the selected clock</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a85951d6105537748b91ceb7ce5d48da3"> 1188</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC2                  ((unsigned int) 0x3 &lt;&lt;  4) // (TC) XC2 is ANDed with the selected clock</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a958ba9ee9e460fdfbfdf661587323e41"> 1189</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCSTOP      ((unsigned int) 0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RC Compare</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a88951f5e910ef65911f3e97298b66f31"> 1190</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDBSTOP      ((unsigned int) 0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RB Loading</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2bf8ba07ce3032eedaf229a707575e37"> 1191</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCDIS       ((unsigned int) 0x1 &lt;&lt;  7) // (TC) Counter Clock Disable with RC Compare</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a18e926912e73855038269a644ed60ffa"> 1192</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDBDIS       ((unsigned int) 0x1 &lt;&lt;  7) // (TC) Counter Clock Disabled with RB Loading</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a68ebad65fed07cd1e1317c5b601a89b9"> 1193</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGEDG      ((unsigned int) 0x3 &lt;&lt;  8) // (TC) External Trigger Edge Selection</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac62c6f0bdc17f7e3af5d1fd9538eb3d0"> 1194</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_NONE                 ((unsigned int) 0x0 &lt;&lt;  8) // (TC) Edge: None</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2cb60e148de13a65de2686684d540c8b"> 1195</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_RISING               ((unsigned int) 0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aebc67c7d7de20b43d18d959199854699"> 1196</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_FALLING              ((unsigned int) 0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa7b486fb760a554cbd7b8ad6638aa180"> 1197</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_BOTH                 ((unsigned int) 0x3 &lt;&lt;  8) // (TC) Edge: each edge</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afabdab6176d1c2cdef3d9e53cf35ce07"> 1198</a></span>&#160;<span class="preprocessor">#define AT91C_TC_EEVTEDG      ((unsigned int) 0x3 &lt;&lt;  8) // (TC) External Event Edge Selection</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad590f34fa2b8f0e1d0032ed02ffbd24b"> 1199</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_NONE                 ((unsigned int) 0x0 &lt;&lt;  8) // (TC) Edge: None</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2e7ab9a2f5e6a5160d3a21154be8a802"> 1200</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_RISING               ((unsigned int) 0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af97fed24c44737498c063fe693fa1dd9"> 1201</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_FALLING              ((unsigned int) 0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a12d4c419ced277d5c99d2714809fea0a"> 1202</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_BOTH                 ((unsigned int) 0x3 &lt;&lt;  8) // (TC) Edge: each edge</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa250a015ab6c84619aee58f529a492cb"> 1203</a></span>&#160;<span class="preprocessor">#define AT91C_TC_EEVT         ((unsigned int) 0x3 &lt;&lt; 10) // (TC) External Event  Selection</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa4580098f8fa189cbb2b68ebdd6b4729"> 1204</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_TIOB                 ((unsigned int) 0x0 &lt;&lt; 10) // (TC) Signal selected as external event: TIOB TIOB direction: input</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a40fc56d6cb9bdef301f1fb3fed545f57"> 1205</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_XC0                  ((unsigned int) 0x1 &lt;&lt; 10) // (TC) Signal selected as external event: XC0 TIOB direction: output</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9ea4c880874aa135d3e4dcaf17b7de16"> 1206</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_XC1                  ((unsigned int) 0x2 &lt;&lt; 10) // (TC) Signal selected as external event: XC1 TIOB direction: output</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a68afa1c5510bd40ff4d9a00b5dd3f5ac"> 1207</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_XC2                  ((unsigned int) 0x3 &lt;&lt; 10) // (TC) Signal selected as external event: XC2 TIOB direction: output</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a109e3bad371a947b453ea9b8019d4b89"> 1208</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ABETRG       ((unsigned int) 0x1 &lt;&lt; 10) // (TC) TIOA or TIOB External Trigger Selection</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeff65a55d0db8bc5948bee36246a8904"> 1209</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ENETRG       ((unsigned int) 0x1 &lt;&lt; 12) // (TC) External Event Trigger enable</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3f3128540dbb6c12b7952d44935352b5"> 1210</a></span>&#160;<span class="preprocessor">#define AT91C_TC_WAVESEL      ((unsigned int) 0x3 &lt;&lt; 13) // (TC) Waveform  Selection</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2f4d598eb12d993086ca756a7f9ca56e"> 1211</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP                   ((unsigned int) 0x0 &lt;&lt; 13) // (TC) UP mode without atomatic trigger on RC Compare</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a31bf0b1e930821ec5d6ca77e85f02e9d"> 1212</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN               ((unsigned int) 0x1 &lt;&lt; 13) // (TC) UPDOWN mode without automatic trigger on RC Compare</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaf016a588c98b762058406d6d58048f1"> 1213</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP_AUTO              ((unsigned int) 0x2 &lt;&lt; 13) // (TC) UP mode with automatic trigger on RC Compare</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae4d957303bbc72d1eed8bf39f942006a"> 1214</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN_AUTO          ((unsigned int) 0x3 &lt;&lt; 13) // (TC) UPDOWN mode with automatic trigger on RC Compare</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4995d161e9dc47d7d9e8e98e3a892961"> 1215</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCTRG       ((unsigned int) 0x1 &lt;&lt; 14) // (TC) RC Compare Trigger Enable</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af3e2eca76c15de93c68e811bf025b6ff"> 1216</a></span>&#160;<span class="preprocessor">#define AT91C_TC_WAVE         ((unsigned int) 0x1 &lt;&lt; 15) // (TC) </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac7d8f5ab48c28bf05547b7efa308093d"> 1217</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ACPA         ((unsigned int) 0x3 &lt;&lt; 16) // (TC) RA Compare Effect on TIOA</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a32405bd05c5a85e211a67c91ba8db852"> 1218</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_NONE                 ((unsigned int) 0x0 &lt;&lt; 16) // (TC) Effect: none</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae2a44957573af617d94a9e439b598599"> 1219</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_SET                  ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Effect: set</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab09baf7ae19fa26f334ac67b66850ed6"> 1220</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_CLEAR                ((unsigned int) 0x2 &lt;&lt; 16) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab7e9adab8492f93acfc31583e7d62a82"> 1221</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 16) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af287438e13f6b9c7d3e63e9fc2a389b8"> 1222</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRA         ((unsigned int) 0x3 &lt;&lt; 16) // (TC) RA Loading Selection</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a596fb9ecade42a3db6beae556f90ea96"> 1223</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_NONE                 ((unsigned int) 0x0 &lt;&lt; 16) // (TC) Edge: None</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aae8bb1383fd86487a5ba3af321d95da2"> 1224</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_RISING               ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Edge: rising edge of TIOA</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae504975b21d0c1b0b174ccb423398d5d"> 1225</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_FALLING              ((unsigned int) 0x2 &lt;&lt; 16) // (TC) Edge: falling edge of TIOA</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae3bcab1b3df23b1c3d4e311a5adc6adf"> 1226</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_BOTH                 ((unsigned int) 0x3 &lt;&lt; 16) // (TC) Edge: each edge of TIOA</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a58c554f329dc6ec253b8650d045ecfb2"> 1227</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ACPC         ((unsigned int) 0x3 &lt;&lt; 18) // (TC) RC Compare Effect on TIOA</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a33da7c9f44471adb1467799470632c3d"> 1228</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_NONE                 ((unsigned int) 0x0 &lt;&lt; 18) // (TC) Effect: none</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a30b75955de1a85aaf2aabda5138f05be"> 1229</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_SET                  ((unsigned int) 0x1 &lt;&lt; 18) // (TC) Effect: set</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a08782f417baf5ca5868383add7597754"> 1230</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_CLEAR                ((unsigned int) 0x2 &lt;&lt; 18) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afa8b99d8cbf2a48af4b0604bd1b98da4"> 1231</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 18) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ade0fdc20bb509e044542f700b69494db"> 1232</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRB         ((unsigned int) 0x3 &lt;&lt; 18) // (TC) RB Loading Selection</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a62180255114397ab05fc6ade783c1267"> 1233</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_NONE                 ((unsigned int) 0x0 &lt;&lt; 18) // (TC) Edge: None</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac03dec55b3dce937a45a61b2f2759be3"> 1234</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_RISING               ((unsigned int) 0x1 &lt;&lt; 18) // (TC) Edge: rising edge of TIOA</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8c417c02eecc238b30f71653ac2857ab"> 1235</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_FALLING              ((unsigned int) 0x2 &lt;&lt; 18) // (TC) Edge: falling edge of TIOA</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a79b715c44ae1f3af977d97f7712580ca"> 1236</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_BOTH                 ((unsigned int) 0x3 &lt;&lt; 18) // (TC) Edge: each edge of TIOA</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a88d040c0af65609a06c9a37cfd8ce20c"> 1237</a></span>&#160;<span class="preprocessor">#define AT91C_TC_AEEVT        ((unsigned int) 0x3 &lt;&lt; 20) // (TC) External Event Effect on TIOA</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a71ad254bf8c0a85104590762ae7774fc"> 1238</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_NONE                 ((unsigned int) 0x0 &lt;&lt; 20) // (TC) Effect: none</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9a0fa7a18086b7ecac4af0001b946a06"> 1239</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_SET                  ((unsigned int) 0x1 &lt;&lt; 20) // (TC) Effect: set</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af326a9074408bd03701119693b5e5b68"> 1240</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_CLEAR                ((unsigned int) 0x2 &lt;&lt; 20) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a06cd80f4cc7ab26ba6ddc480cfebcfd9"> 1241</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 20) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7b745aa903b20634e602c496fcad07bc"> 1242</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ASWTRG       ((unsigned int) 0x3 &lt;&lt; 22) // (TC) Software Trigger Effect on TIOA</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3d4574db4ddce97f63e67b4a0cc948d3"> 1243</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_NONE                 ((unsigned int) 0x0 &lt;&lt; 22) // (TC) Effect: none</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9aeb9be4fc92cf7ade10ded35713633e"> 1244</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_SET                  ((unsigned int) 0x1 &lt;&lt; 22) // (TC) Effect: set</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9ccd13ad5e5574ab174f1d810fe9108a"> 1245</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_CLEAR                ((unsigned int) 0x2 &lt;&lt; 22) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adc3d78a23ffd039e749bc135f8d7d70a"> 1246</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 22) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5c755adb2f13698bd70e538fd9b28e52"> 1247</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BCPB         ((unsigned int) 0x3 &lt;&lt; 24) // (TC) RB Compare Effect on TIOB</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac0c9ee09167f9188281015230db928d7"> 1248</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_NONE                 ((unsigned int) 0x0 &lt;&lt; 24) // (TC) Effect: none</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4bf198d58f9b804c9d596a7d324fa255"> 1249</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_SET                  ((unsigned int) 0x1 &lt;&lt; 24) // (TC) Effect: set</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adb0ce065d061ea136ae69bc2de789de9"> 1250</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_CLEAR                ((unsigned int) 0x2 &lt;&lt; 24) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a96df3690abd95de683721739eb9afe9a"> 1251</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 24) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a33a0f6c7c40aebf48fb9aeee409520c9"> 1252</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BCPC         ((unsigned int) 0x3 &lt;&lt; 26) // (TC) RC Compare Effect on TIOB</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac65d5a735b123e292ad5452ce2c91892"> 1253</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_NONE                 ((unsigned int) 0x0 &lt;&lt; 26) // (TC) Effect: none</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af2db25a89fc99361e1c334a5647abe37"> 1254</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_SET                  ((unsigned int) 0x1 &lt;&lt; 26) // (TC) Effect: set</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab4d5cbfc2c49dcad06262d863bc70d0c"> 1255</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_CLEAR                ((unsigned int) 0x2 &lt;&lt; 26) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0275fb8cf32b14b8f2cddc361748a20a"> 1256</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 26) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad3457da8470b88dcbfdfcc4c181a3dfb"> 1257</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BEEVT        ((unsigned int) 0x3 &lt;&lt; 28) // (TC) External Event Effect on TIOB</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a68ee4a23932dd0ef1b3a1eed804e4861"> 1258</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_NONE                 ((unsigned int) 0x0 &lt;&lt; 28) // (TC) Effect: none</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a762fa401e52f3601c9466a01d54e701e"> 1259</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_SET                  ((unsigned int) 0x1 &lt;&lt; 28) // (TC) Effect: set</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a09d1c605501f937ffda26aeb184e3008"> 1260</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_CLEAR                ((unsigned int) 0x2 &lt;&lt; 28) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a82acd57eafa731f22bdff2018eefaec5"> 1261</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 28) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a04b0f1fc04bd6d6d11a5e194b2214188"> 1262</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BSWTRG       ((unsigned int) 0x3 &lt;&lt; 30) // (TC) Software Trigger Effect on TIOB</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a71490d4b2d6b8d5cdc246d71d696a360"> 1263</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_NONE                 ((unsigned int) 0x0 &lt;&lt; 30) // (TC) Effect: none</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7d77e5117003e11e0c312ed33f142d5e"> 1264</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_SET                  ((unsigned int) 0x1 &lt;&lt; 30) // (TC) Effect: set</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a90da673f257cf292b7437a123d88058f"> 1265</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_CLEAR                ((unsigned int) 0x2 &lt;&lt; 30) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8fc9812c09bfb66ee19f8b5ecde86fe3"> 1266</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 30) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a430dd419d79af2f49e86d63c5978169c"> 1268</a></span>&#160;<span class="preprocessor">#define AT91C_TC_COVFS        ((unsigned int) 0x1 &lt;&lt;  0) // (TC) Counter Overflow</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a519a22eec8b5c618c2c51130106a8f81"> 1269</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LOVRS        ((unsigned int) 0x1 &lt;&lt;  1) // (TC) Load Overrun</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac984dfb06785b4644e897331facbf791"> 1270</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPAS         ((unsigned int) 0x1 &lt;&lt;  2) // (TC) RA Compare</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9aab3e7ad396ec65293da7ed525b147c"> 1271</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPBS         ((unsigned int) 0x1 &lt;&lt;  3) // (TC) RB Compare</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a58852a9496be093ae1bc2a0fa8895024"> 1272</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCS         ((unsigned int) 0x1 &lt;&lt;  4) // (TC) RC Compare</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae95f62baf644c3bc39f3ae2d27634ddc"> 1273</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRAS        ((unsigned int) 0x1 &lt;&lt;  5) // (TC) RA Loading</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab6f7c97949a8c6c0f1cd7f8e45d84361"> 1274</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRBS        ((unsigned int) 0x1 &lt;&lt;  6) // (TC) RB Loading</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af0d5bb0907975e95e87656bebcc275c7"> 1275</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGS        ((unsigned int) 0x1 &lt;&lt;  7) // (TC) External Trigger</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a352b40a891527c40f6072977230df969"> 1276</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKSTA       ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Clock Enabling</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afcd600600083ddc63c832ee4e0236b44"> 1277</a></span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOA        ((unsigned int) 0x1 &lt;&lt; 17) // (TC) TIOA Mirror</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a77e62550ab18d593d893a15f04c48b11"> 1278</a></span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOB        ((unsigned int) 0x1 &lt;&lt; 18) // (TC) TIOA Mirror</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Interface</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___t_c_b.html">_AT91S_TCB</a> {</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <a class="code" href="struct___a_t91_s___t_c.html">AT91S_TC</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#a40f09d0bd80e0c6cda2435c363e9adf4">TCB_TC0</a>;   <span class="comment">// TC Channel 0</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#afdc45358f1b9877848d86c2a961b8fcd">Reserved0</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <a class="code" href="struct___a_t91_s___t_c.html">AT91S_TC</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#a81f675759b06d83bf2be86add42a53b2">TCB_TC1</a>;   <span class="comment">// TC Channel 1</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#a3cc49e27722e8de9d6d5fadb6445c391">Reserved1</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <a class="code" href="struct___a_t91_s___t_c.html">AT91S_TC</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#af0a41cf819ea1e66f830d075116177db">TCB_TC2</a>;   <span class="comment">// TC Channel 2</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#aa7bc844b1136c77f0e771bb2d9069ab9">Reserved2</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#a835cbeb765a56023288cb97dc1fe0b9b">TCB_BCR</a>;   <span class="comment">// TC Block Control Register</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#ac235985e8fa3bbf38093a7153c621d66">TCB_BMR</a>;   <span class="comment">// TC Block Mode Register</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#ab16273b4e274ca3505da629619abdd0f">AT91S_TCB</a>, *<a class="code" href="ioat91sam7x256_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a>;</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a107c19a568a5dec4983418a84564ef4b"> 1298</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_SYNC        ((unsigned int) 0x1 &lt;&lt;  0) // (TCB) Synchro Command</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- </span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae15ae07551e91230ddf723731d003945"> 1300</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC0XC0S     ((unsigned int) 0x3 &lt;&lt;  0) // (TCB) External Clock Signal 0 Selection</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae698f28e6c2299165b7b69ad7f2f077b"> 1301</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TCLK0                ((unsigned int) 0x0) // (TCB) TCLK0 connected to XC0</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2a3d3630ca284f2cef9836838e499597"> 1302</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_NONE                 ((unsigned int) 0x1) // (TCB) None signal connected to XC0</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aac6a33f8a77717cff071fa978eb40a02"> 1303</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA1                ((unsigned int) 0x2) // (TCB) TIOA1 connected to XC0</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a208d9f3f7e5d7a86e12bc766b5340d71"> 1304</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA2                ((unsigned int) 0x3) // (TCB) TIOA2 connected to XC0</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab841b88704c17e5e42b597dc4127c2f9"> 1305</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC1XC1S     ((unsigned int) 0x3 &lt;&lt;  2) // (TCB) External Clock Signal 1 Selection</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a27b0840e23ff09778d0208757359fc8d"> 1306</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TCLK1                ((unsigned int) 0x0 &lt;&lt;  2) // (TCB) TCLK1 connected to XC1</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a72487486b4357d1f250cab673364653d"> 1307</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_NONE                 ((unsigned int) 0x1 &lt;&lt;  2) // (TCB) None signal connected to XC1</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0b119a2dcd261e236d36e69945f03d51"> 1308</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA0                ((unsigned int) 0x2 &lt;&lt;  2) // (TCB) TIOA0 connected to XC1</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aef4e0cc9cfc6a26f0b78e82f01604d41"> 1309</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA2                ((unsigned int) 0x3 &lt;&lt;  2) // (TCB) TIOA2 connected to XC1</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afef7e2ad858ff351031a50dc5761b7cb"> 1310</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC2XC2S     ((unsigned int) 0x3 &lt;&lt;  4) // (TCB) External Clock Signal 2 Selection</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a22a2ef64cb698fa796657a4a2568dc2b"> 1311</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TCLK2                ((unsigned int) 0x0 &lt;&lt;  4) // (TCB) TCLK2 connected to XC2</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a48647ce84e818212bf1c7bab2c271129"> 1312</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_NONE                 ((unsigned int) 0x1 &lt;&lt;  4) // (TCB) None signal connected to XC2</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abdf5cf6482dc8886b3f26910ef5ad08b"> 1313</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA0                ((unsigned int) 0x2 &lt;&lt;  4) // (TCB) TIOA0 connected to XC2</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a88dae7e2bf482828090c736330eb0187"> 1314</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA1                ((unsigned int) 0x3 &lt;&lt;  4) // (TCB) TIOA2 connected to XC2</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Control Area Network MailBox Interface</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___c_a_n___m_b.html">_AT91S_CAN_MB</a> {</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n___m_b.html#a54268787d609f70861f4311b63836033">CAN_MB_MMR</a>;    <span class="comment">// MailBox Mode Register</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n___m_b.html#a88174644fd6cf4e176034b1fe7d8d16c">CAN_MB_MAM</a>;    <span class="comment">// MailBox Acceptance Mask Register</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n___m_b.html#a21efa474a69196f0df94ff6714e9feb3">CAN_MB_MID</a>;    <span class="comment">// MailBox ID Register</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n___m_b.html#a2634668d962e7669f44f042e420ff4d7">CAN_MB_MFID</a>;   <span class="comment">// MailBox Family ID Register</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n___m_b.html#ac0b6e12f73a44773934bb212117ca2b7">CAN_MB_MSR</a>;    <span class="comment">// MailBox Status Register</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n___m_b.html#abfd3dd6c614553af6371be7018ebb091">CAN_MB_MDL</a>;    <span class="comment">// MailBox Data Low Register</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n___m_b.html#a7d39aa4dea8601f47177334d7083332e">CAN_MB_MDH</a>;    <span class="comment">// MailBox Data High Register</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n___m_b.html#af51897a132563a5f01cbeef42467bab2">CAN_MB_MCR</a>;    <span class="comment">// MailBox Control Register</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#aa7ea5beb1c4866de964022d408fe8f66">AT91S_CAN_MB</a>, *<a class="code" href="ioat91sam7x256_8h.html#acac35b956ddb3f8f7ee7a7d8a2862830">AT91PS_CAN_MB</a>;</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">// -------- CAN_MMR : (CAN_MB Offset: 0x0) CAN Message Mode Register -------- </span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abd5093c7477515296fa846382b3ee474"> 1331</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MTIMEMARK   ((unsigned int) 0xFFFF &lt;&lt;  0) // (CAN_MB) Mailbox Timemark</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9e2675304d5afd8acb3bfafce411088f"> 1332</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_PRIOR       ((unsigned int) 0xF &lt;&lt; 16) // (CAN_MB) Mailbox Priority</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac348598536fcb7e082125761f0602344"> 1333</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MOT         ((unsigned int) 0x7 &lt;&lt; 24) // (CAN_MB) Mailbox Object Type</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa229b57b92029e4ae325d647c2230b3b"> 1334</a></span>&#160;<span class="preprocessor">#define     AT91C_CAN_MOT_DIS                  ((unsigned int) 0x0 &lt;&lt; 24) // (CAN_MB) </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7d197f91f6af10386fc9f8c26ada1f62"> 1335</a></span>&#160;<span class="preprocessor">#define     AT91C_CAN_MOT_RX                   ((unsigned int) 0x1 &lt;&lt; 24) // (CAN_MB) </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1cc2031f0741140d508a1c951d333b13"> 1336</a></span>&#160;<span class="preprocessor">#define     AT91C_CAN_MOT_RXOVERWRITE          ((unsigned int) 0x2 &lt;&lt; 24) // (CAN_MB) </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a796d6415aa6e56ff9251ceb021ad1675"> 1337</a></span>&#160;<span class="preprocessor">#define     AT91C_CAN_MOT_TX                   ((unsigned int) 0x3 &lt;&lt; 24) // (CAN_MB) </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1770109e1050ef7aa10d7e0c7e1d253c"> 1338</a></span>&#160;<span class="preprocessor">#define     AT91C_CAN_MOT_CONSUMER             ((unsigned int) 0x4 &lt;&lt; 24) // (CAN_MB) </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adac2b0a1e9a492157cb9f7d8dd2d9b6b"> 1339</a></span>&#160;<span class="preprocessor">#define     AT91C_CAN_MOT_PRODUCER             ((unsigned int) 0x5 &lt;&lt; 24) // (CAN_MB) </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">// -------- CAN_MAM : (CAN_MB Offset: 0x4) CAN Message Acceptance Mask Register -------- </span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9a656bc31fe6b6f89714c62dc7c20d1f"> 1341</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MIDvB       ((unsigned int) 0x3FFFF &lt;&lt;  0) // (CAN_MB) Complementary bits for identifier in extended mode</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6e92154d375e43d546ca1de3c1e96079"> 1342</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MIDvA       ((unsigned int) 0x7FF &lt;&lt; 18) // (CAN_MB) Identifier for standard frame mode</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aad3375663ba012fbbab1987c6c3c193c"> 1343</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MIDE        ((unsigned int) 0x1 &lt;&lt; 29) // (CAN_MB) Identifier Version</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">// -------- CAN_MID : (CAN_MB Offset: 0x8) CAN Message ID Register -------- </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">// -------- CAN_MFID : (CAN_MB Offset: 0xc) CAN Message Family ID Register -------- </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">// -------- CAN_MSR : (CAN_MB Offset: 0x10) CAN Message Status Register -------- </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad8eba8ec2d2fda4b6c42c7c269aede3f"> 1347</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MTIMESTAMP  ((unsigned int) 0xFFFF &lt;&lt;  0) // (CAN_MB) Timer Value</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aba80a98a33c4c22f1385b7a478b817c0"> 1348</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MDLC        ((unsigned int) 0xF &lt;&lt; 16) // (CAN_MB) Mailbox Data Length Code</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0cb256750eaa20a97d8d5232b321d283"> 1349</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MRTR        ((unsigned int) 0x1 &lt;&lt; 20) // (CAN_MB) Mailbox Remote Transmission Request</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a849fe8f7c40cd67ea45d182dafded25e"> 1350</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MABT        ((unsigned int) 0x1 &lt;&lt; 22) // (CAN_MB) Mailbox Message Abort</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab624a97252c028557c89f0cf2a9bfd5e"> 1351</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MRDY        ((unsigned int) 0x1 &lt;&lt; 23) // (CAN_MB) Mailbox Ready</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a93c17b0a9680dae1ad6398827db6b80b"> 1352</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MMI         ((unsigned int) 0x1 &lt;&lt; 24) // (CAN_MB) Mailbox Message Ignored</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">// -------- CAN_MDL : (CAN_MB Offset: 0x14) CAN Message Data Low Register -------- </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">// -------- CAN_MDH : (CAN_MB Offset: 0x18) CAN Message Data High Register -------- </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">// -------- CAN_MCR : (CAN_MB Offset: 0x1c) CAN Message Control Register -------- </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a44aaaa305f8d36d1572ec18e750d3397"> 1356</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MACR        ((unsigned int) 0x1 &lt;&lt; 22) // (CAN_MB) Abort Request for Mailbox</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a59ce20cfdc361e3218458f6a25c95231"> 1357</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MTCR        ((unsigned int) 0x1 &lt;&lt; 23) // (CAN_MB) Mailbox Transfer Command</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Control Area Network Interface</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___c_a_n.html">_AT91S_CAN</a> {</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#ac9b717e114de69702a2271f059b95efe">CAN_MR</a>;    <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a78d3123ccb970a71b6998653ccaa054e">CAN_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a58fb5692831597863baf66ea4d18a931">CAN_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a55c277bd6dac15055222d3066ef374eb">CAN_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a406e82106f4111f374c2e021df6d1fb3">CAN_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a1af276558e1f9273eb9b1c8aa7a67838">CAN_BR</a>;    <span class="comment">// Baudrate Register</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a76dcdcbdaa00f9336e18b924f4777f51">CAN_TIM</a>;   <span class="comment">// Timer Register</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a1811dcbae4b545538124651a67e2c3e5">CAN_TIMESTP</a>;   <span class="comment">// Time Stamp Register</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a8e8ace8d203b83ffa88c7670950413b3">CAN_ECR</a>;   <span class="comment">// Error Counter Register</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a4083785ec2ea2ab8977e3c9e21e332ec">CAN_TCR</a>;   <span class="comment">// Transfer Command Register</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a7c894d03b982118f3d8eadfd73b3ec58">CAN_ACR</a>;   <span class="comment">// Abort Command Register</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#ad7db5c06f86189df26db1ff343078571">Reserved0</a>[52];     <span class="comment">// </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a45fc2df36dacaff8d655500c2fbd2d1a">CAN_VR</a>;    <span class="comment">// Version Register</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#aa484c0a5edaaa8a76f2d40990ddfb9b4">Reserved1</a>[64];     <span class="comment">// </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#aa6f927fafccb82883ea9989b795e7a82">CAN_MB0</a>;   <span class="comment">// CAN Mailbox 0</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a8fb050b08696763153d01c0b8c990b1a">CAN_MB1</a>;   <span class="comment">// CAN Mailbox 1</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#ae21ff7e7ffdcba6bec230e09e87b3dd1">CAN_MB2</a>;   <span class="comment">// CAN Mailbox 2</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a8bfef33a7dd2101995b32b5dd11c1a82">CAN_MB3</a>;   <span class="comment">// CAN Mailbox 3</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a78ea8e4fd72d2cffd634d1ac26b888ba">CAN_MB4</a>;   <span class="comment">// CAN Mailbox 4</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a432069c41629c0df780c62e72427f49c">CAN_MB5</a>;   <span class="comment">// CAN Mailbox 5</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#ae5cac6516a05cc2ea35f8e719889b77d">CAN_MB6</a>;   <span class="comment">// CAN Mailbox 6</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a5c813a65c3192bca5749ac92a0657219">CAN_MB7</a>;   <span class="comment">// CAN Mailbox 7</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a5c6feb7e58762cbdfd4b005323d75a35">CAN_MB8</a>;   <span class="comment">// CAN Mailbox 8</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a709a819bcd08746199bbcd8846056123">CAN_MB9</a>;   <span class="comment">// CAN Mailbox 9</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a99813e971754f165bb6b0c9068772f8b">CAN_MB10</a>;  <span class="comment">// CAN Mailbox 10</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#aefc33fd005f6e2abdc5a8afff133e11c">CAN_MB11</a>;  <span class="comment">// CAN Mailbox 11</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a75e24057c918b0bfc152df09e8fcf0e2">CAN_MB12</a>;  <span class="comment">// CAN Mailbox 12</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a70f809e469ea02f8f3d45e5398a6a7df">CAN_MB13</a>;  <span class="comment">// CAN Mailbox 13</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a93f1793c75b172b509cf23239ba395a5">CAN_MB14</a>;  <span class="comment">// CAN Mailbox 14</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <a class="code" href="struct___a_t91_s___c_a_n___m_b.html">AT91S_CAN_MB</a>     <a class="code" href="struct___a_t91_s___c_a_n.html#a2cdc9290e071f0fde0bc1115c1ebd152">CAN_MB15</a>;  <span class="comment">// CAN Mailbox 15</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a244c3b362bc1268544a6fff2953a11c9">AT91S_CAN</a>, *<a class="code" href="ioat91sam7x256_8h.html#a81dbef95013739a5ef061116c4ed4ddb">AT91PS_CAN</a>;</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">// -------- CAN_MR : (CAN Offset: 0x0) CAN Mode Register -------- </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7a6ce8443040469721c5eaf1cff06fe4"> 1396</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_CANEN       ((unsigned int) 0x1 &lt;&lt;  0) // (CAN) CAN Controller Enable</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a40183e67ee0cd76efd705bd1dfd5aa46"> 1397</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_LPM         ((unsigned int) 0x1 &lt;&lt;  1) // (CAN) Disable/Enable Low Power Mode</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaafe0369da03772016177a069c9b9859"> 1398</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_ABM         ((unsigned int) 0x1 &lt;&lt;  2) // (CAN) Disable/Enable Autobaud/Listen Mode</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa98598ad8488b07b06aa44b78a103977"> 1399</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_OVL         ((unsigned int) 0x1 &lt;&lt;  3) // (CAN) Disable/Enable Overload Frame</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a78cc70d7849efe26902171d7291361ae"> 1400</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TEOF        ((unsigned int) 0x1 &lt;&lt;  4) // (CAN) Time Stamp messages at each end of Frame</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1d2ac787041ae17c6e928caaf65495b9"> 1401</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TTM         ((unsigned int) 0x1 &lt;&lt;  5) // (CAN) Disable/Enable Time Trigger Mode</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa9442ae627eaf3978f115ff4fcbd6fbc"> 1402</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TIMFRZ      ((unsigned int) 0x1 &lt;&lt;  6) // (CAN) Enable Timer Freeze</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a12ff83a4043c25ce5e95c270963a15ac"> 1403</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_DRPT        ((unsigned int) 0x1 &lt;&lt;  7) // (CAN) Disable Repeat</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">// -------- CAN_IER : (CAN Offset: 0x4) CAN Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a95cb273e1f07b4f7318d992e79f1d266"> 1405</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB0         ((unsigned int) 0x1 &lt;&lt;  0) // (CAN) Mailbox 0 Flag</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad1b346268355084f920449b3feb0e219"> 1406</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB1         ((unsigned int) 0x1 &lt;&lt;  1) // (CAN) Mailbox 1 Flag</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a414a33e3c2902c9489f2387fa4e0ec69"> 1407</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB2         ((unsigned int) 0x1 &lt;&lt;  2) // (CAN) Mailbox 2 Flag</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a651ec9fd742edb09e03de084a0b4f28d"> 1408</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB3         ((unsigned int) 0x1 &lt;&lt;  3) // (CAN) Mailbox 3 Flag</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a47f817f1d6d6321a396a2419cd4b87cc"> 1409</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB4         ((unsigned int) 0x1 &lt;&lt;  4) // (CAN) Mailbox 4 Flag</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa9f84d6d5145453d51ae6d4d11344cfe"> 1410</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB5         ((unsigned int) 0x1 &lt;&lt;  5) // (CAN) Mailbox 5 Flag</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ade10d14dd0630a3083358e6b6f1a3f5a"> 1411</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB6         ((unsigned int) 0x1 &lt;&lt;  6) // (CAN) Mailbox 6 Flag</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae35d41d221dd88c02113a34b86c27e19"> 1412</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB7         ((unsigned int) 0x1 &lt;&lt;  7) // (CAN) Mailbox 7 Flag</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab04f5e985425f64d28913da36faeb6bc"> 1413</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB8         ((unsigned int) 0x1 &lt;&lt;  8) // (CAN) Mailbox 8 Flag</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aabecd7e0d839b454f128e4991b8228e4"> 1414</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB9         ((unsigned int) 0x1 &lt;&lt;  9) // (CAN) Mailbox 9 Flag</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad617f8e31d358b190fb4bcdadf04d147"> 1415</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB10        ((unsigned int) 0x1 &lt;&lt; 10) // (CAN) Mailbox 10 Flag</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a160af6c5efbf4ec2258f1abf3f8bae79"> 1416</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB11        ((unsigned int) 0x1 &lt;&lt; 11) // (CAN) Mailbox 11 Flag</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a64247eb2185b47a6ad214e51302bb40a"> 1417</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB12        ((unsigned int) 0x1 &lt;&lt; 12) // (CAN) Mailbox 12 Flag</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a882a4dbfe96405742621142ea86f9a00"> 1418</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB13        ((unsigned int) 0x1 &lt;&lt; 13) // (CAN) Mailbox 13 Flag</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad84d31047fe5374b0d902f1472958be9"> 1419</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB14        ((unsigned int) 0x1 &lt;&lt; 14) // (CAN) Mailbox 14 Flag</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac553e5e8682068297501da33b71d7ebb"> 1420</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB15        ((unsigned int) 0x1 &lt;&lt; 15) // (CAN) Mailbox 15 Flag</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7bc0e531a7e7d34ca0c33a7a315779f5"> 1421</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_ERRA        ((unsigned int) 0x1 &lt;&lt; 16) // (CAN) Error Active Mode Flag</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a427bbe284c4fe904b8da8305be3f9e6f"> 1422</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_WARN        ((unsigned int) 0x1 &lt;&lt; 17) // (CAN) Warning Limit Flag</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4e814893a21894eb09d72d492eb5cff5"> 1423</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_ERRP        ((unsigned int) 0x1 &lt;&lt; 18) // (CAN) Error Passive Mode Flag</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9e146b433b854574a042907c3a79c056"> 1424</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_BOFF        ((unsigned int) 0x1 &lt;&lt; 19) // (CAN) Bus Off Mode Flag</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0b46a485b19b0ca062e6ff359104527c"> 1425</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_SLEEP       ((unsigned int) 0x1 &lt;&lt; 20) // (CAN) Sleep Flag</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae4dd4af4371ca3709a08fcf0d549258c"> 1426</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_WAKEUP      ((unsigned int) 0x1 &lt;&lt; 21) // (CAN) Wakeup Flag</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a53ff22954eff7c02feed2fece19fe76d"> 1427</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TOVF        ((unsigned int) 0x1 &lt;&lt; 22) // (CAN) Timer Overflow Flag</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1f89ac5882ea15e78ba3b7ec23d017bf"> 1428</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TSTP        ((unsigned int) 0x1 &lt;&lt; 23) // (CAN) Timestamp Flag</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5ec76a618fc9118ad9712a4a7ed5269d"> 1429</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_CERR        ((unsigned int) 0x1 &lt;&lt; 24) // (CAN) CRC Error</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a05db13db14430dfdb30f5e6f618394c4"> 1430</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_SERR        ((unsigned int) 0x1 &lt;&lt; 25) // (CAN) Stuffing Error</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9f02f0791df5f9e828376c207804fea9"> 1431</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_AERR        ((unsigned int) 0x1 &lt;&lt; 26) // (CAN) Acknowledgment Error</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae9b1ea617bf103d41945b2f65b5dd47b"> 1432</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_FERR        ((unsigned int) 0x1 &lt;&lt; 27) // (CAN) Form Error</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acc61b85f0f6df808ea59c85520298159"> 1433</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_BERR        ((unsigned int) 0x1 &lt;&lt; 28) // (CAN) Bit Error</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">// -------- CAN_IDR : (CAN Offset: 0x8) CAN Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">// -------- CAN_IMR : (CAN Offset: 0xc) CAN Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">// -------- CAN_SR : (CAN Offset: 0x10) CAN Status Register -------- </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab037e22b0ae0fb3e5e71f9ce143ee0f0"> 1437</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_RBSY        ((unsigned int) 0x1 &lt;&lt; 29) // (CAN) Receiver Busy</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a57a6fd5ebefb7e9cb18c3bdfcd2ea40d"> 1438</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TBSY        ((unsigned int) 0x1 &lt;&lt; 30) // (CAN) Transmitter Busy</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a615fcd2f22304a513ba8b4af9be3e9da"> 1439</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_OVLY        ((unsigned int) 0x1 &lt;&lt; 31) // (CAN) Overload Busy</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">// -------- CAN_BR : (CAN Offset: 0x14) CAN Baudrate Register -------- </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae29678eb6c2af2727353216004bc23e1"> 1441</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_PHASE2      ((unsigned int) 0x7 &lt;&lt;  0) // (CAN) Phase 2 segment</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abcf12f1efa6d9dfb2fcb3c520a201142"> 1442</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_PHASE1      ((unsigned int) 0x7 &lt;&lt;  4) // (CAN) Phase 1 segment</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af62e26b224eb796a5748da733abe4b44"> 1443</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_PROPAG      ((unsigned int) 0x7 &lt;&lt;  8) // (CAN) Programmation time segment</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1a17b4c97adc8581bc574de39a7baf56"> 1444</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_SYNC        ((unsigned int) 0x3 &lt;&lt; 12) // (CAN) Re-synchronization jump width segment</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac08c580d1104dbcb56dc2395a67e0c32"> 1445</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_BRP         ((unsigned int) 0x7F &lt;&lt; 16) // (CAN) Baudrate Prescaler</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0ba88a48816b29ad4ed9f2311b1e7e7a"> 1446</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_SMP         ((unsigned int) 0x1 &lt;&lt; 24) // (CAN) Sampling mode</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">// -------- CAN_TIM : (CAN Offset: 0x18) CAN Timer Register -------- </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6bd1e977313baa63ceb4cf84b582299a"> 1448</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TIMER       ((unsigned int) 0xFFFF &lt;&lt;  0) // (CAN) Timer field</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">// -------- CAN_TIMESTP : (CAN Offset: 0x1c) CAN Timestamp Register -------- </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">// -------- CAN_ECR : (CAN Offset: 0x20) CAN Error Counter Register -------- </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1512af0cfd6d1f660b0bc3586dc6d6eb"> 1451</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_REC         ((unsigned int) 0xFF &lt;&lt;  0) // (CAN) Receive Error Counter</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4191d2a74d7d781f9a8c8998904800c7"> 1452</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TEC         ((unsigned int) 0xFF &lt;&lt; 16) // (CAN) Transmit Error Counter</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">// -------- CAN_TCR : (CAN Offset: 0x24) CAN Transfer Command Register -------- </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a21b8fdd4c7d8cfae85459c859618b2c3"> 1454</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TIMRST      ((unsigned int) 0x1 &lt;&lt; 31) // (CAN) Timer Reset Field</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">// -------- CAN_ACR : (CAN Offset: 0x28) CAN Abort Command Register -------- </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Ethernet MAC 10/100</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___e_m_a_c.html">_AT91S_EMAC</a> {</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#aaaaab029abe728349d594910b20c05b2">EMAC_NCR</a>;  <span class="comment">// Network Control Register</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ae93479c562d6f1d0b27426600663a06e">EMAC_NCFGR</a>;    <span class="comment">// Network Configuration Register</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ae119641208e95ec32c33d7815ff6a671">EMAC_NSR</a>;  <span class="comment">// Network Status Register</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#afe82bab0fca2b9327958105138c7ceb9">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a0246331d44896d065805c880720e19ef">EMAC_TSR</a>;  <span class="comment">// Transmit Status Register</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ab6221a2aa14324df4a7b40ec5a1dd91f">EMAC_RBQP</a>;     <span class="comment">// Receive Buffer Queue Pointer</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a804aaca66507401123632fad8ac52667">EMAC_TBQP</a>;     <span class="comment">// Transmit Buffer Queue Pointer</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a17c19d4ab0b20f891a1c284cf0a89940">EMAC_RSR</a>;  <span class="comment">// Receive Status Register</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a7fdd9d9762032e020be06045a85850c6">EMAC_ISR</a>;  <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#abac5d40962cd48e52309b89a46306099">EMAC_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a3ce2331a05bc1e1b9ed5897fad5fefab">EMAC_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a84ee8acf6dce319fd283673445fcfa53">EMAC_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a201e8ea57982323381383ee894c9aea4">EMAC_MAN</a>;  <span class="comment">// PHY Maintenance Register</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a3b5cae345135bd3cf395401f556b8ea7">EMAC_PTR</a>;  <span class="comment">// Pause Time Register</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#afa8535c52199189c9ecc5f34e8268d8c">EMAC_PFR</a>;  <span class="comment">// Pause Frames received Register</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#af34695fe05606e9e8304697c1dd95212">EMAC_FTO</a>;  <span class="comment">// Frames Transmitted OK Register</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a0868a2869f70280e58a8884710bd9c21">EMAC_SCF</a>;  <span class="comment">// Single Collision Frame Register</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a8bf3345deb86848307ef1b457efa5223">EMAC_MCF</a>;  <span class="comment">// Multiple Collision Frame Register</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ad999f42847917e58f75971518516c6f8">EMAC_FRO</a>;  <span class="comment">// Frames Received OK Register</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ad41d842c79c1ab9c61ce54ea73befb8f">EMAC_FCSE</a>;     <span class="comment">// Frame Check Sequence Error Register</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#aa70179d00f5970717de998a4e6f10045">EMAC_ALE</a>;  <span class="comment">// Alignment Error Register</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#aa626585bdeb2732b1b6920a2f3403fc2">EMAC_DTF</a>;  <span class="comment">// Deferred Transmission Frame Register</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#abb38b2cee8c45ae19556607e9cacb466">EMAC_LCOL</a>;     <span class="comment">// Late Collision Register</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a54730cb738b082b698ce3d69dbc9e2f5">EMAC_ECOL</a>;     <span class="comment">// Excessive Collision Register</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a8f583c268ee7728afd71d59995af1032">EMAC_TUND</a>;     <span class="comment">// Transmit Underrun Error Register</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a1049da06db2ab979642032f6f055055b">EMAC_CSE</a>;  <span class="comment">// Carrier Sense Error Register</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ae882748462f992390b208fbd2135d05b">EMAC_RRE</a>;  <span class="comment">// Receive Ressource Error Register</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a6bf4ac36658d1b185e857318a6ee12a4">EMAC_ROV</a>;  <span class="comment">// Receive Overrun Errors Register</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ac5726a8c4ddf9a339f0c01d562154894">EMAC_RSE</a>;  <span class="comment">// Receive Symbol Errors Register</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a1f4bd4812d46649af3558417c68848e3">EMAC_ELE</a>;  <span class="comment">// Excessive Length Errors Register</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a00faac6cb2f949df48e4b92dec67969c">EMAC_RJA</a>;  <span class="comment">// Receive Jabbers Register</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a84c14af09a8fd3a182a17eadd2d5ac2c">EMAC_USF</a>;  <span class="comment">// Undersize Frames Register</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a7a35b15cfa1a7a17dc638dd2aceaa8a3">EMAC_STE</a>;  <span class="comment">// SQE Test Error Register</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a6f6d3b684e2ed167a136a0c08ed02484">EMAC_RLE</a>;  <span class="comment">// Receive Length Field Mismatch Register</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a22a57248626bab86d77fa0d85cfe8efe">EMAC_TPF</a>;  <span class="comment">// Transmitted Pause Frames Register</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a0e3d9c3f64d5073b38585325f01d78a3">EMAC_HRB</a>;  <span class="comment">// Hash Address Bottom[31:0]</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a6e222152c68d14b68c70c0e6d19dc081">EMAC_HRT</a>;  <span class="comment">// Hash Address Top[63:32]</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a27c0f424b25abdb59e51541b49b850fa">EMAC_SA1L</a>;     <span class="comment">// Specific Address 1 Bottom, First 4 bytes</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a076dd76c5ca9b64fd2a3fef470290584">EMAC_SA1H</a>;     <span class="comment">// Specific Address 1 Top, Last 2 bytes</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a910e2e7bc69adce9bffdc7454425a8e1">EMAC_SA2L</a>;     <span class="comment">// Specific Address 2 Bottom, First 4 bytes</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ae9601174b6ac1228d3f301d06012b8a7">EMAC_SA2H</a>;     <span class="comment">// Specific Address 2 Top, Last 2 bytes</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#afbdc7911d56b2f91fe73ff2ca3de70ca">EMAC_SA3L</a>;     <span class="comment">// Specific Address 3 Bottom, First 4 bytes</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a09ac827c6db9c00a98ffc47cc291341f">EMAC_SA3H</a>;     <span class="comment">// Specific Address 3 Top, Last 2 bytes</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a0a3ff7c0540b6af9572b6164325f2ce3">EMAC_SA4L</a>;     <span class="comment">// Specific Address 4 Bottom, First 4 bytes</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#aa07ced46f07dc8c0d7af93fcbbe9aacb">EMAC_SA4H</a>;     <span class="comment">// Specific Address 4 Top, Last 2 bytes</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#abf97d6b39e5d6bbf93b465dd6ba96773">EMAC_TID</a>;  <span class="comment">// Type ID Checking Register</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ac76605806ba0d4ca0600b3134a8ddf8f">EMAC_TPQ</a>;  <span class="comment">// Transmit Pause Quantum Register</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a4fc9f0e35fd6eb5851ba26fd842d4ddd">EMAC_USRIO</a>;    <span class="comment">// USER Input/Output Register</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a0beaeb7cb794ede456613b75abc0b101">EMAC_WOL</a>;  <span class="comment">// Wake On LAN Register</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#ad18629e06269c2dd5e5fa739f477b9bd">Reserved1</a>[13];     <span class="comment">// </span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___e_m_a_c.html#a5d68876fe39a6275cf7d802f5d051804">EMAC_REV</a>;  <span class="comment">// Revision Register</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a08bbc0aa3824e13f42b2976c589474c1">AT91S_EMAC</a>, *<a class="code" href="ioat91sam7x256_8h.html#a1a73a399daa88a2caeeec4bc08a4dcdd">AT91PS_EMAC</a>;</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">// -------- EMAC_NCR : (EMAC Offset: 0x0)  -------- </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af6a21e460ed495bf7b687e3f013d1eab"> 1515</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_LB         ((unsigned int) 0x1 &lt;&lt;  0) // (EMAC) Loopback. Optional. When set, loopback signal is at high level.</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad3c2317d5a210a1109636c28f578a997"> 1516</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_LLB        ((unsigned int) 0x1 &lt;&lt;  1) // (EMAC) Loopback local. </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1b0fe10d8cab000f88effc6f165cba9e"> 1517</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RE         ((unsigned int) 0x1 &lt;&lt;  2) // (EMAC) Receive enable. </span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af7aefbe870a9e1e398321bc6f4f5c9d3"> 1518</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TE         ((unsigned int) 0x1 &lt;&lt;  3) // (EMAC) Transmit enable. </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3b12fdd4df286d8ebfcee60624763c0c"> 1519</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_MPE        ((unsigned int) 0x1 &lt;&lt;  4) // (EMAC) Management port enable. </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8fdf531255bf369921763d38e4c51aea"> 1520</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_CLRSTAT    ((unsigned int) 0x1 &lt;&lt;  5) // (EMAC) Clear statistics registers. </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7c79d0ef273f4e3ad34f7c6fbdac53af"> 1521</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_INCSTAT    ((unsigned int) 0x1 &lt;&lt;  6) // (EMAC) Increment statistics registers. </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3dcb6030273864b8c21f68b5d4e796d8"> 1522</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_WESTAT     ((unsigned int) 0x1 &lt;&lt;  7) // (EMAC) Write enable for statistics registers. </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af7b70a9ac59f31287a02a9f35f2d0639"> 1523</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_BP         ((unsigned int) 0x1 &lt;&lt;  8) // (EMAC) Back pressure. </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1f1878d465c4cb1d0528f2dc4289508a"> 1524</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TSTART     ((unsigned int) 0x1 &lt;&lt;  9) // (EMAC) Start Transmission. </span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a594964fd18c366c0803b359f80d3e356"> 1525</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_THALT      ((unsigned int) 0x1 &lt;&lt; 10) // (EMAC) Transmission Halt. </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a42ca42907474b57c4f7b24122bb99620"> 1526</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TPFR       ((unsigned int) 0x1 &lt;&lt; 11) // (EMAC) Transmit pause frame </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad001ef776bf0128451676ec9e3941e2c"> 1527</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TZQ        ((unsigned int) 0x1 &lt;&lt; 12) // (EMAC) Transmit zero quantum pause frame</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">// -------- EMAC_NCFGR : (EMAC Offset: 0x4) Network Configuration Register -------- </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1b048f7972904450991eed94ff33ad87"> 1529</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SPD        ((unsigned int) 0x1 &lt;&lt;  0) // (EMAC) Speed. </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a095b1a91b5aa960c300cb4563a70b81b"> 1530</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_FD         ((unsigned int) 0x1 &lt;&lt;  1) // (EMAC) Full duplex. </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3dec64ac6abe553b9f31f0063fa60d22"> 1531</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_JFRAME     ((unsigned int) 0x1 &lt;&lt;  3) // (EMAC) Jumbo Frames. </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5e18ccd50fcd7d40054de02bc21edd35"> 1532</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_CAF        ((unsigned int) 0x1 &lt;&lt;  4) // (EMAC) Copy all frames. </span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa70fcdda119fd671ac97cabc605b1f57"> 1533</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_NBC        ((unsigned int) 0x1 &lt;&lt;  5) // (EMAC) No broadcast. </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abb6de16607b31f958c282836acced174"> 1534</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_MTI        ((unsigned int) 0x1 &lt;&lt;  6) // (EMAC) Multicast hash event enable</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2a2bada346551ff1c606e4cdb3bf5de5"> 1535</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_UNI        ((unsigned int) 0x1 &lt;&lt;  7) // (EMAC) Unicast hash enable. </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1be80ef9ff4599a093dc6cef978268e0"> 1536</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_BIG        ((unsigned int) 0x1 &lt;&lt;  8) // (EMAC) Receive 1522 bytes. </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5cff7035de37b79c9990bf39f4b898cc"> 1537</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_EAE        ((unsigned int) 0x1 &lt;&lt;  9) // (EMAC) External address match enable. </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8461a24ea6f5a81caa094699e7e5d693"> 1538</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_CLK        ((unsigned int) 0x3 &lt;&lt; 10) // (EMAC) </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4104b64368822dad403c08797dfd6d4a"> 1539</a></span>&#160;<span class="preprocessor">#define     AT91C_EMAC_CLK_HCLK_8               ((unsigned int) 0x0 &lt;&lt; 10) // (EMAC) HCLK divided by 8</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6a4a2e8fb57c505b4d645d13f0b724b9"> 1540</a></span>&#160;<span class="preprocessor">#define     AT91C_EMAC_CLK_HCLK_16              ((unsigned int) 0x1 &lt;&lt; 10) // (EMAC) HCLK divided by 16</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aae38c88475a502d8ffc831f8f45af847"> 1541</a></span>&#160;<span class="preprocessor">#define     AT91C_EMAC_CLK_HCLK_32              ((unsigned int) 0x2 &lt;&lt; 10) // (EMAC) HCLK divided by 32</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a99f8ae7bfe0d8659b1f1a23985707782"> 1542</a></span>&#160;<span class="preprocessor">#define     AT91C_EMAC_CLK_HCLK_64              ((unsigned int) 0x3 &lt;&lt; 10) // (EMAC) HCLK divided by 64</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adec20b4cc94e4345fe794d9b1712a845"> 1543</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RTY        ((unsigned int) 0x1 &lt;&lt; 12) // (EMAC) </span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a02816c280f95ec8852069c02df1bafed"> 1544</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_PAE        ((unsigned int) 0x1 &lt;&lt; 13) // (EMAC) </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab8bc5bbcb09420d6fef738bea1c2cf39"> 1545</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RBOF       ((unsigned int) 0x3 &lt;&lt; 14) // (EMAC) </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9042e2012ff6ea357f463e6e7d6b0fe4"> 1546</a></span>&#160;<span class="preprocessor">#define     AT91C_EMAC_RBOF_OFFSET_0             ((unsigned int) 0x0 &lt;&lt; 14) // (EMAC) no offset from start of receive buffer</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac075db624b7b2b761b23b2ef86417ea2"> 1547</a></span>&#160;<span class="preprocessor">#define     AT91C_EMAC_RBOF_OFFSET_1             ((unsigned int) 0x1 &lt;&lt; 14) // (EMAC) one byte offset from start of receive buffer</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8c3898e3b482c694fd3b69c93f3cb827"> 1548</a></span>&#160;<span class="preprocessor">#define     AT91C_EMAC_RBOF_OFFSET_2             ((unsigned int) 0x2 &lt;&lt; 14) // (EMAC) two bytes offset from start of receive buffer</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5d8f458c356f6bc56fcbf6323334aa52"> 1549</a></span>&#160;<span class="preprocessor">#define     AT91C_EMAC_RBOF_OFFSET_3             ((unsigned int) 0x3 &lt;&lt; 14) // (EMAC) three bytes offset from start of receive buffer</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abf509e246096749bcfa34b26932317ef"> 1550</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RLCE       ((unsigned int) 0x1 &lt;&lt; 16) // (EMAC) Receive Length field Checking Enable</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a742ae5021fe152182bf6950a9f1f18ae"> 1551</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_DRFCS      ((unsigned int) 0x1 &lt;&lt; 17) // (EMAC) Discard Receive FCS</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac9959e1cbcc97b0790c6944867f0c505"> 1552</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_EFRHD      ((unsigned int) 0x1 &lt;&lt; 18) // (EMAC) </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a349bedaf39d08bb9b1cd019b01f606b8"> 1553</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_IRXFCS     ((unsigned int) 0x1 &lt;&lt; 19) // (EMAC) Ignore RX FCS</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">// -------- EMAC_NSR : (EMAC Offset: 0x8) Network Status Register -------- </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab64dac09c11ff25cfee2fb0c9ec95201"> 1555</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_LINKR      ((unsigned int) 0x1 &lt;&lt;  0) // (EMAC) </span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0f74e421d7cb42183afb7555a7a974f4"> 1556</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_MDIO       ((unsigned int) 0x1 &lt;&lt;  1) // (EMAC) </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad55d53f784a3811165a8f6fa420a9bc0"> 1557</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_IDLE       ((unsigned int) 0x1 &lt;&lt;  2) // (EMAC) </span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">// -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Status Register -------- </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a292f2131a22ea607950ee55fadd0c799"> 1559</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_UBR        ((unsigned int) 0x1 &lt;&lt;  0) // (EMAC) </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1cdb5814a0f35f465bf8e6fc905d765c"> 1560</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_COL        ((unsigned int) 0x1 &lt;&lt;  1) // (EMAC) </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aafdb8c9ae93b8cadbb1cc9b43deec9b8"> 1561</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RLES       ((unsigned int) 0x1 &lt;&lt;  2) // (EMAC) </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0f74d41566c37421750a97bdf35e92eb"> 1562</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TGO        ((unsigned int) 0x1 &lt;&lt;  3) // (EMAC) Transmit Go</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1310ceda23ade5c28894a10bb02331dc"> 1563</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_BEX        ((unsigned int) 0x1 &lt;&lt;  4) // (EMAC) Buffers exhausted mid frame</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad2c3b3736f14a481b58f20d376d91373"> 1564</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_COMP       ((unsigned int) 0x1 &lt;&lt;  5) // (EMAC) </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab8f4f7b6c1d11cdb422dd3cfe803f737"> 1565</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_UND        ((unsigned int) 0x1 &lt;&lt;  6) // (EMAC) </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">// -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- </span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a833823d7e99cb4f1ac4c041d7fb65084"> 1567</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_BNA        ((unsigned int) 0x1 &lt;&lt;  0) // (EMAC) </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a621973af6650154a4647e747c49d1bd1"> 1568</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_REC        ((unsigned int) 0x1 &lt;&lt;  1) // (EMAC) </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae10b600a40da3e84721209da8c460f1b"> 1569</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_OVR        ((unsigned int) 0x1 &lt;&lt;  2) // (EMAC) </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">// -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- </span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2969b5f0dc29e2734e2a31c3bba12cdb"> 1571</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_MFD        ((unsigned int) 0x1 &lt;&lt;  0) // (EMAC) </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac557e84ed234c3903728e0471d001584"> 1572</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RCOMP      ((unsigned int) 0x1 &lt;&lt;  1) // (EMAC) </span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a05d2712df3ef34180ebaedeb352edd5b"> 1573</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RXUBR      ((unsigned int) 0x1 &lt;&lt;  2) // (EMAC) </span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3a6337b310eb00c9f3746108c3e1013d"> 1574</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TXUBR      ((unsigned int) 0x1 &lt;&lt;  3) // (EMAC) </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a366bdc94a9383c594068cd7474ea6011"> 1575</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TUNDR      ((unsigned int) 0x1 &lt;&lt;  4) // (EMAC) </span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1b671fad34ae9907653d20ebf1d863c3"> 1576</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RLEX       ((unsigned int) 0x1 &lt;&lt;  5) // (EMAC) </span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab393d098e619ce4ea081f6834e5ac39e"> 1577</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TXERR      ((unsigned int) 0x1 &lt;&lt;  6) // (EMAC) </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8059d7148a2edefa6922f2637924cc34"> 1578</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TCOMP      ((unsigned int) 0x1 &lt;&lt;  7) // (EMAC) </span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8672f8eaa1b3370debe3b4718a6eb4cf"> 1579</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_LINK       ((unsigned int) 0x1 &lt;&lt;  9) // (EMAC) </span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad649a2fe9be25ba643f373beb1c19d40"> 1580</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_ROVR       ((unsigned int) 0x1 &lt;&lt; 10) // (EMAC) </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa1975c4572153aed1e972ad1ffafd138"> 1581</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_HRESP      ((unsigned int) 0x1 &lt;&lt; 11) // (EMAC) </span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6861523519d75c2a9d0f9a9b17a92c2d"> 1582</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_PFRE       ((unsigned int) 0x1 &lt;&lt; 12) // (EMAC) </span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac955741f7361c516281979257873a457"> 1583</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_PTZ        ((unsigned int) 0x1 &lt;&lt; 13) // (EMAC) </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">// -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment">// -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">// -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">// -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register -------- </span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a56dc612391ec1552ffce4d92d17f37d5"> 1588</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_DATA       ((unsigned int) 0xFFFF &lt;&lt;  0) // (EMAC) </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aac03e589f56b5092b153673b38b796dd"> 1589</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_CODE       ((unsigned int) 0x3 &lt;&lt; 16) // (EMAC) </span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab593dcb4abba66ae2aec258544108856"> 1590</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_REGA       ((unsigned int) 0x1F &lt;&lt; 18) // (EMAC) </span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a90a268f454ba2e6e4b66f3a3407ba4a1"> 1591</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_PHYA       ((unsigned int) 0x1F &lt;&lt; 23) // (EMAC) </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aafa651b0b365371347e7a0c8782a75d9"> 1592</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RW         ((unsigned int) 0x3 &lt;&lt; 28) // (EMAC) </span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae85497144f3a65cee1369512db2d6ecb"> 1593</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SOF        ((unsigned int) 0x3 &lt;&lt; 30) // (EMAC) </span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">// -------- EMAC_USRIO : (EMAC Offset: 0xc0) USER Input Output Register -------- </span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a312c43e80daba1033880e0aaf2d5a9c2"> 1595</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RMII       ((unsigned int) 0x1 &lt;&lt;  0) // (EMAC) Reduce MII</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">// -------- EMAC_WOL : (EMAC Offset: 0xc4) Wake On LAN Register -------- </span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6d35ca3c29a4e54d736cadf33f7958d4"> 1597</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_IP         ((unsigned int) 0xFFFF &lt;&lt;  0) // (EMAC) ARP request IP address</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa1073087ba2899be4936f4eab51c72fe"> 1598</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_MAG        ((unsigned int) 0x1 &lt;&lt; 16) // (EMAC) Magic packet event enable</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a08d12e3689cd8382596c742a3cd03334"> 1599</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_ARP        ((unsigned int) 0x1 &lt;&lt; 17) // (EMAC) ARP request event enable</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af842db57df9476f5e74286fb167e5450"> 1600</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SA1        ((unsigned int) 0x1 &lt;&lt; 18) // (EMAC) Specific address register 1 event enable</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">// -------- EMAC_REV : (EMAC Offset: 0xfc) Revision Register -------- </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa032ed04dc01d5dba1d5f4cd993e4855"> 1602</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_REVREF     ((unsigned int) 0xFFFF &lt;&lt;  0) // (EMAC) </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3a28190d865b567bc046a9daef8ae097"> 1603</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_PARTREF    ((unsigned int) 0xFFFF &lt;&lt; 16) // (EMAC) </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___a_d_c.html">_AT91S_ADC</a> {</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a95a238b8829c398afbd6a1c51331a091">ADC_CR</a>;    <span class="comment">// ADC Control Register</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a8803317070c9bb96c65a5cc06e3580c8">ADC_MR</a>;    <span class="comment">// ADC Mode Register</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a03592001549aa6f76212d9fe5492f025">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#acb154ebb26915055b93b17753a749ef5">ADC_CHER</a>;  <span class="comment">// ADC Channel Enable Register</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ae5d473e8c1718c585434a25dd7205467">ADC_CHDR</a>;  <span class="comment">// ADC Channel Disable Register</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ab518314d82502388d3b769b90cc82c4c">ADC_CHSR</a>;  <span class="comment">// ADC Channel Status Register</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a077be6e0bd684a4641e5957f9d830c6c">ADC_SR</a>;    <span class="comment">// ADC Status Register</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a4ec4d1ca9ff924989681cdec750b4faa">ADC_LCDR</a>;  <span class="comment">// ADC Last Converted Data Register</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#aa4c5df84e8740458cb75b9e3a9a1b940">ADC_IER</a>;   <span class="comment">// ADC Interrupt Enable Register</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#aded288e78b8df1bdaede6ee57ade500f">ADC_IDR</a>;   <span class="comment">// ADC Interrupt Disable Register</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a078502d40816a815a5ab187fde36e01c">ADC_IMR</a>;   <span class="comment">// ADC Interrupt Mask Register</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a56c3fc5401c20caa33b8867bb76a76fb">ADC_CDR0</a>;  <span class="comment">// ADC Channel Data Register 0</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a68bf1240bbc08d5c8e5b354ac9f3ce92">ADC_CDR1</a>;  <span class="comment">// ADC Channel Data Register 1</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a8e7a307ada80aa6887291e6258f3839e">ADC_CDR2</a>;  <span class="comment">// ADC Channel Data Register 2</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a9d16864b10a8c71969210422267ad3c2">ADC_CDR3</a>;  <span class="comment">// ADC Channel Data Register 3</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#acfb652ac5cbe0f70318c8385c356bd07">ADC_CDR4</a>;  <span class="comment">// ADC Channel Data Register 4</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a8b70f2c612795d4cf0abbe9763a42e37">ADC_CDR5</a>;  <span class="comment">// ADC Channel Data Register 5</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a81cf6b337251116be599db48b81a1a4c">ADC_CDR6</a>;  <span class="comment">// ADC Channel Data Register 6</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a0ae8440dd5fa9dc164a08c6f6a87dfe1">ADC_CDR7</a>;  <span class="comment">// ADC Channel Data Register 7</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ae30ceefa451decc6c570188f0645f2e2">Reserved1</a>[44];     <span class="comment">// </span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a98ed6f2924809ca6f340468ef36dda5d">ADC_RPR</a>;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ac90607b693a9ce03af30fdbc2972a88c">ADC_RCR</a>;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a7e81136413c472bc2088bf420a93b78a">ADC_TPR</a>;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a4f8589fa410270966d794445e8f9cadc">ADC_TCR</a>;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ac9d67009c3cbb850141d171621d3b600">ADC_RNPR</a>;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a884f8f1e85e9a4b2999bcb83eb7fbace">ADC_RNCR</a>;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#acf23d1b957d39bbaf573a1b8872ab3c4">ADC_TNPR</a>;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a6e526083c78d36b5a992e12994a7e1d7">ADC_TNCR</a>;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ac1d716874308d0bf09bbcfc8874236f2">ADC_PTCR</a>;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a6918d3f219e1b6b583706c8f3a4924dd">ADC_PTSR</a>;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a5532b0195b9c88de30a74b7d38c072ac">AT91S_ADC</a>, *<a class="code" href="ioat91sam7x256_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a>;</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">// -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a972700edcba18d5ec76efb303adbad79"> 1642</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SWRST       ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Software Reset</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad799c86acf8342e36503ba1c25b073c7"> 1643</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_START       ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Start Conversion</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">// -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- </span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afbadae557258fc5fdebd433c7c82e317"> 1645</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGEN       ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Trigger Enable</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad0fa67049a0c2e2c6d94fada1229174d"> 1646</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_DIS                  ((unsigned int) 0x0) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a68f7589a7d954c70630e02c0f3cd8aa8"> 1647</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_EN                   ((unsigned int) 0x1) // (ADC) Hardware trigger selected by TRGSEL field is enabled.</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4972cf053a99608bcb9f985e45094b2d"> 1648</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGSEL      ((unsigned int) 0x7 &lt;&lt;  1) // (ADC) Trigger Selection</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aac4efeaf92a198ed16e966f3de3540eb"> 1649</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA0                ((unsigned int) 0x0 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO0</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae8f35e26ac80db8962debf00d4870a84"> 1650</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA1                ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO1</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a793108c98d4b5928a3a8dcaa4ba9e551"> 1651</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA2                ((unsigned int) 0x2 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO2</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9fdf32a82aa6510e7e618bcf708f62bd"> 1652</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA3                ((unsigned int) 0x3 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO3</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac78de193960c2adf54b775005c366b29"> 1653</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA4                ((unsigned int) 0x4 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO4</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac93c487076e168b665e0ad89487e49ed"> 1654</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA5                ((unsigned int) 0x5 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO5</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad1db4a714e44fdc0a4be538acdba7d02"> 1655</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_EXT                  ((unsigned int) 0x6 &lt;&lt;  1) // (ADC) Selected TRGSEL = External Trigger</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a88d155341c5779a0f08c51132d3375f7"> 1656</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LOWRES      ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) Resolution.</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aec8651275d453528e1272c588802ec58"> 1657</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_10_BIT               ((unsigned int) 0x0 &lt;&lt;  4) // (ADC) 10-bit resolution</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2ef27533cf62837dbdb99ee4a8f566f0"> 1658</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_8_BIT                ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) 8-bit resolution</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ada99816b2e9355e47ef51f9b5215c335"> 1659</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SLEEP       ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2247eb3f048503b4180c764282469c7e"> 1660</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_NORMAL_MODE          ((unsigned int) 0x0 &lt;&lt;  5) // (ADC) Normal Mode</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac5c39d9e0e9f404fcad3f6057a907da7"> 1661</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_MODE                 ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a666903aab4d6d173d6a2be5cbee5a91a"> 1662</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PRESCAL     ((unsigned int) 0x3F &lt;&lt;  8) // (ADC) Prescaler rate selection</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad7ac5ddb52d3901392845a7785966639"> 1663</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_STARTUP     ((unsigned int) 0x1F &lt;&lt; 16) // (ADC) Startup Time</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9aa84fa92b822b39846338d8cccf74f7"> 1664</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SHTIM       ((unsigned int) 0xF &lt;&lt; 24) // (ADC) Sample &amp; Hold Time</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">// --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa5f89d2bc957aae195bc3fd6afb85f3c"> 1666</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH0         ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Channel 0</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8cd6e3c8054b870d298bb5699c7316ff"> 1667</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH1         ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Channel 1</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aad0995795a79ac1c1f1b74815f8e2293"> 1668</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH2         ((unsigned int) 0x1 &lt;&lt;  2) // (ADC) Channel 2</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab6e8f5691d393361fbacaafd8c89582e"> 1669</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH3         ((unsigned int) 0x1 &lt;&lt;  3) // (ADC) Channel 3</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a97e16ace28251722c584b4280b622957"> 1670</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH4         ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) Channel 4</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a50f38360d62a234b31d0366fbdc34c76"> 1671</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH5         ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Channel 5</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1ce42d0cb7097148f687114a2ea0d397"> 1672</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH6         ((unsigned int) 0x1 &lt;&lt;  6) // (ADC) Channel 6</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6670a36ae39ba5d8c75aebccc4e1f1a1"> 1673</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH7         ((unsigned int) 0x1 &lt;&lt;  7) // (ADC) Channel 7</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">// --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- </span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">// --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- </span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">// -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- </span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa316fae8475ce0c9a6682f044562f3d7"> 1677</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC0        ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6f91b3e18fd38b35269e5484f39eaf8a"> 1678</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC1        ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab4b40c319eaa030e00013e12a3bfa75a"> 1679</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC2        ((unsigned int) 0x1 &lt;&lt;  2) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac567e555318a720b4d557849d2f6d700"> 1680</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC3        ((unsigned int) 0x1 &lt;&lt;  3) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae472c5bf54ae7f27af0d10cbf25c370e"> 1681</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC4        ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2c318ddda1859a0e2dd2cceddc3e5f59"> 1682</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC5        ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a36015c395ec0657baa15f9207018c936"> 1683</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC6        ((unsigned int) 0x1 &lt;&lt;  6) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a93825ffcb517ba9bfd8ccad3d4c5bf16"> 1684</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC7        ((unsigned int) 0x1 &lt;&lt;  7) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a349c689ac20864d4080a649ad30a22be"> 1685</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE0       ((unsigned int) 0x1 &lt;&lt;  8) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2e45ab30402efac24e53687833b5b78d"> 1686</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE1       ((unsigned int) 0x1 &lt;&lt;  9) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a37198e39621f67c6606d1d23864989ff"> 1687</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE2       ((unsigned int) 0x1 &lt;&lt; 10) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a88a63d788292588a66defcc65baae042"> 1688</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE3       ((unsigned int) 0x1 &lt;&lt; 11) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a12cba051215d62f2a0938ba87186f124"> 1689</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE4       ((unsigned int) 0x1 &lt;&lt; 12) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a857886e4f5ef6de9eebab40a7f72ea86"> 1690</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE5       ((unsigned int) 0x1 &lt;&lt; 13) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afe011a0b0ae4ff2821778c4f97274164"> 1691</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE6       ((unsigned int) 0x1 &lt;&lt; 14) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0a8c7c755a2cbda84ee8afae99aaa1eb"> 1692</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE7       ((unsigned int) 0x1 &lt;&lt; 15) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7df72b64904d8a4b55898f8f57759127"> 1693</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_DRDY        ((unsigned int) 0x1 &lt;&lt; 16) // (ADC) Data Ready</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a164f51f4ee4f9c89d6d1a8f791f59427"> 1694</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_GOVRE       ((unsigned int) 0x1 &lt;&lt; 17) // (ADC) General Overrun</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a572c3ce5be84a4270a62de38b7ea1ce0"> 1695</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_ENDRX       ((unsigned int) 0x1 &lt;&lt; 18) // (ADC) End of Receiver Transfer</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7793a830769075a3a15746803fb5027e"> 1696</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RXBUFF      ((unsigned int) 0x1 &lt;&lt; 19) // (ADC) RXBUFF Interrupt</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">// -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1e83e24d50f62c20b423dd07075ae595"> 1698</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LDATA       ((unsigned int) 0x3FF &lt;&lt;  0) // (ADC) Last Data Converted</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">// -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">// -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">// -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">// -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- </span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0b5076a2aef46ea672a417316f410a96"> 1703</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_DATA        ((unsigned int) 0x3FF &lt;&lt;  0) // (ADC) Converted Data</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">// -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- </span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment">// -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- </span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="comment">// -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">// -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- </span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">// -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- </span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">// -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- </span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">// -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- </span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Advanced  Encryption Standard</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___a_e_s.html">_AT91S_AES</a> {</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#ab3ba921e79e8215004773e86e4da0d9b">AES_CR</a>;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a9aef7b71cde64f668f417acd5315db00">AES_MR</a>;    <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#addafe86fd384f01d4ce0701147b9bf50">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#aa34c05570476531c96390ff93049ad16">AES_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a90641cdaa7cb555907f56ceaebba1140">AES_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a0e6b99ee7321d011bc6f3c7347849270">AES_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a072ce6f604d1f9d50f3fcaa145ec7d1e">AES_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#abcf863fdaabe92b8dbc666a84ad4e00f">AES_KEYWxR</a>[4];     <span class="comment">// Key Word x Register</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a01d2116ba906139dcec1948ef9b9d0e6">Reserved1</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a0b2cb8a14a6bb810ecaf7bb9513d5b27">AES_IDATAxR</a>[4];    <span class="comment">// Input Data x Register</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a04adb55d5018a55a7e74c6260456d6a1">AES_ODATAxR</a>[4];    <span class="comment">// Output Data x Register</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#aedcc9285f5ac1999975bb669bfd43e0c">AES_IVxR</a>[4];   <span class="comment">// Initialization Vector x Register</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a382932515ba4318badc915bb00fe8b14">Reserved2</a>[35];     <span class="comment">// </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#aea9595f146dbffd775f26808eefb9bfe">AES_VR</a>;    <span class="comment">// AES Version Register</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a0fe9c330f4053429e7ee4f6d56c9b190">AES_RPR</a>;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#afb2500e2cbf02b292b4862b6d1408f32">AES_RCR</a>;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#adedcae263f269fc4254cf83ef66a39d3">AES_TPR</a>;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#af01183437e3471d8bb93bfa011d80d97">AES_TCR</a>;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#afda210a2acbcac012f23c81074d3b434">AES_RNPR</a>;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a1a8577d35f14a4cab0c1260831900f63">AES_RNCR</a>;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#a17bd091485a3256539e1123525c61a27">AES_TNPR</a>;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#af8b9cca5783ac69bd878d60191292b85">AES_TNCR</a>;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#abddd341be76eec39b59ef90e83a91cda">AES_PTCR</a>;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_e_s.html#af609a8f741722712a4b7cdc337a52f91">AES_PTSR</a>;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#a9cd3917f3c19fc78c6791a486635eb12">AT91S_AES</a>, *<a class="code" href="ioat91sam7x256_8h.html#ac290e19f2410aa1e4f555344a96266ef">AT91PS_AES</a>;</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">// -------- AES_CR : (AES Offset: 0x0) Control Register -------- </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a52ca0d7f3807ef3786756cd730ac274e"> 1743</a></span>&#160;<span class="preprocessor">#define AT91C_AES_START       ((unsigned int) 0x1 &lt;&lt;  0) // (AES) Starts Processing</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7f0ebc30e1c6ed91336d436ec1aadf99"> 1744</a></span>&#160;<span class="preprocessor">#define AT91C_AES_SWRST       ((unsigned int) 0x1 &lt;&lt;  8) // (AES) Software Reset</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af46127b11a6ada0d7b2e419d24ae1148"> 1745</a></span>&#160;<span class="preprocessor">#define AT91C_AES_LOADSEED    ((unsigned int) 0x1 &lt;&lt; 16) // (AES) Random Number Generator Seed Loading</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">// -------- AES_MR : (AES Offset: 0x4) Mode Register -------- </span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab37e64c320a3a71caa2ec1a04b7b857b"> 1747</a></span>&#160;<span class="preprocessor">#define AT91C_AES_CIPHER      ((unsigned int) 0x1 &lt;&lt;  0) // (AES) Processing Mode</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9c5b5a7b865b71a93ea9adfed4477b24"> 1748</a></span>&#160;<span class="preprocessor">#define AT91C_AES_PROCDLY     ((unsigned int) 0xF &lt;&lt;  4) // (AES) Processing Delay</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a83be1e112547812bb79b109e68ae2edb"> 1749</a></span>&#160;<span class="preprocessor">#define AT91C_AES_SMOD        ((unsigned int) 0x3 &lt;&lt;  8) // (AES) Start Mode</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af1d2bd72f793b79489d83af7bc0ce998"> 1750</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_SMOD_MANUAL               ((unsigned int) 0x0 &lt;&lt;  8) // (AES) Manual Mode: The START bit in register AES_CR must be set to begin encryption or decryption.</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aca6749e8950fb6d08b71085df6cc2b6a"> 1751</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_SMOD_AUTO                 ((unsigned int) 0x1 &lt;&lt;  8) // (AES) Auto Mode: no action in AES_CR is necessary (cf datasheet).</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab47cacac826471967798b252e7b4932b"> 1752</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_SMOD_PDC                  ((unsigned int) 0x2 &lt;&lt;  8) // (AES) PDC Mode (cf datasheet).</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a228ddba278b3e7a331a4407dfc84a537"> 1753</a></span>&#160;<span class="preprocessor">#define AT91C_AES_OPMOD       ((unsigned int) 0x7 &lt;&lt; 12) // (AES) Operation Mode</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8a5b4750618fbd064a82d6371e86201e"> 1754</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_OPMOD_ECB                  ((unsigned int) 0x0 &lt;&lt; 12) // (AES) ECB Electronic CodeBook mode.</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acda31e5098127dbf296c305d91bf5278"> 1755</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_OPMOD_CBC                  ((unsigned int) 0x1 &lt;&lt; 12) // (AES) CBC Cipher Block Chaining mode.</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a994009560e565a3b89f0761f6e548696"> 1756</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_OPMOD_OFB                  ((unsigned int) 0x2 &lt;&lt; 12) // (AES) OFB Output Feedback mode.</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4d28d6521dfa55a7c5be7ccccbd6796c"> 1757</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_OPMOD_CFB                  ((unsigned int) 0x3 &lt;&lt; 12) // (AES) CFB Cipher Feedback mode.</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a260e2e6814798b99ffa36a6167e080a1"> 1758</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_OPMOD_CTR                  ((unsigned int) 0x4 &lt;&lt; 12) // (AES) CTR Counter mode.</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab9945ba2616fada840b131c9a30fc96d"> 1759</a></span>&#160;<span class="preprocessor">#define AT91C_AES_LOD         ((unsigned int) 0x1 &lt;&lt; 15) // (AES) Last Output Data Mode</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a46cb0e55572193bcdb0883962ead5523"> 1760</a></span>&#160;<span class="preprocessor">#define AT91C_AES_CFBS        ((unsigned int) 0x7 &lt;&lt; 16) // (AES) Cipher Feedback Data Size</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0c22c167b409c1fbb0a19b73d99c8c74"> 1761</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CFBS_128_BIT              ((unsigned int) 0x0 &lt;&lt; 16) // (AES) 128-bit.</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abaa5f0fa95fe858832136c25d95005f0"> 1762</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CFBS_64_BIT               ((unsigned int) 0x1 &lt;&lt; 16) // (AES) 64-bit.</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2cdeff1926c0a3cc565f91733509206c"> 1763</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CFBS_32_BIT               ((unsigned int) 0x2 &lt;&lt; 16) // (AES) 32-bit.</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aba68910091936bfac6155de137b3f648"> 1764</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CFBS_16_BIT               ((unsigned int) 0x3 &lt;&lt; 16) // (AES) 16-bit.</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad7c9c5ad635a72fdb47c199315fe0c4e"> 1765</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CFBS_8_BIT                ((unsigned int) 0x4 &lt;&lt; 16) // (AES) 8-bit.</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3da65faeb67defe8a35a99b2c15b8989"> 1766</a></span>&#160;<span class="preprocessor">#define AT91C_AES_CKEY        ((unsigned int) 0xF &lt;&lt; 20) // (AES) Countermeasure Key</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a367c6500e7f0a1ed0fd8304b8bc204aa"> 1767</a></span>&#160;<span class="preprocessor">#define AT91C_AES_CTYPE       ((unsigned int) 0x1F &lt;&lt; 24) // (AES) Countermeasure Type</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aedbe79a0f4c2d04db6fb22dc1085ea49"> 1768</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE1_EN             ((unsigned int) 0x1 &lt;&lt; 24) // (AES) Countermeasure type 1 is enabled.</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1a9d7d3c6742090e14d6ebf645d9216e"> 1769</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE2_EN             ((unsigned int) 0x2 &lt;&lt; 24) // (AES) Countermeasure type 2 is enabled.</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a760d4a616e32dfa4a50844b1267480a1"> 1770</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE3_EN             ((unsigned int) 0x4 &lt;&lt; 24) // (AES) Countermeasure type 3 is enabled.</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac8be88995d67cc7aa02232b06ae8f907"> 1771</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE4_EN             ((unsigned int) 0x8 &lt;&lt; 24) // (AES) Countermeasure type 4 is enabled.</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae854b80c601ba57ae73a24e8207124d8"> 1772</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_CTYPE_TYPE5_EN             ((unsigned int) 0x10 &lt;&lt; 24) // (AES) Countermeasure type 5 is enabled.</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">// -------- AES_IER : (AES Offset: 0x10) Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a095d69f7a938b025a94ebef4388ab19c"> 1774</a></span>&#160;<span class="preprocessor">#define AT91C_AES_DATRDY      ((unsigned int) 0x1 &lt;&lt;  0) // (AES) DATRDY</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a894203060ee3ab723bfcd9bbb276eb8e"> 1775</a></span>&#160;<span class="preprocessor">#define AT91C_AES_ENDRX       ((unsigned int) 0x1 &lt;&lt;  1) // (AES) PDC Read Buffer End</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a55b06cba7504dd452be3ebf0d5558229"> 1776</a></span>&#160;<span class="preprocessor">#define AT91C_AES_ENDTX       ((unsigned int) 0x1 &lt;&lt;  2) // (AES) PDC Write Buffer End</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2a8bfa9e7c701532abdb5f258ff20cc5"> 1777</a></span>&#160;<span class="preprocessor">#define AT91C_AES_RXBUFF      ((unsigned int) 0x1 &lt;&lt;  3) // (AES) PDC Read Buffer Full</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac0c8a9b678c45da12fdbe8da34cb1758"> 1778</a></span>&#160;<span class="preprocessor">#define AT91C_AES_TXBUFE      ((unsigned int) 0x1 &lt;&lt;  4) // (AES) PDC Write Buffer Empty</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaa2297d1189f2ee0d3357a9e4e7f3c08"> 1779</a></span>&#160;<span class="preprocessor">#define AT91C_AES_URAD        ((unsigned int) 0x1 &lt;&lt;  8) // (AES) Unspecified Register Access Detection</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">// -------- AES_IDR : (AES Offset: 0x14) Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">// -------- AES_IMR : (AES Offset: 0x18) Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">// -------- AES_ISR : (AES Offset: 0x1c) Interrupt Status Register -------- </span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2c76b43cb30f79f64c51aade30ecc0d7"> 1783</a></span>&#160;<span class="preprocessor">#define AT91C_AES_URAT        ((unsigned int) 0x7 &lt;&lt; 12) // (AES) Unspecified Register Access Type Status</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4b64d799be10fd7abc742f9b22380f4f"> 1784</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_URAT_IN_DAT_WRITE_DATPROC ((unsigned int) 0x0 &lt;&lt; 12) // (AES) Input data register written during the data processing in PDC mode.</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad9e6d5b1f09f74dee930a7a08c0307e0"> 1785</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_URAT_OUT_DAT_READ_DATPROC ((unsigned int) 0x1 &lt;&lt; 12) // (AES) Output data register read during the data processing.</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a219669d59d975af6cabec795b6ea96e1"> 1786</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_URAT_MODEREG_WRITE_DATPROC ((unsigned int) 0x2 &lt;&lt; 12) // (AES) Mode register written during the data processing.</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9d5c7ac8384d547f73f9c7a6ca751c85"> 1787</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_URAT_OUT_DAT_READ_SUBKEY  ((unsigned int) 0x3 &lt;&lt; 12) // (AES) Output data register read during the sub-keys generation.</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9fd14db4bf1b35c920f2059199989e5e"> 1788</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_URAT_MODEREG_WRITE_SUBKEY ((unsigned int) 0x4 &lt;&lt; 12) // (AES) Mode register written during the sub-keys generation.</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1ceecc9dc1d178f10fb1d70661315284"> 1789</a></span>&#160;<span class="preprocessor">#define     AT91C_AES_URAT_WO_REG_READ          ((unsigned int) 0x5 &lt;&lt; 12) // (AES) Write-only register read access.</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Triple Data Encryption Standard</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___t_d_e_s.html">_AT91S_TDES</a> {</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a7b48f8c1a3bf999c41c0081813b4a75b">TDES_CR</a>;   <span class="comment">// Control Register</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a8962dd4d8dd09c236b10c035683fe22f">TDES_MR</a>;   <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#ae278e1b11eb4e18dea18c099e6a9eb5c">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a22d098ef906e1e524e762a202d5dc27d">TDES_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a12b83111ccac647664613ab4b4b8281f">TDES_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#ad4ddcccc04c725741459056df6041e3c">TDES_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a3edbcfd3d98eacb37e846486fe2a6625">TDES_ISR</a>;  <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a8e5d938d7b7470211b54d08255841b5d">TDES_KEY1WxR</a>[2];   <span class="comment">// Key 1 Word x Register</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a862a43f9990e120d57326b746f4f3324">TDES_KEY2WxR</a>[2];   <span class="comment">// Key 2 Word x Register</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#ab14cfc1b375cc2eb13e6e75cfada3f77">TDES_KEY3WxR</a>[2];   <span class="comment">// Key 3 Word x Register</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a96d049e00957f9afbb7880ef31c898c7">Reserved1</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a86bfb6fdf35d83296cb73f822528b77d">TDES_IDATAxR</a>[2];   <span class="comment">// Input Data x Register</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a8d62b41e414767a47c04446dfe8764ec">Reserved2</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#aec8e7a371a65e0b1ed8daeaf09bfd335">TDES_ODATAxR</a>[2];   <span class="comment">// Output Data x Register</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a101bfa67d82d70f6457346879aaa1e60">Reserved3</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#ac77cf69c93165a65403182b957d32b6e">TDES_IVxR</a>[2];  <span class="comment">// Initialization Vector x Register</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#ac31769bde6275ec6eb5dc7f570e693ef">Reserved4</a>[37];     <span class="comment">// </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a1d59f43cdd05883f54b02ecff08683bb">TDES_VR</a>;   <span class="comment">// TDES Version Register</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a9a6d62b4c764acb993b2d334319e0451">TDES_RPR</a>;  <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#afbb23e94d0911285d87f76ce5454b9e8">TDES_RCR</a>;  <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#ab8bad2d3ea81eae3ef0bf01385919696">TDES_TPR</a>;  <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a18a57517400a5472d08a883b9773ca21">TDES_TCR</a>;  <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a21f390f400fed7061d1b1a4790782dd3">TDES_RNPR</a>;     <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#aa7ff7820c4d592f49487a837eb1671f4">TDES_RNCR</a>;     <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#ac258435da3438bb7eed9fb0032ccf135">TDES_TNPR</a>;     <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#aaf8553eda9742f8c89053ad88bccc477">TDES_TNCR</a>;     <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#ad0db911eb6744ae5f818f57053632572">TDES_PTCR</a>;     <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_d_e_s.html#a22ad54204fae8aeefbdcb643c87967b4">TDES_PTSR</a>;     <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;} <a class="code" href="ioat91sam7x256_8h.html#aa0c53b0984d85c1bc956c77baae062e7">AT91S_TDES</a>, *<a class="code" href="ioat91sam7x256_8h.html#a9e36ad41d9c4ab828f92ef505aa42ae7">AT91PS_TDES</a>;</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">// -------- TDES_CR : (TDES Offset: 0x0) Control Register -------- </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a07b479362efae70103a38496153d1202"> 1826</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_START      ((unsigned int) 0x1 &lt;&lt;  0) // (TDES) Starts Processing</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4ac10fd450e2da419c945a37ef160f68"> 1827</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_SWRST      ((unsigned int) 0x1 &lt;&lt;  8) // (TDES) Software Reset</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">// -------- TDES_MR : (TDES Offset: 0x4) Mode Register -------- </span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a09b84fa448fcb47d3eda4e9e48166a78"> 1829</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_CIPHER     ((unsigned int) 0x1 &lt;&lt;  0) // (TDES) Processing Mode</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8b80b23e8ea5150e7cd6b44743164972"> 1830</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_TDESMOD    ((unsigned int) 0x1 &lt;&lt;  1) // (TDES) Single or Triple DES Mode</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a686fd76eb5a79d9c50348350c9858083"> 1831</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_KEYMOD     ((unsigned int) 0x1 &lt;&lt;  4) // (TDES) Key Mode</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1d2d3daad27765762801080ed505adb5"> 1832</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_SMOD       ((unsigned int) 0x3 &lt;&lt;  8) // (TDES) Start Mode</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a70ff9633f788a8483bbe1d29085addd3"> 1833</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_SMOD_MANUAL               ((unsigned int) 0x0 &lt;&lt;  8) // (TDES) Manual Mode: The START bit in register TDES_CR must be set to begin encryption or decryption.</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1440bfa12192ef9bcc5ca965a014e3e3"> 1834</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_SMOD_AUTO                 ((unsigned int) 0x1 &lt;&lt;  8) // (TDES) Auto Mode: no action in TDES_CR is necessary (cf datasheet).</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac684de0e76f259d1992f24c79c999cc6"> 1835</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_SMOD_PDC                  ((unsigned int) 0x2 &lt;&lt;  8) // (TDES) PDC Mode (cf datasheet).</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1fa6c8d27624590be495cef7330b2f16"> 1836</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_OPMOD      ((unsigned int) 0x3 &lt;&lt; 12) // (TDES) Operation Mode</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaf500a62c745c7a8b7bc2049a939e6ce"> 1837</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_OPMOD_ECB                  ((unsigned int) 0x0 &lt;&lt; 12) // (TDES) ECB Electronic CodeBook mode.</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aacbfec10a0e9311700acd86fa1bde8a7"> 1838</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_OPMOD_CBC                  ((unsigned int) 0x1 &lt;&lt; 12) // (TDES) CBC Cipher Block Chaining mode.</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a52e6d7a0f6bc44341e416462b4447c1f"> 1839</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_OPMOD_OFB                  ((unsigned int) 0x2 &lt;&lt; 12) // (TDES) OFB Output Feedback mode.</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac0c5ae6f16244ba4ba5da4ceac5bf403"> 1840</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_OPMOD_CFB                  ((unsigned int) 0x3 &lt;&lt; 12) // (TDES) CFB Cipher Feedback mode.</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aacf5206ab22aee0dc9444e4f3275b919"> 1841</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_LOD        ((unsigned int) 0x1 &lt;&lt; 15) // (TDES) Last Output Data Mode</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abbfe7143378c87a0d04e382c406beb2b"> 1842</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_CFBS       ((unsigned int) 0x3 &lt;&lt; 16) // (TDES) Cipher Feedback Data Size</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a61e415c997679e37598bbb9d800e08ef"> 1843</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_CFBS_64_BIT               ((unsigned int) 0x0 &lt;&lt; 16) // (TDES) 64-bit.</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adb47793d22d62716731fc6475e46c949"> 1844</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_CFBS_32_BIT               ((unsigned int) 0x1 &lt;&lt; 16) // (TDES) 32-bit.</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a34376f0844dc618639ea917acb0f1345"> 1845</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_CFBS_16_BIT               ((unsigned int) 0x2 &lt;&lt; 16) // (TDES) 16-bit.</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae75c7ee40399b46bc10ebf97a97e2fb0"> 1846</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_CFBS_8_BIT                ((unsigned int) 0x3 &lt;&lt; 16) // (TDES) 8-bit.</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">// -------- TDES_IER : (TDES Offset: 0x10) Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac1aa2c516d43eee9979e091f7f5ceacb"> 1848</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_DATRDY     ((unsigned int) 0x1 &lt;&lt;  0) // (TDES) DATRDY</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9e7e456784050d55c0c32980303b764b"> 1849</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_ENDRX      ((unsigned int) 0x1 &lt;&lt;  1) // (TDES) PDC Read Buffer End</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afff6c024a5ab4a9377499852b4441e02"> 1850</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_ENDTX      ((unsigned int) 0x1 &lt;&lt;  2) // (TDES) PDC Write Buffer End</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0d0e182838c95696faf191f3900d5d93"> 1851</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_RXBUFF     ((unsigned int) 0x1 &lt;&lt;  3) // (TDES) PDC Read Buffer Full</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1e1c43b3b10414b0804d0f1631bdd15d"> 1852</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_TXBUFE     ((unsigned int) 0x1 &lt;&lt;  4) // (TDES) PDC Write Buffer Empty</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af6179b1adc2118086d3c2e91e9825ff0"> 1853</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_URAD       ((unsigned int) 0x1 &lt;&lt;  8) // (TDES) Unspecified Register Access Detection</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">// -------- TDES_IDR : (TDES Offset: 0x14) Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">// -------- TDES_IMR : (TDES Offset: 0x18) Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">// -------- TDES_ISR : (TDES Offset: 0x1c) Interrupt Status Register -------- </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a356e44c04c2779b2937c28397f866ff6"> 1857</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_URAT       ((unsigned int) 0x3 &lt;&lt; 12) // (TDES) Unspecified Register Access Type Status</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a15c0bbad6ecc8408f80c86435d6d2119"> 1858</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC ((unsigned int) 0x0 &lt;&lt; 12) // (TDES) Input data register written during the data processing in PDC mode.</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7e4f2e43b1a0d8c7b7776e6c3a990a76"> 1859</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_URAT_OUT_DAT_READ_DATPROC ((unsigned int) 0x1 &lt;&lt; 12) // (TDES) Output data register read during the data processing.</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeb9a75af5ee4b87e11a8914badcc654f"> 1860</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_URAT_MODEREG_WRITE_DATPROC ((unsigned int) 0x2 &lt;&lt; 12) // (TDES) Mode register written during the data processing.</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a32f49bfc9bf5ff33cc2e904ce19a388b"> 1861</a></span>&#160;<span class="preprocessor">#define     AT91C_TDES_URAT_WO_REG_READ          ((unsigned int) 0x3 &lt;&lt; 12) // (TDES) Write-only register read access.</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">//               REGISTER ADDRESS DEFINITION FOR AT91SAM7X256</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">// ========== Register definition for SYS peripheral ========== </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">// ========== Register definition for AIC peripheral ========== </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a59d48beaedc4723dde35e1da1290c72b"> 1868</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IVR   ((AT91_REG *)   0xFFFFF100) // (AIC) IRQ Vector Register</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4480f18cb6202e4fca4cfef8f5276705"> 1869</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SMR   ((AT91_REG *)   0xFFFFF000) // (AIC) Source Mode Register</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a260f4fef8883877802b9f495afadedef"> 1870</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FVR   ((AT91_REG *)   0xFFFFF104) // (AIC) FIQ Vector Register</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a658342079ef86ca02b400bca590157c5"> 1871</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR   ((AT91_REG *)   0xFFFFF138) // (AIC) Debug Control Register (Protect)</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4b9cd98d7ecaede481636cb8ed07aa3f"> 1872</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_EOICR ((AT91_REG *)   0xFFFFF130) // (AIC) End of Interrupt Command Register</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3706014afd66ae5afcfc65bafbb7a856"> 1873</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SVR   ((AT91_REG *)   0xFFFFF080) // (AIC) Source Vector Register</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa3d9b233ceed49a9659357ad505e03e7"> 1874</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFSR  ((AT91_REG *)   0xFFFFF148) // (AIC) Fast Forcing Status Register</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2ebc1521442e6301cbc1aebe8b6a60fe"> 1875</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ICCR  ((AT91_REG *)   0xFFFFF128) // (AIC) Interrupt Clear Command Register</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a502b849eb0925da51ea1724bfb9ff675"> 1876</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ISR   ((AT91_REG *)   0xFFFFF108) // (AIC) Interrupt Status Register</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aec49d326140f483ce6a51125c04b4c45"> 1877</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IMR   ((AT91_REG *)   0xFFFFF110) // (AIC) Interrupt Mask Register</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abf803377d831045384c1b12293880e75"> 1878</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IPR   ((AT91_REG *)   0xFFFFF10C) // (AIC) Interrupt Pending Register</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acac44f7aa3c5256f6d1f2fce7174b45f"> 1879</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFER  ((AT91_REG *)   0xFFFFF140) // (AIC) Fast Forcing Enable Register</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab55840ce00a4bfa54acfd8b74809c71d"> 1880</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IECR  ((AT91_REG *)   0xFFFFF120) // (AIC) Interrupt Enable Command Register</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a02c05836353c43c959f4588438a09a2e"> 1881</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ISCR  ((AT91_REG *)   0xFFFFF12C) // (AIC) Interrupt Set Command Register</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a79e930ea8ad33613147ad0f0917a90e8"> 1882</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFDR  ((AT91_REG *)   0xFFFFF144) // (AIC) Fast Forcing Disable Register</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6d5196b096a59a7e16ecb1fb9d87c484"> 1883</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_CISR  ((AT91_REG *)   0xFFFFF114) // (AIC) Core Interrupt Status Register</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1d8f11768ada3d34e3d231ad3256cb2d"> 1884</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IDCR  ((AT91_REG *)   0xFFFFF124) // (AIC) Interrupt Disable Command Register</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af3ef43da35c21f7decfeee386eefce49"> 1885</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SPU   ((AT91_REG *)   0xFFFFF134) // (AIC) Spurious Vector Register</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment">// ========== Register definition for PDC_DBGU peripheral ========== </span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a41bc9657a3781147caba9eb659c440bd"> 1887</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TCR  ((AT91_REG *)   0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab7f706467663bc392173b45df73a764f"> 1888</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNPR ((AT91_REG *)   0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2402eba2b61ad0fcc19d11e1711c9d16"> 1889</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNPR ((AT91_REG *)   0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1c9e7316fc10820f2bfd2b0516ee960b"> 1890</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TPR  ((AT91_REG *)   0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a337ce11c82d64e6e573ff40e4d9a0830"> 1891</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RPR  ((AT91_REG *)   0xFFFFF300) // (PDC_DBGU) Receive Pointer Register</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa7a36d4facf6efb40dc61a7b6fb9cd54"> 1892</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RCR  ((AT91_REG *)   0xFFFFF304) // (PDC_DBGU) Receive Counter Register</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a100458251305b7e09f5291651fa42775"> 1893</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNCR ((AT91_REG *)   0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a261fe49a6c0d5a977e0ba8d21bce840b"> 1894</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTCR ((AT91_REG *)   0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abc9bd6435abbf87311d1aba24c24ed5b"> 1895</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTSR ((AT91_REG *)   0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a23e6b5020286359a8057ab6ed844bdd9"> 1896</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNCR ((AT91_REG *)   0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">// ========== Register definition for DBGU peripheral ========== </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac33341e731c4d35239eda0edfb1c29e2"> 1898</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_EXID ((AT91_REG *)   0xFFFFF244) // (DBGU) Chip ID Extension Register</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa3b5cb939e2298f254432f550fb463e0"> 1899</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_BRGR ((AT91_REG *)   0xFFFFF220) // (DBGU) Baud Rate Generator Register</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acf568b5e33118d36d873ee727823d67a"> 1900</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IDR  ((AT91_REG *)   0xFFFFF20C) // (DBGU) Interrupt Disable Register</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af6aadb08af97abf5e5bc84370188a9fc"> 1901</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CSR  ((AT91_REG *)   0xFFFFF214) // (DBGU) Channel Status Register</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1561878e6e08c6f7ed153c25be310270"> 1902</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CIDR ((AT91_REG *)   0xFFFFF240) // (DBGU) Chip ID Register</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7c33929d0f5af7047f9995e7a1e8578c"> 1903</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_MR   ((AT91_REG *)   0xFFFFF204) // (DBGU) Mode Register</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aac25413834b77b44602de7a3b4fbb4eb"> 1904</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IMR  ((AT91_REG *)   0xFFFFF210) // (DBGU) Interrupt Mask Register</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7fcdca5d607d446eb412ee0fbcb4390f"> 1905</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CR   ((AT91_REG *)   0xFFFFF200) // (DBGU) Control Register</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5ab0033ea4e9cff2313119750a92e0f9"> 1906</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_FNTR ((AT91_REG *)   0xFFFFF248) // (DBGU) Force NTRST Register</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae48c03ce04459be6c814abdfab687665"> 1907</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_THR  ((AT91_REG *)   0xFFFFF21C) // (DBGU) Transmitter Holding Register</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af348a2b1a503eb350207ac37a7223e05"> 1908</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RHR  ((AT91_REG *)   0xFFFFF218) // (DBGU) Receiver Holding Register</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab5eaf17d54f6373dee1cd4bf5c00c438"> 1909</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IER  ((AT91_REG *)   0xFFFFF208) // (DBGU) Interrupt Enable Register</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">// ========== Register definition for PIOA peripheral ========== </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7c2600aa7cf94e838b518579ae17682e"> 1911</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODR  ((AT91_REG *)   0xFFFFF414) // (PIOA) Output Disable Registerr</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4ce61ea50f9aa86746d2438faa95c3fd"> 1912</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_SODR ((AT91_REG *)   0xFFFFF430) // (PIOA) Set Output Data Register</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae0cff3319fa040b979a6888f31085928"> 1913</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ISR  ((AT91_REG *)   0xFFFFF44C) // (PIOA) Interrupt Status Register</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aabe3c44e2ac75c9b425c87f406679824"> 1914</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ABSR ((AT91_REG *)   0xFFFFF478) // (PIOA) AB Select Status Register</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2282046182b9d9e56f33e32b84b90c19"> 1915</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IER  ((AT91_REG *)   0xFFFFF440) // (PIOA) Interrupt Enable Register</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3baeebe6fac88770c77d797b6048922b"> 1916</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUDR ((AT91_REG *)  0xFFFFF460) // (PIOA) Pull-up Disable Register</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a01f22180c95dde93f1143fccbb251031"> 1917</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IMR  ((AT91_REG *)   0xFFFFF448) // (PIOA) Interrupt Mask Register</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a93bd0ead4ceb2e8a1f257b31e8c7e14f"> 1918</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PER  ((AT91_REG *)   0xFFFFF400) // (PIOA) PIO Enable Register</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0b807513a47a5397bd4c2e8de2eef98a"> 1919</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFDR ((AT91_REG *)   0xFFFFF424) // (PIOA) Input Filter Disable Register</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a472cb7830b1001df23442820aec3b91b"> 1920</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWDR ((AT91_REG *)   0xFFFFF4A4) // (PIOA) Output Write Disable Register</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aab89dee17d06a00b53da17c7d9c5dd85"> 1921</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDSR ((AT91_REG *)   0xFFFFF458) // (PIOA) Multi-driver Status Register</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8d1fc6d0940a0d04372c172882516c32"> 1922</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IDR  ((AT91_REG *)   0xFFFFF444) // (PIOA) Interrupt Disable Register</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac75869d5dc9e09776095bb722dde7c5e"> 1923</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODSR ((AT91_REG *)   0xFFFFF438) // (PIOA) Output Data Status Register</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a57d571c97f9956583716b36e0f85f33a"> 1924</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUSR ((AT91_REG *)  0xFFFFF468) // (PIOA) Pull-up Status Register</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a266284ebbfe87e1cbae28c7ffe3e490b"> 1925</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWSR ((AT91_REG *)   0xFFFFF4A8) // (PIOA) Output Write Status Register</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8aa900d1f44e460a30758eeaa9a593cc"> 1926</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_BSR  ((AT91_REG *)   0xFFFFF474) // (PIOA) Select B Register</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a44d571365bcb5ff5e51eed14be4779bd"> 1927</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWER ((AT91_REG *)   0xFFFFF4A0) // (PIOA) Output Write Enable Register</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9145c129d70318b62f4a5c53aeaeac0d"> 1928</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFER ((AT91_REG *)   0xFFFFF420) // (PIOA) Input Filter Enable Register</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4592777ecfffcc2626d1db86e00ed1b6"> 1929</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDSR ((AT91_REG *)   0xFFFFF43C) // (PIOA) Pin Data Status Register</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2d040b79be17e0a76ee72ef47b3a091f"> 1930</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUER ((AT91_REG *)  0xFFFFF464) // (PIOA) Pull-up Enable Register</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0911cba099368e416f4f0d4ff9a1d8e4"> 1931</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OSR  ((AT91_REG *)   0xFFFFF418) // (PIOA) Output Status Register</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8d6d24987acd9d2412e5cf72706a783f"> 1932</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ASR  ((AT91_REG *)   0xFFFFF470) // (PIOA) Select A Register</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abc153eace206577541602e757731202f"> 1933</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDDR ((AT91_REG *)   0xFFFFF454) // (PIOA) Multi-driver Disable Register</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5930803de65239492ced9171471a103a"> 1934</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_CODR ((AT91_REG *)   0xFFFFF434) // (PIOA) Clear Output Data Register</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad07fc5c8fd1916171d0ca229b741fc63"> 1935</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDER ((AT91_REG *)   0xFFFFF450) // (PIOA) Multi-driver Enable Register</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a883f9de2546cd5e0fc9d61f8abba8f86"> 1936</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDR  ((AT91_REG *)   0xFFFFF404) // (PIOA) PIO Disable Register</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af786ac9d28aadd31d7da6f38e0da6b6d"> 1937</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFSR ((AT91_REG *)   0xFFFFF428) // (PIOA) Input Filter Status Register</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa99369c2b219dda0c48740d90f21d939"> 1938</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OER  ((AT91_REG *)   0xFFFFF410) // (PIOA) Output Enable Register</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a494cb791cd75cfd5f0de7e87499e4a0a"> 1939</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PSR  ((AT91_REG *)   0xFFFFF408) // (PIOA) PIO Status Register</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">// ========== Register definition for PIOB peripheral ========== </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa06d5896721712123b55f734931b643f"> 1941</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_OWDR ((AT91_REG *)   0xFFFFF6A4) // (PIOB) Output Write Disable Register</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5f90c2835f7dedcc182128f19ed167c9"> 1942</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_MDER ((AT91_REG *)   0xFFFFF650) // (PIOB) Multi-driver Enable Register</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a66c782cf5bead1b9fba95efcde18fe42"> 1943</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_PPUSR ((AT91_REG *)  0xFFFFF668) // (PIOB) Pull-up Status Register</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9641c37cb03c5deb97d2205a62d29630"> 1944</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_IMR  ((AT91_REG *)   0xFFFFF648) // (PIOB) Interrupt Mask Register</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ade2307a9d3357f855f7ff19231e9f6b6"> 1945</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_ASR  ((AT91_REG *)   0xFFFFF670) // (PIOB) Select A Register</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a84dcaf1a002a56564be5844c097f6f37"> 1946</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_PPUDR ((AT91_REG *)  0xFFFFF660) // (PIOB) Pull-up Disable Register</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a99fd3ab55a1a27d6f75fcb9429962199"> 1947</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_PSR  ((AT91_REG *)   0xFFFFF608) // (PIOB) PIO Status Register</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeec8c597a3e5f94adbea7ce348227858"> 1948</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_IER  ((AT91_REG *)   0xFFFFF640) // (PIOB) Interrupt Enable Register</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad6fca4658c0e72a90d4e9bb60bc5d4ae"> 1949</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_CODR ((AT91_REG *)   0xFFFFF634) // (PIOB) Clear Output Data Register</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a22a7ab7bf7a2f7a507216b11a791a16e"> 1950</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_OWER ((AT91_REG *)   0xFFFFF6A0) // (PIOB) Output Write Enable Register</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a74ae54edb7551a9fbab56c95dd5b3757"> 1951</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_ABSR ((AT91_REG *)   0xFFFFF678) // (PIOB) AB Select Status Register</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a692d157d36430cc5b0888fff7d7b33b4"> 1952</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_IFDR ((AT91_REG *)   0xFFFFF624) // (PIOB) Input Filter Disable Register</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a791f7130baaec6f8e8be6160e94b1510"> 1953</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_PDSR ((AT91_REG *)   0xFFFFF63C) // (PIOB) Pin Data Status Register</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af6cbac28da0db80bf81b61cc5a3d44d1"> 1954</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_IDR  ((AT91_REG *)   0xFFFFF644) // (PIOB) Interrupt Disable Register</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a522b84a476e08fd38d28d66675ab3d5f"> 1955</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_OWSR ((AT91_REG *)   0xFFFFF6A8) // (PIOB) Output Write Status Register</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afd707f749d764b228a297f7bb2f95cf7"> 1956</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_PDR  ((AT91_REG *)   0xFFFFF604) // (PIOB) PIO Disable Register</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5c6af351cc4ed80d3b2229e4b65c049c"> 1957</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_ODR  ((AT91_REG *)   0xFFFFF614) // (PIOB) Output Disable Registerr</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a44bca93e3f1a16f5318a24e0b017d40a"> 1958</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_IFSR ((AT91_REG *)   0xFFFFF628) // (PIOB) Input Filter Status Register</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3c916135fc6a66cc29aae646ebcc6d5f"> 1959</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_PPUER ((AT91_REG *)  0xFFFFF664) // (PIOB) Pull-up Enable Register</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adf646b62f4221bc3ed5df880c63a0391"> 1960</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_SODR ((AT91_REG *)   0xFFFFF630) // (PIOB) Set Output Data Register</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5d30369a8d7dde8c5aaddd75b234fd69"> 1961</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_ISR  ((AT91_REG *)   0xFFFFF64C) // (PIOB) Interrupt Status Register</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa1b7e9eb5ba63ec159f41af4544ba2a7"> 1962</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_ODSR ((AT91_REG *)   0xFFFFF638) // (PIOB) Output Data Status Register</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a75495b044c0e6c95ff7c729cb56870de"> 1963</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_OSR  ((AT91_REG *)   0xFFFFF618) // (PIOB) Output Status Register</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac04d2257587401afc7c1b52f1ab85ccc"> 1964</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_MDSR ((AT91_REG *)   0xFFFFF658) // (PIOB) Multi-driver Status Register</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aea294c1c44eaae458768e43f9242d7b6"> 1965</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_IFER ((AT91_REG *)   0xFFFFF620) // (PIOB) Input Filter Enable Register</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a46ff3ab4c3770d9ece55a3fe1ae39d7c"> 1966</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_BSR  ((AT91_REG *)   0xFFFFF674) // (PIOB) Select B Register</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af54402aeb6be3a10686743f37f6fd6ac"> 1967</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_MDDR ((AT91_REG *)   0xFFFFF654) // (PIOB) Multi-driver Disable Register</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ace3802037033ba1d32370f40684709d4"> 1968</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_OER  ((AT91_REG *)   0xFFFFF610) // (PIOB) Output Enable Register</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5900bb2f5987a8a608044a24725cbdc5"> 1969</a></span>&#160;<span class="preprocessor">#define AT91C_PIOB_PER  ((AT91_REG *)   0xFFFFF600) // (PIOB) PIO Enable Register</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">// ========== Register definition for CKGR peripheral ========== </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3d0808992286c8581278c9655a007821"> 1971</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOR  ((AT91_REG *)   0xFFFFFC20) // (CKGR) Main Oscillator Register</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae67b4d21adfa7322ca97f86a7372b9cd"> 1972</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLR ((AT91_REG *)   0xFFFFFC2C) // (CKGR) PLL Register</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac8f4ff2752cc7fb3b24d4b2a036f8fab"> 1973</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MCFR ((AT91_REG *)   0xFFFFFC24) // (CKGR) Main Clock  Frequency Register</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">// ========== Register definition for PMC peripheral ========== </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abb1458f0e791aef764fdfd762f147874"> 1975</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IDR   ((AT91_REG *)   0xFFFFFC64) // (PMC) Interrupt Disable Register</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a51eb37fbaf5750d3e97aa86cebc88c1e"> 1976</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MOR   ((AT91_REG *)   0xFFFFFC20) // (PMC) Main Oscillator Register</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae50e3b1a9b5c04f26f656d5e1e631d15"> 1977</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PLLR  ((AT91_REG *)   0xFFFFFC2C) // (PMC) PLL Register</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4a25b7100b143d46b7eab974f8f383af"> 1978</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCER  ((AT91_REG *)   0xFFFFFC10) // (PMC) Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1d09bf3616f0ec2c9fa6b85eff2a97d6"> 1979</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCKR  ((AT91_REG *)   0xFFFFFC40) // (PMC) Programmable Clock Register</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abb85fb0075508332e1fde3b0141a1f77"> 1980</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKR  ((AT91_REG *)   0xFFFFFC30) // (PMC) Master Clock Register</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a87bc88b19d5789ec85a38c66d4ebd0f3"> 1981</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCDR  ((AT91_REG *)   0xFFFFFC04) // (PMC) System Clock Disable Register</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4221f74fe26f80f7001a68f3b3428587"> 1982</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCDR  ((AT91_REG *)   0xFFFFFC14) // (PMC) Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a37faefdfe5ec7ef841972e1fc1877d5e"> 1983</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCSR  ((AT91_REG *)   0xFFFFFC08) // (PMC) System Clock Status Register</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a45941ff78c1aa2bce656679d88dcc6f1"> 1984</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCSR  ((AT91_REG *)   0xFFFFFC18) // (PMC) Peripheral Clock Status Register</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a24111130e9e504b91bb2d642578e5a89"> 1985</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCFR  ((AT91_REG *)   0xFFFFFC24) // (PMC) Main Clock  Frequency Register</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1088f086d92d3ac3ad028428e29b2144"> 1986</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCER  ((AT91_REG *)   0xFFFFFC00) // (PMC) System Clock Enable Register</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8a5b425ea5993ada144b8945aaeb01b9"> 1987</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IMR   ((AT91_REG *)   0xFFFFFC6C) // (PMC) Interrupt Mask Register</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae13d5394223291f9364fb14552d4771c"> 1988</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IER   ((AT91_REG *)   0xFFFFFC60) // (PMC) Interrupt Enable Register</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6b5b2d1ea05554869d89a3a2fc6bcd4e"> 1989</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SR    ((AT91_REG *)   0xFFFFFC68) // (PMC) Status Register</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment">// ========== Register definition for RSTC peripheral ========== </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa8414408466eaac0fcf732684368f7b0"> 1991</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RCR  ((AT91_REG *)   0xFFFFFD00) // (RSTC) Reset Control Register</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad82c9e23066554637f65bc863f35a0e6"> 1992</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RMR  ((AT91_REG *)   0xFFFFFD08) // (RSTC) Reset Mode Register</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3e6d4b6d0e39356bf52e12e2fb982e8f"> 1993</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RSR  ((AT91_REG *)   0xFFFFFD04) // (RSTC) Reset Status Register</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">// ========== Register definition for RTTC peripheral ========== </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aabc2e8ffc38e2582b71bf4647f592b34"> 1995</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTSR ((AT91_REG *)   0xFFFFFD2C) // (RTTC) Real-time Status Register</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5c5f38be61b98909c5794acc970d3559"> 1996</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTMR ((AT91_REG *)   0xFFFFFD20) // (RTTC) Real-time Mode Register</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a09cf6a8ffec373af5be6af2bbe4a2b46"> 1997</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTVR ((AT91_REG *)   0xFFFFFD28) // (RTTC) Real-time Value Register</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a18e3408b2bf0d11fdfc3311c376c7f66"> 1998</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTAR ((AT91_REG *)   0xFFFFFD24) // (RTTC) Real-time Alarm Register</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">// ========== Register definition for PITC peripheral ========== </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5d9918c6442157386a416a8002a3353a"> 2000</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIVR ((AT91_REG *)   0xFFFFFD38) // (PITC) Period Interval Value Register</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a50f548a213ce527e05272128827d1a96"> 2001</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PISR ((AT91_REG *)   0xFFFFFD34) // (PITC) Period Interval Status Register</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a38c7f20272da9adc377b5061f1614ccb"> 2002</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIIR ((AT91_REG *)   0xFFFFFD3C) // (PITC) Period Interval Image Register</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ade8e662cf6facc2d3f6afe46362b823f"> 2003</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIMR ((AT91_REG *)   0xFFFFFD30) // (PITC) Period Interval Mode Register</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">// ========== Register definition for WDTC peripheral ========== </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afc2e9f8d797399fc2a9a92330c1feea1"> 2005</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDCR ((AT91_REG *)   0xFFFFFD40) // (WDTC) Watchdog Control Register</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af678a558e212a430e97466a931248b0b"> 2006</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDSR ((AT91_REG *)   0xFFFFFD48) // (WDTC) Watchdog Status Register</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0ca679be254c23a41dc8c04f78d4a6f4"> 2007</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDMR ((AT91_REG *)   0xFFFFFD44) // (WDTC) Watchdog Mode Register</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment">// ========== Register definition for VREG peripheral ========== </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4f52028aab7283bbb6db66b4b2c0c6d1"> 2009</a></span>&#160;<span class="preprocessor">#define AT91C_VREG_MR   ((AT91_REG *)   0xFFFFFD60) // (VREG) Voltage Regulator Mode Register</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">// ========== Register definition for MC peripheral ========== </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9480f757dc1ab0a0e8c285f24a916e9d"> 2011</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ASR    ((AT91_REG *)   0xFFFFFF04) // (MC) MC Abort Status Register</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a084308496085ed2e8c3446577bf6a64c"> 2012</a></span>&#160;<span class="preprocessor">#define AT91C_MC_RCR    ((AT91_REG *)   0xFFFFFF00) // (MC) MC Remap Control Register</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af36778483b430da5720ab5bc879c8a8b"> 2013</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FCR    ((AT91_REG *)   0xFFFFFF64) // (MC) MC Flash Command Register</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af25be4608f5dec5cbf21293f1557a2f2"> 2014</a></span>&#160;<span class="preprocessor">#define AT91C_MC_AASR   ((AT91_REG *)   0xFFFFFF08) // (MC) MC Abort Address Status Register</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4dc79ee02e20eba4cbaa71e2fd7e4434"> 2015</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FSR    ((AT91_REG *)   0xFFFFFF68) // (MC) MC Flash Status Register</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1ce0bfd4f4c60d6f0f2ba7033823ba11"> 2016</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FMR    ((AT91_REG *)   0xFFFFFF60) // (MC) MC Flash Mode Register</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">// ========== Register definition for PDC_SPI1 peripheral ========== </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2cc18ff208feed1fe2d5eda30fcf7b24"> 2018</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_PTCR ((AT91_REG *)   0xFFFE4120) // (PDC_SPI1) PDC Transfer Control Register</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7d501b334959785a82f08a465a000e3c"> 2019</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_RPR  ((AT91_REG *)   0xFFFE4100) // (PDC_SPI1) Receive Pointer Register</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa302e419534f873ed006756a31c7e5ea"> 2020</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_TNCR ((AT91_REG *)   0xFFFE411C) // (PDC_SPI1) Transmit Next Counter Register</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a71a813694166035dc6a8375076ede77d"> 2021</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_TPR  ((AT91_REG *)   0xFFFE4108) // (PDC_SPI1) Transmit Pointer Register</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1cd73ca1d063e42aafce7231484c46ac"> 2022</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_TNPR ((AT91_REG *)   0xFFFE4118) // (PDC_SPI1) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a03d30d145fab1903c1f2a52f8b968c35"> 2023</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_TCR  ((AT91_REG *)   0xFFFE410C) // (PDC_SPI1) Transmit Counter Register</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ade6c76f8589bcc1f63b9b0c9d8015f98"> 2024</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_RCR  ((AT91_REG *)   0xFFFE4104) // (PDC_SPI1) Receive Counter Register</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af98661b11ed9a3a28903695c0f9959e9"> 2025</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_RNPR ((AT91_REG *)   0xFFFE4110) // (PDC_SPI1) Receive Next Pointer Register</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7473ffad5de350410848d17696e9ebe1"> 2026</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_RNCR ((AT91_REG *)   0xFFFE4114) // (PDC_SPI1) Receive Next Counter Register</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab1c47b47adf78f34658aeafd2a11b201"> 2027</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_PTSR ((AT91_REG *)   0xFFFE4124) // (PDC_SPI1) PDC Transfer Status Register</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">// ========== Register definition for SPI1 peripheral ========== </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a68748385b5cf46c66428bbf7f4d48b42"> 2029</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_IMR  ((AT91_REG *)   0xFFFE401C) // (SPI1) Interrupt Mask Register</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adadec3a70db57a422239c631a6c95937"> 2030</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_IER  ((AT91_REG *)   0xFFFE4014) // (SPI1) Interrupt Enable Register</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2a9bb9e85e374b5708696ec7957a47fd"> 2031</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_MR   ((AT91_REG *)   0xFFFE4004) // (SPI1) Mode Register</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a52039ad3e72047cc1dc2e60cfc6270b5"> 2032</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_RDR  ((AT91_REG *)   0xFFFE4008) // (SPI1) Receive Data Register</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acf4e6d8392adafc9a93f2d2f40a8e4aa"> 2033</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_IDR  ((AT91_REG *)   0xFFFE4018) // (SPI1) Interrupt Disable Register</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a31ae308ed1bf8190c4bde1e65e2b7f63"> 2034</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_SR   ((AT91_REG *)   0xFFFE4010) // (SPI1) Status Register</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3aae3adb144b7d79bbaffe9531b20166"> 2035</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_TDR  ((AT91_REG *)   0xFFFE400C) // (SPI1) Transmit Data Register</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab1a0e64105ac31b94c3847fbef7dcc20"> 2036</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_CR   ((AT91_REG *)   0xFFFE4000) // (SPI1) Control Register</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9d6bd26a2a0059a96fe4a9f5c02f9fba"> 2037</a></span>&#160;<span class="preprocessor">#define AT91C_SPI1_CSR  ((AT91_REG *)   0xFFFE4030) // (SPI1) Chip Select Register</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">// ========== Register definition for PDC_SPI0 peripheral ========== </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afa6c2b59191bb6f9c1091abd4cac22c6"> 2039</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_PTCR ((AT91_REG *)   0xFFFE0120) // (PDC_SPI0) PDC Transfer Control Register</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae664c566250a6a7c3345d2ddcf4b6812"> 2040</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_TPR  ((AT91_REG *)   0xFFFE0108) // (PDC_SPI0) Transmit Pointer Register</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab5bbdf31a175430f576341844046ba88"> 2041</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_TCR  ((AT91_REG *)   0xFFFE010C) // (PDC_SPI0) Transmit Counter Register</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6d708fe317133c9380e7c959e2877f60"> 2042</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_RCR  ((AT91_REG *)   0xFFFE0104) // (PDC_SPI0) Receive Counter Register</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0f99f8f33d09c9f810c819d9318fb63e"> 2043</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_PTSR ((AT91_REG *)   0xFFFE0124) // (PDC_SPI0) PDC Transfer Status Register</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa04332b3979b3b66b39664e23a620e9c"> 2044</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_RNPR ((AT91_REG *)   0xFFFE0110) // (PDC_SPI0) Receive Next Pointer Register</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a05128afe2bbe7513ef3ccd367c486a9f"> 2045</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_RPR  ((AT91_REG *)   0xFFFE0100) // (PDC_SPI0) Receive Pointer Register</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa9b3243651c75e0d32497c4585749a15"> 2046</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_TNCR ((AT91_REG *)   0xFFFE011C) // (PDC_SPI0) Transmit Next Counter Register</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab9146298dcc075277c807413dc180301"> 2047</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_RNCR ((AT91_REG *)   0xFFFE0114) // (PDC_SPI0) Receive Next Counter Register</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a44a27b07eb24d074b6dae493913b3c9c"> 2048</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_TNPR ((AT91_REG *)   0xFFFE0118) // (PDC_SPI0) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">// ========== Register definition for SPI0 peripheral ========== </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aadc516894c76b80ac3e523cbd38da15a"> 2050</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_IER  ((AT91_REG *)   0xFFFE0014) // (SPI0) Interrupt Enable Register</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab855295715655f9586ee0464e78e1b95"> 2051</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_SR   ((AT91_REG *)   0xFFFE0010) // (SPI0) Status Register</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afcb2a34777dde59debdcdad9ca6f1506"> 2052</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_IDR  ((AT91_REG *)   0xFFFE0018) // (SPI0) Interrupt Disable Register</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9d2d5a236ed6a7dbe5a9cef55667755e"> 2053</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_CR   ((AT91_REG *)   0xFFFE0000) // (SPI0) Control Register</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0668ba855a666b19651ac6a8043dafcb"> 2054</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_MR   ((AT91_REG *)   0xFFFE0004) // (SPI0) Mode Register</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af33e46647c8c86307fa7d747956f3f8d"> 2055</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_IMR  ((AT91_REG *)   0xFFFE001C) // (SPI0) Interrupt Mask Register</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5a635376c74ccc2eb816c51a9d1357d0"> 2056</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_TDR  ((AT91_REG *)   0xFFFE000C) // (SPI0) Transmit Data Register</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a03487d0ff861ff0d23fba7e724ea1582"> 2057</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_RDR  ((AT91_REG *)   0xFFFE0008) // (SPI0) Receive Data Register</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a82dfdd3a4e4e8407b612214a5b4b494e"> 2058</a></span>&#160;<span class="preprocessor">#define AT91C_SPI0_CSR  ((AT91_REG *)   0xFFFE0030) // (SPI0) Chip Select Register</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">// ========== Register definition for PDC_US1 peripheral ========== </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af48f2dff20474c8c9a223beab727ca7a"> 2060</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RNCR  ((AT91_REG *)   0xFFFC4114) // (PDC_US1) Receive Next Counter Register</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0321db964bde1db2f00018ab0767b893"> 2061</a></span>&#160;<span class="preprocessor">#define AT91C_US1_PTCR  ((AT91_REG *)   0xFFFC4120) // (PDC_US1) PDC Transfer Control Register</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5ac408528d521e4e4b8c813855ad908b"> 2062</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TCR   ((AT91_REG *)   0xFFFC410C) // (PDC_US1) Transmit Counter Register</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac8bcc58a8a75d09ee4bc0e8914be6af1"> 2063</a></span>&#160;<span class="preprocessor">#define AT91C_US1_PTSR  ((AT91_REG *)   0xFFFC4124) // (PDC_US1) PDC Transfer Status Register</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a015371076e034d328e679f3fa6b8bb94"> 2064</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TNPR  ((AT91_REG *)   0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae7bc9a61b4311410067210fe5be6cf4e"> 2065</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RCR   ((AT91_REG *)   0xFFFC4104) // (PDC_US1) Receive Counter Register</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7ae00f6533a59997f3410cff4baa34f3"> 2066</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RNPR  ((AT91_REG *)   0xFFFC4110) // (PDC_US1) Receive Next Pointer Register</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa310bed7d45bfe16684c8bf25f3efee7"> 2067</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RPR   ((AT91_REG *)   0xFFFC4100) // (PDC_US1) Receive Pointer Register</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1917b9252da7a7ba72f3ba9c4a31621d"> 2068</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TNCR  ((AT91_REG *)   0xFFFC411C) // (PDC_US1) Transmit Next Counter Register</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa39b07d921ad67044b6bd587a5bb5e4d"> 2069</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TPR   ((AT91_REG *)   0xFFFC4108) // (PDC_US1) Transmit Pointer Register</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment">// ========== Register definition for US1 peripheral ========== </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae1d05b2c8d6badfca979db9a8802be8e"> 2071</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IF    ((AT91_REG *)   0xFFFC404C) // (US1) IRDA_FILTER Register</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a19c4762d433ac3a9ad23ed80fd8984f3"> 2072</a></span>&#160;<span class="preprocessor">#define AT91C_US1_NER   ((AT91_REG *)   0xFFFC4044) // (US1) Nb Errors Register</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3580e23d8e44cce7286834378b9bebf9"> 2073</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RTOR  ((AT91_REG *)   0xFFFC4024) // (US1) Receiver Time-out Register</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1f2daa04e941f4f6dab81453467dfa9f"> 2074</a></span>&#160;<span class="preprocessor">#define AT91C_US1_CSR   ((AT91_REG *)   0xFFFC4014) // (US1) Channel Status Register</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad6013f9d9db0531caae86476c7c535f2"> 2075</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IDR   ((AT91_REG *)   0xFFFC400C) // (US1) Interrupt Disable Register</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a217b096eb2058c2233fdd0863005a100"> 2076</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IER   ((AT91_REG *)   0xFFFC4008) // (US1) Interrupt Enable Register</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8c656e638af7231ef0e8a7eb91606e51"> 2077</a></span>&#160;<span class="preprocessor">#define AT91C_US1_THR   ((AT91_REG *)   0xFFFC401C) // (US1) Transmitter Holding Register</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac2a9703d1ccbfbf02efcbb24c780a78b"> 2078</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TTGR  ((AT91_REG *)   0xFFFC4028) // (US1) Transmitter Time-guard Register</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa6cfe7f0e690577826727939c28f61c7"> 2079</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RHR   ((AT91_REG *)   0xFFFC4018) // (US1) Receiver Holding Register</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae1b540599d25fd3e08e7796a4abad209"> 2080</a></span>&#160;<span class="preprocessor">#define AT91C_US1_BRGR  ((AT91_REG *)   0xFFFC4020) // (US1) Baud Rate Generator Register</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a015e3681835f62cb310135951a0b3b34"> 2081</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IMR   ((AT91_REG *)   0xFFFC4010) // (US1) Interrupt Mask Register</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a474dacf039451dbc1dd95647bf180710"> 2082</a></span>&#160;<span class="preprocessor">#define AT91C_US1_FIDI  ((AT91_REG *)   0xFFFC4040) // (US1) FI_DI_Ratio Register</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0ba13116cdbdc38c28a7947cb6e07208"> 2083</a></span>&#160;<span class="preprocessor">#define AT91C_US1_CR    ((AT91_REG *)   0xFFFC4000) // (US1) Control Register</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac540adfcc59587e54b9e92d889019bb3"> 2084</a></span>&#160;<span class="preprocessor">#define AT91C_US1_MR    ((AT91_REG *)   0xFFFC4004) // (US1) Mode Register</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">// ========== Register definition for PDC_US0 peripheral ========== </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1dff1393bfe24b37d2ffbbc026c18d5e"> 2086</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TNPR  ((AT91_REG *)   0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad4379d54617a5f94d3f21a07320bbd3a"> 2087</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RNPR  ((AT91_REG *)   0xFFFC0110) // (PDC_US0) Receive Next Pointer Register</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7c094c55fdb12ebd74ff16ee05837ee8"> 2088</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TCR   ((AT91_REG *)   0xFFFC010C) // (PDC_US0) Transmit Counter Register</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adf3341465bd017c325b8202870f51a87"> 2089</a></span>&#160;<span class="preprocessor">#define AT91C_US0_PTCR  ((AT91_REG *)   0xFFFC0120) // (PDC_US0) PDC Transfer Control Register</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acd8b3f85323b001581da09ac44b51ba0"> 2090</a></span>&#160;<span class="preprocessor">#define AT91C_US0_PTSR  ((AT91_REG *)   0xFFFC0124) // (PDC_US0) PDC Transfer Status Register</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3dfa7d709c1cdd2118badd3d86dbef05"> 2091</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TNCR  ((AT91_REG *)   0xFFFC011C) // (PDC_US0) Transmit Next Counter Register</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a53cfafd838c21b78b9da1d82f664729a"> 2092</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TPR   ((AT91_REG *)   0xFFFC0108) // (PDC_US0) Transmit Pointer Register</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afb42edcfe4420c1741c67a6fcc1c7940"> 2093</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RCR   ((AT91_REG *)   0xFFFC0104) // (PDC_US0) Receive Counter Register</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8d76d048d064cb8b1bda38d6b9225e8b"> 2094</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RPR   ((AT91_REG *)   0xFFFC0100) // (PDC_US0) Receive Pointer Register</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a299bd61c801130a2bd54a9759ceed79a"> 2095</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RNCR  ((AT91_REG *)   0xFFFC0114) // (PDC_US0) Receive Next Counter Register</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">// ========== Register definition for US0 peripheral ========== </span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a26bb61f30f66cf9e74945c0fe6c8081d"> 2097</a></span>&#160;<span class="preprocessor">#define AT91C_US0_BRGR  ((AT91_REG *)   0xFFFC0020) // (US0) Baud Rate Generator Register</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0a64d545337665b0f1391160faaaced6"> 2098</a></span>&#160;<span class="preprocessor">#define AT91C_US0_NER   ((AT91_REG *)   0xFFFC0044) // (US0) Nb Errors Register</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeec6376a574c77da0d274a1fcbfa3326"> 2099</a></span>&#160;<span class="preprocessor">#define AT91C_US0_CR    ((AT91_REG *)   0xFFFC0000) // (US0) Control Register</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab60291422f5f68fd0a3fb2cb0ada51ee"> 2100</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IMR   ((AT91_REG *)   0xFFFC0010) // (US0) Interrupt Mask Register</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a76e6e7e7a078af79d274422696176a91"> 2101</a></span>&#160;<span class="preprocessor">#define AT91C_US0_FIDI  ((AT91_REG *)   0xFFFC0040) // (US0) FI_DI_Ratio Register</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adb0859b2f4e268443144c8a12372740b"> 2102</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TTGR  ((AT91_REG *)   0xFFFC0028) // (US0) Transmitter Time-guard Register</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6adc45bea5fc4a45ea9ba09cf6072683"> 2103</a></span>&#160;<span class="preprocessor">#define AT91C_US0_MR    ((AT91_REG *)   0xFFFC0004) // (US0) Mode Register</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8f5751a6d87eb133bad4228b999269ea"> 2104</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RTOR  ((AT91_REG *)   0xFFFC0024) // (US0) Receiver Time-out Register</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adf9eee205e881a7a9820a7448f65be88"> 2105</a></span>&#160;<span class="preprocessor">#define AT91C_US0_CSR   ((AT91_REG *)   0xFFFC0014) // (US0) Channel Status Register</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a56934e1cafe3743d3953503124783e23"> 2106</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RHR   ((AT91_REG *)   0xFFFC0018) // (US0) Receiver Holding Register</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8fd2674d21225f8229f75558597722f4"> 2107</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IDR   ((AT91_REG *)   0xFFFC000C) // (US0) Interrupt Disable Register</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0e435f536bb1948c1e97ca5e3b6133e0"> 2108</a></span>&#160;<span class="preprocessor">#define AT91C_US0_THR   ((AT91_REG *)   0xFFFC001C) // (US0) Transmitter Holding Register</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aafeaab3c273a4901d0c1ce6e27290623"> 2109</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IF    ((AT91_REG *)   0xFFFC004C) // (US0) IRDA_FILTER Register</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad9e151567643bac9188d546ec8c83ad9"> 2110</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IER   ((AT91_REG *)   0xFFFC0008) // (US0) Interrupt Enable Register</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">// ========== Register definition for PDC_SSC peripheral ========== </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a53a7501045baecf8bd01c013dbe4c104"> 2112</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TNCR  ((AT91_REG *)   0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a10a6157b682e8d9170a7bd9b6b4288d3"> 2113</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RPR   ((AT91_REG *)   0xFFFD4100) // (PDC_SSC) Receive Pointer Register</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a44508da72adc9ed12b256afe132dbc17"> 2114</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RNCR  ((AT91_REG *)   0xFFFD4114) // (PDC_SSC) Receive Next Counter Register</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a191a1106602f2d19c81e78c28cc8d588"> 2115</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TPR   ((AT91_REG *)   0xFFFD4108) // (PDC_SSC) Transmit Pointer Register</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa5f6f7b779df4fc5f6289e6209187608"> 2116</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PTCR  ((AT91_REG *)   0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a287e7b0b1d4ffecd1d8c407481606f98"> 2117</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TCR   ((AT91_REG *)   0xFFFD410C) // (PDC_SSC) Transmit Counter Register</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a71cf421c0ff89108292103d07f9eebde"> 2118</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RCR   ((AT91_REG *)   0xFFFD4104) // (PDC_SSC) Receive Counter Register</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a853daa41885819130b99a0e2214615ab"> 2119</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RNPR  ((AT91_REG *)   0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aacda54a58a6d6706619c1d6088877fe1"> 2120</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TNPR  ((AT91_REG *)   0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3ba2486c2064b7dd2b3506e37b19972d"> 2121</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PTSR  ((AT91_REG *)   0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment">// ========== Register definition for SSC peripheral ========== </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a89baf0bfdb0f0cda250d7caf61eee506"> 2123</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RHR   ((AT91_REG *)   0xFFFD4020) // (SSC) Receive Holding Register</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa5c99a0a45b091b298df7b19aead869b"> 2124</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RSHR  ((AT91_REG *)   0xFFFD4030) // (SSC) Receive Sync Holding Register</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a604bc5ab5abb66756a3907e2fb829386"> 2125</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TFMR  ((AT91_REG *)   0xFFFD401C) // (SSC) Transmit Frame Mode Register</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3e22415070eb929134f1e8136d65e2b3"> 2126</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IDR   ((AT91_REG *)   0xFFFD4048) // (SSC) Interrupt Disable Register</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4124d482012bea78bc1653ade8742848"> 2127</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_THR   ((AT91_REG *)   0xFFFD4024) // (SSC) Transmit Holding Register</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad4f7d43082ad7dee0c1af567fdd19dbf"> 2128</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RCMR  ((AT91_REG *)   0xFFFD4010) // (SSC) Receive Clock ModeRegister</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0c71849c66d910b2327e91ec53be2d5f"> 2129</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IER   ((AT91_REG *)   0xFFFD4044) // (SSC) Interrupt Enable Register</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ade6190d9f20f8c615c1eeee3a69333a8"> 2130</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TSHR  ((AT91_REG *)   0xFFFD4034) // (SSC) Transmit Sync Holding Register</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4cccd19cfbd79fa795a21c2d3c4aefaa"> 2131</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_SR    ((AT91_REG *)   0xFFFD4040) // (SSC) Status Register</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae95efd136a149d3364e1c0407514f4fc"> 2132</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CMR   ((AT91_REG *)   0xFFFD4004) // (SSC) Clock Mode Register</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a36a9a8eb55f9f87b90d335d2281a2417"> 2133</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TCMR  ((AT91_REG *)   0xFFFD4018) // (SSC) Transmit Clock Mode Register</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a263bd24754999d5ecd4a2394ebe9454a"> 2134</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CR    ((AT91_REG *)   0xFFFD4000) // (SSC) Control Register</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6cef16080bfc99d378574efe37d4b842"> 2135</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IMR   ((AT91_REG *)   0xFFFD404C) // (SSC) Interrupt Mask Register</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adb294d06149c386bd8c826ca841f729b"> 2136</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RFMR  ((AT91_REG *)   0xFFFD4014) // (SSC) Receive Frame Mode Register</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">// ========== Register definition for TWI peripheral ========== </span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adfb146945a6be80740b8b6ffaf553de5"> 2138</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IER   ((AT91_REG *)   0xFFFB8024) // (TWI) Interrupt Enable Register</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab70866fe6980485abdc71436c4c666e3"> 2139</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CR    ((AT91_REG *)   0xFFFB8000) // (TWI) Control Register</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a35551b8aa5276e34c0c2db4fb32bbc38"> 2140</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SR    ((AT91_REG *)   0xFFFB8020) // (TWI) Status Register</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8064786a95cc468d45e9f7037d6ad7c0"> 2141</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IMR   ((AT91_REG *)   0xFFFB802C) // (TWI) Interrupt Mask Register</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a552888d871fec466c05478ee2042b2ec"> 2142</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_THR   ((AT91_REG *)   0xFFFB8034) // (TWI) Transmit Holding Register</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa6bbe1d04237ac95769ee7165ceb2e88"> 2143</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IDR   ((AT91_REG *)   0xFFFB8028) // (TWI) Interrupt Disable Register</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3602dbdfaf7fe8915c8da17025bcce49"> 2144</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IADR  ((AT91_REG *)   0xFFFB800C) // (TWI) Internal Address Register</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab5fb1fb425f6ef83633501ea421a7973"> 2145</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MMR   ((AT91_REG *)   0xFFFB8004) // (TWI) Master Mode Register</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af7b5a89edfd261b24b258e2730938593"> 2146</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CWGR  ((AT91_REG *)   0xFFFB8010) // (TWI) Clock Waveform Generator Register</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aad7ee683b465e9e8ff024444b87ffb09"> 2147</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_RHR   ((AT91_REG *)   0xFFFB8030) // (TWI) Receive Holding Register</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH3 peripheral ========== </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a915acc240487778b99f3e303e95b0935"> 2149</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CUPDR ((AT91_REG *)  0xFFFCC270) // (PWMC_CH3) Channel Update Register</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a15112cd084e065033413c5f6785ee541"> 2150</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_Reserved ((AT91_REG *)   0xFFFCC274) // (PWMC_CH3) Reserved</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7778deca77864dd09acddb9162e167a8"> 2151</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CPRDR ((AT91_REG *)  0xFFFCC268) // (PWMC_CH3) Channel Period Register</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8dfa995191cce3441d3b7f3297456191"> 2152</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CDTYR ((AT91_REG *)  0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a124fc7b03f5d2a89bef9af3b0c5fa3d8"> 2153</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CCNTR ((AT91_REG *)  0xFFFCC26C) // (PWMC_CH3) Channel Counter Register</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a431c9fa2f5860f1961f9e606ac9e74a7"> 2154</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CMR ((AT91_REG *)    0xFFFCC260) // (PWMC_CH3) Channel Mode Register</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH2 peripheral ========== </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad06043e1478867fefe7b1e845abce62b"> 2156</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_Reserved ((AT91_REG *)   0xFFFCC254) // (PWMC_CH2) Reserved</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a32347890c4851b3406ce936398e39432"> 2157</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CMR ((AT91_REG *)    0xFFFCC240) // (PWMC_CH2) Channel Mode Register</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a209cc49c7a258c24ee6a9a0d479aa8ac"> 2158</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CCNTR ((AT91_REG *)  0xFFFCC24C) // (PWMC_CH2) Channel Counter Register</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7fadf4844d900392e5ed49050542c6b8"> 2159</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CPRDR ((AT91_REG *)  0xFFFCC248) // (PWMC_CH2) Channel Period Register</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ababcd11fb7412ba08cbb402f2e52de25"> 2160</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CUPDR ((AT91_REG *)  0xFFFCC250) // (PWMC_CH2) Channel Update Register</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a92c3c03a51e3e7f79f6ee18fc8bcf76f"> 2161</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CDTYR ((AT91_REG *)  0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH1 peripheral ========== </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adb0fb5fe2ce827523d1c1007fb85e443"> 2163</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_Reserved ((AT91_REG *)   0xFFFCC234) // (PWMC_CH1) Reserved</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7a826ed8802943535fa7c4b326f146a0"> 2164</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CUPDR ((AT91_REG *)  0xFFFCC230) // (PWMC_CH1) Channel Update Register</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aff63953e62e0fc883f37c6228c3c60f8"> 2165</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CPRDR ((AT91_REG *)  0xFFFCC228) // (PWMC_CH1) Channel Period Register</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a785a86474dd34cda12cac953d4f728a8"> 2166</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CCNTR ((AT91_REG *)  0xFFFCC22C) // (PWMC_CH1) Channel Counter Register</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a856d2141138eb7946859750ef7d8ab6c"> 2167</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CDTYR ((AT91_REG *)  0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9bb93db0c57925fa32d2a2e214a5e1b6"> 2168</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CMR ((AT91_REG *)    0xFFFCC220) // (PWMC_CH1) Channel Mode Register</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH0 peripheral ========== </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a14caa17444f312f3cd3e264381822a27"> 2170</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_Reserved ((AT91_REG *)   0xFFFCC214) // (PWMC_CH0) Reserved</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaffd46275f079b2bc5568bbe87c676ff"> 2171</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CPRDR ((AT91_REG *)  0xFFFCC208) // (PWMC_CH0) Channel Period Register</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ace3bf9bfb3d4eb9c97a43161be908867"> 2172</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CDTYR ((AT91_REG *)  0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a553675e94a17042b594cc5b6421ed123"> 2173</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CMR ((AT91_REG *)    0xFFFCC200) // (PWMC_CH0) Channel Mode Register</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9a372aa7bc8694c8316aa79402caaa46"> 2174</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CUPDR ((AT91_REG *)  0xFFFCC210) // (PWMC_CH0) Channel Update Register</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a12a3982752e349fccc0ce61caa58c2ee"> 2175</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CCNTR ((AT91_REG *)  0xFFFCC20C) // (PWMC_CH0) Channel Counter Register</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">// ========== Register definition for PWMC peripheral ========== </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abae5ad1dbcedf38d254c63f0cbf33dfc"> 2177</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IDR  ((AT91_REG *)   0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a46b3482eea9839c7c0cb5b46981c25ee"> 2178</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIS  ((AT91_REG *)   0xFFFCC008) // (PWMC) PWMC Disable Register</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5748102c4fa746762dabc4b81b1d2028"> 2179</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IER  ((AT91_REG *)   0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4deef43514fe6c052050cb67979421c7"> 2180</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_VR   ((AT91_REG *)   0xFFFCC0FC) // (PWMC) PWMC Version Register</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a501d561efa98cdc2d1e92d45995baabf"> 2181</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_ISR  ((AT91_REG *)   0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afc443b3aad4ece9b474689b297d1fe6d"> 2182</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_SR   ((AT91_REG *)   0xFFFCC00C) // (PWMC) PWMC Status Register</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af52294ff74025db434e4cd82eb504863"> 2183</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IMR  ((AT91_REG *)   0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1677fa23df0aebce419d3ed6f916cd55"> 2184</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_MR   ((AT91_REG *)   0xFFFCC000) // (PWMC) PWMC Mode Register</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a349c6cdf8efd599be9aad642d5947897"> 2185</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_ENA  ((AT91_REG *)   0xFFFCC004) // (PWMC) PWMC Enable Register</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">// ========== Register definition for UDP peripheral ========== </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abb0413f682922a58ea1e83fe006b0439"> 2187</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IMR   ((AT91_REG *)   0xFFFB0018) // (UDP) Interrupt Mask Register</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1bb6a6bdaff5f26292c04974054a4a55"> 2188</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDR ((AT91_REG *)   0xFFFB0008) // (UDP) Function Address Register</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a825cf8db29e1346a4655ba9e4042073c"> 2189</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_NUM   ((AT91_REG *)   0xFFFB0000) // (UDP) Frame Number Register</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6a7f64596e71787c3efefff101b5e4e9"> 2190</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FDR   ((AT91_REG *)   0xFFFB0050) // (UDP) Endpoint FIFO Data Register</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a823df82602fcb595b04c9a5235f7bd68"> 2191</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ISR   ((AT91_REG *)   0xFFFB001C) // (UDP) Interrupt Status Register</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af73c7ae5c085b4fa6b20700ccb0bf189"> 2192</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_CSR   ((AT91_REG *)   0xFFFB0030) // (UDP) Endpoint Control and Status Register</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abaaf8614402eded1295065e638ef4905"> 2193</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IDR   ((AT91_REG *)   0xFFFB0014) // (UDP) Interrupt Disable Register</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0cd67205ffcc66f514740b7cacc95c4f"> 2194</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ICR   ((AT91_REG *)   0xFFFB0020) // (UDP) Interrupt Clear Register</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a19e8a3d4c6e02916b80873505969f35e"> 2195</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RSTEP ((AT91_REG *)   0xFFFB0028) // (UDP) Reset Endpoint Register</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a45e8217bcf08f51bb492afbca3799fda"> 2196</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXVC  ((AT91_REG *)   0xFFFB0074) // (UDP) Transceiver Control Register</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"> 2197</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_GLBSTATE ((AT91_REG *)    0xFFFB0004) // (UDP) Global State Register</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2bf22f0aaf9a940db36d4b5ef7c2c53f"> 2198</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IER   ((AT91_REG *)   0xFFFB0010) // (UDP) Interrupt Enable Register</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">// ========== Register definition for TC0 peripheral ========== </span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a14381be1f6ceeb1de311e10d9aac62d9"> 2200</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_SR    ((AT91_REG *)   0xFFFA0020) // (TC0) Status Register</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a70e91b7a4b022e8985559be791facecd"> 2201</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RC    ((AT91_REG *)   0xFFFA001C) // (TC0) Register C</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a46587d3344f065d9db3ffea75e4e3ed0"> 2202</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RB    ((AT91_REG *)   0xFFFA0018) // (TC0) Register B</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad139a6937250604e663db694ea526109"> 2203</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CCR   ((AT91_REG *)   0xFFFA0000) // (TC0) Channel Control Register</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aac8cde05837a35a8246cb4b58400894c"> 2204</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CMR   ((AT91_REG *)   0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a26e7f978fd38a87fcdf971dc8f870341"> 2205</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IER   ((AT91_REG *)   0xFFFA0024) // (TC0) Interrupt Enable Register</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac36fce651dac995e60837f8afffc67f5"> 2206</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RA    ((AT91_REG *)   0xFFFA0014) // (TC0) Register A</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae6ec17816f26986770aee105c7091c68"> 2207</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IDR   ((AT91_REG *)   0xFFFA0028) // (TC0) Interrupt Disable Register</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a902d83edf7113f99d72f1d8b67409a8a"> 2208</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CV    ((AT91_REG *)   0xFFFA0010) // (TC0) Counter Value</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a910eb1ba8e12734da7c04c19707eb6b8"> 2209</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IMR   ((AT91_REG *)   0xFFFA002C) // (TC0) Interrupt Mask Register</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">// ========== Register definition for TC1 peripheral ========== </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad85f4c1ae474ae74a9f193f7c7cc81cf"> 2211</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RB    ((AT91_REG *)   0xFFFA0058) // (TC1) Register B</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6d1271089d8f94c1e91a638f60f1a30e"> 2212</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CCR   ((AT91_REG *)   0xFFFA0040) // (TC1) Channel Control Register</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aedd80518a02dce6e3b515a146e765102"> 2213</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IER   ((AT91_REG *)   0xFFFA0064) // (TC1) Interrupt Enable Register</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a096b8a1863b0a0b4f15d9c186bfab6fa"> 2214</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IDR   ((AT91_REG *)   0xFFFA0068) // (TC1) Interrupt Disable Register</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#add3309812aa0e1201930857f83a25b78"> 2215</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_SR    ((AT91_REG *)   0xFFFA0060) // (TC1) Status Register</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae6ff81ccb2c03eca5c0077f1f98d5287"> 2216</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CMR   ((AT91_REG *)   0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2abd9a801b7f3ccc6acb5c143f95e58e"> 2217</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RA    ((AT91_REG *)   0xFFFA0054) // (TC1) Register A</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae1ba87507afc334c83a8faf4220108bb"> 2218</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RC    ((AT91_REG *)   0xFFFA005C) // (TC1) Register C</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abd3beef9d8010832ed7fac32f9172186"> 2219</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IMR   ((AT91_REG *)   0xFFFA006C) // (TC1) Interrupt Mask Register</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa7bc7d53130111ce71e3f194fafeabab"> 2220</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CV    ((AT91_REG *)   0xFFFA0050) // (TC1) Counter Value</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">// ========== Register definition for TC2 peripheral ========== </span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa1eb803ee12cb377ff6415dd99ed7af3"> 2222</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CMR   ((AT91_REG *)   0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aec022d7f98ede6ad9e7f39c7545b4c2c"> 2223</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CCR   ((AT91_REG *)   0xFFFA0080) // (TC2) Channel Control Register</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a89655cc2b3db98c2e3205e9697cca20e"> 2224</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CV    ((AT91_REG *)   0xFFFA0090) // (TC2) Counter Value</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab71cc78f9acf543d633fa4932ac6d0af"> 2225</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RA    ((AT91_REG *)   0xFFFA0094) // (TC2) Register A</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0f940f585055b37bc1b28f7f884b845b"> 2226</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RB    ((AT91_REG *)   0xFFFA0098) // (TC2) Register B</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac45691dc6c22a34bcf24d1f2a672091e"> 2227</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IDR   ((AT91_REG *)   0xFFFA00A8) // (TC2) Interrupt Disable Register</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad7a7e692a485bd1984655fb775b5993f"> 2228</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IMR   ((AT91_REG *)   0xFFFA00AC) // (TC2) Interrupt Mask Register</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6e87e75bd04d57480f47bdd325ceb62a"> 2229</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RC    ((AT91_REG *)   0xFFFA009C) // (TC2) Register C</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acde2cdbf96a6d3d9efe273e5484b1c8f"> 2230</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IER   ((AT91_REG *)   0xFFFA00A4) // (TC2) Interrupt Enable Register</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6775d11c990ac2929003e4bed7dfd2eb"> 2231</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_SR    ((AT91_REG *)   0xFFFA00A0) // (TC2) Status Register</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment">// ========== Register definition for TCB peripheral ========== </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a071d3dd587c3a4ed95c253a48cb1c9a6"> 2233</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_BMR   ((AT91_REG *)   0xFFFA00C4) // (TCB) TC Block Mode Register</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a19ebea53a82e1963c02fb19f1fc43918"> 2234</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_BCR   ((AT91_REG *)   0xFFFA00C0) // (TCB) TC Block Control Register</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">// ========== Register definition for CAN_MB0 peripheral ========== </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5c500bfc71872ca3c1f85ee02e5bee97"> 2236</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB0_MDL ((AT91_REG *)     0xFFFD0214) // (CAN_MB0) MailBox Data Low Register</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a97b847b9fa4e7416116dfad583c83583"> 2237</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB0_MAM ((AT91_REG *)     0xFFFD0204) // (CAN_MB0) MailBox Acceptance Mask Register</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4d0db4d13c20b646d5dce127b371fab5"> 2238</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB0_MCR ((AT91_REG *)     0xFFFD021C) // (CAN_MB0) MailBox Control Register</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5b9dc816b2b3c878eb348b7dde833e5e"> 2239</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB0_MID ((AT91_REG *)     0xFFFD0208) // (CAN_MB0) MailBox ID Register</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a031124d54d1dbb69a95bcb6e0410ac63"> 2240</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB0_MSR ((AT91_REG *)     0xFFFD0210) // (CAN_MB0) MailBox Status Register</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afc09500f498beee08c2a61f4ee969cf3"> 2241</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB0_MFID ((AT91_REG *)    0xFFFD020C) // (CAN_MB0) MailBox Family ID Register</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6e6825f576c2853ffe66e04c0cf5133e"> 2242</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB0_MDH ((AT91_REG *)     0xFFFD0218) // (CAN_MB0) MailBox Data High Register</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5aa083ba1cebc9aee7de98991c923ac3"> 2243</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB0_MMR ((AT91_REG *)     0xFFFD0200) // (CAN_MB0) MailBox Mode Register</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">// ========== Register definition for CAN_MB1 peripheral ========== </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2225830efa9de292df10cf235273aafb"> 2245</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB1_MDL ((AT91_REG *)     0xFFFD0234) // (CAN_MB1) MailBox Data Low Register</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac242330a7b6cb3046fe276848307aa95"> 2246</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB1_MID ((AT91_REG *)     0xFFFD0228) // (CAN_MB1) MailBox ID Register</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6ebfeef2f2ce71e722e06d6af73ea586"> 2247</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB1_MMR ((AT91_REG *)     0xFFFD0220) // (CAN_MB1) MailBox Mode Register</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a75c5d2305079e4bb2f833b333130c1ff"> 2248</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB1_MSR ((AT91_REG *)     0xFFFD0230) // (CAN_MB1) MailBox Status Register</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4f4630c14069f26214267404788dbdc8"> 2249</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB1_MAM ((AT91_REG *)     0xFFFD0224) // (CAN_MB1) MailBox Acceptance Mask Register</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acc4b050f6faf8db88f307bf158a3efda"> 2250</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB1_MDH ((AT91_REG *)     0xFFFD0238) // (CAN_MB1) MailBox Data High Register</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a77467e5964b6939639f5215869e8a191"> 2251</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB1_MCR ((AT91_REG *)     0xFFFD023C) // (CAN_MB1) MailBox Control Register</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af72f6fbbf37ed233d31ff161d515607f"> 2252</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB1_MFID ((AT91_REG *)    0xFFFD022C) // (CAN_MB1) MailBox Family ID Register</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">// ========== Register definition for CAN_MB2 peripheral ========== </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6d6c37ffd3864b757cb3975a962e33eb"> 2254</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB2_MCR ((AT91_REG *)     0xFFFD025C) // (CAN_MB2) MailBox Control Register</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3d81203b16b33aa0caf883623242c82c"> 2255</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB2_MDH ((AT91_REG *)     0xFFFD0258) // (CAN_MB2) MailBox Data High Register</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2dac978bb7d0a614eac408fac182d5ed"> 2256</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB2_MID ((AT91_REG *)     0xFFFD0248) // (CAN_MB2) MailBox ID Register</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac67153abf2392ab18d1654ea61f96dbe"> 2257</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB2_MDL ((AT91_REG *)     0xFFFD0254) // (CAN_MB2) MailBox Data Low Register</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1dfc1f2ed160d46e1b9688e73b10e42b"> 2258</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB2_MMR ((AT91_REG *)     0xFFFD0240) // (CAN_MB2) MailBox Mode Register</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a03924a9dadf7774548d3e521ba3c1b72"> 2259</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB2_MAM ((AT91_REG *)     0xFFFD0244) // (CAN_MB2) MailBox Acceptance Mask Register</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1bd703b1990dac82a2a4b859e56b8150"> 2260</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB2_MFID ((AT91_REG *)    0xFFFD024C) // (CAN_MB2) MailBox Family ID Register</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3086cc8f85aa617c77cf75798e4593e0"> 2261</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB2_MSR ((AT91_REG *)     0xFFFD0250) // (CAN_MB2) MailBox Status Register</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">// ========== Register definition for CAN_MB3 peripheral ========== </span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a758901668775f791c031a2a824ffb149"> 2263</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB3_MFID ((AT91_REG *)    0xFFFD026C) // (CAN_MB3) MailBox Family ID Register</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9455f968cc1cc6054233eb9a6b7d807c"> 2264</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB3_MAM ((AT91_REG *)     0xFFFD0264) // (CAN_MB3) MailBox Acceptance Mask Register</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5f1889898ee784839825d678f9abbfb9"> 2265</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB3_MID ((AT91_REG *)     0xFFFD0268) // (CAN_MB3) MailBox ID Register</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abd234cb3ef7260941a9536ae4aa060d0"> 2266</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB3_MCR ((AT91_REG *)     0xFFFD027C) // (CAN_MB3) MailBox Control Register</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4259fb14a6dc9dbc50e66c2115b87b4e"> 2267</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB3_MMR ((AT91_REG *)     0xFFFD0260) // (CAN_MB3) MailBox Mode Register</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a551c317f1d6531a537df23c3b50c4848"> 2268</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB3_MSR ((AT91_REG *)     0xFFFD0270) // (CAN_MB3) MailBox Status Register</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2261660db7d471dd56d484d67e41b5fe"> 2269</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB3_MDL ((AT91_REG *)     0xFFFD0274) // (CAN_MB3) MailBox Data Low Register</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa065092745ddbf791c26d74935a1f3a1"> 2270</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB3_MDH ((AT91_REG *)     0xFFFD0278) // (CAN_MB3) MailBox Data High Register</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">// ========== Register definition for CAN_MB4 peripheral ========== </span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a68a68b7ddece23f584f3d6be87b6ab46"> 2272</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB4_MID ((AT91_REG *)     0xFFFD0288) // (CAN_MB4) MailBox ID Register</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a37b2984f3dbef3b51331c7370804ccf0"> 2273</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB4_MMR ((AT91_REG *)     0xFFFD0280) // (CAN_MB4) MailBox Mode Register</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adab87868f23acacbdf20c47df4558587"> 2274</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB4_MDH ((AT91_REG *)     0xFFFD0298) // (CAN_MB4) MailBox Data High Register</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a55d2230bcc7fed5138370031a57539c4"> 2275</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB4_MFID ((AT91_REG *)    0xFFFD028C) // (CAN_MB4) MailBox Family ID Register</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4ee1a49bc827616747d00103ed029f59"> 2276</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB4_MSR ((AT91_REG *)     0xFFFD0290) // (CAN_MB4) MailBox Status Register</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae44fb459758a0324a901523329c5c4ff"> 2277</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB4_MCR ((AT91_REG *)     0xFFFD029C) // (CAN_MB4) MailBox Control Register</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3b16574286643a21f3d47ba82a024351"> 2278</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB4_MDL ((AT91_REG *)     0xFFFD0294) // (CAN_MB4) MailBox Data Low Register</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a59b5879cf91e24c507642262dfbe6a61"> 2279</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB4_MAM ((AT91_REG *)     0xFFFD0284) // (CAN_MB4) MailBox Acceptance Mask Register</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment">// ========== Register definition for CAN_MB5 peripheral ========== </span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aac10835fb856cff7e374473d37cbc7ce"> 2281</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB5_MSR ((AT91_REG *)     0xFFFD02B0) // (CAN_MB5) MailBox Status Register</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0aeef152289ccfc9245ba997c0d20cba"> 2282</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB5_MCR ((AT91_REG *)     0xFFFD02BC) // (CAN_MB5) MailBox Control Register</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a78acca90d7ff0029ce09eef628900f85"> 2283</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB5_MFID ((AT91_REG *)    0xFFFD02AC) // (CAN_MB5) MailBox Family ID Register</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0739931e17c52272c3ec499bc4b472df"> 2284</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB5_MDH ((AT91_REG *)     0xFFFD02B8) // (CAN_MB5) MailBox Data High Register</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aae6ce1a62f88b2c02a4950cdf30d6cef"> 2285</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB5_MID ((AT91_REG *)     0xFFFD02A8) // (CAN_MB5) MailBox ID Register</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3e2a7d82f20bde542d799bf400272e94"> 2286</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB5_MMR ((AT91_REG *)     0xFFFD02A0) // (CAN_MB5) MailBox Mode Register</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3e325a4bdb2d308ea9c3c716e8f086d7"> 2287</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB5_MDL ((AT91_REG *)     0xFFFD02B4) // (CAN_MB5) MailBox Data Low Register</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a91c7037247bb007bfdea1ebcfa9e1ead"> 2288</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB5_MAM ((AT91_REG *)     0xFFFD02A4) // (CAN_MB5) MailBox Acceptance Mask Register</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">// ========== Register definition for CAN_MB6 peripheral ========== </span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aff5a640663bc1b9686b301c675911fee"> 2290</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB6_MFID ((AT91_REG *)    0xFFFD02CC) // (CAN_MB6) MailBox Family ID Register</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4cc9b7c7ab47fc4b4bf7b3ace95f6332"> 2291</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB6_MID ((AT91_REG *)     0xFFFD02C8) // (CAN_MB6) MailBox ID Register</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1a5eca15f264b9d7a229eca70f3a0999"> 2292</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB6_MAM ((AT91_REG *)     0xFFFD02C4) // (CAN_MB6) MailBox Acceptance Mask Register</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab8775190f7f87566e5ddad65c2e7bf09"> 2293</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB6_MSR ((AT91_REG *)     0xFFFD02D0) // (CAN_MB6) MailBox Status Register</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2960898e0f9e327f02299db26f104f74"> 2294</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB6_MDL ((AT91_REG *)     0xFFFD02D4) // (CAN_MB6) MailBox Data Low Register</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7edac2e169e44df3c3e0842ca1935ed2"> 2295</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB6_MCR ((AT91_REG *)     0xFFFD02DC) // (CAN_MB6) MailBox Control Register</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5baf6701e46c68ccc154f62376ddd0af"> 2296</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB6_MDH ((AT91_REG *)     0xFFFD02D8) // (CAN_MB6) MailBox Data High Register</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a899ac67885f3745c4bf55a1fb9552a74"> 2297</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB6_MMR ((AT91_REG *)     0xFFFD02C0) // (CAN_MB6) MailBox Mode Register</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment">// ========== Register definition for CAN_MB7 peripheral ========== </span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acee753e20fef3df7123488ad62240169"> 2299</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB7_MCR ((AT91_REG *)     0xFFFD02FC) // (CAN_MB7) MailBox Control Register</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a441cccbd5610df15897775e48c5dd88c"> 2300</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB7_MDH ((AT91_REG *)     0xFFFD02F8) // (CAN_MB7) MailBox Data High Register</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a668bcbd8b04661a2eb3ca92dbcc5adda"> 2301</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB7_MFID ((AT91_REG *)    0xFFFD02EC) // (CAN_MB7) MailBox Family ID Register</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad57bf4278ae7ff2f56e1452ab203813b"> 2302</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB7_MDL ((AT91_REG *)     0xFFFD02F4) // (CAN_MB7) MailBox Data Low Register</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0f99ccefc9b1cca4d11e77754a2d5fb7"> 2303</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB7_MID ((AT91_REG *)     0xFFFD02E8) // (CAN_MB7) MailBox ID Register</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a13047964465da4a797297297272ee18a"> 2304</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB7_MMR ((AT91_REG *)     0xFFFD02E0) // (CAN_MB7) MailBox Mode Register</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afa2e93637ad3cdafc52f524daf3079df"> 2305</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB7_MAM ((AT91_REG *)     0xFFFD02E4) // (CAN_MB7) MailBox Acceptance Mask Register</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adc5f60464df65c26ac2a541d659c3855"> 2306</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MB7_MSR ((AT91_REG *)     0xFFFD02F0) // (CAN_MB7) MailBox Status Register</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment">// ========== Register definition for CAN peripheral ========== </span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab8ccaa9efa1aedb21e6a0dfea83f2ed4"> 2308</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TCR   ((AT91_REG *)   0xFFFD0024) // (CAN) Transfer Command Register</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0c0af1ccd73d3d5b3b785d13d7a3764f"> 2309</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_IMR   ((AT91_REG *)   0xFFFD000C) // (CAN) Interrupt Mask Register</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afb9632ac3fac1ad2c041c621692d1365"> 2310</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_IER   ((AT91_REG *)   0xFFFD0004) // (CAN) Interrupt Enable Register</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a27c85b989270753ae40c968d224714c8"> 2311</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_ECR   ((AT91_REG *)   0xFFFD0020) // (CAN) Error Counter Register</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6f300707d9c9cdc436b410021c9aab84"> 2312</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TIMESTP ((AT91_REG *)     0xFFFD001C) // (CAN) Time Stamp Register</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3d9bb642faa2a39e4ec98341a3bd1284"> 2313</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_MR    ((AT91_REG *)   0xFFFD0000) // (CAN) Mode Register</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9c047884c41f60b4535b64b06861eb97"> 2314</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_IDR   ((AT91_REG *)   0xFFFD0008) // (CAN) Interrupt Disable Register</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6098e5a8d06109a2983578f2d0aaba63"> 2315</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_ACR   ((AT91_REG *)   0xFFFD0028) // (CAN) Abort Command Register</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0b08900cbd5cf6f9f6d06f08b511a781"> 2316</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_TIM   ((AT91_REG *)   0xFFFD0018) // (CAN) Timer Register</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a282cdfced51e6e2967656cbf51eb5d89"> 2317</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_SR    ((AT91_REG *)   0xFFFD0010) // (CAN) Status Register</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a78ba240b77d98b94e2904de40be9fd61"> 2318</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_BR    ((AT91_REG *)   0xFFFD0014) // (CAN) Baudrate Register</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa7e3f5a3062f5f965eef5c697daf4d51"> 2319</a></span>&#160;<span class="preprocessor">#define AT91C_CAN_VR    ((AT91_REG *)   0xFFFD00FC) // (CAN) Version Register</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">// ========== Register definition for EMAC peripheral ========== </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa4c562a1dfa99b80d951c397fa0ae3ea"> 2321</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_ISR  ((AT91_REG *)   0xFFFDC024) // (EMAC) Interrupt Status Register</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abd3571e69d3276feb963b83972442b14"> 2322</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SA4H ((AT91_REG *)   0xFFFDC0B4) // (EMAC) Specific Address 4 Top, Last 2 bytes</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac21bfd8505ef81e9d0ab7a82035db57b"> 2323</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SA1L ((AT91_REG *)   0xFFFDC098) // (EMAC) Specific Address 1 Bottom, First 4 bytes</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a08834fe7cdae50ddbc2f19622d7d1d29"> 2324</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_ELE  ((AT91_REG *)   0xFFFDC078) // (EMAC) Excessive Length Errors Register</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8fde1f981f864aae724ab9f995c299aa"> 2325</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_LCOL ((AT91_REG *)   0xFFFDC05C) // (EMAC) Late Collision Register</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0b20bc79cb7b9abab246cdcf1a5fc508"> 2326</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RLE  ((AT91_REG *)   0xFFFDC088) // (EMAC) Receive Length Field Mismatch Register</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a206f8015ebc897e047d16653aa32cee6"> 2327</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_WOL  ((AT91_REG *)   0xFFFDC0C4) // (EMAC) Wake On LAN Register</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acacf1fe8504dd4469dc8fb7fdf386925"> 2328</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_DTF  ((AT91_REG *)   0xFFFDC058) // (EMAC) Deferred Transmission Frame Register</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a971ecc7916cd7330711d1f5851598e67"> 2329</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TUND ((AT91_REG *)   0xFFFDC064) // (EMAC) Transmit Underrun Error Register</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a557efb3f0e582eae6cefae39cedcbf7d"> 2330</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_NCR  ((AT91_REG *)   0xFFFDC000) // (EMAC) Network Control Register</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5a0c0952a545df22e902bcd6f3aef440"> 2331</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SA4L ((AT91_REG *)   0xFFFDC0B0) // (EMAC) Specific Address 4 Bottom, First 4 bytes</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aac8711a1e26bb778195364db403cdccb"> 2332</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RSR  ((AT91_REG *)   0xFFFDC020) // (EMAC) Receive Status Register</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7ee6daed9ccd0ad7602cd3f3df14d273"> 2333</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SA3L ((AT91_REG *)   0xFFFDC0A8) // (EMAC) Specific Address 3 Bottom, First 4 bytes</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af26772b00a7b0c0451c402552620da21"> 2334</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TSR  ((AT91_REG *)   0xFFFDC014) // (EMAC) Transmit Status Register</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a69582f6e43041209a540eb1ae349f089"> 2335</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_IDR  ((AT91_REG *)   0xFFFDC02C) // (EMAC) Interrupt Disable Register</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ace04d665f6d868653ae3586293fb1c5e"> 2336</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RSE  ((AT91_REG *)   0xFFFDC074) // (EMAC) Receive Symbol Errors Register</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad6e6141102c46b881f757ad651471c9b"> 2337</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_ECOL ((AT91_REG *)   0xFFFDC060) // (EMAC) Excessive Collision Register</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa4ee4b4bb36347225c93505c70aef8ce"> 2338</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TID  ((AT91_REG *)   0xFFFDC0B8) // (EMAC) Type ID Checking Register</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a39dadd01beaae98bbf129906513c92b8"> 2339</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_HRB  ((AT91_REG *)   0xFFFDC090) // (EMAC) Hash Address Bottom[31:0]</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a776c2b419b8f31a3fba0067e5d18462e"> 2340</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TBQP ((AT91_REG *)   0xFFFDC01C) // (EMAC) Transmit Buffer Queue Pointer</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2cc606e630b41dac23f62e1ffdb89fcd"> 2341</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_USRIO ((AT91_REG *)  0xFFFDC0C0) // (EMAC) USER Input/Output Register</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaad9ad1a034ed811120c7e6401ea5de2"> 2342</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_PTR  ((AT91_REG *)   0xFFFDC038) // (EMAC) Pause Time Register</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adf6d68f082f40082cff2f180eada8d1e"> 2343</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SA2H ((AT91_REG *)   0xFFFDC0A4) // (EMAC) Specific Address 2 Top, Last 2 bytes</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeb849b8eb15c9bc1da6aa911551a9217"> 2344</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_ROV  ((AT91_REG *)   0xFFFDC070) // (EMAC) Receive Overrun Errors Register</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0eedaf083358e8a9c0abd524382829f1"> 2345</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_ALE  ((AT91_REG *)   0xFFFDC054) // (EMAC) Alignment Error Register</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4b8abdaf9fd33ac0c93e0fe32483ba89"> 2346</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RJA  ((AT91_REG *)   0xFFFDC07C) // (EMAC) Receive Jabbers Register</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a020d0f28b9df8ba00ed3a66cdb0ddb7c"> 2347</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RBQP ((AT91_REG *)   0xFFFDC018) // (EMAC) Receive Buffer Queue Pointer</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4582def80877ae0e0a247f2e37e47322"> 2348</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TPF  ((AT91_REG *)   0xFFFDC08C) // (EMAC) Transmitted Pause Frames Register</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a96ac07c8721454d118f499b49c9d70ea"> 2349</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_NCFGR ((AT91_REG *)  0xFFFDC004) // (EMAC) Network Configuration Register</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aea09437ab80a93e6d0f2d17ca938d8a7"> 2350</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_HRT  ((AT91_REG *)   0xFFFDC094) // (EMAC) Hash Address Top[63:32]</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0047d8a31fc259df26424beaac20a550"> 2351</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_USF  ((AT91_REG *)   0xFFFDC080) // (EMAC) Undersize Frames Register</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a76d63df61a0d49f351dd3192e575a4cf"> 2352</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_FCSE ((AT91_REG *)   0xFFFDC050) // (EMAC) Frame Check Sequence Error Register</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2db26e9b08c7a44226ad8fb39a281163"> 2353</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_TPQ  ((AT91_REG *)   0xFFFDC0BC) // (EMAC) Transmit Pause Quantum Register</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8cca2ad2669458e74ba7706f354197b5"> 2354</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_MAN  ((AT91_REG *)   0xFFFDC034) // (EMAC) PHY Maintenance Register</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a06f9bdfbaaaf0c1cec7d86c11b9ff82c"> 2355</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_FTO  ((AT91_REG *)   0xFFFDC040) // (EMAC) Frames Transmitted OK Register</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adccafde8bf89db7b81cc3b290a502768"> 2356</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_REV  ((AT91_REG *)   0xFFFDC0FC) // (EMAC) Revision Register</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a563ff8ee909366c099aa51081c5286bb"> 2357</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_IMR  ((AT91_REG *)   0xFFFDC030) // (EMAC) Interrupt Mask Register</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1dbb08e51de16667634c259fdb87f01c"> 2358</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SCF  ((AT91_REG *)   0xFFFDC044) // (EMAC) Single Collision Frame Register</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a22bafd95c9a0705d594e5092563efc8f"> 2359</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_PFR  ((AT91_REG *)   0xFFFDC03C) // (EMAC) Pause Frames received Register</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af4a0cafa0e646cd8b200975037b78d1a"> 2360</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_MCF  ((AT91_REG *)   0xFFFDC048) // (EMAC) Multiple Collision Frame Register</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9437ec47b2014f8b5222098a1b3822d5"> 2361</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_NSR  ((AT91_REG *)   0xFFFDC008) // (EMAC) Network Status Register</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a781729ab1f520acc251aa87196b175e9"> 2362</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SA2L ((AT91_REG *)   0xFFFDC0A0) // (EMAC) Specific Address 2 Bottom, First 4 bytes</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9971f2a96953e6d6335c85f2a4c57bb0"> 2363</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_FRO  ((AT91_REG *)   0xFFFDC04C) // (EMAC) Frames Received OK Register</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa8c95b65c2c5bd88d175d44808870358"> 2364</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_IER  ((AT91_REG *)   0xFFFDC028) // (EMAC) Interrupt Enable Register</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a453dd15b7214968a5dc579d9cb83fc63"> 2365</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SA1H ((AT91_REG *)   0xFFFDC09C) // (EMAC) Specific Address 1 Top, Last 2 bytes</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6222d8bebe9c0f7e009f9fac559b8199"> 2366</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_CSE  ((AT91_REG *)   0xFFFDC068) // (EMAC) Carrier Sense Error Register</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad9e9e26cae4c6fe5e99fa60d12b529a1"> 2367</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_SA3H ((AT91_REG *)   0xFFFDC0AC) // (EMAC) Specific Address 3 Top, Last 2 bytes</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aab09a32eb96487bd84897722f9ec6b96"> 2368</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_RRE  ((AT91_REG *)   0xFFFDC06C) // (EMAC) Receive Ressource Error Register</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1e45148baa259fdcd621f914fa4d2223"> 2369</a></span>&#160;<span class="preprocessor">#define AT91C_EMAC_STE  ((AT91_REG *)   0xFFFDC084) // (EMAC) SQE Test Error Register</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">// ========== Register definition for PDC_ADC peripheral ========== </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aedd5fc8b746667f76d010547bebe7f75"> 2371</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PTSR  ((AT91_REG *)   0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acb2e0811e7c94f6d9a8bfecf7b5c4fca"> 2372</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PTCR  ((AT91_REG *)   0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a687d5ee4e4d301a76d483c7843dfbfd2"> 2373</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TNPR  ((AT91_REG *)   0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac828a2db9a21ba3e5f2ff2e43353632b"> 2374</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TNCR  ((AT91_REG *)   0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaf9a708c4e1f3fdd7161aa456b8cdf89"> 2375</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RNPR  ((AT91_REG *)   0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aad0066e0944197a569edfdf048b3e8fd"> 2376</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RNCR  ((AT91_REG *)   0xFFFD8114) // (PDC_ADC) Receive Next Counter Register</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a29ebb54cad9b08d7dfe19c6b99334e3b"> 2377</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RPR   ((AT91_REG *)   0xFFFD8100) // (PDC_ADC) Receive Pointer Register</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9c04ee8fc091c56447bc576629f7422b"> 2378</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TCR   ((AT91_REG *)   0xFFFD810C) // (PDC_ADC) Transmit Counter Register</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3bccb57bed16072b4616f112c3694c88"> 2379</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TPR   ((AT91_REG *)   0xFFFD8108) // (PDC_ADC) Transmit Pointer Register</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a001ab907b43f9ced9cba11a18977bd38"> 2380</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RCR   ((AT91_REG *)   0xFFFD8104) // (PDC_ADC) Receive Counter Register</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment">// ========== Register definition for ADC peripheral ========== </span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a22438fa7bedaa163f38fd9856d2ab7bf"> 2382</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR2  ((AT91_REG *)   0xFFFD8038) // (ADC) ADC Channel Data Register 2</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab9623ccab1e65740bbb37261556afee2"> 2383</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR3  ((AT91_REG *)   0xFFFD803C) // (ADC) ADC Channel Data Register 3</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6cb14877b6cc91908cbde4dece6e3aa7"> 2384</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR0  ((AT91_REG *)   0xFFFD8030) // (ADC) ADC Channel Data Register 0</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a592e6596725a224723b3cbc3ac0cfdf9"> 2385</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR5  ((AT91_REG *)   0xFFFD8044) // (ADC) ADC Channel Data Register 5</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a183514b7877b61f4d197a266f5fb3901"> 2386</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHDR  ((AT91_REG *)   0xFFFD8014) // (ADC) ADC Channel Disable Register</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a00db6d32482d1a19ed2e52aabf3fac8b"> 2387</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SR    ((AT91_REG *)   0xFFFD801C) // (ADC) ADC Status Register</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a559fa100fd18c7176033e1fdf7680d03"> 2388</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR4  ((AT91_REG *)   0xFFFD8040) // (ADC) ADC Channel Data Register 4</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad99e2dc67e83b6fa488479d1733eb48c"> 2389</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR1  ((AT91_REG *)   0xFFFD8034) // (ADC) ADC Channel Data Register 1</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5a9ed21be1e440d5b6a55b2ec769881b"> 2390</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LCDR  ((AT91_REG *)   0xFFFD8020) // (ADC) ADC Last Converted Data Register</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad61c454c2163fd559a550e57438cc6d4"> 2391</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IDR   ((AT91_REG *)   0xFFFD8028) // (ADC) ADC Interrupt Disable Register</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a042dee2d556b39e4514ea78479fbf281"> 2392</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CR    ((AT91_REG *)   0xFFFD8000) // (ADC) ADC Control Register</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae6c61a5731118fb1d2e45ff8aa288d3c"> 2393</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR7  ((AT91_REG *)   0xFFFD804C) // (ADC) ADC Channel Data Register 7</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acfb5724dd3b3c5cd2a6536f07b31fbcf"> 2394</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR6  ((AT91_REG *)   0xFFFD8048) // (ADC) ADC Channel Data Register 6</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9313c0e3e66a87c7d7f060ad63f5a788"> 2395</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IER   ((AT91_REG *)   0xFFFD8024) // (ADC) ADC Interrupt Enable Register</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a073c7c22c54be83184c4d3a8e885ee5a"> 2396</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHER  ((AT91_REG *)   0xFFFD8010) // (ADC) ADC Channel Enable Register</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae0e58fc5c5066507fc970f44d871bf9b"> 2397</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHSR  ((AT91_REG *)   0xFFFD8018) // (ADC) ADC Channel Status Register</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae21657c56292665c73e3de92ff227f99"> 2398</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_MR    ((AT91_REG *)   0xFFFD8004) // (ADC) ADC Mode Register</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae1a9f653c6d5cbf3dedf0744f7a7d0ac"> 2399</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IMR   ((AT91_REG *)   0xFFFD802C) // (ADC) ADC Interrupt Mask Register</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">// ========== Register definition for PDC_AES peripheral ========== </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2430db01071f1d6431164589b84c1b6e"> 2401</a></span>&#160;<span class="preprocessor">#define AT91C_AES_TPR   ((AT91_REG *)   0xFFFA4108) // (PDC_AES) Transmit Pointer Register</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1c75aa90c4104c77acc173c09e733745"> 2402</a></span>&#160;<span class="preprocessor">#define AT91C_AES_PTCR  ((AT91_REG *)   0xFFFA4120) // (PDC_AES) PDC Transfer Control Register</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acba3cfefdb529236a38ce91103576404"> 2403</a></span>&#160;<span class="preprocessor">#define AT91C_AES_RNPR  ((AT91_REG *)   0xFFFA4110) // (PDC_AES) Receive Next Pointer Register</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a75f0347869b41b1e28c32ff50123650b"> 2404</a></span>&#160;<span class="preprocessor">#define AT91C_AES_TNCR  ((AT91_REG *)   0xFFFA411C) // (PDC_AES) Transmit Next Counter Register</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2f6854fcd45cb6be115709343a1920f5"> 2405</a></span>&#160;<span class="preprocessor">#define AT91C_AES_TCR   ((AT91_REG *)   0xFFFA410C) // (PDC_AES) Transmit Counter Register</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5ea6c7d99224a939d8d21b901f83f799"> 2406</a></span>&#160;<span class="preprocessor">#define AT91C_AES_RCR   ((AT91_REG *)   0xFFFA4104) // (PDC_AES) Receive Counter Register</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a87fe38d8f15759a045759bc5255e9b6d"> 2407</a></span>&#160;<span class="preprocessor">#define AT91C_AES_RNCR  ((AT91_REG *)   0xFFFA4114) // (PDC_AES) Receive Next Counter Register</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1edc3dc820a24aacc862e10c31d0b07b"> 2408</a></span>&#160;<span class="preprocessor">#define AT91C_AES_TNPR  ((AT91_REG *)   0xFFFA4118) // (PDC_AES) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a027c9b3e454afbc6713cd13dc58ccc98"> 2409</a></span>&#160;<span class="preprocessor">#define AT91C_AES_RPR   ((AT91_REG *)   0xFFFA4100) // (PDC_AES) Receive Pointer Register</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aef202581cf4db383de4c0c430b67471e"> 2410</a></span>&#160;<span class="preprocessor">#define AT91C_AES_PTSR  ((AT91_REG *)   0xFFFA4124) // (PDC_AES) PDC Transfer Status Register</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">// ========== Register definition for AES peripheral ========== </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3612d5e491bfce45d807637ecd0e7e9f"> 2412</a></span>&#160;<span class="preprocessor">#define AT91C_AES_IVxR  ((AT91_REG *)   0xFFFA4060) // (AES) Initialization Vector x Register</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a32b02e34900913286d245944748d2e1e"> 2413</a></span>&#160;<span class="preprocessor">#define AT91C_AES_MR    ((AT91_REG *)   0xFFFA4004) // (AES) Mode Register</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad8a369bdc803c629795d673b3f3a029e"> 2414</a></span>&#160;<span class="preprocessor">#define AT91C_AES_VR    ((AT91_REG *)   0xFFFA40FC) // (AES) AES Version Register</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aef7c5e32afeb936ba3054fb3323dddad"> 2415</a></span>&#160;<span class="preprocessor">#define AT91C_AES_ODATAxR ((AT91_REG *)     0xFFFA4050) // (AES) Output Data x Register</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0f706a8b040a999c43e7de553dff5392"> 2416</a></span>&#160;<span class="preprocessor">#define AT91C_AES_IDATAxR ((AT91_REG *)     0xFFFA4040) // (AES) Input Data x Register</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac31cfc202570d19f5078ec14fc7f56ec"> 2417</a></span>&#160;<span class="preprocessor">#define AT91C_AES_CR    ((AT91_REG *)   0xFFFA4000) // (AES) Control Register</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad940386dc1fc86d26f4b4ed00d6a8372"> 2418</a></span>&#160;<span class="preprocessor">#define AT91C_AES_IDR   ((AT91_REG *)   0xFFFA4014) // (AES) Interrupt Disable Register</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a048d95c7aaa445f49ede3477d2c4ea96"> 2419</a></span>&#160;<span class="preprocessor">#define AT91C_AES_IMR   ((AT91_REG *)   0xFFFA4018) // (AES) Interrupt Mask Register</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a860a51aa2814b73c5943113808730069"> 2420</a></span>&#160;<span class="preprocessor">#define AT91C_AES_IER   ((AT91_REG *)   0xFFFA4010) // (AES) Interrupt Enable Register</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0346a33eb0298e9f6779072a79abe2e3"> 2421</a></span>&#160;<span class="preprocessor">#define AT91C_AES_KEYWxR ((AT91_REG *)  0xFFFA4020) // (AES) Key Word x Register</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a946b865d3d04076aa9f75d072a8f0377"> 2422</a></span>&#160;<span class="preprocessor">#define AT91C_AES_ISR   ((AT91_REG *)   0xFFFA401C) // (AES) Interrupt Status Register</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">// ========== Register definition for PDC_TDES peripheral ========== </span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a62ada5eb7c12592496d656ce29af0169"> 2424</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_RNCR ((AT91_REG *)   0xFFFA8114) // (PDC_TDES) Receive Next Counter Register</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae030a944322ae47aa701a524e1c0e9d1"> 2425</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_TCR  ((AT91_REG *)   0xFFFA810C) // (PDC_TDES) Transmit Counter Register</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a43c65e0740ae391e12a7861e3fc47f83"> 2426</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_RCR  ((AT91_REG *)   0xFFFA8104) // (PDC_TDES) Receive Counter Register</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a537fd7a96e9ee4087af824364ac7c68a"> 2427</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_TNPR ((AT91_REG *)   0xFFFA8118) // (PDC_TDES) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a61f3fb74165894657623305323349cc8"> 2428</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_RNPR ((AT91_REG *)   0xFFFA8110) // (PDC_TDES) Receive Next Pointer Register</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2b621cf62f73979cc9209de2aede09c2"> 2429</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_RPR  ((AT91_REG *)   0xFFFA8100) // (PDC_TDES) Receive Pointer Register</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a299cd73e0ae4143389b72fd27112d32d"> 2430</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_TNCR ((AT91_REG *)   0xFFFA811C) // (PDC_TDES) Transmit Next Counter Register</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a05744a1d85175fc77a2f610899036f1e"> 2431</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_TPR  ((AT91_REG *)   0xFFFA8108) // (PDC_TDES) Transmit Pointer Register</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa785767a83684cf80daf29aa72f74bad"> 2432</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_PTSR ((AT91_REG *)   0xFFFA8124) // (PDC_TDES) PDC Transfer Status Register</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a150d9f8bc8dabcb815bf53e2d162d2d5"> 2433</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_PTCR ((AT91_REG *)   0xFFFA8120) // (PDC_TDES) PDC Transfer Control Register</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">// ========== Register definition for TDES peripheral ========== </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aec67b1bb70b34174c217c4e8b4be87f7"> 2435</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_KEY2WxR ((AT91_REG *)    0xFFFA8028) // (TDES) Key 2 Word x Register</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad313a061fa6535cce88bfb7be85afb7f"> 2436</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_KEY3WxR ((AT91_REG *)    0xFFFA8030) // (TDES) Key 3 Word x Register</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aee54878ff2fbec3f7a7d490e69059e1d"> 2437</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_IDR  ((AT91_REG *)   0xFFFA8014) // (TDES) Interrupt Disable Register</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac205baf8e33ec082ccf10371fb6be5d7"> 2438</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_VR   ((AT91_REG *)   0xFFFA80FC) // (TDES) TDES Version Register</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a39267cefc5664ca9797369d9f22c9f3a"> 2439</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_IVxR ((AT91_REG *)   0xFFFA8060) // (TDES) Initialization Vector x Register</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8dc9d7226363dfb759da53c8a603e639"> 2440</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_ODATAxR ((AT91_REG *)    0xFFFA8050) // (TDES) Output Data x Register</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abd588f46481cae110e3ce749f3a10dc9"> 2441</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_IMR  ((AT91_REG *)   0xFFFA8018) // (TDES) Interrupt Mask Register</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a25af00b40bd48773ce174469094bcd6e"> 2442</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_MR   ((AT91_REG *)   0xFFFA8004) // (TDES) Mode Register</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a83abfb711d89001d93b116d5301ff0f9"> 2443</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_CR   ((AT91_REG *)   0xFFFA8000) // (TDES) Control Register</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab9da040c38ba7dbfaa2432a07b1e567a"> 2444</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_IER  ((AT91_REG *)   0xFFFA8010) // (TDES) Interrupt Enable Register</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1f4be225e66480bbdfe0dc74ca11875b"> 2445</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_ISR  ((AT91_REG *)   0xFFFA801C) // (TDES) Interrupt Status Register</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a12fbd6ac9d3a98d54f041a06ab941c79"> 2446</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_IDATAxR ((AT91_REG *)    0xFFFA8040) // (TDES) Input Data x Register</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a126e73b31bb2b887983ecb51d0785f83"> 2447</a></span>&#160;<span class="preprocessor">#define AT91C_TDES_KEY1WxR ((AT91_REG *)    0xFFFA8020) // (TDES) Key 1 Word x Register</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">//               PIO DEFINITIONS FOR AT91SAM7X256</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeea54d22764c1f8519e7e7418e99fee1"> 2452</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA0        ((unsigned int) 1 &lt;&lt;  0) // Pin Controlled by PA0</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae764e856a943edff9ba4ead9c1b6559d"> 2453</a></span>&#160;<span class="preprocessor">#define AT91C_PA0_RXD0     ((unsigned int) AT91C_PIO_PA0) //  USART 0 Receive Data</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425"> 2454</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA1        ((unsigned int) 1 &lt;&lt;  1) // Pin Controlled by PA1</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aac99f66c86c155a7f73ff8cb74fc7f04"> 2455</a></span>&#160;<span class="preprocessor">#define AT91C_PA1_TXD0     ((unsigned int) AT91C_PIO_PA1) //  USART 0 Transmit Data</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae235237779e93d17ad5c39b8c9031c18"> 2456</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA10       ((unsigned int) 1 &lt;&lt; 10) // Pin Controlled by PA10</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa8ff70af346a5eb2f560bb9e82748aec"> 2457</a></span>&#160;<span class="preprocessor">#define AT91C_PA10_TWD      ((unsigned int) AT91C_PIO_PA10) //  TWI Two-wire Serial Data</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a39be3ba7ad9039551771e69e311a231a"> 2458</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA11       ((unsigned int) 1 &lt;&lt; 11) // Pin Controlled by PA11</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a08b7ff9a16b1079702deddb598c005ec"> 2459</a></span>&#160;<span class="preprocessor">#define AT91C_PA11_TWCK     ((unsigned int) AT91C_PIO_PA11) //  TWI Two-wire Serial Clock</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a080ecb6380a731bc7de865a96dacf6ff"> 2460</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA12       ((unsigned int) 1 &lt;&lt; 12) // Pin Controlled by PA12</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad0a9a05d93b896704ba3387bfbb1a3bd"> 2461</a></span>&#160;<span class="preprocessor">#define AT91C_PA12_NPCS00   ((unsigned int) AT91C_PIO_PA12) //  SPI 0 Peripheral Chip Select 0</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a"> 2462</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA13       ((unsigned int) 1 &lt;&lt; 13) // Pin Controlled by PA13</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a574d04e1674a60cd972ec220f370558d"> 2463</a></span>&#160;<span class="preprocessor">#define AT91C_PA13_NPCS01   ((unsigned int) AT91C_PIO_PA13) //  SPI 0 Peripheral Chip Select 1</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a93fb6820b59623acd71f0e5720d6df8c"> 2464</a></span>&#160;<span class="preprocessor">#define AT91C_PA13_PCK1     ((unsigned int) AT91C_PIO_PA13) //  PMC Programmable Clock Output 1</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab106d256f2373c4b8954adcadad53eca"> 2465</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA14       ((unsigned int) 1 &lt;&lt; 14) // Pin Controlled by PA14</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8a3639adb2dc4705b42ab57eef2aaab3"> 2466</a></span>&#160;<span class="preprocessor">#define AT91C_PA14_NPCS02   ((unsigned int) AT91C_PIO_PA14) //  SPI 0 Peripheral Chip Select 2</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af2c42bcc045e0f46301dcdd239b0177d"> 2467</a></span>&#160;<span class="preprocessor">#define AT91C_PA14_IRQ1     ((unsigned int) AT91C_PIO_PA14) //  External Interrupt 1</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a80e8b61485c6d998cf7254a355562d69"> 2468</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA15       ((unsigned int) 1 &lt;&lt; 15) // Pin Controlled by PA15</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a610ee720a25766a546d9d0a87f73f32f"> 2469</a></span>&#160;<span class="preprocessor">#define AT91C_PA15_NPCS03   ((unsigned int) AT91C_PIO_PA15) //  SPI 0 Peripheral Chip Select 3</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adfb4c0d203a0906b44107952f7c809fa"> 2470</a></span>&#160;<span class="preprocessor">#define AT91C_PA15_TCLK2    ((unsigned int) AT91C_PIO_PA15) //  Timer Counter 2 external clock input</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a133ac8b6b912d98c131fc86829208e37"> 2471</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA16       ((unsigned int) 1 &lt;&lt; 16) // Pin Controlled by PA16</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab41a0f0eaf7f4e79a18ec3f9a102c670"> 2472</a></span>&#160;<span class="preprocessor">#define AT91C_PA16_MISO0    ((unsigned int) AT91C_PIO_PA16) //  SPI 0 Master In Slave</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa2427a5211cf4003560a5f56ff04ea00"> 2473</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA17       ((unsigned int) 1 &lt;&lt; 17) // Pin Controlled by PA17</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad1b14f79f81cae8dbf8aca28ff29e3d4"> 2474</a></span>&#160;<span class="preprocessor">#define AT91C_PA17_MOSI0    ((unsigned int) AT91C_PIO_PA17) //  SPI 0 Master Out Slave</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a638521370866f7680dd90859c1ba08fe"> 2475</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA18       ((unsigned int) 1 &lt;&lt; 18) // Pin Controlled by PA18</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2c441c0e1ca371da296d3ed86b450f40"> 2476</a></span>&#160;<span class="preprocessor">#define AT91C_PA18_SPCK0    ((unsigned int) AT91C_PIO_PA18) //  SPI 0 Serial Clock</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aca5c14239b907072066cf81421a5b885"> 2477</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA19       ((unsigned int) 1 &lt;&lt; 19) // Pin Controlled by PA19</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad8f4e515f6b85290895267200a99995f"> 2478</a></span>&#160;<span class="preprocessor">#define AT91C_PA19_CANRX    ((unsigned int) AT91C_PIO_PA19) //  CAN Receive</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a04c1f6628e573d3e5be119da42e8920f"> 2479</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA2        ((unsigned int) 1 &lt;&lt;  2) // Pin Controlled by PA2</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aca9f42f91351c6fa201e4b646d18551c"> 2480</a></span>&#160;<span class="preprocessor">#define AT91C_PA2_SCK0     ((unsigned int) AT91C_PIO_PA2) //  USART 0 Serial Clock</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0ebd416b71c12288461fedb9e82c3c44"> 2481</a></span>&#160;<span class="preprocessor">#define AT91C_PA2_NPCS11   ((unsigned int) AT91C_PIO_PA2) //  SPI 1 Peripheral Chip Select 1</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8a4416e6288f30100352d997d3e0958c"> 2482</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA20       ((unsigned int) 1 &lt;&lt; 20) // Pin Controlled by PA20</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a91c59ce5351a7310dd5840ef6a18741f"> 2483</a></span>&#160;<span class="preprocessor">#define AT91C_PA20_CANTX    ((unsigned int) AT91C_PIO_PA20) //  CAN Transmit</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766"> 2484</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA21       ((unsigned int) 1 &lt;&lt; 21) // Pin Controlled by PA21</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a018080f19b0b6287e71f2c92b7793019"> 2485</a></span>&#160;<span class="preprocessor">#define AT91C_PA21_TF       ((unsigned int) AT91C_PIO_PA21) //  SSC Transmit Frame Sync</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a77f72b5d4d70ab6a33279ea10e593b9a"> 2486</a></span>&#160;<span class="preprocessor">#define AT91C_PA21_NPCS10   ((unsigned int) AT91C_PIO_PA21) //  SPI 1 Peripheral Chip Select 0</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f"> 2487</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA22       ((unsigned int) 1 &lt;&lt; 22) // Pin Controlled by PA22</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad5bff835705233273e3207092daf7605"> 2488</a></span>&#160;<span class="preprocessor">#define AT91C_PA22_TK       ((unsigned int) AT91C_PIO_PA22) //  SSC Transmit Clock</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aff630cb234bce583dd141a36415e2112"> 2489</a></span>&#160;<span class="preprocessor">#define AT91C_PA22_SPCK1    ((unsigned int) AT91C_PIO_PA22) //  SPI 1 Serial Clock</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549"> 2490</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA23       ((unsigned int) 1 &lt;&lt; 23) // Pin Controlled by PA23</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a97c080022627cdb30e4842bd5fc676f1"> 2491</a></span>&#160;<span class="preprocessor">#define AT91C_PA23_TD       ((unsigned int) AT91C_PIO_PA23) //  SSC Transmit data</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2c8dce0903033f099e75c9889128e1f4"> 2492</a></span>&#160;<span class="preprocessor">#define AT91C_PA23_MOSI1    ((unsigned int) AT91C_PIO_PA23) //  SPI 1 Master Out Slave</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec"> 2493</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA24       ((unsigned int) 1 &lt;&lt; 24) // Pin Controlled by PA24</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a44fc196f2f3c60c4afa8c9e1e86294b8"> 2494</a></span>&#160;<span class="preprocessor">#define AT91C_PA24_RD       ((unsigned int) AT91C_PIO_PA24) //  SSC Receive Data</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2d05ab6c430aa86b21d704056b5239a6"> 2495</a></span>&#160;<span class="preprocessor">#define AT91C_PA24_MISO1    ((unsigned int) AT91C_PIO_PA24) //  SPI 1 Master In Slave</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063"> 2496</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA25       ((unsigned int) 1 &lt;&lt; 25) // Pin Controlled by PA25</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3d8582492b6117857cebd8028749cfba"> 2497</a></span>&#160;<span class="preprocessor">#define AT91C_PA25_RK       ((unsigned int) AT91C_PIO_PA25) //  SSC Receive Clock</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afb2fdffcba2d13815013bead9298e9f8"> 2498</a></span>&#160;<span class="preprocessor">#define AT91C_PA25_NPCS11   ((unsigned int) AT91C_PIO_PA25) //  SPI 1 Peripheral Chip Select 1</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce"> 2499</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA26       ((unsigned int) 1 &lt;&lt; 26) // Pin Controlled by PA26</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a94e49c3b0e52be85c8b4bf4b27f5a87e"> 2500</a></span>&#160;<span class="preprocessor">#define AT91C_PA26_RF       ((unsigned int) AT91C_PIO_PA26) //  SSC Receive Frame Sync</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a32338fe557537707fc36c979d9fc49fa"> 2501</a></span>&#160;<span class="preprocessor">#define AT91C_PA26_NPCS12   ((unsigned int) AT91C_PIO_PA26) //  SPI 1 Peripheral Chip Select 2</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a76530ab67e450e55c18f790f43f16a7c"> 2502</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA27       ((unsigned int) 1 &lt;&lt; 27) // Pin Controlled by PA27</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac9b34f47acfce504eb2ec27640958bb2"> 2503</a></span>&#160;<span class="preprocessor">#define AT91C_PA27_DRXD     ((unsigned int) AT91C_PIO_PA27) //  DBGU Debug Receive Data</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7514c6e771f3c319af4797a80412b2c7"> 2504</a></span>&#160;<span class="preprocessor">#define AT91C_PA27_PCK3     ((unsigned int) AT91C_PIO_PA27) //  PMC Programmable Clock Output 3</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afc03a891232129aa4e694419b6227ef7"> 2505</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA28       ((unsigned int) 1 &lt;&lt; 28) // Pin Controlled by PA28</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acb48bef4831aa866de4c53808dc2a965"> 2506</a></span>&#160;<span class="preprocessor">#define AT91C_PA28_DTXD     ((unsigned int) AT91C_PIO_PA28) //  DBGU Debug Transmit Data</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a23c662ae5654da8fdc81785799632ee1"> 2507</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA29       ((unsigned int) 1 &lt;&lt; 29) // Pin Controlled by PA29</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acce1fd83fdf75fd3812c050bfa6a59cf"> 2508</a></span>&#160;<span class="preprocessor">#define AT91C_PA29_FIQ      ((unsigned int) AT91C_PIO_PA29) //  AIC Fast Interrupt Input</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adf9e93c9b98220d3e43c0e2d02ab7536"> 2509</a></span>&#160;<span class="preprocessor">#define AT91C_PA29_NPCS13   ((unsigned int) AT91C_PIO_PA29) //  SPI 1 Peripheral Chip Select 3</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9"> 2510</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA3        ((unsigned int) 1 &lt;&lt;  3) // Pin Controlled by PA3</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a26acec51368196e01512e75f476a0db4"> 2511</a></span>&#160;<span class="preprocessor">#define AT91C_PA3_RTS0     ((unsigned int) AT91C_PIO_PA3) //  USART 0 Ready To Send</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abd98a3a9b0be3c17caac67359f579048"> 2512</a></span>&#160;<span class="preprocessor">#define AT91C_PA3_NPCS12   ((unsigned int) AT91C_PIO_PA3) //  SPI 1 Peripheral Chip Select 2</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8"> 2513</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA30       ((unsigned int) 1 &lt;&lt; 30) // Pin Controlled by PA30</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5706beca47b0dead64a9bbf403992058"> 2514</a></span>&#160;<span class="preprocessor">#define AT91C_PA30_IRQ0     ((unsigned int) AT91C_PIO_PA30) //  External Interrupt 0</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a704e369faafba3cd58c5736b5bd38518"> 2515</a></span>&#160;<span class="preprocessor">#define AT91C_PA30_PCK2     ((unsigned int) AT91C_PIO_PA30) //  PMC Programmable Clock Output 2</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f"> 2516</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA4        ((unsigned int) 1 &lt;&lt;  4) // Pin Controlled by PA4</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a484b4c239750f95ed7aa05f1d23c8fb2"> 2517</a></span>&#160;<span class="preprocessor">#define AT91C_PA4_CTS0     ((unsigned int) AT91C_PIO_PA4) //  USART 0 Clear To Send</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa9d813936077ad520f7dc8585b1ef6b2"> 2518</a></span>&#160;<span class="preprocessor">#define AT91C_PA4_NPCS13   ((unsigned int) AT91C_PIO_PA4) //  SPI 1 Peripheral Chip Select 3</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5096171be0ea590a81beb2aadb9dba29"> 2519</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA5        ((unsigned int) 1 &lt;&lt;  5) // Pin Controlled by PA5</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a825d8b89bd38a737738c530601771730"> 2520</a></span>&#160;<span class="preprocessor">#define AT91C_PA5_RXD1     ((unsigned int) AT91C_PIO_PA5) //  USART 1 Receive Data</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adde445b47732bff0955f9b79a65c2abb"> 2521</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA6        ((unsigned int) 1 &lt;&lt;  6) // Pin Controlled by PA6</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0209f67360ef8515ecf5127b1ce7ada2"> 2522</a></span>&#160;<span class="preprocessor">#define AT91C_PA6_TXD1     ((unsigned int) AT91C_PIO_PA6) //  USART 1 Transmit Data</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d"> 2523</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA7        ((unsigned int) 1 &lt;&lt;  7) // Pin Controlled by PA7</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af7f82bc7c701d5d0b459a18bf690334c"> 2524</a></span>&#160;<span class="preprocessor">#define AT91C_PA7_SCK1     ((unsigned int) AT91C_PIO_PA7) //  USART 1 Serial Clock</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2b1df832272aa8e1f58266b5b3d246f8"> 2525</a></span>&#160;<span class="preprocessor">#define AT91C_PA7_NPCS01   ((unsigned int) AT91C_PIO_PA7) //  SPI 0 Peripheral Chip Select 1</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae943dc78ec9df64f417a87c83348b235"> 2526</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA8        ((unsigned int) 1 &lt;&lt;  8) // Pin Controlled by PA8</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3dc48a217dd653c2d8c50396f9a53189"> 2527</a></span>&#160;<span class="preprocessor">#define AT91C_PA8_RTS1     ((unsigned int) AT91C_PIO_PA8) //  USART 1 Ready To Send</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0a2c133274893b751286aced05a13b02"> 2528</a></span>&#160;<span class="preprocessor">#define AT91C_PA8_NPCS02   ((unsigned int) AT91C_PIO_PA8) //  SPI 0 Peripheral Chip Select 2</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a"> 2529</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA9        ((unsigned int) 1 &lt;&lt;  9) // Pin Controlled by PA9</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1c0e5e7b59e359eedb5de2b7e1d0eae9"> 2530</a></span>&#160;<span class="preprocessor">#define AT91C_PA9_CTS1     ((unsigned int) AT91C_PIO_PA9) //  USART 1 Clear To Send</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aff04ce9cf2343f0b6b7aa9a7437c34e6"> 2531</a></span>&#160;<span class="preprocessor">#define AT91C_PA9_NPCS03   ((unsigned int) AT91C_PIO_PA9) //  SPI 0 Peripheral Chip Select 3</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9c49162ad35940cb64b6e686591bfaef"> 2532</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB0        ((unsigned int) 1 &lt;&lt;  0) // Pin Controlled by PB0</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a937c91bac92d19d12f2a89602b0ca4e7"> 2533</a></span>&#160;<span class="preprocessor">#define AT91C_PB0_ETXCK_EREFCK ((unsigned int) AT91C_PIO_PB0) //  Ethernet MAC Transmit Clock/Reference Clock</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a53a8ab0a5645f035240facbd64d7ac0f"> 2534</a></span>&#160;<span class="preprocessor">#define AT91C_PB0_PCK0     ((unsigned int) AT91C_PIO_PB0) //  PMC Programmable Clock Output 0</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5d6b3145a747949d84b5aae408a96a8a"> 2535</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB1        ((unsigned int) 1 &lt;&lt;  1) // Pin Controlled by PB1</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a20b5722e7d37c844a7451c37b1504b4e"> 2536</a></span>&#160;<span class="preprocessor">#define AT91C_PB1_ETXEN    ((unsigned int) AT91C_PIO_PB1) //  Ethernet MAC Transmit Enable</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac"> 2537</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB10       ((unsigned int) 1 &lt;&lt; 10) // Pin Controlled by PB10</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa35adb751b7e4b031183e708cc9d565f"> 2538</a></span>&#160;<span class="preprocessor">#define AT91C_PB10_ETX2     ((unsigned int) AT91C_PIO_PB10) //  Ethernet MAC Transmit Data 2</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a72c809318aef5101a008e2c11189babb"> 2539</a></span>&#160;<span class="preprocessor">#define AT91C_PB10_NPCS11   ((unsigned int) AT91C_PIO_PB10) //  SPI 1 Peripheral Chip Select 1</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a"> 2540</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB11       ((unsigned int) 1 &lt;&lt; 11) // Pin Controlled by PB11</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a40f376d90d085bb063e5fb866adf82a6"> 2541</a></span>&#160;<span class="preprocessor">#define AT91C_PB11_ETX3     ((unsigned int) AT91C_PIO_PB11) //  Ethernet MAC Transmit Data 3</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad21cde681bc73af5e6827767ae4d2cb1"> 2542</a></span>&#160;<span class="preprocessor">#define AT91C_PB11_NPCS12   ((unsigned int) AT91C_PIO_PB11) //  SPI 1 Peripheral Chip Select 2</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a437896a6c8170191e425354d906fc327"> 2543</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB12       ((unsigned int) 1 &lt;&lt; 12) // Pin Controlled by PB12</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af68bcf01606409ed35ea155a32546317"> 2544</a></span>&#160;<span class="preprocessor">#define AT91C_PB12_ETXER    ((unsigned int) AT91C_PIO_PB12) //  Ethernet MAC Transmikt Coding Error</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a995a60fa5238e3c0c34e0c4dcba91e89"> 2545</a></span>&#160;<span class="preprocessor">#define AT91C_PB12_TCLK0    ((unsigned int) AT91C_PIO_PB12) //  Timer Counter 0 external clock input</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b"> 2546</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB13       ((unsigned int) 1 &lt;&lt; 13) // Pin Controlled by PB13</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a555160be722aa7c2431fa43bf8b04b6e"> 2547</a></span>&#160;<span class="preprocessor">#define AT91C_PB13_ERX2     ((unsigned int) AT91C_PIO_PB13) //  Ethernet MAC Receive Data 2</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae94b375c3fe86f0785bc05f66d3f19e1"> 2548</a></span>&#160;<span class="preprocessor">#define AT91C_PB13_NPCS01   ((unsigned int) AT91C_PIO_PB13) //  SPI 0 Peripheral Chip Select 1</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea"> 2549</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB14       ((unsigned int) 1 &lt;&lt; 14) // Pin Controlled by PB14</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a78e89a5af8e8d58c2450630f0104463c"> 2550</a></span>&#160;<span class="preprocessor">#define AT91C_PB14_ERX3     ((unsigned int) AT91C_PIO_PB14) //  Ethernet MAC Receive Data 3</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4447fa3c87b9eb9a092a3ed8d607f400"> 2551</a></span>&#160;<span class="preprocessor">#define AT91C_PB14_NPCS02   ((unsigned int) AT91C_PIO_PB14) //  SPI 0 Peripheral Chip Select 2</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a84584b943c259767dc412b89ada582fb"> 2552</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB15       ((unsigned int) 1 &lt;&lt; 15) // Pin Controlled by PB15</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abdb336825186033e917dbe0c272a6071"> 2553</a></span>&#160;<span class="preprocessor">#define AT91C_PB15_ERXDV    ((unsigned int) AT91C_PIO_PB15) //  Ethernet MAC Receive Data Valid</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a49fdd539a8aee37257910a7e71b39618"> 2554</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB16       ((unsigned int) 1 &lt;&lt; 16) // Pin Controlled by PB16</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1f0696ffeab28566f00561524c09e0db"> 2555</a></span>&#160;<span class="preprocessor">#define AT91C_PB16_ECOL     ((unsigned int) AT91C_PIO_PB16) //  Ethernet MAC Collision Detected</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aba7bf4fc26911dff173698e6e93d92b8"> 2556</a></span>&#160;<span class="preprocessor">#define AT91C_PB16_NPCS13   ((unsigned int) AT91C_PIO_PB16) //  SPI 1 Peripheral Chip Select 3</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aede99e037b024330b5986083a7c38e0c"> 2557</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB17       ((unsigned int) 1 &lt;&lt; 17) // Pin Controlled by PB17</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a39ed5f3a29278bbdf86bb380dfbc92a2"> 2558</a></span>&#160;<span class="preprocessor">#define AT91C_PB17_ERXCK    ((unsigned int) AT91C_PIO_PB17) //  Ethernet MAC Receive Clock</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abc4e9c9b9a48d6eaf7ea5358cd28a66a"> 2559</a></span>&#160;<span class="preprocessor">#define AT91C_PB17_NPCS03   ((unsigned int) AT91C_PIO_PB17) //  SPI 0 Peripheral Chip Select 3</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a"> 2560</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB18       ((unsigned int) 1 &lt;&lt; 18) // Pin Controlled by PB18</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaf25ee215d34b0f2f17074c32fe81b76"> 2561</a></span>&#160;<span class="preprocessor">#define AT91C_PB18_EF100    ((unsigned int) AT91C_PIO_PB18) //  Ethernet MAC Force 100 Mbits/sec</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7a0790208e5876591d032104d7a15126"> 2562</a></span>&#160;<span class="preprocessor">#define AT91C_PB18_ADTRG    ((unsigned int) AT91C_PIO_PB18) //  ADC External Trigger</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acc02b858dae6dce85049fea8e2c06e61"> 2563</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB19       ((unsigned int) 1 &lt;&lt; 19) // Pin Controlled by PB19</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a82f7144ee5d89095019e0bb6d27937db"> 2564</a></span>&#160;<span class="preprocessor">#define AT91C_PB19_PWM0     ((unsigned int) AT91C_PIO_PB19) //  PWM Channel 0</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad73a1dc9bbc2a0556084ef8305023421"> 2565</a></span>&#160;<span class="preprocessor">#define AT91C_PB19_TCLK1    ((unsigned int) AT91C_PIO_PB19) //  Timer Counter 1 external clock input</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a17851bbaec8dedf26164206f05f91652"> 2566</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB2        ((unsigned int) 1 &lt;&lt;  2) // Pin Controlled by PB2</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a057fa4490fc8ac97ee1e54fa9308bb24"> 2567</a></span>&#160;<span class="preprocessor">#define AT91C_PB2_ETX0     ((unsigned int) AT91C_PIO_PB2) //  Ethernet MAC Transmit Data 0</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24"> 2568</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB20       ((unsigned int) 1 &lt;&lt; 20) // Pin Controlled by PB20</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2f9c016c89408bc44be3171db72f589c"> 2569</a></span>&#160;<span class="preprocessor">#define AT91C_PB20_PWM1     ((unsigned int) AT91C_PIO_PB20) //  PWM Channel 1</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a89cb2a037af30b7d5a7c56c3ddc2d5ba"> 2570</a></span>&#160;<span class="preprocessor">#define AT91C_PB20_PCK0     ((unsigned int) AT91C_PIO_PB20) //  PMC Programmable Clock Output 0</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a44903993256f8d2e27ad49aef7761fbe"> 2571</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB21       ((unsigned int) 1 &lt;&lt; 21) // Pin Controlled by PB21</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a78a14b840eccc116202b041ac10c9f35"> 2572</a></span>&#160;<span class="preprocessor">#define AT91C_PB21_PWM2     ((unsigned int) AT91C_PIO_PB21) //  PWM Channel 2</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3901d60bd6f7e7a69bc504eaab545775"> 2573</a></span>&#160;<span class="preprocessor">#define AT91C_PB21_PCK1     ((unsigned int) AT91C_PIO_PB21) //  PMC Programmable Clock Output 1</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3"> 2574</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB22       ((unsigned int) 1 &lt;&lt; 22) // Pin Controlled by PB22</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adf49856c14283da2e8d36aef16bb2926"> 2575</a></span>&#160;<span class="preprocessor">#define AT91C_PB22_PWM3     ((unsigned int) AT91C_PIO_PB22) //  PWM Channel 3</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a188aedf075541d7a3d37b468f0659edf"> 2576</a></span>&#160;<span class="preprocessor">#define AT91C_PB22_PCK2     ((unsigned int) AT91C_PIO_PB22) //  PMC Programmable Clock Output 2</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1"> 2577</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB23       ((unsigned int) 1 &lt;&lt; 23) // Pin Controlled by PB23</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4b376a42ac40353346f837cc23aefd7a"> 2578</a></span>&#160;<span class="preprocessor">#define AT91C_PB23_TIOA0    ((unsigned int) AT91C_PIO_PB23) //  Timer Counter 0 Multipurpose Timer I/O Pin A</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adda101601ac08b0d90ebac5ef37700d4"> 2579</a></span>&#160;<span class="preprocessor">#define AT91C_PB23_DCD1     ((unsigned int) AT91C_PIO_PB23) //  USART 1 Data Carrier Detect</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a378fd77c2dcad0a12358961497fce038"> 2580</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB24       ((unsigned int) 1 &lt;&lt; 24) // Pin Controlled by PB24</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a931f0b6dc23d6ceef2dc33afb969643b"> 2581</a></span>&#160;<span class="preprocessor">#define AT91C_PB24_TIOB0    ((unsigned int) AT91C_PIO_PB24) //  Timer Counter 0 Multipurpose Timer I/O Pin B</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#adcc886b97c42135e38886da263bbdd72"> 2582</a></span>&#160;<span class="preprocessor">#define AT91C_PB24_DSR1     ((unsigned int) AT91C_PIO_PB24) //  USART 1 Data Set ready</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314"> 2583</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB25       ((unsigned int) 1 &lt;&lt; 25) // Pin Controlled by PB25</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a715362ed82132bdeb1fe4e437e2c90ff"> 2584</a></span>&#160;<span class="preprocessor">#define AT91C_PB25_TIOA1    ((unsigned int) AT91C_PIO_PB25) //  Timer Counter 1 Multipurpose Timer I/O Pin A</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6eb0238d3bb61b440cc35fca99fab3c5"> 2585</a></span>&#160;<span class="preprocessor">#define AT91C_PB25_DTR1     ((unsigned int) AT91C_PIO_PB25) //  USART 1 Data Terminal ready</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa41bd5e572d248257ae58251d5f696eb"> 2586</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB26       ((unsigned int) 1 &lt;&lt; 26) // Pin Controlled by PB26</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeb7cf24ac70fcb768832424fdb168695"> 2587</a></span>&#160;<span class="preprocessor">#define AT91C_PB26_TIOB1    ((unsigned int) AT91C_PIO_PB26) //  Timer Counter 1 Multipurpose Timer I/O Pin B</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a10a8463cf81752761d9637e1c5d94cc0"> 2588</a></span>&#160;<span class="preprocessor">#define AT91C_PB26_RI1      ((unsigned int) AT91C_PIO_PB26) //  USART 1 Ring Indicator</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c"> 2589</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB27       ((unsigned int) 1 &lt;&lt; 27) // Pin Controlled by PB27</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a73eb518caf20706fab2b3d5127b8b05e"> 2590</a></span>&#160;<span class="preprocessor">#define AT91C_PB27_TIOA2    ((unsigned int) AT91C_PIO_PB27) //  Timer Counter 2 Multipurpose Timer I/O Pin A</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac7bfd17f62e8739f81e9047b6e7ed3bf"> 2591</a></span>&#160;<span class="preprocessor">#define AT91C_PB27_PWM0     ((unsigned int) AT91C_PIO_PB27) //  PWM Channel 0</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6"> 2592</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB28       ((unsigned int) 1 &lt;&lt; 28) // Pin Controlled by PB28</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a3e49d3bf56b1296266f511315a28cea0"> 2593</a></span>&#160;<span class="preprocessor">#define AT91C_PB28_TIOB2    ((unsigned int) AT91C_PIO_PB28) //  Timer Counter 2 Multipurpose Timer I/O Pin B</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac6142e80b8bd5d9f9f3d7cd0b870720a"> 2594</a></span>&#160;<span class="preprocessor">#define AT91C_PB28_PWM1     ((unsigned int) AT91C_PIO_PB28) //  PWM Channel 1</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb"> 2595</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB29       ((unsigned int) 1 &lt;&lt; 29) // Pin Controlled by PB29</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9e8bfdb47e72a0966403eb78dca1a1b7"> 2596</a></span>&#160;<span class="preprocessor">#define AT91C_PB29_PCK1     ((unsigned int) AT91C_PIO_PB29) //  PMC Programmable Clock Output 1</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af4e603862e1e71e3d56f3a73b31a00da"> 2597</a></span>&#160;<span class="preprocessor">#define AT91C_PB29_PWM2     ((unsigned int) AT91C_PIO_PB29) //  PWM Channel 2</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9e037969eab04a026441edc3623dad30"> 2598</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB3        ((unsigned int) 1 &lt;&lt;  3) // Pin Controlled by PB3</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a52c9acdf15199ef1138f016337e5c9e4"> 2599</a></span>&#160;<span class="preprocessor">#define AT91C_PB3_ETX1     ((unsigned int) AT91C_PIO_PB3) //  Ethernet MAC Transmit Data 1</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4b5781ed0b37828f159f9e0277373509"> 2600</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB30       ((unsigned int) 1 &lt;&lt; 30) // Pin Controlled by PB30</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2517f5d3e03b4b5f1fd6b2870b5b4ac4"> 2601</a></span>&#160;<span class="preprocessor">#define AT91C_PB30_PCK2     ((unsigned int) AT91C_PIO_PB30) //  PMC Programmable Clock Output 2</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5b7a2b9043c75623d2964a35299830f9"> 2602</a></span>&#160;<span class="preprocessor">#define AT91C_PB30_PWM3     ((unsigned int) AT91C_PIO_PB30) //  PWM Channel 3</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7b6692b4cb712d98bcd272a25dc1292b"> 2603</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB4        ((unsigned int) 1 &lt;&lt;  4) // Pin Controlled by PB4</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acc545cb31264533681399c5c34951816"> 2604</a></span>&#160;<span class="preprocessor">#define AT91C_PB4_ECRS_ECRSDV ((unsigned int) AT91C_PIO_PB4) //  Ethernet MAC Carrier Sense/Carrier Sense and Data Valid</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aadc4556794d1c6db13abcb5470b77377"> 2605</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB5        ((unsigned int) 1 &lt;&lt;  5) // Pin Controlled by PB5</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a829142220b0de9b7faf46a511d7efab7"> 2606</a></span>&#160;<span class="preprocessor">#define AT91C_PB5_ERX0     ((unsigned int) AT91C_PIO_PB5) //  Ethernet MAC Receive Data 0</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aeb20e52dafb9d1cd0b7c7c0626758c60"> 2607</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB6        ((unsigned int) 1 &lt;&lt;  6) // Pin Controlled by PB6</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a05f6c1ccfc8bd18a81badd526c28a5fb"> 2608</a></span>&#160;<span class="preprocessor">#define AT91C_PB6_ERX1     ((unsigned int) AT91C_PIO_PB6) //  Ethernet MAC Receive Data 1</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a551e1e08f0886565c71b5b044e53cb79"> 2609</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB7        ((unsigned int) 1 &lt;&lt;  7) // Pin Controlled by PB7</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab43212fc8937da376583b4e8ceff9ed1"> 2610</a></span>&#160;<span class="preprocessor">#define AT91C_PB7_ERXER    ((unsigned int) AT91C_PIO_PB7) //  Ethernet MAC Receive Error</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae7c6d97b0cb48e22f0681327311a073e"> 2611</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB8        ((unsigned int) 1 &lt;&lt;  8) // Pin Controlled by PB8</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a74e1983d904562dfd563889770476429"> 2612</a></span>&#160;<span class="preprocessor">#define AT91C_PB8_EMDC     ((unsigned int) AT91C_PIO_PB8) //  Ethernet MAC Management Data Clock</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a57fd0e5d47054152e55f20631938bd26"> 2613</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PB9        ((unsigned int) 1 &lt;&lt;  9) // Pin Controlled by PB9</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8ce69eec2df61f49198cd4c89bc07d9a"> 2614</a></span>&#160;<span class="preprocessor">#define AT91C_PB9_EMDIO    ((unsigned int) AT91C_PIO_PB9) //  Ethernet MAC Management Data Input/Output</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">//               PERIPHERAL ID DEFINITIONS FOR AT91SAM7X256</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aba6ab10a585bb8180565dceba4f597f8"> 2619</a></span>&#160;<span class="preprocessor">#define AT91C_ID_FIQ    ((unsigned int)  0) // Advanced Interrupt Controller (FIQ)</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa5883b521ba307e7e6d6fa8730768a9e"> 2620</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SYS    ((unsigned int)  1) // System Peripheral</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9367949b8183635487afdcc8ed41609e"> 2621</a></span>&#160;<span class="preprocessor">#define AT91C_ID_PIOA   ((unsigned int)  2) // Parallel IO Controller A</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aafa45f094046c242203013c5cbdc9130"> 2622</a></span>&#160;<span class="preprocessor">#define AT91C_ID_PIOB   ((unsigned int)  3) // Parallel IO Controller B</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af19bff0590be1b2bf76b0ccc38a030ee"> 2623</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SPI0   ((unsigned int)  4) // Serial Peripheral Interface 0</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab972fb427ab40b0f4cf26ca7821070ee"> 2624</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SPI1   ((unsigned int)  5) // Serial Peripheral Interface 1</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a17f82b8148cea0ecaefb7d65c1421f97"> 2625</a></span>&#160;<span class="preprocessor">#define AT91C_ID_US0    ((unsigned int)  6) // USART 0</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac4890f3c72510710505f5e9bc167946a"> 2626</a></span>&#160;<span class="preprocessor">#define AT91C_ID_US1    ((unsigned int)  7) // USART 1</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a60d9e827556a4afd9d4c2b032702fbce"> 2627</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SSC    ((unsigned int)  8) // Serial Synchronous Controller</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8244d5da18b5534d5253a0d0ed5141a2"> 2628</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TWI    ((unsigned int)  9) // Two-Wire Interface</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a853cd7a504bc4cb3ce240b16f7ef226c"> 2629</a></span>&#160;<span class="preprocessor">#define AT91C_ID_PWMC   ((unsigned int) 10) // PWM Controller</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#abc583accceb7605cd8a6d24e93961e87"> 2630</a></span>&#160;<span class="preprocessor">#define AT91C_ID_UDP    ((unsigned int) 11) // USB Device Port</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5a4eb8a4700b1b3f87a589498d394a01"> 2631</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC0    ((unsigned int) 12) // Timer Counter 0</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a055623f976c96e2683a217da3cfb87c6"> 2632</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC1    ((unsigned int) 13) // Timer Counter 1</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0393b452e5ae992bb30004d072335e1b"> 2633</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC2    ((unsigned int) 14) // Timer Counter 2</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acc4ef986d89e6d7559343db5e30a178b"> 2634</a></span>&#160;<span class="preprocessor">#define AT91C_ID_CAN    ((unsigned int) 15) // Control Area Network Controller</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5900fe7241cce9ddb15a92a682d3347f"> 2635</a></span>&#160;<span class="preprocessor">#define AT91C_ID_EMAC   ((unsigned int) 16) // Ethernet MAC</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a33d377204b9547cb1c1cf23b83b32ec8"> 2636</a></span>&#160;<span class="preprocessor">#define AT91C_ID_ADC    ((unsigned int) 17) // Analog-to-Digital Converter</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4a16016019a53273acaf6f2c38340ecb"> 2637</a></span>&#160;<span class="preprocessor">#define AT91C_ID_AES    ((unsigned int) 18) // Advanced Encryption Standard 128-bit</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a830e87caad6e88122406f1d54967bed7"> 2638</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TDES   ((unsigned int) 19) // Triple Data Encryption Standard</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6fb88276d3afd829d8040cffda45930d"> 2639</a></span>&#160;<span class="preprocessor">#define AT91C_ID_20_Reserved ((unsigned int) 20) // Reserved</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af5d97e75c30d3d0a5283b0cea298818d"> 2640</a></span>&#160;<span class="preprocessor">#define AT91C_ID_21_Reserved ((unsigned int) 21) // Reserved</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a267061f5f28a0c3163622d6055dc22a8"> 2641</a></span>&#160;<span class="preprocessor">#define AT91C_ID_22_Reserved ((unsigned int) 22) // Reserved</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aca42ce85d90a04e674e5c1d95e5c926d"> 2642</a></span>&#160;<span class="preprocessor">#define AT91C_ID_23_Reserved ((unsigned int) 23) // Reserved</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1a3f3a497fcebbbb0ca7e760d4182a25"> 2643</a></span>&#160;<span class="preprocessor">#define AT91C_ID_24_Reserved ((unsigned int) 24) // Reserved</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a750de9c822c42fbedb95f5aaf4e12491"> 2644</a></span>&#160;<span class="preprocessor">#define AT91C_ID_25_Reserved ((unsigned int) 25) // Reserved</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acfcdb29887f9345c78b69d7b42262299"> 2645</a></span>&#160;<span class="preprocessor">#define AT91C_ID_26_Reserved ((unsigned int) 26) // Reserved</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6c877dedb1be3feff7ab2c8e20fa7066"> 2646</a></span>&#160;<span class="preprocessor">#define AT91C_ID_27_Reserved ((unsigned int) 27) // Reserved</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a23270efd613eed668e86aff2eeca1b05"> 2647</a></span>&#160;<span class="preprocessor">#define AT91C_ID_28_Reserved ((unsigned int) 28) // Reserved</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a29a591331bb374e65d7964ceb03dcf1b"> 2648</a></span>&#160;<span class="preprocessor">#define AT91C_ID_29_Reserved ((unsigned int) 29) // Reserved</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a4a65d0aa928d22f16f3fc40b481c4b87"> 2649</a></span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ0   ((unsigned int) 30) // Advanced Interrupt Controller (IRQ0)</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9cabc2ca62358f58d11e0887f9c18fd9"> 2650</a></span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ1   ((unsigned int) 31) // Advanced Interrupt Controller (IRQ1)</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">//               BASE ADDRESS DEFINITIONS FOR AT91SAM7X256</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a55de519422f9459af2c877d53c11e28f"> 2655</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SYS       ((AT91PS_SYS)  0xFFFFF000) // (SYS) Base Address</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae353aca328b3d22ff19e9086c99e77d7"> 2656</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_AIC       ((AT91PS_AIC)  0xFFFFF000) // (AIC) Base Address</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad583a3c0f21caa3eb742bf21a5230e76"> 2657</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_DBGU  ((AT91PS_PDC)  0xFFFFF300) // (PDC_DBGU) Base Address</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a32fc454872b1c641d8fed6f014f7ba1e"> 2658</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_DBGU      ((AT91PS_DBGU)     0xFFFFF200) // (DBGU) Base Address</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#afd59d3e413ad4a05804ead0fd6c48622"> 2659</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PIOA      ((AT91PS_PIO)  0xFFFFF400) // (PIOA) Base Address</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af3c98853ce6152d3a5928295c9e3cd6a"> 2660</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PIOB      ((AT91PS_PIO)  0xFFFFF600) // (PIOB) Base Address</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a10dce3ba9279316fe6d2320af5880040"> 2661</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CKGR      ((AT91PS_CKGR)     0xFFFFFC20) // (CKGR) Base Address</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a88f638978d677a52e3bad3966caa40ab"> 2662</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PMC       ((AT91PS_PMC)  0xFFFFFC00) // (PMC) Base Address</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1417c31e180c8f542044e6fccb465610"> 2663</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_RSTC      ((AT91PS_RSTC)     0xFFFFFD00) // (RSTC) Base Address</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad91cc891870f10043e5935b8f587f2af"> 2664</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_RTTC      ((AT91PS_RTTC)     0xFFFFFD20) // (RTTC) Base Address</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac0679d8ee5a5c92e6d808bd31e216277"> 2665</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PITC      ((AT91PS_PITC)     0xFFFFFD30) // (PITC) Base Address</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaf6dc0a816031c6ed3ecdc62590c5da4"> 2666</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_WDTC      ((AT91PS_WDTC)     0xFFFFFD40) // (WDTC) Base Address</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab018a4601f6b25a33cac56fd628e6b9b"> 2667</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_VREG      ((AT91PS_VREG)     0xFFFFFD60) // (VREG) Base Address</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a235bf6db2f49947de6fd62d0439d4af9"> 2668</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_MC        ((AT91PS_MC)   0xFFFFFF00) // (MC) Base Address</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa06bc5c4d9203a75e9fd2112716a2684"> 2669</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SPI1  ((AT91PS_PDC)  0xFFFE4100) // (PDC_SPI1) Base Address</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ab49c3dde13b488ce08989cae9960fe32"> 2670</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SPI1      ((AT91PS_SPI)  0xFFFE4000) // (SPI1) Base Address</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9dedf1dca73f2b7ee08ec700668f34a7"> 2671</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SPI0  ((AT91PS_PDC)  0xFFFE0100) // (PDC_SPI0) Base Address</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae67865e8bc8329a94450b2593f88df04"> 2672</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SPI0      ((AT91PS_SPI)  0xFFFE0000) // (SPI0) Base Address</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a689aaee7d35e38c15f0d096850549494"> 2673</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US1   ((AT91PS_PDC)  0xFFFC4100) // (PDC_US1) Base Address</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ace9a2e5287fcacab6f3050f66b382eae"> 2674</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_US1       ((AT91PS_USART)    0xFFFC4000) // (US1) Base Address</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae1d89d92d26566a0593501750dd45690"> 2675</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US0   ((AT91PS_PDC)  0xFFFC0100) // (PDC_US0) Base Address</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9059088da859f9cedaa5cee3cc0ff6cf"> 2676</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_US0       ((AT91PS_USART)    0xFFFC0000) // (US0) Base Address</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6b352bd9e050f30440d75b3b7c92696a"> 2677</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SSC   ((AT91PS_PDC)  0xFFFD4100) // (PDC_SSC) Base Address</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7cfef3966881ac79efe0a889a18f0e0a"> 2678</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SSC       ((AT91PS_SSC)  0xFFFD4000) // (SSC) Base Address</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acec2e14822c165bf9c2fb5e91e1652ca"> 2679</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TWI       ((AT91PS_TWI)  0xFFFB8000) // (TWI) Base Address</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aac63200f2a1e7bb0992ab1acd3bcf75e"> 2680</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH3  ((AT91PS_PWMC_CH)  0xFFFCC260) // (PWMC_CH3) Base Address</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a95a11e0109fe908e382c77b4dbd4b886"> 2681</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH2  ((AT91PS_PWMC_CH)  0xFFFCC240) // (PWMC_CH2) Base Address</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a532256b939d55cf8d64421ae895d9f61"> 2682</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH1  ((AT91PS_PWMC_CH)  0xFFFCC220) // (PWMC_CH1) Base Address</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad327bf8d078e66885418142dcf7ecb69"> 2683</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH0  ((AT91PS_PWMC_CH)  0xFFFCC200) // (PWMC_CH0) Base Address</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa11003c2d8bcee4dd58e45522edde4a9"> 2684</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC      ((AT91PS_PWMC)     0xFFFCC000) // (PWMC) Base Address</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac9f3ffaccf5b51517ab51c004fc9643c"> 2685</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_UDP       ((AT91PS_UDP)  0xFFFB0000) // (UDP) Base Address</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac5f6642a35bcb83fbe8cf358511ba895"> 2686</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC0       ((AT91PS_TC)   0xFFFA0000) // (TC0) Base Address</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a5ecf7114cc5c9f9d559792f92dd584ca"> 2687</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC1       ((AT91PS_TC)   0xFFFA0040) // (TC1) Base Address</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0bd9ed3557b04fd390eb27f66c6e8ead"> 2688</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC2       ((AT91PS_TC)   0xFFFA0080) // (TC2) Base Address</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aaf7850d86742be51cc4bf623488a92af"> 2689</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TCB       ((AT91PS_TCB)  0xFFFA0000) // (TCB) Base Address</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0f1c5051a6adb66e604c19023bcd61a7"> 2690</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CAN_MB0   ((AT91PS_CAN_MB)   0xFFFD0200) // (CAN_MB0) Base Address</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac778901b748a01e773028f112ecea916"> 2691</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CAN_MB1   ((AT91PS_CAN_MB)   0xFFFD0220) // (CAN_MB1) Base Address</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ac98b19471a80439007ee302479cd0d9f"> 2692</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CAN_MB2   ((AT91PS_CAN_MB)   0xFFFD0240) // (CAN_MB2) Base Address</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa529d6150786005c8b3a18135a31bc49"> 2693</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CAN_MB3   ((AT91PS_CAN_MB)   0xFFFD0260) // (CAN_MB3) Base Address</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7b535e8af51ab3567637a48ef3b90902"> 2694</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CAN_MB4   ((AT91PS_CAN_MB)   0xFFFD0280) // (CAN_MB4) Base Address</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#acb68b2635e43b4e639ed9a6acce922a8"> 2695</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CAN_MB5   ((AT91PS_CAN_MB)   0xFFFD02A0) // (CAN_MB5) Base Address</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a1d5cbe99f6c3f26f59d2bbfb20491d04"> 2696</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CAN_MB6   ((AT91PS_CAN_MB)   0xFFFD02C0) // (CAN_MB6) Base Address</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a030c91aa6b91ee2a5e7bf76868fa9a1c"> 2697</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CAN_MB7   ((AT91PS_CAN_MB)   0xFFFD02E0) // (CAN_MB7) Base Address</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aade3111409454d7403119510969714d4"> 2698</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CAN       ((AT91PS_CAN)  0xFFFD0000) // (CAN) Base Address</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#aa7653a12a00346c470d5dcea6641a546"> 2699</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_EMAC      ((AT91PS_EMAC)     0xFFFDC000) // (EMAC) Base Address</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ad99b4bec9100b0faee5c2ec4c5816010"> 2700</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_ADC   ((AT91PS_PDC)  0xFFFD8100) // (PDC_ADC) Base Address</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a9adbfb8048d73603846d6fb348a64ace"> 2701</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_ADC       ((AT91PS_ADC)  0xFFFD8000) // (ADC) Base Address</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a6065d8120e661abf524c345de4f36317"> 2702</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_AES   ((AT91PS_PDC)  0xFFFA4100) // (PDC_AES) Base Address</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae6e8321a1df42ce4c3249d02a614bbc4"> 2703</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_AES       ((AT91PS_AES)  0xFFFA4000) // (AES) Base Address</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae572263113021341302e6ec48e399855"> 2704</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_TDES  ((AT91PS_PDC)  0xFFFA8100) // (PDC_TDES) Base Address</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a8c568043f3c17207831e54a6af6e20ce"> 2705</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TDES      ((AT91PS_TDES)     0xFFFA8000) // (TDES) Base Address</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">//               MEMORY MAPPING DEFINITIONS FOR AT91SAM7X256</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a03e412c1f537b06c9cf737703442dde4"> 2710</a></span>&#160;<span class="preprocessor">#define AT91C_ISRAM  ((char *)  0x00200000) // Internal SRAM base address</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2ff3e67e4ded320c0ce9316d4f55c1ad"> 2711</a></span>&#160;<span class="preprocessor">#define AT91C_ISRAM_SIZE     ((unsigned int) 0x00010000) // Internal SRAM size in byte (64 Kbyte)</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a7715d6de3269c66590f7c1d8dba0003d"> 2712</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH     ((char *)  0x00100000) // Internal ROM base address</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a96ee4d4fa7d006adb1d0c2082765e5f7"> 2713</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH_SIZE    ((unsigned int) 0x00040000) // Internal ROM size in byte (256 Kbyte)</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;</div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="comment">// - Hardware register definition</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR System Peripherals</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment">// - -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- </span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#if 0 </span><span class="comment">/*_RB_*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab66ac4615b2eaa08a688de2cc5485c42">AT91C_AIC_PRIOR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  0) ;- (AIC) Priority Level</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae5bbc658808876a515e3c1978738f3d0">AT91C_AIC_PRIOR_LOWEST</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0) ;- (AIC) Lowest priority level</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4bc441a87b9c4574b1bb9e271eb6dd27">AT91C_AIC_PRIOR_HIGHEST</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7) ;- (AIC) Highest priority level</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae85e6441c17346d01b4b4e50d9a43408">AT91C_AIC_SRCTYPE</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  5) ;- (AIC) Interrupt Source Type</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa92aff746ed8ef7777730997b8d48fe8">AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  5) ;- (AIC) Internal Sources Code Label High-level Sensitive</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a870b6ce64df33f436086693b8fd44c5d">AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  5) ;- (AIC) External Sources Code Label Low-level Sensitive</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a86089511cd0fbca7bac1371602313307">AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (AIC) Internal Sources Code Label Positive Edge triggered</div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3b6eda4438d361be0896ad6d246c43c3">AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (AIC) External Sources Code Label Negative Edge triggered</div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a09b8cd2380a101271ed1afe641a8bae8">AT91C_AIC_SRCTYPE_HIGH_LEVEL</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  5) ;- (AIC) Internal Or External Sources Code Label High-level Sensitive</div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9d086828d5d5cf42d54c84ea47359f12">AT91C_AIC_SRCTYPE_POSITIVE_EDGE</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  5) ;- (AIC) Internal Or External Sources Code Label Positive Edge triggered</div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">// - -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- </span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3184357c284cf8d1fbede2bfaa0df4f0">AT91C_AIC_NFIQ</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (AIC) NFIQ Status</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a60e31990bc2bf5a9f3e7be3db8591dea">AT91C_AIC_NIRQ</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (AIC) NIRQ Status</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment">// - -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- </span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a11ecc7ad7cb4c2d9f6a241c446b754dc">AT91C_AIC_DCR_PROT</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (AIC) Protection <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8ddbefbb5b53cacf7041b9ec7297843d">AT91C_AIC_DCR_GMSK</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (AIC) General Mask</div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;#endif</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment">// - -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- </span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3982db7f0a152f97164fcb1d5e542d3e">AT91C_PDC_RXTEN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (PDC) Receiver Transfer Enable</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af14c4afb41616b6f1e8191197bd18fc6">AT91C_PDC_RXTDIS</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (PDC) Receiver Transfer Disable</div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab2d3ab6a873b8cd209236fe95f051310">AT91C_PDC_TXTEN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (PDC) Transmitter Transfer Enable</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab2f2dd1bf21078d144719621c4dbc153">AT91C_PDC_TXTDIS</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (PDC) Transmitter Transfer Disable</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">// - -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- </span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Debug Unit</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">// - -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8f930447864be8dfd2e2301aadbcf33a">AT91C_US_RSTRX</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (DBGU) Reset Receiver</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a317d8138a2551b50d0d8416441925d66">AT91C_US_RSTTX</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (DBGU) Reset Transmitter</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1a8d3d3c9da3ec30865c86195dc52a5b">AT91C_US_RXEN</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (DBGU) Receiver Enable</div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a46c4a2d61496daf9a1146afa4d766b63">AT91C_US_RXDIS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (DBGU) Receiver Disable</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">AT91C_US_TXEN</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (DBGU) Transmitter Enable</div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3ec68a2522316c5c2489efd6431b822b">AT91C_US_TXDIS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (DBGU) Transmitter Disable</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad6068f29012e7e34052e5fe9e4a22249">AT91C_US_RSTSTA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (DBGU) Reset Status Bits</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">// - -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- </span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1c4a7e3caf7bbcfd26975147d565ea6d">AT91C_US_PAR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  9) ;- (DBGU) Parity type</div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af3f0e65596c98c22768b44e1d640071e">AT91C_US_PAR_EVEN</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  9) ;- (DBGU) Even Parity</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa4208c99f58575fc74238129af7f44e5">AT91C_US_PAR_ODD</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (DBGU) Odd Parity</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a18630918fdd31d05d09c40a75e5ef233">AT91C_US_PAR_SPACE</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  9) ;- (DBGU) Parity forced <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> 0 (Space)</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa062988aba8a352fad7dfd83af003d89">AT91C_US_PAR_MARK</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  9) ;- (DBGU) Parity forced <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> 1 (Mark)</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5487ae098e64da65b30e9e46eac4e9f1">AT91C_US_PAR_NONE</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt;  9) ;- (DBGU) No Parity</div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8cc9b4f4ced402d5a60422015497bc1a">AT91C_US_PAR_MULTI_DROP</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x6 &lt;&lt;  9) ;- (DBGU) Multi-drop mode</div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a53c28c925fd757be79bb9f07be5cf951">AT91C_US_CHMODE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 14) ;- (DBGU) Channel <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9bb3535a326183eea44b04c542e81b26">AT91C_US_CHMODE_NORMAL</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 14) ;- (DBGU) Normal <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>: The USART channel operates as an RX/TX USART.</div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c"> 2776</a></span>&#160;AT91C_US_CHMODE_AUTO      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 14) ;- (DBGU) Automatic <a class="code" href="ioat91sam7x256_8h.html#a91da789e9c954f4ca52a965dea29f0a7">Echo</a>: Receiver Data Input is connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> TXD pin.</div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a91da789e9c954f4ca52a965dea29f0a7"> 2777</a></span>&#160;AT91C_US_CHMODE_LOCAL     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 14) ;- (DBGU) Local <a class="code" href="ioat91sam7x256_8h.html#a0e346e260ca14f592819ecc37bb1453b">Loopback</a>: Transmitter Output Signal is connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> Receiver Input Signal.</div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#a0e346e260ca14f592819ecc37bb1453b"> 2778</a></span>&#160;AT91C_US_CHMODE_REMOTE    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 14) ;- (DBGU) Remote <a class="code" href="ioat91sam7x256_8h.html#a0e346e260ca14f592819ecc37bb1453b">Loopback</a>: RXD pin is internally connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> TXD pin.</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment">// - -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;AT91C_US_RXRDY            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (DBGU) RXRDY Interrupt</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad4db31f98adb8b55b5d3d775cd5a3f2a">AT91C_US_TXRDY</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (DBGU) TXRDY Interrupt</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac4cfc945f1d236225602678af7b8ac28">AT91C_US_ENDRX</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (DBGU) End of Receive Transfer Interrupt</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeae8155664bea7c98d86610eddc4aafc">AT91C_US_ENDTX</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (DBGU) End of Transmit Interrupt</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aea21ef19c312358353fbb5f992160e57">AT91C_US_OVRE</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (DBGU) Overrun Interrupt</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a45d31aa2c0bb45828974f29764d4341f">AT91C_US_FRAME</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (DBGU) Framing Error Interrupt</div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9b44e3508f60906033f7755c9a2eda84">AT91C_US_PARE</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (DBGU) Parity Error Interrupt</div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a962f85c7a326db03806303c2cf573c49">AT91C_US_TXEMPTY</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (DBGU) TXEMPTY Interrupt</div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2113a040ce814c3a8b410e183944ab6a">AT91C_US_TXBUFE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (DBGU) TXBUFE Interrupt</div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9c23b11a183452c100e58adf7d444b7a">AT91C_US_RXBUFF</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (DBGU) RXBUFF Interrupt</div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeb863fc3b5ecd99a75f9037642091a31">AT91C_US_COMM_TX</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 30) ;- (DBGU) COMM_TX Interrupt</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a64a07ed22258d3551524e5e3758e64a5">AT91C_US_COMM_RX</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 31) ;- (DBGU) COMM_RX Interrupt</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">// - -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">// - -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment">// - -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">// - -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- </span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0f54f0fcc648fc4e6ef14a7f1942fc6f">AT91C_US_FORCE_NTRST</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (DBGU) Force NTRST in JTAG</div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;</div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Clock Generator Controler</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment">// - -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- </span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abc58240679a941a11db833389e9cdb5f">AT91C_CKGR_MOSCEN</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (CKGR) Main Oscillator Enable</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af521ca4b677587a598023e5dc56719a1">AT91C_CKGR_OSCBYPASS</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (CKGR) Main Oscillator Bypass</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abf711498b5e24df6624a87d941bff78c">AT91C_CKGR_OSCOUNT</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt;  8) ;- (CKGR) Main Oscillator Start-up Time</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">// - -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0a4edafd10ec19ac8012b0a7816a16af">AT91C_CKGR_MAINF</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (CKGR) Main Clock Frequency</div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a73b42bd9104e5db128eeeaa9e2aacce7">AT91C_CKGR_MAINRDY</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (CKGR) Main Clock Ready</div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">// - -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- </span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afd3b2c5b0412f935aeb39c0f78d8f91c">AT91C_CKGR_DIV</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt;  0) ;- (CKGR) Divider Selected</div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac0ae713cfb4ad96b47cef49e71c5ff05">AT91C_CKGR_DIV_0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0) ;- (CKGR) Divider output is 0</div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8ba9b034b178a5883462c0b68560a88c">AT91C_CKGR_DIV_BYPASS</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1) ;- (CKGR) Divider is bypassed</div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a68d6a08acab31c911b17fed60dc292dd">AT91C_CKGR_PLLCOUNT</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3F &lt;&lt;  8) ;- (CKGR) PLL Counter</div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8bc5e7864ae6d6caef840eabb5c52e78">AT91C_CKGR_OUT</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 14) ;- (CKGR) PLL Output Frequency Range</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab50e86021e3b3e0aa815f578311f2c06">AT91C_CKGR_OUT_0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 14) ;- (CKGR) Please refer <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet</div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af3a0dfa809b22314f0fb54c16713e863">AT91C_CKGR_OUT_1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 14) ;- (CKGR) Please refer <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet</div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a410e38db81ba806bf2ff5e3de5f0d5d2">AT91C_CKGR_OUT_2</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 14) ;- (CKGR) Please refer <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet</div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae3e674d92ca57aa4825df959b3ce8163">AT91C_CKGR_OUT_3</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 14) ;- (CKGR) Please refer <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> PLL datasheet</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a44b46e50ecc26bbccde8938378a86a9f">AT91C_CKGR_MUL</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7FF &lt;&lt; 16) ;- (CKGR) PLL Multiplier</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae3b998ed6bb1e0da958109b31389aed0">AT91C_CKGR_USBDIV</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 28) ;- (CKGR) Divider <span class="keywordflow">for</span> USB Clocks</div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9ce88e4a133a495c8ac8c6c8083ac582">AT91C_CKGR_USBDIV_0</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 28) ;- (CKGR) Divider output is PLL clock output</div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a46951fbe3aba6bb30149956400061658">AT91C_CKGR_USBDIV_1</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 28) ;- (CKGR) Divider output is PLL clock output divided by 2</div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeee2e43a6c21910e5460bacacff9fc08">AT91C_CKGR_USBDIV_2</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 28) ;- (CKGR) Divider output is PLL clock output divided by 4</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Power Management Controler</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">// - -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac0b54b8eec4f185d31b506fa4ebb4659">AT91C_PMC_PCK</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (PMC) Processor Clock</div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1503d9b3a20ac41fcd02106c6a05812e">AT91C_PMC_UDP</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (PMC) USB Device Port Clock</div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4134e46a5c50b17e112c5641d0d46dff">AT91C_PMC_PCK0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (PMC) Programmable Clock Output</div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa4e39ed61c203c605be7ed47c73213fe">AT91C_PMC_PCK1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (PMC) Programmable Clock Output</div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a95ea2ca477d7add1e5e4d9ee9821dc45">AT91C_PMC_PCK2</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (PMC) Programmable Clock Output</div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a82d9fe431c9b62e9a5f83c2dfa65c83a">AT91C_PMC_PCK3</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (PMC) Programmable Clock Output</div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment">// - -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">// - -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- </span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">// - -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- </span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment">// - -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- </span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">// - -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- </span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">// - -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaa04778b864187f4ef69c232d5624c08">AT91C_PMC_CSS</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  0) ;- (PMC) Programmable Clock Selection</div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab296199ccb1353e23d03f34b8278e2e0">AT91C_PMC_CSS_SLOW_CLK</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0) ;- (PMC) Slow Clock is selected</div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a813d97b4a832b927fb1c9ea734e0c49d">AT91C_PMC_CSS_MAIN_CLK</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1) ;- (PMC) Main Clock is selected</div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a240341dbb684bff674083a308408fb96">AT91C_PMC_CSS_PLL_CLK</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3) ;- (PMC) Clock from PLL is selected</div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5008f2f510effd06886208cf385e03d5">AT91C_PMC_PRES</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  2) ;- (PMC) Programmable Clock Prescaler</div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af93c30b1c33911e107f7d80ec3bd447b">AT91C_PMC_PRES_CLK</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  2) ;- (PMC) Selected clock</div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a771237f361ba9230f118bbf90f008a5a">AT91C_PMC_PRES_CLK_2</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (PMC) Selected clock divided by 2</div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6e6a4ecd6663b6c0ee70c090d7e98894">AT91C_PMC_PRES_CLK_4</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  2) ;- (PMC) Selected clock divided by 4</div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac18fc13dafdb8d4594dbba875bed09a6">AT91C_PMC_PRES_CLK_8</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  2) ;- (PMC) Selected clock divided by 8</div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a600afc9944b0a01f4a750da8962c5316">AT91C_PMC_PRES_CLK_16</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt;  2) ;- (PMC) Selected clock divided by 16</div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3c6b34ef4131c2d5b242e3356a4fb4ee">AT91C_PMC_PRES_CLK_32</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5 &lt;&lt;  2) ;- (PMC) Selected clock divided by 32</div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a16055efe37c00e395bf9b8e9d6d4c827">AT91C_PMC_PRES_CLK_64</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x6 &lt;&lt;  2) ;- (PMC) Selected clock divided by 64</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment">// - -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">// - -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab701153e8fa354983de157cfadedd7a2">AT91C_PMC_MOSCS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (PMC) MOSC Status/Enable/Disable/Mask</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a794cb8ea85aa95014e6b4a6a527b1988">AT91C_PMC_LOCK</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (PMC) PLL Status/Enable/Disable/Mask</div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">AT91C_PMC_MCKRDY</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (PMC) MCK_RDY Status/Enable/Disable/Mask</div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0dfbbfdfce6a84247e6c785f2d76c8a8">AT91C_PMC_PCK0RDY</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (PMC) PCK0_RDY Status/Enable/Disable/Mask</div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9eaab47529d85c7eea6e644e216ea944">AT91C_PMC_PCK1RDY</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (PMC) PCK1_RDY Status/Enable/Disable/Mask</div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa57ac639cfd8784dfbdd7e6bf446f60f">AT91C_PMC_PCK2RDY</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (PMC) PCK2_RDY Status/Enable/Disable/Mask</div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a988a2dbbf4e21bf734c68a82396ec9b4">AT91C_PMC_PCK3RDY</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (PMC) PCK3_RDY Status/Enable/Disable/Mask</div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">// - -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">// - -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- </span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">// - -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Reset Controller Interface</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment">// - -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- </span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac6f23b32adaeb850f3db01283604d905">AT91C_RSTC_PROCRST</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (RSTC) Processor Reset</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a955d030f26231412c120bb3132ce56e2">AT91C_RSTC_PERRST</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (RSTC) Peripheral Reset</div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a57e2c621b94abfd7ad35c31c33dcac6d">AT91C_RSTC_EXTRST</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (RSTC) External Reset</div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa18a97761386e5a18f74400eeda6f113">AT91C_RSTC_KEY</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 24) ;- (RSTC) Password</div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment">// - -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- </span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8647938ff8ece9ed87e31620c83f0301">AT91C_RSTC_URSTS</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (RSTC) User Reset Status</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad836bd7b8548dfc47593ebd8a3ff4011">AT91C_RSTC_BODSTS</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (RSTC) Brownout Detection Status</div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acf50947499d8142fca62ea626b77fce0">AT91C_RSTC_RSTTYP</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  8) ;- (RSTC) Reset Type</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac8c4290ddd698e23911614b353f97ec2">AT91C_RSTC_RSTTYP_POWERUP</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (RSTC) Power-up Reset. VDDCORE rising.</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;AT91C_RSTC_RSTTYP_WAKEUP  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (RSTC) WakeUp Reset. VDDCORE rising.</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;AT91C_RSTC_RSTTYP_WATCHDOG <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (RSTC) Watchdog Reset. Watchdog overflow occured.</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;AT91C_RSTC_RSTTYP_SOFTWARE <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (RSTC) Software Reset. Processor reset required by <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> software.</div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;AT91C_RSTC_RSTTYP_USER    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt;  8) ;- (RSTC) User Reset. NRST pin detected low.</div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;AT91C_RSTC_RSTTYP_BROWNOUT <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5 &lt;&lt;  8) ;- (RSTC) Brownout Reset occured.</div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;AT91C_RSTC_NRSTL          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (RSTC) NRST pin level</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab8aec8f15a7c4fd75723da11513a9119">AT91C_RSTC_SRCMP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (RSTC) Software Reset Command in Progress.</div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">// - -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- </span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;AT91C_RSTC_URSTEN         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (RSTC) User Reset Enable</div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac4c3efb23695a0ecc4ec7cd7bd36950b">AT91C_RSTC_URSTIEN</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (RSTC) User Reset Interrupt Enable</div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a88087fec0c0bd6fb62dc4ca27005648a">AT91C_RSTC_ERSTL</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt;  8) ;- (RSTC) User Reset Enable</div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a05c7925d4222e93229ff3cb2633aa20d">AT91C_RSTC_BODIEN</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (RSTC) Brownout Detection Interrupt Enable</div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;</div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">// - -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- </span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adffc1c654af2fc3ab5ffc0521787f216">AT91C_RTTC_RTPRES</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (RTTC) Real-time Timer Prescaler Value</div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3a25ccc49d33d296f1369fbe0de131ab">AT91C_RTTC_ALMIEN</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (RTTC) Alarm Interrupt Enable</div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8b1fa743c6388662c279b13e931fbf1b">AT91C_RTTC_RTTINCIEN</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (RTTC) Real Time Timer Increment Interrupt Enable</div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab2a693e4069960bc7a8bef5e76040002">AT91C_RTTC_RTTRST</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (RTTC) Real Time Timer Restart</div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">// - -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- </span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acebecb0a20c4f0b4ae212213cad51fc4">AT91C_RTTC_ALMV</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  0) ;- (RTTC) Alarm Value</div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment">// - -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- </span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9d31b14a0e5428ef9db156cefed59d7a">AT91C_RTTC_CRTV</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  0) ;- (RTTC) Current Real-time Value</div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">// - -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- </span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a22bf9ab29ce142fff96b15fc77d2091e">AT91C_RTTC_ALMS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (RTTC) Real-time Alarm Status</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0cae5928afb38404973b0489ed5d0b51">AT91C_RTTC_RTTINC</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (RTTC) Real-time Timer Increment</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment">// - -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a530cdd281b4fb0828fa30fa8bc6d9502">AT91C_PITC_PIV</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF &lt;&lt;  0) ;- (PITC) Periodic Interval Value</div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a74f259e80bef7866567e4118c992146a">AT91C_PITC_PITEN</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (PITC) Periodic Interval Timer Enabled</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac2d23cd44f3075eeaf71d4b80de494f8">AT91C_PITC_PITIEN</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 25) ;- (PITC) Periodic Interval Timer Interrupt Enable</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">// - -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- </span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad9aa2174cedda4fea90f814f346caeb5">AT91C_PITC_PITS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (PITC) Periodic Interval Timer Status</div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">// - -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abe19805a51d45572affc66cfde229eea">AT91C_PITC_CPIV</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF &lt;&lt;  0) ;- (PITC) Current Periodic Interval Value</div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aae5dbbf1a38069fd56dc429ea51ee675">AT91C_PITC_PICNT</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFF &lt;&lt; 20) ;- (PITC) Periodic Interval Counter</div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">// - -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">// - -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- </span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae2ad52fd4b99b30d372c5a23b209d144">AT91C_WDTC_WDRSTT</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (WDTC) Watchdog Restart</div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2f80286cf30378eb04e5a94832efd4fd">AT91C_WDTC_KEY</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 24) ;- (WDTC) Watchdog KEY Password</div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">// - -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- </span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad0a6fee5bfa9a6e6ff69675aa78aaa94">AT91C_WDTC_WDV</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFF &lt;&lt;  0) ;- (WDTC) Watchdog Timer Restart</div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8bc0f0e0ba94fc295288ea67e033351d">AT91C_WDTC_WDFIEN</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (WDTC) Watchdog Fault Interrupt Enable</div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aab69aebae30f8b00613ce38d21842af6">AT91C_WDTC_WDRSTEN</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (WDTC) Watchdog Reset Enable</div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a01bd2716917bb781553cacc20dadd736">AT91C_WDTC_WDRPROC</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 14) ;- (WDTC) Watchdog Timer Restart</div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a14f2f2814929d111a4e7e8e1225d8a68">AT91C_WDTC_WDDIS</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (WDTC) Watchdog Disable</div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a90b3b54b990353f42ea64454eeadc565">AT91C_WDTC_WDD</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFF &lt;&lt; 16) ;- (WDTC) Watchdog Delta Value</div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1a49ae25dd4fc009d4992c8b41f35d5a">AT91C_WDTC_WDDBGHLT</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 28) ;- (WDTC) Watchdog Debug Halt</div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab9740dbe480fa2c505dea37ee6ad2161">AT91C_WDTC_WDIDLEHLT</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 29) ;- (WDTC) Watchdog Idle Halt</div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">// - -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa2d6bd01172c27288eb7d5dcdd18893c">AT91C_WDTC_WDUNF</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (WDTC) Watchdog Underflow</div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a07900f53d22ce8dc1576708761ca2f3b">AT91C_WDTC_WDERR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (WDTC) Watchdog Error</div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;</div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Voltage Regulator Mode Controller Interface</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="comment">// - -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register -------- </span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af7e17711279e7d6ba81e03b87b6dffce">AT91C_VREG_PSTDBY</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (VREG) Voltage Regulator Power Standby <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;</div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Memory Controller Interface</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">// - -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- </span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab6b8204ee6ccdefb2d36105a2073d01f">AT91C_MC_RCB</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (MC) Remap Command Bit</div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">// - -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- </span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a83add5d1d2f89823dea4c9e7de0044f3">AT91C_MC_UNDADD</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (MC) Undefined Addess Abort Status</div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1b3fbdb62ca970ae579a3672e8cf9c1d">AT91C_MC_MISADD</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (MC) Misaligned Addess Abort Status</div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8bfb506f1d00374bd55155c4f64bd5ac">AT91C_MC_ABTSZ</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (MC) Abort Size Status</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a44e3602d58de4b878889737e353b61be">AT91C_MC_ABTSZ_BYTE</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (MC) Byte</div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0a13bdc3d578896c79a5bb02840317f9">AT91C_MC_ABTSZ_HWORD</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (MC) Half-word</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a380b81e6fac8a2d5f449e5e1e84c38c2">AT91C_MC_ABTSZ_WORD</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (MC) Word</div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a722eba792397e6b4914393b1568bed7b">AT91C_MC_ABTTYP</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 10) ;- (MC) Abort Type Status</div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afbdc9661f6c7a1cc816b4c192b00258f">AT91C_MC_ABTTYP_DATAR</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 10) ;- (MC) Data <a class="code" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a25c9e10a822050804bfb5447bba9ea98">AT91C_MC_ABTTYP_DATAW</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (MC) Data Write</div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a16ce99f0f201bd373ed95b26988c5ffc">AT91C_MC_ABTTYP_FETCH</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 10) ;- (MC) Code Fetch</div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad9f0ffb340fe4ccca8438bd941f800a0">AT91C_MC_MST0</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (MC) Master 0 Abort Source</div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6ac63d9679da659f2cfed44d469c7ea7">AT91C_MC_MST1</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (MC) Master 1 Abort Source</div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a410c1fc6c826559a0cc5a00cb6ac4b4a">AT91C_MC_SVMST0</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (MC) Saved Master 0 Abort Source</div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adb9e13156e6ec0b2118e258087f267be">AT91C_MC_SVMST1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 25) ;- (MC) Saved Master 1 Abort Source</div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment">// - -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a28791a45fc8d97eaf19f89d59af16bdd">AT91C_MC_FRDY</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (MC) Flash Ready</div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5c23992ce74663c5c677c9ffa4f9ca8a">AT91C_MC_LOCKE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (MC) Lock Error</div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a51003d4a42a14b09c31e40b112a3444e">AT91C_MC_PROGE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (MC) Programming Error</div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acfb9c2131577637928888eba5e37feb9">AT91C_MC_NEBP</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (MC) No Erase Before Programming</div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abde1149723253a6b754a0e046a0743f2">AT91C_MC_FWS</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (MC) Flash Wait State</div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5"> 2976</a></span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a24a24f5e0887516b01745b784bb79acc">AT91C_MC_FWS_0FWS</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (MC) 1 cycle <span class="keywordflow">for</span> <a class="code" href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a>, 2 <span class="keywordflow">for</span> Write operations</div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2c9b74e35c152de5a755a13a05e51349">AT91C_MC_FWS_1FWS</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (MC) 2 cycles <span class="keywordflow">for</span> Read, 3 <span class="keywordflow">for</span> Write operations</div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a686bdaa960fa1c91cb3451b639aac253">AT91C_MC_FWS_2FWS</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (MC) 3 cycles <span class="keywordflow">for</span> Read, 4 <span class="keywordflow">for</span> Write operations</div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a62e144d03d7512ddc936e3075294bfc0">AT91C_MC_FWS_3FWS</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (MC) 4 cycles <span class="keywordflow">for</span> Read, 4 <span class="keywordflow">for</span> Write operations</div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4cd92d2de8be30cf8e64c12516d96d00">AT91C_MC_FMCN</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 16) ;- (MC) Flash Microsecond Cycle Number</div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment">// - -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- </span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afa08db9089e589641ed9288d46c9614a">AT91C_MC_FCMD</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt;  0) ;- (MC) Flash Command</div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afa4afd5ef56ff009bde9e6e44ab5aae7">AT91C_MC_FCMD_START_PROG</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1) ;- (MC) Starts <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming of th epage specified by PAGEN.</div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;AT91C_MC_FCMD_LOCK        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2) ;- (MC) Starts <a class="code" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> lock sequence of <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> 7 of <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN.</div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;AT91C_MC_FCMD_PROG_AND_LOCK <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3) ;- (MC) The lock sequence automatically happens after <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> programming sequence is completed.</div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;AT91C_MC_FCMD_UNLOCK      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4) ;- (MC) Starts an unlock sequence of <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sector defined by <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> bits 4 <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> 7 of <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> field PAGEN.</div>
<div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#af3f98a22ac59aa828d3622dcd1a2cd94"> 2987</a></span>&#160;AT91C_MC_FCMD_ERASE_ALL   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x8) ;- (MC) Starts <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> erase of <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> entire flash.If at least <a class="code" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> page is <a class="code" href="ioat91sam7x256_8h.html#af3f98a22ac59aa828d3622dcd1a2cd94">locked</a>, <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> command is cancelled.</div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;AT91C_MC_FCMD_SET_GP_NVM  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xB) ;- (MC) Set General Purpose NVM bits.</div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;AT91C_MC_FCMD_CLR_GP_NVM  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xD) ;- (MC) Clear General Purpose NVM bits.</div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;AT91C_MC_FCMD_SET_SECURITY <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF) ;- (MC) Set Security Bit.</div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;AT91C_MC_PAGEN            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3FF &lt;&lt;  8) ;- (MC) Page Number</div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1cbd8e060f370881e5513905b9a4400d">AT91C_MC_KEY</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 24) ;- (MC) Writing Protect Key</div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">// - -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6889b77fb99e4a2b1a07cb9b6a5ad857">AT91C_MC_SECURITY</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (MC) Security Bit Status</div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a77973b31e0de8f783117d9e81624bd1d">AT91C_MC_GPNVM0</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (MC) Sector 0 Lock Status</div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3d219d794fc09544a80daa38bb4ec6fb">AT91C_MC_GPNVM1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (MC) Sector 1 Lock Status</div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a364c37442845f55309a2bd2a570fa65b">AT91C_MC_GPNVM2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (MC) Sector 2 Lock Status</div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3dbf487d59f269f85f06e9517e892820">AT91C_MC_GPNVM3</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (MC) Sector 3 Lock Status</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afcc44ce3e43904353c35801da8f07b4c">AT91C_MC_GPNVM4</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (MC) Sector 4 Lock Status</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a870f46762932a34cec683ea772e16939">AT91C_MC_GPNVM5</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (MC) Sector 5 Lock Status</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7d51945411fc4f34fb0b0a5070554b7e">AT91C_MC_GPNVM6</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 14) ;- (MC) Sector 6 Lock Status</div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af15097f4e117f1ef3673f1ad9120dcf2">AT91C_MC_GPNVM7</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (MC) Sector 7 Lock Status</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8837a767ba9bebb4e1867394e6ef4d94">AT91C_MC_LOCKS0</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (MC) Sector 0 Lock Status</div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6be750933740d336b55dd8d8e467a003">AT91C_MC_LOCKS1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (MC) Sector 1 Lock Status</div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4d73d4c348b2cf0545d991b3f858b6a0">AT91C_MC_LOCKS2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (MC) Sector 2 Lock Status</div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1616435849d9c56515fe93afa5921e99">AT91C_MC_LOCKS3</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 19) ;- (MC) Sector 3 Lock Status</div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a90d0ce32f6fd4a0741c1895901e5f6fd">AT91C_MC_LOCKS4</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 20) ;- (MC) Sector 4 Lock Status</div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a30747aaee928ce37676044fc054ef2d2">AT91C_MC_LOCKS5</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 21) ;- (MC) Sector 5 Lock Status</div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af08178928b1c222b5c8f77118545a981">AT91C_MC_LOCKS6</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 22) ;- (MC) Sector 6 Lock Status</div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae99cc78f64afd20d980185980bafc47d">AT91C_MC_LOCKS7</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 23) ;- (MC) Sector 7 Lock Status</div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a01bba183b0d0e85f2e5111464fed5d9a">AT91C_MC_LOCKS8</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (MC) Sector 8 Lock Status</div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a138a49a023ee1e8d4d5769d09813bb62">AT91C_MC_LOCKS9</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 25) ;- (MC) Sector 9 Lock Status</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2e0f2c8ac71257fa1559f93658ea037d">AT91C_MC_LOCKS10</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 26) ;- (MC) Sector 10 Lock Status</div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8e6480d4c2ceb227a2478985322b115c">AT91C_MC_LOCKS11</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 27) ;- (MC) Sector 11 Lock Status</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a51aa6cf64868087e2d522c49e3e4e26a">AT91C_MC_LOCKS12</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 28) ;- (MC) Sector 12 Lock Status</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a031625681fe68f737d2c94af5a7764d5">AT91C_MC_LOCKS13</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 29) ;- (MC) Sector 13 Lock Status</div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a436c78823744781881884f699db34304">AT91C_MC_LOCKS14</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 30) ;- (MC) Sector 14 Lock Status</div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab49990c4303faa7aa6c0165a602b3931">AT91C_MC_LOCKS15</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 31) ;- (MC) Sector 15 Lock Status</div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;</div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Serial Parallel Interface</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment">// - -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- </span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af8b6cf825aa844af2db7ad732771d676">AT91C_SPI_SPIEN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (SPI) SPI Enable</div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acc6bb7762dad073f7f4b19abf04a389a">AT91C_SPI_SPIDIS</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (SPI) SPI Disable</div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a62264b14022d2ed854bd8a9961f121fc">AT91C_SPI_SWRST</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (SPI) SPI Software reset</div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abc117c104afa7592c1d0d8aa8bf9ab67">AT91C_SPI_LASTXFER</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (SPI) SPI Last Transfer</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment">// - -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- </span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a479f6b3128f737b47531279618b667f7">AT91C_SPI_MSTR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (SPI) Master/Slave <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab4e1cc60b7b4be8d4359e7b44de4ebf5">AT91C_SPI_PS</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (SPI) Peripheral Select</div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac64fe273c5fe9d9c70e77c2061b310ef">AT91C_SPI_PS_FIXED</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  1) ;- (SPI) Fixed Peripheral Select</div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae633f0edacf72f6ed9a09979289183fc">AT91C_SPI_PS_VARIABLE</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (SPI) Variable Peripheral Select</div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a421746a552f05b77817e1ebcc8ded96c">AT91C_SPI_PCSDEC</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (SPI) Chip Select Decode</div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4d2163d1d5663fe26f5ad8a11546cc70">AT91C_SPI_FDIV</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (SPI) Clock Selection</div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a42cacded2971792f4ba8c9909b658351">AT91C_SPI_MODFDIS</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (SPI) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Detection</div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa6ae52cc314108f3c0967bf06f8cbb12">AT91C_SPI_LLB</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (SPI) Clock Selection</div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac7f7e2b57e7496b554cb96ec8f3160ef">AT91C_SPI_PCS</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt; 16) ;- (SPI) Peripheral Chip Select</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2377012e46cf5b1981b40333c43004fa">AT91C_SPI_DLYBCS</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 24) ;- (SPI) Delay Between Chip Selects</div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">// - -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- </span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa02a30ad0984b3ef5e385afabea5a21e">AT91C_SPI_RD</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (SPI) Receive Data</div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab2be5161c5a993475193d9b570e90077">AT91C_SPI_RPCS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt; 16) ;- (SPI) Peripheral Chip Select Status</div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">// - -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- </span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a83a595a0fed81189c4c6da9108a5c1d9">AT91C_SPI_TD</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (SPI) Transmit Data</div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8f92018227b7c2e18c163e0c650d566e">AT91C_SPI_TPCS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt; 16) ;- (SPI) Peripheral Chip Select Status</div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment">// - -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- </span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a22e75b78402111d55c7eb78cf540c096">AT91C_SPI_RDRF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (SPI) Receive Data Register Full</div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a56ad596122900367194c9701a4100cc6">AT91C_SPI_TDRE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (SPI) Transmit Data Register Empty</div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac0e07aa9c32da2093dca301108785c77">AT91C_SPI_MODF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (SPI) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Fault Error</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0a3aaa73a28d5393e49113df273cc1aa">AT91C_SPI_OVRES</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (SPI) Overrun Error Status</div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab58d70225915de985a5253431b6cfbfd">AT91C_SPI_ENDRX</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (SPI) End of Receiver Transfer</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a89af683d676b67f1ad69fb6412954e4b">AT91C_SPI_ENDTX</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (SPI) End of Receiver Transfer</div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a142e654f86c8bfdf000b7023643f8e88">AT91C_SPI_RXBUFF</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (SPI) RXBUFF Interrupt</div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8550c94e16bc7c37b93dd89bbcfcc608">AT91C_SPI_TXBUFE</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (SPI) TXBUFE Interrupt</div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ace9aa7a013275f15f98be885f53d38ea">AT91C_SPI_NSSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (SPI) NSSR Interrupt</div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad71ab9171309a50418dce0384ae107e3">AT91C_SPI_TXEMPTY</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (SPI) TXEMPTY Interrupt</div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeb37401a277a158bc56530c48cfc939a">AT91C_SPI_SPIENS</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (SPI) Enable Status</div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment">// - -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment">// - -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">// - -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">// - -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a786c67ebde1fb4e6cfa1222735fb4037">AT91C_SPI_CPOL</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (SPI) Clock Polarity</div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a328473b3283187759952d9d202244b7c">AT91C_SPI_NCPHA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (SPI) Clock Phase</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9bfb568f1ed298474b3bf4d69ac2edcd">AT91C_SPI_CSAAT</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (SPI) Chip Select Active After Transfer</div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3a905093a22aecf9818ecefe9a67f51a">AT91C_SPI_BITS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt;  4) ;- (SPI) Bits Per Transfer</div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a65cc4fbef8c78d2e57bb097e0dd96ddb">AT91C_SPI_BITS_8</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  4) ;- (SPI) 8 Bits Per transfer</div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac28697cac7288825cf48fcd73eedddf0">AT91C_SPI_BITS_9</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (SPI) 9 Bits Per transfer</div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a402baea61bde4ca4b266f37c09793e6a">AT91C_SPI_BITS_10</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  4) ;- (SPI) 10 Bits Per transfer</div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae80f2a00ab34077c868b21a587f0c68e">AT91C_SPI_BITS_11</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  4) ;- (SPI) 11 Bits Per transfer</div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a846425a366188702bcf98d17ade90c4b">AT91C_SPI_BITS_12</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt;  4) ;- (SPI) 12 Bits Per transfer</div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1b82d14749d1d1f796054638d0d98480">AT91C_SPI_BITS_13</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5 &lt;&lt;  4) ;- (SPI) 13 Bits Per transfer</div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a281cda5d012229e61615478d10b1d9bf">AT91C_SPI_BITS_14</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x6 &lt;&lt;  4) ;- (SPI) 14 Bits Per transfer</div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a31a060e85ea4ae41f4adc76d57c8fa71">AT91C_SPI_BITS_15</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  4) ;- (SPI) 15 Bits Per transfer</div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae82c536038593b7a5952476e94067017">AT91C_SPI_BITS_16</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x8 &lt;&lt;  4) ;- (SPI) 16 Bits Per transfer</div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a55d464c3b90c13b2d133360ddcd06f51">AT91C_SPI_SCBR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt;  8) ;- (SPI) Serial Clock Baud Rate</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af82cf4250c4ed29267b5c39dbad2f3b5">AT91C_SPI_DLYBS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 16) ;- (SPI) Delay Before SPCK</div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a62eb4fc41727d04cfa69f31536e060e8">AT91C_SPI_DLYBCT</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 24) ;- (SPI) Delay Between Consecutive Transfers</div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Usart</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="comment">// - -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a667a687bad11763e128d9d03f7872462">AT91C_US_STTBRK</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (USART) Start Break</div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a34fbaef25acd1b86017f2969bc0af0c4">AT91C_US_STPBRK</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (USART) Stop Break</div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9bdbe4c51ea6128f03e65e4fe693b68c">AT91C_US_STTTO</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (USART) Start Time-out</div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aee64c1f2590ee543e81b7a5f11bbda12">AT91C_US_SENDA</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (USART) Send Address</div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9696b5b211bed0957e0ce3fbb407e13b">AT91C_US_RSTIT</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (USART) Reset Iterations</div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7a9ec9ae8d3b8647cb0387535fe99878">AT91C_US_RSTNACK</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 14) ;- (USART) Reset Non Acknowledge</div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a83f36ddece1b0f57d3c165b281c2a457">AT91C_US_RETTO</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (USART) Rearm Time-out</div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa8ff739ad732697c1e4b776f38d343ef">AT91C_US_DTREN</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (USART) Data Terminal ready Enable</div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">AT91C_US_DTRDIS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (USART) Data Terminal ready Disable</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afa2f776efe032418af98b643ffb3f8e3">AT91C_US_RTSEN</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (USART) Request <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> Send enable</div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a211282d443fd0b66b9aeb52269bf8a19">AT91C_US_RTSDIS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 19) ;- (USART) Request <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> Send Disable</div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment">// - -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a54b74c8e47f7ab03edb6f2fa771bb8c9">AT91C_US_USMODE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt;  0) ;- (USART) Usart mode</div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aedc8f1da3d47745d56ae7a94c9900e53">AT91C_US_USMODE_NORMAL</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0) ;- (USART) Normal</div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a08841e157236369a9878ee21539c937a">AT91C_US_USMODE_RS485</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1) ;- (USART) RS485</div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aff13736853d74e95c9bdf99b4d1d50c2">AT91C_US_USMODE_HWHSH</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2) ;- (USART) Hardware Handshaking</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4785752b1bad8fdd33e9e2e211deb4ad">AT91C_US_USMODE_MODEM</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3) ;- (USART) Modem</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a485a64212cf24e677c95d32e0bf77bf4">AT91C_US_USMODE_ISO7816_0</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4) ;- (USART) ISO7816 <a class="code" href="ioat91sam7x256_8h.html#ae6de16d7dad6ab642701a1cd27936218">protocol</a>: T = 0</div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="ioat91sam7x256_8h.html#ae6de16d7dad6ab642701a1cd27936218"> 3100</a></span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a426462a8b108ad93aeee66c233ef7cfe">AT91C_US_USMODE_ISO7816_1</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x6) ;- (USART) ISO7816 <a class="code" href="ioat91sam7x256_8h.html#ae6de16d7dad6ab642701a1cd27936218">protocol</a>: T = 1</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac312d738280e765e9889e11981230bec">AT91C_US_USMODE_IRDA</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x8) ;- (USART) IrDA</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1ef61ea6cfc34a336b371add0d0e7bce">AT91C_US_USMODE_SWHSH</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xC) ;- (USART) Software Handshaking</div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab954e9525e22961efd5283060bf8c26e">AT91C_US_CLKS</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  4) ;- (USART) Clock Selection (Baud Rate generator Input Clock</div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a96988c1c28f85099e88679fdc389b02f">AT91C_US_CLKS_CLOCK</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  4) ;- (USART) Clock</div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af59a5002bd0b6b0b544fea38b48d6df6">AT91C_US_CLKS_FDIV1</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (USART) fdiv1</div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4d4ac43a530645d31920ab7a0e97656d">AT91C_US_CLKS_SLOW</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  4) ;- (USART) slow_clock (ARM)</div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a739f61b8aac76af08dc42b3af9505abd">AT91C_US_CLKS_EXT</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  4) ;- (USART) External (SCK)</div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a622f82c943fbb8dbe30d8c482ac27b8a">AT91C_US_CHRL</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  6) ;- (USART) Clock Selection (Baud Rate generator Input Clock</div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a330e29f7f16295c2b25853dad22c87f7">AT91C_US_CHRL_5_BITS</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  6) ;- (USART) Character Length: 5 bits</div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8a05bbd1b8cd25765a81934f73e07e55">AT91C_US_CHRL_6_BITS</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (USART) Character Length: 6 bits</div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5f7c2375932edf30a8c807edbd43c8a1">AT91C_US_CHRL_7_BITS</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  6) ;- (USART) Character Length: 7 bits</div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a24e961af79b1cf5bdd081e542fb0a68c">AT91C_US_CHRL_8_BITS</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  6) ;- (USART) Character Length: 8 bits</div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6742d5c71293dcf214b58d02f5204ed5">AT91C_US_SYNC</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (USART) Synchronous <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Select</div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4e801e6efe31b19ce0259d2bc7d9bb75">AT91C_US_NBSTOP</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 12) ;- (USART) Number of Stop bits</div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae6197043098a1d7254e57377a20a6d1d">AT91C_US_NBSTOP_1_BIT</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 12) ;- (USART) 1 stop bit</div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aab8436d580c1da51295b1a12ab1475b4">AT91C_US_NBSTOP_15_BIT</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits</div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af7368a739bd3b1d9eb2376ec66b549da">AT91C_US_NBSTOP_2_BIT</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 12) ;- (USART) 2 stop bits</div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a931e762d6ef61bb5a32327f5c9cec346">AT91C_US_MSBF</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (USART) Bit Order</div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af875fd0e9ab43cb42bc2c7a3223f38af">AT91C_US_MODE9</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (USART) 9-bit Character length</div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">AT91C_US_CKLO</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (USART) Clock Output Select</div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a257c98ad8375c37549893754d71d847d">AT91C_US_OVER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 19) ;- (USART) Over Sampling <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad19157e5761a347dc97cf7f7fb99db41">AT91C_US_INACK</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 20) ;- (USART) Inhibit Non Acknowledge</div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6ac6073d3ebf2a9a96cae6a2153b9578">AT91C_US_DSNACK</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 21) ;- (USART) Disable Successive NACK</div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3f33466540b1af26616115483dadc50a">AT91C_US_MAX_ITER</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (USART) Number of Repetitions</div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6dc21a41ebf3aa87e150902b2ec26f80">AT91C_US_FILTER</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 28) ;- (USART) Receive Line Filter</div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">// - -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2ec4bfa2ed1550ba194557620bb0e2f9">AT91C_US_RXBRK</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (USART) Break Received/End of Break</div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5f33b22453ba10500116bee8cd01bb11">AT91C_US_TIMEOUT</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (USART) Receiver Time-out</div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a55202f99005121a026698260e1fcc7a2">AT91C_US_ITERATION</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (USART) Max number of Repetitions Reached</div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5b583db472780465fd7c12d56869e836">AT91C_US_NACK</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (USART) Non Acknowledge</div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8b12a4e70bafb2468ce3407cdc13ea02">AT91C_US_RIIC</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (USART) Ring INdicator Input Change Flag</div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a500e29def8da7d0b281cf72e32d8e26b">AT91C_US_DSRIC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (USART) Data Set Ready Input Change Flag</div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af59df6b9a33fefc9b38335560957ed38">AT91C_US_DCDIC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (USART) Data Carrier Flag</div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1db34685cd82e7afb8a05927f7ad35aa">AT91C_US_CTSIC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 19) ;- (USART) Clear To Send Input Change Flag</div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">// - -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">// - -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">// - -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a78aad73d3d671a4b4835ab8de978e454">AT91C_US_RI</a>               <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 20) ;- (USART) Image of RI Input</div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa175adb7c1f19272e1f480ce6010928f">AT91C_US_DSR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 21) ;- (USART) Image of DSR Input</div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6c2a1ad3ab3043766411bb50e7e6a50b">AT91C_US_DCD</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 22) ;- (USART) Image of DCD Input</div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a868e34a72467f269d9f054922b08b669">AT91C_US_CTS</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 23) ;- (USART) Image of CTS Input</div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;</div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface</span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">// - -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa7df2761c0ae4a46514d91b2586d0c0b">AT91C_SSC_RXEN</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (SSC) Receive Enable</div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa071e5024c302d4051cb47cacaa48b70">AT91C_SSC_RXDIS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (SSC) Receive Disable</div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a57ac83bbf3f2b07e8852e4af21a98590">AT91C_SSC_TXEN</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (SSC) Transmit Enable</div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a98635a33b6c91953eb908c3bdb772ed3">AT91C_SSC_TXDIS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (SSC) Transmit Disable</div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9633270e3ed0b135ee575e473af59923">AT91C_SSC_SWRST</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (SSC) Software Reset</div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="comment">// - -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9e6b3d5f9d5231a49474899822f082b5">AT91C_SSC_CKS</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  0) ;- (SSC) Receive/Transmit Clock Selection</div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af3b0d5267e547d14533fe6ab39735b71">AT91C_SSC_CKS_DIV</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0) ;- (SSC) Divided Clock</div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a91f865117049de686415648540bfbd17">AT91C_SSC_CKS_TK</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1) ;- (SSC) TK Clock signal</div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7abfd3e00e922c8d2c484aac620b5879">AT91C_SSC_CKS_RK</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2) ;- (SSC) RK pin</div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a24072139b3dd18a7a36aa249794aa226">AT91C_SSC_CKO</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  2) ;- (SSC) Receive/Transmit Clock Output <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Selection</div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">AT91C_SSC_CKO_NONE</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  2) ;- (SSC) Receive/Transmit Clock Output <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>: None RK pin: Input-only</div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7aa0a9a799502b274da42f61ba8f8ff8">AT91C_SSC_CKO_CONTINOUS</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (SSC) Continuous Receive/Transmit Clock RK pin: Output</div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8ed1083dc80124599c9e85fe3fa600c2">AT91C_SSC_CKO_DATA_TX</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  2) ;- (SSC) Receive/Transmit Clock only during data transfers RK pin: Output</div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2ccc913719c9e584d1c8a67f988696fb">AT91C_SSC_CKI</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (SSC) Receive/Transmit Clock Inversion</div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4b085ac152c89d19d2119d4dbc4748d1">AT91C_SSC_START</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt;  8) ;- (SSC) Receive/Transmit Start Selection</div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6d01e790e729a53955ce1fe9c5d77a6b">AT91C_SSC_START_CONTINOUS</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (SSC) Continuous, as soon as <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> receiver is enabled, and immediately after <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> end of transfer of <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> previous data.</div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;AT91C_SSC_START_TX        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (SSC) Transmit/Receive start</div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a047db59e34c88b4624217e34e45f3786">AT91C_SSC_START_LOW_RF</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (SSC) Detection of <a class="code" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> low level on RF input</div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af6987f76f45123f2eb48b4a22287407a">AT91C_SSC_START_HIGH_RF</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (SSC) Detection of <a class="code" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> high level on RF input</div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afd4e58b365fb2e0c3a584f83c4a51706">AT91C_SSC_START_FALL_RF</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt;  8) ;- (SSC) Detection of <a class="code" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> falling edge on RF input</div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeca4c3425f3a4b2da6dc816387833236">AT91C_SSC_START_RISE_RF</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5 &lt;&lt;  8) ;- (SSC) Detection of <a class="code" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> rising edge on RF input</div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae7fd48e4a61e1b64933f02f2cb3dabff">AT91C_SSC_START_LEVEL_RF</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x6 &lt;&lt;  8) ;- (SSC) Detection of any level change on RF input</div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a556c5e6e3baaf31bb0a3d02a64caf930">AT91C_SSC_START_EDGE_RF</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  8) ;- (SSC) Detection of any edge on RF input</div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7fbcc0ca211fd65164db6e7f2b8e1db4">AT91C_SSC_START_0</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x8 &lt;&lt;  8) ;- (SSC) Compare 0</div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8a4c629d363ed4f14b05873023f65242">AT91C_SSC_STTDLY</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 16) ;- (SSC) Receive/Transmit Start Delay</div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5591a1d593f1a8cb1a37a02ed1f118dd">AT91C_SSC_PERIOD</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 24) ;- (SSC) Receive/Transmit Period Divider Selection</div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="comment">// - -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- </span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aebfe3d53df7cd7457d21b8e7f577031e">AT91C_SSC_DATLEN</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1F &lt;&lt;  0) ;- (SSC) Data Length</div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a041f3a41034bc6b75137170b81747d0c">AT91C_SSC_LOOP</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (SSC) Loop <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a934f2e5cc17964df08cf48c89913bfbe">AT91C_SSC_MSBF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (SSC) Most Significant Bit First</div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acc9a2e81348cda02f7ebd988a44a2453">AT91C_SSC_DATNB</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt;  8) ;- (SSC) Data Number per Frame</div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6583880582b7d73e3f014e218b83e844">AT91C_SSC_FSLEN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt; 16) ;- (SSC) Receive/Transmit Frame Sync length</div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aebae2d8d8c6dfda036da6c983c553a24">AT91C_SSC_FSOS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt; 20) ;- (SSC) Receive/Transmit Frame Sync Output Selection</div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5ed0c5f75224acc7fc446a37bab08047">AT91C_SSC_FSOS_NONE</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 20) ;- (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only</div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a27e019b859556184fb783c6efd30b8b1">AT91C_SSC_FSOS_NEGATIVE</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 20) ;- (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse</div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a57270f9a9cc51b04afb30086fa4a3bb7">AT91C_SSC_FSOS_POSITIVE</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 20) ;- (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse</div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae16b1194e6d76a21e5842a168ce60c67">AT91C_SSC_FSOS_LOW</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 20) ;- (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer</div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a010d88ba3e69717538818da4e93da453">AT91C_SSC_FSOS_HIGH</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt; 20) ;- (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer</div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a22f83ee68e0dd03aa8175a4a2c6ee48c">AT91C_SSC_FSOS_TOGGLE</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5 &lt;&lt; 20) ;- (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer</div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abb16b227b07b73970fc7643a8e2c2677">AT91C_SSC_FSEDGE</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (SSC) Frame Sync Edge Detection</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment">// - -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- </span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment">// - -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- </span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abffd823a26b0bdc8736d168b7b29b2ae">AT91C_SSC_DATDEF</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (SSC) Data Default Value</div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a928cb94b3d4345577eb71a0384f1e2b1">AT91C_SSC_FSDEN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 23) ;- (SSC) Frame Sync Data Enable</div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">// - -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- </span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afa0220dcd9f6cb602a72e0c594589c6b">AT91C_SSC_TXRDY</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (SSC) Transmit Ready</div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3e83e20c81520ec24b1f2d58a623410b">AT91C_SSC_TXEMPTY</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (SSC) Transmit Empty</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a94576c033a97680baef94a239ff51457">AT91C_SSC_ENDTX</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (SSC) End Of Transmission</div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a79bb1798c375e73a0ee053722fa6b9b6">AT91C_SSC_TXBUFE</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (SSC) Transmit Buffer Empty</div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0943564de8f25d715a60277a1138ef85">AT91C_SSC_RXRDY</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (SSC) Receive Ready</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a97cb0b39454b8384237dbd20a3d280d7">AT91C_SSC_OVRUN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (SSC) Receive Overrun</div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9f6a5f61fd3b42b7dada79d281d1cca8">AT91C_SSC_ENDRX</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (SSC) End of Reception</div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a89870caf2f23d997e01a5b7f61b09261">AT91C_SSC_RXBUFF</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (SSC) Receive Buffer Full</div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a00b33f71ce89a3d1482901b72a4b020f">AT91C_SSC_TXSYN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (SSC) Transmit Sync</div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adf5fa0d604e3edb42ac7dff9fd8d172a">AT91C_SSC_RXSYN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (SSC) Receive Sync</div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab5ed21f902c53a28156aef969036856c">AT91C_SSC_TXENA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (SSC) Transmit Enable</div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8c6cc1f5eda5e84ed1b5030f90de8c55">AT91C_SSC_RXENA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (SSC) Receive Enable</div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="comment">// - -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="comment">// - -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="comment">// - -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;</div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Two-wire Interface</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">// - -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- </span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a65d3781517ef6df35e4858dc60370c6d">AT91C_TWI_START</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (TWI) Send <a class="code" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> START Condition</div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5e464d6e72b1bb1c919dc94f5a4e9a19">AT91C_TWI_STOP</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (TWI) Send <a class="code" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> STOP Condition</div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a57e54d515cf6271cb8c3370cb6f2decb">AT91C_TWI_MSEN</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (TWI) TWI Master Transfer Enabled</div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9164ccbd0f08ec84953f634aff3b4c54">AT91C_TWI_MSDIS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (TWI) TWI Master Transfer Disabled</div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a062994c3d4283286adf67c183dbee328">AT91C_TWI_SWRST</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (TWI) Software Reset</div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">// - -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1f25cd146fba43daf62840aea54c34aa">AT91C_TWI_IADRSZ</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (TWI) Internal Device Address Size</div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4c065357c9430fa52f135d653b243ee3">AT91C_TWI_IADRSZ_NO</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (TWI) No <span class="keyword">internal</span> device address</div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5268dfd7f7bdcee41e811b5c90ce4c3f">AT91C_TWI_IADRSZ_1_BYTE</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (TWI) One-byte <span class="keyword">internal</span> device address</div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a690289c1337ae72208f79d00d11f51f2">AT91C_TWI_IADRSZ_2_BYTE</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (TWI) Two-byte <span class="keyword">internal</span> device address</div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a26d31e1aaffcdb5383f9ad995e757ce8">AT91C_TWI_IADRSZ_3_BYTE</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (TWI) Three-byte <span class="keyword">internal</span> device address</div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adb131e2f68f4b950a176ac7e436d2378">AT91C_TWI_MREAD</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (TWI) Master Read Direction</div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af3d4421d7e164c2e7be47890f9701d2f">AT91C_TWI_DADR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7F &lt;&lt; 16) ;- (TWI) Device Address</div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">// - -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- </span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8ca43517fea8374f62e0e9e356dcf851">AT91C_TWI_CLDIV</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt;  0) ;- (TWI) Clock Low Divider</div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1bd7d67abfe3f76283cc892ec6de333d">AT91C_TWI_CHDIV</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt;  8) ;- (TWI) Clock High Divider</div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7825a75dd307f7fe4d31996276f8fa0d">AT91C_TWI_CKDIV</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt; 16) ;- (TWI) Clock Divider</div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment">// - -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- </span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aae36af808d245102ba025846f22ab6d5">AT91C_TWI_TXCOMP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (TWI) Transmission Completed</div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5dc8759ecbd21842df75d82d1694c1a7">AT91C_TWI_RXRDY</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (TWI) Receive holding <span class="keyword">register</span> ReaDY</div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a09539cd95a16cd31c083baa11a9131e2">AT91C_TWI_TXRDY</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (TWI) Transmit holding <span class="keyword">register</span> ReaDY</div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a209a95835a9ac055170b6d99d4d9d2b5">AT91C_TWI_OVRE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (TWI) Overrun Error</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9d6fc48c612316cd17f298dea509a72c">AT91C_TWI_UNRE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (TWI) Underrun Error</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a83fcbf48dfd5911539f04053f5945583">AT91C_TWI_NACK</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (TWI) Not Acknowledged</div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">// - -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment">// - -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">// - -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;</div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR PWMC Channel Interface</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">// - -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a92111764b223a0bf7305ec4693a80584">AT91C_PWMC_CPRE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt;  0) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Pre-scaler : PWMC_CLKx</div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5016eb27e1ccdbcc0957873d46ec017a">AT91C_PWMC_CPRE_MCK</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) </div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5ef05931cd8d7c9c6239b82138e4ff22">AT91C_PWMC_CPRE_MCKA</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xB) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) </div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5d72dd7e4351fcc2cea8ad191ef93e70">AT91C_PWMC_CPRE_MCKB</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xC) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) </div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5343cdc8e24a06313c79c396e5e05007">AT91C_PWMC_CALG</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Alignment</div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a980337fe08cff463cf4b907afbf94b5b">AT91C_PWMC_CPOL</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Polarity</div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a52d089832ea954b3970fe3fa613871a4">AT91C_PWMC_CPD</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update Period</div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">// - -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- </span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac334ec5d6b396e653abffe96a8d42904">AT91C_PWMC_CDTY</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  0) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Duty Cycle</div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">// - -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- </span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a87acdedf8ce9be836d024cfa1b213af0">AT91C_PWMC_CPRD</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  0) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Period</div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment">// - -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- </span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afb29e1cc4a83bb7c7fe7f7481b47920b">AT91C_PWMC_CCNT</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  0) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Counter</div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">// - -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aee1a0a02872a39bf134892ec37efafac">AT91C_PWMC_CUPD</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  0) ;- (<a class="code" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>) Channel Update</div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">// - -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- </span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3108f527efb1a0026e7a5bd7dbaf4613">AT91C_PWMC_DIVA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt;  0) ;- (PWMC) CLKA divide factor.</div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;AT91C_PWMC_PREA           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt;  8) ;- (PWMC) Divider Input Clock Prescaler <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a477e34e6f4e44028a66672fae268c633">AT91C_PWMC_PREA_MCK</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (PWMC) </div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad34024a5488dc9ccbf410b85489eac28">AT91C_PWMC_DIVB</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 16) ;- (PWMC) CLKB divide factor.</div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;AT91C_PWMC_PREB           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt; 24) ;- (PWMC) Divider Input Clock Prescaler B</div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7900e3d28d1888130f9f70c954e6424a">AT91C_PWMC_PREB_MCK</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 24) ;- (PWMC) </div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">// - -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- </span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4ca7975eb170ea029255aa13efe63908">AT91C_PWMC_CHID0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (PWMC) Channel ID 0</div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa41d6106e3fe0a8366622de6bdbec2a8">AT91C_PWMC_CHID1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (PWMC) Channel ID 1</div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a07679c8f5c52bb41c9317a2213f48dd4">AT91C_PWMC_CHID2</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (PWMC) Channel ID 2</div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad9b989525e43ef5fcdb9eca00a9c4f75">AT91C_PWMC_CHID3</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (PWMC) Channel ID 3</div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment">// - -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- </span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment">// - -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- </span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">// - -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">// - -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">// - -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="comment">// - -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- </span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR USB Device Interface</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">// - -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- </span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae918f0a0813be8b451014b8f529f4012">AT91C_UDP_FRM_NUM</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7FF &lt;&lt;  0) ;- (UDP) Frame Number as Defined in <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Packet Field Formats</div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a45d1c10c52bf20f2dd6997252eb2ae18">AT91C_UDP_FRM_ERR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (UDP) Frame Error</div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa2e68a9a62ba43d7a96792240ad058b3">AT91C_UDP_FRM_OK</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (UDP) Frame OK</div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment">// - -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3df939ec689fad23144ed35e84143477">AT91C_UDP_FADDEN</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (UDP) Function Address Enable</div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3af25a93d8e82f42f92e4f79a5bbaa83">AT91C_UDP_CONFG</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (UDP) Configured</div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a335e7d4d52f475e5faaf5a9fb156cf0e">AT91C_UDP_ESR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (UDP) Enable Send Resume</div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa1cebacb3bdd5541bc1de71ccdf92bd9">AT91C_UDP_RSMINPR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (UDP) <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Resume Has Been Sent <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host</div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acb510a4b8b4bb3b293dc239627531361">AT91C_UDP_RMWUPE</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (UDP) Remote Wake Up Enable</div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">// - -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa399fdeb0df35c8553ef06c6da18eff7">AT91C_UDP_FADD</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt;  0) ;- (UDP) Function Address Value</div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6c6ce7f722bcfaaaa6c9053d448a91bf">AT91C_UDP_FEN</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (UDP) Function Enable</div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment">// - -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa231db13123efe85390749a5f41655b3">AT91C_UDP_EPINT0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (UDP) Endpoint 0 Interrupt</div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1a17ba7dff62066021586d2c9da30148">AT91C_UDP_EPINT1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (UDP) Endpoint 0 Interrupt</div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae5d8fc722f9c7fcd51508e4b348dea0d">AT91C_UDP_EPINT2</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (UDP) Endpoint 2 Interrupt</div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a242f01d1ddfe223db69f230c267b37c0">AT91C_UDP_EPINT3</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (UDP) Endpoint 3 Interrupt</div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8b92a2c29b38aa41e194f04fd1bd9583">AT91C_UDP_EPINT4</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (UDP) Endpoint 4 Interrupt</div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae82098ed40ebf71c7ad652794ef79d3f">AT91C_UDP_EPINT5</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (UDP) Endpoint 5 Interrupt</div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aee76f53e58d0725d21b57e16a1872b91">AT91C_UDP_RXSUSP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (UDP) USB Suspend Interrupt</div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a359943e009f7a44ba0bbe03db8eeedd5">AT91C_UDP_RXRSM</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (UDP) USB Resume Interrupt</div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a16457337bc108f926e0da7eb99643baf">AT91C_UDP_EXTRSM</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (UDP) USB External Resume Interrupt</div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7bc497e4d0bcf0ad713648f9c13a890c">AT91C_UDP_SOFINT</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (UDP) USB Start Of frame Interrupt</div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa8ef719c8714aedb7d302809d1cabff6">AT91C_UDP_WAKEUP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (UDP) USB Resume Interrupt</div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">// - -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment">// - -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment">// - -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a963f4e535475fdca21e2b4462041ba16">AT91C_UDP_ENDBUSRES</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (UDP) USB End Of Bus Reset Interrupt</div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment">// - -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- </span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment">// - -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8eece1c2437e70c0d23995d182747169">AT91C_UDP_EP0</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (UDP) Reset Endpoint 0</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3192588280fa39ba88e7807162df2668">AT91C_UDP_EP1</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (UDP) Reset Endpoint 1</div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afc01cc967634aaf6b34c009593ab6663">AT91C_UDP_EP2</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (UDP) Reset Endpoint 2</div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a55ff9f19b78ade374607ba1e30681b04">AT91C_UDP_EP3</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (UDP) Reset Endpoint 3</div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a06db7f870578c69ea91a04032855ebfa">AT91C_UDP_EP4</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (UDP) Reset Endpoint 4</div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa5fabc45c94b0b55e2ff75b512aada4d">AT91C_UDP_EP5</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (UDP) Reset Endpoint 5</div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="comment">// - -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- </span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa0248fd3450dbed0a4920efbd37a5c25">AT91C_UDP_TXCOMP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (UDP) Generates an IN packet with data previously written in <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> DPR</div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae313b496b0f57c6f1709a2fb4b57daaa">AT91C_UDP_RX_DATA_BK0</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (UDP) Receive Data Bank 0</div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2a28903a455889bb4db81566185e2470">AT91C_UDP_RXSETUP</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (UDP) Sends STALL <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> Host (Control endpoints)</div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a59bb4c10c9e4abb9fbe812b22069f50f">AT91C_UDP_ISOERROR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (UDP) Isochronous error (Isochronous endpoints)</div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afb1da15a9600778181dba435272150da">AT91C_UDP_TXPKTRDY</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (UDP) Transmit Packet Ready</div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a99191244fa595e96bec692b200b9c708">AT91C_UDP_FORCESTALL</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints).</div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;AT91C_UDP_RX_DATA_BK1     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes).</div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;AT91C_UDP_DIR             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (UDP) Transfer Direction</div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adab36cc6d97194fd0c3a34dfe9f1076b">AT91C_UDP_EPTYPE</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  8) ;- (UDP) Endpoint type</div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1d3aaad9ea154ac7ea6357eadd5c8a32">AT91C_UDP_EPTYPE_CTRL</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (UDP) Control</div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae1aec7e27eed3a2d7be3a15342b6299f">AT91C_UDP_EPTYPE_ISO_OUT</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (UDP) Isochronous OUT</div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac94b088b5f232c505558cabead5719fd">AT91C_UDP_EPTYPE_BULK_OUT</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (UDP) Bulk OUT</div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab1a1c8a2611827dd00b51592c13fc92e">AT91C_UDP_EPTYPE_INT_OUT</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (UDP) Interrupt OUT</div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab0038b2f8b27df3ad0d9715120e5eb24">AT91C_UDP_EPTYPE_ISO_IN</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5 &lt;&lt;  8) ;- (UDP) Isochronous IN</div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6662ace61cac91faf0ae2d564623105d">AT91C_UDP_EPTYPE_BULK_IN</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x6 &lt;&lt;  8) ;- (UDP) Bulk IN</div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab04fd08051845f87617a29a73b99fbfe">AT91C_UDP_EPTYPE_INT_IN</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  8) ;- (UDP) Interrupt IN</div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa7f9626f06dff378615092a5c0d601a3">AT91C_UDP_DTGLE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (UDP) Data Toggle</div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa6a2e4bfbfd0b615450b6d812f21a0a3">AT91C_UDP_EPEDS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (UDP) Endpoint Enable Disable</div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6528ea478dd6f86c09ec5fb953238acd">AT91C_UDP_RXBYTECNT</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7FF &lt;&lt; 16) ;- (UDP) Number Of Bytes Available in <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> FIFO</div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">// - -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register -------- </span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8080f15a628788b94f22577425f1c178">AT91C_UDP_TXVDIS</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (UDP) </div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a95d441c7575612c9941c35d6191dc61a">AT91C_UDP_PUON</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (UDP) Pull-up ON</div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;</div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment">// - -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- </span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af1a6dfe8007f114c92f9a3cd3c5cf340">AT91C_TC_CLKEN</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (TC) Counter Clock Enable Command</div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abeeab439eaca14b7c407eacef297ac5e">AT91C_TC_CLKDIS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (TC) Counter Clock Disable Command</div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad3ebce8686d4e5263febf879c0e0d638">AT91C_TC_SWTRG</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (TC) Software Trigger Command</div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">// - -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- </span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6483dbb6cc585943611cf305469e07f9">AT91C_TC_CLKS</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  0) ;- (TC) Clock Selection</div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#affc3992c4020b0d514d3840a334062d0">AT91C_TC_CLKS_TIMER_DIV1_CLOCK</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0) ;- (TC) Clock selected: TIMER_DIV1_CLOCK</div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a00cafb235b9e46d8227a0bdf82177100">AT91C_TC_CLKS_TIMER_DIV2_CLOCK</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1) ;- (TC) Clock selected: TIMER_DIV2_CLOCK</div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae67ad47df485c375b6e4b4ac96373cdf">AT91C_TC_CLKS_TIMER_DIV3_CLOCK</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2) ;- (TC) Clock selected: TIMER_DIV3_CLOCK</div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2c40b6bd0239ce1aeecba8eef3ba763b">AT91C_TC_CLKS_TIMER_DIV4_CLOCK</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3) ;- (TC) Clock selected: TIMER_DIV4_CLOCK</div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae913df889d5b850a30412b8dcbbedfeb">AT91C_TC_CLKS_TIMER_DIV5_CLOCK</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4) ;- (TC) Clock selected: TIMER_DIV5_CLOCK</div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aefe111e881861fbd88303435f6d01f3a">AT91C_TC_CLKS_XC0</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5) ;- (TC) Clock selected: XC0</div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a70ce543268d24ca798bb1ab7b170064f">AT91C_TC_CLKS_XC1</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x6) ;- (TC) Clock selected: XC1</div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3b0eb0fa02aec444b85c9726cb315de5">AT91C_TC_CLKS_XC2</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7) ;- (TC) Clock selected: XC2</div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0089b84d52894b0a2c2f26fc33a6c139">AT91C_TC_CLKI</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (TC) Clock Invert</div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6808cd396d1645ea2893c8abb9a368cb">AT91C_TC_BURST</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  4) ;- (TC) Burst Signal Selection</div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab82fe1f68c1ae6520b7fb1f76bf6ab8b">AT91C_TC_BURST_NONE</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  4) ;- (TC) The clock is not gated by an external signal</div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af914fc7a0c776ca5ae40385fb8042f6f">AT91C_TC_BURST_XC0</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (TC) XC0 is ANDed with <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock</div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3841762ae0e6b373423472d8bb9db465">AT91C_TC_BURST_XC1</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  4) ;- (TC) XC1 is ANDed with <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock</div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a85951d6105537748b91ceb7ce5d48da3">AT91C_TC_BURST_XC2</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  4) ;- (TC) XC2 is ANDed with <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> selected clock</div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a958ba9ee9e460fdfbfdf661587323e41">AT91C_TC_CPCSTOP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (TC) Counter Clock Stopped with RC Compare</div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a88951f5e910ef65911f3e97298b66f31">AT91C_TC_LDBSTOP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (TC) Counter Clock Stopped with RB Loading</div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2bf8ba07ce3032eedaf229a707575e37">AT91C_TC_CPCDIS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (TC) Counter Clock Disable with RC Compare</div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a18e926912e73855038269a644ed60ffa">AT91C_TC_LDBDIS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (TC) Counter Clock Disabled with RB Loading</div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a68ebad65fed07cd1e1317c5b601a89b9">AT91C_TC_ETRGEDG</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (TC) External Trigger Edge Selection</div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac62c6f0bdc17f7e3af5d1fd9538eb3d0">AT91C_TC_ETRGEDG_NONE</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (TC) Edge: None</div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2cb60e148de13a65de2686684d540c8b">AT91C_TC_ETRGEDG_RISING</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (TC) Edge: rising edge</div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aebc67c7d7de20b43d18d959199854699">AT91C_TC_ETRGEDG_FALLING</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (TC) Edge: falling edge</div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa7b486fb760a554cbd7b8ad6638aa180">AT91C_TC_ETRGEDG_BOTH</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (TC) Edge: each edge</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afabdab6176d1c2cdef3d9e53cf35ce07">AT91C_TC_EEVTEDG</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (TC) External Event Edge Selection</div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad590f34fa2b8f0e1d0032ed02ffbd24b">AT91C_TC_EEVTEDG_NONE</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (TC) Edge: None</div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2e7ab9a2f5e6a5160d3a21154be8a802">AT91C_TC_EEVTEDG_RISING</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (TC) Edge: rising edge</div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af97fed24c44737498c063fe693fa1dd9">AT91C_TC_EEVTEDG_FALLING</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (TC) Edge: falling edge</div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a12d4c419ced277d5c99d2714809fea0a">AT91C_TC_EEVTEDG_BOTH</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (TC) Edge: each edge</div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa250a015ab6c84619aee58f529a492cb">AT91C_TC_EEVT</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 10) ;- (TC) External Event  Selection</div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa4580098f8fa189cbb2b68ebdd6b4729">AT91C_TC_EEVT_TIOB</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 10) ;- (TC) Signal selected as external event: TIOB TIOB direction: input</div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a40fc56d6cb9bdef301f1fb3fed545f57">AT91C_TC_EEVT_XC0</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (TC) Signal selected as external event: XC0 TIOB direction: output</div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9ea4c880874aa135d3e4dcaf17b7de16">AT91C_TC_EEVT_XC1</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 10) ;- (TC) Signal selected as external event: XC1 TIOB direction: output</div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a68afa1c5510bd40ff4d9a00b5dd3f5ac">AT91C_TC_EEVT_XC2</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 10) ;- (TC) Signal selected as external event: XC2 TIOB direction: output</div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a109e3bad371a947b453ea9b8019d4b89">AT91C_TC_ABETRG</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (TC) TIOA or TIOB External Trigger Selection</div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeff65a55d0db8bc5948bee36246a8904">AT91C_TC_ENETRG</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (TC) External Event Trigger enable</div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3f3128540dbb6c12b7952d44935352b5">AT91C_TC_WAVESEL</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 13) ;- (TC) Waveform  Selection</div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2f4d598eb12d993086ca756a7f9ca56e">AT91C_TC_WAVESEL_UP</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 13) ;- (TC) UP mode without atomatic trigger on RC Compare</div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a31bf0b1e930821ec5d6ca77e85f02e9d">AT91C_TC_WAVESEL_UPDOWN</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (TC) UPDOWN mode without automatic trigger on RC Compare</div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaf016a588c98b762058406d6d58048f1">AT91C_TC_WAVESEL_UP_AUTO</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 13) ;- (TC) UP mode with automatic trigger on RC Compare</div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae4d957303bbc72d1eed8bf39f942006a">AT91C_TC_WAVESEL_UPDOWN_AUTO</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 13) ;- (TC) UPDOWN mode with automatic trigger on RC Compare</div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4995d161e9dc47d7d9e8e98e3a892961">AT91C_TC_CPCTRG</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 14) ;- (TC) RC Compare Trigger Enable</div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af3e2eca76c15de93c68e811bf025b6ff">AT91C_TC_WAVE</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (TC) </div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac7d8f5ab48c28bf05547b7efa308093d">AT91C_TC_ACPA</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 16) ;- (TC) RA Compare Effect on TIOA</div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a32405bd05c5a85e211a67c91ba8db852">AT91C_TC_ACPA_NONE</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 16) ;- (TC) Effect: none</div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae2a44957573af617d94a9e439b598599">AT91C_TC_ACPA_SET</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (TC) Effect: set</div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab09baf7ae19fa26f334ac67b66850ed6">AT91C_TC_ACPA_CLEAR</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 16) ;- (TC) Effect: clear</div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab7e9adab8492f93acfc31583e7d62a82">AT91C_TC_ACPA_TOGGLE</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 16) ;- (TC) Effect: toggle</div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af287438e13f6b9c7d3e63e9fc2a389b8">AT91C_TC_LDRA</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 16) ;- (TC) RA Loading Selection</div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a596fb9ecade42a3db6beae556f90ea96">AT91C_TC_LDRA_NONE</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 16) ;- (TC) Edge: None</div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aae8bb1383fd86487a5ba3af321d95da2">AT91C_TC_LDRA_RISING</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (TC) Edge: rising edge of TIOA</div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae504975b21d0c1b0b174ccb423398d5d">AT91C_TC_LDRA_FALLING</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 16) ;- (TC) Edge: falling edge of TIOA</div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae3bcab1b3df23b1c3d4e311a5adc6adf">AT91C_TC_LDRA_BOTH</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 16) ;- (TC) Edge: each edge of TIOA</div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a58c554f329dc6ec253b8650d045ecfb2">AT91C_TC_ACPC</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 18) ;- (TC) RC Compare Effect on TIOA</div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a33da7c9f44471adb1467799470632c3d">AT91C_TC_ACPC_NONE</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 18) ;- (TC) Effect: none</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a30b75955de1a85aaf2aabda5138f05be">AT91C_TC_ACPC_SET</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (TC) Effect: set</div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a08782f417baf5ca5868383add7597754">AT91C_TC_ACPC_CLEAR</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 18) ;- (TC) Effect: clear</div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afa8b99d8cbf2a48af4b0604bd1b98da4">AT91C_TC_ACPC_TOGGLE</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 18) ;- (TC) Effect: toggle</div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ade0fdc20bb509e044542f700b69494db">AT91C_TC_LDRB</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 18) ;- (TC) RB Loading Selection</div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a62180255114397ab05fc6ade783c1267">AT91C_TC_LDRB_NONE</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 18) ;- (TC) Edge: None</div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac03dec55b3dce937a45a61b2f2759be3">AT91C_TC_LDRB_RISING</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (TC) Edge: rising edge of TIOA</div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8c417c02eecc238b30f71653ac2857ab">AT91C_TC_LDRB_FALLING</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 18) ;- (TC) Edge: falling edge of TIOA</div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a79b715c44ae1f3af977d97f7712580ca">AT91C_TC_LDRB_BOTH</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 18) ;- (TC) Edge: each edge of TIOA</div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a88d040c0af65609a06c9a37cfd8ce20c">AT91C_TC_AEEVT</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 20) ;- (TC) External Event Effect on TIOA</div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a71ad254bf8c0a85104590762ae7774fc">AT91C_TC_AEEVT_NONE</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 20) ;- (TC) Effect: none</div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9a0fa7a18086b7ecac4af0001b946a06">AT91C_TC_AEEVT_SET</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 20) ;- (TC) Effect: set</div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af326a9074408bd03701119693b5e5b68">AT91C_TC_AEEVT_CLEAR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 20) ;- (TC) Effect: clear</div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a06cd80f4cc7ab26ba6ddc480cfebcfd9">AT91C_TC_AEEVT_TOGGLE</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 20) ;- (TC) Effect: toggle</div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7b745aa903b20634e602c496fcad07bc">AT91C_TC_ASWTRG</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 22) ;- (TC) Software Trigger Effect on TIOA</div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3d4574db4ddce97f63e67b4a0cc948d3">AT91C_TC_ASWTRG_NONE</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 22) ;- (TC) Effect: none</div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9aeb9be4fc92cf7ade10ded35713633e">AT91C_TC_ASWTRG_SET</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 22) ;- (TC) Effect: set</div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9ccd13ad5e5574ab174f1d810fe9108a">AT91C_TC_ASWTRG_CLEAR</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 22) ;- (TC) Effect: clear</div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adc3d78a23ffd039e749bc135f8d7d70a">AT91C_TC_ASWTRG_TOGGLE</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 22) ;- (TC) Effect: toggle</div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5c755adb2f13698bd70e538fd9b28e52">AT91C_TC_BCPB</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 24) ;- (TC) RB Compare Effect on TIOB</div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac0c9ee09167f9188281015230db928d7">AT91C_TC_BCPB_NONE</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 24) ;- (TC) Effect: none</div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4bf198d58f9b804c9d596a7d324fa255">AT91C_TC_BCPB_SET</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (TC) Effect: set</div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adb0ce065d061ea136ae69bc2de789de9">AT91C_TC_BCPB_CLEAR</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 24) ;- (TC) Effect: clear</div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a96df3690abd95de683721739eb9afe9a">AT91C_TC_BCPB_TOGGLE</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 24) ;- (TC) Effect: toggle</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a33a0f6c7c40aebf48fb9aeee409520c9">AT91C_TC_BCPC</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 26) ;- (TC) RC Compare Effect on TIOB</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac65d5a735b123e292ad5452ce2c91892">AT91C_TC_BCPC_NONE</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 26) ;- (TC) Effect: none</div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af2db25a89fc99361e1c334a5647abe37">AT91C_TC_BCPC_SET</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 26) ;- (TC) Effect: set</div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab4d5cbfc2c49dcad06262d863bc70d0c">AT91C_TC_BCPC_CLEAR</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 26) ;- (TC) Effect: clear</div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0275fb8cf32b14b8f2cddc361748a20a">AT91C_TC_BCPC_TOGGLE</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 26) ;- (TC) Effect: toggle</div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad3457da8470b88dcbfdfcc4c181a3dfb">AT91C_TC_BEEVT</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 28) ;- (TC) External Event Effect on TIOB</div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a68ee4a23932dd0ef1b3a1eed804e4861">AT91C_TC_BEEVT_NONE</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 28) ;- (TC) Effect: none</div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a762fa401e52f3601c9466a01d54e701e">AT91C_TC_BEEVT_SET</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 28) ;- (TC) Effect: set</div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a09d1c605501f937ffda26aeb184e3008">AT91C_TC_BEEVT_CLEAR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 28) ;- (TC) Effect: clear</div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a82acd57eafa731f22bdff2018eefaec5">AT91C_TC_BEEVT_TOGGLE</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 28) ;- (TC) Effect: toggle</div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a04b0f1fc04bd6d6d11a5e194b2214188">AT91C_TC_BSWTRG</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 30) ;- (TC) Software Trigger Effect on TIOB</div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a71490d4b2d6b8d5cdc246d71d696a360">AT91C_TC_BSWTRG_NONE</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 30) ;- (TC) Effect: none</div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7d77e5117003e11e0c312ed33f142d5e">AT91C_TC_BSWTRG_SET</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 30) ;- (TC) Effect: set</div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a90da673f257cf292b7437a123d88058f">AT91C_TC_BSWTRG_CLEAR</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 30) ;- (TC) Effect: clear</div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8fc9812c09bfb66ee19f8b5ecde86fe3">AT91C_TC_BSWTRG_TOGGLE</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 30) ;- (TC) Effect: toggle</div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment">// - -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- </span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a430dd419d79af2f49e86d63c5978169c">AT91C_TC_COVFS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (TC) Counter Overflow</div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a519a22eec8b5c618c2c51130106a8f81">AT91C_TC_LOVRS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (TC) Load Overrun</div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac984dfb06785b4644e897331facbf791">AT91C_TC_CPAS</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (TC) RA Compare</div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9aab3e7ad396ec65293da7ed525b147c">AT91C_TC_CPBS</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (TC) RB Compare</div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a58852a9496be093ae1bc2a0fa8895024">AT91C_TC_CPCS</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (TC) RC Compare</div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae95f62baf644c3bc39f3ae2d27634ddc">AT91C_TC_LDRAS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (TC) RA Loading</div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab6f7c97949a8c6c0f1cd7f8e45d84361">AT91C_TC_LDRBS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (TC) RB Loading</div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af0d5bb0907975e95e87656bebcc275c7">AT91C_TC_ETRGS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (TC) External Trigger</div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a352b40a891527c40f6072977230df969">AT91C_TC_CLKSTA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (TC) Clock Enabling</div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afcd600600083ddc63c832ee4e0236b44">AT91C_TC_MTIOA</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (TC) TIOA Mirror</div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a77e62550ab18d593d893a15f04c48b11">AT91C_TC_MTIOB</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (TC) TIOA Mirror</div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">// - -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">// - -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment">// - -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;</div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Timer Counter Interface</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment">// - -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- </span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a107c19a568a5dec4983418a84564ef4b">AT91C_TCB_SYNC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (TCB) Synchro Command</div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="comment">// - -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- </span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae15ae07551e91230ddf723731d003945">AT91C_TCB_TC0XC0S</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  0) ;- (TCB) External Clock Signal 0 Selection</div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae698f28e6c2299165b7b69ad7f2f077b">AT91C_TCB_TC0XC0S_TCLK0</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0) ;- (TCB) TCLK0 connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC0</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2a3d3630ca284f2cef9836838e499597">AT91C_TCB_TC0XC0S_NONE</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1) ;- (TCB) None signal connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC0</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aac6a33f8a77717cff071fa978eb40a02">AT91C_TCB_TC0XC0S_TIOA1</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2) ;- (TCB) TIOA1 connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC0</div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a208d9f3f7e5d7a86e12bc766b5340d71">AT91C_TCB_TC0XC0S_TIOA2</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3) ;- (TCB) TIOA2 connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC0</div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab841b88704c17e5e42b597dc4127c2f9">AT91C_TCB_TC1XC1S</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  2) ;- (TCB) External Clock Signal 1 Selection</div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a27b0840e23ff09778d0208757359fc8d">AT91C_TCB_TC1XC1S_TCLK1</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  2) ;- (TCB) TCLK1 connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC1</div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a72487486b4357d1f250cab673364653d">AT91C_TCB_TC1XC1S_NONE</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (TCB) None signal connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC1</div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0b119a2dcd261e236d36e69945f03d51">AT91C_TCB_TC1XC1S_TIOA0</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  2) ;- (TCB) TIOA0 connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC1</div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aef4e0cc9cfc6a26f0b78e82f01604d41">AT91C_TCB_TC1XC1S_TIOA2</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  2) ;- (TCB) TIOA2 connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC1</div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afef7e2ad858ff351031a50dc5761b7cb">AT91C_TCB_TC2XC2S</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  4) ;- (TCB) External Clock Signal 2 Selection</div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a22a2ef64cb698fa796657a4a2568dc2b">AT91C_TCB_TC2XC2S_TCLK2</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  4) ;- (TCB) TCLK2 connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC2</div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a48647ce84e818212bf1c7bab2c271129">AT91C_TCB_TC2XC2S_NONE</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (TCB) None signal connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC2</div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abdf5cf6482dc8886b3f26910ef5ad08b">AT91C_TCB_TC2XC2S_TIOA0</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  4) ;- (TCB) TIOA0 connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC2</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a88dae7e2bf482828090c736330eb0187">AT91C_TCB_TC2XC2S_TIOA1</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  4) ;- (TCB) TIOA2 connected <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> XC2</div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;</div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Control Area Network MailBox Interface</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">// - -------- CAN_MMR : (CAN_MB Offset: 0x0) CAN Message Mode Register -------- </span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abd5093c7477515296fa846382b3ee474">AT91C_CAN_MTIMEMARK</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (CAN_MB) Mailbox Timemark</div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9e2675304d5afd8acb3bfafce411088f">AT91C_CAN_PRIOR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt; 16) ;- (CAN_MB) Mailbox Priority</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac348598536fcb7e082125761f0602344">AT91C_CAN_MOT</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt; 24) ;- (CAN_MB) Mailbox Object Type</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa229b57b92029e4ae325d647c2230b3b">AT91C_CAN_MOT_DIS</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 24) ;- (CAN_MB) </div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7d197f91f6af10386fc9f8c26ada1f62">AT91C_CAN_MOT_RX</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (CAN_MB) </div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1cc2031f0741140d508a1c951d333b13">AT91C_CAN_MOT_RXOVERWRITE</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 24) ;- (CAN_MB) </div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a796d6415aa6e56ff9251ceb021ad1675">AT91C_CAN_MOT_TX</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 24) ;- (CAN_MB) </div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1770109e1050ef7aa10d7e0c7e1d253c">AT91C_CAN_MOT_CONSUMER</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt; 24) ;- (CAN_MB) </div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adac2b0a1e9a492157cb9f7d8dd2d9b6b">AT91C_CAN_MOT_PRODUCER</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5 &lt;&lt; 24) ;- (CAN_MB) </div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment">// - -------- CAN_MAM : (CAN_MB Offset: 0x4) CAN Message Acceptance Mask Register -------- </span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9a656bc31fe6b6f89714c62dc7c20d1f">AT91C_CAN_MIDvB</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3FFFF &lt;&lt;  0) ;- (CAN_MB) Complementary bits <span class="keywordflow">for</span> identifier in extended mode</div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6e92154d375e43d546ca1de3c1e96079">AT91C_CAN_MIDvA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7FF &lt;&lt; 18) ;- (CAN_MB) Identifier <span class="keywordflow">for</span> standard frame mode</div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aad3375663ba012fbbab1987c6c3c193c">AT91C_CAN_MIDE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 29) ;- (CAN_MB) Identifier Version</div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment">// - -------- CAN_MID : (CAN_MB Offset: 0x8) CAN Message ID Register -------- </span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">// - -------- CAN_MFID : (CAN_MB Offset: 0xc) CAN Message Family ID Register -------- </span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment">// - -------- CAN_MSR : (CAN_MB Offset: 0x10) CAN Message Status Register -------- </span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad8eba8ec2d2fda4b6c42c7c269aede3f">AT91C_CAN_MTIMESTAMP</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (CAN_MB) Timer Value</div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aba80a98a33c4c22f1385b7a478b817c0">AT91C_CAN_MDLC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt; 16) ;- (CAN_MB) Mailbox Data Length Code</div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0cb256750eaa20a97d8d5232b321d283">AT91C_CAN_MRTR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 20) ;- (CAN_MB) Mailbox Remote Transmission Request</div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a849fe8f7c40cd67ea45d182dafded25e">AT91C_CAN_MABT</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 22) ;- (CAN_MB) Mailbox Message Abort</div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab624a97252c028557c89f0cf2a9bfd5e">AT91C_CAN_MRDY</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 23) ;- (CAN_MB) Mailbox Ready</div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a93c17b0a9680dae1ad6398827db6b80b">AT91C_CAN_MMI</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (CAN_MB) Mailbox Message Ignored</div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">// - -------- CAN_MDL : (CAN_MB Offset: 0x14) CAN Message Data Low Register -------- </span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">// - -------- CAN_MDH : (CAN_MB Offset: 0x18) CAN Message Data High Register -------- </span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">// - -------- CAN_MCR : (CAN_MB Offset: 0x1c) CAN Message Control Register -------- </span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a44aaaa305f8d36d1572ec18e750d3397">AT91C_CAN_MACR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 22) ;- (CAN_MB) Abort Request <span class="keywordflow">for</span> Mailbox</div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a59ce20cfdc361e3218458f6a25c95231">AT91C_CAN_MTCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 23) ;- (CAN_MB) Mailbox Transfer Command</div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;</div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Control Area Network Interface</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment">// - -------- CAN_MR : (CAN Offset: 0x0) CAN Mode Register -------- </span></div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7a6ce8443040469721c5eaf1cff06fe4">AT91C_CAN_CANEN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (CAN) CAN Controller Enable</div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a40183e67ee0cd76efd705bd1dfd5aa46">AT91C_CAN_LPM</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (CAN) Disable/Enable Low Power <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaafe0369da03772016177a069c9b9859">AT91C_CAN_ABM</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (CAN) Disable/Enable Autobaud/Listen <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa98598ad8488b07b06aa44b78a103977">AT91C_CAN_OVL</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (CAN) Disable/Enable Overload Frame</div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a78cc70d7849efe26902171d7291361ae">AT91C_CAN_TEOF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (CAN) Time Stamp messages at each end of Frame</div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1d2ac787041ae17c6e928caaf65495b9">AT91C_CAN_TTM</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (CAN) Disable/Enable Time Trigger <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa9442ae627eaf3978f115ff4fcbd6fbc">AT91C_CAN_TIMFRZ</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (CAN) Enable Timer Freeze</div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a12ff83a4043c25ce5e95c270963a15ac">AT91C_CAN_DRPT</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (CAN) Disable Repeat</div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">// - -------- CAN_IER : (CAN Offset: 0x4) CAN Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a95cb273e1f07b4f7318d992e79f1d266">AT91C_CAN_MB0</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (CAN) Mailbox 0 Flag</div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad1b346268355084f920449b3feb0e219">AT91C_CAN_MB1</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (CAN) Mailbox 1 Flag</div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a414a33e3c2902c9489f2387fa4e0ec69">AT91C_CAN_MB2</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (CAN) Mailbox 2 Flag</div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a651ec9fd742edb09e03de084a0b4f28d">AT91C_CAN_MB3</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (CAN) Mailbox 3 Flag</div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a47f817f1d6d6321a396a2419cd4b87cc">AT91C_CAN_MB4</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (CAN) Mailbox 4 Flag</div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa9f84d6d5145453d51ae6d4d11344cfe">AT91C_CAN_MB5</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (CAN) Mailbox 5 Flag</div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ade10d14dd0630a3083358e6b6f1a3f5a">AT91C_CAN_MB6</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (CAN) Mailbox 6 Flag</div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae35d41d221dd88c02113a34b86c27e19">AT91C_CAN_MB7</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (CAN) Mailbox 7 Flag</div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab04f5e985425f64d28913da36faeb6bc">AT91C_CAN_MB8</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (CAN) Mailbox 8 Flag</div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aabecd7e0d839b454f128e4991b8228e4">AT91C_CAN_MB9</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (CAN) Mailbox 9 Flag</div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad617f8e31d358b190fb4bcdadf04d147">AT91C_CAN_MB10</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (CAN) Mailbox 10 Flag</div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a160af6c5efbf4ec2258f1abf3f8bae79">AT91C_CAN_MB11</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (CAN) Mailbox 11 Flag</div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a64247eb2185b47a6ad214e51302bb40a">AT91C_CAN_MB12</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (CAN) Mailbox 12 Flag</div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a882a4dbfe96405742621142ea86f9a00">AT91C_CAN_MB13</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (CAN) Mailbox 13 Flag</div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad84d31047fe5374b0d902f1472958be9">AT91C_CAN_MB14</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 14) ;- (CAN) Mailbox 14 Flag</div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac553e5e8682068297501da33b71d7ebb">AT91C_CAN_MB15</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (CAN) Mailbox 15 Flag</div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7bc0e531a7e7d34ca0c33a7a315779f5">AT91C_CAN_ERRA</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (CAN) Error Active <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Flag</div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a427bbe284c4fe904b8da8305be3f9e6f">AT91C_CAN_WARN</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (CAN) Warning Limit Flag</div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4e814893a21894eb09d72d492eb5cff5">AT91C_CAN_ERRP</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (CAN) Error Passive <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Flag</div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9e146b433b854574a042907c3a79c056">AT91C_CAN_BOFF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 19) ;- (CAN) Bus Off <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Flag</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0b46a485b19b0ca062e6ff359104527c">AT91C_CAN_SLEEP</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 20) ;- (CAN) Sleep Flag</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae4dd4af4371ca3709a08fcf0d549258c">AT91C_CAN_WAKEUP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 21) ;- (CAN) Wakeup Flag</div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a53ff22954eff7c02feed2fece19fe76d">AT91C_CAN_TOVF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 22) ;- (CAN) Timer Overflow Flag</div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1f89ac5882ea15e78ba3b7ec23d017bf">AT91C_CAN_TSTP</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 23) ;- (CAN) Timestamp Flag</div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5ec76a618fc9118ad9712a4a7ed5269d">AT91C_CAN_CERR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (CAN) CRC Error</div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a05db13db14430dfdb30f5e6f618394c4">AT91C_CAN_SERR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 25) ;- (CAN) Stuffing Error</div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9f02f0791df5f9e828376c207804fea9">AT91C_CAN_AERR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 26) ;- (CAN) Acknowledgment Error</div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae9b1ea617bf103d41945b2f65b5dd47b">AT91C_CAN_FERR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 27) ;- (CAN) Form Error</div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acc61b85f0f6df808ea59c85520298159">AT91C_CAN_BERR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 28) ;- (CAN) Bit Error</div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">// - -------- CAN_IDR : (CAN Offset: 0x8) CAN Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment">// - -------- CAN_IMR : (CAN Offset: 0xc) CAN Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment">// - -------- CAN_SR : (CAN Offset: 0x10) CAN Status Register -------- </span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab037e22b0ae0fb3e5e71f9ce143ee0f0">AT91C_CAN_RBSY</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 29) ;- (CAN) Receiver Busy</div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a57a6fd5ebefb7e9cb18c3bdfcd2ea40d">AT91C_CAN_TBSY</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 30) ;- (CAN) Transmitter Busy</div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a615fcd2f22304a513ba8b4af9be3e9da">AT91C_CAN_OVLY</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 31) ;- (CAN) Overload Busy</div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment">// - -------- CAN_BR : (CAN Offset: 0x14) CAN Baudrate Register -------- </span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae29678eb6c2af2727353216004bc23e1">AT91C_CAN_PHASE2</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  0) ;- (CAN) Phase 2 segment</div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abcf12f1efa6d9dfb2fcb3c520a201142">AT91C_CAN_PHASE1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  4) ;- (CAN) Phase 1 segment</div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af62e26b224eb796a5748da733abe4b44">AT91C_CAN_PROPAG</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  8) ;- (CAN) Programmation time segment</div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1a17b4c97adc8581bc574de39a7baf56">AT91C_CAN_SYNC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 12) ;- (CAN) Re-synchronization jump width segment</div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac08c580d1104dbcb56dc2395a67e0c32">AT91C_CAN_BRP</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7F &lt;&lt; 16) ;- (CAN) Baudrate Prescaler</div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0ba88a48816b29ad4ed9f2311b1e7e7a">AT91C_CAN_SMP</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (CAN) Sampling mode</div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">// - -------- CAN_TIM : (CAN Offset: 0x18) CAN Timer Register -------- </span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6bd1e977313baa63ceb4cf84b582299a">AT91C_CAN_TIMER</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (CAN) Timer field</div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment">// - -------- CAN_TIMESTP : (CAN Offset: 0x1c) CAN Timestamp Register -------- </span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment">// - -------- CAN_ECR : (CAN Offset: 0x20) CAN Error Counter Register -------- </span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1512af0cfd6d1f660b0bc3586dc6d6eb">AT91C_CAN_REC</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt;  0) ;- (CAN) Receive Error Counter</div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4191d2a74d7d781f9a8c8998904800c7">AT91C_CAN_TEC</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFF &lt;&lt; 16) ;- (CAN) Transmit Error Counter</div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">// - -------- CAN_TCR : (CAN Offset: 0x24) CAN Transfer Command Register -------- </span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a21b8fdd4c7d8cfae85459c859618b2c3">AT91C_CAN_TIMRST</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 31) ;- (CAN) Timer Reset Field</div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment">// - -------- CAN_ACR : (CAN Offset: 0x28) CAN Abort Command Register -------- </span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;</div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Ethernet MAC 10/100</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">// - -------- EMAC_NCR : (EMAC Offset: 0x0)  -------- </span></div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af6a21e460ed495bf7b687e3f013d1eab">AT91C_EMAC_LB</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (EMAC) <a class="code" href="ioat91sam7x256_8h.html#a0e346e260ca14f592819ecc37bb1453b">Loopback</a>. Optional. When set, loopback signal is at high level.</div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;AT91C_EMAC_LLB            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (EMAC) <a class="code" href="ioat91sam7x256_8h.html#a0e346e260ca14f592819ecc37bb1453b">Loopback</a> local. </div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1b0fe10d8cab000f88effc6f165cba9e">AT91C_EMAC_RE</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (EMAC) Receive enable. </div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af7aefbe870a9e1e398321bc6f4f5c9d3">AT91C_EMAC_TE</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (EMAC) Transmit enable. </div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3b12fdd4df286d8ebfcee60624763c0c">AT91C_EMAC_MPE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (EMAC) Management port enable. </div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8fdf531255bf369921763d38e4c51aea">AT91C_EMAC_CLRSTAT</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (EMAC) Clear statistics <a class="code" href="_i_a_r_278_k0_r_2_i_s_r___support_8h.html#a3de5611e92ac83d85441f23bf7c14cf7">registers</a>. </div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7c79d0ef273f4e3ad34f7c6fbdac53af">AT91C_EMAC_INCSTAT</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (EMAC) Increment statistics <a class="code" href="_i_a_r_278_k0_r_2_i_s_r___support_8h.html#a3de5611e92ac83d85441f23bf7c14cf7">registers</a>. </div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3dcb6030273864b8c21f68b5d4e796d8">AT91C_EMAC_WESTAT</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (EMAC) Write enable <span class="keywordflow">for</span> statistics <a class="code" href="_i_a_r_278_k0_r_2_i_s_r___support_8h.html#a3de5611e92ac83d85441f23bf7c14cf7">registers</a>. </div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af7b70a9ac59f31287a02a9f35f2d0639">AT91C_EMAC_BP</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (EMAC) Back pressure. </div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1f1878d465c4cb1d0528f2dc4289508a">AT91C_EMAC_TSTART</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (EMAC) Start Transmission. </div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a594964fd18c366c0803b359f80d3e356">AT91C_EMAC_THALT</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (EMAC) Transmission Halt. </div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a42ca42907474b57c4f7b24122bb99620">AT91C_EMAC_TPFR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (EMAC) Transmit pause frame </div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad001ef776bf0128451676ec9e3941e2c">AT91C_EMAC_TZQ</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (EMAC) Transmit <a class="code" href="_m_p_l_a_b_2_p_i_c32_m_x_2_i_s_r___support_8h.html#a28d97ed639d44f55776f296231644185">zero</a> quantum pause frame</div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">// - -------- EMAC_NCFGR : (EMAC Offset: 0x4) Network Configuration Register -------- </span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1b048f7972904450991eed94ff33ad87">AT91C_EMAC_SPD</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (EMAC) Speed. </div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a095b1a91b5aa960c300cb4563a70b81b">AT91C_EMAC_FD</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (EMAC) Full duplex. </div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3dec64ac6abe553b9f31f0063fa60d22">AT91C_EMAC_JFRAME</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (EMAC) Jumbo Frames. </div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5e18ccd50fcd7d40054de02bc21edd35">AT91C_EMAC_CAF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (EMAC) Copy all frames. </div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa70fcdda119fd671ac97cabc605b1f57">AT91C_EMAC_NBC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (EMAC) No broadcast. </div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abb6de16607b31f958c282836acced174">AT91C_EMAC_MTI</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (EMAC) Multicast hash event enable</div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2a2bada346551ff1c606e4cdb3bf5de5">AT91C_EMAC_UNI</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (EMAC) Unicast hash enable. </div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1be80ef9ff4599a093dc6cef978268e0">AT91C_EMAC_BIG</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (EMAC) Receive 1522 bytes. </div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5cff7035de37b79c9990bf39f4b898cc">AT91C_EMAC_EAE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (EMAC) External address match enable. </div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8461a24ea6f5a81caa094699e7e5d693">AT91C_EMAC_CLK</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 10) ;- (EMAC) </div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4104b64368822dad403c08797dfd6d4a">AT91C_EMAC_CLK_HCLK_8</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 10) ;- (EMAC) HCLK divided by 8</div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6a4a2e8fb57c505b4d645d13f0b724b9">AT91C_EMAC_CLK_HCLK_16</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (EMAC) HCLK divided by 16</div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aae38c88475a502d8ffc831f8f45af847">AT91C_EMAC_CLK_HCLK_32</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 10) ;- (EMAC) HCLK divided by 32</div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a99f8ae7bfe0d8659b1f1a23985707782">AT91C_EMAC_CLK_HCLK_64</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 10) ;- (EMAC) HCLK divided by 64</div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adec20b4cc94e4345fe794d9b1712a845">AT91C_EMAC_RTY</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (EMAC) </div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a02816c280f95ec8852069c02df1bafed">AT91C_EMAC_PAE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (EMAC) </div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab8bc5bbcb09420d6fef738bea1c2cf39">AT91C_EMAC_RBOF</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 14) ;- (EMAC) </div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9042e2012ff6ea357f463e6e7d6b0fe4">AT91C_EMAC_RBOF_OFFSET_0</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 14) ;- (EMAC) no <a class="code" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer</div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac075db624b7b2b761b23b2ef86417ea2">AT91C_EMAC_RBOF_OFFSET_1</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 14) ;- (EMAC) one byte <a class="code" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer</div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8c3898e3b482c694fd3b69c93f3cb827">AT91C_EMAC_RBOF_OFFSET_2</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 14) ;- (EMAC) two bytes <a class="code" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer</div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5d8f458c356f6bc56fcbf6323334aa52">AT91C_EMAC_RBOF_OFFSET_3</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 14) ;- (EMAC) three bytes <a class="code" href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a> from start of receive buffer</div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abf509e246096749bcfa34b26932317ef">AT91C_EMAC_RLCE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (EMAC) Receive Length field Checking Enable</div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a742ae5021fe152182bf6950a9f1f18ae">AT91C_EMAC_DRFCS</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (EMAC) Discard Receive FCS</div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac9959e1cbcc97b0790c6944867f0c505">AT91C_EMAC_EFRHD</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (EMAC) </div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a349bedaf39d08bb9b1cd019b01f606b8">AT91C_EMAC_IRXFCS</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 19) ;- (EMAC) Ignore RX FCS</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">// - -------- EMAC_NSR : (EMAC Offset: 0x8) Network Status Register -------- </span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab64dac09c11ff25cfee2fb0c9ec95201">AT91C_EMAC_LINKR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (EMAC) </div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0f74e421d7cb42183afb7555a7a974f4">AT91C_EMAC_MDIO</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (EMAC) </div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad55d53f784a3811165a8f6fa420a9bc0">AT91C_EMAC_IDLE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (EMAC) </div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment">// - -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Status Register -------- </span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a292f2131a22ea607950ee55fadd0c799">AT91C_EMAC_UBR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (EMAC) </div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1cdb5814a0f35f465bf8e6fc905d765c">AT91C_EMAC_COL</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (EMAC) </div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aafdb8c9ae93b8cadbb1cc9b43deec9b8">AT91C_EMAC_RLES</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (EMAC) </div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0f74d41566c37421750a97bdf35e92eb">AT91C_EMAC_TGO</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (EMAC) Transmit Go</div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1310ceda23ade5c28894a10bb02331dc">AT91C_EMAC_BEX</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (EMAC) Buffers exhausted mid frame</div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad2c3b3736f14a481b58f20d376d91373">AT91C_EMAC_COMP</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (EMAC) </div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab8f4f7b6c1d11cdb422dd3cfe803f737">AT91C_EMAC_UND</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (EMAC) </div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">// - -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- </span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a833823d7e99cb4f1ac4c041d7fb65084">AT91C_EMAC_BNA</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (EMAC) </div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a621973af6650154a4647e747c49d1bd1">AT91C_EMAC_REC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (EMAC) </div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae10b600a40da3e84721209da8c460f1b">AT91C_EMAC_OVR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (EMAC) </div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment">// - -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- </span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2969b5f0dc29e2734e2a31c3bba12cdb">AT91C_EMAC_MFD</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (EMAC) </div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac557e84ed234c3903728e0471d001584">AT91C_EMAC_RCOMP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (EMAC) </div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a05d2712df3ef34180ebaedeb352edd5b">AT91C_EMAC_RXUBR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (EMAC) </div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3a6337b310eb00c9f3746108c3e1013d">AT91C_EMAC_TXUBR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (EMAC) </div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a366bdc94a9383c594068cd7474ea6011">AT91C_EMAC_TUNDR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (EMAC) </div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1b671fad34ae9907653d20ebf1d863c3">AT91C_EMAC_RLEX</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (EMAC) </div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab393d098e619ce4ea081f6834e5ac39e">AT91C_EMAC_TXERR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (EMAC) </div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8059d7148a2edefa6922f2637924cc34">AT91C_EMAC_TCOMP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (EMAC) </div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8672f8eaa1b3370debe3b4718a6eb4cf">AT91C_EMAC_LINK</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (EMAC) </div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad649a2fe9be25ba643f373beb1c19d40">AT91C_EMAC_ROVR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (EMAC) </div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa1975c4572153aed1e972ad1ffafd138">AT91C_EMAC_HRESP</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (EMAC) </div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6861523519d75c2a9d0f9a9b17a92c2d">AT91C_EMAC_PFRE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (EMAC) </div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac955741f7361c516281979257873a457">AT91C_EMAC_PTZ</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (EMAC) </div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment">// - -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment">// - -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment">// - -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="comment">// - -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register -------- </span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a56dc612391ec1552ffce4d92d17f37d5">AT91C_EMAC_DATA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (EMAC) </div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aac03e589f56b5092b153673b38b796dd">AT91C_EMAC_CODE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 16) ;- (EMAC) </div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab593dcb4abba66ae2aec258544108856">AT91C_EMAC_REGA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1F &lt;&lt; 18) ;- (EMAC) </div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a90a268f454ba2e6e4b66f3a3407ba4a1">AT91C_EMAC_PHYA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1F &lt;&lt; 23) ;- (EMAC) </div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aafa651b0b365371347e7a0c8782a75d9">AT91C_EMAC_RW</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 28) ;- (EMAC) </div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae85497144f3a65cee1369512db2d6ecb">AT91C_EMAC_SOF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 30) ;- (EMAC) </div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment">// - -------- EMAC_USRIO : (EMAC Offset: 0xc0) USER Input Output Register -------- </span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a312c43e80daba1033880e0aaf2d5a9c2">AT91C_EMAC_RMII</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (EMAC) Reduce MII</div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">// - -------- EMAC_WOL : (EMAC Offset: 0xc4) Wake On LAN Register -------- </span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6d35ca3c29a4e54d736cadf33f7958d4">AT91C_EMAC_IP</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (EMAC) ARP request IP address</div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa1073087ba2899be4936f4eab51c72fe">AT91C_EMAC_MAG</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (EMAC) Magic packet event enable</div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a08d12e3689cd8382596c742a3cd03334">AT91C_EMAC_ARP</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (EMAC) ARP request event enable</div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af842db57df9476f5e74286fb167e5450">AT91C_EMAC_SA1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (EMAC) Specific address <span class="keyword">register</span> 1 event enable</div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment">// - -------- EMAC_REV : (EMAC Offset: 0xfc) Revision Register -------- </span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa032ed04dc01d5dba1d5f4cd993e4855">AT91C_EMAC_REVREF</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt;  0) ;- (EMAC) </div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3a28190d865b567bc046a9daef8ae097">AT91C_EMAC_PARTREF</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFF &lt;&lt; 16) ;- (EMAC) </div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;</div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment">// - -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- </span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a972700edcba18d5ec76efb303adbad79">AT91C_ADC_SWRST</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (ADC) Software Reset</div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad799c86acf8342e36503ba1c25b073c7">AT91C_ADC_START</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (ADC) Start Conversion</div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment">// - -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- </span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afbadae557258fc5fdebd433c7c82e317">AT91C_ADC_TRGEN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (ADC) Trigger Enable</div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad0fa67049a0c2e2c6d94fada1229174d">AT91C_ADC_TRGEN_DIS</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0) ;- (ADC) Hradware triggers are disabled. Starting <a class="code" href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a> conversion is only possible by software</div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a68f7589a7d954c70630e02c0f3cd8aa8">AT91C_ADC_TRGEN_EN</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1) ;- (ADC) Hardware trigger selected by TRGSEL field is enabled.</div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;AT91C_ADC_TRGSEL          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt;  1) ;- (ADC) Trigger Selection</div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aac4efeaf92a198ed16e966f3de3540eb">AT91C_ADC_TRGSEL_TIOA0</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  1) ;- (ADC) Selected TRGSEL = TIAO0</div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae8f35e26ac80db8962debf00d4870a84">AT91C_ADC_TRGSEL_TIOA1</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (ADC) Selected TRGSEL = TIAO1</div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a793108c98d4b5928a3a8dcaa4ba9e551">AT91C_ADC_TRGSEL_TIOA2</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  1) ;- (ADC) Selected TRGSEL = TIAO2</div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9fdf32a82aa6510e7e618bcf708f62bd">AT91C_ADC_TRGSEL_TIOA3</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  1) ;- (ADC) Selected TRGSEL = TIAO3</div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac78de193960c2adf54b775005c366b29">AT91C_ADC_TRGSEL_TIOA4</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt;  1) ;- (ADC) Selected TRGSEL = TIAO4</div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac93c487076e168b665e0ad89487e49ed">AT91C_ADC_TRGSEL_TIOA5</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5 &lt;&lt;  1) ;- (ADC) Selected TRGSEL = TIAO5</div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad1db4a714e44fdc0a4be538acdba7d02">AT91C_ADC_TRGSEL_EXT</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x6 &lt;&lt;  1) ;- (ADC) Selected TRGSEL = External Trigger</div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a88d155341c5779a0f08c51132d3375f7">AT91C_ADC_LOWRES</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (ADC) Resolution.</div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;AT91C_ADC_LOWRES_10_BIT   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  4) ;- (ADC) 10-bit resolution</div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2ef27533cf62837dbdb99ee4a8f566f0">AT91C_ADC_LOWRES_8_BIT</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (ADC) 8-bit resolution</div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ada99816b2e9355e47ef51f9b5215c335">AT91C_ADC_SLEEP</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (ADC) Sleep <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2247eb3f048503b4180c764282469c7e">AT91C_ADC_SLEEP_NORMAL_MODE</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  5) ;- (ADC) Normal <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac5c39d9e0e9f404fcad3f6057a907da7">AT91C_ADC_SLEEP_MODE</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (ADC) Sleep <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a666903aab4d6d173d6a2be5cbee5a91a">AT91C_ADC_PRESCAL</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3F &lt;&lt;  8) ;- (ADC) Prescaler rate selection</div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad7ac5ddb52d3901392845a7785966639">AT91C_ADC_STARTUP</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1F &lt;&lt; 16) ;- (ADC) Startup Time</div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9aa84fa92b822b39846338d8cccf74f7">AT91C_ADC_SHTIM</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt; 24) ;- (ADC) Sample &amp; Hold Time</div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="comment">// - --------   ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- </span></div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa5f89d2bc957aae195bc3fd6afb85f3c">AT91C_ADC_CH0</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (ADC) Channel 0</div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8cd6e3c8054b870d298bb5699c7316ff">AT91C_ADC_CH1</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (ADC) Channel 1</div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aad0995795a79ac1c1f1b74815f8e2293">AT91C_ADC_CH2</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (ADC) Channel 2</div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab6e8f5691d393361fbacaafd8c89582e">AT91C_ADC_CH3</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (ADC) Channel 3</div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a97e16ace28251722c584b4280b622957">AT91C_ADC_CH4</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (ADC) Channel 4</div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a50f38360d62a234b31d0366fbdc34c76">AT91C_ADC_CH5</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (ADC) Channel 5</div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1ce42d0cb7097148f687114a2ea0d397">AT91C_ADC_CH6</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (ADC) Channel 6</div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6670a36ae39ba5d8c75aebccc4e1f1a1">AT91C_ADC_CH7</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (ADC) Channel 7</div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment">// - --------   ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- </span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">// - --------   ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- </span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment">// - -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- </span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa316fae8475ce0c9a6682f044562f3d7">AT91C_ADC_EOC0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (ADC) End of Conversion</div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6f91b3e18fd38b35269e5484f39eaf8a">AT91C_ADC_EOC1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (ADC) End of Conversion</div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab4b40c319eaa030e00013e12a3bfa75a">AT91C_ADC_EOC2</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (ADC) End of Conversion</div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac567e555318a720b4d557849d2f6d700">AT91C_ADC_EOC3</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (ADC) End of Conversion</div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae472c5bf54ae7f27af0d10cbf25c370e">AT91C_ADC_EOC4</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (ADC) End of Conversion</div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2c318ddda1859a0e2dd2cceddc3e5f59">AT91C_ADC_EOC5</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  5) ;- (ADC) End of Conversion</div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a36015c395ec0657baa15f9207018c936">AT91C_ADC_EOC6</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  6) ;- (ADC) End of Conversion</div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a93825ffcb517ba9bfd8ccad3d4c5bf16">AT91C_ADC_EOC7</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  7) ;- (ADC) End of Conversion</div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a349c689ac20864d4080a649ad30a22be">AT91C_ADC_OVRE0</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (ADC) Overrun Error</div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2e45ab30402efac24e53687833b5b78d">AT91C_ADC_OVRE1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  9) ;- (ADC) Overrun Error</div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a37198e39621f67c6606d1d23864989ff">AT91C_ADC_OVRE2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 10) ;- (ADC) Overrun Error</div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a88a63d788292588a66defcc65baae042">AT91C_ADC_OVRE3</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 11) ;- (ADC) Overrun Error</div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a12cba051215d62f2a0938ba87186f124">AT91C_ADC_OVRE4</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (ADC) Overrun Error</div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a857886e4f5ef6de9eebab40a7f72ea86">AT91C_ADC_OVRE5</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 13) ;- (ADC) Overrun Error</div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afe011a0b0ae4ff2821778c4f97274164">AT91C_ADC_OVRE6</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 14) ;- (ADC) Overrun Error</div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0a8c7c755a2cbda84ee8afae99aaa1eb">AT91C_ADC_OVRE7</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (ADC) Overrun Error</div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7df72b64904d8a4b55898f8f57759127">AT91C_ADC_DRDY</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (ADC) Data Ready</div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a164f51f4ee4f9c89d6d1a8f791f59427">AT91C_ADC_GOVRE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 17) ;- (ADC) General Overrun</div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a572c3ce5be84a4270a62de38b7ea1ce0">AT91C_ADC_ENDRX</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 18) ;- (ADC) End of Receiver Transfer</div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7793a830769075a3a15746803fb5027e">AT91C_ADC_RXBUFF</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 19) ;- (ADC) RXBUFF Interrupt</div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment">// - -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- </span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1e83e24d50f62c20b423dd07075ae595">AT91C_ADC_LDATA</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3FF &lt;&lt;  0) ;- (ADC) Last Data Converted</div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment">// - -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="comment">// - -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment">// - -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="comment">// - -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- </span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0b5076a2aef46ea672a417316f410a96">AT91C_ADC_DATA</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3FF &lt;&lt;  0) ;- (ADC) Converted Data</div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment">// - -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- </span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">// - -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- </span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment">// - -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- </span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="comment">// - -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- </span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">// - -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- </span></div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="comment">// - -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- </span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment">// - -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- </span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;</div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Advanced  Encryption Standard</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment">// - -------- AES_CR : (AES Offset: 0x0) Control Register -------- </span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a52ca0d7f3807ef3786756cd730ac274e">AT91C_AES_START</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (AES) Starts Processing</div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7f0ebc30e1c6ed91336d436ec1aadf99">AT91C_AES_SWRST</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (AES) Software Reset</div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af46127b11a6ada0d7b2e419d24ae1148">AT91C_AES_LOADSEED</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (AES) Random Number Generator Seed Loading</div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="comment">// - -------- AES_MR : (AES Offset: 0x4) Mode Register -------- </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab37e64c320a3a71caa2ec1a04b7b857b">AT91C_AES_CIPHER</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (AES) Processing <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9c5b5a7b865b71a93ea9adfed4477b24">AT91C_AES_PROCDLY</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt;  4) ;- (AES) Processing Delay</div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a83be1e112547812bb79b109e68ae2edb">AT91C_AES_SMOD</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (AES) Start <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af1d2bd72f793b79489d83af7bc0ce998">AT91C_AES_SMOD_MANUAL</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (AES) Manual <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>: The START bit in <span class="keyword">register</span> <a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a> must be set <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> begin encryption or decryption.</div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;AT91C_AES_SMOD_AUTO       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (AES) Auto <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>: no action in <a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a> is necessary (cf datasheet).</div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;AT91C_AES_SMOD_PDC        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (AES) PDC <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> (cf datasheet).</div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;AT91C_AES_OPMOD           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt; 12) ;- (AES) Operation <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8a5b4750618fbd064a82d6371e86201e">AT91C_AES_OPMOD_ECB</a>       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 12) ;- (AES) ECB Electronic CodeBook mode.</div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;AT91C_AES_OPMOD_CBC       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (AES) CBC Cipher Block Chaining mode.</div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;AT91C_AES_OPMOD_OFB       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 12) ;- (AES) OFB Output Feedback mode.</div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;AT91C_AES_OPMOD_CFB       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 12) ;- (AES) CFB Cipher Feedback mode.</div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;AT91C_AES_OPMOD_CTR       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt; 12) ;- (AES) CTR Counter mode.</div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;AT91C_AES_LOD             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (AES) Last Output Data <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a46cb0e55572193bcdb0883962ead5523">AT91C_AES_CFBS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt; 16) ;- (AES) Cipher Feedback Data Size</div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0c22c167b409c1fbb0a19b73d99c8c74">AT91C_AES_CFBS_128_BIT</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 16) ;- (AES) 128-bit.</div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;AT91C_AES_CFBS_64_BIT     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (AES) 64-bit.</div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;AT91C_AES_CFBS_32_BIT     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 16) ;- (AES) 32-bit.</div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;AT91C_AES_CFBS_16_BIT     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 16) ;- (AES) 16-bit.</div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;AT91C_AES_CFBS_8_BIT      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt; 16) ;- (AES) 8-bit.</div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;AT91C_AES_CKEY            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xF &lt;&lt; 20) ;- (AES) Countermeasure Key</div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a367c6500e7f0a1ed0fd8304b8bc204aa">AT91C_AES_CTYPE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1F &lt;&lt; 24) ;- (AES) Countermeasure Type</div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aedbe79a0f4c2d04db6fb22dc1085ea49">AT91C_AES_CTYPE_TYPE1_EN</a>  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 24) ;- (AES) Countermeasure type 1 is enabled.</div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;AT91C_AES_CTYPE_TYPE2_EN  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 24) ;- (AES) Countermeasure type 2 is enabled.</div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;AT91C_AES_CTYPE_TYPE3_EN  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt; 24) ;- (AES) Countermeasure type 3 is enabled.</div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;AT91C_AES_CTYPE_TYPE4_EN  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x8 &lt;&lt; 24) ;- (AES) Countermeasure type 4 is enabled.</div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;AT91C_AES_CTYPE_TYPE5_EN  <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x10 &lt;&lt; 24) ;- (AES) Countermeasure type 5 is enabled.</div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="comment">// - -------- AES_IER : (AES Offset: 0x10) Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;AT91C_AES_DATRDY          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (AES) DATRDY</div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a894203060ee3ab723bfcd9bbb276eb8e">AT91C_AES_ENDRX</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (AES) PDC Read Buffer End</div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a55b06cba7504dd452be3ebf0d5558229">AT91C_AES_ENDTX</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (AES) PDC Write Buffer End</div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2a8bfa9e7c701532abdb5f258ff20cc5">AT91C_AES_RXBUFF</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (AES) PDC Read Buffer Full</div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac0c8a9b678c45da12fdbe8da34cb1758">AT91C_AES_TXBUFE</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (AES) PDC Write Buffer Empty</div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaa2297d1189f2ee0d3357a9e4e7f3c08">AT91C_AES_URAD</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (AES) Unspecified Register Access Detection</div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment">// - -------- AES_IDR : (AES Offset: 0x14) Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment">// - -------- AES_IMR : (AES Offset: 0x18) Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment">// - -------- AES_ISR : (AES Offset: 0x1c) Interrupt Status Register -------- </span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2c76b43cb30f79f64c51aade30ecc0d7">AT91C_AES_URAT</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x7 &lt;&lt; 12) ;- (AES) Unspecified Register Access Type Status</div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4b64d799be10fd7abc742f9b22380f4f">AT91C_AES_URAT_IN_DAT_WRITE_DATPROC</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 12) ;- (AES) Input data <span class="keyword">register</span> written during <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing in PDC mode.</div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;AT91C_AES_URAT_OUT_DAT_READ_DATPROC <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (AES) Output data <span class="keyword">register</span> read during <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing.</div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;AT91C_AES_URAT_MODEREG_WRITE_DATPROC <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 12) ;- (AES) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> <span class="keyword">register</span> written during <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing.</div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;AT91C_AES_URAT_OUT_DAT_READ_SUBKEY <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 12) ;- (AES) Output data <span class="keyword">register</span> read during <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sub-keys generation.</div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;AT91C_AES_URAT_MODEREG_WRITE_SUBKEY <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x4 &lt;&lt; 12) ;- (AES) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> <span class="keyword">register</span> written during <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> sub-keys generation.</div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;AT91C_AES_URAT_WO_REG_READ <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x5 &lt;&lt; 12) ;- (AES) Write-only <span class="keyword">register</span> read access.</div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">// -              SOFTWARE API DEFINITION  FOR Triple Data Encryption Standard</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment">// - -------- TDES_CR : (TDES Offset: 0x0) Control Register -------- </span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;AT91C_TDES_START          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (TDES) Starts Processing</div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4ac10fd450e2da419c945a37ef160f68">AT91C_TDES_SWRST</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (TDES) Software Reset</div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment">// - -------- TDES_MR : (TDES Offset: 0x4) Mode Register -------- </span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a09b84fa448fcb47d3eda4e9e48166a78">AT91C_TDES_CIPHER</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (TDES) Processing <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8b80b23e8ea5150e7cd6b44743164972">AT91C_TDES_TDESMOD</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (TDES) Single or Triple DES <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a686fd76eb5a79d9c50348350c9858083">AT91C_TDES_KEYMOD</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (TDES) Key <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1d2d3daad27765762801080ed505adb5">AT91C_TDES_SMOD</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt;  8) ;- (TDES) Start <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a70ff9633f788a8483bbe1d29085addd3">AT91C_TDES_SMOD_MANUAL</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt;  8) ;- (TDES) Manual <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>: The START bit in <span class="keyword">register</span> <a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a> must be set <a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a> begin encryption or decryption.</div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;AT91C_TDES_SMOD_AUTO      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (TDES) Auto <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>: no action in <a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a> is necessary (cf datasheet).</div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;AT91C_TDES_SMOD_PDC       <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt;  8) ;- (TDES) PDC <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> (cf datasheet).</div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;AT91C_TDES_OPMOD          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 12) ;- (TDES) Operation <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaf500a62c745c7a8b7bc2049a939e6ce">AT91C_TDES_OPMOD_ECB</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 12) ;- (TDES) ECB Electronic CodeBook mode.</div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;AT91C_TDES_OPMOD_CBC      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (TDES) CBC Cipher Block Chaining mode.</div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;AT91C_TDES_OPMOD_OFB      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 12) ;- (TDES) OFB Output Feedback mode.</div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;AT91C_TDES_OPMOD_CFB      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 12) ;- (TDES) CFB Cipher Feedback mode.</div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;AT91C_TDES_LOD            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 15) ;- (TDES) Last Output Data <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abbfe7143378c87a0d04e382c406beb2b">AT91C_TDES_CFBS</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 16) ;- (TDES) Cipher Feedback Data Size</div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a61e415c997679e37598bbb9d800e08ef">AT91C_TDES_CFBS_64_BIT</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 16) ;- (TDES) 64-bit.</div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;AT91C_TDES_CFBS_32_BIT    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 16) ;- (TDES) 32-bit.</div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;AT91C_TDES_CFBS_16_BIT    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 16) ;- (TDES) 16-bit.</div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;AT91C_TDES_CFBS_8_BIT     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 16) ;- (TDES) 8-bit.</div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment">// - -------- TDES_IER : (TDES Offset: 0x10) Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;AT91C_TDES_DATRDY         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  0) ;- (TDES) DATRDY</div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9e7e456784050d55c0c32980303b764b">AT91C_TDES_ENDRX</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  1) ;- (TDES) PDC Read Buffer End</div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afff6c024a5ab4a9377499852b4441e02">AT91C_TDES_ENDTX</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  2) ;- (TDES) PDC Write Buffer End</div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0d0e182838c95696faf191f3900d5d93">AT91C_TDES_RXBUFF</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  3) ;- (TDES) PDC Read Buffer Full</div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1e1c43b3b10414b0804d0f1631bdd15d">AT91C_TDES_TXBUFE</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  4) ;- (TDES) PDC Write Buffer Empty</div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af6179b1adc2118086d3c2e91e9825ff0">AT91C_TDES_URAD</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt;  8) ;- (TDES) Unspecified Register Access Detection</div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">// - -------- TDES_IDR : (TDES Offset: 0x14) Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">// - -------- TDES_IMR : (TDES Offset: 0x18) Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment">// - -------- TDES_ISR : (TDES Offset: 0x1c) Interrupt Status Register -------- </span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a356e44c04c2779b2937c28397f866ff6">AT91C_TDES_URAT</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 12) ;- (TDES) Unspecified Register Access Type Status</div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a15c0bbad6ecc8408f80c86435d6d2119">AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC</a> <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x0 &lt;&lt; 12) ;- (TDES) Input data <span class="keyword">register</span> written during <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing in PDC mode.</div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;AT91C_TDES_URAT_OUT_DAT_READ_DATPROC <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x1 &lt;&lt; 12) ;- (TDES) Output data <span class="keyword">register</span> read during <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing.</div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;AT91C_TDES_URAT_MODEREG_WRITE_DATPROC <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x2 &lt;&lt; 12) ;- (TDES) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> <span class="keyword">register</span> written during <a class="code" href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> data processing.</div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;AT91C_TDES_URAT_WO_REG_READ <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0x3 &lt;&lt; 12) ;- (TDES) Write-only <span class="keyword">register</span> read access.</div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;</div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">// -               REGISTER ADDRESS DEFINITION FOR AT91SAM7X256</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment">// - ========== Register definition for SYS peripheral ========== </span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment">// - ========== Register definition for AIC peripheral ========== </span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;AT91C_AIC_IVR             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF100) ;- (AIC) IRQ Vector Register</div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4480f18cb6202e4fca4cfef8f5276705">AT91C_AIC_SMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF000) ;- (AIC) Source <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a260f4fef8883877802b9f495afadedef">AT91C_AIC_FVR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF104) ;- (AIC) FIQ Vector Register</div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a658342079ef86ca02b400bca590157c5">AT91C_AIC_DCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF138) ;- (AIC) Debug Control Register (Protect)</div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4b9cd98d7ecaede481636cb8ed07aa3f">AT91C_AIC_EOICR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF130) ;- (AIC) End of Interrupt Command Register</div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3706014afd66ae5afcfc65bafbb7a856">AT91C_AIC_SVR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF080) ;- (AIC) Source Vector Register</div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa3d9b233ceed49a9659357ad505e03e7">AT91C_AIC_FFSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF148) ;- (AIC) Fast Forcing Status Register</div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2ebc1521442e6301cbc1aebe8b6a60fe">AT91C_AIC_ICCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF128) ;- (AIC) Interrupt Clear Command Register</div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a502b849eb0925da51ea1724bfb9ff675">AT91C_AIC_ISR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF108) ;- (AIC) Interrupt Status Register</div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aec49d326140f483ce6a51125c04b4c45">AT91C_AIC_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF110) ;- (AIC) Interrupt Mask Register</div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abf803377d831045384c1b12293880e75">AT91C_AIC_IPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF10C) ;- (AIC) Interrupt Pending Register</div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acac44f7aa3c5256f6d1f2fce7174b45f">AT91C_AIC_FFER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF140) ;- (AIC) Fast Forcing Enable Register</div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab55840ce00a4bfa54acfd8b74809c71d">AT91C_AIC_IECR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF120) ;- (AIC) Interrupt Enable Command Register</div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a02c05836353c43c959f4588438a09a2e">AT91C_AIC_ISCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF12C) ;- (AIC) Interrupt Set Command Register</div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a79e930ea8ad33613147ad0f0917a90e8">AT91C_AIC_FFDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF144) ;- (AIC) Fast Forcing Disable Register</div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6d5196b096a59a7e16ecb1fb9d87c484">AT91C_AIC_CISR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF114) ;- (AIC) Core Interrupt Status Register</div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1d8f11768ada3d34e3d231ad3256cb2d">AT91C_AIC_IDCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF124) ;- (AIC) Interrupt Disable Command Register</div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af3ef43da35c21f7decfeee386eefce49">AT91C_AIC_SPU</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF134) ;- (AIC) Spurious Vector Register</div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment">// - ========== Register definition for PDC_DBGU peripheral ========== </span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a41bc9657a3781147caba9eb659c440bd">AT91C_DBGU_TCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF30C) ;- (PDC_DBGU) Transmit Counter Register</div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab7f706467663bc392173b45df73a764f">AT91C_DBGU_RNPR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF310) ;- (PDC_DBGU) Receive Next Pointer Register</div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2402eba2b61ad0fcc19d11e1711c9d16">AT91C_DBGU_TNPR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF318) ;- (PDC_DBGU) Transmit Next Pointer Register</div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1c9e7316fc10820f2bfd2b0516ee960b">AT91C_DBGU_TPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF308) ;- (PDC_DBGU) Transmit Pointer Register</div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a337ce11c82d64e6e573ff40e4d9a0830">AT91C_DBGU_RPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF300) ;- (PDC_DBGU) Receive Pointer Register</div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa7a36d4facf6efb40dc61a7b6fb9cd54">AT91C_DBGU_RCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF304) ;- (PDC_DBGU) Receive Counter Register</div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a100458251305b7e09f5291651fa42775">AT91C_DBGU_RNCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF314) ;- (PDC_DBGU) Receive Next Counter Register</div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a261fe49a6c0d5a977e0ba8d21bce840b">AT91C_DBGU_PTCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF320) ;- (PDC_DBGU) PDC Transfer Control Register</div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abc9bd6435abbf87311d1aba24c24ed5b">AT91C_DBGU_PTSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF324) ;- (PDC_DBGU) PDC Transfer Status Register</div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a23e6b5020286359a8057ab6ed844bdd9">AT91C_DBGU_TNCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF31C) ;- (PDC_DBGU) Transmit Next Counter Register</div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="comment">// - ========== Register definition for DBGU peripheral ========== </span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac33341e731c4d35239eda0edfb1c29e2">AT91C_DBGU_EXID</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF244) ;- (DBGU) Chip ID Extension Register</div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa3b5cb939e2298f254432f550fb463e0">AT91C_DBGU_BRGR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF220) ;- (DBGU) Baud Rate Generator Register</div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acf568b5e33118d36d873ee727823d67a">AT91C_DBGU_IDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF20C) ;- (DBGU) Interrupt Disable Register</div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af6aadb08af97abf5e5bc84370188a9fc">AT91C_DBGU_CSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF214) ;- (DBGU) Channel Status Register</div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1561878e6e08c6f7ed153c25be310270">AT91C_DBGU_CIDR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF240) ;- (DBGU) Chip ID Register</div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7c33929d0f5af7047f9995e7a1e8578c">AT91C_DBGU_MR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF204) ;- (DBGU) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aac25413834b77b44602de7a3b4fbb4eb">AT91C_DBGU_IMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF210) ;- (DBGU) Interrupt Mask Register</div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7fcdca5d607d446eb412ee0fbcb4390f">AT91C_DBGU_CR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF200) ;- (DBGU) Control Register</div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5ab0033ea4e9cff2313119750a92e0f9">AT91C_DBGU_FNTR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF248) ;- (DBGU) Force NTRST Register</div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae48c03ce04459be6c814abdfab687665">AT91C_DBGU_THR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF21C) ;- (DBGU) Transmitter Holding Register</div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af348a2b1a503eb350207ac37a7223e05">AT91C_DBGU_RHR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF218) ;- (DBGU) Receiver Holding Register</div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab5eaf17d54f6373dee1cd4bf5c00c438">AT91C_DBGU_IER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF208) ;- (DBGU) Interrupt Enable Register</div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment">// - ========== Register definition for PIOA peripheral ========== </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7c2600aa7cf94e838b518579ae17682e">AT91C_PIOA_ODR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF414) ;- (PIOA) Output Disable Registerr</div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4ce61ea50f9aa86746d2438faa95c3fd">AT91C_PIOA_SODR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF430) ;- (PIOA) Set Output Data Register</div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae0cff3319fa040b979a6888f31085928">AT91C_PIOA_ISR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF44C) ;- (PIOA) Interrupt Status Register</div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aabe3c44e2ac75c9b425c87f406679824">AT91C_PIOA_ABSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF478) ;- (PIOA) AB Select Status Register</div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2282046182b9d9e56f33e32b84b90c19">AT91C_PIOA_IER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF440) ;- (PIOA) Interrupt Enable Register</div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3baeebe6fac88770c77d797b6048922b">AT91C_PIOA_PPUDR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF460) ;- (PIOA) Pull-up Disable Register</div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a01f22180c95dde93f1143fccbb251031">AT91C_PIOA_IMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF448) ;- (PIOA) Interrupt Mask Register</div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a93bd0ead4ceb2e8a1f257b31e8c7e14f">AT91C_PIOA_PER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF400) ;- (PIOA) PIO Enable Register</div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0b807513a47a5397bd4c2e8de2eef98a">AT91C_PIOA_IFDR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF424) ;- (PIOA) Input Filter Disable Register</div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a472cb7830b1001df23442820aec3b91b">AT91C_PIOA_OWDR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF4A4) ;- (PIOA) Output Write Disable Register</div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aab89dee17d06a00b53da17c7d9c5dd85">AT91C_PIOA_MDSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF458) ;- (PIOA) Multi-driver Status Register</div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8d1fc6d0940a0d04372c172882516c32">AT91C_PIOA_IDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF444) ;- (PIOA) Interrupt Disable Register</div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac75869d5dc9e09776095bb722dde7c5e">AT91C_PIOA_ODSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF438) ;- (PIOA) Output Data Status Register</div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a57d571c97f9956583716b36e0f85f33a">AT91C_PIOA_PPUSR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF468) ;- (PIOA) Pull-up Status Register</div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a266284ebbfe87e1cbae28c7ffe3e490b">AT91C_PIOA_OWSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF4A8) ;- (PIOA) Output Write Status Register</div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8aa900d1f44e460a30758eeaa9a593cc">AT91C_PIOA_BSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF474) ;- (PIOA) Select B Register</div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a44d571365bcb5ff5e51eed14be4779bd">AT91C_PIOA_OWER</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF4A0) ;- (PIOA) Output Write Enable Register</div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9145c129d70318b62f4a5c53aeaeac0d">AT91C_PIOA_IFER</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF420) ;- (PIOA) Input Filter Enable Register</div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4592777ecfffcc2626d1db86e00ed1b6">AT91C_PIOA_PDSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF43C) ;- (PIOA) Pin Data Status Register</div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2d040b79be17e0a76ee72ef47b3a091f">AT91C_PIOA_PPUER</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF464) ;- (PIOA) Pull-up Enable Register</div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0911cba099368e416f4f0d4ff9a1d8e4">AT91C_PIOA_OSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF418) ;- (PIOA) Output Status Register</div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8d6d24987acd9d2412e5cf72706a783f">AT91C_PIOA_ASR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF470) ;- (PIOA) Select <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register</div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abc153eace206577541602e757731202f">AT91C_PIOA_MDDR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF454) ;- (PIOA) Multi-driver Disable Register</div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5930803de65239492ced9171471a103a">AT91C_PIOA_CODR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF434) ;- (PIOA) Clear Output Data Register</div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad07fc5c8fd1916171d0ca229b741fc63">AT91C_PIOA_MDER</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF450) ;- (PIOA) Multi-driver Enable Register</div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a883f9de2546cd5e0fc9d61f8abba8f86">AT91C_PIOA_PDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF404) ;- (PIOA) PIO Disable Register</div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af786ac9d28aadd31d7da6f38e0da6b6d">AT91C_PIOA_IFSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF428) ;- (PIOA) Input Filter Status Register</div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa99369c2b219dda0c48740d90f21d939">AT91C_PIOA_OER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF410) ;- (PIOA) Output Enable Register</div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a494cb791cd75cfd5f0de7e87499e4a0a">AT91C_PIOA_PSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF408) ;- (PIOA) PIO Status Register</div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment">// - ========== Register definition for PIOB peripheral ========== </span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa06d5896721712123b55f734931b643f">AT91C_PIOB_OWDR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF6A4) ;- (PIOB) Output Write Disable Register</div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5f90c2835f7dedcc182128f19ed167c9">AT91C_PIOB_MDER</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF650) ;- (PIOB) Multi-driver Enable Register</div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a66c782cf5bead1b9fba95efcde18fe42">AT91C_PIOB_PPUSR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF668) ;- (PIOB) Pull-up Status Register</div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9641c37cb03c5deb97d2205a62d29630">AT91C_PIOB_IMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF648) ;- (PIOB) Interrupt Mask Register</div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ade2307a9d3357f855f7ff19231e9f6b6">AT91C_PIOB_ASR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF670) ;- (PIOB) Select <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a> Register</div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a84dcaf1a002a56564be5844c097f6f37">AT91C_PIOB_PPUDR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF660) ;- (PIOB) Pull-up Disable Register</div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a99fd3ab55a1a27d6f75fcb9429962199">AT91C_PIOB_PSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF608) ;- (PIOB) PIO Status Register</div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeec8c597a3e5f94adbea7ce348227858">AT91C_PIOB_IER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF640) ;- (PIOB) Interrupt Enable Register</div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad6fca4658c0e72a90d4e9bb60bc5d4ae">AT91C_PIOB_CODR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF634) ;- (PIOB) Clear Output Data Register</div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a22a7ab7bf7a2f7a507216b11a791a16e">AT91C_PIOB_OWER</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF6A0) ;- (PIOB) Output Write Enable Register</div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a74ae54edb7551a9fbab56c95dd5b3757">AT91C_PIOB_ABSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF678) ;- (PIOB) AB Select Status Register</div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a692d157d36430cc5b0888fff7d7b33b4">AT91C_PIOB_IFDR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF624) ;- (PIOB) Input Filter Disable Register</div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a791f7130baaec6f8e8be6160e94b1510">AT91C_PIOB_PDSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF63C) ;- (PIOB) Pin Data Status Register</div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af6cbac28da0db80bf81b61cc5a3d44d1">AT91C_PIOB_IDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF644) ;- (PIOB) Interrupt Disable Register</div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a522b84a476e08fd38d28d66675ab3d5f">AT91C_PIOB_OWSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF6A8) ;- (PIOB) Output Write Status Register</div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afd707f749d764b228a297f7bb2f95cf7">AT91C_PIOB_PDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF604) ;- (PIOB) PIO Disable Register</div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5c6af351cc4ed80d3b2229e4b65c049c">AT91C_PIOB_ODR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF614) ;- (PIOB) Output Disable Registerr</div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a44bca93e3f1a16f5318a24e0b017d40a">AT91C_PIOB_IFSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF628) ;- (PIOB) Input Filter Status Register</div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3c916135fc6a66cc29aae646ebcc6d5f">AT91C_PIOB_PPUER</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF664) ;- (PIOB) Pull-up Enable Register</div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adf646b62f4221bc3ed5df880c63a0391">AT91C_PIOB_SODR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF630) ;- (PIOB) Set Output Data Register</div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5d30369a8d7dde8c5aaddd75b234fd69">AT91C_PIOB_ISR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF64C) ;- (PIOB) Interrupt Status Register</div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa1b7e9eb5ba63ec159f41af4544ba2a7">AT91C_PIOB_ODSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF638) ;- (PIOB) Output Data Status Register</div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a75495b044c0e6c95ff7c729cb56870de">AT91C_PIOB_OSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF618) ;- (PIOB) Output Status Register</div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac04d2257587401afc7c1b52f1ab85ccc">AT91C_PIOB_MDSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF658) ;- (PIOB) Multi-driver Status Register</div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aea294c1c44eaae458768e43f9242d7b6">AT91C_PIOB_IFER</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF620) ;- (PIOB) Input Filter Enable Register</div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a46ff3ab4c3770d9ece55a3fe1ae39d7c">AT91C_PIOB_BSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF674) ;- (PIOB) Select B Register</div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af54402aeb6be3a10686743f37f6fd6ac">AT91C_PIOB_MDDR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF654) ;- (PIOB) Multi-driver Disable Register</div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ace3802037033ba1d32370f40684709d4">AT91C_PIOB_OER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF610) ;- (PIOB) Output Enable Register</div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5900bb2f5987a8a608044a24725cbdc5">AT91C_PIOB_PER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFF600) ;- (PIOB) PIO Enable Register</div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment">// - ========== Register definition for CKGR peripheral ========== </span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3d0808992286c8581278c9655a007821">AT91C_CKGR_MOR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC20) ;- (CKGR) Main Oscillator Register</div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae67b4d21adfa7322ca97f86a7372b9cd">AT91C_CKGR_PLLR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC2C) ;- (CKGR) PLL Register</div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac8f4ff2752cc7fb3b24d4b2a036f8fab">AT91C_CKGR_MCFR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC24) ;- (CKGR) Main Clock  Frequency Register</div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment">// - ========== Register definition for PMC peripheral ========== </span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abb1458f0e791aef764fdfd762f147874">AT91C_PMC_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC64) ;- (PMC) Interrupt Disable Register</div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a51eb37fbaf5750d3e97aa86cebc88c1e">AT91C_PMC_MOR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC20) ;- (PMC) Main Oscillator Register</div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae50e3b1a9b5c04f26f656d5e1e631d15">AT91C_PMC_PLLR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC2C) ;- (PMC) PLL Register</div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4a25b7100b143d46b7eab974f8f383af">AT91C_PMC_PCER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC10) ;- (PMC) Peripheral Clock Enable Register</div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1d09bf3616f0ec2c9fa6b85eff2a97d6">AT91C_PMC_PCKR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC40) ;- (PMC) Programmable Clock Register</div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abb85fb0075508332e1fde3b0141a1f77">AT91C_PMC_MCKR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC30) ;- (PMC) Master Clock Register</div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a87bc88b19d5789ec85a38c66d4ebd0f3">AT91C_PMC_SCDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC04) ;- (PMC) System Clock Disable Register</div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4221f74fe26f80f7001a68f3b3428587">AT91C_PMC_PCDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC14) ;- (PMC) Peripheral Clock Disable Register</div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a37faefdfe5ec7ef841972e1fc1877d5e">AT91C_PMC_SCSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC08) ;- (PMC) System Clock Status Register</div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a45941ff78c1aa2bce656679d88dcc6f1">AT91C_PMC_PCSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC18) ;- (PMC) Peripheral Clock Status Register</div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a24111130e9e504b91bb2d642578e5a89">AT91C_PMC_MCFR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC24) ;- (PMC) Main Clock  Frequency Register</div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1088f086d92d3ac3ad028428e29b2144">AT91C_PMC_SCER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC00) ;- (PMC) System Clock Enable Register</div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8a5b425ea5993ada144b8945aaeb01b9">AT91C_PMC_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC6C) ;- (PMC) Interrupt Mask Register</div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae13d5394223291f9364fb14552d4771c">AT91C_PMC_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC60) ;- (PMC) Interrupt Enable Register</div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6b5b2d1ea05554869d89a3a2fc6bcd4e">AT91C_PMC_SR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFC68) ;- (PMC) Status Register</div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment">// - ========== Register definition for RSTC peripheral ========== </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa8414408466eaac0fcf732684368f7b0">AT91C_RSTC_RCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD00) ;- (RSTC) Reset Control Register</div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad82c9e23066554637f65bc863f35a0e6">AT91C_RSTC_RMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD08) ;- (RSTC) Reset <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3e6d4b6d0e39356bf52e12e2fb982e8f">AT91C_RSTC_RSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD04) ;- (RSTC) Reset Status Register</div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">// - ========== Register definition for RTTC peripheral ========== </span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aabc2e8ffc38e2582b71bf4647f592b34">AT91C_RTTC_RTSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD2C) ;- (RTTC) Real-time Status Register</div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5c5f38be61b98909c5794acc970d3559">AT91C_RTTC_RTMR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD20) ;- (RTTC) Real-time <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a09cf6a8ffec373af5be6af2bbe4a2b46">AT91C_RTTC_RTVR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD28) ;- (RTTC) Real-time Value Register</div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a18e3408b2bf0d11fdfc3311c376c7f66">AT91C_RTTC_RTAR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD24) ;- (RTTC) Real-time Alarm Register</div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">// - ========== Register definition for PITC peripheral ========== </span></div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5d9918c6442157386a416a8002a3353a">AT91C_PITC_PIVR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD38) ;- (PITC) Period Interval Value Register</div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a50f548a213ce527e05272128827d1a96">AT91C_PITC_PISR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD34) ;- (PITC) Period Interval Status Register</div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a38c7f20272da9adc377b5061f1614ccb">AT91C_PITC_PIIR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD3C) ;- (PITC) Period Interval Image Register</div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ade8e662cf6facc2d3f6afe46362b823f">AT91C_PITC_PIMR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD30) ;- (PITC) Period Interval <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment">// - ========== Register definition for WDTC peripheral ========== </span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afc2e9f8d797399fc2a9a92330c1feea1">AT91C_WDTC_WDCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD40) ;- (WDTC) Watchdog Control Register</div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af678a558e212a430e97466a931248b0b">AT91C_WDTC_WDSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD48) ;- (WDTC) Watchdog Status Register</div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0ca679be254c23a41dc8c04f78d4a6f4">AT91C_WDTC_WDMR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD44) ;- (WDTC) Watchdog <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">// - ========== Register definition for VREG peripheral ========== </span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4f52028aab7283bbb6db66b4b2c0c6d1">AT91C_VREG_MR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFD60) ;- (VREG) Voltage Regulator <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment">// - ========== Register definition for MC peripheral ========== </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9480f757dc1ab0a0e8c285f24a916e9d">AT91C_MC_ASR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFF04) ;- (MC) MC Abort Status Register</div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a084308496085ed2e8c3446577bf6a64c">AT91C_MC_RCR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFF00) ;- (MC) MC Remap Control Register</div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af36778483b430da5720ab5bc879c8a8b">AT91C_MC_FCR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFF64) ;- (MC) MC Flash Command Register</div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af25be4608f5dec5cbf21293f1557a2f2">AT91C_MC_AASR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFF08) ;- (MC) MC Abort Address Status Register</div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4dc79ee02e20eba4cbaa71e2fd7e4434">AT91C_MC_FSR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFF68) ;- (MC) MC Flash Status Register</div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1ce0bfd4f4c60d6f0f2ba7033823ba11">AT91C_MC_FMR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFFFF60) ;- (MC) MC Flash <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment">// - ========== Register definition for PDC_SPI1 peripheral ========== </span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2cc18ff208feed1fe2d5eda30fcf7b24">AT91C_SPI1_PTCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4120) ;- (PDC_SPI1) PDC Transfer Control Register</div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7d501b334959785a82f08a465a000e3c">AT91C_SPI1_RPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4100) ;- (PDC_SPI1) Receive Pointer Register</div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa302e419534f873ed006756a31c7e5ea">AT91C_SPI1_TNCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE411C) ;- (PDC_SPI1) Transmit Next Counter Register</div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a71a813694166035dc6a8375076ede77d">AT91C_SPI1_TPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4108) ;- (PDC_SPI1) Transmit Pointer Register</div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1cd73ca1d063e42aafce7231484c46ac">AT91C_SPI1_TNPR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4118) ;- (PDC_SPI1) Transmit Next Pointer Register</div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a03d30d145fab1903c1f2a52f8b968c35">AT91C_SPI1_TCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE410C) ;- (PDC_SPI1) Transmit Counter Register</div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ade6c76f8589bcc1f63b9b0c9d8015f98">AT91C_SPI1_RCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4104) ;- (PDC_SPI1) Receive Counter Register</div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af98661b11ed9a3a28903695c0f9959e9">AT91C_SPI1_RNPR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4110) ;- (PDC_SPI1) Receive Next Pointer Register</div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7473ffad5de350410848d17696e9ebe1">AT91C_SPI1_RNCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4114) ;- (PDC_SPI1) Receive Next Counter Register</div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab1c47b47adf78f34658aeafd2a11b201">AT91C_SPI1_PTSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4124) ;- (PDC_SPI1) PDC Transfer Status Register</div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment">// - ========== Register definition for SPI1 peripheral ========== </span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a68748385b5cf46c66428bbf7f4d48b42">AT91C_SPI1_IMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE401C) ;- (SPI1) Interrupt Mask Register</div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adadec3a70db57a422239c631a6c95937">AT91C_SPI1_IER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4014) ;- (SPI1) Interrupt Enable Register</div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2a9bb9e85e374b5708696ec7957a47fd">AT91C_SPI1_MR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4004) ;- (SPI1) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a52039ad3e72047cc1dc2e60cfc6270b5">AT91C_SPI1_RDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4008) ;- (SPI1) Receive Data Register</div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acf4e6d8392adafc9a93f2d2f40a8e4aa">AT91C_SPI1_IDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4018) ;- (SPI1) Interrupt Disable Register</div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a31ae308ed1bf8190c4bde1e65e2b7f63">AT91C_SPI1_SR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4010) ;- (SPI1) Status Register</div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3aae3adb144b7d79bbaffe9531b20166">AT91C_SPI1_TDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE400C) ;- (SPI1) Transmit Data Register</div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab1a0e64105ac31b94c3847fbef7dcc20">AT91C_SPI1_CR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4000) ;- (SPI1) Control Register</div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9d6bd26a2a0059a96fe4a9f5c02f9fba">AT91C_SPI1_CSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE4030) ;- (SPI1) Chip Select Register</div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment">// - ========== Register definition for PDC_SPI0 peripheral ========== </span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afa6c2b59191bb6f9c1091abd4cac22c6">AT91C_SPI0_PTCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0120) ;- (PDC_SPI0) PDC Transfer Control Register</div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae664c566250a6a7c3345d2ddcf4b6812">AT91C_SPI0_TPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0108) ;- (PDC_SPI0) Transmit Pointer Register</div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab5bbdf31a175430f576341844046ba88">AT91C_SPI0_TCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE010C) ;- (PDC_SPI0) Transmit Counter Register</div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6d708fe317133c9380e7c959e2877f60">AT91C_SPI0_RCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0104) ;- (PDC_SPI0) Receive Counter Register</div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0f99f8f33d09c9f810c819d9318fb63e">AT91C_SPI0_PTSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0124) ;- (PDC_SPI0) PDC Transfer Status Register</div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa04332b3979b3b66b39664e23a620e9c">AT91C_SPI0_RNPR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0110) ;- (PDC_SPI0) Receive Next Pointer Register</div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a05128afe2bbe7513ef3ccd367c486a9f">AT91C_SPI0_RPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0100) ;- (PDC_SPI0) Receive Pointer Register</div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa9b3243651c75e0d32497c4585749a15">AT91C_SPI0_TNCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE011C) ;- (PDC_SPI0) Transmit Next Counter Register</div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab9146298dcc075277c807413dc180301">AT91C_SPI0_RNCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0114) ;- (PDC_SPI0) Receive Next Counter Register</div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a44a27b07eb24d074b6dae493913b3c9c">AT91C_SPI0_TNPR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0118) ;- (PDC_SPI0) Transmit Next Pointer Register</div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment">// - ========== Register definition for SPI0 peripheral ========== </span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aadc516894c76b80ac3e523cbd38da15a">AT91C_SPI0_IER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0014) ;- (SPI0) Interrupt Enable Register</div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab855295715655f9586ee0464e78e1b95">AT91C_SPI0_SR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0010) ;- (SPI0) Status Register</div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afcb2a34777dde59debdcdad9ca6f1506">AT91C_SPI0_IDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0018) ;- (SPI0) Interrupt Disable Register</div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9d2d5a236ed6a7dbe5a9cef55667755e">AT91C_SPI0_CR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0000) ;- (SPI0) Control Register</div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0668ba855a666b19651ac6a8043dafcb">AT91C_SPI0_MR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0004) ;- (SPI0) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af33e46647c8c86307fa7d747956f3f8d">AT91C_SPI0_IMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE001C) ;- (SPI0) Interrupt Mask Register</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5a635376c74ccc2eb816c51a9d1357d0">AT91C_SPI0_TDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE000C) ;- (SPI0) Transmit Data Register</div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a03487d0ff861ff0d23fba7e724ea1582">AT91C_SPI0_RDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0008) ;- (SPI0) Receive Data Register</div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a82dfdd3a4e4e8407b612214a5b4b494e">AT91C_SPI0_CSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFE0030) ;- (SPI0) Chip Select Register</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">// - ========== Register definition for PDC_US1 peripheral ========== </span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af48f2dff20474c8c9a223beab727ca7a">AT91C_US1_RNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4114) ;- (PDC_US1) Receive Next Counter Register</div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0321db964bde1db2f00018ab0767b893">AT91C_US1_PTCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4120) ;- (PDC_US1) PDC Transfer Control Register</div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5ac408528d521e4e4b8c813855ad908b">AT91C_US1_TCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC410C) ;- (PDC_US1) Transmit Counter Register</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac8bcc58a8a75d09ee4bc0e8914be6af1">AT91C_US1_PTSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4124) ;- (PDC_US1) PDC Transfer Status Register</div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a015371076e034d328e679f3fa6b8bb94">AT91C_US1_TNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4118) ;- (PDC_US1) Transmit Next Pointer Register</div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae7bc9a61b4311410067210fe5be6cf4e">AT91C_US1_RCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4104) ;- (PDC_US1) Receive Counter Register</div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7ae00f6533a59997f3410cff4baa34f3">AT91C_US1_RNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4110) ;- (PDC_US1) Receive Next Pointer Register</div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa310bed7d45bfe16684c8bf25f3efee7">AT91C_US1_RPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4100) ;- (PDC_US1) Receive Pointer Register</div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1917b9252da7a7ba72f3ba9c4a31621d">AT91C_US1_TNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC411C) ;- (PDC_US1) Transmit Next Counter Register</div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa39b07d921ad67044b6bd587a5bb5e4d">AT91C_US1_TPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4108) ;- (PDC_US1) Transmit Pointer Register</div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="comment">// - ========== Register definition for US1 peripheral ========== </span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae1d05b2c8d6badfca979db9a8802be8e">AT91C_US1_IF</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC404C) ;- (US1) IRDA_FILTER Register</div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a19c4762d433ac3a9ad23ed80fd8984f3">AT91C_US1_NER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4044) ;- (US1) Nb Errors Register</div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3580e23d8e44cce7286834378b9bebf9">AT91C_US1_RTOR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4024) ;- (US1) Receiver Time-out Register</div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1f2daa04e941f4f6dab81453467dfa9f">AT91C_US1_CSR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4014) ;- (US1) Channel Status Register</div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad6013f9d9db0531caae86476c7c535f2">AT91C_US1_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC400C) ;- (US1) Interrupt Disable Register</div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a217b096eb2058c2233fdd0863005a100">AT91C_US1_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4008) ;- (US1) Interrupt Enable Register</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8c656e638af7231ef0e8a7eb91606e51">AT91C_US1_THR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC401C) ;- (US1) Transmitter Holding Register</div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac2a9703d1ccbfbf02efcbb24c780a78b">AT91C_US1_TTGR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4028) ;- (US1) Transmitter Time-guard Register</div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa6cfe7f0e690577826727939c28f61c7">AT91C_US1_RHR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4018) ;- (US1) Receiver Holding Register</div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae1b540599d25fd3e08e7796a4abad209">AT91C_US1_BRGR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4020) ;- (US1) Baud Rate Generator Register</div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a015e3681835f62cb310135951a0b3b34">AT91C_US1_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4010) ;- (US1) Interrupt Mask Register</div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a474dacf039451dbc1dd95647bf180710">AT91C_US1_FIDI</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4040) ;- (US1) FI_DI_Ratio Register</div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0ba13116cdbdc38c28a7947cb6e07208">AT91C_US1_CR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4000) ;- (US1) Control Register</div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac540adfcc59587e54b9e92d889019bb3">AT91C_US1_MR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC4004) ;- (US1) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="comment">// - ========== Register definition for PDC_US0 peripheral ========== </span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1dff1393bfe24b37d2ffbbc026c18d5e">AT91C_US0_TNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0118) ;- (PDC_US0) Transmit Next Pointer Register</div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad4379d54617a5f94d3f21a07320bbd3a">AT91C_US0_RNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0110) ;- (PDC_US0) Receive Next Pointer Register</div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7c094c55fdb12ebd74ff16ee05837ee8">AT91C_US0_TCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC010C) ;- (PDC_US0) Transmit Counter Register</div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adf3341465bd017c325b8202870f51a87">AT91C_US0_PTCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0120) ;- (PDC_US0) PDC Transfer Control Register</div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acd8b3f85323b001581da09ac44b51ba0">AT91C_US0_PTSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0124) ;- (PDC_US0) PDC Transfer Status Register</div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3dfa7d709c1cdd2118badd3d86dbef05">AT91C_US0_TNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC011C) ;- (PDC_US0) Transmit Next Counter Register</div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a53cfafd838c21b78b9da1d82f664729a">AT91C_US0_TPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0108) ;- (PDC_US0) Transmit Pointer Register</div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afb42edcfe4420c1741c67a6fcc1c7940">AT91C_US0_RCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0104) ;- (PDC_US0) Receive Counter Register</div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8d76d048d064cb8b1bda38d6b9225e8b">AT91C_US0_RPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0100) ;- (PDC_US0) Receive Pointer Register</div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a299bd61c801130a2bd54a9759ceed79a">AT91C_US0_RNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0114) ;- (PDC_US0) Receive Next Counter Register</div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">// - ========== Register definition for US0 peripheral ========== </span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a26bb61f30f66cf9e74945c0fe6c8081d">AT91C_US0_BRGR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0020) ;- (US0) Baud Rate Generator Register</div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0a64d545337665b0f1391160faaaced6">AT91C_US0_NER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0044) ;- (US0) Nb Errors Register</div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeec6376a574c77da0d274a1fcbfa3326">AT91C_US0_CR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0000) ;- (US0) Control Register</div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab60291422f5f68fd0a3fb2cb0ada51ee">AT91C_US0_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0010) ;- (US0) Interrupt Mask Register</div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a76e6e7e7a078af79d274422696176a91">AT91C_US0_FIDI</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0040) ;- (US0) FI_DI_Ratio Register</div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adb0859b2f4e268443144c8a12372740b">AT91C_US0_TTGR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0028) ;- (US0) Transmitter Time-guard Register</div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6adc45bea5fc4a45ea9ba09cf6072683">AT91C_US0_MR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0004) ;- (US0) <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8f5751a6d87eb133bad4228b999269ea">AT91C_US0_RTOR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0024) ;- (US0) Receiver Time-out Register</div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adf9eee205e881a7a9820a7448f65be88">AT91C_US0_CSR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0014) ;- (US0) Channel Status Register</div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a56934e1cafe3743d3953503124783e23">AT91C_US0_RHR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0018) ;- (US0) Receiver Holding Register</div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8fd2674d21225f8229f75558597722f4">AT91C_US0_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC000C) ;- (US0) Interrupt Disable Register</div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0e435f536bb1948c1e97ca5e3b6133e0">AT91C_US0_THR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC001C) ;- (US0) Transmitter Holding Register</div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aafeaab3c273a4901d0c1ce6e27290623">AT91C_US0_IF</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC004C) ;- (US0) IRDA_FILTER Register</div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad9e151567643bac9188d546ec8c83ad9">AT91C_US0_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFC0008) ;- (US0) Interrupt Enable Register</div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment">// - ========== Register definition for PDC_SSC peripheral ========== </span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a53a7501045baecf8bd01c013dbe4c104">AT91C_SSC_TNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD411C) ;- (PDC_SSC) Transmit Next Counter Register</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a10a6157b682e8d9170a7bd9b6b4288d3">AT91C_SSC_RPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4100) ;- (PDC_SSC) Receive Pointer Register</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a44508da72adc9ed12b256afe132dbc17">AT91C_SSC_RNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4114) ;- (PDC_SSC) Receive Next Counter Register</div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a191a1106602f2d19c81e78c28cc8d588">AT91C_SSC_TPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4108) ;- (PDC_SSC) Transmit Pointer Register</div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa5f6f7b779df4fc5f6289e6209187608">AT91C_SSC_PTCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4120) ;- (PDC_SSC) PDC Transfer Control Register</div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a287e7b0b1d4ffecd1d8c407481606f98">AT91C_SSC_TCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD410C) ;- (PDC_SSC) Transmit Counter Register</div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a71cf421c0ff89108292103d07f9eebde">AT91C_SSC_RCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4104) ;- (PDC_SSC) Receive Counter Register</div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a853daa41885819130b99a0e2214615ab">AT91C_SSC_RNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4110) ;- (PDC_SSC) Receive Next Pointer Register</div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aacda54a58a6d6706619c1d6088877fe1">AT91C_SSC_TNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4118) ;- (PDC_SSC) Transmit Next Pointer Register</div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3ba2486c2064b7dd2b3506e37b19972d">AT91C_SSC_PTSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4124) ;- (PDC_SSC) PDC Transfer Status Register</div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">// - ========== Register definition for SSC peripheral ========== </span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a89baf0bfdb0f0cda250d7caf61eee506">AT91C_SSC_RHR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4020) ;- (SSC) Receive Holding Register</div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa5c99a0a45b091b298df7b19aead869b">AT91C_SSC_RSHR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4030) ;- (SSC) Receive Sync Holding Register</div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a604bc5ab5abb66756a3907e2fb829386">AT91C_SSC_TFMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD401C) ;- (SSC) Transmit Frame <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3e22415070eb929134f1e8136d65e2b3">AT91C_SSC_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4048) ;- (SSC) Interrupt Disable Register</div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4124d482012bea78bc1653ade8742848">AT91C_SSC_THR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4024) ;- (SSC) Transmit Holding Register</div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad4f7d43082ad7dee0c1af567fdd19dbf">AT91C_SSC_RCMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4010) ;- (SSC) Receive Clock ModeRegister</div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0c71849c66d910b2327e91ec53be2d5f">AT91C_SSC_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4044) ;- (SSC) Interrupt Enable Register</div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ade6190d9f20f8c615c1eeee3a69333a8">AT91C_SSC_TSHR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4034) ;- (SSC) Transmit Sync Holding Register</div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4cccd19cfbd79fa795a21c2d3c4aefaa">AT91C_SSC_SR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4040) ;- (SSC) Status Register</div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae95efd136a149d3364e1c0407514f4fc">AT91C_SSC_CMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4004) ;- (SSC) Clock <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a36a9a8eb55f9f87b90d335d2281a2417">AT91C_SSC_TCMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4018) ;- (SSC) Transmit Clock <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a263bd24754999d5ecd4a2394ebe9454a">AT91C_SSC_CR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4000) ;- (SSC) Control Register</div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6cef16080bfc99d378574efe37d4b842">AT91C_SSC_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD404C) ;- (SSC) Interrupt Mask Register</div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adb294d06149c386bd8c826ca841f729b">AT91C_SSC_RFMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD4014) ;- (SSC) Receive Frame <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment">// - ========== Register definition for TWI peripheral ========== </span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adfb146945a6be80740b8b6ffaf553de5">AT91C_TWI_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB8024) ;- (TWI) Interrupt Enable Register</div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab70866fe6980485abdc71436c4c666e3">AT91C_TWI_CR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB8000) ;- (TWI) Control Register</div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a35551b8aa5276e34c0c2db4fb32bbc38">AT91C_TWI_SR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB8020) ;- (TWI) Status Register</div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8064786a95cc468d45e9f7037d6ad7c0">AT91C_TWI_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB802C) ;- (TWI) Interrupt Mask Register</div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a552888d871fec466c05478ee2042b2ec">AT91C_TWI_THR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB8034) ;- (TWI) Transmit Holding Register</div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa6bbe1d04237ac95769ee7165ceb2e88">AT91C_TWI_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB8028) ;- (TWI) Interrupt Disable Register</div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3602dbdfaf7fe8915c8da17025bcce49">AT91C_TWI_IADR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB800C) ;- (TWI) Internal Address Register</div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab5fb1fb425f6ef83633501ea421a7973">AT91C_TWI_MMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB8004) ;- (TWI) Master <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af7b5a89edfd261b24b258e2730938593">AT91C_TWI_CWGR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB8010) ;- (TWI) Clock Waveform Generator Register</div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aad7ee683b465e9e8ff024444b87ffb09">AT91C_TWI_RHR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB8030) ;- (TWI) Receive Holding Register</div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment">// - ========== Register definition for PWMC_CH3 peripheral ========== </span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a915acc240487778b99f3e303e95b0935">AT91C_PWMC_CH3_CUPDR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC270) ;- (PWMC_CH3) Channel Update Register</div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a15112cd084e065033413c5f6785ee541">AT91C_PWMC_CH3_Reserved</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC274) ;- (PWMC_CH3) Reserved</div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7778deca77864dd09acddb9162e167a8">AT91C_PWMC_CH3_CPRDR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC268) ;- (PWMC_CH3) Channel Period Register</div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8dfa995191cce3441d3b7f3297456191">AT91C_PWMC_CH3_CDTYR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC264) ;- (PWMC_CH3) Channel Duty Cycle Register</div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a124fc7b03f5d2a89bef9af3b0c5fa3d8">AT91C_PWMC_CH3_CCNTR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC26C) ;- (PWMC_CH3) Channel Counter Register</div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a431c9fa2f5860f1961f9e606ac9e74a7">AT91C_PWMC_CH3_CMR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC260) ;- (PWMC_CH3) Channel <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="comment">// - ========== Register definition for PWMC_CH2 peripheral ========== </span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad06043e1478867fefe7b1e845abce62b">AT91C_PWMC_CH2_Reserved</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC254) ;- (PWMC_CH2) Reserved</div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a32347890c4851b3406ce936398e39432">AT91C_PWMC_CH2_CMR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC240) ;- (PWMC_CH2) Channel <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a209cc49c7a258c24ee6a9a0d479aa8ac">AT91C_PWMC_CH2_CCNTR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC24C) ;- (PWMC_CH2) Channel Counter Register</div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7fadf4844d900392e5ed49050542c6b8">AT91C_PWMC_CH2_CPRDR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC248) ;- (PWMC_CH2) Channel Period Register</div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ababcd11fb7412ba08cbb402f2e52de25">AT91C_PWMC_CH2_CUPDR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC250) ;- (PWMC_CH2) Channel Update Register</div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a92c3c03a51e3e7f79f6ee18fc8bcf76f">AT91C_PWMC_CH2_CDTYR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC244) ;- (PWMC_CH2) Channel Duty Cycle Register</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="comment">// - ========== Register definition for PWMC_CH1 peripheral ========== </span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adb0fb5fe2ce827523d1c1007fb85e443">AT91C_PWMC_CH1_Reserved</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC234) ;- (PWMC_CH1) Reserved</div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7a826ed8802943535fa7c4b326f146a0">AT91C_PWMC_CH1_CUPDR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC230) ;- (PWMC_CH1) Channel Update Register</div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aff63953e62e0fc883f37c6228c3c60f8">AT91C_PWMC_CH1_CPRDR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC228) ;- (PWMC_CH1) Channel Period Register</div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a785a86474dd34cda12cac953d4f728a8">AT91C_PWMC_CH1_CCNTR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC22C) ;- (PWMC_CH1) Channel Counter Register</div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a856d2141138eb7946859750ef7d8ab6c">AT91C_PWMC_CH1_CDTYR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC224) ;- (PWMC_CH1) Channel Duty Cycle Register</div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9bb93db0c57925fa32d2a2e214a5e1b6">AT91C_PWMC_CH1_CMR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC220) ;- (PWMC_CH1) Channel <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="comment">// - ========== Register definition for PWMC_CH0 peripheral ========== </span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a14caa17444f312f3cd3e264381822a27">AT91C_PWMC_CH0_Reserved</a>   <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC214) ;- (PWMC_CH0) Reserved</div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaffd46275f079b2bc5568bbe87c676ff">AT91C_PWMC_CH0_CPRDR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC208) ;- (PWMC_CH0) Channel Period Register</div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ace3bf9bfb3d4eb9c97a43161be908867">AT91C_PWMC_CH0_CDTYR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC204) ;- (PWMC_CH0) Channel Duty Cycle Register</div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a553675e94a17042b594cc5b6421ed123">AT91C_PWMC_CH0_CMR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC200) ;- (PWMC_CH0) Channel <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9a372aa7bc8694c8316aa79402caaa46">AT91C_PWMC_CH0_CUPDR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC210) ;- (PWMC_CH0) Channel Update Register</div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a12a3982752e349fccc0ce61caa58c2ee">AT91C_PWMC_CH0_CCNTR</a>      <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC20C) ;- (PWMC_CH0) Channel Counter Register</div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">// - ========== Register definition for PWMC peripheral ========== </span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abae5ad1dbcedf38d254c63f0cbf33dfc">AT91C_PWMC_IDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC014) ;- (PWMC) PWMC Interrupt Disable Register</div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a46b3482eea9839c7c0cb5b46981c25ee">AT91C_PWMC_DIS</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC008) ;- (PWMC) PWMC Disable Register</div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5748102c4fa746762dabc4b81b1d2028">AT91C_PWMC_IER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC010) ;- (PWMC) PWMC Interrupt Enable Register</div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4deef43514fe6c052050cb67979421c7">AT91C_PWMC_VR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC0FC) ;- (PWMC) PWMC Version Register</div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a501d561efa98cdc2d1e92d45995baabf">AT91C_PWMC_ISR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC01C) ;- (PWMC) PWMC Interrupt Status Register</div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afc443b3aad4ece9b474689b297d1fe6d">AT91C_PWMC_SR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC00C) ;- (PWMC) PWMC Status Register</div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af52294ff74025db434e4cd82eb504863">AT91C_PWMC_IMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC018) ;- (PWMC) PWMC Interrupt Mask Register</div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1677fa23df0aebce419d3ed6f916cd55">AT91C_PWMC_MR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC000) ;- (PWMC) PWMC <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register</div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a349c6cdf8efd599be9aad642d5947897">AT91C_PWMC_ENA</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFCC004) ;- (PWMC) PWMC Enable Register</div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="comment">// - ========== Register definition for UDP peripheral ========== </span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abb0413f682922a58ea1e83fe006b0439">AT91C_UDP_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0018) ;- (UDP) Interrupt Mask Register</div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1bb6a6bdaff5f26292c04974054a4a55">AT91C_UDP_FADDR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0008) ;- (UDP) Function Address Register</div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a825cf8db29e1346a4655ba9e4042073c">AT91C_UDP_NUM</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0000) ;- (UDP) Frame Number Register</div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6a7f64596e71787c3efefff101b5e4e9">AT91C_UDP_FDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0050) ;- (UDP) Endpoint FIFO Data Register</div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a823df82602fcb595b04c9a5235f7bd68">AT91C_UDP_ISR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB001C) ;- (UDP) Interrupt Status Register</div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af73c7ae5c085b4fa6b20700ccb0bf189">AT91C_UDP_CSR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0030) ;- (UDP) Endpoint Control and Status Register</div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abaaf8614402eded1295065e638ef4905">AT91C_UDP_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0014) ;- (UDP) Interrupt Disable Register</div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0cd67205ffcc66f514740b7cacc95c4f">AT91C_UDP_ICR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0020) ;- (UDP) Interrupt Clear Register</div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a19e8a3d4c6e02916b80873505969f35e">AT91C_UDP_RSTEP</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0028) ;- (UDP) Reset Endpoint Register</div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a45e8217bcf08f51bb492afbca3799fda">AT91C_UDP_TXVC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0074) ;- (UDP) Transceiver Control Register</div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1">AT91C_UDP_GLBSTATE</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0004) ;- (UDP) Global State Register</div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2bf22f0aaf9a940db36d4b5ef7c2c53f">AT91C_UDP_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFB0010) ;- (UDP) Interrupt Enable Register</div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="comment">// - ========== Register definition for TC0 peripheral ========== </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a14381be1f6ceeb1de311e10d9aac62d9">AT91C_TC0_SR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0020) ;- (TC0) Status Register</div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a70e91b7a4b022e8985559be791facecd">AT91C_TC0_RC</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA001C) ;- (TC0) Register C</div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a46587d3344f065d9db3ffea75e4e3ed0">AT91C_TC0_RB</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0018) ;- (TC0) Register B</div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad139a6937250604e663db694ea526109">AT91C_TC0_CCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0000) ;- (TC0) Channel Control Register</div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aac8cde05837a35a8246cb4b58400894c">AT91C_TC0_CMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0004) ;- (TC0) Channel <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> Register (Capture <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a> / Waveform <a class="code" href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a>)</div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a26e7f978fd38a87fcdf971dc8f870341">AT91C_TC0_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0024) ;- (TC0) Interrupt Enable Register</div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac36fce651dac995e60837f8afffc67f5">AT91C_TC0_RA</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0014) ;- (TC0) Register <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae6ec17816f26986770aee105c7091c68">AT91C_TC0_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0028) ;- (TC0) Interrupt Disable Register</div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a902d83edf7113f99d72f1d8b67409a8a">AT91C_TC0_CV</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0010) ;- (TC0) Counter Value</div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a910eb1ba8e12734da7c04c19707eb6b8">AT91C_TC0_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA002C) ;- (TC0) Interrupt Mask Register</div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="comment">// - ========== Register definition for TC1 peripheral ========== </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad85f4c1ae474ae74a9f193f7c7cc81cf">AT91C_TC1_RB</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0058) ;- (TC1) Register B</div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6d1271089d8f94c1e91a638f60f1a30e">AT91C_TC1_CCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0040) ;- (TC1) Channel Control Register</div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aedd80518a02dce6e3b515a146e765102">AT91C_TC1_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0064) ;- (TC1) Interrupt Enable Register</div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a096b8a1863b0a0b4f15d9c186bfab6fa">AT91C_TC1_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0068) ;- (TC1) Interrupt Disable Register</div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#add3309812aa0e1201930857f83a25b78">AT91C_TC1_SR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0060) ;- (TC1) Status Register</div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae6ff81ccb2c03eca5c0077f1f98d5287">AT91C_TC1_CMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0044) ;- (TC1) Channel Mode Register (Capture Mode / Waveform Mode)</div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2abd9a801b7f3ccc6acb5c143f95e58e">AT91C_TC1_RA</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0054) ;- (TC1) Register <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae1ba87507afc334c83a8faf4220108bb">AT91C_TC1_RC</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA005C) ;- (TC1) Register C</div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abd3beef9d8010832ed7fac32f9172186">AT91C_TC1_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA006C) ;- (TC1) Interrupt Mask Register</div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa7bc7d53130111ce71e3f194fafeabab">AT91C_TC1_CV</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0050) ;- (TC1) Counter Value</div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">// - ========== Register definition for TC2 peripheral ========== </span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa1eb803ee12cb377ff6415dd99ed7af3">AT91C_TC2_CMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0084) ;- (TC2) Channel Mode Register (Capture Mode / Waveform Mode)</div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aec022d7f98ede6ad9e7f39c7545b4c2c">AT91C_TC2_CCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0080) ;- (TC2) Channel Control Register</div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a89655cc2b3db98c2e3205e9697cca20e">AT91C_TC2_CV</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0090) ;- (TC2) Counter Value</div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab71cc78f9acf543d633fa4932ac6d0af">AT91C_TC2_RA</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0094) ;- (TC2) Register <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a></div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0f940f585055b37bc1b28f7f884b845b">AT91C_TC2_RB</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA0098) ;- (TC2) Register B</div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac45691dc6c22a34bcf24d1f2a672091e">AT91C_TC2_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA00A8) ;- (TC2) Interrupt Disable Register</div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad7a7e692a485bd1984655fb775b5993f">AT91C_TC2_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA00AC) ;- (TC2) Interrupt Mask Register</div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6e87e75bd04d57480f47bdd325ceb62a">AT91C_TC2_RC</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA009C) ;- (TC2) Register C</div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acde2cdbf96a6d3d9efe273e5484b1c8f">AT91C_TC2_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA00A4) ;- (TC2) Interrupt Enable Register</div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6775d11c990ac2929003e4bed7dfd2eb">AT91C_TC2_SR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA00A0) ;- (TC2) Status Register</div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment">// - ========== Register definition for TCB peripheral ========== </span></div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a071d3dd587c3a4ed95c253a48cb1c9a6">AT91C_TCB_BMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA00C4) ;- (TCB) TC Block Mode Register</div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a19ebea53a82e1963c02fb19f1fc43918">AT91C_TCB_BCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA00C0) ;- (TCB) TC Block Control Register</div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="comment">// - ========== Register definition for CAN_MB0 peripheral ========== </span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5c500bfc71872ca3c1f85ee02e5bee97">AT91C_CAN_MB0_MDL</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0214) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Data Low Register</div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a97b847b9fa4e7416116dfad583c83583">AT91C_CAN_MB0_MAM</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0204) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Acceptance Mask Register</div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4d0db4d13c20b646d5dce127b371fab5">AT91C_CAN_MB0_MCR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD021C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Control Register</div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5b9dc816b2b3c878eb348b7dde833e5e">AT91C_CAN_MB0_MID</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0208) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox ID Register</div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a031124d54d1dbb69a95bcb6e0410ac63">AT91C_CAN_MB0_MSR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0210) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Status Register</div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afc09500f498beee08c2a61f4ee969cf3">AT91C_CAN_MB0_MFID</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD020C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Family ID Register</div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6e6825f576c2853ffe66e04c0cf5133e">AT91C_CAN_MB0_MDH</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0218) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Data High Register</div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5aa083ba1cebc9aee7de98991c923ac3">AT91C_CAN_MB0_MMR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0200) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) MailBox Mode Register</div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="comment">// - ========== Register definition for CAN_MB1 peripheral ========== </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2225830efa9de292df10cf235273aafb">AT91C_CAN_MB1_MDL</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0234) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Data Low Register</div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac242330a7b6cb3046fe276848307aa95">AT91C_CAN_MB1_MID</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0228) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox ID Register</div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6ebfeef2f2ce71e722e06d6af73ea586">AT91C_CAN_MB1_MMR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0220) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Mode Register</div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a75c5d2305079e4bb2f833b333130c1ff">AT91C_CAN_MB1_MSR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0230) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Status Register</div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4f4630c14069f26214267404788dbdc8">AT91C_CAN_MB1_MAM</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0224) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Acceptance Mask Register</div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acc4b050f6faf8db88f307bf158a3efda">AT91C_CAN_MB1_MDH</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0238) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Data High Register</div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a77467e5964b6939639f5215869e8a191">AT91C_CAN_MB1_MCR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD023C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Control Register</div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af72f6fbbf37ed233d31ff161d515607f">AT91C_CAN_MB1_MFID</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD022C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) MailBox Family ID Register</div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="comment">// - ========== Register definition for CAN_MB2 peripheral ========== </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6d6c37ffd3864b757cb3975a962e33eb">AT91C_CAN_MB2_MCR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD025C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Control Register</div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3d81203b16b33aa0caf883623242c82c">AT91C_CAN_MB2_MDH</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0258) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Data High Register</div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2dac978bb7d0a614eac408fac182d5ed">AT91C_CAN_MB2_MID</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0248) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox ID Register</div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac67153abf2392ab18d1654ea61f96dbe">AT91C_CAN_MB2_MDL</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0254) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Data Low Register</div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1dfc1f2ed160d46e1b9688e73b10e42b">AT91C_CAN_MB2_MMR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0240) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Mode Register</div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a03924a9dadf7774548d3e521ba3c1b72">AT91C_CAN_MB2_MAM</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0244) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Acceptance Mask Register</div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1bd703b1990dac82a2a4b859e56b8150">AT91C_CAN_MB2_MFID</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD024C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Family ID Register</div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3086cc8f85aa617c77cf75798e4593e0">AT91C_CAN_MB2_MSR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0250) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) MailBox Status Register</div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="comment">// - ========== Register definition for CAN_MB3 peripheral ========== </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a758901668775f791c031a2a824ffb149">AT91C_CAN_MB3_MFID</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD026C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Family ID Register</div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9455f968cc1cc6054233eb9a6b7d807c">AT91C_CAN_MB3_MAM</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0264) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Acceptance Mask Register</div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5f1889898ee784839825d678f9abbfb9">AT91C_CAN_MB3_MID</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0268) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox ID Register</div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abd234cb3ef7260941a9536ae4aa060d0">AT91C_CAN_MB3_MCR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD027C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Control Register</div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4259fb14a6dc9dbc50e66c2115b87b4e">AT91C_CAN_MB3_MMR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0260) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Mode Register</div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a551c317f1d6531a537df23c3b50c4848">AT91C_CAN_MB3_MSR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0270) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Status Register</div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2261660db7d471dd56d484d67e41b5fe">AT91C_CAN_MB3_MDL</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0274) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Data Low Register</div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa065092745ddbf791c26d74935a1f3a1">AT91C_CAN_MB3_MDH</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0278) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) MailBox Data High Register</div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="comment">// - ========== Register definition for CAN_MB4 peripheral ========== </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a68a68b7ddece23f584f3d6be87b6ab46">AT91C_CAN_MB4_MID</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0288) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox ID Register</div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a37b2984f3dbef3b51331c7370804ccf0">AT91C_CAN_MB4_MMR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0280) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Mode Register</div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adab87868f23acacbdf20c47df4558587">AT91C_CAN_MB4_MDH</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0298) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Data High Register</div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a55d2230bcc7fed5138370031a57539c4">AT91C_CAN_MB4_MFID</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD028C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Family ID Register</div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4ee1a49bc827616747d00103ed029f59">AT91C_CAN_MB4_MSR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0290) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Status Register</div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae44fb459758a0324a901523329c5c4ff">AT91C_CAN_MB4_MCR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD029C) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Control Register</div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3b16574286643a21f3d47ba82a024351">AT91C_CAN_MB4_MDL</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0294) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Data Low Register</div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a59b5879cf91e24c507642262dfbe6a61">AT91C_CAN_MB4_MAM</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0284) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) MailBox Acceptance Mask Register</div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">// - ========== Register definition for CAN_MB5 peripheral ========== </span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aac10835fb856cff7e374473d37cbc7ce">AT91C_CAN_MB5_MSR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02B0) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Status Register</div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0aeef152289ccfc9245ba997c0d20cba">AT91C_CAN_MB5_MCR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02BC) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Control Register</div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a78acca90d7ff0029ce09eef628900f85">AT91C_CAN_MB5_MFID</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02AC) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Family ID Register</div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0739931e17c52272c3ec499bc4b472df">AT91C_CAN_MB5_MDH</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02B8) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Data High Register</div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aae6ce1a62f88b2c02a4950cdf30d6cef">AT91C_CAN_MB5_MID</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02A8) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox ID Register</div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3e2a7d82f20bde542d799bf400272e94">AT91C_CAN_MB5_MMR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02A0) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Mode Register</div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3e325a4bdb2d308ea9c3c716e8f086d7">AT91C_CAN_MB5_MDL</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02B4) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Data Low Register</div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a91c7037247bb007bfdea1ebcfa9e1ead">AT91C_CAN_MB5_MAM</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02A4) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) MailBox Acceptance Mask Register</div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment">// - ========== Register definition for CAN_MB6 peripheral ========== </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aff5a640663bc1b9686b301c675911fee">AT91C_CAN_MB6_MFID</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02CC) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Family ID Register</div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4cc9b7c7ab47fc4b4bf7b3ace95f6332">AT91C_CAN_MB6_MID</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02C8) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox ID Register</div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1a5eca15f264b9d7a229eca70f3a0999">AT91C_CAN_MB6_MAM</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02C4) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Acceptance Mask Register</div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab8775190f7f87566e5ddad65c2e7bf09">AT91C_CAN_MB6_MSR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02D0) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Status Register</div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2960898e0f9e327f02299db26f104f74">AT91C_CAN_MB6_MDL</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02D4) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Data Low Register</div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7edac2e169e44df3c3e0842ca1935ed2">AT91C_CAN_MB6_MCR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02DC) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Control Register</div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5baf6701e46c68ccc154f62376ddd0af">AT91C_CAN_MB6_MDH</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02D8) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Data High Register</div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a899ac67885f3745c4bf55a1fb9552a74">AT91C_CAN_MB6_MMR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02C0) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) MailBox Mode Register</div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">// - ========== Register definition for CAN_MB7 peripheral ========== </span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acee753e20fef3df7123488ad62240169">AT91C_CAN_MB7_MCR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02FC) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Control Register</div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a441cccbd5610df15897775e48c5dd88c">AT91C_CAN_MB7_MDH</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02F8) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Data High Register</div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a668bcbd8b04661a2eb3ca92dbcc5adda">AT91C_CAN_MB7_MFID</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02EC) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Family ID Register</div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad57bf4278ae7ff2f56e1452ab203813b">AT91C_CAN_MB7_MDL</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02F4) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Data Low Register</div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0f99ccefc9b1cca4d11e77754a2d5fb7">AT91C_CAN_MB7_MID</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02E8) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox ID Register</div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a13047964465da4a797297297272ee18a">AT91C_CAN_MB7_MMR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02E0) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Mode Register</div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afa2e93637ad3cdafc52f524daf3079df">AT91C_CAN_MB7_MAM</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02E4) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Acceptance Mask Register</div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adc5f60464df65c26ac2a541d659c3855">AT91C_CAN_MB7_MSR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD02F0) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) MailBox Status Register</div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="comment">// - ========== Register definition for CAN peripheral ========== </span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab8ccaa9efa1aedb21e6a0dfea83f2ed4">AT91C_CAN_TCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0024) ;- (CAN) Transfer Command Register</div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0c0af1ccd73d3d5b3b785d13d7a3764f">AT91C_CAN_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD000C) ;- (CAN) Interrupt Mask Register</div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afb9632ac3fac1ad2c041c621692d1365">AT91C_CAN_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0004) ;- (CAN) Interrupt Enable Register</div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a27c85b989270753ae40c968d224714c8">AT91C_CAN_ECR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0020) ;- (CAN) Error Counter Register</div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6f300707d9c9cdc436b410021c9aab84">AT91C_CAN_TIMESTP</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD001C) ;- (CAN) Time Stamp Register</div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3d9bb642faa2a39e4ec98341a3bd1284">AT91C_CAN_MR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0000) ;- (CAN) Mode Register</div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9c047884c41f60b4535b64b06861eb97">AT91C_CAN_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0008) ;- (CAN) Interrupt Disable Register</div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6098e5a8d06109a2983578f2d0aaba63">AT91C_CAN_ACR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0028) ;- (CAN) Abort Command Register</div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0b08900cbd5cf6f9f6d06f08b511a781">AT91C_CAN_TIM</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0018) ;- (CAN) Timer Register</div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a282cdfced51e6e2967656cbf51eb5d89">AT91C_CAN_SR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0010) ;- (CAN) Status Register</div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a78ba240b77d98b94e2904de40be9fd61">AT91C_CAN_BR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD0014) ;- (CAN) Baudrate Register</div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa7e3f5a3062f5f965eef5c697daf4d51">AT91C_CAN_VR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD00FC) ;- (CAN) Version Register</div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="comment">// - ========== Register definition for EMAC peripheral ========== </span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa4c562a1dfa99b80d951c397fa0ae3ea">AT91C_EMAC_ISR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC024) ;- (EMAC) Interrupt Status Register</div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abd3571e69d3276feb963b83972442b14">AT91C_EMAC_SA4H</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0B4) ;- (EMAC) Specific Address 4 Top, Last 2 bytes</div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac21bfd8505ef81e9d0ab7a82035db57b">AT91C_EMAC_SA1L</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC098) ;- (EMAC) Specific Address 1 Bottom, First 4 bytes</div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a08834fe7cdae50ddbc2f19622d7d1d29">AT91C_EMAC_ELE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC078) ;- (EMAC) Excessive Length Errors Register</div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8fde1f981f864aae724ab9f995c299aa">AT91C_EMAC_LCOL</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC05C) ;- (EMAC) Late Collision Register</div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0b20bc79cb7b9abab246cdcf1a5fc508">AT91C_EMAC_RLE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC088) ;- (EMAC) Receive Length Field Mismatch Register</div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a206f8015ebc897e047d16653aa32cee6">AT91C_EMAC_WOL</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0C4) ;- (EMAC) Wake On LAN Register</div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acacf1fe8504dd4469dc8fb7fdf386925">AT91C_EMAC_DTF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC058) ;- (EMAC) Deferred Transmission Frame Register</div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a971ecc7916cd7330711d1f5851598e67">AT91C_EMAC_TUND</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC064) ;- (EMAC) Transmit Underrun Error Register</div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a557efb3f0e582eae6cefae39cedcbf7d">AT91C_EMAC_NCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC000) ;- (EMAC) Network Control Register</div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5a0c0952a545df22e902bcd6f3aef440">AT91C_EMAC_SA4L</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0B0) ;- (EMAC) Specific Address 4 Bottom, First 4 bytes</div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aac8711a1e26bb778195364db403cdccb">AT91C_EMAC_RSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC020) ;- (EMAC) Receive Status Register</div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7ee6daed9ccd0ad7602cd3f3df14d273">AT91C_EMAC_SA3L</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0A8) ;- (EMAC) Specific Address 3 Bottom, First 4 bytes</div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af26772b00a7b0c0451c402552620da21">AT91C_EMAC_TSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC014) ;- (EMAC) Transmit Status Register</div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a69582f6e43041209a540eb1ae349f089">AT91C_EMAC_IDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC02C) ;- (EMAC) Interrupt Disable Register</div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ace04d665f6d868653ae3586293fb1c5e">AT91C_EMAC_RSE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC074) ;- (EMAC) Receive Symbol Errors Register</div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad6e6141102c46b881f757ad651471c9b">AT91C_EMAC_ECOL</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC060) ;- (EMAC) Excessive Collision Register</div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa4ee4b4bb36347225c93505c70aef8ce">AT91C_EMAC_TID</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0B8) ;- (EMAC) Type ID Checking Register</div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a39dadd01beaae98bbf129906513c92b8">AT91C_EMAC_HRB</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC090) ;- (EMAC) Hash Address Bottom[31:0]</div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a776c2b419b8f31a3fba0067e5d18462e">AT91C_EMAC_TBQP</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC01C) ;- (EMAC) Transmit Buffer Queue Pointer</div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2cc606e630b41dac23f62e1ffdb89fcd">AT91C_EMAC_USRIO</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0C0) ;- (EMAC) USER Input/Output Register</div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaad9ad1a034ed811120c7e6401ea5de2">AT91C_EMAC_PTR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC038) ;- (EMAC) Pause Time Register</div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adf6d68f082f40082cff2f180eada8d1e">AT91C_EMAC_SA2H</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0A4) ;- (EMAC) Specific Address 2 Top, Last 2 bytes</div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeb849b8eb15c9bc1da6aa911551a9217">AT91C_EMAC_ROV</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC070) ;- (EMAC) Receive Overrun Errors Register</div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0eedaf083358e8a9c0abd524382829f1">AT91C_EMAC_ALE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC054) ;- (EMAC) Alignment Error Register</div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4b8abdaf9fd33ac0c93e0fe32483ba89">AT91C_EMAC_RJA</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC07C) ;- (EMAC) Receive Jabbers Register</div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a020d0f28b9df8ba00ed3a66cdb0ddb7c">AT91C_EMAC_RBQP</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC018) ;- (EMAC) Receive Buffer Queue Pointer</div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4582def80877ae0e0a247f2e37e47322">AT91C_EMAC_TPF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC08C) ;- (EMAC) Transmitted Pause Frames Register</div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a96ac07c8721454d118f499b49c9d70ea">AT91C_EMAC_NCFGR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC004) ;- (EMAC) Network Configuration Register</div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aea09437ab80a93e6d0f2d17ca938d8a7">AT91C_EMAC_HRT</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC094) ;- (EMAC) Hash Address Top[63:32]</div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0047d8a31fc259df26424beaac20a550">AT91C_EMAC_USF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC080) ;- (EMAC) Undersize Frames Register</div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a76d63df61a0d49f351dd3192e575a4cf">AT91C_EMAC_FCSE</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC050) ;- (EMAC) Frame Check Sequence Error Register</div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2db26e9b08c7a44226ad8fb39a281163">AT91C_EMAC_TPQ</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0BC) ;- (EMAC) Transmit Pause Quantum Register</div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8cca2ad2669458e74ba7706f354197b5">AT91C_EMAC_MAN</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC034) ;- (EMAC) PHY Maintenance Register</div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a06f9bdfbaaaf0c1cec7d86c11b9ff82c">AT91C_EMAC_FTO</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC040) ;- (EMAC) Frames Transmitted OK Register</div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adccafde8bf89db7b81cc3b290a502768">AT91C_EMAC_REV</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0FC) ;- (EMAC) Revision Register</div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a563ff8ee909366c099aa51081c5286bb">AT91C_EMAC_IMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC030) ;- (EMAC) Interrupt Mask Register</div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1dbb08e51de16667634c259fdb87f01c">AT91C_EMAC_SCF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC044) ;- (EMAC) Single Collision Frame Register</div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a22bafd95c9a0705d594e5092563efc8f">AT91C_EMAC_PFR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC03C) ;- (EMAC) Pause Frames received Register</div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af4a0cafa0e646cd8b200975037b78d1a">AT91C_EMAC_MCF</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC048) ;- (EMAC) Multiple Collision Frame Register</div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9437ec47b2014f8b5222098a1b3822d5">AT91C_EMAC_NSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC008) ;- (EMAC) Network Status Register</div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a781729ab1f520acc251aa87196b175e9">AT91C_EMAC_SA2L</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0A0) ;- (EMAC) Specific Address 2 Bottom, First 4 bytes</div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9971f2a96953e6d6335c85f2a4c57bb0">AT91C_EMAC_FRO</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC04C) ;- (EMAC) Frames Received OK Register</div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa8c95b65c2c5bd88d175d44808870358">AT91C_EMAC_IER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC028) ;- (EMAC) Interrupt Enable Register</div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a453dd15b7214968a5dc579d9cb83fc63">AT91C_EMAC_SA1H</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC09C) ;- (EMAC) Specific Address 1 Top, Last 2 bytes</div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6222d8bebe9c0f7e009f9fac559b8199">AT91C_EMAC_CSE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC068) ;- (EMAC) Carrier Sense Error Register</div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad9e9e26cae4c6fe5e99fa60d12b529a1">AT91C_EMAC_SA3H</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC0AC) ;- (EMAC) Specific Address 3 Top, Last 2 bytes</div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aab09a32eb96487bd84897722f9ec6b96">AT91C_EMAC_RRE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC06C) ;- (EMAC) Receive Ressource Error Register</div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1e45148baa259fdcd621f914fa4d2223">AT91C_EMAC_STE</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFDC084) ;- (EMAC) SQE Test Error Register</div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="comment">// - ========== Register definition for PDC_ADC peripheral ========== </span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aedd5fc8b746667f76d010547bebe7f75">AT91C_ADC_PTSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8124) ;- (PDC_ADC) PDC Transfer Status Register</div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acb2e0811e7c94f6d9a8bfecf7b5c4fca">AT91C_ADC_PTCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8120) ;- (PDC_ADC) PDC Transfer Control Register</div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a687d5ee4e4d301a76d483c7843dfbfd2">AT91C_ADC_TNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8118) ;- (PDC_ADC) Transmit Next Pointer Register</div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac828a2db9a21ba3e5f2ff2e43353632b">AT91C_ADC_TNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD811C) ;- (PDC_ADC) Transmit Next Counter Register</div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaf9a708c4e1f3fdd7161aa456b8cdf89">AT91C_ADC_RNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8110) ;- (PDC_ADC) Receive Next Pointer Register</div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aad0066e0944197a569edfdf048b3e8fd">AT91C_ADC_RNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8114) ;- (PDC_ADC) Receive Next Counter Register</div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a29ebb54cad9b08d7dfe19c6b99334e3b">AT91C_ADC_RPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8100) ;- (PDC_ADC) Receive Pointer Register</div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9c04ee8fc091c56447bc576629f7422b">AT91C_ADC_TCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD810C) ;- (PDC_ADC) Transmit Counter Register</div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3bccb57bed16072b4616f112c3694c88">AT91C_ADC_TPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8108) ;- (PDC_ADC) Transmit Pointer Register</div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a001ab907b43f9ced9cba11a18977bd38">AT91C_ADC_RCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8104) ;- (PDC_ADC) Receive Counter Register</div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="comment">// - ========== Register definition for ADC peripheral ========== </span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a22438fa7bedaa163f38fd9856d2ab7bf">AT91C_ADC_CDR2</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8038) ;- (ADC) ADC Channel Data Register 2</div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab9623ccab1e65740bbb37261556afee2">AT91C_ADC_CDR3</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD803C) ;- (ADC) ADC Channel Data Register 3</div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6cb14877b6cc91908cbde4dece6e3aa7">AT91C_ADC_CDR0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8030) ;- (ADC) ADC Channel Data Register 0</div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a592e6596725a224723b3cbc3ac0cfdf9">AT91C_ADC_CDR5</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8044) ;- (ADC) ADC Channel Data Register 5</div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a183514b7877b61f4d197a266f5fb3901">AT91C_ADC_CHDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8014) ;- (ADC) ADC Channel Disable Register</div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a00db6d32482d1a19ed2e52aabf3fac8b">AT91C_ADC_SR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD801C) ;- (ADC) ADC Status Register</div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a559fa100fd18c7176033e1fdf7680d03">AT91C_ADC_CDR4</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8040) ;- (ADC) ADC Channel Data Register 4</div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad99e2dc67e83b6fa488479d1733eb48c">AT91C_ADC_CDR1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8034) ;- (ADC) ADC Channel Data Register 1</div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5a9ed21be1e440d5b6a55b2ec769881b">AT91C_ADC_LCDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8020) ;- (ADC) ADC Last Converted Data Register</div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad61c454c2163fd559a550e57438cc6d4">AT91C_ADC_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8028) ;- (ADC) ADC Interrupt Disable Register</div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a042dee2d556b39e4514ea78479fbf281">AT91C_ADC_CR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8000) ;- (ADC) ADC Control Register</div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae6c61a5731118fb1d2e45ff8aa288d3c">AT91C_ADC_CDR7</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD804C) ;- (ADC) ADC Channel Data Register 7</div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acfb5724dd3b3c5cd2a6536f07b31fbcf">AT91C_ADC_CDR6</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8048) ;- (ADC) ADC Channel Data Register 6</div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9313c0e3e66a87c7d7f060ad63f5a788">AT91C_ADC_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8024) ;- (ADC) ADC Interrupt Enable Register</div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a073c7c22c54be83184c4d3a8e885ee5a">AT91C_ADC_CHER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8010) ;- (ADC) ADC Channel Enable Register</div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae0e58fc5c5066507fc970f44d871bf9b">AT91C_ADC_CHSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8018) ;- (ADC) ADC Channel Status Register</div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae21657c56292665c73e3de92ff227f99">AT91C_ADC_MR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD8004) ;- (ADC) ADC Mode Register</div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae1a9f653c6d5cbf3dedf0744f7a7d0ac">AT91C_ADC_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFD802C) ;- (ADC) ADC Interrupt Mask Register</div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment">// - ========== Register definition for PDC_AES peripheral ========== </span></div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2430db01071f1d6431164589b84c1b6e">AT91C_AES_TPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4108) ;- (PDC_AES) Transmit Pointer Register</div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1c75aa90c4104c77acc173c09e733745">AT91C_AES_PTCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4120) ;- (PDC_AES) PDC Transfer Control Register</div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acba3cfefdb529236a38ce91103576404">AT91C_AES_RNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4110) ;- (PDC_AES) Receive Next Pointer Register</div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a75f0347869b41b1e28c32ff50123650b">AT91C_AES_TNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA411C) ;- (PDC_AES) Transmit Next Counter Register</div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2f6854fcd45cb6be115709343a1920f5">AT91C_AES_TCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA410C) ;- (PDC_AES) Transmit Counter Register</div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5ea6c7d99224a939d8d21b901f83f799">AT91C_AES_RCR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4104) ;- (PDC_AES) Receive Counter Register</div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a87fe38d8f15759a045759bc5255e9b6d">AT91C_AES_RNCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4114) ;- (PDC_AES) Receive Next Counter Register</div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1edc3dc820a24aacc862e10c31d0b07b">AT91C_AES_TNPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4118) ;- (PDC_AES) Transmit Next Pointer Register</div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a027c9b3e454afbc6713cd13dc58ccc98">AT91C_AES_RPR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4100) ;- (PDC_AES) Receive Pointer Register</div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aef202581cf4db383de4c0c430b67471e">AT91C_AES_PTSR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4124) ;- (PDC_AES) PDC Transfer Status Register</div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">// - ========== Register definition for AES peripheral ========== </span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3612d5e491bfce45d807637ecd0e7e9f">AT91C_AES_IVxR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4060) ;- (AES) Initialization Vector x Register</div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a32b02e34900913286d245944748d2e1e">AT91C_AES_MR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4004) ;- (AES) Mode Register</div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad8a369bdc803c629795d673b3f3a029e">AT91C_AES_VR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA40FC) ;- (AES) AES Version Register</div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aef7c5e32afeb936ba3054fb3323dddad">AT91C_AES_ODATAxR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4050) ;- (AES) Output Data x Register</div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0f706a8b040a999c43e7de553dff5392">AT91C_AES_IDATAxR</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4040) ;- (AES) Input Data x Register</div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac31cfc202570d19f5078ec14fc7f56ec">AT91C_AES_CR</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4000) ;- (AES) Control Register</div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad940386dc1fc86d26f4b4ed00d6a8372">AT91C_AES_IDR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4014) ;- (AES) Interrupt Disable Register</div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a048d95c7aaa445f49ede3477d2c4ea96">AT91C_AES_IMR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4018) ;- (AES) Interrupt Mask Register</div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a860a51aa2814b73c5943113808730069">AT91C_AES_IER</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4010) ;- (AES) Interrupt Enable Register</div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0346a33eb0298e9f6779072a79abe2e3">AT91C_AES_KEYWxR</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA4020) ;- (AES) Key Word x Register</div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a946b865d3d04076aa9f75d072a8f0377">AT91C_AES_ISR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA401C) ;- (AES) Interrupt Status Register</div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="comment">// - ========== Register definition for PDC_TDES peripheral ========== </span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a62ada5eb7c12592496d656ce29af0169">AT91C_TDES_RNCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8114) ;- (PDC_TDES) Receive Next Counter Register</div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae030a944322ae47aa701a524e1c0e9d1">AT91C_TDES_TCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA810C) ;- (PDC_TDES) Transmit Counter Register</div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a43c65e0740ae391e12a7861e3fc47f83">AT91C_TDES_RCR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8104) ;- (PDC_TDES) Receive Counter Register</div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a537fd7a96e9ee4087af824364ac7c68a">AT91C_TDES_TNPR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8118) ;- (PDC_TDES) Transmit Next Pointer Register</div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a61f3fb74165894657623305323349cc8">AT91C_TDES_RNPR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8110) ;- (PDC_TDES) Receive Next Pointer Register</div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2b621cf62f73979cc9209de2aede09c2">AT91C_TDES_RPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8100) ;- (PDC_TDES) Receive Pointer Register</div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a299cd73e0ae4143389b72fd27112d32d">AT91C_TDES_TNCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA811C) ;- (PDC_TDES) Transmit Next Counter Register</div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a05744a1d85175fc77a2f610899036f1e">AT91C_TDES_TPR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8108) ;- (PDC_TDES) Transmit Pointer Register</div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa785767a83684cf80daf29aa72f74bad">AT91C_TDES_PTSR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8124) ;- (PDC_TDES) PDC Transfer Status Register</div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a150d9f8bc8dabcb815bf53e2d162d2d5">AT91C_TDES_PTCR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8120) ;- (PDC_TDES) PDC Transfer Control Register</div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="comment">// - ========== Register definition for TDES peripheral ========== </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aec67b1bb70b34174c217c4e8b4be87f7">AT91C_TDES_KEY2WxR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8028) ;- (TDES) Key 2 Word x Register</div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad313a061fa6535cce88bfb7be85afb7f">AT91C_TDES_KEY3WxR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8030) ;- (TDES) Key 3 Word x Register</div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aee54878ff2fbec3f7a7d490e69059e1d">AT91C_TDES_IDR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8014) ;- (TDES) Interrupt Disable Register</div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac205baf8e33ec082ccf10371fb6be5d7">AT91C_TDES_VR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA80FC) ;- (TDES) TDES Version Register</div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a39267cefc5664ca9797369d9f22c9f3a">AT91C_TDES_IVxR</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8060) ;- (TDES) Initialization Vector x Register</div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8dc9d7226363dfb759da53c8a603e639">AT91C_TDES_ODATAxR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8050) ;- (TDES) Output Data x Register</div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abd588f46481cae110e3ce749f3a10dc9">AT91C_TDES_IMR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8018) ;- (TDES) Interrupt Mask Register</div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a25af00b40bd48773ce174469094bcd6e">AT91C_TDES_MR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8004) ;- (TDES) Mode Register</div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a83abfb711d89001d93b116d5301ff0f9">AT91C_TDES_CR</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8000) ;- (TDES) Control Register</div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab9da040c38ba7dbfaa2432a07b1e567a">AT91C_TDES_IER</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8010) ;- (TDES) Interrupt Enable Register</div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1f4be225e66480bbdfe0dc74ca11875b">AT91C_TDES_ISR</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA801C) ;- (TDES) Interrupt Status Register</div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a12fbd6ac9d3a98d54f041a06ab941c79">AT91C_TDES_IDATAxR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8040) ;- (TDES) Input Data x Register</div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a126e73b31bb2b887983ecb51d0785f83">AT91C_TDES_KEY1WxR</a>        <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (0xFFFA8020) ;- (TDES) Key 1 Word x Register</div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;</div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="comment">// -               PIO DEFINITIONS FOR AT91SAM7X256</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  0) ;- Pin Controlled by PA0</div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae764e856a943edff9ba4ead9c1b6559d">AT91C_PA0_RXD0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a>) ;-  USART 0 Receive Data</div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  1) ;- Pin Controlled by PA1</div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aac99f66c86c155a7f73ff8cb74fc7f04">AT91C_PA1_TXD0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a>) ;-  USART 0 Transmit Data</div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 10) ;- Pin Controlled by PA10</div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa8ff70af346a5eb2f560bb9e82748aec">AT91C_PA10_TWD</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a>) ;-  TWI Two-wire Serial Data</div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 11) ;- Pin Controlled by PA11</div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a08b7ff9a16b1079702deddb598c005ec">AT91C_PA11_TWCK</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a>) ;-  TWI Two-wire Serial Clock</div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 12) ;- Pin Controlled by PA12</div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad0a9a05d93b896704ba3387bfbb1a3bd">AT91C_PA12_NPCS00</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a>) ;-  SPI 0 Peripheral Chip Select 0</div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 13) ;- Pin Controlled by PA13</div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a574d04e1674a60cd972ec220f370558d">AT91C_PA13_NPCS01</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a>) ;-  SPI 0 Peripheral Chip Select 1</div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a93fb6820b59623acd71f0e5720d6df8c">AT91C_PA13_PCK1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a>) ;-  PMC Programmable Clock Output 1</div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 14) ;- Pin Controlled by PA14</div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8a3639adb2dc4705b42ab57eef2aaab3">AT91C_PA14_NPCS02</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a>) ;-  SPI 0 Peripheral Chip Select 2</div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af2c42bcc045e0f46301dcdd239b0177d">AT91C_PA14_IRQ1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a>) ;-  External Interrupt 1</div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 15) ;- Pin Controlled by PA15</div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a610ee720a25766a546d9d0a87f73f32f">AT91C_PA15_NPCS03</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a>) ;-  SPI 0 Peripheral Chip Select 3</div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adfb4c0d203a0906b44107952f7c809fa">AT91C_PA15_TCLK2</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a>) ;-  Timer Counter 2 external clock input</div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 16) ;- Pin Controlled by PA16</div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab41a0f0eaf7f4e79a18ec3f9a102c670">AT91C_PA16_MISO0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a>) ;-  SPI 0 Master In Slave</div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 17) ;- Pin Controlled by PA17</div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad1b14f79f81cae8dbf8aca28ff29e3d4">AT91C_PA17_MOSI0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a>) ;-  SPI 0 Master Out Slave</div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 18) ;- Pin Controlled by PA18</div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2c441c0e1ca371da296d3ed86b450f40">AT91C_PA18_SPCK0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a>) ;-  SPI 0 Serial Clock</div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 19) ;- Pin Controlled by PA19</div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad8f4e515f6b85290895267200a99995f">AT91C_PA19_CANRX</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a>) ;-  CAN Receive</div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  2) ;- Pin Controlled by PA2</div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aca9f42f91351c6fa201e4b646d18551c">AT91C_PA2_SCK0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a>) ;-  USART 0 Serial Clock</div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0ebd416b71c12288461fedb9e82c3c44">AT91C_PA2_NPCS11</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a>) ;-  SPI 1 Peripheral Chip Select 1</div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 20) ;- Pin Controlled by PA20</div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a91c59ce5351a7310dd5840ef6a18741f">AT91C_PA20_CANTX</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a>) ;-  CAN Transmit</div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 21) ;- Pin Controlled by PA21</div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a018080f19b0b6287e71f2c92b7793019">AT91C_PA21_TF</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a>) ;-  SSC Transmit Frame Sync</div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a77f72b5d4d70ab6a33279ea10e593b9a">AT91C_PA21_NPCS10</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a>) ;-  SPI 1 Peripheral Chip Select 0</div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 22) ;- Pin Controlled by PA22</div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad5bff835705233273e3207092daf7605">AT91C_PA22_TK</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a>) ;-  SSC Transmit Clock</div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aff630cb234bce583dd141a36415e2112">AT91C_PA22_SPCK1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a>) ;-  SPI 1 Serial Clock</div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 23) ;- Pin Controlled by PA23</div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a97c080022627cdb30e4842bd5fc676f1">AT91C_PA23_TD</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a>) ;-  SSC Transmit data</div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2c8dce0903033f099e75c9889128e1f4">AT91C_PA23_MOSI1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a>) ;-  SPI 1 Master Out Slave</div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 24) ;- Pin Controlled by PA24</div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a44fc196f2f3c60c4afa8c9e1e86294b8">AT91C_PA24_RD</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a>) ;-  SSC Receive Data</div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2d05ab6c430aa86b21d704056b5239a6">AT91C_PA24_MISO1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a>) ;-  SPI 1 Master In Slave</div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 25) ;- Pin Controlled by PA25</div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3d8582492b6117857cebd8028749cfba">AT91C_PA25_RK</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a>) ;-  SSC Receive Clock</div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afb2fdffcba2d13815013bead9298e9f8">AT91C_PA25_NPCS11</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a>) ;-  SPI 1 Peripheral Chip Select 1</div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 26) ;- Pin Controlled by PA26</div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a94e49c3b0e52be85c8b4bf4b27f5a87e">AT91C_PA26_RF</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a>) ;-  SSC Receive Frame Sync</div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a32338fe557537707fc36c979d9fc49fa">AT91C_PA26_NPCS12</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a>) ;-  SPI 1 Peripheral Chip Select 2</div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 27) ;- Pin Controlled by PA27</div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac9b34f47acfce504eb2ec27640958bb2">AT91C_PA27_DRXD</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a>) ;-  DBGU Debug Receive Data</div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7514c6e771f3c319af4797a80412b2c7">AT91C_PA27_PCK3</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a>) ;-  PMC Programmable Clock Output 3</div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 28) ;- Pin Controlled by PA28</div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acb48bef4831aa866de4c53808dc2a965">AT91C_PA28_DTXD</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a>) ;-  DBGU Debug Transmit Data</div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 29) ;- Pin Controlled by PA29</div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acce1fd83fdf75fd3812c050bfa6a59cf">AT91C_PA29_FIQ</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a>) ;-  AIC Fast Interrupt Input</div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adf9e93c9b98220d3e43c0e2d02ab7536">AT91C_PA29_NPCS13</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a>) ;-  SPI 1 Peripheral Chip Select 3</div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  3) ;- Pin Controlled by PA3</div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a26acec51368196e01512e75f476a0db4">AT91C_PA3_RTS0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a>) ;-  USART 0 Ready To Send</div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abd98a3a9b0be3c17caac67359f579048">AT91C_PA3_NPCS12</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a>) ;-  SPI 1 Peripheral Chip Select 2</div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 30) ;- Pin Controlled by PA30</div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5706beca47b0dead64a9bbf403992058">AT91C_PA30_IRQ0</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a>) ;-  External Interrupt 0</div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a704e369faafba3cd58c5736b5bd38518">AT91C_PA30_PCK2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a>) ;-  PMC Programmable Clock Output 2</div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  4) ;- Pin Controlled by PA4</div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a484b4c239750f95ed7aa05f1d23c8fb2">AT91C_PA4_CTS0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a>) ;-  USART 0 Clear To Send</div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa9d813936077ad520f7dc8585b1ef6b2">AT91C_PA4_NPCS13</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a>) ;-  SPI 1 Peripheral Chip Select 3</div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  5) ;- Pin Controlled by PA5</div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a825d8b89bd38a737738c530601771730">AT91C_PA5_RXD1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a>) ;-  USART 1 Receive Data</div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  6) ;- Pin Controlled by PA6</div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0209f67360ef8515ecf5127b1ce7ada2">AT91C_PA6_TXD1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a>) ;-  USART 1 Transmit Data</div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  7) ;- Pin Controlled by PA7</div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af7f82bc7c701d5d0b459a18bf690334c">AT91C_PA7_SCK1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a>) ;-  USART 1 Serial Clock</div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2b1df832272aa8e1f58266b5b3d246f8">AT91C_PA7_NPCS01</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a>) ;-  SPI 0 Peripheral Chip Select 1</div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  8) ;- Pin Controlled by PA8</div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3dc48a217dd653c2d8c50396f9a53189">AT91C_PA8_RTS1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a>) ;-  USART 1 Ready To Send</div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0a2c133274893b751286aced05a13b02">AT91C_PA8_NPCS02</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a>) ;-  SPI 0 Peripheral Chip Select 2</div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  9) ;- Pin Controlled by PA9</div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1c0e5e7b59e359eedb5de2b7e1d0eae9">AT91C_PA9_CTS1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a>) ;-  USART 1 Clear To Send</div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aff04ce9cf2343f0b6b7aa9a7437c34e6">AT91C_PA9_NPCS03</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a>) ;-  SPI 0 Peripheral Chip Select 3</div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9c49162ad35940cb64b6e686591bfaef">AT91C_PIO_PB0</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  0) ;- Pin Controlled by PB0</div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a937c91bac92d19d12f2a89602b0ca4e7">AT91C_PB0_ETXCK_EREFCK</a>    <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a9c49162ad35940cb64b6e686591bfaef">AT91C_PIO_PB0</a>) ;-  Ethernet MAC Transmit Clock/Reference Clock</div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a53a8ab0a5645f035240facbd64d7ac0f">AT91C_PB0_PCK0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a9c49162ad35940cb64b6e686591bfaef">AT91C_PIO_PB0</a>) ;-  PMC Programmable Clock Output 0</div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5d6b3145a747949d84b5aae408a96a8a">AT91C_PIO_PB1</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  1) ;- Pin Controlled by PB1</div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a20b5722e7d37c844a7451c37b1504b4e">AT91C_PB1_ETXEN</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a5d6b3145a747949d84b5aae408a96a8a">AT91C_PIO_PB1</a>) ;-  Ethernet MAC Transmit Enable</div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac">AT91C_PIO_PB10</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 10) ;- Pin Controlled by PB10</div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa35adb751b7e4b031183e708cc9d565f">AT91C_PB10_ETX2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac">AT91C_PIO_PB10</a>) ;-  Ethernet MAC Transmit Data 2</div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a72c809318aef5101a008e2c11189babb">AT91C_PB10_NPCS11</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac">AT91C_PIO_PB10</a>) ;-  SPI 1 Peripheral Chip Select 1</div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a">AT91C_PIO_PB11</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 11) ;- Pin Controlled by PB11</div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a40f376d90d085bb063e5fb866adf82a6">AT91C_PB11_ETX3</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a">AT91C_PIO_PB11</a>) ;-  Ethernet MAC Transmit Data 3</div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad21cde681bc73af5e6827767ae4d2cb1">AT91C_PB11_NPCS12</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a">AT91C_PIO_PB11</a>) ;-  SPI 1 Peripheral Chip Select 2</div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a437896a6c8170191e425354d906fc327">AT91C_PIO_PB12</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 12) ;- Pin Controlled by PB12</div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af68bcf01606409ed35ea155a32546317">AT91C_PB12_ETXER</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a437896a6c8170191e425354d906fc327">AT91C_PIO_PB12</a>) ;-  Ethernet MAC Transmikt Coding Error</div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a995a60fa5238e3c0c34e0c4dcba91e89">AT91C_PB12_TCLK0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a437896a6c8170191e425354d906fc327">AT91C_PIO_PB12</a>) ;-  Timer Counter 0 external clock input</div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b">AT91C_PIO_PB13</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 13) ;- Pin Controlled by PB13</div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a555160be722aa7c2431fa43bf8b04b6e">AT91C_PB13_ERX2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b">AT91C_PIO_PB13</a>) ;-  Ethernet MAC Receive Data 2</div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae94b375c3fe86f0785bc05f66d3f19e1">AT91C_PB13_NPCS01</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b">AT91C_PIO_PB13</a>) ;-  SPI 0 Peripheral Chip Select 1</div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea">AT91C_PIO_PB14</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 14) ;- Pin Controlled by PB14</div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a78e89a5af8e8d58c2450630f0104463c">AT91C_PB14_ERX3</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea">AT91C_PIO_PB14</a>) ;-  Ethernet MAC Receive Data 3</div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4447fa3c87b9eb9a092a3ed8d607f400">AT91C_PB14_NPCS02</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea">AT91C_PIO_PB14</a>) ;-  SPI 0 Peripheral Chip Select 2</div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a84584b943c259767dc412b89ada582fb">AT91C_PIO_PB15</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 15) ;- Pin Controlled by PB15</div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abdb336825186033e917dbe0c272a6071">AT91C_PB15_ERXDV</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a84584b943c259767dc412b89ada582fb">AT91C_PIO_PB15</a>) ;-  Ethernet MAC Receive Data Valid</div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a49fdd539a8aee37257910a7e71b39618">AT91C_PIO_PB16</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 16) ;- Pin Controlled by PB16</div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1f0696ffeab28566f00561524c09e0db">AT91C_PB16_ECOL</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a49fdd539a8aee37257910a7e71b39618">AT91C_PIO_PB16</a>) ;-  Ethernet MAC Collision Detected</div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aba7bf4fc26911dff173698e6e93d92b8">AT91C_PB16_NPCS13</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a49fdd539a8aee37257910a7e71b39618">AT91C_PIO_PB16</a>) ;-  SPI 1 Peripheral Chip Select 3</div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aede99e037b024330b5986083a7c38e0c">AT91C_PIO_PB17</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 17) ;- Pin Controlled by PB17</div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a39ed5f3a29278bbdf86bb380dfbc92a2">AT91C_PB17_ERXCK</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aede99e037b024330b5986083a7c38e0c">AT91C_PIO_PB17</a>) ;-  Ethernet MAC Receive Clock</div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abc4e9c9b9a48d6eaf7ea5358cd28a66a">AT91C_PB17_NPCS03</a>         <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aede99e037b024330b5986083a7c38e0c">AT91C_PIO_PB17</a>) ;-  SPI 0 Peripheral Chip Select 3</div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a">AT91C_PIO_PB18</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 18) ;- Pin Controlled by PB18</div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaf25ee215d34b0f2f17074c32fe81b76">AT91C_PB18_EF100</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a">AT91C_PIO_PB18</a>) ;-  Ethernet MAC Force 100 Mbits/sec</div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7a0790208e5876591d032104d7a15126">AT91C_PB18_ADTRG</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a">AT91C_PIO_PB18</a>) ;-  ADC External Trigger</div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acc02b858dae6dce85049fea8e2c06e61">AT91C_PIO_PB19</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 19) ;- Pin Controlled by PB19</div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a82f7144ee5d89095019e0bb6d27937db">AT91C_PB19_PWM0</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#acc02b858dae6dce85049fea8e2c06e61">AT91C_PIO_PB19</a>) ;-  PWM Channel 0</div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad73a1dc9bbc2a0556084ef8305023421">AT91C_PB19_TCLK1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#acc02b858dae6dce85049fea8e2c06e61">AT91C_PIO_PB19</a>) ;-  Timer Counter 1 external clock input</div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a17851bbaec8dedf26164206f05f91652">AT91C_PIO_PB2</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  2) ;- Pin Controlled by PB2</div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a057fa4490fc8ac97ee1e54fa9308bb24">AT91C_PB2_ETX0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a17851bbaec8dedf26164206f05f91652">AT91C_PIO_PB2</a>) ;-  Ethernet MAC Transmit Data 0</div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24">AT91C_PIO_PB20</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 20) ;- Pin Controlled by PB20</div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2f9c016c89408bc44be3171db72f589c">AT91C_PB20_PWM1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24">AT91C_PIO_PB20</a>) ;-  PWM Channel 1</div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a89cb2a037af30b7d5a7c56c3ddc2d5ba">AT91C_PB20_PCK0</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24">AT91C_PIO_PB20</a>) ;-  PMC Programmable Clock Output 0</div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a44903993256f8d2e27ad49aef7761fbe">AT91C_PIO_PB21</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 21) ;- Pin Controlled by PB21</div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a78a14b840eccc116202b041ac10c9f35">AT91C_PB21_PWM2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a44903993256f8d2e27ad49aef7761fbe">AT91C_PIO_PB21</a>) ;-  PWM Channel 2</div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3901d60bd6f7e7a69bc504eaab545775">AT91C_PB21_PCK1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a44903993256f8d2e27ad49aef7761fbe">AT91C_PIO_PB21</a>) ;-  PMC Programmable Clock Output 1</div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3">AT91C_PIO_PB22</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 22) ;- Pin Controlled by PB22</div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adf49856c14283da2e8d36aef16bb2926">AT91C_PB22_PWM3</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3">AT91C_PIO_PB22</a>) ;-  PWM Channel 3</div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a188aedf075541d7a3d37b468f0659edf">AT91C_PB22_PCK2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3">AT91C_PIO_PB22</a>) ;-  PMC Programmable Clock Output 2</div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1">AT91C_PIO_PB23</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 23) ;- Pin Controlled by PB23</div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4b376a42ac40353346f837cc23aefd7a">AT91C_PB23_TIOA0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1">AT91C_PIO_PB23</a>) ;-  Timer Counter 0 Multipurpose Timer I/O Pin <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adda101601ac08b0d90ebac5ef37700d4">AT91C_PB23_DCD1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1">AT91C_PIO_PB23</a>) ;-  USART 1 Data Carrier Detect</div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a378fd77c2dcad0a12358961497fce038">AT91C_PIO_PB24</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 24) ;- Pin Controlled by PB24</div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a931f0b6dc23d6ceef2dc33afb969643b">AT91C_PB24_TIOB0</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a378fd77c2dcad0a12358961497fce038">AT91C_PIO_PB24</a>) ;-  Timer Counter 0 Multipurpose Timer I/O Pin B</div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#adcc886b97c42135e38886da263bbdd72">AT91C_PB24_DSR1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a378fd77c2dcad0a12358961497fce038">AT91C_PIO_PB24</a>) ;-  USART 1 Data Set ready</div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314">AT91C_PIO_PB25</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 25) ;- Pin Controlled by PB25</div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a715362ed82132bdeb1fe4e437e2c90ff">AT91C_PB25_TIOA1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314">AT91C_PIO_PB25</a>) ;-  Timer Counter 1 Multipurpose Timer I/O Pin <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6eb0238d3bb61b440cc35fca99fab3c5">AT91C_PB25_DTR1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314">AT91C_PIO_PB25</a>) ;-  USART 1 Data Terminal ready</div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa41bd5e572d248257ae58251d5f696eb">AT91C_PIO_PB26</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 26) ;- Pin Controlled by PB26</div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeb7cf24ac70fcb768832424fdb168695">AT91C_PB26_TIOB1</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aa41bd5e572d248257ae58251d5f696eb">AT91C_PIO_PB26</a>) ;-  Timer Counter 1 Multipurpose Timer I/O Pin B</div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a10a8463cf81752761d9637e1c5d94cc0">AT91C_PB26_RI1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aa41bd5e572d248257ae58251d5f696eb">AT91C_PIO_PB26</a>) ;-  USART 1 Ring Indicator</div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c">AT91C_PIO_PB27</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 27) ;- Pin Controlled by PB27</div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a73eb518caf20706fab2b3d5127b8b05e">AT91C_PB27_TIOA2</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c">AT91C_PIO_PB27</a>) ;-  Timer Counter 2 Multipurpose Timer I/O Pin <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac7bfd17f62e8739f81e9047b6e7ed3bf">AT91C_PB27_PWM0</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c">AT91C_PIO_PB27</a>) ;-  PWM Channel 0</div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6">AT91C_PIO_PB28</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 28) ;- Pin Controlled by PB28</div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a3e49d3bf56b1296266f511315a28cea0">AT91C_PB28_TIOB2</a>          <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6">AT91C_PIO_PB28</a>) ;-  Timer Counter 2 Multipurpose Timer I/O Pin B</div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac6142e80b8bd5d9f9f3d7cd0b870720a">AT91C_PB28_PWM1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6">AT91C_PIO_PB28</a>) ;-  PWM Channel 1</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb">AT91C_PIO_PB29</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 29) ;- Pin Controlled by PB29</div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9e8bfdb47e72a0966403eb78dca1a1b7">AT91C_PB29_PCK1</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb">AT91C_PIO_PB29</a>) ;-  PMC Programmable Clock Output 1</div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af4e603862e1e71e3d56f3a73b31a00da">AT91C_PB29_PWM2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb">AT91C_PIO_PB29</a>) ;-  PWM Channel 2</div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9e037969eab04a026441edc3623dad30">AT91C_PIO_PB3</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  3) ;- Pin Controlled by PB3</div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a52c9acdf15199ef1138f016337e5c9e4">AT91C_PB3_ETX1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a9e037969eab04a026441edc3623dad30">AT91C_PIO_PB3</a>) ;-  Ethernet MAC Transmit Data 1</div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4b5781ed0b37828f159f9e0277373509">AT91C_PIO_PB30</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt; 30) ;- Pin Controlled by PB30</div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2517f5d3e03b4b5f1fd6b2870b5b4ac4">AT91C_PB30_PCK2</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a4b5781ed0b37828f159f9e0277373509">AT91C_PIO_PB30</a>) ;-  PMC Programmable Clock Output 2</div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5b7a2b9043c75623d2964a35299830f9">AT91C_PB30_PWM3</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a4b5781ed0b37828f159f9e0277373509">AT91C_PIO_PB30</a>) ;-  PWM Channel 3</div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7b6692b4cb712d98bcd272a25dc1292b">AT91C_PIO_PB4</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  4) ;- Pin Controlled by PB4</div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acc545cb31264533681399c5c34951816">AT91C_PB4_ECRS_ECRSDV</a>     <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a7b6692b4cb712d98bcd272a25dc1292b">AT91C_PIO_PB4</a>) ;-  Ethernet MAC Carrier Sense/Carrier Sense and Data Valid</div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aadc4556794d1c6db13abcb5470b77377">AT91C_PIO_PB5</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  5) ;- Pin Controlled by PB5</div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a829142220b0de9b7faf46a511d7efab7">AT91C_PB5_ERX0</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aadc4556794d1c6db13abcb5470b77377">AT91C_PIO_PB5</a>) ;-  Ethernet MAC Receive Data 0</div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aeb20e52dafb9d1cd0b7c7c0626758c60">AT91C_PIO_PB6</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  6) ;- Pin Controlled by PB6</div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a05f6c1ccfc8bd18a81badd526c28a5fb">AT91C_PB6_ERX1</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#aeb20e52dafb9d1cd0b7c7c0626758c60">AT91C_PIO_PB6</a>) ;-  Ethernet MAC Receive Data 1</div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a551e1e08f0886565c71b5b044e53cb79">AT91C_PIO_PB7</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  7) ;- Pin Controlled by PB7</div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab43212fc8937da376583b4e8ceff9ed1">AT91C_PB7_ERXER</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a551e1e08f0886565c71b5b044e53cb79">AT91C_PIO_PB7</a>) ;-  Ethernet MAC Receive Error</div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae7c6d97b0cb48e22f0681327311a073e">AT91C_PIO_PB8</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  8) ;- Pin Controlled by PB8</div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a74e1983d904562dfd563889770476429">AT91C_PB8_EMDC</a>            <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#ae7c6d97b0cb48e22f0681327311a073e">AT91C_PIO_PB8</a>) ;-  Ethernet MAC Management Data Clock</div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a57fd0e5d47054152e55f20631938bd26">AT91C_PIO_PB9</a>             <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (1 &lt;&lt;  9) ;- Pin Controlled by PB9</div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8ce69eec2df61f49198cd4c89bc07d9a">AT91C_PB9_EMDIO</a>           <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> (<a class="code" href="ioat91sam7x256_8h.html#a57fd0e5d47054152e55f20631938bd26">AT91C_PIO_PB9</a>) ;-  Ethernet MAC Management Data Input/Output</div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;</div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment">// -               PERIPHERAL ID DEFINITIONS FOR AT91SAM7X256</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aba6ab10a585bb8180565dceba4f597f8">AT91C_ID_FIQ</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> ( 0) ;- Advanced Interrupt Controller (FIQ)</div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa5883b521ba307e7e6d6fa8730768a9e">AT91C_ID_SYS</a>              <a class="code" href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a> ( 1) ;- System Peripheral</div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9367949b8183635487afdcc8ed41609e">AT91C_ID_PIOA</a>             EQU ( 2) ;- Parallel IO Controller <a class="code" href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aafa45f094046c242203013c5cbdc9130">AT91C_ID_PIOB</a>             EQU ( 3) ;- Parallel IO Controller B</div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af19bff0590be1b2bf76b0ccc38a030ee">AT91C_ID_SPI0</a>             EQU ( 4) ;- Serial Peripheral Interface 0</div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab972fb427ab40b0f4cf26ca7821070ee">AT91C_ID_SPI1</a>             EQU ( 5) ;- Serial Peripheral Interface 1</div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a17f82b8148cea0ecaefb7d65c1421f97">AT91C_ID_US0</a>              EQU ( 6) ;- USART 0</div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac4890f3c72510710505f5e9bc167946a">AT91C_ID_US1</a>              EQU ( 7) ;- USART 1</div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a60d9e827556a4afd9d4c2b032702fbce">AT91C_ID_SSC</a>              EQU ( 8) ;- Serial Synchronous Controller</div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8244d5da18b5534d5253a0d0ed5141a2">AT91C_ID_TWI</a>              EQU ( 9) ;- Two-Wire Interface</div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a853cd7a504bc4cb3ce240b16f7ef226c">AT91C_ID_PWMC</a>             EQU (10) ;- PWM Controller</div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#abc583accceb7605cd8a6d24e93961e87">AT91C_ID_UDP</a>              EQU (11) ;- USB Device Port</div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5a4eb8a4700b1b3f87a589498d394a01">AT91C_ID_TC0</a>              EQU (12) ;- Timer Counter 0</div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a055623f976c96e2683a217da3cfb87c6">AT91C_ID_TC1</a>              EQU (13) ;- Timer Counter 1</div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0393b452e5ae992bb30004d072335e1b">AT91C_ID_TC2</a>              EQU (14) ;- Timer Counter 2</div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acc4ef986d89e6d7559343db5e30a178b">AT91C_ID_CAN</a>              EQU (15) ;- Control Area Network Controller</div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5900fe7241cce9ddb15a92a682d3347f">AT91C_ID_EMAC</a>             EQU (16) ;- Ethernet MAC</div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a33d377204b9547cb1c1cf23b83b32ec8">AT91C_ID_ADC</a>              EQU (17) ;- Analog-<a class="code" href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a>-Digital Converter</div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4a16016019a53273acaf6f2c38340ecb">AT91C_ID_AES</a>              EQU (18) ;- Advanced Encryption Standard 128-bit</div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a830e87caad6e88122406f1d54967bed7">AT91C_ID_TDES</a>             EQU (19) ;- Triple Data Encryption Standard</div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6fb88276d3afd829d8040cffda45930d">AT91C_ID_20_Reserved</a>      EQU (20) ;- Reserved</div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af5d97e75c30d3d0a5283b0cea298818d">AT91C_ID_21_Reserved</a>      EQU (21) ;- Reserved</div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a267061f5f28a0c3163622d6055dc22a8">AT91C_ID_22_Reserved</a>      EQU (22) ;- Reserved</div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aca42ce85d90a04e674e5c1d95e5c926d">AT91C_ID_23_Reserved</a>      EQU (23) ;- Reserved</div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1a3f3a497fcebbbb0ca7e760d4182a25">AT91C_ID_24_Reserved</a>      EQU (24) ;- Reserved</div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a750de9c822c42fbedb95f5aaf4e12491">AT91C_ID_25_Reserved</a>      EQU (25) ;- Reserved</div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acfcdb29887f9345c78b69d7b42262299">AT91C_ID_26_Reserved</a>      EQU (26) ;- Reserved</div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6c877dedb1be3feff7ab2c8e20fa7066">AT91C_ID_27_Reserved</a>      EQU (27) ;- Reserved</div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a23270efd613eed668e86aff2eeca1b05">AT91C_ID_28_Reserved</a>      EQU (28) ;- Reserved</div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a29a591331bb374e65d7964ceb03dcf1b">AT91C_ID_29_Reserved</a>      EQU (29) ;- Reserved</div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a4a65d0aa928d22f16f3fc40b481c4b87">AT91C_ID_IRQ0</a>             EQU (30) ;- Advanced Interrupt Controller (IRQ0)</div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9cabc2ca62358f58d11e0887f9c18fd9">AT91C_ID_IRQ1</a>             EQU (31) ;- Advanced Interrupt Controller (IRQ1)</div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;</div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment">// -               BASE ADDRESS DEFINITIONS FOR AT91SAM7X256</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a55de519422f9459af2c877d53c11e28f">AT91C_BASE_SYS</a>            EQU (0xFFFFF000) ;- (SYS) Base Address</div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae353aca328b3d22ff19e9086c99e77d7">AT91C_BASE_AIC</a>            EQU (0xFFFFF000) ;- (AIC) Base Address</div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad583a3c0f21caa3eb742bf21a5230e76">AT91C_BASE_PDC_DBGU</a>       EQU (0xFFFFF300) ;- (PDC_DBGU) Base Address</div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a32fc454872b1c641d8fed6f014f7ba1e">AT91C_BASE_DBGU</a>           EQU (0xFFFFF200) ;- (DBGU) Base Address</div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#afd59d3e413ad4a05804ead0fd6c48622">AT91C_BASE_PIOA</a>           EQU (0xFFFFF400) ;- (PIOA) Base Address</div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#af3c98853ce6152d3a5928295c9e3cd6a">AT91C_BASE_PIOB</a>           EQU (0xFFFFF600) ;- (PIOB) Base Address</div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a10dce3ba9279316fe6d2320af5880040">AT91C_BASE_CKGR</a>           EQU (0xFFFFFC20) ;- (CKGR) Base Address</div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a88f638978d677a52e3bad3966caa40ab">AT91C_BASE_PMC</a>            EQU (0xFFFFFC00) ;- (PMC) Base Address</div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1417c31e180c8f542044e6fccb465610">AT91C_BASE_RSTC</a>           EQU (0xFFFFFD00) ;- (RSTC) Base Address</div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad91cc891870f10043e5935b8f587f2af">AT91C_BASE_RTTC</a>           EQU (0xFFFFFD20) ;- (RTTC) Base Address</div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac0679d8ee5a5c92e6d808bd31e216277">AT91C_BASE_PITC</a>           EQU (0xFFFFFD30) ;- (PITC) Base Address</div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaf6dc0a816031c6ed3ecdc62590c5da4">AT91C_BASE_WDTC</a>           EQU (0xFFFFFD40) ;- (WDTC) Base Address</div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab018a4601f6b25a33cac56fd628e6b9b">AT91C_BASE_VREG</a>           EQU (0xFFFFFD60) ;- (VREG) Base Address</div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a235bf6db2f49947de6fd62d0439d4af9">AT91C_BASE_MC</a>             EQU (0xFFFFFF00) ;- (MC) Base Address</div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa06bc5c4d9203a75e9fd2112716a2684">AT91C_BASE_PDC_SPI1</a>       EQU (0xFFFE4100) ;- (PDC_SPI1) Base Address</div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ab49c3dde13b488ce08989cae9960fe32">AT91C_BASE_SPI1</a>           EQU (0xFFFE4000) ;- (SPI1) Base Address</div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9dedf1dca73f2b7ee08ec700668f34a7">AT91C_BASE_PDC_SPI0</a>       EQU (0xFFFE0100) ;- (PDC_SPI0) Base Address</div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae67865e8bc8329a94450b2593f88df04">AT91C_BASE_SPI0</a>           EQU (0xFFFE0000) ;- (SPI0) Base Address</div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a689aaee7d35e38c15f0d096850549494">AT91C_BASE_PDC_US1</a>        EQU (0xFFFC4100) ;- (PDC_US1) Base Address</div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ace9a2e5287fcacab6f3050f66b382eae">AT91C_BASE_US1</a>            EQU (0xFFFC4000) ;- (US1) Base Address</div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae1d89d92d26566a0593501750dd45690">AT91C_BASE_PDC_US0</a>        EQU (0xFFFC0100) ;- (PDC_US0) Base Address</div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9059088da859f9cedaa5cee3cc0ff6cf">AT91C_BASE_US0</a>            EQU (0xFFFC0000) ;- (US0) Base Address</div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6b352bd9e050f30440d75b3b7c92696a">AT91C_BASE_PDC_SSC</a>        EQU (0xFFFD4100) ;- (PDC_SSC) Base Address</div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7cfef3966881ac79efe0a889a18f0e0a">AT91C_BASE_SSC</a>            EQU (0xFFFD4000) ;- (SSC) Base Address</div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acec2e14822c165bf9c2fb5e91e1652ca">AT91C_BASE_TWI</a>            EQU (0xFFFB8000) ;- (TWI) Base Address</div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aac63200f2a1e7bb0992ab1acd3bcf75e">AT91C_BASE_PWMC_CH3</a>       EQU (0xFFFCC260) ;- (PWMC_CH3) Base Address</div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a95a11e0109fe908e382c77b4dbd4b886">AT91C_BASE_PWMC_CH2</a>       EQU (0xFFFCC240) ;- (PWMC_CH2) Base Address</div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a532256b939d55cf8d64421ae895d9f61">AT91C_BASE_PWMC_CH1</a>       EQU (0xFFFCC220) ;- (PWMC_CH1) Base Address</div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad327bf8d078e66885418142dcf7ecb69">AT91C_BASE_PWMC_CH0</a>       EQU (0xFFFCC200) ;- (PWMC_CH0) Base Address</div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa11003c2d8bcee4dd58e45522edde4a9">AT91C_BASE_PWMC</a>           EQU (0xFFFCC000) ;- (PWMC) Base Address</div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac9f3ffaccf5b51517ab51c004fc9643c">AT91C_BASE_UDP</a>            EQU (0xFFFB0000) ;- (UDP) Base Address</div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac5f6642a35bcb83fbe8cf358511ba895">AT91C_BASE_TC0</a>            EQU (0xFFFA0000) ;- (TC0) Base Address</div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a5ecf7114cc5c9f9d559792f92dd584ca">AT91C_BASE_TC1</a>            EQU (0xFFFA0040) ;- (TC1) Base Address</div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0bd9ed3557b04fd390eb27f66c6e8ead">AT91C_BASE_TC2</a>            EQU (0xFFFA0080) ;- (TC2) Base Address</div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aaf7850d86742be51cc4bf623488a92af">AT91C_BASE_TCB</a>            EQU (0xFFFA0000) ;- (TCB) Base Address</div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a0f1c5051a6adb66e604c19023bcd61a7">AT91C_BASE_CAN_MB0</a>        EQU (0xFFFD0200) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a>) Base Address</div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac778901b748a01e773028f112ecea916">AT91C_BASE_CAN_MB1</a>        EQU (0xFFFD0220) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a>) Base Address</div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ac98b19471a80439007ee302479cd0d9f">AT91C_BASE_CAN_MB2</a>        EQU (0xFFFD0240) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a>) Base Address</div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa529d6150786005c8b3a18135a31bc49">AT91C_BASE_CAN_MB3</a>        EQU (0xFFFD0260) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a>) Base Address</div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7b535e8af51ab3567637a48ef3b90902">AT91C_BASE_CAN_MB4</a>        EQU (0xFFFD0280) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a>) Base Address</div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#acb68b2635e43b4e639ed9a6acce922a8">AT91C_BASE_CAN_MB5</a>        EQU (0xFFFD02A0) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a>) Base Address</div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a1d5cbe99f6c3f26f59d2bbfb20491d04">AT91C_BASE_CAN_MB6</a>        EQU (0xFFFD02C0) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a>) Base Address</div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a030c91aa6b91ee2a5e7bf76868fa9a1c">AT91C_BASE_CAN_MB7</a>        EQU (0xFFFD02E0) ;- (<a class="code" href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a>) Base Address</div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aade3111409454d7403119510969714d4">AT91C_BASE_CAN</a>            EQU (0xFFFD0000) ;- (CAN) Base Address</div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#aa7653a12a00346c470d5dcea6641a546">AT91C_BASE_EMAC</a>           EQU (0xFFFDC000) ;- (EMAC) Base Address</div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ad99b4bec9100b0faee5c2ec4c5816010">AT91C_BASE_PDC_ADC</a>        EQU (0xFFFD8100) ;- (PDC_ADC) Base Address</div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a9adbfb8048d73603846d6fb348a64ace">AT91C_BASE_ADC</a>            EQU (0xFFFD8000) ;- (ADC) Base Address</div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a6065d8120e661abf524c345de4f36317">AT91C_BASE_PDC_AES</a>        EQU (0xFFFA4100) ;- (PDC_AES) Base Address</div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae6e8321a1df42ce4c3249d02a614bbc4">AT91C_BASE_AES</a>            EQU (0xFFFA4000) ;- (AES) Base Address</div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#ae572263113021341302e6ec48e399855">AT91C_BASE_PDC_TDES</a>       EQU (0xFFFA8100) ;- (PDC_TDES) Base Address</div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a8c568043f3c17207831e54a6af6e20ce">AT91C_BASE_TDES</a>           EQU (0xFFFA8000) ;- (TDES) Base Address</div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;</div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="comment">// -               MEMORY MAPPING DEFINITIONS FOR AT91SAM7X256</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment">// - *****************************************************************************</span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a03e412c1f537b06c9cf737703442dde4">AT91C_ISRAM</a>               EQU (0x00200000) ;- Internal SRAM base address</div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a2ff3e67e4ded320c0ce9316d4f55c1ad">AT91C_ISRAM_SIZE</a>          EQU (0x00010000) ;- Internal SRAM size in byte (64 Kbyte)</div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a7715d6de3269c66590f7c1d8dba0003d">AT91C_IFLASH</a>              EQU (0x00100000) ;- Internal ROM base address</div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<a class="code" href="ioat91sam7x256_8h.html#a96ee4d4fa7d006adb1d0c2082765e5f7">AT91C_IFLASH_SIZE</a>         EQU (0x00040000) ;- Internal ROM size in byte (256 Kbyte)</div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;</div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;</div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;</div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* AT91SAM7X256_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a686fd76eb5a79d9c50348350c9858083"><div class="ttname"><a href="ioat91sam7x256_8h.html#a686fd76eb5a79d9c50348350c9858083">AT91C_TDES_KEYMOD</a></div><div class="ttdeci">#define AT91C_TDES_KEYMOD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01831">ioat91sam7x256.h:1831</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2c318ddda1859a0e2dd2cceddc3e5f59"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2c318ddda1859a0e2dd2cceddc3e5f59">AT91C_ADC_EOC5</a></div><div class="ttdeci">#define AT91C_ADC_EOC5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01682">ioat91sam7x256.h:1682</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5706beca47b0dead64a9bbf403992058"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5706beca47b0dead64a9bbf403992058">AT91C_PA30_IRQ0</a></div><div class="ttdeci">#define AT91C_PA30_IRQ0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02514">ioat91sam7x256.h:2514</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab6f7c97949a8c6c0f1cd7f8e45d84361"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab6f7c97949a8c6c0f1cd7f8e45d84361">AT91C_TC_LDRBS</a></div><div class="ttdeci">#define AT91C_TC_LDRBS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01274">ioat91sam7x256.h:1274</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a75f0347869b41b1e28c32ff50123650b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a75f0347869b41b1e28c32ff50123650b">AT91C_AES_TNCR</a></div><div class="ttdeci">#define AT91C_AES_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02404">ioat91sam7x256.h:2404</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a01bba183b0d0e85f2e5111464fed5d9a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a01bba183b0d0e85f2e5111464fed5d9a">AT91C_MC_LOCKS8</a></div><div class="ttdeci">#define AT91C_MC_LOCKS8</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00672">ioat91sam7x256.h:672</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9e6b3d5f9d5231a49474899822f082b5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9e6b3d5f9d5231a49474899822f082b5">AT91C_SSC_CKS</a></div><div class="ttdeci">#define AT91C_SSC_CKS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00899">ioat91sam7x256.h:899</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0f940f585055b37bc1b28f7f884b845b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0f940f585055b37bc1b28f7f884b845b">AT91C_TC2_RB</a></div><div class="ttdeci">#define AT91C_TC2_RB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02226">ioat91sam7x256.h:2226</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aca9f42f91351c6fa201e4b646d18551c"><div class="ttname"><a href="ioat91sam7x256_8h.html#aca9f42f91351c6fa201e4b646d18551c">AT91C_PA2_SCK0</a></div><div class="ttdeci">#define AT91C_PA2_SCK0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02480">ioat91sam7x256.h:2480</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a46cb0e55572193bcdb0883962ead5523"><div class="ttname"><a href="ioat91sam7x256_8h.html#a46cb0e55572193bcdb0883962ead5523">AT91C_AES_CFBS</a></div><div class="ttdeci">#define AT91C_AES_CFBS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01760">ioat91sam7x256.h:1760</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a9dad1fe5538d2a9edf595fdfd62b3cbc"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9dad1fe5538d2a9edf595fdfd62b3cbc">_AT91S_SYS::DBGU_TNCR</a></div><div class="ttdeci">AT91_REG DBGU_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00097">AT91SAM7X256.h:97</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9a656bc31fe6b6f89714c62dc7c20d1f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9a656bc31fe6b6f89714c62dc7c20d1f">AT91C_CAN_MIDvB</a></div><div class="ttdeci">#define AT91C_CAN_MIDvB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01341">ioat91sam7x256.h:1341</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a26acec51368196e01512e75f476a0db4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a26acec51368196e01512e75f476a0db4">AT91C_PA3_RTS0</a></div><div class="ttdeci">#define AT91C_PA3_RTS0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02511">ioat91sam7x256.h:2511</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab954e9525e22961efd5283060bf8c26e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab954e9525e22961efd5283060bf8c26e">AT91C_US_CLKS</a></div><div class="ttdeci">#define AT91C_US_CLKS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00818">ioat91sam7x256.h:818</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a55d464c3b90c13b2d133360ddcd06f51"><div class="ttname"><a href="ioat91sam7x256_8h.html#a55d464c3b90c13b2d133360ddcd06f51">AT91C_SPI_SCBR</a></div><div class="ttdeci">#define AT91C_SPI_SCBR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00759">ioat91sam7x256.h:759</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_ac77cf69c93165a65403182b957d32b6e"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ac77cf69c93165a65403182b957d32b6e">_AT91S_TDES::TDES_IVxR</a></div><div class="ttdeci">AT91_REG TDES_IVxR[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01810">AT91SAM7X256.h:1810</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac2d23cd44f3075eeaf71d4b80de494f8"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac2d23cd44f3075eeaf71d4b80de494f8">AT91C_PITC_PITIEN</a></div><div class="ttdeci">#define AT91C_PITC_PITIEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00558">ioat91sam7x256.h:558</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a0e3d9c3f64d5073b38585325f01d78a3"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a0e3d9c3f64d5073b38585325f01d78a3">_AT91S_EMAC::EMAC_HRB</a></div><div class="ttdeci">AT91_REG EMAC_HRB</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01496">AT91SAM7X256.h:1496</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9aeb9be4fc92cf7ade10ded35713633e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9aeb9be4fc92cf7ade10ded35713633e">AT91C_TC_ASWTRG_SET</a></div><div class="ttdeci">#define AT91C_TC_ASWTRG_SET</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01244">ioat91sam7x256.h:1244</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af7b5a89edfd261b24b258e2730938593"><div class="ttname"><a href="ioat91sam7x256_8h.html#af7b5a89edfd261b24b258e2730938593">AT91C_TWI_CWGR</a></div><div class="ttdeci">#define AT91C_TWI_CWGR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02146">ioat91sam7x256.h:2146</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae6ff81ccb2c03eca5c0077f1f98d5287"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae6ff81ccb2c03eca5c0077f1f98d5287">AT91C_TC1_CMR</a></div><div class="ttdeci">#define AT91C_TC1_CMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02216">ioat91sam7x256.h:2216</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">AT91C_US_CKLO</a></div><div class="ttdeci">#define AT91C_US_CKLO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00835">ioat91sam7x256.h:835</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1503d9b3a20ac41fcd02106c6a05812e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1503d9b3a20ac41fcd02106c6a05812e">AT91C_PMC_UDP</a></div><div class="ttdeci">#define AT91C_PMC_UDP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00454">ioat91sam7x256.h:454</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a53cfafd838c21b78b9da1d82f664729a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a53cfafd838c21b78b9da1d82f664729a">AT91C_US0_TPR</a></div><div class="ttdeci">#define AT91C_US0_TPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02092">ioat91sam7x256.h:2092</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1e83e24d50f62c20b423dd07075ae595"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1e83e24d50f62c20b423dd07075ae595">AT91C_ADC_LDATA</a></div><div class="ttdeci">#define AT91C_ADC_LDATA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01698">ioat91sam7x256.h:1698</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa41d6106e3fe0a8366622de6bdbec2a8"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa41d6106e3fe0a8366622de6bdbec2a8">AT91C_PWMC_CHID1</a></div><div class="ttdeci">#define AT91C_PWMC_CHID1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01058">ioat91sam7x256.h:1058</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a563ff8ee909366c099aa51081c5286bb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a563ff8ee909366c099aa51081c5286bb">AT91C_EMAC_IMR</a></div><div class="ttdeci">#define AT91C_EMAC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02357">ioat91sam7x256.h:2357</a></div></div>
<div class="ttc" id="struct___a_t91_s___w_d_t_c_html_a2ecb6e3d2e39dbb08f6e797d337522c4"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html#a2ecb6e3d2e39dbb08f6e797d337522c4">_AT91S_WDTC::WDTC_WDSR</a></div><div class="ttdeci">AT91_REG WDTC_WDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00572">AT91SAM7X256.h:572</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a81cf6b337251116be599db48b81a1a4c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a81cf6b337251116be599db48b81a1a4c">_AT91S_ADC::ADC_CDR6</a></div><div class="ttdeci">AT91_REG ADC_CDR6</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01626">AT91SAM7X256.h:1626</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_af4a766ffccdbe79e17f95783df644e03"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#af4a766ffccdbe79e17f95783df644e03">_AT91S_UDP::UDP_TXVC</a></div><div class="ttdeci">AT91_REG UDP_TXVC</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01088">AT91SAM7X256.h:1088</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_afb4ef7a28b15f03474fdf8e69a8968c0"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#afb4ef7a28b15f03474fdf8e69a8968c0">_AT91S_PMC::PMC_IMR</a></div><div class="ttdeci">AT91_REG PMC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00449">AT91SAM7X256.h:449</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8d76d048d064cb8b1bda38d6b9225e8b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8d76d048d064cb8b1bda38d6b9225e8b">AT91C_US0_RPR</a></div><div class="ttdeci">#define AT91C_US0_RPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02094">ioat91sam7x256.h:2094</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5ecf7114cc5c9f9d559792f92dd584ca"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5ecf7114cc5c9f9d559792f92dd584ca">AT91C_BASE_TC1</a></div><div class="ttdeci">#define AT91C_BASE_TC1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02687">ioat91sam7x256.h:2687</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aec022d7f98ede6ad9e7f39c7545b4c2c"><div class="ttname"><a href="ioat91sam7x256_8h.html#aec022d7f98ede6ad9e7f39c7545b4c2c">AT91C_TC2_CCR</a></div><div class="ttdeci">#define AT91C_TC2_CCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02223">ioat91sam7x256.h:2223</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af842db57df9476f5e74286fb167e5450"><div class="ttname"><a href="ioat91sam7x256_8h.html#af842db57df9476f5e74286fb167e5450">AT91C_EMAC_SA1</a></div><div class="ttdeci">#define AT91C_EMAC_SA1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01600">ioat91sam7x256.h:1600</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html">_AT91S_PWMC_CH</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01005">AT91SAM7X256.h:1005</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a32f11fc267293f03d51a7f7e9435f9f7"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a32f11fc267293f03d51a7f7e9435f9f7">_AT91S_USART::US_IER</a></div><div class="ttdeci">AT91_REG US_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00769">AT91SAM7X256.h:769</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2205b60f5430c699fad71220f15b19c3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2205b60f5430c699fad71220f15b19c3">_AT91S_SYS::RTTC_RTMR</a></div><div class="ttdeci">AT91_REG RTTC_RTMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00198">AT91SAM7X256.h:198</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a0a74a56c5c5b247ea8bdc103cf69de93"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0a74a56c5c5b247ea8bdc103cf69de93">_AT91S_SYS::PMC_SCSR</a></div><div class="ttdeci">AT91_REG PMC_SCSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00175">AT91SAM7X256.h:175</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a410e38db81ba806bf2ff5e3de5f0d5d2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a410e38db81ba806bf2ff5e3de5f0d5d2">AT91C_CKGR_OUT_2</a></div><div class="ttdeci">#define AT91C_CKGR_OUT_2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00418">ioat91sam7x256.h:418</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8ca43517fea8374f62e0e9e356dcf851"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8ca43517fea8374f62e0e9e356dcf851">AT91C_TWI_CLDIV</a></div><div class="ttdeci">#define AT91C_TWI_CLDIV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00988">ioat91sam7x256.h:988</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3d219d794fc09544a80daa38bb4ec6fb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3d219d794fc09544a80daa38bb4ec6fb">AT91C_MC_GPNVM1</a></div><div class="ttdeci">#define AT91C_MC_GPNVM1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00657">ioat91sam7x256.h:657</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2f80286cf30378eb04e5a94832efd4fd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2f80286cf30378eb04e5a94832efd4fd">AT91C_WDTC_KEY</a></div><div class="ttdeci">#define AT91C_WDTC_KEY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00577">ioat91sam7x256.h:577</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac7d8f5ab48c28bf05547b7efa308093d"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac7d8f5ab48c28bf05547b7efa308093d">AT91C_TC_ACPA</a></div><div class="ttdeci">#define AT91C_TC_ACPA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01217">ioat91sam7x256.h:1217</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_ab47579897e838e5bbfb891e81da1652c"><div class="ttname"><a href="struct___a_t91_s___m_c.html#ab47579897e838e5bbfb891e81da1652c">_AT91S_MC::MC_ASR</a></div><div class="ttdeci">AT91_REG MC_ASR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00606">AT91SAM7X256.h:606</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9c23b11a183452c100e58adf7d444b7a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9c23b11a183452c100e58adf7d444b7a">AT91C_US_RXBUFF</a></div><div class="ttdeci">#define AT91C_US_RXBUFF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00342">ioat91sam7x256.h:342</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afd4e58b365fb2e0c3a584f83c4a51706"><div class="ttname"><a href="ioat91sam7x256_8h.html#afd4e58b365fb2e0c3a584f83c4a51706">AT91C_SSC_START_FALL_RF</a></div><div class="ttdeci">#define AT91C_SSC_START_FALL_RF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00913">ioat91sam7x256.h:913</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab5fb1fb425f6ef83633501ea421a7973"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab5fb1fb425f6ef83633501ea421a7973">AT91C_TWI_MMR</a></div><div class="ttdeci">#define AT91C_TWI_MMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02145">ioat91sam7x256.h:2145</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6a7f64596e71787c3efefff101b5e4e9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6a7f64596e71787c3efefff101b5e4e9">AT91C_UDP_FDR</a></div><div class="ttdeci">#define AT91C_UDP_FDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02190">ioat91sam7x256.h:2190</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a349c6cdf8efd599be9aad642d5947897"><div class="ttname"><a href="ioat91sam7x256_8h.html#a349c6cdf8efd599be9aad642d5947897">AT91C_PWMC_ENA</a></div><div class="ttdeci">#define AT91C_PWMC_ENA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02185">ioat91sam7x256.h:2185</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5dc8759ecbd21842df75d82d1694c1a7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5dc8759ecbd21842df75d82d1694c1a7">AT91C_TWI_RXRDY</a></div><div class="ttdeci">#define AT91C_TWI_RXRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00993">ioat91sam7x256.h:993</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7bc0e531a7e7d34ca0c33a7a315779f5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7bc0e531a7e7d34ca0c33a7a315779f5">AT91C_CAN_ERRA</a></div><div class="ttdeci">#define AT91C_CAN_ERRA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01421">ioat91sam7x256.h:1421</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adc5f60464df65c26ac2a541d659c3855"><div class="ttname"><a href="ioat91sam7x256_8h.html#adc5f60464df65c26ac2a541d659c3855">AT91C_CAN_MB7_MSR</a></div><div class="ttdeci">#define AT91C_CAN_MB7_MSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02306">ioat91sam7x256.h:2306</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a51eb37fbaf5750d3e97aa86cebc88c1e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a51eb37fbaf5750d3e97aa86cebc88c1e">AT91C_PMC_MOR</a></div><div class="ttdeci">#define AT91C_PMC_MOR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01976">ioat91sam7x256.h:1976</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab8c8726dcdcc73a5b961bf3d1e7b9fe1"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">AT91C_US_TXEN</a></div><div class="ttdeci">#define AT91C_US_TXEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00316">ioat91sam7x256.h:316</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a82027a1102a590c83a1a65579a56d34a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a82027a1102a590c83a1a65579a56d34a">_AT91S_SYS::Reserved13</a></div><div class="ttdeci">AT91_REG Reserved13[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00140">AT91SAM7X256.h:140</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a9d16864b10a8c71969210422267ad3c2"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a9d16864b10a8c71969210422267ad3c2">_AT91S_ADC::ADC_CDR3</a></div><div class="ttdeci">AT91_REG ADC_CDR3</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01623">AT91SAM7X256.h:1623</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a74ae54edb7551a9fbab56c95dd5b3757"><div class="ttname"><a href="ioat91sam7x256_8h.html#a74ae54edb7551a9fbab56c95dd5b3757">AT91C_PIOB_ABSR</a></div><div class="ttdeci">#define AT91C_PIOB_ABSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01951">ioat91sam7x256.h:1951</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a34140b3d87ae6c3b7be4b8d6b3774273"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a34140b3d87ae6c3b7be4b8d6b3774273">_AT91S_SYS::PIOB_OSR</a></div><div class="ttdeci">AT91_REG PIOB_OSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00143">AT91SAM7X256.h:143</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a301b9aec5a9c3f09f2c1246ec09b2191"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a301b9aec5a9c3f09f2c1246ec09b2191">_AT91S_SYS::Reserved6</a></div><div class="ttdeci">AT91_REG Reserved6[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00104">AT91SAM7X256.h:104</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2402eba2b61ad0fcc19d11e1711c9d16"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2402eba2b61ad0fcc19d11e1711c9d16">AT91C_DBGU_TNPR</a></div><div class="ttdeci">#define AT91C_DBGU_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01889">ioat91sam7x256.h:1889</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa7f9626f06dff378615092a5c0d601a3"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa7f9626f06dff378615092a5c0d601a3">AT91C_UDP_DTGLE</a></div><div class="ttdeci">#define AT91C_UDP_DTGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01145">ioat91sam7x256.h:1145</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a331f8dc60ca5d588813d5e8fc0ac9314"><div class="ttname"><a href="ioat91sam7x256_8h.html#a331f8dc60ca5d588813d5e8fc0ac9314">AT91C_PIO_PB25</a></div><div class="ttdeci">#define AT91C_PIO_PB25</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02583">ioat91sam7x256.h:2583</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aebae2d8d8c6dfda036da6c983c553a24"><div class="ttname"><a href="ioat91sam7x256_8h.html#aebae2d8d8c6dfda036da6c983c553a24">AT91C_SSC_FSOS</a></div><div class="ttdeci">#define AT91C_SSC_FSOS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00926">ioat91sam7x256.h:926</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7b6692b4cb712d98bcd272a25dc1292b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7b6692b4cb712d98bcd272a25dc1292b">AT91C_PIO_PB4</a></div><div class="ttdeci">#define AT91C_PIO_PB4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02603">ioat91sam7x256.h:2603</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8672f8eaa1b3370debe3b4718a6eb4cf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8672f8eaa1b3370debe3b4718a6eb4cf">AT91C_EMAC_LINK</a></div><div class="ttdeci">#define AT91C_EMAC_LINK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01579">ioat91sam7x256.h:1579</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a85951d6105537748b91ceb7ce5d48da3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a85951d6105537748b91ceb7ce5d48da3">AT91C_TC_BURST_XC2</a></div><div class="ttdeci">#define AT91C_TC_BURST_XC2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01188">ioat91sam7x256.h:1188</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af5d97e75c30d3d0a5283b0cea298818d"><div class="ttname"><a href="ioat91sam7x256_8h.html#af5d97e75c30d3d0a5283b0cea298818d">AT91C_ID_21_Reserved</a></div><div class="ttdeci">#define AT91C_ID_21_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02640">ioat91sam7x256.h:2640</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4259fb14a6dc9dbc50e66c2115b87b4e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4259fb14a6dc9dbc50e66c2115b87b4e">AT91C_CAN_MB3_MMR</a></div><div class="ttdeci">#define AT91C_CAN_MB3_MMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02267">ioat91sam7x256.h:2267</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a047db59e34c88b4624217e34e45f3786"><div class="ttname"><a href="ioat91sam7x256_8h.html#a047db59e34c88b4624217e34e45f3786">AT91C_SSC_START_LOW_RF</a></div><div class="ttdeci">#define AT91C_SSC_START_LOW_RF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00911">ioat91sam7x256.h:911</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad21cde681bc73af5e6827767ae4d2cb1"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad21cde681bc73af5e6827767ae4d2cb1">AT91C_PB11_NPCS12</a></div><div class="ttdeci">#define AT91C_PB11_NPCS12</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02542">ioat91sam7x256.h:2542</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a26e7f978fd38a87fcdf971dc8f870341"><div class="ttname"><a href="ioat91sam7x256_8h.html#a26e7f978fd38a87fcdf971dc8f870341">AT91C_TC0_IER</a></div><div class="ttdeci">#define AT91C_TC0_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02205">ioat91sam7x256.h:2205</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a14381be1f6ceeb1de311e10d9aac62d9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a14381be1f6ceeb1de311e10d9aac62d9">AT91C_TC0_SR</a></div><div class="ttdeci">#define AT91C_TC0_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02200">ioat91sam7x256.h:2200</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a39267cefc5664ca9797369d9f22c9f3a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a39267cefc5664ca9797369d9f22c9f3a">AT91C_TDES_IVxR</a></div><div class="ttdeci">#define AT91C_TDES_IVxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02439">ioat91sam7x256.h:2439</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a91da789e9c954f4ca52a965dea29f0a7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a91da789e9c954f4ca52a965dea29f0a7">Echo</a></div><div class="ttdeci">DBGU Automatic Echo</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02777">ioat91sam7x256.h:2777</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a41c7a9cb4b2b9c5c97ef4a6d2dfc8931"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a41c7a9cb4b2b9c5c97ef4a6d2dfc8931">_AT91S_SYS::PMC_MOR</a></div><div class="ttdeci">AT91_REG PMC_MOR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00181">AT91SAM7X256.h:181</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a126e73b31bb2b887983ecb51d0785f83"><div class="ttname"><a href="ioat91sam7x256_8h.html#a126e73b31bb2b887983ecb51d0785f83">AT91C_TDES_KEY1WxR</a></div><div class="ttdeci">#define AT91C_TDES_KEY1WxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02447">ioat91sam7x256.h:2447</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acec2e14822c165bf9c2fb5e91e1652ca"><div class="ttname"><a href="ioat91sam7x256_8h.html#acec2e14822c165bf9c2fb5e91e1652ca">AT91C_BASE_TWI</a></div><div class="ttdeci">#define AT91C_BASE_TWI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02679">ioat91sam7x256.h:2679</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a107c19a568a5dec4983418a84564ef4b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a107c19a568a5dec4983418a84564ef4b">AT91C_TCB_SYNC</a></div><div class="ttdeci">#define AT91C_TCB_SYNC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01298">ioat91sam7x256.h:1298</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad4379d54617a5f94d3f21a07320bbd3a"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad4379d54617a5f94d3f21a07320bbd3a">AT91C_US0_RNPR</a></div><div class="ttdeci">#define AT91C_US0_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02087">ioat91sam7x256.h:2087</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a4fc9f0e35fd6eb5851ba26fd842d4ddd"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a4fc9f0e35fd6eb5851ba26fd842d4ddd">_AT91S_EMAC::EMAC_USRIO</a></div><div class="ttdeci">AT91_REG EMAC_USRIO</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01508">AT91SAM7X256.h:1508</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html_ae75f833e12a6db82f882777c08a20870"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html#ae75f833e12a6db82f882777c08a20870">_AT91S_RTTC::RTTC_RTAR</a></div><div class="ttdeci">AT91_REG RTTC_RTAR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00527">AT91SAM7X256.h:527</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a62180255114397ab05fc6ade783c1267"><div class="ttname"><a href="ioat91sam7x256_8h.html#a62180255114397ab05fc6ade783c1267">AT91C_TC_LDRB_NONE</a></div><div class="ttdeci">#define AT91C_TC_LDRB_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01233">ioat91sam7x256.h:1233</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a9ae6e5e104c8f5a405a1792e5126236a"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a9ae6e5e104c8f5a405a1792e5126236a">_AT91S_AIC::AIC_IPR</a></div><div class="ttdeci">AT91_REG AIC_IPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00223">AT91SAM7X256.h:223</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac290e19f2410aa1e4f555344a96266ef"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac290e19f2410aa1e4f555344a96266ef">AT91PS_AES</a></div><div class="ttdeci">struct _AT91S_AES * AT91PS_AES</div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a0878db17a3bd20ab9998e3abafe13f2a"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a0878db17a3bd20ab9998e3abafe13f2a">_AT91S_DBGU::DBGU_TNCR</a></div><div class="ttdeci">AT91_REG DBGU_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00306">AT91SAM7X256.h:306</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adcc886b97c42135e38886da263bbdd72"><div class="ttname"><a href="ioat91sam7x256_8h.html#adcc886b97c42135e38886da263bbdd72">AT91C_PB24_DSR1</a></div><div class="ttdeci">#define AT91C_PB24_DSR1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02582">ioat91sam7x256.h:2582</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0f74d41566c37421750a97bdf35e92eb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0f74d41566c37421750a97bdf35e92eb">AT91C_EMAC_TGO</a></div><div class="ttdeci">#define AT91C_EMAC_TGO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01562">ioat91sam7x256.h:1562</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8461a24ea6f5a81caa094699e7e5d693"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8461a24ea6f5a81caa094699e7e5d693">AT91C_EMAC_CLK</a></div><div class="ttdeci">#define AT91C_EMAC_CLK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01538">ioat91sam7x256.h:1538</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6e6825f576c2853ffe66e04c0cf5133e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6e6825f576c2853ffe66e04c0cf5133e">AT91C_CAN_MB0_MDH</a></div><div class="ttdeci">#define AT91C_CAN_MB0_MDH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02242">ioat91sam7x256.h:2242</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aef202581cf4db383de4c0c430b67471e"><div class="ttname"><a href="ioat91sam7x256_8h.html#aef202581cf4db383de4c0c430b67471e">AT91C_AES_PTSR</a></div><div class="ttdeci">#define AT91C_AES_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02410">ioat91sam7x256.h:2410</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae67ad47df485c375b6e4b4ac96373cdf"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae67ad47df485c375b6e4b4ac96373cdf">AT91C_TC_CLKS_TIMER_DIV3_CLOCK</a></div><div class="ttdeci">#define AT91C_TC_CLKS_TIMER_DIV3_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01177">ioat91sam7x256.h:1177</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a56ad596122900367194c9701a4100cc6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a56ad596122900367194c9701a4100cc6">AT91C_SPI_TDRE</a></div><div class="ttdeci">#define AT91C_SPI_TDRE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00732">ioat91sam7x256.h:732</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a849fe8f7c40cd67ea45d182dafded25e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a849fe8f7c40cd67ea45d182dafded25e">AT91C_CAN_MABT</a></div><div class="ttdeci">#define AT91C_CAN_MABT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01350">ioat91sam7x256.h:1350</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7900e3d28d1888130f9f70c954e6424a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7900e3d28d1888130f9f70c954e6424a">AT91C_PWMC_PREB_MCK</a></div><div class="ttdeci">#define AT91C_PWMC_PREB_MCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01055">ioat91sam7x256.h:1055</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a97c080022627cdb30e4842bd5fc676f1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a97c080022627cdb30e4842bd5fc676f1">AT91C_PA23_TD</a></div><div class="ttdeci">#define AT91C_PA23_TD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02491">ioat91sam7x256.h:2491</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af54402aeb6be3a10686743f37f6fd6ac"><div class="ttname"><a href="ioat91sam7x256_8h.html#af54402aeb6be3a10686743f37f6fd6ac">AT91C_PIOB_MDDR</a></div><div class="ttdeci">#define AT91C_PIOB_MDDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01967">ioat91sam7x256.h:1967</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a52039ad3e72047cc1dc2e60cfc6270b5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a52039ad3e72047cc1dc2e60cfc6270b5">AT91C_SPI1_RDR</a></div><div class="ttdeci">#define AT91C_SPI1_RDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02032">ioat91sam7x256.h:2032</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a915acc240487778b99f3e303e95b0935"><div class="ttname"><a href="ioat91sam7x256_8h.html#a915acc240487778b99f3e303e95b0935">AT91C_PWMC_CH3_CUPDR</a></div><div class="ttdeci">#define AT91C_PWMC_CH3_CUPDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02149">ioat91sam7x256.h:2149</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9c5b5a7b865b71a93ea9adfed4477b24"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9c5b5a7b865b71a93ea9adfed4477b24">AT91C_AES_PROCDLY</a></div><div class="ttdeci">#define AT91C_AES_PROCDLY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01748">ioat91sam7x256.h:1748</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a95cb273e1f07b4f7318d992e79f1d266"><div class="ttname"><a href="ioat91sam7x256_8h.html#a95cb273e1f07b4f7318d992e79f1d266">AT91C_CAN_MB0</a></div><div class="ttdeci">#define AT91C_CAN_MB0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01405">ioat91sam7x256.h:1405</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a8d62b41e414767a47c04446dfe8764ec"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a8d62b41e414767a47c04446dfe8764ec">_AT91S_TDES::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01807">AT91SAM7X256.h:1807</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a244c3b362bc1268544a6fff2953a11c9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a244c3b362bc1268544a6fff2953a11c9">AT91S_CAN</a></div><div class="ttdeci">struct _AT91S_CAN AT91S_CAN</div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_abfc7e835740e173465ff67a5957cd371"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#abfc7e835740e173465ff67a5957cd371">_AT91S_PMC::PMC_PCER</a></div><div class="ttdeci">AT91_REG PMC_PCER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00434">AT91SAM7X256.h:434</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae0e58fc5c5066507fc970f44d871bf9b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae0e58fc5c5066507fc970f44d871bf9b">AT91C_ADC_CHSR</a></div><div class="ttdeci">#define AT91C_ADC_CHSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02397">ioat91sam7x256.h:2397</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac45691dc6c22a34bcf24d1f2a672091e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac45691dc6c22a34bcf24d1f2a672091e">AT91C_TC2_IDR</a></div><div class="ttdeci">#define AT91C_TC2_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02227">ioat91sam7x256.h:2227</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8ed1083dc80124599c9e85fe3fa600c2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8ed1083dc80124599c9e85fe3fa600c2">AT91C_SSC_CKO_DATA_TX</a></div><div class="ttdeci">#define AT91C_SSC_CKO_DATA_TX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00906">ioat91sam7x256.h:906</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html_ac8ca0d9ea40b6b1ae1da6b768f57f20e"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html#ac8ca0d9ea40b6b1ae1da6b768f57f20e">_AT91S_PITC::PITC_PIMR</a></div><div class="ttdeci">AT91_REG PITC_PIMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00549">AT91SAM7X256.h:549</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7983decfa411ac2dbfe8e4d5cf06ebd2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC * AT91PS_RSTC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5a4eb8a4700b1b3f87a589498d394a01"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5a4eb8a4700b1b3f87a589498d394a01">AT91C_ID_TC0</a></div><div class="ttdeci">#define AT91C_ID_TC0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02631">ioat91sam7x256.h:2631</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4a65d0aa928d22f16f3fc40b481c4b87"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4a65d0aa928d22f16f3fc40b481c4b87">AT91C_ID_IRQ0</a></div><div class="ttdeci">#define AT91C_ID_IRQ0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02649">ioat91sam7x256.h:2649</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afb42edcfe4420c1741c67a6fcc1c7940"><div class="ttname"><a href="ioat91sam7x256_8h.html#afb42edcfe4420c1741c67a6fcc1c7940">AT91C_US0_RCR</a></div><div class="ttdeci">#define AT91C_US0_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02093">ioat91sam7x256.h:2093</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a68afa1c5510bd40ff4d9a00b5dd3f5ac"><div class="ttname"><a href="ioat91sam7x256_8h.html#a68afa1c5510bd40ff4d9a00b5dd3f5ac">AT91C_TC_EEVT_XC2</a></div><div class="ttdeci">#define AT91C_TC_EEVT_XC2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01207">ioat91sam7x256.h:1207</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_aa8d667698c1d6f505056fe740af05e81"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#aa8d667698c1d6f505056fe740af05e81">_AT91S_SPI::SPI_TCR</a></div><div class="ttdeci">AT91_REG SPI_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00699">AT91SAM7X256.h:699</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2b1df832272aa8e1f58266b5b3d246f8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2b1df832272aa8e1f58266b5b3d246f8">AT91C_PA7_NPCS01</a></div><div class="ttdeci">#define AT91C_PA7_NPCS01</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02525">ioat91sam7x256.h:2525</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a06f9bdfbaaaf0c1cec7d86c11b9ff82c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a06f9bdfbaaaf0c1cec7d86c11b9ff82c">AT91C_EMAC_FTO</a></div><div class="ttdeci">#define AT91C_EMAC_FTO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02355">ioat91sam7x256.h:2355</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_aedcc9285f5ac1999975bb669bfd43e0c"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#aedcc9285f5ac1999975bb669bfd43e0c">_AT91S_AES::AES_IVxR</a></div><div class="ttdeci">AT91_REG AES_IVxR[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01727">AT91SAM7X256.h:1727</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a228aba209f257d06c153fc497d1adac5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC * AT91PS_WDTC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afa08db9089e589641ed9288d46c9614a"><div class="ttname"><a href="ioat91sam7x256_8h.html#afa08db9089e589641ed9288d46c9614a">AT91C_MC_FCMD</a></div><div class="ttdeci">#define AT91C_MC_FCMD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00643">ioat91sam7x256.h:643</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a551c317f1d6531a537df23c3b50c4848"><div class="ttname"><a href="ioat91sam7x256_8h.html#a551c317f1d6531a537df23c3b50c4848">AT91C_CAN_MB3_MSR</a></div><div class="ttdeci">#define AT91C_CAN_MB3_MSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02268">ioat91sam7x256.h:2268</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_a0fde55ee9eb40539319b75634bd3bd82"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a0fde55ee9eb40539319b75634bd3bd82">CAN_MB3</a></div><div class="ttdeci">#define CAN_MB3</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01133">AT91SAM7X128_inc.h:1133</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6b5b2d1ea05554869d89a3a2fc6bcd4e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6b5b2d1ea05554869d89a3a2fc6bcd4e">AT91C_PMC_SR</a></div><div class="ttdeci">#define AT91C_PMC_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01989">ioat91sam7x256.h:1989</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad617f8e31d358b190fb4bcdadf04d147"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad617f8e31d358b190fb4bcdadf04d147">AT91C_CAN_MB10</a></div><div class="ttdeci">#define AT91C_CAN_MB10</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01415">ioat91sam7x256.h:1415</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5925ec00e2ae763b80160cde06b050b4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a></div><div class="ttdeci">struct _AT91S_MC * AT91PS_MC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a367c6500e7f0a1ed0fd8304b8bc204aa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a367c6500e7f0a1ed0fd8304b8bc204aa">AT91C_AES_CTYPE</a></div><div class="ttdeci">#define AT91C_AES_CTYPE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01767">ioat91sam7x256.h:1767</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aac25413834b77b44602de7a3b4fbb4eb"><div class="ttname"><a href="ioat91sam7x256_8h.html#aac25413834b77b44602de7a3b4fbb4eb">AT91C_DBGU_IMR</a></div><div class="ttdeci">#define AT91C_DBGU_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01904">ioat91sam7x256.h:1904</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9633270e3ed0b135ee575e473af59923"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9633270e3ed0b135ee575e473af59923">AT91C_SSC_SWRST</a></div><div class="ttdeci">#define AT91C_SSC_SWRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00897">ioat91sam7x256.h:897</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adfb4c0d203a0906b44107952f7c809fa"><div class="ttname"><a href="ioat91sam7x256_8h.html#adfb4c0d203a0906b44107952f7c809fa">AT91C_PA15_TCLK2</a></div><div class="ttdeci">#define AT91C_PA15_TCLK2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02470">ioat91sam7x256.h:2470</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7d197f91f6af10386fc9f8c26ada1f62"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7d197f91f6af10386fc9f8c26ada1f62">AT91C_CAN_MOT_RX</a></div><div class="ttdeci">#define AT91C_CAN_MOT_RX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01335">ioat91sam7x256.h:1335</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0dbdf3ae9c352c6d4531acf0aa3aa0d7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">AT91C_SSC_CKO_NONE</a></div><div class="ttdeci">#define AT91C_SSC_CKO_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00904">ioat91sam7x256.h:904</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ae882748462f992390b208fbd2135d05b"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ae882748462f992390b208fbd2135d05b">_AT91S_EMAC::EMAC_RRE</a></div><div class="ttdeci">AT91_REG EMAC_RRE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01487">AT91SAM7X256.h:1487</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a14f2f2814929d111a4e7e8e1225d8a68"><div class="ttname"><a href="ioat91sam7x256_8h.html#a14f2f2814929d111a4e7e8e1225d8a68">AT91C_WDTC_WDDIS</a></div><div class="ttdeci">#define AT91C_WDTC_WDDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00583">ioat91sam7x256.h:583</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4592777ecfffcc2626d1db86e00ed1b6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4592777ecfffcc2626d1db86e00ed1b6">AT91C_PIOA_PDSR</a></div><div class="ttdeci">#define AT91C_PIOA_PDSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01929">ioat91sam7x256.h:1929</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1e45148baa259fdcd621f914fa4d2223"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1e45148baa259fdcd621f914fa4d2223">AT91C_EMAC_STE</a></div><div class="ttdeci">#define AT91C_EMAC_STE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02369">ioat91sam7x256.h:2369</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acc545cb31264533681399c5c34951816"><div class="ttname"><a href="ioat91sam7x256_8h.html#acc545cb31264533681399c5c34951816">AT91C_PB4_ECRS_ECRSDV</a></div><div class="ttdeci">#define AT91C_PB4_ECRS_ECRSDV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02604">ioat91sam7x256.h:2604</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a266284ebbfe87e1cbae28c7ffe3e490b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a266284ebbfe87e1cbae28c7ffe3e490b">AT91C_PIOA_OWSR</a></div><div class="ttdeci">#define AT91C_PIOA_OWSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01925">ioat91sam7x256.h:1925</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae7c6d97b0cb48e22f0681327311a073e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae7c6d97b0cb48e22f0681327311a073e">AT91C_PIO_PB8</a></div><div class="ttdeci">#define AT91C_PIO_PB8</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02611">ioat91sam7x256.h:2611</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a1562c48486ffd8abe50d80ae6c37ec8f"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a1562c48486ffd8abe50d80ae6c37ec8f">_AT91S_PIO::PIO_PDR</a></div><div class="ttdeci">AT91_REG PIO_PDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00356">AT91SAM7X256.h:356</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a870b6ce64df33f436086693b8fd44c5d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a870b6ce64df33f436086693b8fd44c5d">AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL</a></div><div class="ttdeci">#define AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00246">ioat91sam7x256.h:246</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6742d5c71293dcf214b58d02f5204ed5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6742d5c71293dcf214b58d02f5204ed5">AT91C_US_SYNC</a></div><div class="ttdeci">#define AT91C_US_SYNC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00828">ioat91sam7x256.h:828</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af3b0d5267e547d14533fe6ab39735b71"><div class="ttname"><a href="ioat91sam7x256_8h.html#af3b0d5267e547d14533fe6ab39735b71">AT91C_SSC_CKS_DIV</a></div><div class="ttdeci">#define AT91C_SSC_CKS_DIV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00900">ioat91sam7x256.h:900</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5930803de65239492ced9171471a103a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5930803de65239492ced9171471a103a">AT91C_PIOA_CODR</a></div><div class="ttdeci">#define AT91C_PIOA_CODR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01934">ioat91sam7x256.h:1934</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9bfb568f1ed298474b3bf4d69ac2edcd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9bfb568f1ed298474b3bf4d69ac2edcd">AT91C_SPI_CSAAT</a></div><div class="ttdeci">#define AT91C_SPI_CSAAT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00748">ioat91sam7x256.h:748</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a88d155341c5779a0f08c51132d3375f7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a88d155341c5779a0f08c51132d3375f7">AT91C_ADC_LOWRES</a></div><div class="ttdeci">#define AT91C_ADC_LOWRES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01656">ioat91sam7x256.h:1656</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a862a43f9990e120d57326b746f4f3324"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a862a43f9990e120d57326b746f4f3324">_AT91S_TDES::TDES_KEY2WxR</a></div><div class="ttdeci">AT91_REG TDES_KEY2WxR[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01803">AT91SAM7X256.h:1803</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a1f9e83abdf757767ecd653df04de7eed"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1f9e83abdf757767ecd653df04de7eed">_AT91S_SYS::PIOA_PER</a></div><div class="ttdeci">AT91_REG PIOA_PER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00101">AT91SAM7X256.h:101</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a33d377204b9547cb1c1cf23b83b32ec8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a33d377204b9547cb1c1cf23b83b32ec8">AT91C_ID_ADC</a></div><div class="ttdeci">#define AT91C_ID_ADC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02636">ioat91sam7x256.h:2636</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7edac2e169e44df3c3e0842ca1935ed2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7edac2e169e44df3c3e0842ca1935ed2">AT91C_CAN_MB6_MCR</a></div><div class="ttdeci">#define AT91C_CAN_MB6_MCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02295">ioat91sam7x256.h:2295</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af3e2eca76c15de93c68e811bf025b6ff"><div class="ttname"><a href="ioat91sam7x256_8h.html#af3e2eca76c15de93c68e811bf025b6ff">AT91C_TC_WAVE</a></div><div class="ttdeci">#define AT91C_TC_WAVE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01216">ioat91sam7x256.h:1216</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ae119641208e95ec32c33d7815ff6a671"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ae119641208e95ec32c33d7815ff6a671">_AT91S_EMAC::EMAC_NSR</a></div><div class="ttdeci">AT91_REG EMAC_NSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01463">AT91SAM7X256.h:1463</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5268dfd7f7bdcee41e811b5c90ce4c3f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5268dfd7f7bdcee41e811b5c90ce4c3f">AT91C_TWI_IADRSZ_1_BYTE</a></div><div class="ttdeci">#define AT91C_TWI_IADRSZ_1_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00982">ioat91sam7x256.h:982</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acd8b3f85323b001581da09ac44b51ba0"><div class="ttname"><a href="ioat91sam7x256_8h.html#acd8b3f85323b001581da09ac44b51ba0">AT91C_US0_PTSR</a></div><div class="ttdeci">#define AT91C_US0_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02090">ioat91sam7x256.h:2090</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_ada98ecbec7cd83bce1e5ec85c25a463d"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#ada98ecbec7cd83bce1e5ec85c25a463d">_AT91S_PWMC_CH::PWMC_Reserved</a></div><div class="ttdeci">AT91_REG PWMC_Reserved[3]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01011">AT91SAM7X256.h:1011</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7df72b64904d8a4b55898f8f57759127"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7df72b64904d8a4b55898f8f57759127">AT91C_ADC_DRDY</a></div><div class="ttdeci">#define AT91C_ADC_DRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01693">ioat91sam7x256.h:1693</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a57e2c621b94abfd7ad35c31c33dcac6d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a57e2c621b94abfd7ad35c31c33dcac6d">AT91C_RSTC_EXTRST</a></div><div class="ttdeci">#define AT91C_RSTC_EXTRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00502">ioat91sam7x256.h:502</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeec8c597a3e5f94adbea7ce348227858"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeec8c597a3e5f94adbea7ce348227858">AT91C_PIOB_IER</a></div><div class="ttdeci">#define AT91C_PIOB_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01948">ioat91sam7x256.h:1948</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_ade1eb0aac43d7e6ea1eb5d02a0d84bff"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#ade1eb0aac43d7e6ea1eb5d02a0d84bff">_AT91S_UDP::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[3]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01087">AT91SAM7X256.h:1087</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a88f90286651b43730ca1e186224dd921"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a88f90286651b43730ca1e186224dd921">_AT91S_SPI::SPI_SR</a></div><div class="ttdeci">AT91_REG SPI_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00689">AT91SAM7X256.h:689</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a62264b14022d2ed854bd8a9961f121fc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a62264b14022d2ed854bd8a9961f121fc">AT91C_SPI_SWRST</a></div><div class="ttdeci">#define AT91C_SPI_SWRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00711">ioat91sam7x256.h:711</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a14caa17444f312f3cd3e264381822a27"><div class="ttname"><a href="ioat91sam7x256_8h.html#a14caa17444f312f3cd3e264381822a27">AT91C_PWMC_CH0_Reserved</a></div><div class="ttdeci">#define AT91C_PWMC_CH0_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02170">ioat91sam7x256.h:2170</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1d2d3daad27765762801080ed505adb5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1d2d3daad27765762801080ed505adb5">AT91C_TDES_SMOD</a></div><div class="ttdeci">#define AT91C_TDES_SMOD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01832">ioat91sam7x256.h:1832</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a76e6e7e7a078af79d274422696176a91"><div class="ttname"><a href="ioat91sam7x256_8h.html#a76e6e7e7a078af79d274422696176a91">AT91C_US0_FIDI</a></div><div class="ttdeci">#define AT91C_US0_FIDI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02101">ioat91sam7x256.h:2101</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ada239f1d3bbb228ed42662707d9d5ba2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ada239f1d3bbb228ed42662707d9d5ba2">_AT91S_SYS::DBGU_TNPR</a></div><div class="ttdeci">AT91_REG DBGU_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00096">AT91SAM7X256.h:96</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5f1889898ee784839825d678f9abbfb9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5f1889898ee784839825d678f9abbfb9">AT91C_CAN_MB3_MID</a></div><div class="ttdeci">#define AT91C_CAN_MB3_MID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02265">ioat91sam7x256.h:2265</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af33e46647c8c86307fa7d747956f3f8d"><div class="ttname"><a href="ioat91sam7x256_8h.html#af33e46647c8c86307fa7d747956f3f8d">AT91C_SPI0_IMR</a></div><div class="ttdeci">#define AT91C_SPI0_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02055">ioat91sam7x256.h:2055</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5ed0c5f75224acc7fc446a37bab08047"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5ed0c5f75224acc7fc446a37bab08047">AT91C_SSC_FSOS_NONE</a></div><div class="ttdeci">#define AT91C_SSC_FSOS_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00927">ioat91sam7x256.h:927</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa1b7e9eb5ba63ec159f41af4544ba2a7"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa1b7e9eb5ba63ec159f41af4544ba2a7">AT91C_PIOB_ODSR</a></div><div class="ttdeci">#define AT91C_PIOB_ODSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01962">ioat91sam7x256.h:1962</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a188aedf075541d7a3d37b468f0659edf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a188aedf075541d7a3d37b468f0659edf">AT91C_PB22_PCK2</a></div><div class="ttdeci">#define AT91C_PB22_PCK2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02576">ioat91sam7x256.h:2576</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a91e2afed535a66d81a83af2803d030a0"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a91e2afed535a66d81a83af2803d030a0">_AT91S_SYS::DBGU_EXID</a></div><div class="ttdeci">AT91_REG DBGU_EXID</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00087">AT91SAM7X256.h:87</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab16273b4e274ca3505da629619abdd0f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab16273b4e274ca3505da629619abdd0f">AT91S_TCB</a></div><div class="ttdeci">struct _AT91S_TCB AT91S_TCB</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a346857ca9c9eab8d9ff49503dd2ad99f"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a346857ca9c9eab8d9ff49503dd2ad99f">_AT91S_SYS::PIOB_PDSR</a></div><div class="ttdeci">AT91_REG PIOB_PDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00152">AT91SAM7X256.h:152</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aa084019e029ff55498f890dfff92e1eb"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa084019e029ff55498f890dfff92e1eb">_AT91S_SYS::Reserved11</a></div><div class="ttdeci">AT91_REG Reserved11[9]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00132">AT91SAM7X256.h:132</a></div></div>
<div class="ttc" id="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h_html_a12a5aed8a193ebbf9a641104a310610d"><div class="ttname"><a href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h.html#a12a5aed8a193ebbf9a641104a310610d">offset</a></div><div class="ttdeci">macro portSAVE_FPU_REGS offset</div><div class="ttdef"><b>Definition:</b> <a href="_m_p_l_a_b_2_p_i_c32_m_z_2_i_s_r___support_8h_source.html#l00080">ISR_Support.h:80</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a6918d3f219e1b6b583706c8f3a4924dd"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a6918d3f219e1b6b583706c8f3a4924dd">_AT91S_ADC::ADC_PTSR</a></div><div class="ttdeci">AT91_REG ADC_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01638">AT91SAM7X256.h:1638</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_afda210a2acbcac012f23c81074d3b434"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#afda210a2acbcac012f23c81074d3b434">_AT91S_AES::AES_RNPR</a></div><div class="ttdeci">AT91_REG AES_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01734">AT91SAM7X256.h:1734</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a88087fec0c0bd6fb62dc4ca27005648a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a88087fec0c0bd6fb62dc4ca27005648a">AT91C_RSTC_ERSTL</a></div><div class="ttdeci">#define AT91C_RSTC_ERSTL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00519">ioat91sam7x256.h:519</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab4b40c319eaa030e00013e12a3bfa75a"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab4b40c319eaa030e00013e12a3bfa75a">AT91C_ADC_EOC2</a></div><div class="ttdeci">#define AT91C_ADC_EOC2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01679">ioat91sam7x256.h:1679</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2dac978bb7d0a614eac408fac182d5ed"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2dac978bb7d0a614eac408fac182d5ed">AT91C_CAN_MB2_MID</a></div><div class="ttdeci">#define AT91C_CAN_MB2_MID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02256">ioat91sam7x256.h:2256</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aca42ce85d90a04e674e5c1d95e5c926d"><div class="ttname"><a href="ioat91sam7x256_8h.html#aca42ce85d90a04e674e5c1d95e5c926d">AT91C_ID_23_Reserved</a></div><div class="ttdeci">#define AT91C_ID_23_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02642">ioat91sam7x256.h:2642</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a596fb9ecade42a3db6beae556f90ea96"><div class="ttname"><a href="ioat91sam7x256_8h.html#a596fb9ecade42a3db6beae556f90ea96">AT91C_TC_LDRA_NONE</a></div><div class="ttdeci">#define AT91C_TC_LDRA_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01223">ioat91sam7x256.h:1223</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae1aec7e27eed3a2d7be3a15342b6299f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae1aec7e27eed3a2d7be3a15342b6299f">AT91C_UDP_EPTYPE_ISO_OUT</a></div><div class="ttdeci">#define AT91C_UDP_EPTYPE_ISO_OUT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01139">ioat91sam7x256.h:1139</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aee76f53e58d0725d21b57e16a1872b91"><div class="ttname"><a href="ioat91sam7x256_8h.html#aee76f53e58d0725d21b57e16a1872b91">AT91C_UDP_RXSUSP</a></div><div class="ttdeci">#define AT91C_UDP_RXSUSP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01111">ioat91sam7x256.h:1111</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1d3aaad9ea154ac7ea6357eadd5c8a32"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1d3aaad9ea154ac7ea6357eadd5c8a32">AT91C_UDP_EPTYPE_CTRL</a></div><div class="ttdeci">#define AT91C_UDP_EPTYPE_CTRL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01138">ioat91sam7x256.h:1138</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0eb876b23aeb1656c1fd9ef7ebc66c8c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0eb876b23aeb1656c1fd9ef7ebc66c8c">AT91C_PIO_PB27</a></div><div class="ttdeci">#define AT91C_PIO_PB27</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02589">ioat91sam7x256.h:2589</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae664c566250a6a7c3345d2ddcf4b6812"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae664c566250a6a7c3345d2ddcf4b6812">AT91C_SPI0_TPR</a></div><div class="ttdeci">#define AT91C_SPI0_TPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02040">ioat91sam7x256.h:2040</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a255e0adaab84068d3bdf2540d73e8743"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a255e0adaab84068d3bdf2540d73e8743">_AT91S_DBGU::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[7]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00294">AT91SAM7X256.h:294</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a09b84fa448fcb47d3eda4e9e48166a78"><div class="ttname"><a href="ioat91sam7x256_8h.html#a09b84fa448fcb47d3eda4e9e48166a78">AT91C_TDES_CIPHER</a></div><div class="ttdeci">#define AT91C_TDES_CIPHER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01829">ioat91sam7x256.h:1829</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a53ff22954eff7c02feed2fece19fe76d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a53ff22954eff7c02feed2fece19fe76d">AT91C_CAN_TOVF</a></div><div class="ttdeci">#define AT91C_CAN_TOVF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01427">ioat91sam7x256.h:1427</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44fc196f2f3c60c4afa8c9e1e86294b8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44fc196f2f3c60c4afa8c9e1e86294b8">AT91C_PA24_RD</a></div><div class="ttdeci">#define AT91C_PA24_RD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02494">ioat91sam7x256.h:2494</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1edc3dc820a24aacc862e10c31d0b07b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1edc3dc820a24aacc862e10c31d0b07b">AT91C_AES_TNPR</a></div><div class="ttdeci">#define AT91C_AES_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02408">ioat91sam7x256.h:2408</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a25af00b40bd48773ce174469094bcd6e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a25af00b40bd48773ce174469094bcd6e">AT91C_TDES_MR</a></div><div class="ttdeci">#define AT91C_TDES_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02442">ioat91sam7x256.h:2442</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2c76b43cb30f79f64c51aade30ecc0d7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2c76b43cb30f79f64c51aade30ecc0d7">AT91C_AES_URAT</a></div><div class="ttdeci">#define AT91C_AES_URAT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01783">ioat91sam7x256.h:1783</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a686bdaa960fa1c91cb3451b639aac253"><div class="ttname"><a href="ioat91sam7x256_8h.html#a686bdaa960fa1c91cb3451b639aac253">AT91C_MC_FWS_2FWS</a></div><div class="ttdeci">#define AT91C_MC_FWS_2FWS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00639">ioat91sam7x256.h:639</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a826b47fcd00f5cc0e24e4dd1d945ee62"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a826b47fcd00f5cc0e24e4dd1d945ee62">_AT91S_PIO::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00382">AT91SAM7X256.h:382</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n___m_b_html_abfd3dd6c614553af6371be7018ebb091"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html#abfd3dd6c614553af6371be7018ebb091">_AT91S_CAN_MB::CAN_MB_MDL</a></div><div class="ttdeci">AT91_REG CAN_MB_MDL</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01325">AT91SAM7X256.h:1325</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abb0413f682922a58ea1e83fe006b0439"><div class="ttname"><a href="ioat91sam7x256_8h.html#abb0413f682922a58ea1e83fe006b0439">AT91C_UDP_IMR</a></div><div class="ttdeci">#define AT91C_UDP_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02187">ioat91sam7x256.h:2187</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a8f583c268ee7728afd71d59995af1032"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a8f583c268ee7728afd71d59995af1032">_AT91S_EMAC::EMAC_TUND</a></div><div class="ttdeci">AT91_REG EMAC_TUND</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01485">AT91SAM7X256.h:1485</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acce1fd83fdf75fd3812c050bfa6a59cf"><div class="ttname"><a href="ioat91sam7x256_8h.html#acce1fd83fdf75fd3812c050bfa6a59cf">AT91C_PA29_FIQ</a></div><div class="ttdeci">#define AT91C_PA29_FIQ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02508">ioat91sam7x256.h:2508</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a45941ff78c1aa2bce656679d88dcc6f1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a45941ff78c1aa2bce656679d88dcc6f1">AT91C_PMC_PCSR</a></div><div class="ttdeci">#define AT91C_PMC_PCSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01984">ioat91sam7x256.h:1984</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af60e80f41df05b48b2644ef68f03e8cc"><div class="ttname"><a href="ioat91sam7x256_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC * AT91PS_PWMC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a03e412c1f537b06c9cf737703442dde4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a03e412c1f537b06c9cf737703442dde4">AT91C_ISRAM</a></div><div class="ttdeci">#define AT91C_ISRAM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02710">ioat91sam7x256.h:2710</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0aeef152289ccfc9245ba997c0d20cba"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0aeef152289ccfc9245ba997c0d20cba">AT91C_CAN_MB5_MCR</a></div><div class="ttdeci">#define AT91C_CAN_MB5_MCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02282">ioat91sam7x256.h:2282</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a479f6b3128f737b47531279618b667f7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a479f6b3128f737b47531279618b667f7">AT91C_SPI_MSTR</a></div><div class="ttdeci">#define AT91C_SPI_MSTR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00714">ioat91sam7x256.h:714</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a24b726ec8df3aa24ccaea5462a7a1bcd"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a24b726ec8df3aa24ccaea5462a7a1bcd">_AT91S_SYS::PIOA_PPUSR</a></div><div class="ttdeci">AT91_REG PIOA_PPUSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00127">AT91SAM7X256.h:127</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abd98a3a9b0be3c17caac67359f579048"><div class="ttname"><a href="ioat91sam7x256_8h.html#abd98a3a9b0be3c17caac67359f579048">AT91C_PA3_NPCS12</a></div><div class="ttdeci">#define AT91C_PA3_NPCS12</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02512">ioat91sam7x256.h:2512</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8bc0f0e0ba94fc295288ea67e033351d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8bc0f0e0ba94fc295288ea67e033351d">AT91C_WDTC_WDFIEN</a></div><div class="ttdeci">#define AT91C_WDTC_WDFIEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00580">ioat91sam7x256.h:580</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a9db990c74fef70fd7710b2f9c76056ae"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a9db990c74fef70fd7710b2f9c76056ae">_AT91S_UDP::UDP_CSR</a></div><div class="ttdeci">AT91_REG UDP_CSR[6]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01084">AT91SAM7X256.h:1084</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a0ae8440dd5fa9dc164a08c6f6a87dfe1"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a0ae8440dd5fa9dc164a08c6f6a87dfe1">_AT91S_ADC::ADC_CDR7</a></div><div class="ttdeci">AT91_REG ADC_CDR7</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01627">AT91SAM7X256.h:1627</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aabecd7e0d839b454f128e4991b8228e4"><div class="ttname"><a href="ioat91sam7x256_8h.html#aabecd7e0d839b454f128e4991b8228e4">AT91C_CAN_MB9</a></div><div class="ttdeci">#define AT91C_CAN_MB9</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01414">ioat91sam7x256.h:1414</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a1af276558e1f9273eb9b1c8aa7a67838"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a1af276558e1f9273eb9b1c8aa7a67838">_AT91S_CAN::CAN_BR</a></div><div class="ttdeci">AT91_REG CAN_BR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01368">AT91SAM7X256.h:1368</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a08b7ff9a16b1079702deddb598c005ec"><div class="ttname"><a href="ioat91sam7x256_8h.html#a08b7ff9a16b1079702deddb598c005ec">AT91C_PA11_TWCK</a></div><div class="ttdeci">#define AT91C_PA11_TWCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02459">ioat91sam7x256.h:2459</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0c6dd3e35e09fffcd2ba0e655688ce6d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0c6dd3e35e09fffcd2ba0e655688ce6d">AT91S_USART</a></div><div class="ttdeci">struct _AT91S_USART AT91S_USART</div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a21f390f400fed7061d1b1a4790782dd3"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a21f390f400fed7061d1b1a4790782dd3">_AT91S_TDES::TDES_RNPR</a></div><div class="ttdeci">AT91_REG TDES_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01817">AT91SAM7X256.h:1817</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a843cb895a3b4958db24eb69d3010a2bf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR * AT91PS_CKGR</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a494cb791cd75cfd5f0de7e87499e4a0a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a494cb791cd75cfd5f0de7e87499e4a0a">AT91C_PIOA_PSR</a></div><div class="ttdeci">#define AT91C_PIOA_PSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01939">ioat91sam7x256.h:1939</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3c916135fc6a66cc29aae646ebcc6d5f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3c916135fc6a66cc29aae646ebcc6d5f">AT91C_PIOB_PPUER</a></div><div class="ttdeci">#define AT91C_PIOB_PPUER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01959">ioat91sam7x256.h:1959</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_af3083cfdc3adc828d8666fcdafe60700"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af3083cfdc3adc828d8666fcdafe60700">_AT91S_SYS::Reserved10</a></div><div class="ttdeci">AT91_REG Reserved10[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00128">AT91SAM7X256.h:128</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_adc26e9e1b308d02d99ee0fd5fdb152ac"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#adc26e9e1b308d02d99ee0fd5fdb152ac">_AT91S_TWI::TWI_IER</a></div><div class="ttdeci">AT91_REG TWI_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00966">AT91SAM7X256.h:966</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9e2675304d5afd8acb3bfafce411088f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9e2675304d5afd8acb3bfafce411088f">AT91C_CAN_PRIOR</a></div><div class="ttdeci">#define AT91C_CAN_PRIOR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01332">ioat91sam7x256.h:1332</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a82acd57eafa731f22bdff2018eefaec5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a82acd57eafa731f22bdff2018eefaec5">AT91C_TC_BEEVT_TOGGLE</a></div><div class="ttdeci">#define AT91C_TC_BEEVT_TOGGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01261">ioat91sam7x256.h:1261</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a55b19ad696b4ded0785eb1409da2b4c2"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a55b19ad696b4ded0785eb1409da2b4c2">_AT91S_USART::US_PTSR</a></div><div class="ttdeci">AT91_REG US_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00793">AT91SAM7X256.h:793</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2a3d3630ca284f2cef9836838e499597"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2a3d3630ca284f2cef9836838e499597">AT91C_TCB_TC0XC0S_NONE</a></div><div class="ttdeci">#define AT91C_TCB_TC0XC0S_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01302">ioat91sam7x256.h:1302</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a78e89a5af8e8d58c2450630f0104463c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a78e89a5af8e8d58c2450630f0104463c">AT91C_PB14_ERX3</a></div><div class="ttdeci">#define AT91C_PB14_ERX3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02550">ioat91sam7x256.h:2550</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a4fce9ab2280100817b3cc5d8fafc58a2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4fce9ab2280100817b3cc5d8fafc58a2">_AT91S_SYS::PIOB_ABSR</a></div><div class="ttdeci">AT91_REG PIOB_ABSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00167">AT91SAM7X256.h:167</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a902d83edf7113f99d72f1d8b67409a8a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a902d83edf7113f99d72f1d8b67409a8a">AT91C_TC0_CV</a></div><div class="ttdeci">#define AT91C_TC0_CV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02208">ioat91sam7x256.h:2208</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a275722ebb6d9b4d171f09cc1399fdd19"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a275722ebb6d9b4d171f09cc1399fdd19">_AT91S_TC::TC_IMR</a></div><div class="ttdeci">AT91_REG TC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01166">AT91SAM7X256.h:1166</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad07fc5c8fd1916171d0ca229b741fc63"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad07fc5c8fd1916171d0ca229b741fc63">AT91C_PIOA_MDER</a></div><div class="ttdeci">#define AT91C_PIOA_MDER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01935">ioat91sam7x256.h:1935</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a29a591331bb374e65d7964ceb03dcf1b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a29a591331bb374e65d7964ceb03dcf1b">AT91C_ID_29_Reserved</a></div><div class="ttdeci">#define AT91C_ID_29_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02648">ioat91sam7x256.h:2648</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8fdf531255bf369921763d38e4c51aea"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8fdf531255bf369921763d38e4c51aea">AT91C_EMAC_CLRSTAT</a></div><div class="ttdeci">#define AT91C_EMAC_CLRSTAT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01520">ioat91sam7x256.h:1520</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html">_AT91S_PIO</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00354">AT91SAM7X256.h:354</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_affc3992c4020b0d514d3840a334062d0"><div class="ttname"><a href="ioat91sam7x256_8h.html#affc3992c4020b0d514d3840a334062d0">AT91C_TC_CLKS_TIMER_DIV1_CLOCK</a></div><div class="ttdeci">#define AT91C_TC_CLKS_TIMER_DIV1_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01175">ioat91sam7x256.h:1175</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab8ccaa9efa1aedb21e6a0dfea83f2ed4"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab8ccaa9efa1aedb21e6a0dfea83f2ed4">AT91C_CAN_TCR</a></div><div class="ttdeci">#define AT91C_CAN_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02308">ioat91sam7x256.h:2308</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2960898e0f9e327f02299db26f104f74"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2960898e0f9e327f02299db26f104f74">AT91C_CAN_MB6_MDL</a></div><div class="ttdeci">#define AT91C_CAN_MB6_MDL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02294">ioat91sam7x256.h:2294</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a366bdc94a9383c594068cd7474ea6011"><div class="ttname"><a href="ioat91sam7x256_8h.html#a366bdc94a9383c594068cd7474ea6011">AT91C_EMAC_TUNDR</a></div><div class="ttdeci">#define AT91C_EMAC_TUNDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01575">ioat91sam7x256.h:1575</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0a5bcb27abbe8c2fc3c2b9a4bad3bf69"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">AT91C_PMC_MCKRDY</a></div><div class="ttdeci">#define AT91C_PMC_MCKRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00481">ioat91sam7x256.h:481</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a8f67e50f87c9ec1296d138c8823956a9"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a8f67e50f87c9ec1296d138c8823956a9">_AT91S_AIC::AIC_SMR</a></div><div class="ttdeci">AT91_REG AIC_SMR[32]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00218">AT91SAM7X256.h:218</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aefe111e881861fbd88303435f6d01f3a"><div class="ttname"><a href="ioat91sam7x256_8h.html#aefe111e881861fbd88303435f6d01f3a">AT91C_TC_CLKS_XC0</a></div><div class="ttdeci">#define AT91C_TC_CLKS_XC0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01180">ioat91sam7x256.h:1180</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_ad63bbe1f7711aa4b34853bbbe75d6104"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#ad63bbe1f7711aa4b34853bbbe75d6104">_AT91S_PDC::PDC_RNCR</a></div><div class="ttdeci">AT91_REG PDC_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00267">AT91SAM7X256.h:267</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0a3aaa73a28d5393e49113df273cc1aa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0a3aaa73a28d5393e49113df273cc1aa">AT91C_SPI_OVRES</a></div><div class="ttdeci">#define AT91C_SPI_OVRES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00734">ioat91sam7x256.h:734</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a776c2b419b8f31a3fba0067e5d18462e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a776c2b419b8f31a3fba0067e5d18462e">AT91C_EMAC_TBQP</a></div><div class="ttdeci">#define AT91C_EMAC_TBQP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02340">ioat91sam7x256.h:2340</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3086cc8f85aa617c77cf75798e4593e0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3086cc8f85aa617c77cf75798e4593e0">AT91C_CAN_MB2_MSR</a></div><div class="ttdeci">#define AT91C_CAN_MB2_MSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02261">ioat91sam7x256.h:2261</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_af059becb6730b21339608a53635c78f5"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#af059becb6730b21339608a53635c78f5">_AT91S_DBGU::DBGU_IDR</a></div><div class="ttdeci">AT91_REG DBGU_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00288">AT91SAM7X256.h:288</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af287438e13f6b9c7d3e63e9fc2a389b8"><div class="ttname"><a href="ioat91sam7x256_8h.html#af287438e13f6b9c7d3e63e9fc2a389b8">AT91C_TC_LDRA</a></div><div class="ttdeci">#define AT91C_TC_LDRA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01222">ioat91sam7x256.h:1222</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1bd7d67abfe3f76283cc892ec6de333d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1bd7d67abfe3f76283cc892ec6de333d">AT91C_TWI_CHDIV</a></div><div class="ttdeci">#define AT91C_TWI_CHDIV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00989">ioat91sam7x256.h:989</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a267061f5f28a0c3163622d6055dc22a8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a267061f5f28a0c3163622d6055dc22a8">AT91C_ID_22_Reserved</a></div><div class="ttdeci">#define AT91C_ID_22_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02641">ioat91sam7x256.h:2641</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9b44e3508f60906033f7755c9a2eda84"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9b44e3508f60906033f7755c9a2eda84">AT91C_US_PARE</a></div><div class="ttdeci">#define AT91C_US_PARE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00339">ioat91sam7x256.h:339</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae3b998ed6bb1e0da958109b31389aed0"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae3b998ed6bb1e0da958109b31389aed0">AT91C_CKGR_USBDIV</a></div><div class="ttdeci">#define AT91C_CKGR_USBDIV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00421">ioat91sam7x256.h:421</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afb741b669428fcdd7eb009ef78a29cea"><div class="ttname"><a href="ioat91sam7x256_8h.html#afb741b669428fcdd7eb009ef78a29cea">AT91S_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU AT91S_DBGU</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4d4ac43a530645d31920ab7a0e97656d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4d4ac43a530645d31920ab7a0e97656d">AT91C_US_CLKS_SLOW</a></div><div class="ttdeci">#define AT91C_US_CLKS_SLOW</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00821">ioat91sam7x256.h:821</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_aec8e7a371a65e0b1ed8daeaf09bfd335"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#aec8e7a371a65e0b1ed8daeaf09bfd335">_AT91S_TDES::TDES_ODATAxR</a></div><div class="ttdeci">AT91_REG TDES_ODATAxR[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01808">AT91SAM7X256.h:1808</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a68f7589a7d954c70630e02c0f3cd8aa8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a68f7589a7d954c70630e02c0f3cd8aa8">AT91C_ADC_TRGEN_EN</a></div><div class="ttdeci">#define AT91C_ADC_TRGEN_EN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01647">ioat91sam7x256.h:1647</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a667a687bad11763e128d9d03f7872462"><div class="ttname"><a href="ioat91sam7x256_8h.html#a667a687bad11763e128d9d03f7872462">AT91C_US_STTBRK</a></div><div class="ttdeci">#define AT91C_US_STTBRK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00797">ioat91sam7x256.h:797</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7b535e8af51ab3567637a48ef3b90902"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7b535e8af51ab3567637a48ef3b90902">AT91C_BASE_CAN_MB4</a></div><div class="ttdeci">#define AT91C_BASE_CAN_MB4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02694">ioat91sam7x256.h:2694</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8c656e638af7231ef0e8a7eb91606e51"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8c656e638af7231ef0e8a7eb91606e51">AT91C_US1_THR</a></div><div class="ttdeci">#define AT91C_US1_THR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02077">ioat91sam7x256.h:2077</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1f0696ffeab28566f00561524c09e0db"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1f0696ffeab28566f00561524c09e0db">AT91C_PB16_ECOL</a></div><div class="ttdeci">#define AT91C_PB16_ECOL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02555">ioat91sam7x256.h:2555</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad99b4bec9100b0faee5c2ec4c5816010"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad99b4bec9100b0faee5c2ec4c5816010">AT91C_BASE_PDC_ADC</a></div><div class="ttdeci">#define AT91C_BASE_PDC_ADC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02700">ioat91sam7x256.h:2700</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a7823e072ae96b5ab5e6c924c0be71365"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a7823e072ae96b5ab5e6c924c0be71365">_AT91S_TWI::TWI_CWGR</a></div><div class="ttdeci">AT91_REG TWI_CWGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00963">AT91SAM7X256.h:963</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a0bf8012e1d5c7f1dae1aacbf7b3e9c8b"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0bf8012e1d5c7f1dae1aacbf7b3e9c8b">_AT91S_SYS::AIC_FFER</a></div><div class="ttdeci">AT91_REG AIC_FFER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00072">AT91SAM7X256.h:72</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a4f92c37690efa2dc448901e3d194292f"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4f92c37690efa2dc448901e3d194292f">_AT91S_SYS::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[7]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00085">AT91SAM7X256.h:85</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8f930447864be8dfd2e2301aadbcf33a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8f930447864be8dfd2e2301aadbcf33a">AT91C_US_RSTRX</a></div><div class="ttdeci">#define AT91C_US_RSTRX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00312">ioat91sam7x256.h:312</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_ac82dc0a86cbd07091bbd7a385dde5c16"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#ac82dc0a86cbd07091bbd7a385dde5c16">_AT91S_PMC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00437">AT91SAM7X256.h:437</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a17f82b8148cea0ecaefb7d65c1421f97"><div class="ttname"><a href="ioat91sam7x256_8h.html#a17f82b8148cea0ecaefb7d65c1421f97">AT91C_ID_US0</a></div><div class="ttdeci">#define AT91C_ID_US0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02625">ioat91sam7x256.h:2625</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a18e9b0b4c9a04b201a2fe8ff1a50840b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a18e9b0b4c9a04b201a2fe8ff1a50840b">AT91S_PITC</a></div><div class="ttdeci">struct _AT91S_PITC AT91S_PITC</div></div>
<div class="ttc" id="struct___a_t91_s___r_s_t_c_html_a43683180657ab3ca1fe46b233b8cbf52"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html#a43683180657ab3ca1fe46b233b8cbf52">_AT91S_RSTC::RSTC_RCR</a></div><div class="ttdeci">AT91_REG RSTC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00494">AT91SAM7X256.h:494</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1c4a7e3caf7bbcfd26975147d565ea6d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1c4a7e3caf7bbcfd26975147d565ea6d">AT91C_US_PAR</a></div><div class="ttdeci">#define AT91C_US_PAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00320">ioat91sam7x256.h:320</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab1a1c8a2611827dd00b51592c13fc92e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab1a1c8a2611827dd00b51592c13fc92e">AT91C_UDP_EPTYPE_INT_OUT</a></div><div class="ttdeci">#define AT91C_UDP_EPTYPE_INT_OUT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01141">ioat91sam7x256.h:1141</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaf016a588c98b762058406d6d58048f1"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaf016a588c98b762058406d6d58048f1">AT91C_TC_WAVESEL_UP_AUTO</a></div><div class="ttdeci">#define AT91C_TC_WAVESEL_UP_AUTO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01213">ioat91sam7x256.h:1213</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a03487d0ff861ff0d23fba7e724ea1582"><div class="ttname"><a href="ioat91sam7x256_8h.html#a03487d0ff861ff0d23fba7e724ea1582">AT91C_SPI0_RDR</a></div><div class="ttdeci">#define AT91C_SPI0_RDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02057">ioat91sam7x256.h:2057</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aafade005f3672d0d3d26cd1871b0cac3"><div class="ttname"><a href="ioat91sam7x256_8h.html#aafade005f3672d0d3d26cd1871b0cac3">AT91S_TWI</a></div><div class="ttdeci">struct _AT91S_TWI AT91S_TWI</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7d501b334959785a82f08a465a000e3c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7d501b334959785a82f08a465a000e3c">AT91C_SPI1_RPR</a></div><div class="ttdeci">#define AT91C_SPI1_RPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02019">ioat91sam7x256.h:2019</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_ac258435da3438bb7eed9fb0032ccf135"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ac258435da3438bb7eed9fb0032ccf135">_AT91S_TDES::TDES_TNPR</a></div><div class="ttdeci">AT91_REG TDES_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01819">AT91SAM7X256.h:1819</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acebecb0a20c4f0b4ae212213cad51fc4"><div class="ttname"><a href="ioat91sam7x256_8h.html#acebecb0a20c4f0b4ae212213cad51fc4">AT91C_RTTC_ALMV</a></div><div class="ttdeci">#define AT91C_RTTC_ALMV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00538">ioat91sam7x256.h:538</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a04904720c11b78e63134fadf6a71f4fc"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a04904720c11b78e63134fadf6a71f4fc">_AT91S_PIO::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00358">AT91SAM7X256.h:358</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2d05ab6c430aa86b21d704056b5239a6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2d05ab6c430aa86b21d704056b5239a6">AT91C_PA24_MISO1</a></div><div class="ttdeci">#define AT91C_PA24_MISO1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02495">ioat91sam7x256.h:2495</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a78ea8e4fd72d2cffd634d1ac26b888ba"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a78ea8e4fd72d2cffd634d1ac26b888ba">_AT91S_CAN::CAN_MB4</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB4</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01381">AT91SAM7X256.h:1381</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adb9e13156e6ec0b2118e258087f267be"><div class="ttname"><a href="ioat91sam7x256_8h.html#adb9e13156e6ec0b2118e258087f267be">AT91C_MC_SVMST1</a></div><div class="ttdeci">#define AT91C_MC_SVMST1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00630">ioat91sam7x256.h:630</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac567e555318a720b4d557849d2f6d700"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac567e555318a720b4d557849d2f6d700">AT91C_ADC_EOC3</a></div><div class="ttdeci">#define AT91C_ADC_EOC3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01680">ioat91sam7x256.h:1680</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a853daa41885819130b99a0e2214615ab"><div class="ttname"><a href="ioat91sam7x256_8h.html#a853daa41885819130b99a0e2214615ab">AT91C_SSC_RNPR</a></div><div class="ttdeci">#define AT91C_SSC_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02119">ioat91sam7x256.h:2119</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab6e8f5691d393361fbacaafd8c89582e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab6e8f5691d393361fbacaafd8c89582e">AT91C_ADC_CH3</a></div><div class="ttdeci">#define AT91C_ADC_CH3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01669">ioat91sam7x256.h:1669</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ae30ceefa451decc6c570188f0645f2e2"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ae30ceefa451decc6c570188f0645f2e2">_AT91S_ADC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[44]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01628">AT91SAM7X256.h:1628</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a261fe49a6c0d5a977e0ba8d21bce840b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a261fe49a6c0d5a977e0ba8d21bce840b">AT91C_DBGU_PTCR</a></div><div class="ttdeci">#define AT91C_DBGU_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01894">ioat91sam7x256.h:1894</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abc4e9c9b9a48d6eaf7ea5358cd28a66a"><div class="ttname"><a href="ioat91sam7x256_8h.html#abc4e9c9b9a48d6eaf7ea5358cd28a66a">AT91C_PB17_NPCS03</a></div><div class="ttdeci">#define AT91C_PB17_NPCS03</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02559">ioat91sam7x256.h:2559</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac0b54b8eec4f185d31b506fa4ebb4659"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac0b54b8eec4f185d31b506fa4ebb4659">AT91C_PMC_PCK</a></div><div class="ttdeci">#define AT91C_PMC_PCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00453">ioat91sam7x256.h:453</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a015371076e034d328e679f3fa6b8bb94"><div class="ttname"><a href="ioat91sam7x256_8h.html#a015371076e034d328e679f3fa6b8bb94">AT91C_US1_TNPR</a></div><div class="ttdeci">#define AT91C_US1_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02064">ioat91sam7x256.h:2064</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6d5196b096a59a7e16ecb1fb9d87c484"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6d5196b096a59a7e16ecb1fb9d87c484">AT91C_AIC_CISR</a></div><div class="ttdeci">#define AT91C_AIC_CISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01883">ioat91sam7x256.h:1883</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acc6bb7762dad073f7f4b19abf04a389a"><div class="ttname"><a href="ioat91sam7x256_8h.html#acc6bb7762dad073f7f4b19abf04a389a">AT91C_SPI_SPIDIS</a></div><div class="ttdeci">#define AT91C_SPI_SPIDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00710">ioat91sam7x256.h:710</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a096b8a1863b0a0b4f15d9c186bfab6fa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a096b8a1863b0a0b4f15d9c186bfab6fa">AT91C_TC1_IDR</a></div><div class="ttdeci">#define AT91C_TC1_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02214">ioat91sam7x256.h:2214</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2ad968179201cc6a96856f7ad879bcb1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2ad968179201cc6a96856f7ad879bcb1">_AT91S_SYS::Reserved15</a></div><div class="ttdeci">AT91_REG Reserved15[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00148">AT91SAM7X256.h:148</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_acf86f053da2376a57fc17ed5d8d218af"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#acf86f053da2376a57fc17ed5d8d218af">_AT91S_DBGU::DBGU_TNPR</a></div><div class="ttdeci">AT91_REG DBGU_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00305">AT91SAM7X256.h:305</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8244d5da18b5534d5253a0d0ed5141a2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8244d5da18b5534d5253a0d0ed5141a2">AT91C_ID_TWI</a></div><div class="ttdeci">#define AT91C_ID_TWI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02628">ioat91sam7x256.h:2628</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5f33b22453ba10500116bee8cd01bb11"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5f33b22453ba10500116bee8cd01bb11">AT91C_US_TIMEOUT</a></div><div class="ttdeci">#define AT91C_US_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00843">ioat91sam7x256.h:843</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_ab2a01510bff53f8ebd4b6d20149f1063"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#ab2a01510bff53f8ebd4b6d20149f1063">_AT91S_PWMC::PWMC_VR</a></div><div class="ttdeci">AT91_REG PWMC_VR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01044">AT91SAM7X256.h:1044</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afd707f749d764b228a297f7bb2f95cf7"><div class="ttname"><a href="ioat91sam7x256_8h.html#afd707f749d764b228a297f7bb2f95cf7">AT91C_PIOB_PDR</a></div><div class="ttdeci">#define AT91C_PIOB_PDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01956">ioat91sam7x256.h:1956</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adb0fb5fe2ce827523d1c1007fb85e443"><div class="ttname"><a href="ioat91sam7x256_8h.html#adb0fb5fe2ce827523d1c1007fb85e443">AT91C_PWMC_CH1_Reserved</a></div><div class="ttdeci">#define AT91C_PWMC_CH1_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02163">ioat91sam7x256.h:2163</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac65d5a735b123e292ad5452ce2c91892"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac65d5a735b123e292ad5452ce2c91892">AT91C_TC_BCPC_NONE</a></div><div class="ttdeci">#define AT91C_TC_BCPC_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01253">ioat91sam7x256.h:1253</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4995d161e9dc47d7d9e8e98e3a892961"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4995d161e9dc47d7d9e8e98e3a892961">AT91C_TC_CPCTRG</a></div><div class="ttdeci">#define AT91C_TC_CPCTRG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01215">ioat91sam7x256.h:1215</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad9e151567643bac9188d546ec8c83ad9"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad9e151567643bac9188d546ec8c83ad9">AT91C_US0_IER</a></div><div class="ttdeci">#define AT91C_US0_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02110">ioat91sam7x256.h:2110</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a4df284a3785ae9423da1d3bd1f23f800"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4df284a3785ae9423da1d3bd1f23f800">_AT91S_SYS::PIOA_PSR</a></div><div class="ttdeci">AT91_REG PIOA_PSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00103">AT91SAM7X256.h:103</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad8a369bdc803c629795d673b3f3a029e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad8a369bdc803c629795d673b3f3a029e">AT91C_AES_VR</a></div><div class="ttdeci">#define AT91C_AES_VR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02414">ioat91sam7x256.h:2414</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7c094c55fdb12ebd74ff16ee05837ee8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7c094c55fdb12ebd74ff16ee05837ee8">AT91C_US0_TCR</a></div><div class="ttdeci">#define AT91C_US0_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02088">ioat91sam7x256.h:2088</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a09ac827c6db9c00a98ffc47cc291341f"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a09ac827c6db9c00a98ffc47cc291341f">_AT91S_EMAC::EMAC_SA3H</a></div><div class="ttdeci">AT91_REG EMAC_SA3H</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01503">AT91SAM7X256.h:1503</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html_abba73a5875971576af24c443dca3703c"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#abba73a5875971576af24c443dca3703c">_AT91S_CKGR::CKGR_MCFR</a></div><div class="ttdeci">AT91_REG CKGR_MCFR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00398">AT91SAM7X256.h:398</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab624a97252c028557c89f0cf2a9bfd5e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab624a97252c028557c89f0cf2a9bfd5e">AT91C_CAN_MRDY</a></div><div class="ttdeci">#define AT91C_CAN_MRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01351">ioat91sam7x256.h:1351</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2713716d82e126b18ab58955ad580129"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2713716d82e126b18ab58955ad580129">_AT91S_SYS::DBGU_PTSR</a></div><div class="ttdeci">AT91_REG DBGU_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00099">AT91SAM7X256.h:99</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3dbf487d59f269f85f06e9517e892820"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3dbf487d59f269f85f06e9517e892820">AT91C_MC_GPNVM3</a></div><div class="ttdeci">#define AT91C_MC_GPNVM3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00659">ioat91sam7x256.h:659</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa7b486fb760a554cbd7b8ad6638aa180"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa7b486fb760a554cbd7b8ad6638aa180">AT91C_TC_ETRGEDG_BOTH</a></div><div class="ttdeci">#define AT91C_TC_ETRGEDG_BOTH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01197">ioat91sam7x256.h:1197</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a42cacded2971792f4ba8c9909b658351"><div class="ttname"><a href="ioat91sam7x256_8h.html#a42cacded2971792f4ba8c9909b658351">AT91C_SPI_MODFDIS</a></div><div class="ttdeci">#define AT91C_SPI_MODFDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00720">ioat91sam7x256.h:720</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0cae5928afb38404973b0489ed5d0b51"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0cae5928afb38404973b0489ed5d0b51">AT91C_RTTC_RTTINC</a></div><div class="ttdeci">#define AT91C_RTTC_RTTINC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00543">ioat91sam7x256.h:543</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a55d2230bcc7fed5138370031a57539c4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a55d2230bcc7fed5138370031a57539c4">AT91C_CAN_MB4_MFID</a></div><div class="ttdeci">#define AT91C_CAN_MB4_MFID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02275">ioat91sam7x256.h:2275</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ac88b41ba83ed5fb1c7f281c88348c604"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ac88b41ba83ed5fb1c7f281c88348c604">_AT91S_PIO::Reserved5</a></div><div class="ttdeci">AT91_REG Reserved5[9]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00386">AT91SAM7X256.h:386</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a532256b939d55cf8d64421ae895d9f61"><div class="ttname"><a href="ioat91sam7x256_8h.html#a532256b939d55cf8d64421ae895d9f61">AT91C_BASE_PWMC_CH1</a></div><div class="ttdeci">#define AT91C_BASE_PWMC_CH1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02682">ioat91sam7x256.h:2682</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a5fad477a2a2bd415b7e78ff0f451682f"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a5fad477a2a2bd415b7e78ff0f451682f">_AT91S_DBGU::DBGU_EXID</a></div><div class="ttdeci">AT91_REG DBGU_EXID</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00296">AT91SAM7X256.h:296</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_adbed024b2ed1aa309d77ed69db0cbcc9"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#adbed024b2ed1aa309d77ed69db0cbcc9">_AT91S_AIC::AIC_EOICR</a></div><div class="ttdeci">AT91_REG AIC_EOICR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00231">AT91SAM7X256.h:231</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a073c7c22c54be83184c4d3a8e885ee5a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a073c7c22c54be83184c4d3a8e885ee5a">AT91C_ADC_CHER</a></div><div class="ttdeci">#define AT91C_ADC_CHER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02396">ioat91sam7x256.h:2396</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a1b583e863c3624110adb15846ef78427"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1b583e863c3624110adb15846ef78427">_AT91S_SYS::AIC_SVR</a></div><div class="ttdeci">AT91_REG AIC_SVR[32]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00056">AT91SAM7X256.h:56</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a89cb2a037af30b7d5a7c56c3ddc2d5ba"><div class="ttname"><a href="ioat91sam7x256_8h.html#a89cb2a037af30b7d5a7c56c3ddc2d5ba">AT91C_PB20_PCK0</a></div><div class="ttdeci">#define AT91C_PB20_PCK0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02570">ioat91sam7x256.h:2570</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adb131e2f68f4b950a176ac7e436d2378"><div class="ttname"><a href="ioat91sam7x256_8h.html#adb131e2f68f4b950a176ac7e436d2378">AT91C_TWI_MREAD</a></div><div class="ttdeci">#define AT91C_TWI_MREAD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00985">ioat91sam7x256.h:985</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a789ac88d795620768b33e76cea5d7c15"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a789ac88d795620768b33e76cea5d7c15">_AT91S_SPI::SPI_IER</a></div><div class="ttdeci">AT91_REG SPI_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00690">AT91SAM7X256.h:690</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6c09eaec962659b84f2ae6b92883899b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a></div><div class="ttdeci">struct _AT91S_PMC * AT91PS_PMC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aba80a98a33c4c22f1385b7a478b817c0"><div class="ttname"><a href="ioat91sam7x256_8h.html#aba80a98a33c4c22f1385b7a478b817c0">AT91C_CAN_MDLC</a></div><div class="ttdeci">#define AT91C_CAN_MDLC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01348">ioat91sam7x256.h:1348</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a9c0660954130a87462b9034dcea9ab75"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a9c0660954130a87462b9034dcea9ab75">_AT91S_PWMC::PWMC_MR</a></div><div class="ttdeci">AT91_REG PWMC_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01035">AT91SAM7X256.h:1035</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8bfb506f1d00374bd55155c4f64bd5ac"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8bfb506f1d00374bd55155c4f64bd5ac">AT91C_MC_ABTSZ</a></div><div class="ttdeci">#define AT91C_MC_ABTSZ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00619">ioat91sam7x256.h:619</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a76455c894d6e7899035d2084328639f7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a></div><div class="ttdeci">struct _AT91S_PITC * AT91PS_PITC</div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a2784932bec9494dde08e3d63e821da50"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2784932bec9494dde08e3d63e821da50">_AT91S_AIC::AIC_ISCR</a></div><div class="ttdeci">AT91_REG AIC_ISCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00230">AT91SAM7X256.h:230</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a010d88ba3e69717538818da4e93da453"><div class="ttname"><a href="ioat91sam7x256_8h.html#a010d88ba3e69717538818da4e93da453">AT91C_SSC_FSOS_HIGH</a></div><div class="ttdeci">#define AT91C_SSC_FSOS_HIGH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00931">ioat91sam7x256.h:931</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a97b847b9fa4e7416116dfad583c83583"><div class="ttname"><a href="ioat91sam7x256_8h.html#a97b847b9fa4e7416116dfad583c83583">AT91C_CAN_MB0_MAM</a></div><div class="ttdeci">#define AT91C_CAN_MB0_MAM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02237">ioat91sam7x256.h:2237</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_a835cbeb765a56023288cb97dc1fe0b9b"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a835cbeb765a56023288cb97dc1fe0b9b">_AT91S_TCB::TCB_BCR</a></div><div class="ttdeci">AT91_REG TCB_BCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01293">AT91SAM7X256.h:1293</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a305975cc37d59ebe61dc6b7f9cbd3063"><div class="ttname"><a href="ioat91sam7x256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063">AT91C_PIO_PA25</a></div><div class="ttdeci">#define AT91C_PIO_PA25</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02496">ioat91sam7x256.h:2496</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a048d95c7aaa445f49ede3477d2c4ea96"><div class="ttname"><a href="ioat91sam7x256_8h.html#a048d95c7aaa445f49ede3477d2c4ea96">AT91C_AES_IMR</a></div><div class="ttdeci">#define AT91C_AES_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02419">ioat91sam7x256.h:2419</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_adeaa26682a0a229b8560074ce9030351"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#adeaa26682a0a229b8560074ce9030351">_AT91S_UDP::UDP_IMR</a></div><div class="ttdeci">AT91_REG UDP_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01078">AT91SAM7X256.h:1078</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a402baea61bde4ca4b266f37c09793e6a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a402baea61bde4ca4b266f37c09793e6a">AT91C_SPI_BITS_10</a></div><div class="ttdeci">#define AT91C_SPI_BITS_10</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00752">ioat91sam7x256.h:752</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a592e6596725a224723b3cbc3ac0cfdf9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a592e6596725a224723b3cbc3ac0cfdf9">AT91C_ADC_CDR5</a></div><div class="ttdeci">#define AT91C_ADC_CDR5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02385">ioat91sam7x256.h:2385</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4c065357c9430fa52f135d653b243ee3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4c065357c9430fa52f135d653b243ee3">AT91C_TWI_IADRSZ_NO</a></div><div class="ttdeci">#define AT91C_TWI_IADRSZ_NO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00981">ioat91sam7x256.h:981</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af36778483b430da5720ab5bc879c8a8b"><div class="ttname"><a href="ioat91sam7x256_8h.html#af36778483b430da5720ab5bc879c8a8b">AT91C_MC_FCR</a></div><div class="ttdeci">#define AT91C_MC_FCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02013">ioat91sam7x256.h:2013</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a955d030f26231412c120bb3132ce56e2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a955d030f26231412c120bb3132ce56e2">AT91C_RSTC_PERRST</a></div><div class="ttdeci">#define AT91C_RSTC_PERRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00501">ioat91sam7x256.h:501</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0ca679be254c23a41dc8c04f78d4a6f4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0ca679be254c23a41dc8c04f78d4a6f4">AT91C_WDTC_WDMR</a></div><div class="ttdeci">#define AT91C_WDTC_WDMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02007">ioat91sam7x256.h:2007</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a12cba051215d62f2a0938ba87186f124"><div class="ttname"><a href="ioat91sam7x256_8h.html#a12cba051215d62f2a0938ba87186f124">AT91C_ADC_OVRE4</a></div><div class="ttdeci">#define AT91C_ADC_OVRE4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01689">ioat91sam7x256.h:1689</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abb85fb0075508332e1fde3b0141a1f77"><div class="ttname"><a href="ioat91sam7x256_8h.html#abb85fb0075508332e1fde3b0141a1f77">AT91C_PMC_MCKR</a></div><div class="ttdeci">#define AT91C_PMC_MCKR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01980">ioat91sam7x256.h:1980</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a426462a8b108ad93aeee66c233ef7cfe"><div class="ttname"><a href="ioat91sam7x256_8h.html#a426462a8b108ad93aeee66c233ef7cfe">AT91C_US_USMODE_ISO7816_1</a></div><div class="ttdeci">#define AT91C_US_USMODE_ISO7816_1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00815">ioat91sam7x256.h:815</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_af105953c155379836fce666eef37501b"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#af105953c155379836fce666eef37501b">_AT91S_AIC::AIC_IVR</a></div><div class="ttdeci">AT91_REG AIC_IVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00220">AT91SAM7X256.h:220</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7c2600aa7cf94e838b518579ae17682e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7c2600aa7cf94e838b518579ae17682e">AT91C_PIOA_ODR</a></div><div class="ttdeci">#define AT91C_PIOA_ODR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01911">ioat91sam7x256.h:1911</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a56aee1459577cfd1d6e75580ada359b3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a56aee1459577cfd1d6e75580ada359b3">_AT91S_SYS::DBGU_CSR</a></div><div class="ttdeci">AT91_REG DBGU_CSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00081">AT91SAM7X256.h:81</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a58c554f329dc6ec253b8650d045ecfb2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a58c554f329dc6ec253b8650d045ecfb2">AT91C_TC_ACPC</a></div><div class="ttdeci">#define AT91C_TC_ACPC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01227">ioat91sam7x256.h:1227</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a410c1fc6c826559a0cc5a00cb6ac4b4a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a410c1fc6c826559a0cc5a00cb6ac4b4a">AT91C_MC_SVMST0</a></div><div class="ttdeci">#define AT91C_MC_SVMST0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00629">ioat91sam7x256.h:629</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aba6ab10a585bb8180565dceba4f597f8"><div class="ttname"><a href="ioat91sam7x256_8h.html#aba6ab10a585bb8180565dceba4f597f8">AT91C_ID_FIQ</a></div><div class="ttdeci">#define AT91C_ID_FIQ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02619">ioat91sam7x256.h:2619</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aa3e50485ade22f20d8bcad8dbad6f223"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa3e50485ade22f20d8bcad8dbad6f223">_AT91S_SYS::PMC_SCDR</a></div><div class="ttdeci">AT91_REG PMC_SCDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00174">AT91SAM7X256.h:174</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6fb88276d3afd829d8040cffda45930d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6fb88276d3afd829d8040cffda45930d">AT91C_ID_20_Reserved</a></div><div class="ttdeci">#define AT91C_ID_20_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02639">ioat91sam7x256.h:2639</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aedd80518a02dce6e3b515a146e765102"><div class="ttname"><a href="ioat91sam7x256_8h.html#aedd80518a02dce6e3b515a146e765102">AT91C_TC1_IER</a></div><div class="ttdeci">#define AT91C_TC1_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02213">ioat91sam7x256.h:2213</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0739931e17c52272c3ec499bc4b472df"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0739931e17c52272c3ec499bc4b472df">AT91C_CAN_MB5_MDH</a></div><div class="ttdeci">#define AT91C_CAN_MB5_MDH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02284">ioat91sam7x256.h:2284</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac778901b748a01e773028f112ecea916"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac778901b748a01e773028f112ecea916">AT91C_BASE_CAN_MB1</a></div><div class="ttdeci">#define AT91C_BASE_CAN_MB1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02691">ioat91sam7x256.h:2691</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a60d9e827556a4afd9d4c2b032702fbce"><div class="ttname"><a href="ioat91sam7x256_8h.html#a60d9e827556a4afd9d4c2b032702fbce">AT91C_ID_SSC</a></div><div class="ttdeci">#define AT91C_ID_SSC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02627">ioat91sam7x256.h:2627</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a27c85b989270753ae40c968d224714c8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a27c85b989270753ae40c968d224714c8">AT91C_CAN_ECR</a></div><div class="ttdeci">#define AT91C_CAN_ECR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02311">ioat91sam7x256.h:2311</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af6aadb08af97abf5e5bc84370188a9fc"><div class="ttname"><a href="ioat91sam7x256_8h.html#af6aadb08af97abf5e5bc84370188a9fc">AT91C_DBGU_CSR</a></div><div class="ttdeci">#define AT91C_DBGU_CSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01901">ioat91sam7x256.h:1901</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_adab843be18d0a626a6c55569320d599e"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#adab843be18d0a626a6c55569320d599e">_AT91S_SSC::SSC_SR</a></div><div class="ttdeci">AT91_REG SSC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00875">AT91SAM7X256.h:875</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5f90c2835f7dedcc182128f19ed167c9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5f90c2835f7dedcc182128f19ed167c9">AT91C_PIOB_MDER</a></div><div class="ttdeci">#define AT91C_PIOB_MDER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01942">ioat91sam7x256.h:1942</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9e8bfdb47e72a0966403eb78dca1a1b7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9e8bfdb47e72a0966403eb78dca1a1b7">AT91C_PB29_PCK1</a></div><div class="ttdeci">#define AT91C_PB29_PCK1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02596">ioat91sam7x256.h:2596</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a03d30d145fab1903c1f2a52f8b968c35"><div class="ttname"><a href="ioat91sam7x256_8h.html#a03d30d145fab1903c1f2a52f8b968c35">AT91C_SPI1_TCR</a></div><div class="ttdeci">#define AT91C_SPI1_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02023">ioat91sam7x256.h:2023</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6c2a1ad3ab3043766411bb50e7e6a50b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6c2a1ad3ab3043766411bb50e7e6a50b">AT91C_US_DCD</a></div><div class="ttdeci">#define AT91C_US_DCD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00855">ioat91sam7x256.h:855</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3b5fc249e9601790f59fe4fdfac04e16"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3b5fc249e9601790f59fe4fdfac04e16">AT91S_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC AT91S_RSTC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a48647ce84e818212bf1c7bab2c271129"><div class="ttname"><a href="ioat91sam7x256_8h.html#a48647ce84e818212bf1c7bab2c271129">AT91C_TCB_TC2XC2S_NONE</a></div><div class="ttdeci">#define AT91C_TCB_TC2XC2S_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01312">ioat91sam7x256.h:1312</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a79b715c44ae1f3af977d97f7712580ca"><div class="ttname"><a href="ioat91sam7x256_8h.html#a79b715c44ae1f3af977d97f7712580ca">AT91C_TC_LDRB_BOTH</a></div><div class="ttdeci">#define AT91C_TC_LDRB_BOTH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01236">ioat91sam7x256.h:1236</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9696b5b211bed0957e0ce3fbb407e13b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9696b5b211bed0957e0ce3fbb407e13b">AT91C_US_RSTIT</a></div><div class="ttdeci">#define AT91C_US_RSTIT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00801">ioat91sam7x256.h:801</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa3d9b233ceed49a9659357ad505e03e7"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa3d9b233ceed49a9659357ad505e03e7">AT91C_AIC_FFSR</a></div><div class="ttdeci">#define AT91C_AIC_FFSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01874">ioat91sam7x256.h:1874</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a8e7dbf14bb5c166df24bb1d014f1a5d0"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a8e7dbf14bb5c166df24bb1d014f1a5d0">_AT91S_AIC::AIC_ICCR</a></div><div class="ttdeci">AT91_REG AIC_ICCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00229">AT91SAM7X256.h:229</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5e464d6e72b1bb1c919dc94f5a4e9a19"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5e464d6e72b1bb1c919dc94f5a4e9a19">AT91C_TWI_STOP</a></div><div class="ttdeci">#define AT91C_TWI_STOP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00975">ioat91sam7x256.h:975</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ae6acf8c7e0d504bdaad16b8e35e0ead1"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ae6acf8c7e0d504bdaad16b8e35e0ead1">_AT91S_USART::US_TPR</a></div><div class="ttdeci">AT91_REG US_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00786">AT91SAM7X256.h:786</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad583a3c0f21caa3eb742bf21a5230e76"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad583a3c0f21caa3eb742bf21a5230e76">AT91C_BASE_PDC_DBGU</a></div><div class="ttdeci">#define AT91C_BASE_PDC_DBGU</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02657">ioat91sam7x256.h:2657</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4ac10fd450e2da419c945a37ef160f68"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4ac10fd450e2da419c945a37ef160f68">AT91C_TDES_SWRST</a></div><div class="ttdeci">#define AT91C_TDES_SWRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01827">ioat91sam7x256.h:1827</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7aa0a9a799502b274da42f61ba8f8ff8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7aa0a9a799502b274da42f61ba8f8ff8">AT91C_SSC_CKO_CONTINOUS</a></div><div class="ttdeci">#define AT91C_SSC_CKO_CONTINOUS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00905">ioat91sam7x256.h:905</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html_a9818f43a89fa0c9107c9d1f7f7a1dda5"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html#a9818f43a89fa0c9107c9d1f7f7a1dda5">_AT91S_PITC::PITC_PISR</a></div><div class="ttdeci">AT91_REG PITC_PISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00550">AT91SAM7X256.h:550</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a0868a2869f70280e58a8884710bd9c21"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a0868a2869f70280e58a8884710bd9c21">_AT91S_EMAC::EMAC_SCF</a></div><div class="ttdeci">AT91_REG EMAC_SCF</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01477">AT91SAM7X256.h:1477</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab701153e8fa354983de157cfadedd7a2"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab701153e8fa354983de157cfadedd7a2">AT91C_PMC_MOSCS</a></div><div class="ttdeci">#define AT91C_PMC_MOSCS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00479">ioat91sam7x256.h:479</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad84d31047fe5374b0d902f1472958be9"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad84d31047fe5374b0d902f1472958be9">AT91C_CAN_MB14</a></div><div class="ttdeci">#define AT91C_CAN_MB14</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01419">ioat91sam7x256.h:1419</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6d6c37ffd3864b757cb3975a962e33eb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6d6c37ffd3864b757cb3975a962e33eb">AT91C_CAN_MB2_MCR</a></div><div class="ttdeci">#define AT91C_CAN_MB2_MCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02254">ioat91sam7x256.h:2254</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adf6d68f082f40082cff2f180eada8d1e"><div class="ttname"><a href="ioat91sam7x256_8h.html#adf6d68f082f40082cff2f180eada8d1e">AT91C_EMAC_SA2H</a></div><div class="ttdeci">#define AT91C_EMAC_SA2H</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02343">ioat91sam7x256.h:2343</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a5262f70781ba8846d3c0cdf88af91379"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a5262f70781ba8846d3c0cdf88af91379">_AT91S_PWMC::PWMC_IER</a></div><div class="ttdeci">AT91_REG PWMC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01039">AT91SAM7X256.h:1039</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae94b375c3fe86f0785bc05f66d3f19e1"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae94b375c3fe86f0785bc05f66d3f19e1">AT91C_PB13_NPCS01</a></div><div class="ttdeci">#define AT91C_PB13_NPCS01</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02548">ioat91sam7x256.h:2548</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa229b57b92029e4ae325d647c2230b3b"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa229b57b92029e4ae325d647c2230b3b">AT91C_CAN_MOT_DIS</a></div><div class="ttdeci">#define AT91C_CAN_MOT_DIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01334">ioat91sam7x256.h:1334</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a332eead065a95b97bac9103a6b333d84"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a332eead065a95b97bac9103a6b333d84">_AT91S_SYS::DBGU_TPR</a></div><div class="ttdeci">AT91_REG DBGU_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00092">AT91SAM7X256.h:92</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_aa07ced46f07dc8c0d7af93fcbbe9aacb"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#aa07ced46f07dc8c0d7af93fcbbe9aacb">_AT91S_EMAC::EMAC_SA4H</a></div><div class="ttdeci">AT91_REG EMAC_SA4H</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01505">AT91SAM7X256.h:1505</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a020d0f28b9df8ba00ed3a66cdb0ddb7c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a020d0f28b9df8ba00ed3a66cdb0ddb7c">AT91C_EMAC_RBQP</a></div><div class="ttdeci">#define AT91C_EMAC_RBQP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02347">ioat91sam7x256.h:2347</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a1f4bd4812d46649af3558417c68848e3"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a1f4bd4812d46649af3558417c68848e3">_AT91S_EMAC::EMAC_ELE</a></div><div class="ttdeci">AT91_REG EMAC_ELE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01490">AT91SAM7X256.h:1490</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_ac9b717e114de69702a2271f059b95efe"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#ac9b717e114de69702a2271f059b95efe">_AT91S_CAN::CAN_MR</a></div><div class="ttdeci">AT91_REG CAN_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01363">AT91SAM7X256.h:1363</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a59b5879cf91e24c507642262dfbe6a61"><div class="ttname"><a href="ioat91sam7x256_8h.html#a59b5879cf91e24c507642262dfbe6a61">AT91C_CAN_MB4_MAM</a></div><div class="ttdeci">#define AT91C_CAN_MB4_MAM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02279">ioat91sam7x256.h:2279</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac31cfc202570d19f5078ec14fc7f56ec"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac31cfc202570d19f5078ec14fc7f56ec">AT91C_AES_CR</a></div><div class="ttdeci">#define AT91C_AES_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02417">ioat91sam7x256.h:2417</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac62c6f0bdc17f7e3af5d1fd9538eb3d0"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac62c6f0bdc17f7e3af5d1fd9538eb3d0">AT91C_TC_ETRGEDG_NONE</a></div><div class="ttdeci">#define AT91C_TC_ETRGEDG_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01194">ioat91sam7x256.h:1194</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a958ba9ee9e460fdfbfdf661587323e41"><div class="ttname"><a href="ioat91sam7x256_8h.html#a958ba9ee9e460fdfbfdf661587323e41">AT91C_TC_CPCSTOP</a></div><div class="ttdeci">#define AT91C_TC_CPCSTOP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01189">ioat91sam7x256.h:1189</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a84584b943c259767dc412b89ada582fb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a84584b943c259767dc412b89ada582fb">AT91C_PIO_PB15</a></div><div class="ttdeci">#define AT91C_PIO_PB15</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02552">ioat91sam7x256.h:2552</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a8e15b21510e220cee70bf2138c1e7698"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a8e15b21510e220cee70bf2138c1e7698">_AT91S_SSC::SSC_TNCR</a></div><div class="ttdeci">AT91_REG SSC_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00887">AT91SAM7X256.h:887</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa06bc5c4d9203a75e9fd2112716a2684"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa06bc5c4d9203a75e9fd2112716a2684">AT91C_BASE_PDC_SPI1</a></div><div class="ttdeci">#define AT91C_BASE_PDC_SPI1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02669">ioat91sam7x256.h:2669</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a8bb9c5e371d8577d6c4492effeb47f0b"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a8bb9c5e371d8577d6c4492effeb47f0b">_AT91S_SYS::PIOA_IMR</a></div><div class="ttdeci">AT91_REG PIOA_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00119">AT91SAM7X256.h:119</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a57fd0e5d47054152e55f20631938bd26"><div class="ttname"><a href="ioat91sam7x256_8h.html#a57fd0e5d47054152e55f20631938bd26">AT91C_PIO_PB9</a></div><div class="ttdeci">#define AT91C_PIO_PB9</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02613">ioat91sam7x256.h:2613</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1f938aecf684443fe5cc29cfde5c9766"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1f938aecf684443fe5cc29cfde5c9766">AT91C_PIO_PA21</a></div><div class="ttdeci">#define AT91C_PIO_PA21</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02484">ioat91sam7x256.h:2484</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad1b14f79f81cae8dbf8aca28ff29e3d4"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad1b14f79f81cae8dbf8aca28ff29e3d4">AT91C_PA17_MOSI0</a></div><div class="ttdeci">#define AT91C_PA17_MOSI0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02474">ioat91sam7x256.h:2474</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_ab5623db2ac6e5edf1c82e331748598eb"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#ab5623db2ac6e5edf1c82e331748598eb">_AT91S_SSC::SSC_RCR</a></div><div class="ttdeci">AT91_REG SSC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00881">AT91SAM7X256.h:881</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3580e23d8e44cce7286834378b9bebf9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3580e23d8e44cce7286834378b9bebf9">AT91C_US1_RTOR</a></div><div class="ttdeci">#define AT91C_US1_RTOR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02073">ioat91sam7x256.h:2073</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a88951f5e910ef65911f3e97298b66f31"><div class="ttname"><a href="ioat91sam7x256_8h.html#a88951f5e910ef65911f3e97298b66f31">AT91C_TC_LDBSTOP</a></div><div class="ttdeci">#define AT91C_TC_LDBSTOP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01190">ioat91sam7x256.h:1190</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa062988aba8a352fad7dfd83af003d89"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa062988aba8a352fad7dfd83af003d89">AT91C_US_PAR_MARK</a></div><div class="ttdeci">#define AT91C_US_PAR_MARK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00324">ioat91sam7x256.h:324</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acf50947499d8142fca62ea626b77fce0"><div class="ttname"><a href="ioat91sam7x256_8h.html#acf50947499d8142fca62ea626b77fce0">AT91C_RSTC_RSTTYP</a></div><div class="ttdeci">#define AT91C_RSTC_RSTTYP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00507">ioat91sam7x256.h:507</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a0e99c4c50663bf1ea7142e40d8e911e2"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a0e99c4c50663bf1ea7142e40d8e911e2">_AT91S_AIC::AIC_SPU</a></div><div class="ttdeci">AT91_REG AIC_SPU</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00232">AT91SAM7X256.h:232</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac9f3ffaccf5b51517ab51c004fc9643c"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac9f3ffaccf5b51517ab51c004fc9643c">AT91C_BASE_UDP</a></div><div class="ttdeci">#define AT91C_BASE_UDP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02685">ioat91sam7x256.h:2685</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae8f35e26ac80db8962debf00d4870a84"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae8f35e26ac80db8962debf00d4870a84">AT91C_ADC_TRGSEL_TIOA1</a></div><div class="ttdeci">#define AT91C_ADC_TRGSEL_TIOA1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01650">ioat91sam7x256.h:1650</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a72c809318aef5101a008e2c11189babb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a72c809318aef5101a008e2c11189babb">AT91C_PB10_NPCS11</a></div><div class="ttdeci">#define AT91C_PB10_NPCS11</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02539">ioat91sam7x256.h:2539</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a5c813a65c3192bca5749ac92a0657219"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a5c813a65c3192bca5749ac92a0657219">_AT91S_CAN::CAN_MB7</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB7</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01384">AT91SAM7X256.h:1384</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac93c487076e168b665e0ad89487e49ed"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac93c487076e168b665e0ad89487e49ed">AT91C_ADC_TRGSEL_TIOA5</a></div><div class="ttdeci">#define AT91C_ADC_TRGSEL_TIOA5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01654">ioat91sam7x256.h:1654</a></div></div>
<div class="ttc" id="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a712ad5a1ac1bd02f3e95a7526c283ce1"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a></div><div class="ttdeci">volatile unsigned int AT91_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00049">AT91SAM7X256.h:49</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a95a11e0109fe908e382c77b4dbd4b886"><div class="ttname"><a href="ioat91sam7x256_8h.html#a95a11e0109fe908e382c77b4dbd4b886">AT91C_BASE_PWMC_CH2</a></div><div class="ttdeci">#define AT91C_BASE_PWMC_CH2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02681">ioat91sam7x256.h:2681</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1dfc1f2ed160d46e1b9688e73b10e42b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1dfc1f2ed160d46e1b9688e73b10e42b">AT91C_CAN_MB2_MMR</a></div><div class="ttdeci">#define AT91C_CAN_MB2_MMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02258">ioat91sam7x256.h:2258</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a555160be722aa7c2431fa43bf8b04b6e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a555160be722aa7c2431fa43bf8b04b6e">AT91C_PB13_ERX2</a></div><div class="ttdeci">#define AT91C_PB13_ERX2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02547">ioat91sam7x256.h:2547</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2f4d598eb12d993086ca756a7f9ca56e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2f4d598eb12d993086ca756a7f9ca56e">AT91C_TC_WAVESEL_UP</a></div><div class="ttdeci">#define AT91C_TC_WAVESEL_UP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01211">ioat91sam7x256.h:1211</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a05c0cb31a5592c29fc2e499463be3184"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a05c0cb31a5592c29fc2e499463be3184">_AT91S_PIO::PIO_PSR</a></div><div class="ttdeci">AT91_REG PIO_PSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00357">AT91SAM7X256.h:357</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5c500bfc71872ca3c1f85ee02e5bee97"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5c500bfc71872ca3c1f85ee02e5bee97">AT91C_CAN_MB0_MDL</a></div><div class="ttdeci">#define AT91C_CAN_MB0_MDL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02236">ioat91sam7x256.h:2236</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2f6e0a16409471a92afa7209566ceae5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2f6e0a16409471a92afa7209566ceae5">_AT91S_SYS::AIC_IECR</a></div><div class="ttdeci">AT91_REG AIC_IECR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00064">AT91SAM7X256.h:64</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9c49162ad35940cb64b6e686591bfaef"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9c49162ad35940cb64b6e686591bfaef">AT91C_PIO_PB0</a></div><div class="ttdeci">#define AT91C_PIO_PB0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02532">ioat91sam7x256.h:2532</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3a905093a22aecf9818ecefe9a67f51a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3a905093a22aecf9818ecefe9a67f51a">AT91C_SPI_BITS</a></div><div class="ttdeci">#define AT91C_SPI_BITS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00749">ioat91sam7x256.h:749</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3bccb57bed16072b4616f112c3694c88"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3bccb57bed16072b4616f112c3694c88">AT91C_ADC_TPR</a></div><div class="ttdeci">#define AT91C_ADC_TPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02379">ioat91sam7x256.h:2379</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a70e5b268f31c94e9a3a004c4e07f54bd"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a70e5b268f31c94e9a3a004c4e07f54bd">_AT91S_SYS::PIOA_IDR</a></div><div class="ttdeci">AT91_REG PIOA_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00118">AT91SAM7X256.h:118</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac348598536fcb7e082125761f0602344"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac348598536fcb7e082125761f0602344">AT91C_CAN_MOT</a></div><div class="ttdeci">#define AT91C_CAN_MOT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01333">ioat91sam7x256.h:1333</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a33da7c9f44471adb1467799470632c3d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a33da7c9f44471adb1467799470632c3d">AT91C_TC_ACPC_NONE</a></div><div class="ttdeci">#define AT91C_TC_ACPC_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01228">ioat91sam7x256.h:1228</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abb1458f0e791aef764fdfd762f147874"><div class="ttname"><a href="ioat91sam7x256_8h.html#abb1458f0e791aef764fdfd762f147874">AT91C_PMC_IDR</a></div><div class="ttdeci">#define AT91C_PMC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01975">ioat91sam7x256.h:1975</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acba3cfefdb529236a38ce91103576404"><div class="ttname"><a href="ioat91sam7x256_8h.html#acba3cfefdb529236a38ce91103576404">AT91C_AES_RNPR</a></div><div class="ttdeci">#define AT91C_AES_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02403">ioat91sam7x256.h:2403</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4785752b1bad8fdd33e9e2e211deb4ad"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4785752b1bad8fdd33e9e2e211deb4ad">AT91C_US_USMODE_MODEM</a></div><div class="ttdeci">#define AT91C_US_USMODE_MODEM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00813">ioat91sam7x256.h:813</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_aaaaab029abe728349d594910b20c05b2"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#aaaaab029abe728349d594910b20c05b2">_AT91S_EMAC::EMAC_NCR</a></div><div class="ttdeci">AT91_REG EMAC_NCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01461">AT91SAM7X256.h:1461</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a7b48f8c1a3bf999c41c0081813b4a75b"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a7b48f8c1a3bf999c41c0081813b4a75b">_AT91S_TDES::TDES_CR</a></div><div class="ttdeci">AT91_REG TDES_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01795">AT91SAM7X256.h:1795</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_abcf863fdaabe92b8dbc666a84ad4e00f"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#abcf863fdaabe92b8dbc666a84ad4e00f">_AT91S_AES::AES_KEYWxR</a></div><div class="ttdeci">AT91_REG AES_KEYWxR[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01723">AT91SAM7X256.h:1723</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a217b096eb2058c2233fdd0863005a100"><div class="ttname"><a href="ioat91sam7x256_8h.html#a217b096eb2058c2233fdd0863005a100">AT91C_US1_IER</a></div><div class="ttdeci">#define AT91C_US1_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02076">ioat91sam7x256.h:2076</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a27c0f424b25abdb59e51541b49b850fa"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a27c0f424b25abdb59e51541b49b850fa">_AT91S_EMAC::EMAC_SA1L</a></div><div class="ttdeci">AT91_REG EMAC_SA1L</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01498">AT91SAM7X256.h:1498</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a7c894d03b982118f3d8eadfd73b3ec58"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a7c894d03b982118f3d8eadfd73b3ec58">_AT91S_CAN::CAN_ACR</a></div><div class="ttdeci">AT91_REG CAN_ACR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01373">AT91SAM7X256.h:1373</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5d9918c6442157386a416a8002a3353a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5d9918c6442157386a416a8002a3353a">AT91C_PITC_PIVR</a></div><div class="ttdeci">#define AT91C_PITC_PIVR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02000">ioat91sam7x256.h:2000</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac1e8028a2b5dac67a1f1061b1e7205bb"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a></div><div class="ttdeci">struct _AT91S_USART * AT91PS_USART</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a133ac8b6b912d98c131fc86829208e37"><div class="ttname"><a href="ioat91sam7x256_8h.html#a133ac8b6b912d98c131fc86829208e37">AT91C_PIO_PA16</a></div><div class="ttdeci">#define AT91C_PIO_PA16</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02471">ioat91sam7x256.h:2471</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a88f638978d677a52e3bad3966caa40ab"><div class="ttname"><a href="ioat91sam7x256_8h.html#a88f638978d677a52e3bad3966caa40ab">AT91C_BASE_PMC</a></div><div class="ttdeci">#define AT91C_BASE_PMC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02662">ioat91sam7x256.h:2662</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a16ce99f0f201bd373ed95b26988c5ffc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a16ce99f0f201bd373ed95b26988c5ffc">AT91C_MC_ABTTYP_FETCH</a></div><div class="ttdeci">#define AT91C_MC_ABTTYP_FETCH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00626">ioat91sam7x256.h:626</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6065d8120e661abf524c345de4f36317"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6065d8120e661abf524c345de4f36317">AT91C_BASE_PDC_AES</a></div><div class="ttdeci">#define AT91C_BASE_PDC_AES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02702">ioat91sam7x256.h:2702</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaafe0369da03772016177a069c9b9859"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaafe0369da03772016177a069c9b9859">AT91C_CAN_ABM</a></div><div class="ttdeci">#define AT91C_CAN_ABM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01398">ioat91sam7x256.h:1398</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6b352bd9e050f30440d75b3b7c92696a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6b352bd9e050f30440d75b3b7c92696a">AT91C_BASE_PDC_SSC</a></div><div class="ttdeci">#define AT91C_BASE_PDC_SSC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02677">ioat91sam7x256.h:2677</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5ef05931cd8d7c9c6239b82138e4ff22"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5ef05931cd8d7c9c6239b82138e4ff22">AT91C_PWMC_CPRE_MCKA</a></div><div class="ttdeci">#define AT91C_PWMC_CPRE_MCKA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01017">ioat91sam7x256.h:1017</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ae93479c562d6f1d0b27426600663a06e"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ae93479c562d6f1d0b27426600663a06e">_AT91S_EMAC::EMAC_NCFGR</a></div><div class="ttdeci">AT91_REG EMAC_NCFGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01462">AT91SAM7X256.h:1462</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a78acca90d7ff0029ce09eef628900f85"><div class="ttname"><a href="ioat91sam7x256_8h.html#a78acca90d7ff0029ce09eef628900f85">AT91C_CAN_MB5_MFID</a></div><div class="ttdeci">#define AT91C_CAN_MB5_MFID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02283">ioat91sam7x256.h:2283</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a0262163f3902b4e068d4137a90c1b878"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a0262163f3902b4e068d4137a90c1b878">_AT91S_SSC::SSC_RCMR</a></div><div class="ttdeci">AT91_REG SSC_RCMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00865">AT91SAM7X256.h:865</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2ee678ea706c05591510150b6faf4d8c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2ee678ea706c05591510150b6faf4d8c">_AT91S_SYS::PIOB_PPUDR</a></div><div class="ttdeci">AT91_REG PIOB_PPUDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00161">AT91SAM7X256.h:161</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaad9ad1a034ed811120c7e6401ea5de2"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaad9ad1a034ed811120c7e6401ea5de2">AT91C_EMAC_PTR</a></div><div class="ttdeci">#define AT91C_EMAC_PTR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02342">ioat91sam7x256.h:2342</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0393b452e5ae992bb30004d072335e1b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0393b452e5ae992bb30004d072335e1b">AT91C_ID_TC2</a></div><div class="ttdeci">#define AT91C_ID_TC2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02633">ioat91sam7x256.h:2633</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a378fd77c2dcad0a12358961497fce038"><div class="ttname"><a href="ioat91sam7x256_8h.html#a378fd77c2dcad0a12358961497fce038">AT91C_PIO_PB24</a></div><div class="ttdeci">#define AT91C_PIO_PB24</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02580">ioat91sam7x256.h:2580</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44e3602d58de4b878889737e353b61be"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44e3602d58de4b878889737e353b61be">AT91C_MC_ABTSZ_BYTE</a></div><div class="ttdeci">#define AT91C_MC_ABTSZ_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00620">ioat91sam7x256.h:620</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad7ac5ddb52d3901392845a7785966639"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad7ac5ddb52d3901392845a7785966639">AT91C_ADC_STARTUP</a></div><div class="ttdeci">#define AT91C_ADC_STARTUP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01663">ioat91sam7x256.h:1663</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab8aec8f15a7c4fd75723da11513a9119"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab8aec8f15a7c4fd75723da11513a9119">AT91C_RSTC_SRCMP</a></div><div class="ttdeci">#define AT91C_RSTC_SRCMP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00515">ioat91sam7x256.h:515</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ad79ffe9f844d99dcc31a940d2fb9ff25"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ad79ffe9f844d99dcc31a940d2fb9ff25">_AT91S_DBGU::DBGU_RPR</a></div><div class="ttdeci">AT91_REG DBGU_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00299">AT91SAM7X256.h:299</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6ebfeef2f2ce71e722e06d6af73ea586"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6ebfeef2f2ce71e722e06d6af73ea586">AT91C_CAN_MB1_MMR</a></div><div class="ttdeci">#define AT91C_CAN_MB1_MMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02247">ioat91sam7x256.h:2247</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2d040b79be17e0a76ee72ef47b3a091f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2d040b79be17e0a76ee72ef47b3a091f">AT91C_PIOA_PPUER</a></div><div class="ttdeci">#define AT91C_PIOA_PPUER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01930">ioat91sam7x256.h:1930</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa1975c4572153aed1e972ad1ffafd138"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa1975c4572153aed1e972ad1ffafd138">AT91C_EMAC_HRESP</a></div><div class="ttdeci">#define AT91C_EMAC_HRESP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01581">ioat91sam7x256.h:1581</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5aa083ba1cebc9aee7de98991c923ac3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5aa083ba1cebc9aee7de98991c923ac3">AT91C_CAN_MB0_MMR</a></div><div class="ttdeci">#define AT91C_CAN_MB0_MMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02243">ioat91sam7x256.h:2243</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acb48bef4831aa866de4c53808dc2a965"><div class="ttname"><a href="ioat91sam7x256_8h.html#acb48bef4831aa866de4c53808dc2a965">AT91C_PA28_DTXD</a></div><div class="ttdeci">#define AT91C_PA28_DTXD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02506">ioat91sam7x256.h:2506</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_a5cef11d990a78065686dc5ba7086e1ba"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5cef11d990a78065686dc5ba7086e1ba">CAN_MB2</a></div><div class="ttdeci">#define CAN_MB2</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01132">AT91SAM7X128_inc.h:1132</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_aa626585bdeb2732b1b6920a2f3403fc2"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#aa626585bdeb2732b1b6920a2f3403fc2">_AT91S_EMAC::EMAC_DTF</a></div><div class="ttdeci">AT91_REG EMAC_DTF</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01482">AT91SAM7X256.h:1482</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acf23b54d0ef72350af5ab26beb90ffd3"><div class="ttname"><a href="ioat91sam7x256_8h.html#acf23b54d0ef72350af5ab26beb90ffd3">AT91C_PIO_PB22</a></div><div class="ttdeci">#define AT91C_PIO_PB22</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02574">ioat91sam7x256.h:2574</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a138a49a023ee1e8d4d5769d09813bb62"><div class="ttname"><a href="ioat91sam7x256_8h.html#a138a49a023ee1e8d4d5769d09813bb62">AT91C_MC_LOCKS9</a></div><div class="ttdeci">#define AT91C_MC_LOCKS9</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00673">ioat91sam7x256.h:673</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a4a254f51f4a9ba0d9950b98e21477a96"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a4a254f51f4a9ba0d9950b98e21477a96">_AT91S_SPI::SPI_RPR</a></div><div class="ttdeci">AT91_REG SPI_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00696">AT91SAM7X256.h:696</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a35551b8aa5276e34c0c2db4fb32bbc38"><div class="ttname"><a href="ioat91sam7x256_8h.html#a35551b8aa5276e34c0c2db4fb32bbc38">AT91C_TWI_SR</a></div><div class="ttdeci">#define AT91C_TWI_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02140">ioat91sam7x256.h:2140</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a12d4c419ced277d5c99d2714809fea0a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a12d4c419ced277d5c99d2714809fea0a">AT91C_TC_EEVTEDG_BOTH</a></div><div class="ttdeci">#define AT91C_TC_EEVTEDG_BOTH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01202">ioat91sam7x256.h:1202</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a062994c3d4283286adf67c183dbee328"><div class="ttname"><a href="ioat91sam7x256_8h.html#a062994c3d4283286adf67c183dbee328">AT91C_TWI_SWRST</a></div><div class="ttdeci">#define AT91C_TWI_SWRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00978">ioat91sam7x256.h:978</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a0beaeb7cb794ede456613b75abc0b101"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a0beaeb7cb794ede456613b75abc0b101">_AT91S_EMAC::EMAC_WOL</a></div><div class="ttdeci">AT91_REG EMAC_WOL</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01509">AT91SAM7X256.h:1509</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa06d5896721712123b55f734931b643f"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa06d5896721712123b55f734931b643f">AT91C_PIOB_OWDR</a></div><div class="ttdeci">#define AT91C_PIOB_OWDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01941">ioat91sam7x256.h:1941</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aaf7f74756a1e4c294820ce6c5a47e7d6"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aaf7f74756a1e4c294820ce6c5a47e7d6">_AT91S_SYS::AIC_SPU</a></div><div class="ttdeci">AT91_REG AIC_SPU</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00069">AT91SAM7X256.h:69</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af678a558e212a430e97466a931248b0b"><div class="ttname"><a href="ioat91sam7x256_8h.html#af678a558e212a430e97466a931248b0b">AT91C_WDTC_WDSR</a></div><div class="ttdeci">#define AT91C_WDTC_WDSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02006">ioat91sam7x256.h:2006</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a621973af6650154a4647e747c49d1bd1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a621973af6650154a4647e747c49d1bd1">AT91C_EMAC_REC</a></div><div class="ttdeci">#define AT91C_EMAC_REC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01568">ioat91sam7x256.h:1568</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5ca57e2345a5a38d158ea8e56b83b23f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f">AT91C_PIO_PA4</a></div><div class="ttdeci">#define AT91C_PIO_PA4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02516">ioat91sam7x256.h:2516</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afd59d3e413ad4a05804ead0fd6c48622"><div class="ttname"><a href="ioat91sam7x256_8h.html#afd59d3e413ad4a05804ead0fd6c48622">AT91C_BASE_PIOA</a></div><div class="ttdeci">#define AT91C_BASE_PIOA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02659">ioat91sam7x256.h:2659</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7a0790208e5876591d032104d7a15126"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7a0790208e5876591d032104d7a15126">AT91C_PB18_ADTRG</a></div><div class="ttdeci">#define AT91C_PB18_ADTRG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02562">ioat91sam7x256.h:2562</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afcd600600083ddc63c832ee4e0236b44"><div class="ttname"><a href="ioat91sam7x256_8h.html#afcd600600083ddc63c832ee4e0236b44">AT91C_TC_MTIOA</a></div><div class="ttdeci">#define AT91C_TC_MTIOA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01277">ioat91sam7x256.h:1277</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a856d2141138eb7946859750ef7d8ab6c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a856d2141138eb7946859750ef7d8ab6c">AT91C_PWMC_CH1_CDTYR</a></div><div class="ttdeci">#define AT91C_PWMC_CH1_CDTYR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02167">ioat91sam7x256.h:2167</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7793a830769075a3a15746803fb5027e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7793a830769075a3a15746803fb5027e">AT91C_ADC_RXBUFF</a></div><div class="ttdeci">#define AT91C_ADC_RXBUFF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01696">ioat91sam7x256.h:1696</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a2e4e0521afa48de31a6c6ab7b395a1b4"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a2e4e0521afa48de31a6c6ab7b395a1b4">_AT91S_SPI::SPI_RDR</a></div><div class="ttdeci">AT91_REG SPI_RDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00687">AT91SAM7X256.h:687</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac21bfd8505ef81e9d0ab7a82035db57b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac21bfd8505ef81e9d0ab7a82035db57b">AT91C_EMAC_SA1L</a></div><div class="ttdeci">#define AT91C_EMAC_SA1L</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02323">ioat91sam7x256.h:2323</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a441cccbd5610df15897775e48c5dd88c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a441cccbd5610df15897775e48c5dd88c">AT91C_CAN_MB7_MDH</a></div><div class="ttdeci">#define AT91C_CAN_MB7_MDH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02300">ioat91sam7x256.h:2300</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aff13736853d74e95c9bdf99b4d1d50c2"><div class="ttname"><a href="ioat91sam7x256_8h.html#aff13736853d74e95c9bdf99b4d1d50c2">AT91C_US_USMODE_HWHSH</a></div><div class="ttdeci">#define AT91C_US_USMODE_HWHSH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00812">ioat91sam7x256.h:812</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html">_AT91S_RTTC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00525">AT91SAM7X256.h:525</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaf7850d86742be51cc4bf623488a92af"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaf7850d86742be51cc4bf623488a92af">AT91C_BASE_TCB</a></div><div class="ttdeci">#define AT91C_BASE_TCB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02689">ioat91sam7x256.h:2689</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a894203060ee3ab723bfcd9bbb276eb8e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a894203060ee3ab723bfcd9bbb276eb8e">AT91C_AES_ENDRX</a></div><div class="ttdeci">#define AT91C_AES_ENDRX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01775">ioat91sam7x256.h:1775</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a62eb4fc41727d04cfa69f31536e060e8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a62eb4fc41727d04cfa69f31536e060e8">AT91C_SPI_DLYBCT</a></div><div class="ttdeci">#define AT91C_SPI_DLYBCT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00761">ioat91sam7x256.h:761</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a69582f6e43041209a540eb1ae349f089"><div class="ttname"><a href="ioat91sam7x256_8h.html#a69582f6e43041209a540eb1ae349f089">AT91C_EMAC_IDR</a></div><div class="ttdeci">#define AT91C_EMAC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02335">ioat91sam7x256.h:2335</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af26772b00a7b0c0451c402552620da21"><div class="ttname"><a href="ioat91sam7x256_8h.html#af26772b00a7b0c0451c402552620da21">AT91C_EMAC_TSR</a></div><div class="ttdeci">#define AT91C_EMAC_TSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02334">ioat91sam7x256.h:2334</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a96ee4d4fa7d006adb1d0c2082765e5f7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a96ee4d4fa7d006adb1d0c2082765e5f7">AT91C_IFLASH_SIZE</a></div><div class="ttdeci">#define AT91C_IFLASH_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02713">ioat91sam7x256.h:2713</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab9740dbe480fa2c505dea37ee6ad2161"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab9740dbe480fa2c505dea37ee6ad2161">AT91C_WDTC_WDIDLEHLT</a></div><div class="ttdeci">#define AT91C_WDTC_WDIDLEHLT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00586">ioat91sam7x256.h:586</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ad9c73a10ef0097e1f414c55091b77b10"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ad9c73a10ef0097e1f414c55091b77b10">_AT91S_USART::US_IMR</a></div><div class="ttdeci">AT91_REG US_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00771">AT91SAM7X256.h:771</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_a26e04d9e84c8a4e470e63ba4166ef707"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#a26e04d9e84c8a4e470e63ba4166ef707">_AT91S_PWMC_CH::PWMC_CDTYR</a></div><div class="ttdeci">AT91_REG PWMC_CDTYR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01007">AT91SAM7X256.h:1007</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa9442ae627eaf3978f115ff4fcbd6fbc"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa9442ae627eaf3978f115ff4fcbd6fbc">AT91C_CAN_TIMFRZ</a></div><div class="ttdeci">#define AT91C_CAN_TIMFRZ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01402">ioat91sam7x256.h:1402</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_adc10dbeb36dd030a78d80a0f2f4e1f5c"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#adc10dbeb36dd030a78d80a0f2f4e1f5c">_AT91S_UDP::UDP_NUM</a></div><div class="ttdeci">AT91_REG UDP_NUM</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01072">AT91SAM7X256.h:1072</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa7e3f5a3062f5f965eef5c697daf4d51"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa7e3f5a3062f5f965eef5c697daf4d51">AT91C_CAN_VR</a></div><div class="ttdeci">#define AT91C_CAN_VR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02319">ioat91sam7x256.h:2319</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9f02f0791df5f9e828376c207804fea9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9f02f0791df5f9e828376c207804fea9">AT91C_CAN_AERR</a></div><div class="ttdeci">#define AT91C_CAN_AERR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01431">ioat91sam7x256.h:1431</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a11135c353bb5ac7311dbd52934205d6c"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a11135c353bb5ac7311dbd52934205d6c">_AT91S_SPI::SPI_TDR</a></div><div class="ttdeci">AT91_REG SPI_TDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00688">AT91SAM7X256.h:688</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adac2b0a1e9a492157cb9f7d8dd2d9b6b"><div class="ttname"><a href="ioat91sam7x256_8h.html#adac2b0a1e9a492157cb9f7d8dd2d9b6b">AT91C_CAN_MOT_PRODUCER</a></div><div class="ttdeci">#define AT91C_CAN_MOT_PRODUCER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01339">ioat91sam7x256.h:1339</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adb532ae4b7a34d41f7a436a3125eccec"><div class="ttname"><a href="ioat91sam7x256_8h.html#adb532ae4b7a34d41f7a436a3125eccec">AT91C_PIO_PA24</a></div><div class="ttdeci">#define AT91C_PIO_PA24</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02493">ioat91sam7x256.h:2493</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_aaf8553eda9742f8c89053ad88bccc477"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#aaf8553eda9742f8c89053ad88bccc477">_AT91S_TDES::TDES_TNCR</a></div><div class="ttdeci">AT91_REG TDES_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01820">AT91SAM7X256.h:1820</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a71cf421c0ff89108292103d07f9eebde"><div class="ttname"><a href="ioat91sam7x256_8h.html#a71cf421c0ff89108292103d07f9eebde">AT91C_SSC_RCR</a></div><div class="ttdeci">#define AT91C_SSC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02118">ioat91sam7x256.h:2118</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3e49d3bf56b1296266f511315a28cea0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3e49d3bf56b1296266f511315a28cea0">AT91C_PB28_TIOB2</a></div><div class="ttdeci">#define AT91C_PB28_TIOB2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02593">ioat91sam7x256.h:2593</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a209a95835a9ac055170b6d99d4d9d2b5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a209a95835a9ac055170b6d99d4d9d2b5">AT91C_TWI_OVRE</a></div><div class="ttdeci">#define AT91C_TWI_OVRE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00995">ioat91sam7x256.h:995</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a56934e1cafe3743d3953503124783e23"><div class="ttname"><a href="ioat91sam7x256_8h.html#a56934e1cafe3743d3953503124783e23">AT91C_US0_RHR</a></div><div class="ttdeci">#define AT91C_US0_RHR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02106">ioat91sam7x256.h:2106</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a51aa6cf64868087e2d522c49e3e4e26a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a51aa6cf64868087e2d522c49e3e4e26a">AT91C_MC_LOCKS12</a></div><div class="ttdeci">#define AT91C_MC_LOCKS12</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00676">ioat91sam7x256.h:676</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2261660db7d471dd56d484d67e41b5fe"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2261660db7d471dd56d484d67e41b5fe">AT91C_CAN_MB3_MDL</a></div><div class="ttdeci">#define AT91C_CAN_MB3_MDL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02269">ioat91sam7x256.h:2269</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae6197043098a1d7254e57377a20a6d1d"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae6197043098a1d7254e57377a20a6d1d">AT91C_US_NBSTOP_1_BIT</a></div><div class="ttdeci">#define AT91C_US_NBSTOP_1_BIT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00830">ioat91sam7x256.h:830</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4104b64368822dad403c08797dfd6d4a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4104b64368822dad403c08797dfd6d4a">AT91C_EMAC_CLK_HCLK_8</a></div><div class="ttdeci">#define AT91C_EMAC_CLK_HCLK_8</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01539">ioat91sam7x256.h:1539</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a95d441c7575612c9941c35d6191dc61a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a95d441c7575612c9941c35d6191dc61a">AT91C_UDP_PUON</a></div><div class="ttdeci">#define AT91C_UDP_PUON</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01150">ioat91sam7x256.h:1150</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ae02885f3daa5b89ae8c6c35758d11964"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ae02885f3daa5b89ae8c6c35758d11964">_AT91S_PIO::PIO_MDER</a></div><div class="ttdeci">AT91_REG PIO_MDER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00375">AT91SAM7X256.h:375</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0e435f536bb1948c1e97ca5e3b6133e0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0e435f536bb1948c1e97ca5e3b6133e0">AT91C_US0_THR</a></div><div class="ttdeci">#define AT91C_US0_THR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02108">ioat91sam7x256.h:2108</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a600afc9944b0a01f4a750da8962c5316"><div class="ttname"><a href="ioat91sam7x256_8h.html#a600afc9944b0a01f4a750da8962c5316">AT91C_PMC_PRES_CLK_16</a></div><div class="ttdeci">#define AT91C_PMC_PRES_CLK_16</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00474">ioat91sam7x256.h:474</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a604bc5ab5abb66756a3907e2fb829386"><div class="ttname"><a href="ioat91sam7x256_8h.html#a604bc5ab5abb66756a3907e2fb829386">AT91C_SSC_TFMR</a></div><div class="ttdeci">#define AT91C_SSC_TFMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02125">ioat91sam7x256.h:2125</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_aa3b6e0d2334899b4d3c77665b38650ff"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#aa3b6e0d2334899b4d3c77665b38650ff">_AT91S_UDP::UDP_ICR</a></div><div class="ttdeci">AT91_REG UDP_ICR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01080">AT91SAM7X256.h:1080</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a0354e307d02d69c83141ba4a3b099d79"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a0354e307d02d69c83141ba4a3b099d79">_AT91S_PIO::PIO_OWSR</a></div><div class="ttdeci">AT91_REG PIO_OWSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00389">AT91SAM7X256.h:389</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a0e7ae6d46277c7e5475cdf4b01760a7d"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a0e7ae6d46277c7e5475cdf4b01760a7d">_AT91S_USART::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[44]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00783">AT91SAM7X256.h:783</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ac90607b693a9ce03af30fdbc2972a88c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ac90607b693a9ce03af30fdbc2972a88c">_AT91S_ADC::ADC_RCR</a></div><div class="ttdeci">AT91_REG ADC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01630">AT91SAM7X256.h:1630</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a095b1a91b5aa960c300cb4563a70b81b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a095b1a91b5aa960c300cb4563a70b81b">AT91C_EMAC_FD</a></div><div class="ttdeci">#define AT91C_EMAC_FD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01530">ioat91sam7x256.h:1530</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af46127b11a6ada0d7b2e419d24ae1148"><div class="ttname"><a href="ioat91sam7x256_8h.html#af46127b11a6ada0d7b2e419d24ae1148">AT91C_AES_LOADSEED</a></div><div class="ttdeci">#define AT91C_AES_LOADSEED</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01745">ioat91sam7x256.h:1745</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af0d5bb0907975e95e87656bebcc275c7"><div class="ttname"><a href="ioat91sam7x256_8h.html#af0d5bb0907975e95e87656bebcc275c7">AT91C_TC_ETRGS</a></div><div class="ttdeci">#define AT91C_TC_ETRGS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01275">ioat91sam7x256.h:1275</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a24a24f5e0887516b01745b784bb79acc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a24a24f5e0887516b01745b784bb79acc">AT91C_MC_FWS_0FWS</a></div><div class="ttdeci">#define AT91C_MC_FWS_0FWS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00637">ioat91sam7x256.h:637</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_ab8bad2d3ea81eae3ef0bf01385919696"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ab8bad2d3ea81eae3ef0bf01385919696">_AT91S_TDES::TDES_TPR</a></div><div class="ttdeci">AT91_REG TDES_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01815">AT91SAM7X256.h:1815</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a70ff9633f788a8483bbe1d29085addd3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a70ff9633f788a8483bbe1d29085addd3">AT91C_TDES_SMOD_MANUAL</a></div><div class="ttdeci">#define AT91C_TDES_SMOD_MANUAL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01833">ioat91sam7x256.h:1833</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acfcdb29887f9345c78b69d7b42262299"><div class="ttname"><a href="ioat91sam7x256_8h.html#acfcdb29887f9345c78b69d7b42262299">AT91C_ID_26_Reserved</a></div><div class="ttdeci">#define AT91C_ID_26_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02645">ioat91sam7x256.h:2645</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a37b2984f3dbef3b51331c7370804ccf0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a37b2984f3dbef3b51331c7370804ccf0">AT91C_CAN_MB4_MMR</a></div><div class="ttdeci">#define AT91C_CAN_MB4_MMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02273">ioat91sam7x256.h:2273</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a68748385b5cf46c66428bbf7f4d48b42"><div class="ttname"><a href="ioat91sam7x256_8h.html#a68748385b5cf46c66428bbf7f4d48b42">AT91C_SPI1_IMR</a></div><div class="ttdeci">#define AT91C_SPI1_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02029">ioat91sam7x256.h:2029</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ac3170bea6bdb66db30d2c0aea2d6e262"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ac3170bea6bdb66db30d2c0aea2d6e262">_AT91S_AIC::AIC_FFSR</a></div><div class="ttdeci">AT91_REG AIC_FFSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00237">AT91SAM7X256.h:237</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a124fc7b03f5d2a89bef9af3b0c5fa3d8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a124fc7b03f5d2a89bef9af3b0c5fa3d8">AT91C_PWMC_CH3_CCNTR</a></div><div class="ttdeci">#define AT91C_PWMC_CH3_CCNTR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02153">ioat91sam7x256.h:2153</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3e6d4b6d0e39356bf52e12e2fb982e8f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3e6d4b6d0e39356bf52e12e2fb982e8f">AT91C_RSTC_RSR</a></div><div class="ttdeci">#define AT91C_RSTC_RSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01993">ioat91sam7x256.h:1993</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acee753e20fef3df7123488ad62240169"><div class="ttname"><a href="ioat91sam7x256_8h.html#acee753e20fef3df7123488ad62240169">AT91C_CAN_MB7_MCR</a></div><div class="ttdeci">#define AT91C_CAN_MB7_MCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02299">ioat91sam7x256.h:2299</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae3bcab1b3df23b1c3d4e311a5adc6adf"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae3bcab1b3df23b1c3d4e311a5adc6adf">AT91C_TC_LDRA_BOTH</a></div><div class="ttdeci">#define AT91C_TC_LDRA_BOTH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01226">ioat91sam7x256.h:1226</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae67865e8bc8329a94450b2593f88df04"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae67865e8bc8329a94450b2593f88df04">AT91C_BASE_SPI0</a></div><div class="ttdeci">#define AT91C_BASE_SPI0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02672">ioat91sam7x256.h:2672</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5f7c2375932edf30a8c807edbd43c8a1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5f7c2375932edf30a8c807edbd43c8a1">AT91C_US_CHRL_7_BITS</a></div><div class="ttdeci">#define AT91C_US_CHRL_7_BITS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00826">ioat91sam7x256.h:826</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a2cdc9290e071f0fde0bc1115c1ebd152"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a2cdc9290e071f0fde0bc1115c1ebd152">_AT91S_CAN::CAN_MB15</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB15</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01392">AT91SAM7X256.h:1392</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9cabc2ca62358f58d11e0887f9c18fd9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9cabc2ca62358f58d11e0887f9c18fd9">AT91C_ID_IRQ1</a></div><div class="ttdeci">#define AT91C_ID_IRQ1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02650">ioat91sam7x256.h:2650</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7fcdca5d607d446eb412ee0fbcb4390f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7fcdca5d607d446eb412ee0fbcb4390f">AT91C_DBGU_CR</a></div><div class="ttdeci">#define AT91C_DBGU_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01905">ioat91sam7x256.h:1905</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a241cdd368da6045fa14092073701c610"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a241cdd368da6045fa14092073701c610">_AT91S_PIO::PIO_IFSR</a></div><div class="ttdeci">AT91_REG PIO_IFSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00365">AT91SAM7X256.h:365</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0f706a8b040a999c43e7de553dff5392"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0f706a8b040a999c43e7de553dff5392">AT91C_AES_IDATAxR</a></div><div class="ttdeci">#define AT91C_AES_IDATAxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02416">ioat91sam7x256.h:2416</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abe19805a51d45572affc66cfde229eea"><div class="ttname"><a href="ioat91sam7x256_8h.html#abe19805a51d45572affc66cfde229eea">AT91C_PITC_CPIV</a></div><div class="ttdeci">#define AT91C_PITC_CPIV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00562">ioat91sam7x256.h:562</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a517d41f2c73efb8ee4a9484992eaccfd"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a517d41f2c73efb8ee4a9484992eaccfd">_AT91S_PWMC::PWMC_SR</a></div><div class="ttdeci">AT91_REG PWMC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01038">AT91SAM7X256.h:1038</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a9595ca6a765b0a41c421ae38eff5a802"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a9595ca6a765b0a41c421ae38eff5a802">_AT91S_TWI::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[3]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00964">AT91SAM7X256.h:964</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afa0220dcd9f6cb602a72e0c594589c6b"><div class="ttname"><a href="ioat91sam7x256_8h.html#afa0220dcd9f6cb602a72e0c594589c6b">AT91C_SSC_TXRDY</a></div><div class="ttdeci">#define AT91C_SSC_TXRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00939">ioat91sam7x256.h:939</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ac046cdc4abd70b271e1e1d075340e505"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac046cdc4abd70b271e1e1d075340e505">_AT91S_SYS::Reserved7</a></div><div class="ttdeci">AT91_REG Reserved7[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00108">AT91SAM7X256.h:108</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ade10d14dd0630a3083358e6b6f1a3f5a"><div class="ttname"><a href="ioat91sam7x256_8h.html#ade10d14dd0630a3083358e6b6f1a3f5a">AT91C_CAN_MB6</a></div><div class="ttdeci">#define AT91C_CAN_MB6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01411">ioat91sam7x256.h:1411</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a829142220b0de9b7faf46a511d7efab7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a829142220b0de9b7faf46a511d7efab7">AT91C_PB5_ERX0</a></div><div class="ttdeci">#define AT91C_PB5_ERX0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02606">ioat91sam7x256.h:2606</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a72c562420749d9b31f6b6eb9e76af529"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a72c562420749d9b31f6b6eb9e76af529">_AT91S_TC::TC_IDR</a></div><div class="ttdeci">AT91_REG TC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01165">AT91SAM7X256.h:1165</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af4a0cafa0e646cd8b200975037b78d1a"><div class="ttname"><a href="ioat91sam7x256_8h.html#af4a0cafa0e646cd8b200975037b78d1a">AT91C_EMAC_MCF</a></div><div class="ttdeci">#define AT91C_EMAC_MCF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02360">ioat91sam7x256.h:2360</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a36015c395ec0657baa15f9207018c936"><div class="ttname"><a href="ioat91sam7x256_8h.html#a36015c395ec0657baa15f9207018c936">AT91C_ADC_EOC6</a></div><div class="ttdeci">#define AT91C_ADC_EOC6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01683">ioat91sam7x256.h:1683</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a001ab907b43f9ced9cba11a18977bd38"><div class="ttname"><a href="ioat91sam7x256_8h.html#a001ab907b43f9ced9cba11a18977bd38">AT91C_ADC_RCR</a></div><div class="ttdeci">#define AT91C_ADC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02380">ioat91sam7x256.h:2380</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a91c7037247bb007bfdea1ebcfa9e1ead"><div class="ttname"><a href="ioat91sam7x256_8h.html#a91c7037247bb007bfdea1ebcfa9e1ead">AT91C_CAN_MB5_MAM</a></div><div class="ttdeci">#define AT91C_CAN_MB5_MAM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02288">ioat91sam7x256.h:2288</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9d6fc48c612316cd17f298dea509a72c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9d6fc48c612316cd17f298dea509a72c">AT91C_TWI_UNRE</a></div><div class="ttdeci">#define AT91C_TWI_UNRE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00996">ioat91sam7x256.h:996</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab5ed21f902c53a28156aef969036856c"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab5ed21f902c53a28156aef969036856c">AT91C_SSC_TXENA</a></div><div class="ttdeci">#define AT91C_SSC_TXENA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00949">ioat91sam7x256.h:949</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a90da673f257cf292b7437a123d88058f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a90da673f257cf292b7437a123d88058f">AT91C_TC_BSWTRG_CLEAR</a></div><div class="ttdeci">#define AT91C_TC_BSWTRG_CLEAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01265">ioat91sam7x256.h:1265</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a537fd7a96e9ee4087af824364ac7c68a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a537fd7a96e9ee4087af824364ac7c68a">AT91C_TDES_TNPR</a></div><div class="ttdeci">#define AT91C_TDES_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02427">ioat91sam7x256.h:2427</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a0ae10f9a6d3695b17618f62d254c2f20"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a0ae10f9a6d3695b17618f62d254c2f20">_AT91S_TC::TC_RB</a></div><div class="ttdeci">AT91_REG TC_RB</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01161">AT91SAM7X256.h:1161</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab225cc211eb5ecf188b398f1bd91f645"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a></div><div class="ttdeci">struct _AT91S_ADC * AT91PS_ADC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9aab3e7ad396ec65293da7ed525b147c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9aab3e7ad396ec65293da7ed525b147c">AT91C_TC_CPBS</a></div><div class="ttdeci">#define AT91C_TC_CPBS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01271">ioat91sam7x256.h:1271</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2bf8ba07ce3032eedaf229a707575e37"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2bf8ba07ce3032eedaf229a707575e37">AT91C_TC_CPCDIS</a></div><div class="ttdeci">#define AT91C_TC_CPCDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01191">ioat91sam7x256.h:1191</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa4580098f8fa189cbb2b68ebdd6b4729"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa4580098f8fa189cbb2b68ebdd6b4729">AT91C_TC_EEVT_TIOB</a></div><div class="ttdeci">#define AT91C_TC_EEVT_TIOB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01204">ioat91sam7x256.h:1204</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae5d8fc722f9c7fcd51508e4b348dea0d"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae5d8fc722f9c7fcd51508e4b348dea0d">AT91C_UDP_EPINT2</a></div><div class="ttdeci">#define AT91C_UDP_EPINT2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01107">ioat91sam7x256.h:1107</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a75c5d2305079e4bb2f833b333130c1ff"><div class="ttname"><a href="ioat91sam7x256_8h.html#a75c5d2305079e4bb2f833b333130c1ff">AT91C_CAN_MB1_MSR</a></div><div class="ttdeci">#define AT91C_CAN_MB1_MSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02248">ioat91sam7x256.h:2248</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a557efb3f0e582eae6cefae39cedcbf7d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a557efb3f0e582eae6cefae39cedcbf7d">AT91C_EMAC_NCR</a></div><div class="ttdeci">#define AT91C_EMAC_NCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02330">ioat91sam7x256.h:2330</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac7f7e2b57e7496b554cb96ec8f3160ef"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac7f7e2b57e7496b554cb96ec8f3160ef">AT91C_SPI_PCS</a></div><div class="ttdeci">#define AT91C_SPI_PCS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00722">ioat91sam7x256.h:722</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad940386dc1fc86d26f4b4ed00d6a8372"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad940386dc1fc86d26f4b4ed00d6a8372">AT91C_AES_IDR</a></div><div class="ttdeci">#define AT91C_AES_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02418">ioat91sam7x256.h:2418</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4b9cd98d7ecaede481636cb8ed07aa3f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4b9cd98d7ecaede481636cb8ed07aa3f">AT91C_AIC_EOICR</a></div><div class="ttdeci">#define AT91C_AIC_EOICR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01872">ioat91sam7x256.h:1872</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1a73a399daa88a2caeeec4bc08a4dcdd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1a73a399daa88a2caeeec4bc08a4dcdd">AT91PS_EMAC</a></div><div class="ttdeci">struct _AT91S_EMAC * AT91PS_EMAC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae80f2a00ab34077c868b21a587f0c68e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae80f2a00ab34077c868b21a587f0c68e">AT91C_SPI_BITS_11</a></div><div class="ttdeci">#define AT91C_SPI_BITS_11</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00753">ioat91sam7x256.h:753</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac33341e731c4d35239eda0edfb1c29e2"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac33341e731c4d35239eda0edfb1c29e2">AT91C_DBGU_EXID</a></div><div class="ttdeci">#define AT91C_DBGU_EXID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01898">ioat91sam7x256.h:1898</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a6febd34d27031597d839f39419bc7b24"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a6febd34d27031597d839f39419bc7b24">_AT91S_PIO::PIO_IDR</a></div><div class="ttdeci">AT91_REG PIO_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00372">AT91SAM7X256.h:372</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a3f3a383a5af5c0482890f65bb5cc53ce"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a3f3a383a5af5c0482890f65bb5cc53ce">_AT91S_TWI::TWI_IADR</a></div><div class="ttdeci">AT91_REG TWI_IADR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00962">AT91SAM7X256.h:962</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac78de193960c2adf54b775005c366b29"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac78de193960c2adf54b775005c366b29">AT91C_ADC_TRGSEL_TIOA4</a></div><div class="ttdeci">#define AT91C_ADC_TRGSEL_TIOA4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01653">ioat91sam7x256.h:1653</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa2d6bd01172c27288eb7d5dcdd18893c"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa2d6bd01172c27288eb7d5dcdd18893c">AT91C_WDTC_WDUNF</a></div><div class="ttdeci">#define AT91C_WDTC_WDUNF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00588">ioat91sam7x256.h:588</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abe176fa97e45c5f35c56e54e0da6940e"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abe176fa97e45c5f35c56e54e0da6940e">_AT91S_SSC::SSC_RHR</a></div><div class="ttdeci">AT91_REG SSC_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00869">AT91SAM7X256.h:869</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ad6d83c447c95577160767aeea0f1a404"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ad6d83c447c95577160767aeea0f1a404">_AT91S_USART::US_CSR</a></div><div class="ttdeci">AT91_REG US_CSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00772">AT91SAM7X256.h:772</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a10a6157b682e8d9170a7bd9b6b4288d3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a10a6157b682e8d9170a7bd9b6b4288d3">AT91C_SSC_RPR</a></div><div class="ttdeci">#define AT91C_SSC_RPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02113">ioat91sam7x256.h:2113</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ada99816b2e9355e47ef51f9b5215c335"><div class="ttname"><a href="ioat91sam7x256_8h.html#ada99816b2e9355e47ef51f9b5215c335">AT91C_ADC_SLEEP</a></div><div class="ttdeci">#define AT91C_ADC_SLEEP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01659">ioat91sam7x256.h:1659</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8c3898e3b482c694fd3b69c93f3cb827"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8c3898e3b482c694fd3b69c93f3cb827">AT91C_EMAC_RBOF_OFFSET_2</a></div><div class="ttdeci">#define AT91C_EMAC_RBOF_OFFSET_2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01548">ioat91sam7x256.h:1548</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a42bdd3bc3edb9d4a55eaeff2d6e9f7e5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a42bdd3bc3edb9d4a55eaeff2d6e9f7e5">_AT91S_SYS::PIOB_ISR</a></div><div class="ttdeci">AT91_REG PIOB_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00156">AT91SAM7X256.h:156</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_a2bb617b3ad390ef8745f9c95bfd3a04f"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a2bb617b3ad390ef8745f9c95bfd3a04f">TDES_CR</a></div><div class="ttdeci">#define TDES_CR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01533">AT91SAM7X128_inc.h:1533</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aadc4556794d1c6db13abcb5470b77377"><div class="ttname"><a href="ioat91sam7x256_8h.html#aadc4556794d1c6db13abcb5470b77377">AT91C_PIO_PB5</a></div><div class="ttdeci">#define AT91C_PIO_PB5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02605">ioat91sam7x256.h:2605</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2e7ab9a2f5e6a5160d3a21154be8a802"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2e7ab9a2f5e6a5160d3a21154be8a802">AT91C_TC_EEVTEDG_RISING</a></div><div class="ttdeci">#define AT91C_TC_EEVTEDG_RISING</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01200">ioat91sam7x256.h:1200</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acde2cdbf96a6d3d9efe273e5484b1c8f"><div class="ttname"><a href="ioat91sam7x256_8h.html#acde2cdbf96a6d3d9efe273e5484b1c8f">AT91C_TC2_IER</a></div><div class="ttdeci">#define AT91C_TC2_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02230">ioat91sam7x256.h:2230</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0ba13116cdbdc38c28a7947cb6e07208"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0ba13116cdbdc38c28a7947cb6e07208">AT91C_US1_CR</a></div><div class="ttdeci">#define AT91C_US1_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02083">ioat91sam7x256.h:2083</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a83f36ddece1b0f57d3c165b281c2a457"><div class="ttname"><a href="ioat91sam7x256_8h.html#a83f36ddece1b0f57d3c165b281c2a457">AT91C_US_RETTO</a></div><div class="ttdeci">#define AT91C_US_RETTO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00803">ioat91sam7x256.h:803</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a06db7f870578c69ea91a04032855ebfa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a06db7f870578c69ea91a04032855ebfa">AT91C_UDP_EP4</a></div><div class="ttdeci">#define AT91C_UDP_EP4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01126">ioat91sam7x256.h:1126</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1a49ae25dd4fc009d4992c8b41f35d5a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1a49ae25dd4fc009d4992c8b41f35d5a">AT91C_WDTC_WDDBGHLT</a></div><div class="ttdeci">#define AT91C_WDTC_WDDBGHLT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00585">ioat91sam7x256.h:585</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_afbb23e94d0911285d87f76ce5454b9e8"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#afbb23e94d0911285d87f76ce5454b9e8">_AT91S_TDES::TDES_RCR</a></div><div class="ttdeci">AT91_REG TDES_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01814">AT91SAM7X256.h:1814</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a57d571c97f9956583716b36e0f85f33a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a57d571c97f9956583716b36e0f85f33a">AT91C_PIOA_PPUSR</a></div><div class="ttdeci">#define AT91C_PIOA_PPUSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01924">ioat91sam7x256.h:1924</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a79bb1798c375e73a0ee053722fa6b9b6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a79bb1798c375e73a0ee053722fa6b9b6">AT91C_SSC_TXBUFE</a></div><div class="ttdeci">#define AT91C_SSC_TXBUFE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00942">ioat91sam7x256.h:942</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a88dae7e2bf482828090c736330eb0187"><div class="ttname"><a href="ioat91sam7x256_8h.html#a88dae7e2bf482828090c736330eb0187">AT91C_TCB_TC2XC2S_TIOA1</a></div><div class="ttdeci">#define AT91C_TCB_TC2XC2S_TIOA1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01314">ioat91sam7x256.h:1314</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a68ae373546de5c57bbe5b31f8a99bb83"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a68ae373546de5c57bbe5b31f8a99bb83">_AT91S_TWI::TWI_CR</a></div><div class="ttdeci">AT91_REG TWI_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00959">AT91SAM7X256.h:959</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_af420a7282f407323cc7d796699c0720b"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af420a7282f407323cc7d796699c0720b">_AT91S_SYS::AIC_IPR</a></div><div class="ttdeci">AT91_REG AIC_IPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00060">AT91SAM7X256.h:60</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a093022bc266aa23862995958e372d6c5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a093022bc266aa23862995958e372d6c5">_AT91S_SYS::AIC_ICCR</a></div><div class="ttdeci">AT91_REG AIC_ICCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00066">AT91SAM7X256.h:66</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9d086828d5d5cf42d54c84ea47359f12"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9d086828d5d5cf42d54c84ea47359f12">AT91C_AIC_SRCTYPE_POSITIVE_EDGE</a></div><div class="ttdeci">#define AT91C_AIC_SRCTYPE_POSITIVE_EDGE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00250">ioat91sam7x256.h:250</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1be80ef9ff4599a093dc6cef978268e0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1be80ef9ff4599a093dc6cef978268e0">AT91C_EMAC_BIG</a></div><div class="ttdeci">#define AT91C_EMAC_BIG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01536">ioat91sam7x256.h:1536</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3aae3adb144b7d79bbaffe9531b20166"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3aae3adb144b7d79bbaffe9531b20166">AT91C_SPI1_TDR</a></div><div class="ttdeci">#define AT91C_SPI1_TDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02035">ioat91sam7x256.h:2035</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adc6949ccb9b40260d28130e73a6dabcc"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adc6949ccb9b40260d28130e73a6dabcc">_AT91S_USART::US_BRGR</a></div><div class="ttdeci">AT91_REG US_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00775">AT91SAM7X256.h:775</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af14c4afb41616b6f1e8191197bd18fc6"><div class="ttname"><a href="ioat91sam7x256_8h.html#af14c4afb41616b6f1e8191197bd18fc6">AT91C_PDC_RXTDIS</a></div><div class="ttdeci">#define AT91C_PDC_RXTDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00276">ioat91sam7x256.h:276</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1f1878d465c4cb1d0528f2dc4289508a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1f1878d465c4cb1d0528f2dc4289508a">AT91C_EMAC_TSTART</a></div><div class="ttdeci">#define AT91C_EMAC_TSTART</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01524">ioat91sam7x256.h:1524</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a330e29f7f16295c2b25853dad22c87f7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a330e29f7f16295c2b25853dad22c87f7">AT91C_US_CHRL_5_BITS</a></div><div class="ttdeci">#define AT91C_US_CHRL_5_BITS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00824">ioat91sam7x256.h:824</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a97cb0b39454b8384237dbd20a3d280d7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a97cb0b39454b8384237dbd20a3d280d7">AT91C_SSC_OVRUN</a></div><div class="ttdeci">#define AT91C_SSC_OVRUN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00944">ioat91sam7x256.h:944</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a12ff83a4043c25ce5e95c270963a15ac"><div class="ttname"><a href="ioat91sam7x256_8h.html#a12ff83a4043c25ce5e95c270963a15ac">AT91C_CAN_DRPT</a></div><div class="ttdeci">#define AT91C_CAN_DRPT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01403">ioat91sam7x256.h:1403</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abf09f99d79f36066fc5c13540b1c6ed4"><div class="ttname"><a href="ioat91sam7x256_8h.html#abf09f99d79f36066fc5c13540b1c6ed4">AT91S_UDP</a></div><div class="ttdeci">struct _AT91S_UDP AT91S_UDP</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adec20b4cc94e4345fe794d9b1712a845"><div class="ttname"><a href="ioat91sam7x256_8h.html#adec20b4cc94e4345fe794d9b1712a845">AT91C_EMAC_RTY</a></div><div class="ttdeci">#define AT91C_EMAC_RTY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01543">ioat91sam7x256.h:1543</a></div></div>
<div class="ttc" id="_c_c_s_2_m_s_p430_x_2data__model_8h_html_a79f1ee1a890da6b8d5ae0087f0a941b8"><div class="ttname"><a href="_c_c_s_2_m_s_p430_x_2data__model_8h.html#a79f1ee1a890da6b8d5ae0087f0a941b8">a</a></div><div class="ttdeci">if pushm_x define popm a</div><div class="ttdef"><b>Definition:</b> <a href="_c_c_s_2_m_s_p430_x_2data__model_8h_source.html#l00057">data_model.h:57</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2c3349c7d637bdca4752c232da5df71c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2c3349c7d637bdca4752c232da5df71c">Mode</a></div><div class="ttdeci">DBGU Normal Mode</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02776">ioat91sam7x256.h:2776</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a931f0b6dc23d6ceef2dc33afb969643b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a931f0b6dc23d6ceef2dc33afb969643b">AT91C_PB24_TIOB0</a></div><div class="ttdeci">#define AT91C_PB24_TIOB0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02581">ioat91sam7x256.h:2581</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a6e222152c68d14b68c70c0e6d19dc081"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a6e222152c68d14b68c70c0e6d19dc081">_AT91S_EMAC::EMAC_HRT</a></div><div class="ttdeci">AT91_REG EMAC_HRT</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01497">AT91SAM7X256.h:1497</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2113a040ce814c3a8b410e183944ab6a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2113a040ce814c3a8b410e183944ab6a">AT91C_US_TXBUFE</a></div><div class="ttdeci">#define AT91C_US_TXBUFE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00341">ioat91sam7x256.h:341</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_aa6f927fafccb82883ea9989b795e7a82"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#aa6f927fafccb82883ea9989b795e7a82">_AT91S_CAN::CAN_MB0</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB0</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01377">AT91SAM7X256.h:1377</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a140445d0277ce5fd0efdbc6d5e7b1492"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a140445d0277ce5fd0efdbc6d5e7b1492">_AT91S_SYS::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[45]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00089">AT91SAM7X256.h:89</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a8f785d881b6e0a859187ca8cfb3f1b9c"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a8f785d881b6e0a859187ca8cfb3f1b9c">_AT91S_TC::TC_CMR</a></div><div class="ttdeci">AT91_REG TC_CMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01157">AT91SAM7X256.h:1157</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aee54878ff2fbec3f7a7d490e69059e1d"><div class="ttname"><a href="ioat91sam7x256_8h.html#aee54878ff2fbec3f7a7d490e69059e1d">AT91C_TDES_IDR</a></div><div class="ttdeci">#define AT91C_TDES_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02437">ioat91sam7x256.h:2437</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a56f35ef281d58bbdde56a5a38750fc2e"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a56f35ef281d58bbdde56a5a38750fc2e">_AT91S_UDP::UDP_GLBSTATE</a></div><div class="ttdeci">AT91_REG UDP_GLBSTATE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01073">AT91SAM7X256.h:1073</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4d73d4c348b2cf0545d991b3f858b6a0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4d73d4c348b2cf0545d991b3f858b6a0">AT91C_MC_LOCKS2</a></div><div class="ttdeci">#define AT91C_MC_LOCKS2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00666">ioat91sam7x256.h:666</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a05db13db14430dfdb30f5e6f618394c4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a05db13db14430dfdb30f5e6f618394c4">AT91C_CAN_SERR</a></div><div class="ttdeci">#define AT91C_CAN_SERR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01430">ioat91sam7x256.h:1430</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a80e0737fb933d78f6e65fe7a553a4b35"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a80e0737fb933d78f6e65fe7a553a4b35">_AT91S_SYS::Reserved12</a></div><div class="ttdeci">AT91_REG Reserved12[85]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00136">AT91SAM7X256.h:136</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9e36ad41d9c4ab828f92ef505aa42ae7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9e36ad41d9c4ab828f92ef505aa42ae7">AT91PS_TDES</a></div><div class="ttdeci">struct _AT91S_TDES * AT91PS_TDES</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0cd67205ffcc66f514740b7cacc95c4f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0cd67205ffcc66f514740b7cacc95c4f">AT91C_UDP_ICR</a></div><div class="ttdeci">#define AT91C_UDP_ICR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02194">ioat91sam7x256.h:2194</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aab69aebae30f8b00613ce38d21842af6"><div class="ttname"><a href="ioat91sam7x256_8h.html#aab69aebae30f8b00613ce38d21842af6">AT91C_WDTC_WDRSTEN</a></div><div class="ttdeci">#define AT91C_WDTC_WDRSTEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00581">ioat91sam7x256.h:581</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a22a57248626bab86d77fa0d85cfe8efe"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a22a57248626bab86d77fa0d85cfe8efe">_AT91S_EMAC::EMAC_TPF</a></div><div class="ttdeci">AT91_REG EMAC_TPF</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01495">AT91SAM7X256.h:1495</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9f6a5f61fd3b42b7dada79d281d1cca8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9f6a5f61fd3b42b7dada79d281d1cca8">AT91C_SSC_ENDRX</a></div><div class="ttdeci">#define AT91C_SSC_ENDRX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00945">ioat91sam7x256.h:945</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac4890f3c72510710505f5e9bc167946a"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac4890f3c72510710505f5e9bc167946a">AT91C_ID_US1</a></div><div class="ttdeci">#define AT91C_ID_US1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02626">ioat91sam7x256.h:2626</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a54730cb738b082b698ce3d69dbc9e2f5"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a54730cb738b082b698ce3d69dbc9e2f5">_AT91S_EMAC::EMAC_ECOL</a></div><div class="ttdeci">AT91_REG EMAC_ECOL</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01484">AT91SAM7X256.h:1484</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a201021bf9b3b460a0f094a6b79ab6db6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a201021bf9b3b460a0f094a6b79ab6db6">AT91C_PIO_PB28</a></div><div class="ttdeci">#define AT91C_PIO_PB28</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02592">ioat91sam7x256.h:2592</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6d01e790e729a53955ce1fe9c5d77a6b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6d01e790e729a53955ce1fe9c5d77a6b">AT91C_SSC_START_CONTINOUS</a></div><div class="ttdeci">#define AT91C_SSC_START_CONTINOUS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00909">ioat91sam7x256.h:909</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a534356e87aed2a4f5c6e1c4370f4afcf"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a534356e87aed2a4f5c6e1c4370f4afcf">_AT91S_PDC::PDC_PTSR</a></div><div class="ttdeci">AT91_REG PDC_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00271">AT91SAM7X256.h:271</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5b9dc816b2b3c878eb348b7dde833e5e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5b9dc816b2b3c878eb348b7dde833e5e">AT91C_CAN_MB0_MID</a></div><div class="ttdeci">#define AT91C_CAN_MB0_MID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02239">ioat91sam7x256.h:2239</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a68ebad65fed07cd1e1317c5b601a89b9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a68ebad65fed07cd1e1317c5b601a89b9">AT91C_TC_ETRGEDG</a></div><div class="ttdeci">#define AT91C_TC_ETRGEDG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01193">ioat91sam7x256.h:1193</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a00b33f71ce89a3d1482901b72a4b020f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a00b33f71ce89a3d1482901b72a4b020f">AT91C_SSC_TXSYN</a></div><div class="ttdeci">#define AT91C_SSC_TXSYN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00947">ioat91sam7x256.h:947</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a59bb4c10c9e4abb9fbe812b22069f50f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a59bb4c10c9e4abb9fbe812b22069f50f">AT91C_UDP_ISOERROR</a></div><div class="ttdeci">#define AT91C_UDP_ISOERROR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01132">ioat91sam7x256.h:1132</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a421746a552f05b77817e1ebcc8ded96c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a421746a552f05b77817e1ebcc8ded96c">AT91C_SPI_PCSDEC</a></div><div class="ttdeci">#define AT91C_SPI_PCSDEC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00718">ioat91sam7x256.h:718</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae0cff3319fa040b979a6888f31085928"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae0cff3319fa040b979a6888f31085928">AT91C_PIOA_ISR</a></div><div class="ttdeci">#define AT91C_PIOA_ISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01913">ioat91sam7x256.h:1913</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_adbb97a3f0b481aadf70b44eb09dab317"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#adbb97a3f0b481aadf70b44eb09dab317">_AT91S_PWMC_CH::PWMC_CMR</a></div><div class="ttdeci">AT91_REG PWMC_CMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01006">AT91SAM7X256.h:1006</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8a4c629d363ed4f14b05873023f65242"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8a4c629d363ed4f14b05873023f65242">AT91C_SSC_STTDLY</a></div><div class="ttdeci">#define AT91C_SSC_STTDLY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00918">ioat91sam7x256.h:918</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a946b865d3d04076aa9f75d072a8f0377"><div class="ttname"><a href="ioat91sam7x256_8h.html#a946b865d3d04076aa9f75d072a8f0377">AT91C_AES_ISR</a></div><div class="ttdeci">#define AT91C_AES_ISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02422">ioat91sam7x256.h:2422</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a73a8f1bdca5556e7f2750664cf0a635f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a73a8f1bdca5556e7f2750664cf0a635f">AT91S_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR AT91S_CKGR</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a15c0bbad6ecc8408f80c86435d6d2119"><div class="ttname"><a href="ioat91sam7x256_8h.html#a15c0bbad6ecc8408f80c86435d6d2119">AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC</a></div><div class="ttdeci">#define AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01858">ioat91sam7x256.h:1858</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad99e2dc67e83b6fa488479d1733eb48c"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad99e2dc67e83b6fa488479d1733eb48c">AT91C_ADC_CDR1</a></div><div class="ttdeci">#define AT91C_ADC_CDR1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02389">ioat91sam7x256.h:2389</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acf568b5e33118d36d873ee727823d67a"><div class="ttname"><a href="ioat91sam7x256_8h.html#acf568b5e33118d36d873ee727823d67a">AT91C_DBGU_IDR</a></div><div class="ttdeci">#define AT91C_DBGU_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01900">ioat91sam7x256.h:1900</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a552888d871fec466c05478ee2042b2ec"><div class="ttname"><a href="ioat91sam7x256_8h.html#a552888d871fec466c05478ee2042b2ec">AT91C_TWI_THR</a></div><div class="ttdeci">#define AT91C_TWI_THR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02142">ioat91sam7x256.h:2142</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aac10835fb856cff7e374473d37cbc7ce"><div class="ttname"><a href="ioat91sam7x256_8h.html#aac10835fb856cff7e374473d37cbc7ce">AT91C_CAN_MB5_MSR</a></div><div class="ttdeci">#define AT91C_CAN_MB5_MSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02281">ioat91sam7x256.h:2281</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0ba88a48816b29ad4ed9f2311b1e7e7a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0ba88a48816b29ad4ed9f2311b1e7e7a">AT91C_CAN_SMP</a></div><div class="ttdeci">#define AT91C_CAN_SMP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01446">ioat91sam7x256.h:1446</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_afd91ae40c2301d69f3518adcbddcbd1e"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#afd91ae40c2301d69f3518adcbddcbd1e">_AT91S_UDP::UDP_IER</a></div><div class="ttdeci">AT91_REG UDP_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01076">AT91SAM7X256.h:1076</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af7f82bc7c701d5d0b459a18bf690334c"><div class="ttname"><a href="ioat91sam7x256_8h.html#af7f82bc7c701d5d0b459a18bf690334c">AT91C_PA7_SCK1</a></div><div class="ttdeci">#define AT91C_PA7_SCK1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02524">ioat91sam7x256.h:2524</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a183514b7877b61f4d197a266f5fb3901"><div class="ttname"><a href="ioat91sam7x256_8h.html#a183514b7877b61f4d197a266f5fb3901">AT91C_ADC_CHDR</a></div><div class="ttdeci">#define AT91C_ADC_CHDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02386">ioat91sam7x256.h:2386</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3d0808992286c8581278c9655a007821"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3d0808992286c8581278c9655a007821">AT91C_CKGR_MOR</a></div><div class="ttdeci">#define AT91C_CKGR_MOR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01971">ioat91sam7x256.h:1971</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac04d2257587401afc7c1b52f1ab85ccc"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac04d2257587401afc7c1b52f1ab85ccc">AT91C_PIOB_MDSR</a></div><div class="ttdeci">#define AT91C_PIOB_MDSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01964">ioat91sam7x256.h:1964</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a559fa100fd18c7176033e1fdf7680d03"><div class="ttname"><a href="ioat91sam7x256_8h.html#a559fa100fd18c7176033e1fdf7680d03">AT91C_ADC_CDR4</a></div><div class="ttdeci">#define AT91C_ADC_CDR4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02388">ioat91sam7x256.h:2388</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3b0eb0fa02aec444b85c9726cb315de5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3b0eb0fa02aec444b85c9726cb315de5">AT91C_TC_CLKS_XC2</a></div><div class="ttdeci">#define AT91C_TC_CLKS_XC2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01182">ioat91sam7x256.h:1182</a></div></div>
<div class="ttc" id="struct___a_t91_s___v_r_e_g_html_a4038fa85997d02d123dc853675692c58"><div class="ttname"><a href="struct___a_t91_s___v_r_e_g.html#a4038fa85997d02d123dc853675692c58">_AT91S_VREG::VREG_MR</a></div><div class="ttdeci">AT91_REG VREG_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00595">AT91SAM7X256.h:595</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a962f85c7a326db03806303c2cf573c49"><div class="ttname"><a href="ioat91sam7x256_8h.html#a962f85c7a326db03806303c2cf573c49">AT91C_US_TXEMPTY</a></div><div class="ttdeci">#define AT91C_US_TXEMPTY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00340">ioat91sam7x256.h:340</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a5dfbbba7710eea49dcc22b66395315c7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a5dfbbba7710eea49dcc22b66395315c7">_AT91S_SYS::Reserved25</a></div><div class="ttdeci">AT91_REG Reserved25[36]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00193">AT91SAM7X256.h:193</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac0679d8ee5a5c92e6d808bd31e216277"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac0679d8ee5a5c92e6d808bd31e216277">AT91C_BASE_PITC</a></div><div class="ttdeci">#define AT91C_BASE_PITC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02665">ioat91sam7x256.h:2665</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af3f0e65596c98c22768b44e1d640071e"><div class="ttname"><a href="ioat91sam7x256_8h.html#af3f0e65596c98c22768b44e1d640071e">AT91C_US_PAR_EVEN</a></div><div class="ttdeci">#define AT91C_US_PAR_EVEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00321">ioat91sam7x256.h:321</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_adba4b0507a486caa59858b4b69400df1"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#adba4b0507a486caa59858b4b69400df1">_AT91S_DBGU::DBGU_RCR</a></div><div class="ttdeci">AT91_REG DBGU_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00300">AT91SAM7X256.h:300</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a709a819bcd08746199bbcd8846056123"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a709a819bcd08746199bbcd8846056123">_AT91S_CAN::CAN_MB9</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB9</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01386">AT91SAM7X256.h:1386</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a89655cc2b3db98c2e3205e9697cca20e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a89655cc2b3db98c2e3205e9697cca20e">AT91C_TC2_CV</a></div><div class="ttdeci">#define AT91C_TC2_CV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02224">ioat91sam7x256.h:2224</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a99191244fa595e96bec692b200b9c708"><div class="ttname"><a href="ioat91sam7x256_8h.html#a99191244fa595e96bec692b200b9c708">AT91C_UDP_FORCESTALL</a></div><div class="ttdeci">#define AT91C_UDP_FORCESTALL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01134">ioat91sam7x256.h:1134</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a196274203c19a4f6d0aa6c05acd711ec"><div class="ttname"><a href="ioat91sam7x256_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a></div><div class="ttdeci">struct _AT91S_SSC * AT91PS_SSC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa6a2e4bfbfd0b615450b6d812f21a0a3"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa6a2e4bfbfd0b615450b6d812f21a0a3">AT91C_UDP_EPEDS</a></div><div class="ttdeci">#define AT91C_UDP_EPEDS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01146">ioat91sam7x256.h:1146</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a89870caf2f23d997e01a5b7f61b09261"><div class="ttname"><a href="ioat91sam7x256_8h.html#a89870caf2f23d997e01a5b7f61b09261">AT91C_SSC_RXBUFF</a></div><div class="ttdeci">#define AT91C_SSC_RXBUFF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00946">ioat91sam7x256.h:946</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa231db13123efe85390749a5f41655b3"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa231db13123efe85390749a5f41655b3">AT91C_UDP_EPINT0</a></div><div class="ttdeci">#define AT91C_UDP_EPINT0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01105">ioat91sam7x256.h:1105</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9c047884c41f60b4535b64b06861eb97"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9c047884c41f60b4535b64b06861eb97">AT91C_CAN_IDR</a></div><div class="ttdeci">#define AT91C_CAN_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02314">ioat91sam7x256.h:2314</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a32347890c4851b3406ce936398e39432"><div class="ttname"><a href="ioat91sam7x256_8h.html#a32347890c4851b3406ce936398e39432">AT91C_PWMC_CH2_CMR</a></div><div class="ttdeci">#define AT91C_PWMC_CH2_CMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02157">ioat91sam7x256.h:2157</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6775d11c990ac2929003e4bed7dfd2eb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6775d11c990ac2929003e4bed7dfd2eb">AT91C_TC2_SR</a></div><div class="ttdeci">#define AT91C_TC2_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02231">ioat91sam7x256.h:2231</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6dc21a41ebf3aa87e150902b2ec26f80"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6dc21a41ebf3aa87e150902b2ec26f80">AT91C_US_FILTER</a></div><div class="ttdeci">#define AT91C_US_FILTER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00840">ioat91sam7x256.h:840</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a15b107f8d769a3c10fbae2013cc97fc5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a15b107f8d769a3c10fbae2013cc97fc5">_AT91S_SYS::DBGU_THR</a></div><div class="ttdeci">AT91_REG DBGU_THR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00083">AT91SAM7X256.h:83</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2a9bb9e85e374b5708696ec7957a47fd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2a9bb9e85e374b5708696ec7957a47fd">AT91C_SPI1_MR</a></div><div class="ttdeci">#define AT91C_SPI1_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02031">ioat91sam7x256.h:2031</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a24be51d019e6c3acfaddc5c6d9b168fb"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a24be51d019e6c3acfaddc5c6d9b168fb">_AT91S_SPI::SPI_TNCR</a></div><div class="ttdeci">AT91_REG SPI_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00703">AT91SAM7X256.h:703</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a94e49c3b0e52be85c8b4bf4b27f5a87e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a94e49c3b0e52be85c8b4bf4b27f5a87e">AT91C_PA26_RF</a></div><div class="ttdeci">#define AT91C_PA26_RF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02500">ioat91sam7x256.h:2500</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0275fb8cf32b14b8f2cddc361748a20a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0275fb8cf32b14b8f2cddc361748a20a">AT91C_TC_BCPC_TOGGLE</a></div><div class="ttdeci">#define AT91C_TC_BCPC_TOGGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01256">ioat91sam7x256.h:1256</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_ab648ff32d47dac368972f709a2c47758"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#ab648ff32d47dac368972f709a2c47758">_AT91S_PWMC::PWMC_IMR</a></div><div class="ttdeci">AT91_REG PWMC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01041">AT91SAM7X256.h:1041</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a76dcdcbdaa00f9336e18b924f4777f51"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a76dcdcbdaa00f9336e18b924f4777f51">_AT91S_CAN::CAN_TIM</a></div><div class="ttdeci">AT91_REG CAN_TIM</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01369">AT91SAM7X256.h:1369</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aec49d326140f483ce6a51125c04b4c45"><div class="ttname"><a href="ioat91sam7x256_8h.html#aec49d326140f483ce6a51125c04b4c45">AT91C_AIC_IMR</a></div><div class="ttdeci">#define AT91C_AIC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01877">ioat91sam7x256.h:1877</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ace3802037033ba1d32370f40684709d4"><div class="ttname"><a href="ioat91sam7x256_8h.html#ace3802037033ba1d32370f40684709d4">AT91C_PIOB_OER</a></div><div class="ttdeci">#define AT91C_PIOB_OER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01968">ioat91sam7x256.h:1968</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad1db4a714e44fdc0a4be538acdba7d02"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad1db4a714e44fdc0a4be538acdba7d02">AT91C_ADC_TRGSEL_EXT</a></div><div class="ttdeci">#define AT91C_ADC_TRGSEL_EXT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01655">ioat91sam7x256.h:1655</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a581053b5c3a5d9b4527f82ee1437dfc8"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a581053b5c3a5d9b4527f82ee1437dfc8">_AT91S_PMC::PMC_MCFR</a></div><div class="ttdeci">AT91_REG PMC_MCFR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00439">AT91SAM7X256.h:439</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a0fe9c330f4053429e7ee4f6d56c9b190"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a0fe9c330f4053429e7ee4f6d56c9b190">_AT91S_AES::AES_RPR</a></div><div class="ttdeci">AT91_REG AES_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01730">AT91SAM7X256.h:1730</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeae8155664bea7c98d86610eddc4aafc"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeae8155664bea7c98d86610eddc4aafc">AT91C_US_ENDTX</a></div><div class="ttdeci">#define AT91C_US_ENDTX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00336">ioat91sam7x256.h:336</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_aa6bd25995b743fce28cad60014bcc19d"><div class="ttname"><a href="struct___a_t91_s___t_c.html#aa6bd25995b743fce28cad60014bcc19d">_AT91S_TC::TC_CCR</a></div><div class="ttdeci">AT91_REG TC_CCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01156">AT91SAM7X256.h:1156</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a638521370866f7680dd90859c1ba08fe"><div class="ttname"><a href="ioat91sam7x256_8h.html#a638521370866f7680dd90859c1ba08fe">AT91C_PIO_PA18</a></div><div class="ttdeci">#define AT91C_PIO_PA18</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02475">ioat91sam7x256.h:2475</a></div></div>
<div class="ttc" id="struct___a_t91_s___w_d_t_c_html_a83fe4eae922b8dd5b96b3e2609d0027b"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html#a83fe4eae922b8dd5b96b3e2609d0027b">_AT91S_WDTC::WDTC_WDCR</a></div><div class="ttdeci">AT91_REG WDTC_WDCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00570">AT91SAM7X256.h:570</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ab4d075081830d2478953890d25b4b143"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab4d075081830d2478953890d25b4b143">_AT91S_SYS::AIC_ISCR</a></div><div class="ttdeci">AT91_REG AIC_ISCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00067">AT91SAM7X256.h:67</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aae38c88475a502d8ffc831f8f45af847"><div class="ttname"><a href="ioat91sam7x256_8h.html#aae38c88475a502d8ffc831f8f45af847">AT91C_EMAC_CLK_HCLK_32</a></div><div class="ttdeci">#define AT91C_EMAC_CLK_HCLK_32</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01541">ioat91sam7x256.h:1541</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ade0fdc20bb509e044542f700b69494db"><div class="ttname"><a href="ioat91sam7x256_8h.html#ade0fdc20bb509e044542f700b69494db">AT91C_TC_LDRB</a></div><div class="ttdeci">#define AT91C_TC_LDRB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01232">ioat91sam7x256.h:1232</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ade6c76f8589bcc1f63b9b0c9d8015f98"><div class="ttname"><a href="ioat91sam7x256_8h.html#ade6c76f8589bcc1f63b9b0c9d8015f98">AT91C_SPI1_RCR</a></div><div class="ttdeci">#define AT91C_SPI1_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02024">ioat91sam7x256.h:2024</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aafdb8c9ae93b8cadbb1cc9b43deec9b8"><div class="ttname"><a href="ioat91sam7x256_8h.html#aafdb8c9ae93b8cadbb1cc9b43deec9b8">AT91C_EMAC_RLES</a></div><div class="ttdeci">#define AT91C_EMAC_RLES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01561">ioat91sam7x256.h:1561</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html">_AT91S_TWI</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00958">AT91SAM7X256.h:958</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5baf6701e46c68ccc154f62376ddd0af"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5baf6701e46c68ccc154f62376ddd0af">AT91C_CAN_MB6_MDH</a></div><div class="ttdeci">#define AT91C_CAN_MB6_MDH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02296">ioat91sam7x256.h:2296</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a971ecc7916cd7330711d1f5851598e67"><div class="ttname"><a href="ioat91sam7x256_8h.html#a971ecc7916cd7330711d1f5851598e67">AT91C_EMAC_TUND</a></div><div class="ttdeci">#define AT91C_EMAC_TUND</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02329">ioat91sam7x256.h:2329</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a22d098ef906e1e524e762a202d5dc27d"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a22d098ef906e1e524e762a202d5dc27d">_AT91S_TDES::TDES_IER</a></div><div class="ttdeci">AT91_REG TDES_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01798">AT91SAM7X256.h:1798</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abffd823a26b0bdc8736d168b7b29b2ae"><div class="ttname"><a href="ioat91sam7x256_8h.html#abffd823a26b0bdc8736d168b7b29b2ae">AT91C_SSC_DATDEF</a></div><div class="ttdeci">#define AT91C_SSC_DATDEF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00936">ioat91sam7x256.h:936</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2cb60e148de13a65de2686684d540c8b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2cb60e148de13a65de2686684d540c8b">AT91C_TC_ETRGEDG_RISING</a></div><div class="ttdeci">#define AT91C_TC_ETRGEDG_RISING</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01195">ioat91sam7x256.h:1195</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2e45ab30402efac24e53687833b5b78d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2e45ab30402efac24e53687833b5b78d">AT91C_ADC_OVRE1</a></div><div class="ttdeci">#define AT91C_ADC_OVRE1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01686">ioat91sam7x256.h:1686</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af2db25a89fc99361e1c334a5647abe37"><div class="ttname"><a href="ioat91sam7x256_8h.html#af2db25a89fc99361e1c334a5647abe37">AT91C_TC_BCPC_SET</a></div><div class="ttdeci">#define AT91C_TC_BCPC_SET</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01254">ioat91sam7x256.h:1254</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a057fa4490fc8ac97ee1e54fa9308bb24"><div class="ttname"><a href="ioat91sam7x256_8h.html#a057fa4490fc8ac97ee1e54fa9308bb24">AT91C_PB2_ETX0</a></div><div class="ttdeci">#define AT91C_PB2_ETX0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02567">ioat91sam7x256.h:2567</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a9a6d62b4c764acb993b2d334319e0451"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a9a6d62b4c764acb993b2d334319e0451">_AT91S_TDES::TDES_RPR</a></div><div class="ttdeci">AT91_REG TDES_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01813">AT91SAM7X256.h:1813</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_af8848d88d55ec7f6aa79e9ec8eed81c9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af8848d88d55ec7f6aa79e9ec8eed81c9">_AT91S_SYS::PIOA_ABSR</a></div><div class="ttdeci">AT91_REG PIOA_ABSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00131">AT91SAM7X256.h:131</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0dfbbfdfce6a84247e6c785f2d76c8a8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0dfbbfdfce6a84247e6c785f2d76c8a8">AT91C_PMC_PCK0RDY</a></div><div class="ttdeci">#define AT91C_PMC_PCK0RDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00482">ioat91sam7x256.h:482</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a477e34e6f4e44028a66672fae268c633"><div class="ttname"><a href="ioat91sam7x256_8h.html#a477e34e6f4e44028a66672fae268c633">AT91C_PWMC_PREA_MCK</a></div><div class="ttdeci">#define AT91C_PWMC_PREA_MCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01052">ioat91sam7x256.h:1052</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a080ecb6380a731bc7de865a96dacf6ff"><div class="ttname"><a href="ioat91sam7x256_8h.html#a080ecb6380a731bc7de865a96dacf6ff">AT91C_PIO_PA12</a></div><div class="ttdeci">#define AT91C_PIO_PA12</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02460">ioat91sam7x256.h:2460</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab9623ccab1e65740bbb37261556afee2"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab9623ccab1e65740bbb37261556afee2">AT91C_ADC_CDR3</a></div><div class="ttdeci">#define AT91C_ADC_CDR3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02383">ioat91sam7x256.h:2383</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aac03e589f56b5092b153673b38b796dd"><div class="ttname"><a href="ioat91sam7x256_8h.html#aac03e589f56b5092b153673b38b796dd">AT91C_EMAC_CODE</a></div><div class="ttdeci">#define AT91C_EMAC_CODE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01589">ioat91sam7x256.h:1589</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa1eb803ee12cb377ff6415dd99ed7af3"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa1eb803ee12cb377ff6415dd99ed7af3">AT91C_TC2_CMR</a></div><div class="ttdeci">#define AT91C_TC2_CMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02222">ioat91sam7x256.h:2222</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3af25a93d8e82f42f92e4f79a5bbaa83"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3af25a93d8e82f42f92e4f79a5bbaa83">AT91C_UDP_CONFG</a></div><div class="ttdeci">#define AT91C_UDP_CONFG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01097">ioat91sam7x256.h:1097</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afb29e1cc4a83bb7c7fe7f7481b47920b"><div class="ttname"><a href="ioat91sam7x256_8h.html#afb29e1cc4a83bb7c7fe7f7481b47920b">AT91C_PWMC_CCNT</a></div><div class="ttdeci">#define AT91C_PWMC_CCNT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01027">ioat91sam7x256.h:1027</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a55ff9f19b78ade374607ba1e30681b04"><div class="ttname"><a href="ioat91sam7x256_8h.html#a55ff9f19b78ade374607ba1e30681b04">AT91C_UDP_EP3</a></div><div class="ttdeci">#define AT91C_UDP_EP3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01125">ioat91sam7x256.h:1125</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adab87868f23acacbdf20c47df4558587"><div class="ttname"><a href="ioat91sam7x256_8h.html#adab87868f23acacbdf20c47df4558587">AT91C_CAN_MB4_MDH</a></div><div class="ttdeci">#define AT91C_CAN_MB4_MDH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02274">ioat91sam7x256.h:2274</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_acfb652ac5cbe0f70318c8385c356bd07"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#acfb652ac5cbe0f70318c8385c356bd07">_AT91S_ADC::ADC_CDR4</a></div><div class="ttdeci">AT91_REG ADC_CDR4</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01624">AT91SAM7X256.h:1624</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a7cab27126174a8db628307dd96c3ee0e"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a7cab27126174a8db628307dd96c3ee0e">_AT91S_PIO::PIO_MDSR</a></div><div class="ttdeci">AT91_REG PIO_MDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00377">AT91SAM7X256.h:377</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adccafde8bf89db7b81cc3b290a502768"><div class="ttname"><a href="ioat91sam7x256_8h.html#adccafde8bf89db7b81cc3b290a502768">AT91C_EMAC_REV</a></div><div class="ttdeci">#define AT91C_EMAC_REV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02356">ioat91sam7x256.h:2356</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8647938ff8ece9ed87e31620c83f0301"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8647938ff8ece9ed87e31620c83f0301">AT91C_RSTC_URSTS</a></div><div class="ttdeci">#define AT91C_RSTC_URSTS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00505">ioat91sam7x256.h:505</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a692d157d36430cc5b0888fff7d7b33b4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a692d157d36430cc5b0888fff7d7b33b4">AT91C_PIOB_IFDR</a></div><div class="ttdeci">#define AT91C_PIOB_IFDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01952">ioat91sam7x256.h:1952</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a472cb7830b1001df23442820aec3b91b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a472cb7830b1001df23442820aec3b91b">AT91C_PIOA_OWDR</a></div><div class="ttdeci">#define AT91C_PIOA_OWDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01920">ioat91sam7x256.h:1920</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1561878e6e08c6f7ed153c25be310270"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1561878e6e08c6f7ed153c25be310270">AT91C_DBGU_CIDR</a></div><div class="ttdeci">#define AT91C_DBGU_CIDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01902">ioat91sam7x256.h:1902</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2d92f48e5b842c2c77f134b979fd2bc7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2d92f48e5b842c2c77f134b979fd2bc7">_AT91S_SYS::AIC_FVR</a></div><div class="ttdeci">AT91_REG AIC_FVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00058">AT91SAM7X256.h:58</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8080f15a628788b94f22577425f1c178"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8080f15a628788b94f22577425f1c178">AT91C_UDP_TXVDIS</a></div><div class="ttdeci">#define AT91C_UDP_TXVDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01149">ioat91sam7x256.h:1149</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aedee94d81d0ea7fe2260b61094f9d128"><div class="ttname"><a href="ioat91sam7x256_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a></div><div class="ttdeci">struct _AT91S_PDC * AT91PS_PDC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a92630fd5d17ea2d00d53d02ea400907d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a92630fd5d17ea2d00d53d02ea400907d">AT91C_PIO_PA7</a></div><div class="ttdeci">#define AT91C_PIO_PA7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02523">ioat91sam7x256.h:2523</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a89baf0bfdb0f0cda250d7caf61eee506"><div class="ttname"><a href="ioat91sam7x256_8h.html#a89baf0bfdb0f0cda250d7caf61eee506">AT91C_SSC_RHR</a></div><div class="ttdeci">#define AT91C_SSC_RHR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02123">ioat91sam7x256.h:2123</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a042dee2d556b39e4514ea78479fbf281"><div class="ttname"><a href="ioat91sam7x256_8h.html#a042dee2d556b39e4514ea78479fbf281">AT91C_ADC_CR</a></div><div class="ttdeci">#define AT91C_ADC_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02392">ioat91sam7x256.h:2392</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4bc441a87b9c4574b1bb9e271eb6dd27"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4bc441a87b9c4574b1bb9e271eb6dd27">AT91C_AIC_PRIOR_HIGHEST</a></div><div class="ttdeci">#define AT91C_AIC_PRIOR_HIGHEST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00243">ioat91sam7x256.h:243</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac205baf8e33ec082ccf10371fb6be5d7"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac205baf8e33ec082ccf10371fb6be5d7">AT91C_TDES_VR</a></div><div class="ttdeci">#define AT91C_TDES_VR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02438">ioat91sam7x256.h:2438</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af15097f4e117f1ef3673f1ad9120dcf2"><div class="ttname"><a href="ioat91sam7x256_8h.html#af15097f4e117f1ef3673f1ad9120dcf2">AT91C_MC_GPNVM7</a></div><div class="ttdeci">#define AT91C_MC_GPNVM7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00663">ioat91sam7x256.h:663</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4124d482012bea78bc1653ade8742848"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4124d482012bea78bc1653ade8742848">AT91C_SSC_THR</a></div><div class="ttdeci">#define AT91C_SSC_THR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02127">ioat91sam7x256.h:2127</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0a2c133274893b751286aced05a13b02"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0a2c133274893b751286aced05a13b02">AT91C_PA8_NPCS02</a></div><div class="ttdeci">#define AT91C_PA8_NPCS02</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02528">ioat91sam7x256.h:2528</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0f74e421d7cb42183afb7555a7a974f4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0f74e421d7cb42183afb7555a7a974f4">AT91C_EMAC_MDIO</a></div><div class="ttdeci">#define AT91C_EMAC_MDIO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01556">ioat91sam7x256.h:1556</a></div></div>
<div class="ttc" id="_g_c_c_2_r_l78_2_i_s_r___support_8h_html_ae2572b8ee3e438f22571e0214222bd1b"><div class="ttname"><a href="_g_c_c_2_r_l78_2_i_s_r___support_8h.html#ae2572b8ee3e438f22571e0214222bd1b">A</a></div><div class="ttdeci">_pxCurrentTCB _usCriticalNesting macro portSAVE_CONTEXT SEL RB0 PUSH AX PUSH HL MOV A</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_r_l78_2_i_s_r___support_8h_source.html#l00084">isr_support.h:84</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4bf198d58f9b804c9d596a7d324fa255"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4bf198d58f9b804c9d596a7d324fa255">AT91C_TC_BCPB_SET</a></div><div class="ttdeci">#define AT91C_TC_BCPB_SET</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01249">ioat91sam7x256.h:1249</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0a13bdc3d578896c79a5bb02840317f9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0a13bdc3d578896c79a5bb02840317f9">AT91C_MC_ABTSZ_HWORD</a></div><div class="ttdeci">#define AT91C_MC_ABTSZ_HWORD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00621">ioat91sam7x256.h:621</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afef7e2ad858ff351031a50dc5761b7cb"><div class="ttname"><a href="ioat91sam7x256_8h.html#afef7e2ad858ff351031a50dc5761b7cb">AT91C_TCB_TC2XC2S</a></div><div class="ttdeci">#define AT91C_TCB_TC2XC2S</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01310">ioat91sam7x256.h:1310</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acf4e6d8392adafc9a93f2d2f40a8e4aa"><div class="ttname"><a href="ioat91sam7x256_8h.html#acf4e6d8392adafc9a93f2d2f40a8e4aa">AT91C_SPI1_IDR</a></div><div class="ttdeci">#define AT91C_SPI1_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02033">ioat91sam7x256.h:2033</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac2a9703d1ccbfbf02efcbb24c780a78b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac2a9703d1ccbfbf02efcbb24c780a78b">AT91C_US1_TTGR</a></div><div class="ttdeci">#define AT91C_US1_TTGR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02078">ioat91sam7x256.h:2078</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad55d53f784a3811165a8f6fa420a9bc0"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad55d53f784a3811165a8f6fa420a9bc0">AT91C_EMAC_IDLE</a></div><div class="ttdeci">#define AT91C_EMAC_IDLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01557">ioat91sam7x256.h:1557</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a96ac07c8721454d118f499b49c9d70ea"><div class="ttname"><a href="ioat91sam7x256_8h.html#a96ac07c8721454d118f499b49c9d70ea">AT91C_EMAC_NCFGR</a></div><div class="ttdeci">#define AT91C_EMAC_NCFGR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02349">ioat91sam7x256.h:2349</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a622f82c943fbb8dbe30d8c482ac27b8a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a622f82c943fbb8dbe30d8c482ac27b8a">AT91C_US_CHRL</a></div><div class="ttdeci">#define AT91C_US_CHRL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00823">ioat91sam7x256.h:823</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ac0ec2f327fe14ffd3d8713273ac9a297"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ac0ec2f327fe14ffd3d8713273ac9a297">_AT91S_DBGU::DBGU_CR</a></div><div class="ttdeci">AT91_REG DBGU_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00285">AT91SAM7X256.h:285</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_af933b6454cfd253ef5432fdd3101d70f"><div class="ttname"><a href="struct___a_t91_s___m_c.html#af933b6454cfd253ef5432fdd3101d70f">_AT91S_MC::MC_AASR</a></div><div class="ttdeci">AT91_REG MC_AASR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00607">AT91SAM7X256.h:607</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1dbb08e51de16667634c259fdb87f01c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1dbb08e51de16667634c259fdb87f01c">AT91C_EMAC_SCF</a></div><div class="ttdeci">#define AT91C_EMAC_SCF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02358">ioat91sam7x256.h:2358</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a86fccdee374a79dc2430d883c04fc2bb"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a86fccdee374a79dc2430d883c04fc2bb">_AT91S_SYS::DBGU_RNCR</a></div><div class="ttdeci">AT91_REG DBGU_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00095">AT91SAM7X256.h:95</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae3e674d92ca57aa4825df959b3ce8163"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae3e674d92ca57aa4825df959b3ce8163">AT91C_CKGR_OUT_3</a></div><div class="ttdeci">#define AT91C_CKGR_OUT_3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00419">ioat91sam7x256.h:419</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ac561ac4ef04fa503459b5b7a4b393fa9"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ac561ac4ef04fa503459b5b7a4b393fa9">_AT91S_USART::US_TNCR</a></div><div class="ttdeci">AT91_REG US_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00791">AT91SAM7X256.h:791</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aadc516894c76b80ac3e523cbd38da15a"><div class="ttname"><a href="ioat91sam7x256_8h.html#aadc516894c76b80ac3e523cbd38da15a">AT91C_SPI0_IER</a></div><div class="ttdeci">#define AT91C_SPI0_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02050">ioat91sam7x256.h:2050</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a101bfa67d82d70f6457346879aaa1e60"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a101bfa67d82d70f6457346879aaa1e60">_AT91S_TDES::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01809">AT91SAM7X256.h:1809</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aea294c1c44eaae458768e43f9242d7b6"><div class="ttname"><a href="ioat91sam7x256_8h.html#aea294c1c44eaae458768e43f9242d7b6">AT91C_PIOB_IFER</a></div><div class="ttdeci">#define AT91C_PIOB_IFER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01965">ioat91sam7x256.h:1965</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3a28190d865b567bc046a9daef8ae097"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3a28190d865b567bc046a9daef8ae097">AT91C_EMAC_PARTREF</a></div><div class="ttdeci">#define AT91C_EMAC_PARTREF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01603">ioat91sam7x256.h:1603</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_af82f564091ed435d5a6206eae66ff0dd"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af82f564091ed435d5a6206eae66ff0dd">_AT91S_SYS::RTTC_RTAR</a></div><div class="ttdeci">AT91_REG RTTC_RTAR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00199">AT91SAM7X256.h:199</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html">_AT91S_DBGU</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00284">AT91SAM7X256.h:284</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae313b496b0f57c6f1709a2fb4b57daaa"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae313b496b0f57c6f1709a2fb4b57daaa">AT91C_UDP_RX_DATA_BK0</a></div><div class="ttdeci">#define AT91C_UDP_RX_DATA_BK0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01130">ioat91sam7x256.h:1130</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0ebd416b71c12288461fedb9e82c3c44"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0ebd416b71c12288461fedb9e82c3c44">AT91C_PA2_NPCS11</a></div><div class="ttdeci">#define AT91C_PA2_NPCS11</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02481">ioat91sam7x256.h:2481</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ababcd11fb7412ba08cbb402f2e52de25"><div class="ttname"><a href="ioat91sam7x256_8h.html#ababcd11fb7412ba08cbb402f2e52de25">AT91C_PWMC_CH2_CUPDR</a></div><div class="ttdeci">#define AT91C_PWMC_CH2_CUPDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02160">ioat91sam7x256.h:2160</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a484b4c239750f95ed7aa05f1d23c8fb2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a484b4c239750f95ed7aa05f1d23c8fb2">AT91C_PA4_CTS0</a></div><div class="ttdeci">#define AT91C_PA4_CTS0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02517">ioat91sam7x256.h:2517</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9aa84fa92b822b39846338d8cccf74f7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9aa84fa92b822b39846338d8cccf74f7">AT91C_ADC_SHTIM</a></div><div class="ttdeci">#define AT91C_ADC_SHTIM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01664">ioat91sam7x256.h:1664</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae4dd4af4371ca3709a08fcf0d549258c"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae4dd4af4371ca3709a08fcf0d549258c">AT91C_CAN_WAKEUP</a></div><div class="ttdeci">#define AT91C_CAN_WAKEUP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01426">ioat91sam7x256.h:1426</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaf500a62c745c7a8b7bc2049a939e6ce"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaf500a62c745c7a8b7bc2049a939e6ce">AT91C_TDES_OPMOD_ECB</a></div><div class="ttdeci">#define AT91C_TDES_OPMOD_ECB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01837">ioat91sam7x256.h:1837</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a09b8cd2380a101271ed1afe641a8bae8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a09b8cd2380a101271ed1afe641a8bae8">AT91C_AIC_SRCTYPE_HIGH_LEVEL</a></div><div class="ttdeci">#define AT91C_AIC_SRCTYPE_HIGH_LEVEL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00249">ioat91sam7x256.h:249</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac540adfcc59587e54b9e92d889019bb3"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac540adfcc59587e54b9e92d889019bb3">AT91C_US1_MR</a></div><div class="ttdeci">#define AT91C_US1_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02084">ioat91sam7x256.h:2084</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_afad83f027712d678e3256d75c3a61a95"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#afad83f027712d678e3256d75c3a61a95">_AT91S_SYS::PIOB_ODSR</a></div><div class="ttdeci">AT91_REG PIOB_ODSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00151">AT91SAM7X256.h:151</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a00faac6cb2f949df48e4b92dec67969c"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a00faac6cb2f949df48e4b92dec67969c">_AT91S_EMAC::EMAC_RJA</a></div><div class="ttdeci">AT91_REG EMAC_RJA</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01491">AT91SAM7X256.h:1491</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a3b5cae345135bd3cf395401f556b8ea7"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a3b5cae345135bd3cf395401f556b8ea7">_AT91S_EMAC::EMAC_PTR</a></div><div class="ttdeci">AT91_REG EMAC_PTR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01474">AT91SAM7X256.h:1474</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a99813e971754f165bb6b0c9068772f8b"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a99813e971754f165bb6b0c9068772f8b">_AT91S_CAN::CAN_MB10</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB10</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01387">AT91SAM7X256.h:1387</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aad7ee683b465e9e8ff024444b87ffb09"><div class="ttname"><a href="ioat91sam7x256_8h.html#aad7ee683b465e9e8ff024444b87ffb09">AT91C_TWI_RHR</a></div><div class="ttdeci">#define AT91C_TWI_RHR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02147">ioat91sam7x256.h:2147</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac28697cac7288825cf48fcd73eedddf0"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac28697cac7288825cf48fcd73eedddf0">AT91C_SPI_BITS_9</a></div><div class="ttdeci">#define AT91C_SPI_BITS_9</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00751">ioat91sam7x256.h:751</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a49fdd539a8aee37257910a7e71b39618"><div class="ttname"><a href="ioat91sam7x256_8h.html#a49fdd539a8aee37257910a7e71b39618">AT91C_PIO_PB16</a></div><div class="ttdeci">#define AT91C_PIO_PB16</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02554">ioat91sam7x256.h:2554</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a03592001549aa6f76212d9fe5492f025"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a03592001549aa6f76212d9fe5492f025">_AT91S_ADC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01611">AT91SAM7X256.h:1611</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6e87e75bd04d57480f47bdd325ceb62a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6e87e75bd04d57480f47bdd325ceb62a">AT91C_TC2_RC</a></div><div class="ttdeci">#define AT91C_TC2_RC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02229">ioat91sam7x256.h:2229</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_af47c62ec1e5884b7025e2b1a8b8125df"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#af47c62ec1e5884b7025e2b1a8b8125df">_AT91S_DBGU::DBGU_FNTR</a></div><div class="ttdeci">AT91_REG DBGU_FNTR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00297">AT91SAM7X256.h:297</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae913df889d5b850a30412b8dcbbedfeb"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae913df889d5b850a30412b8dcbbedfeb">AT91C_TC_CLKS_TIMER_DIV5_CLOCK</a></div><div class="ttdeci">#define AT91C_TC_CLKS_TIMER_DIV5_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01179">ioat91sam7x256.h:1179</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a4d9b9a25483c9b95c55027ddc4717773"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a4d9b9a25483c9b95c55027ddc4717773">_AT91S_TWI::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00961">AT91SAM7X256.h:961</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad6068f29012e7e34052e5fe9e4a22249"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad6068f29012e7e34052e5fe9e4a22249">AT91C_US_RSTSTA</a></div><div class="ttdeci">#define AT91C_US_RSTSTA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00318">ioat91sam7x256.h:318</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac64fe273c5fe9d9c70e77c2061b310ef"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac64fe273c5fe9d9c70e77c2061b310ef">AT91C_SPI_PS_FIXED</a></div><div class="ttdeci">#define AT91C_SPI_PS_FIXED</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00716">ioat91sam7x256.h:716</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abfe51da216ae435c31852efbcfa92db7"><div class="ttname"><a href="ioat91sam7x256_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a></div><div class="ttdeci">struct _AT91S_TC * AT91PS_TC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1417c31e180c8f542044e6fccb465610"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1417c31e180c8f542044e6fccb465610">AT91C_BASE_RSTC</a></div><div class="ttdeci">#define AT91C_BASE_RSTC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02663">ioat91sam7x256.h:2663</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_afb2500e2cbf02b292b4862b6d1408f32"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#afb2500e2cbf02b292b4862b6d1408f32">_AT91S_AES::AES_RCR</a></div><div class="ttdeci">AT91_REG AES_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01731">AT91SAM7X256.h:1731</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_aac667223a3075b6c0656477f524d8552"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#aac667223a3075b6c0656477f524d8552">_AT91S_TWI::TWI_THR</a></div><div class="ttdeci">AT91_REG TWI_THR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00970">AT91SAM7X256.h:970</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad313a061fa6535cce88bfb7be85afb7f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad313a061fa6535cce88bfb7be85afb7f">AT91C_TDES_KEY3WxR</a></div><div class="ttdeci">#define AT91C_TDES_KEY3WxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02436">ioat91sam7x256.h:2436</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a6b2dc25fefb6a43c8839d3a0ba85a408"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6b2dc25fefb6a43c8839d3a0ba85a408">_AT91S_SYS::AIC_SMR</a></div><div class="ttdeci">AT91_REG AIC_SMR[32]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00055">AT91SAM7X256.h:55</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a24072139b3dd18a7a36aa249794aa226"><div class="ttname"><a href="ioat91sam7x256_8h.html#a24072139b3dd18a7a36aa249794aa226">AT91C_SSC_CKO</a></div><div class="ttdeci">#define AT91C_SSC_CKO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00903">ioat91sam7x256.h:903</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a17bd091485a3256539e1123525c61a27"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a17bd091485a3256539e1123525c61a27">_AT91S_AES::AES_TNPR</a></div><div class="ttdeci">AT91_REG AES_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01736">AT91SAM7X256.h:1736</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2a8bfa9e7c701532abdb5f258ff20cc5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2a8bfa9e7c701532abdb5f258ff20cc5">AT91C_AES_RXBUFF</a></div><div class="ttdeci">#define AT91C_AES_RXBUFF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01777">ioat91sam7x256.h:1777</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a2c995bed4a6b1c2fbae4abbc51e63dae"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a2c995bed4a6b1c2fbae4abbc51e63dae">_AT91S_PMC::PMC_PCDR</a></div><div class="ttdeci">AT91_REG PMC_PCDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00435">AT91SAM7X256.h:435</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a963f4e535475fdca21e2b4462041ba16"><div class="ttname"><a href="ioat91sam7x256_8h.html#a963f4e535475fdca21e2b4462041ba16">AT91C_UDP_ENDBUSRES</a></div><div class="ttdeci">#define AT91C_UDP_ENDBUSRES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01119">ioat91sam7x256.h:1119</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6e92154d375e43d546ca1de3c1e96079"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6e92154d375e43d546ca1de3c1e96079">AT91C_CAN_MIDvA</a></div><div class="ttdeci">#define AT91C_CAN_MIDvA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01342">ioat91sam7x256.h:1342</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab1a0e64105ac31b94c3847fbef7dcc20"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab1a0e64105ac31b94c3847fbef7dcc20">AT91C_SPI1_CR</a></div><div class="ttdeci">#define AT91C_SPI1_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02036">ioat91sam7x256.h:2036</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a9aef7b71cde64f668f417acd5315db00"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a9aef7b71cde64f668f417acd5315db00">_AT91S_AES::AES_MR</a></div><div class="ttdeci">AT91_REG AES_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01717">AT91SAM7X256.h:1717</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a432069c41629c0df780c62e72427f49c"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a432069c41629c0df780c62e72427f49c">_AT91S_CAN::CAN_MB5</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB5</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01382">AT91SAM7X256.h:1382</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab1c47b47adf78f34658aeafd2a11b201"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab1c47b47adf78f34658aeafd2a11b201">AT91C_SPI1_PTSR</a></div><div class="ttdeci">#define AT91C_SPI1_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02027">ioat91sam7x256.h:2027</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_a95df61ea227c30d8ba097585f93be00c"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a95df61ea227c30d8ba097585f93be00c">CAN_MB0</a></div><div class="ttdeci">#define CAN_MB0</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01130">AT91SAM7X128_inc.h:1130</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab41a0f0eaf7f4e79a18ec3f9a102c670"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab41a0f0eaf7f4e79a18ec3f9a102c670">AT91C_PA16_MISO0</a></div><div class="ttdeci">#define AT91C_PA16_MISO0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02472">ioat91sam7x256.h:2472</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a29bd4f4a73787c58be4bc49cd430f6ab"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a29bd4f4a73787c58be4bc49cd430f6ab">_AT91S_SYS::DBGU_RNPR</a></div><div class="ttdeci">AT91_REG DBGU_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00094">AT91SAM7X256.h:94</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a5b5b479df0bf494d04bfbcc0035ce88a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a5b5b479df0bf494d04bfbcc0035ce88a">_AT91S_SYS::PMC_PLLR</a></div><div class="ttdeci">AT91_REG PMC_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00184">AT91SAM7X256.h:184</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4b085ac152c89d19d2119d4dbc4748d1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4b085ac152c89d19d2119d4dbc4748d1">AT91C_SSC_START</a></div><div class="ttdeci">#define AT91C_SSC_START</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00908">ioat91sam7x256.h:908</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7d51945411fc4f34fb0b0a5070554b7e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7d51945411fc4f34fb0b0a5070554b7e">AT91C_MC_GPNVM6</a></div><div class="ttdeci">#define AT91C_MC_GPNVM6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00662">ioat91sam7x256.h:662</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a91060bb2f8ac6b1cd821c19677e36fa4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a91060bb2f8ac6b1cd821c19677e36fa4">_AT91S_SYS::PMC_IMR</a></div><div class="ttdeci">AT91_REG PMC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00192">AT91SAM7X256.h:192</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n___m_b_html_af51897a132563a5f01cbeef42467bab2"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html#af51897a132563a5f01cbeef42467bab2">_AT91S_CAN_MB::CAN_MB_MCR</a></div><div class="ttdeci">AT91_REG CAN_MB_MCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01327">AT91SAM7X256.h:1327</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n___m_b_html_a2634668d962e7669f44f042e420ff4d7"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html#a2634668d962e7669f44f042e420ff4d7">_AT91S_CAN_MB::CAN_MB_MFID</a></div><div class="ttdeci">AT91_REG CAN_MB_MFID</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01323">AT91SAM7X256.h:1323</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9a372aa7bc8694c8316aa79402caaa46"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9a372aa7bc8694c8316aa79402caaa46">AT91C_PWMC_CH0_CUPDR</a></div><div class="ttdeci">#define AT91C_PWMC_CH0_CUPDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02174">ioat91sam7x256.h:2174</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a1b7b97cae0d26dc1d40ac40c1fcf7d8a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1b7b97cae0d26dc1d40ac40c1fcf7d8a">_AT91S_SYS::PIOB_PER</a></div><div class="ttdeci">AT91_REG PIOB_PER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00137">AT91SAM7X256.h:137</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2abd9a801b7f3ccc6acb5c143f95e58e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2abd9a801b7f3ccc6acb5c143f95e58e">AT91C_TC1_RA</a></div><div class="ttdeci">#define AT91C_TC1_RA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02217">ioat91sam7x256.h:2217</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2bf22f0aaf9a940db36d4b5ef7c2c53f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2bf22f0aaf9a940db36d4b5ef7c2c53f">AT91C_UDP_IER</a></div><div class="ttdeci">#define AT91C_UDP_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02198">ioat91sam7x256.h:2198</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af3d4421d7e164c2e7be47890f9701d2f"><div class="ttname"><a href="ioat91sam7x256_8h.html#af3d4421d7e164c2e7be47890f9701d2f">AT91C_TWI_DADR</a></div><div class="ttdeci">#define AT91C_TWI_DADR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00986">ioat91sam7x256.h:986</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a6a42e275e70b1489101ce27630a163d3"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a6a42e275e70b1489101ce27630a163d3">_AT91S_DBGU::DBGU_MR</a></div><div class="ttdeci">AT91_REG DBGU_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00286">AT91SAM7X256.h:286</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a96988c1c28f85099e88679fdc389b02f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a96988c1c28f85099e88679fdc389b02f">AT91C_US_CLKS_CLOCK</a></div><div class="ttdeci">#define AT91C_US_CLKS_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00819">ioat91sam7x256.h:819</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adda101601ac08b0d90ebac5ef37700d4"><div class="ttname"><a href="ioat91sam7x256_8h.html#adda101601ac08b0d90ebac5ef37700d4">AT91C_PB23_DCD1</a></div><div class="ttdeci">#define AT91C_PB23_DCD1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02579">ioat91sam7x256.h:2579</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab58d70225915de985a5253431b6cfbfd"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab58d70225915de985a5253431b6cfbfd">AT91C_SPI_ENDRX</a></div><div class="ttdeci">#define AT91C_SPI_ENDRX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00735">ioat91sam7x256.h:735</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a8fb050b08696763153d01c0b8c990b1a"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a8fb050b08696763153d01c0b8c990b1a">_AT91S_CAN::CAN_MB1</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB1</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01378">AT91SAM7X256.h:1378</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a857886e4f5ef6de9eebab40a7f72ea86"><div class="ttname"><a href="ioat91sam7x256_8h.html#a857886e4f5ef6de9eebab40a7f72ea86">AT91C_ADC_OVRE5</a></div><div class="ttdeci">#define AT91C_ADC_OVRE5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01690">ioat91sam7x256.h:1690</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a87bc88b19d5789ec85a38c66d4ebd0f3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a87bc88b19d5789ec85a38c66d4ebd0f3">AT91C_PMC_SCDR</a></div><div class="ttdeci">#define AT91C_PMC_SCDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01981">ioat91sam7x256.h:1981</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_a582ab62c12a101ecabef840aea6af54b"><div class="ttname"><a href="struct___a_t91_s___m_c.html#a582ab62c12a101ecabef840aea6af54b">_AT91S_MC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[21]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00608">AT91SAM7X256.h:608</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad836bd7b8548dfc47593ebd8a3ff4011"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad836bd7b8548dfc47593ebd8a3ff4011">AT91C_RSTC_BODSTS</a></div><div class="ttdeci">#define AT91C_RSTC_BODSTS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00506">ioat91sam7x256.h:506</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6a4a2e8fb57c505b4d645d13f0b724b9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6a4a2e8fb57c505b4d645d13f0b724b9">AT91C_EMAC_CLK_HCLK_16</a></div><div class="ttdeci">#define AT91C_EMAC_CLK_HCLK_16</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01540">ioat91sam7x256.h:1540</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a22f83ee68e0dd03aa8175a4a2c6ee48c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a22f83ee68e0dd03aa8175a4a2c6ee48c">AT91C_SSC_FSOS_TOGGLE</a></div><div class="ttdeci">#define AT91C_SSC_FSOS_TOGGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00932">ioat91sam7x256.h:932</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a90641cdaa7cb555907f56ceaebba1140"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a90641cdaa7cb555907f56ceaebba1140">_AT91S_AES::AES_IDR</a></div><div class="ttdeci">AT91_REG AES_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01720">AT91SAM7X256.h:1720</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a19c4762d433ac3a9ad23ed80fd8984f3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a19c4762d433ac3a9ad23ed80fd8984f3">AT91C_US1_NER</a></div><div class="ttdeci">#define AT91C_US1_NER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02072">ioat91sam7x256.h:2072</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0f54f0fcc648fc4e6ef14a7f1942fc6f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0f54f0fcc648fc4e6ef14a7f1942fc6f">AT91C_US_FORCE_NTRST</a></div><div class="ttdeci">#define AT91C_US_FORCE_NTRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00349">ioat91sam7x256.h:349</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a4b2288712d4b7e04c414ad20d302915d"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a4b2288712d4b7e04c414ad20d302915d">_AT91S_PDC::PDC_TNCR</a></div><div class="ttdeci">AT91_REG PDC_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00269">AT91SAM7X256.h:269</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ac395b87cf997ad27e3a546e431234e60"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac395b87cf997ad27e3a546e431234e60">_AT91S_SYS::AIC_IDCR</a></div><div class="ttdeci">AT91_REG AIC_IDCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00065">AT91SAM7X256.h:65</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a05c7925d4222e93229ff3cb2633aa20d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a05c7925d4222e93229ff3cb2633aa20d">AT91C_RSTC_BODIEN</a></div><div class="ttdeci">#define AT91C_RSTC_BODIEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00520">ioat91sam7x256.h:520</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ac37f1ca270fc1c2ba4857b5f9c763176"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ac37f1ca270fc1c2ba4857b5f9c763176">_AT91S_AIC::AIC_IECR</a></div><div class="ttdeci">AT91_REG AIC_IECR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00227">AT91SAM7X256.h:227</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1ce0bfd4f4c60d6f0f2ba7033823ba11"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1ce0bfd4f4c60d6f0f2ba7033823ba11">AT91C_MC_FMR</a></div><div class="ttdeci">#define AT91C_MC_FMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02016">ioat91sam7x256.h:2016</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a689aaee7d35e38c15f0d096850549494"><div class="ttname"><a href="ioat91sam7x256_8h.html#a689aaee7d35e38c15f0d096850549494">AT91C_BASE_PDC_US1</a></div><div class="ttdeci">#define AT91C_BASE_PDC_US1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02673">ioat91sam7x256.h:2673</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2c40b6bd0239ce1aeecba8eef3ba763b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2c40b6bd0239ce1aeecba8eef3ba763b">AT91C_TC_CLKS_TIMER_DIV4_CLOCK</a></div><div class="ttdeci">#define AT91C_TC_CLKS_TIMER_DIV4_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01178">ioat91sam7x256.h:1178</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4b8abdaf9fd33ac0c93e0fe32483ba89"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4b8abdaf9fd33ac0c93e0fe32483ba89">AT91C_EMAC_RJA</a></div><div class="ttdeci">#define AT91C_EMAC_RJA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02346">ioat91sam7x256.h:2346</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a668bcbd8b04661a2eb3ca92dbcc5adda"><div class="ttname"><a href="ioat91sam7x256_8h.html#a668bcbd8b04661a2eb3ca92dbcc5adda">AT91C_CAN_MB7_MFID</a></div><div class="ttdeci">#define AT91C_CAN_MB7_MFID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02301">ioat91sam7x256.h:2301</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a75672780f3968be11be5e56b65cb504a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a></div><div class="ttdeci">struct _AT91S_PIO * AT91PS_PIO</div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adc2655f55dd059852f17b597e49bbdaa"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adc2655f55dd059852f17b597e49bbdaa">_AT91S_USART::US_RPR</a></div><div class="ttdeci">AT91_REG US_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00784">AT91SAM7X256.h:784</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0f99f8f33d09c9f810c819d9318fb63e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0f99f8f33d09c9f810c819d9318fb63e">AT91C_SPI0_PTSR</a></div><div class="ttdeci">#define AT91C_SPI0_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02043">ioat91sam7x256.h:2043</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a027c9b3e454afbc6713cd13dc58ccc98"><div class="ttname"><a href="ioat91sam7x256_8h.html#a027c9b3e454afbc6713cd13dc58ccc98">AT91C_AES_RPR</a></div><div class="ttdeci">#define AT91C_AES_RPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02409">ioat91sam7x256.h:2409</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a6158e1b4b35b79e063382033b525df3b"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a6158e1b4b35b79e063382033b525df3b">_AT91S_PIO::PIO_IFDR</a></div><div class="ttdeci">AT91_REG PIO_IFDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00364">AT91SAM7X256.h:364</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_af640c29856ea42d101514823cb819efa"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#af640c29856ea42d101514823cb819efa">_AT91S_PIO::PIO_ABSR</a></div><div class="ttdeci">AT91_REG PIO_ABSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00385">AT91SAM7X256.h:385</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abc58240679a941a11db833389e9cdb5f"><div class="ttname"><a href="ioat91sam7x256_8h.html#abc58240679a941a11db833389e9cdb5f">AT91C_CKGR_MOSCEN</a></div><div class="ttdeci">#define AT91C_CKGR_MOSCEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00404">ioat91sam7x256.h:404</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a785a86474dd34cda12cac953d4f728a8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a785a86474dd34cda12cac953d4f728a8">AT91C_PWMC_CH1_CCNTR</a></div><div class="ttdeci">#define AT91C_PWMC_CH1_CCNTR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02166">ioat91sam7x256.h:2166</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ad0fcc417d3131cc8e55ab3a5745372c2"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ad0fcc417d3131cc8e55ab3a5745372c2">_AT91S_DBGU::DBGU_TCR</a></div><div class="ttdeci">AT91_REG DBGU_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00302">AT91SAM7X256.h:302</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a6d22e38c7b85e0de6fe4f10bbd9b21ef"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6d22e38c7b85e0de6fe4f10bbd9b21ef">_AT91S_SYS::DBGU_FNTR</a></div><div class="ttdeci">AT91_REG DBGU_FNTR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00088">AT91SAM7X256.h:88</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9ce88e4a133a495c8ac8c6c8083ac582"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9ce88e4a133a495c8ac8c6c8083ac582">AT91C_CKGR_USBDIV_0</a></div><div class="ttdeci">#define AT91C_CKGR_USBDIV_0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00422">ioat91sam7x256.h:422</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a13cecafc8a74c8fa3585626d0265876c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a13cecafc8a74c8fa3585626d0265876c">_AT91S_SYS::PITC_PIVR</a></div><div class="ttdeci">AT91_REG PITC_PIVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00204">AT91SAM7X256.h:204</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af6cbac28da0db80bf81b61cc5a3d44d1"><div class="ttname"><a href="ioat91sam7x256_8h.html#af6cbac28da0db80bf81b61cc5a3d44d1">AT91C_PIOB_IDR</a></div><div class="ttdeci">#define AT91C_PIOB_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01954">ioat91sam7x256.h:1954</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab4d5cbfc2c49dcad06262d863bc70d0c"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab4d5cbfc2c49dcad06262d863bc70d0c">AT91C_TC_BCPC_CLEAR</a></div><div class="ttdeci">#define AT91C_TC_BCPC_CLEAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01255">ioat91sam7x256.h:1255</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7a6ce8443040469721c5eaf1cff06fe4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7a6ce8443040469721c5eaf1cff06fe4">AT91C_CAN_CANEN</a></div><div class="ttdeci">#define AT91C_CAN_CANEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01396">ioat91sam7x256.h:1396</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_aab87ea86f3a65a32f8d4c788cc8c56ae"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#aab87ea86f3a65a32f8d4c788cc8c56ae">_AT91S_AIC::AIC_SVR</a></div><div class="ttdeci">AT91_REG AIC_SVR[32]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00219">AT91SAM7X256.h:219</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac2953ac75981bb75100cdf1d9ef48ce2"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac2953ac75981bb75100cdf1d9ef48ce2">AT91S_SYS</a></div><div class="ttdeci">struct _AT91S_SYS AT91S_SYS</div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a0246331d44896d065805c880720e19ef"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a0246331d44896d065805c880720e19ef">_AT91S_EMAC::EMAC_TSR</a></div><div class="ttdeci">AT91_REG EMAC_TSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01465">AT91SAM7X256.h:1465</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9480f757dc1ab0a0e8c285f24a916e9d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9480f757dc1ab0a0e8c285f24a916e9d">AT91C_MC_ASR</a></div><div class="ttdeci">#define AT91C_MC_ASR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02011">ioat91sam7x256.h:2011</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa071e5024c302d4051cb47cacaa48b70"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa071e5024c302d4051cb47cacaa48b70">AT91C_SSC_RXDIS</a></div><div class="ttdeci">#define AT91C_SSC_RXDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00894">ioat91sam7x256.h:894</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6adc45bea5fc4a45ea9ba09cf6072683"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6adc45bea5fc4a45ea9ba09cf6072683">AT91C_US0_MR</a></div><div class="ttdeci">#define AT91C_US0_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02103">ioat91sam7x256.h:2103</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a1049da06db2ab979642032f6f055055b"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a1049da06db2ab979642032f6f055055b">_AT91S_EMAC::EMAC_CSE</a></div><div class="ttdeci">AT91_REG EMAC_CSE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01486">AT91SAM7X256.h:1486</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeb7cf24ac70fcb768832424fdb168695"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeb7cf24ac70fcb768832424fdb168695">AT91C_PB26_TIOB1</a></div><div class="ttdeci">#define AT91C_PB26_TIOB1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02587">ioat91sam7x256.h:2587</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa7ea5beb1c4866de964022d408fe8f66"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa7ea5beb1c4866de964022d408fe8f66">AT91S_CAN_MB</a></div><div class="ttdeci">struct _AT91S_CAN_MB AT91S_CAN_MB</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8b1fa743c6388662c279b13e931fbf1b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8b1fa743c6388662c279b13e931fbf1b">AT91C_RTTC_RTTINCIEN</a></div><div class="ttdeci">#define AT91C_RTTC_RTTINCIEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00535">ioat91sam7x256.h:535</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a00cafb235b9e46d8227a0bdf82177100"><div class="ttname"><a href="ioat91sam7x256_8h.html#a00cafb235b9e46d8227a0bdf82177100">AT91C_TC_CLKS_TIMER_DIV2_CLOCK</a></div><div class="ttdeci">#define AT91C_TC_CLKS_TIMER_DIV2_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01176">ioat91sam7x256.h:1176</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3901d60bd6f7e7a69bc504eaab545775"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3901d60bd6f7e7a69bc504eaab545775">AT91C_PB21_PCK1</a></div><div class="ttdeci">#define AT91C_PB21_PCK1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02573">ioat91sam7x256.h:2573</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac75869d5dc9e09776095bb722dde7c5e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac75869d5dc9e09776095bb722dde7c5e">AT91C_PIOA_ODSR</a></div><div class="ttdeci">#define AT91C_PIOA_ODSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01923">ioat91sam7x256.h:1923</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4e814893a21894eb09d72d492eb5cff5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4e814893a21894eb09d72d492eb5cff5">AT91C_CAN_ERRP</a></div><div class="ttdeci">#define AT91C_CAN_ERRP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01423">ioat91sam7x256.h:1423</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afbdc9661f6c7a1cc816b4c192b00258f"><div class="ttname"><a href="ioat91sam7x256_8h.html#afbdc9661f6c7a1cc816b4c192b00258f">AT91C_MC_ABTTYP_DATAR</a></div><div class="ttdeci">#define AT91C_MC_ABTTYP_DATAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00624">ioat91sam7x256.h:624</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a1ac52db57a321dbd5cb2d62e2a44ba73"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1ac52db57a321dbd5cb2d62e2a44ba73">_AT91S_SYS::DBGU_RPR</a></div><div class="ttdeci">AT91_REG DBGU_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00090">AT91SAM7X256.h:90</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a693b96e74d50346a96aae2d31cbf1169"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a693b96e74d50346a96aae2d31cbf1169">_AT91S_SSC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00864">AT91SAM7X256.h:864</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afbadae557258fc5fdebd433c7c82e317"><div class="ttname"><a href="ioat91sam7x256_8h.html#afbadae557258fc5fdebd433c7c82e317">AT91C_ADC_TRGEN</a></div><div class="ttdeci">#define AT91C_ADC_TRGEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01645">ioat91sam7x256.h:1645</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a23e6b5020286359a8057ab6ed844bdd9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a23e6b5020286359a8057ab6ed844bdd9">AT91C_DBGU_TNCR</a></div><div class="ttdeci">#define AT91C_DBGU_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01896">ioat91sam7x256.h:1896</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html">_AT91S_PITC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00548">AT91SAM7X256.h:548</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_ae278e1b11eb4e18dea18c099e6a9eb5c"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ae278e1b11eb4e18dea18c099e6a9eb5c">_AT91S_TDES::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01797">AT91SAM7X256.h:1797</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7e4bbffdbca1888ee3c9b9f5ab2bea6e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">AT91C_US_DTRDIS</a></div><div class="ttdeci">#define AT91C_US_DTRDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00805">ioat91sam7x256.h:805</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a69c2f363f47de55fe0e8c63ab24e323c"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a69c2f363f47de55fe0e8c63ab24e323c">_AT91S_PIO::PIO_PPUSR</a></div><div class="ttdeci">AT91_REG PIO_PPUSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00381">AT91SAM7X256.h:381</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab55840ce00a4bfa54acfd8b74809c71d"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab55840ce00a4bfa54acfd8b74809c71d">AT91C_AIC_IECR</a></div><div class="ttdeci">#define AT91C_AIC_IECR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01880">ioat91sam7x256.h:1880</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a1baa67c9707aeee68147f9d39fa6fb4e"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a1baa67c9707aeee68147f9d39fa6fb4e">_AT91S_PWMC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[55]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01043">AT91SAM7X256.h:1043</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abd234cb3ef7260941a9536ae4aa060d0"><div class="ttname"><a href="ioat91sam7x256_8h.html#abd234cb3ef7260941a9536ae4aa060d0">AT91C_CAN_MB3_MCR</a></div><div class="ttdeci">#define AT91C_CAN_MB3_MCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02266">ioat91sam7x256.h:2266</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_aa34c05570476531c96390ff93049ad16"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#aa34c05570476531c96390ff93049ad16">_AT91S_AES::AES_IER</a></div><div class="ttdeci">AT91_REG AES_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01719">AT91SAM7X256.h:1719</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a16ea309864909b0a86967dd5b24fce65"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a16ea309864909b0a86967dd5b24fce65">_AT91S_DBGU::DBGU_RNCR</a></div><div class="ttdeci">AT91_REG DBGU_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00304">AT91SAM7X256.h:304</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af68bcf01606409ed35ea155a32546317"><div class="ttname"><a href="ioat91sam7x256_8h.html#af68bcf01606409ed35ea155a32546317">AT91C_PB12_ETXER</a></div><div class="ttdeci">#define AT91C_PB12_ETXER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02544">ioat91sam7x256.h:2544</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a01077f44487c7d610f8ff9896875bb14"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a01077f44487c7d610f8ff9896875bb14">_AT91S_SYS::DBGU_MR</a></div><div class="ttdeci">AT91_REG DBGU_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00077">AT91SAM7X256.h:77</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af93c30b1c33911e107f7d80ec3bd447b"><div class="ttname"><a href="ioat91sam7x256_8h.html#af93c30b1c33911e107f7d80ec3bd447b">AT91C_PMC_PRES_CLK</a></div><div class="ttdeci">#define AT91C_PMC_PRES_CLK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00470">ioat91sam7x256.h:470</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_afbdc7911d56b2f91fe73ff2ca3de70ca"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#afbdc7911d56b2f91fe73ff2ca3de70ca">_AT91S_EMAC::EMAC_SA3L</a></div><div class="ttdeci">AT91_REG EMAC_SA3L</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01502">AT91SAM7X256.h:1502</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_ae6dfa86a226b1526fe2ff35ebf29aae4"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#ae6dfa86a226b1526fe2ff35ebf29aae4">_AT91S_PMC::PMC_IDR</a></div><div class="ttdeci">AT91_REG PMC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00447">AT91SAM7X256.h:447</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7cfef3966881ac79efe0a889a18f0e0a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7cfef3966881ac79efe0a889a18f0e0a">AT91C_BASE_SSC</a></div><div class="ttdeci">#define AT91C_BASE_SSC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02678">ioat91sam7x256.h:2678</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aede99e037b024330b5986083a7c38e0c"><div class="ttname"><a href="ioat91sam7x256_8h.html#aede99e037b024330b5986083a7c38e0c">AT91C_PIO_PB17</a></div><div class="ttdeci">#define AT91C_PIO_PB17</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02557">ioat91sam7x256.h:2557</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af97fed24c44737498c063fe693fa1dd9"><div class="ttname"><a href="ioat91sam7x256_8h.html#af97fed24c44737498c063fe693fa1dd9">AT91C_TC_EEVTEDG_FALLING</a></div><div class="ttdeci">#define AT91C_TC_EEVTEDG_FALLING</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01201">ioat91sam7x256.h:1201</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a793108c98d4b5928a3a8dcaa4ba9e551"><div class="ttname"><a href="ioat91sam7x256_8h.html#a793108c98d4b5928a3a8dcaa4ba9e551">AT91C_ADC_TRGSEL_TIOA2</a></div><div class="ttdeci">#define AT91C_ADC_TRGSEL_TIOA2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01651">ioat91sam7x256.h:1651</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afcb2a34777dde59debdcdad9ca6f1506"><div class="ttname"><a href="ioat91sam7x256_8h.html#afcb2a34777dde59debdcdad9ca6f1506">AT91C_SPI0_IDR</a></div><div class="ttdeci">#define AT91C_SPI0_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02052">ioat91sam7x256.h:2052</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a758901668775f791c031a2a824ffb149"><div class="ttname"><a href="ioat91sam7x256_8h.html#a758901668775f791c031a2a824ffb149">AT91C_CAN_MB3_MFID</a></div><div class="ttdeci">#define AT91C_CAN_MB3_MFID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02263">ioat91sam7x256.h:2263</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a3634430d76ed81bcbd9f0b04f9c0907e"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a3634430d76ed81bcbd9f0b04f9c0907e">_AT91S_AIC::AIC_ISR</a></div><div class="ttdeci">AT91_REG AIC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00222">AT91SAM7X256.h:222</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7514c6e771f3c319af4797a80412b2c7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7514c6e771f3c319af4797a80412b2c7">AT91C_PA27_PCK3</a></div><div class="ttdeci">#define AT91C_PA27_PCK3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02504">ioat91sam7x256.h:2504</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac334ec5d6b396e653abffe96a8d42904"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac334ec5d6b396e653abffe96a8d42904">AT91C_PWMC_CDTY</a></div><div class="ttdeci">#define AT91C_PWMC_CDTY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01023">ioat91sam7x256.h:1023</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a299cd73e0ae4143389b72fd27112d32d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a299cd73e0ae4143389b72fd27112d32d">AT91C_TDES_TNCR</a></div><div class="ttdeci">#define AT91C_TDES_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02430">ioat91sam7x256.h:2430</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a08782f417baf5ca5868383add7597754"><div class="ttname"><a href="ioat91sam7x256_8h.html#a08782f417baf5ca5868383add7597754">AT91C_TC_ACPC_CLEAR</a></div><div class="ttdeci">#define AT91C_TC_ACPC_CLEAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01230">ioat91sam7x256.h:1230</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a530883d094b52082a5d1fdd12e143eb2"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a530883d094b52082a5d1fdd12e143eb2">_AT91S_TC::TC_SR</a></div><div class="ttdeci">AT91_REG TC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01163">AT91SAM7X256.h:1163</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a05f6c1ccfc8bd18a81badd526c28a5fb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a05f6c1ccfc8bd18a81badd526c28a5fb">AT91C_PB6_ERX1</a></div><div class="ttdeci">#define AT91C_PB6_ERX1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02608">ioat91sam7x256.h:2608</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a1d59f43cdd05883f54b02ecff08683bb"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a1d59f43cdd05883f54b02ecff08683bb">_AT91S_TDES::TDES_VR</a></div><div class="ttdeci">AT91_REG TDES_VR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01812">AT91SAM7X256.h:1812</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n___m_b_html_a88174644fd6cf4e176034b1fe7d8d16c"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html#a88174644fd6cf4e176034b1fe7d8d16c">_AT91S_CAN_MB::CAN_MB_MAM</a></div><div class="ttdeci">AT91_REG CAN_MB_MAM</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01321">AT91SAM7X256.h:1321</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae13d5394223291f9364fb14552d4771c"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae13d5394223291f9364fb14552d4771c">AT91C_PMC_IER</a></div><div class="ttdeci">#define AT91C_PMC_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01988">ioat91sam7x256.h:1988</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a89af683d676b67f1ad69fb6412954e4b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a89af683d676b67f1ad69fb6412954e4b">AT91C_SPI_ENDTX</a></div><div class="ttdeci">#define AT91C_SPI_ENDTX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00736">ioat91sam7x256.h:736</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abc583accceb7605cd8a6d24e93961e87"><div class="ttname"><a href="ioat91sam7x256_8h.html#abc583accceb7605cd8a6d24e93961e87">AT91C_ID_UDP</a></div><div class="ttdeci">#define AT91C_ID_UDP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02630">ioat91sam7x256.h:2630</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9e146b433b854574a042907c3a79c056"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9e146b433b854574a042907c3a79c056">AT91C_CAN_BOFF</a></div><div class="ttdeci">#define AT91C_CAN_BOFF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01424">ioat91sam7x256.h:1424</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad1b346268355084f920449b3feb0e219"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad1b346268355084f920449b3feb0e219">AT91C_CAN_MB1</a></div><div class="ttdeci">#define AT91C_CAN_MB1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01406">ioat91sam7x256.h:1406</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1d5cbe99f6c3f26f59d2bbfb20491d04"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1d5cbe99f6c3f26f59d2bbfb20491d04">AT91C_BASE_CAN_MB6</a></div><div class="ttdeci">#define AT91C_BASE_CAN_MB6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02696">ioat91sam7x256.h:2696</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a853cd7a504bc4cb3ce240b16f7ef226c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a853cd7a504bc4cb3ce240b16f7ef226c">AT91C_ID_PWMC</a></div><div class="ttdeci">#define AT91C_ID_PWMC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02629">ioat91sam7x256.h:2629</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ae9601174b6ac1228d3f301d06012b8a7"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ae9601174b6ac1228d3f301d06012b8a7">_AT91S_EMAC::EMAC_SA2H</a></div><div class="ttdeci">AT91_REG EMAC_SA2H</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01501">AT91SAM7X256.h:1501</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a86423640825d970c7eabc2cb6820d659"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a86423640825d970c7eabc2cb6820d659">_AT91S_SYS::DBGU_IDR</a></div><div class="ttdeci">AT91_REG DBGU_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00079">AT91SAM7X256.h:79</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a742551597beffa41c6c784fded134ca6"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a742551597beffa41c6c784fded134ca6">_AT91S_SPI::SPI_TPR</a></div><div class="ttdeci">AT91_REG SPI_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00698">AT91SAM7X256.h:698</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_ae39a01eba4ba3b48c33db3e14b0a6981"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#ae39a01eba4ba3b48c33db3e14b0a6981">_AT91S_TWI::TWI_IMR</a></div><div class="ttdeci">AT91_REG TWI_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00968">AT91SAM7X256.h:968</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a68a68b7ddece23f584f3d6be87b6ab46"><div class="ttname"><a href="ioat91sam7x256_8h.html#a68a68b7ddece23f584f3d6be87b6ab46">AT91C_CAN_MB4_MID</a></div><div class="ttdeci">#define AT91C_CAN_MB4_MID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02272">ioat91sam7x256.h:2272</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abc9bd6435abbf87311d1aba24c24ed5b"><div class="ttname"><a href="ioat91sam7x256_8h.html#abc9bd6435abbf87311d1aba24c24ed5b">AT91C_DBGU_PTSR</a></div><div class="ttdeci">#define AT91C_DBGU_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01895">ioat91sam7x256.h:1895</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa8414408466eaac0fcf732684368f7b0"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa8414408466eaac0fcf732684368f7b0">AT91C_RSTC_RCR</a></div><div class="ttdeci">#define AT91C_RSTC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01991">ioat91sam7x256.h:1991</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2b621cf62f73979cc9209de2aede09c2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2b621cf62f73979cc9209de2aede09c2">AT91C_TDES_RPR</a></div><div class="ttdeci">#define AT91C_TDES_RPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02429">ioat91sam7x256.h:2429</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae472c5bf54ae7f27af0d10cbf25c370e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae472c5bf54ae7f27af0d10cbf25c370e">AT91C_ADC_EOC4</a></div><div class="ttdeci">#define AT91C_ADC_EOC4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01681">ioat91sam7x256.h:1681</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a08bbc0aa3824e13f42b2976c589474c1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a08bbc0aa3824e13f42b2976c589474c1">AT91S_EMAC</a></div><div class="ttdeci">struct _AT91S_EMAC AT91S_EMAC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a26bb61f30f66cf9e74945c0fe6c8081d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a26bb61f30f66cf9e74945c0fe6c8081d">AT91C_US0_BRGR</a></div><div class="ttdeci">#define AT91C_US0_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02097">ioat91sam7x256.h:2097</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af98661b11ed9a3a28903695c0f9959e9"><div class="ttname"><a href="ioat91sam7x256_8h.html#af98661b11ed9a3a28903695c0f9959e9">AT91C_SPI1_RNPR</a></div><div class="ttdeci">#define AT91C_SPI1_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02025">ioat91sam7x256.h:2025</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a41bc9657a3781147caba9eb659c440bd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a41bc9657a3781147caba9eb659c440bd">AT91C_DBGU_TCR</a></div><div class="ttdeci">#define AT91C_DBGU_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01887">ioat91sam7x256.h:1887</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afb9632ac3fac1ad2c041c621692d1365"><div class="ttname"><a href="ioat91sam7x256_8h.html#afb9632ac3fac1ad2c041c621692d1365">AT91C_CAN_IER</a></div><div class="ttdeci">#define AT91C_CAN_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02310">ioat91sam7x256.h:2310</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3e22415070eb929134f1e8136d65e2b3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3e22415070eb929134f1e8136d65e2b3">AT91C_SSC_IDR</a></div><div class="ttdeci">#define AT91C_SSC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02126">ioat91sam7x256.h:2126</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a9cc920a79f4e926dd6dbaa50c96bb946"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9cc920a79f4e926dd6dbaa50c96bb946">_AT91S_SYS::Reserved14</a></div><div class="ttdeci">AT91_REG Reserved14[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00144">AT91SAM7X256.h:144</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adb0859b2f4e268443144c8a12372740b"><div class="ttname"><a href="ioat91sam7x256_8h.html#adb0859b2f4e268443144c8a12372740b">AT91C_US0_TTGR</a></div><div class="ttdeci">#define AT91C_US0_TTGR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02102">ioat91sam7x256.h:2102</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a81dbef95013739a5ef061116c4ed4ddb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a81dbef95013739a5ef061116c4ed4ddb">AT91PS_CAN</a></div><div class="ttdeci">struct _AT91S_CAN * AT91PS_CAN</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab972fb427ab40b0f4cf26ca7821070ee"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab972fb427ab40b0f4cf26ca7821070ee">AT91C_ID_SPI1</a></div><div class="ttdeci">#define AT91C_ID_SPI1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02624">ioat91sam7x256.h:2624</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a04b0f1fc04bd6d6d11a5e194b2214188"><div class="ttname"><a href="ioat91sam7x256_8h.html#a04b0f1fc04bd6d6d11a5e194b2214188">AT91C_TC_BSWTRG</a></div><div class="ttdeci">#define AT91C_TC_BSWTRG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01262">ioat91sam7x256.h:1262</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abf803377d831045384c1b12293880e75"><div class="ttname"><a href="ioat91sam7x256_8h.html#abf803377d831045384c1b12293880e75">AT91C_AIC_IPR</a></div><div class="ttdeci">#define AT91C_AIC_IPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01878">ioat91sam7x256.h:1878</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4e801e6efe31b19ce0259d2bc7d9bb75"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4e801e6efe31b19ce0259d2bc7d9bb75">AT91C_US_NBSTOP</a></div><div class="ttdeci">#define AT91C_US_NBSTOP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00829">ioat91sam7x256.h:829</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac08c580d1104dbcb56dc2395a67e0c32"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac08c580d1104dbcb56dc2395a67e0c32">AT91C_CAN_BRP</a></div><div class="ttdeci">#define AT91C_CAN_BRP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01445">ioat91sam7x256.h:1445</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a51003d4a42a14b09c31e40b112a3444e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a51003d4a42a14b09c31e40b112a3444e">AT91C_MC_PROGE</a></div><div class="ttdeci">#define AT91C_MC_PROGE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00634">ioat91sam7x256.h:634</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a26d31e1aaffcdb5383f9ad995e757ce8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a26d31e1aaffcdb5383f9ad995e757ce8">AT91C_TWI_IADRSZ_3_BYTE</a></div><div class="ttdeci">#define AT91C_TWI_IADRSZ_3_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00984">ioat91sam7x256.h:984</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ad41d842c79c1ab9c61ce54ea73befb8f"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ad41d842c79c1ab9c61ce54ea73befb8f">_AT91S_EMAC::EMAC_FCSE</a></div><div class="ttdeci">AT91_REG EMAC_FCSE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01480">AT91SAM7X256.h:1480</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5f5906b2353858357fa0d4375aa7a358"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5f5906b2353858357fa0d4375aa7a358">AT91S_SSC</a></div><div class="ttdeci">struct _AT91S_SSC AT91S_SSC</div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ac5726a8c4ddf9a339f0c01d562154894"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ac5726a8c4ddf9a339f0c01d562154894">_AT91S_EMAC::EMAC_RSE</a></div><div class="ttdeci">AT91_REG EMAC_RSE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01489">AT91SAM7X256.h:1489</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_ac31769bde6275ec6eb5dc7f570e693ef"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ac31769bde6275ec6eb5dc7f570e693ef">_AT91S_TDES::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[37]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01811">AT91SAM7X256.h:1811</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad82c9e23066554637f65bc863f35a0e6"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad82c9e23066554637f65bc863f35a0e6">AT91C_RSTC_RMR</a></div><div class="ttdeci">#define AT91C_RSTC_RMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01992">ioat91sam7x256.h:1992</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a282cdfced51e6e2967656cbf51eb5d89"><div class="ttname"><a href="ioat91sam7x256_8h.html#a282cdfced51e6e2967656cbf51eb5d89">AT91C_CAN_SR</a></div><div class="ttdeci">#define AT91C_CAN_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02317">ioat91sam7x256.h:2317</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a603c194be20d1f98b58c360e1862fac5"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a603c194be20d1f98b58c360e1862fac5">_AT91S_SSC::SSC_TCR</a></div><div class="ttdeci">AT91_REG SSC_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00883">AT91SAM7X256.h:883</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adadec3a70db57a422239c631a6c95937"><div class="ttname"><a href="ioat91sam7x256_8h.html#adadec3a70db57a422239c631a6c95937">AT91C_SPI1_IER</a></div><div class="ttdeci">#define AT91C_SPI1_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02030">ioat91sam7x256.h:2030</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8d6d24987acd9d2412e5cf72706a783f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8d6d24987acd9d2412e5cf72706a783f">AT91C_PIOA_ASR</a></div><div class="ttdeci">#define AT91C_PIOA_ASR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01932">ioat91sam7x256.h:1932</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9eaab47529d85c7eea6e644e216ea944"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9eaab47529d85c7eea6e644e216ea944">AT91C_PMC_PCK1RDY</a></div><div class="ttdeci">#define AT91C_PMC_PCK1RDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00483">ioat91sam7x256.h:483</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a364c37442845f55309a2bd2a570fa65b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a364c37442845f55309a2bd2a570fa65b">AT91C_MC_GPNVM2</a></div><div class="ttdeci">#define AT91C_MC_GPNVM2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00658">ioat91sam7x256.h:658</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3d4574db4ddce97f63e67b4a0cc948d3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3d4574db4ddce97f63e67b4a0cc948d3">AT91C_TC_ASWTRG_NONE</a></div><div class="ttdeci">#define AT91C_TC_ASWTRG_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01243">ioat91sam7x256.h:1243</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a9e2a379cc2a8a64b215de556a0ba8b2e"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a9e2a379cc2a8a64b215de556a0ba8b2e">_AT91S_PDC::PDC_TCR</a></div><div class="ttdeci">AT91_REG PDC_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00265">AT91SAM7X256.h:265</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a928cb94b3d4345577eb71a0384f1e2b1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a928cb94b3d4345577eb71a0384f1e2b1">AT91C_SSC_FSDEN</a></div><div class="ttdeci">#define AT91C_SSC_FSDEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00937">ioat91sam7x256.h:937</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a6219ff0520bc90a0c1eef988bd253d48"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a6219ff0520bc90a0c1eef988bd253d48">_AT91S_PIO::PIO_PER</a></div><div class="ttdeci">AT91_REG PIO_PER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00355">AT91SAM7X256.h:355</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a0102ddfa3880dedcd952195bda899d28"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0102ddfa3880dedcd952195bda899d28">_AT91S_SYS::PIOB_BSR</a></div><div class="ttdeci">AT91_REG PIOB_BSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00166">AT91SAM7X256.h:166</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a629aa8862a55688737cfafeba65ec9d6"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a629aa8862a55688737cfafeba65ec9d6">_AT91S_SSC::SSC_RNPR</a></div><div class="ttdeci">AT91_REG SSC_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00884">AT91SAM7X256.h:884</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a94576c033a97680baef94a239ff51457"><div class="ttname"><a href="ioat91sam7x256_8h.html#a94576c033a97680baef94a239ff51457">AT91C_SSC_ENDTX</a></div><div class="ttdeci">#define AT91C_SSC_ENDTX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00941">ioat91sam7x256.h:941</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acac44f7aa3c5256f6d1f2fce7174b45f"><div class="ttname"><a href="ioat91sam7x256_8h.html#acac44f7aa3c5256f6d1f2fce7174b45f">AT91C_AIC_FFER</a></div><div class="ttdeci">#define AT91C_AIC_FFER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01879">ioat91sam7x256.h:1879</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad799c86acf8342e36503ba1c25b073c7"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad799c86acf8342e36503ba1c25b073c7">AT91C_ADC_START</a></div><div class="ttdeci">#define AT91C_ADC_START</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01643">ioat91sam7x256.h:1643</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acc02b858dae6dce85049fea8e2c06e61"><div class="ttname"><a href="ioat91sam7x256_8h.html#acc02b858dae6dce85049fea8e2c06e61">AT91C_PIO_PB19</a></div><div class="ttdeci">#define AT91C_PIO_PB19</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02563">ioat91sam7x256.h:2563</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3d9bb642faa2a39e4ec98341a3bd1284"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3d9bb642faa2a39e4ec98341a3bd1284">AT91C_CAN_MR</a></div><div class="ttdeci">#define AT91C_CAN_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02313">ioat91sam7x256.h:2313</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab49990c4303faa7aa6c0165a602b3931"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab49990c4303faa7aa6c0165a602b3931">AT91C_MC_LOCKS15</a></div><div class="ttdeci">#define AT91C_MC_LOCKS15</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00679">ioat91sam7x256.h:679</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1cd73ca1d063e42aafce7231484c46ac"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1cd73ca1d063e42aafce7231484c46ac">AT91C_SPI1_TNPR</a></div><div class="ttdeci">#define AT91C_SPI1_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02022">ioat91sam7x256.h:2022</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae48c03ce04459be6c814abdfab687665"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae48c03ce04459be6c814abdfab687665">AT91C_DBGU_THR</a></div><div class="ttdeci">#define AT91C_DBGU_THR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01907">ioat91sam7x256.h:1907</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a40183e67ee0cd76efd705bd1dfd5aa46"><div class="ttname"><a href="ioat91sam7x256_8h.html#a40183e67ee0cd76efd705bd1dfd5aa46">AT91C_CAN_LPM</a></div><div class="ttdeci">#define AT91C_CAN_LPM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01397">ioat91sam7x256.h:1397</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a553675e94a17042b594cc5b6421ed123"><div class="ttname"><a href="ioat91sam7x256_8h.html#a553675e94a17042b594cc5b6421ed123">AT91C_PWMC_CH0_CMR</a></div><div class="ttdeci">#define AT91C_PWMC_CH0_CMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02173">ioat91sam7x256.h:2173</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab71cc78f9acf543d633fa4932ac6d0af"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab71cc78f9acf543d633fa4932ac6d0af">AT91C_TC2_RA</a></div><div class="ttdeci">#define AT91C_TC2_RA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02225">ioat91sam7x256.h:2225</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4a16016019a53273acaf6f2c38340ecb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4a16016019a53273acaf6f2c38340ecb">AT91C_ID_AES</a></div><div class="ttdeci">#define AT91C_ID_AES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02637">ioat91sam7x256.h:2637</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_af0a41cf819ea1e66f830d075116177db"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#af0a41cf819ea1e66f830d075116177db">_AT91S_TCB::TCB_TC2</a></div><div class="ttdeci">AT91S_TC TCB_TC2</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01291">AT91SAM7X256.h:1291</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a07e418665c8f21c9fb4d5ea7086dbbba"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a07e418665c8f21c9fb4d5ea7086dbbba">_AT91S_SYS::Reserved20</a></div><div class="ttdeci">AT91_REG Reserved20[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00176">AT91SAM7X256.h:176</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a70ce543268d24ca798bb1ab7b170064f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a70ce543268d24ca798bb1ab7b170064f">AT91C_TC_CLKS_XC1</a></div><div class="ttdeci">#define AT91C_TC_CLKS_XC1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01181">ioat91sam7x256.h:1181</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5487ae098e64da65b30e9e46eac4e9f1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5487ae098e64da65b30e9e46eac4e9f1">AT91C_US_PAR_NONE</a></div><div class="ttdeci">#define AT91C_US_PAR_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00325">ioat91sam7x256.h:325</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_aae3bfa4a88c29f53b43ad4d6fde4b6ee"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#aae3bfa4a88c29f53b43ad4d6fde4b6ee">_AT91S_PMC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00433">AT91SAM7X256.h:433</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aad0995795a79ac1c1f1b74815f8e2293"><div class="ttname"><a href="ioat91sam7x256_8h.html#aad0995795a79ac1c1f1b74815f8e2293">AT91C_ADC_CH2</a></div><div class="ttdeci">#define AT91C_ADC_CH2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01668">ioat91sam7x256.h:1668</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa41bd5e572d248257ae58251d5f696eb"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa41bd5e572d248257ae58251d5f696eb">AT91C_PIO_PB26</a></div><div class="ttdeci">#define AT91C_PIO_PB26</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02586">ioat91sam7x256.h:2586</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1b3fbdb62ca970ae579a3672e8cf9c1d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1b3fbdb62ca970ae579a3672e8cf9c1d">AT91C_MC_MISADD</a></div><div class="ttdeci">#define AT91C_MC_MISADD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00618">ioat91sam7x256.h:618</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a485a64212cf24e677c95d32e0bf77bf4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a485a64212cf24e677c95d32e0bf77bf4">AT91C_US_USMODE_ISO7816_0</a></div><div class="ttdeci">#define AT91C_US_USMODE_ISO7816_0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00814">ioat91sam7x256.h:814</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a1a30016762e6cf6a1c2d7558b1092f3e"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a1a30016762e6cf6a1c2d7558b1092f3e">_AT91S_DBGU::DBGU_IMR</a></div><div class="ttdeci">AT91_REG DBGU_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00289">AT91SAM7X256.h:289</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a53c28c925fd757be79bb9f07be5cf951"><div class="ttname"><a href="ioat91sam7x256_8h.html#a53c28c925fd757be79bb9f07be5cf951">AT91C_US_CHMODE</a></div><div class="ttdeci">#define AT91C_US_CHMODE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00327">ioat91sam7x256.h:327</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a972700edcba18d5ec76efb303adbad79"><div class="ttname"><a href="ioat91sam7x256_8h.html#a972700edcba18d5ec76efb303adbad79">AT91C_ADC_SWRST</a></div><div class="ttdeci">#define AT91C_ADC_SWRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01642">ioat91sam7x256.h:1642</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8cc9b4f4ced402d5a60422015497bc1a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8cc9b4f4ced402d5a60422015497bc1a">AT91C_US_PAR_MULTI_DROP</a></div><div class="ttdeci">#define AT91C_US_PAR_MULTI_DROP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00326">ioat91sam7x256.h:326</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ae23b5cad1030ff32f087252ee92aa262"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ae23b5cad1030ff32f087252ee92aa262">_AT91S_SYS::PMC_PCKR</a></div><div class="ttdeci">AT91_REG PMC_PCKR[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00187">AT91SAM7X256.h:187</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a75495b044c0e6c95ff7c729cb56870de"><div class="ttname"><a href="ioat91sam7x256_8h.html#a75495b044c0e6c95ff7c729cb56870de">AT91C_PIOB_OSR</a></div><div class="ttdeci">#define AT91C_PIOB_OSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01963">ioat91sam7x256.h:1963</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1f2daa04e941f4f6dab81453467dfa9f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1f2daa04e941f4f6dab81453467dfa9f">AT91C_US1_CSR</a></div><div class="ttdeci">#define AT91C_US1_CSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02074">ioat91sam7x256.h:2074</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_ae21ff7e7ffdcba6bec230e09e87b3dd1"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#ae21ff7e7ffdcba6bec230e09e87b3dd1">_AT91S_CAN::CAN_MB2</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB2</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01379">AT91SAM7X256.h:1379</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a0c9c6edf94968a23bfecf78872abe945"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a0c9c6edf94968a23bfecf78872abe945">_AT91S_PWMC::PWMC_ENA</a></div><div class="ttdeci">AT91_REG PWMC_ENA</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01036">AT91SAM7X256.h:1036</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7b745aa903b20634e602c496fcad07bc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7b745aa903b20634e602c496fcad07bc">AT91C_TC_ASWTRG</a></div><div class="ttdeci">#define AT91C_TC_ASWTRG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01242">ioat91sam7x256.h:1242</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a3387f8e5edd3ec827ed68f194b7c7b0e"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3387f8e5edd3ec827ed68f194b7c7b0e">_AT91S_SYS::PMC_PCSR</a></div><div class="ttdeci">AT91_REG PMC_PCSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00179">AT91SAM7X256.h:179</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a09cf6a8ffec373af5be6af2bbe4a2b46"><div class="ttname"><a href="ioat91sam7x256_8h.html#a09cf6a8ffec373af5be6af2bbe4a2b46">AT91C_RTTC_RTVR</a></div><div class="ttdeci">#define AT91C_RTTC_RTVR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01997">ioat91sam7x256.h:1997</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afa4afd5ef56ff009bde9e6e44ab5aae7"><div class="ttname"><a href="ioat91sam7x256_8h.html#afa4afd5ef56ff009bde9e6e44ab5aae7">AT91C_MC_FCMD_START_PROG</a></div><div class="ttdeci">#define AT91C_MC_FCMD_START_PROG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00644">ioat91sam7x256.h:644</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac5f6642a35bcb83fbe8cf358511ba895"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac5f6642a35bcb83fbe8cf358511ba895">AT91C_BASE_TC0</a></div><div class="ttdeci">#define AT91C_BASE_TC0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02686">ioat91sam7x256.h:2686</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4ca7975eb170ea029255aa13efe63908"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4ca7975eb170ea029255aa13efe63908">AT91C_PWMC_CHID0</a></div><div class="ttdeci">#define AT91C_PWMC_CHID0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01057">ioat91sam7x256.h:1057</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad0fa67049a0c2e2c6d94fada1229174d"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad0fa67049a0c2e2c6d94fada1229174d">AT91C_ADC_TRGEN_DIS</a></div><div class="ttdeci">#define AT91C_ADC_TRGEN_DIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01646">ioat91sam7x256.h:1646</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a38c7f20272da9adc377b5061f1614ccb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a38c7f20272da9adc377b5061f1614ccb">AT91C_PITC_PIIR</a></div><div class="ttdeci">#define AT91C_PITC_PIIR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02002">ioat91sam7x256.h:2002</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab855295715655f9586ee0464e78e1b95"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab855295715655f9586ee0464e78e1b95">AT91C_SPI0_SR</a></div><div class="ttdeci">#define AT91C_SPI0_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02051">ioat91sam7x256.h:2051</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aafeaab3c273a4901d0c1ce6e27290623"><div class="ttname"><a href="ioat91sam7x256_8h.html#aafeaab3c273a4901d0c1ce6e27290623">AT91C_US0_IF</a></div><div class="ttdeci">#define AT91C_US0_IF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02109">ioat91sam7x256.h:2109</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a82f7144ee5d89095019e0bb6d27937db"><div class="ttname"><a href="ioat91sam7x256_8h.html#a82f7144ee5d89095019e0bb6d27937db">AT91C_PB19_PWM0</a></div><div class="ttdeci">#define AT91C_PB19_PWM0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02564">ioat91sam7x256.h:2564</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a078502d40816a815a5ab187fde36e01c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a078502d40816a815a5ab187fde36e01c">_AT91S_ADC::ADC_IMR</a></div><div class="ttdeci">AT91_REG ADC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01619">AT91SAM7X256.h:1619</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac0e07aa9c32da2093dca301108785c77"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac0e07aa9c32da2093dca301108785c77">AT91C_SPI_MODF</a></div><div class="ttdeci">#define AT91C_SPI_MODF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00733">ioat91sam7x256.h:733</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3bc62ade214eebfa2a41f66e8fd90fac"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3bc62ade214eebfa2a41f66e8fd90fac">AT91C_PIO_PB10</a></div><div class="ttdeci">#define AT91C_PIO_PB10</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02537">ioat91sam7x256.h:2537</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5a0c0952a545df22e902bcd6f3aef440"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5a0c0952a545df22e902bcd6f3aef440">AT91C_EMAC_SA4L</a></div><div class="ttdeci">#define AT91C_EMAC_SA4L</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02331">ioat91sam7x256.h:2331</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a658342079ef86ca02b400bca590157c5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a658342079ef86ca02b400bca590157c5">AT91C_AIC_DCR</a></div><div class="ttdeci">#define AT91C_AIC_DCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01871">ioat91sam7x256.h:1871</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae44fb459758a0324a901523329c5c4ff"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae44fb459758a0324a901523329c5c4ff">AT91C_CAN_MB4_MCR</a></div><div class="ttdeci">#define AT91C_CAN_MB4_MCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02277">ioat91sam7x256.h:2277</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3184357c284cf8d1fbede2bfaa0df4f0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3184357c284cf8d1fbede2bfaa0df4f0">AT91C_AIC_NFIQ</a></div><div class="ttdeci">#define AT91C_AIC_NFIQ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00252">ioat91sam7x256.h:252</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a46587d3344f065d9db3ffea75e4e3ed0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a46587d3344f065d9db3ffea75e4e3ed0">AT91C_TC0_RB</a></div><div class="ttdeci">#define AT91C_TC0_RB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02202">ioat91sam7x256.h:2202</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1c75aa90c4104c77acc173c09e733745"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1c75aa90c4104c77acc173c09e733745">AT91C_AES_PTCR</a></div><div class="ttdeci">#define AT91C_AES_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02402">ioat91sam7x256.h:2402</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a704e369faafba3cd58c5736b5bd38518"><div class="ttname"><a href="ioat91sam7x256_8h.html#a704e369faafba3cd58c5736b5bd38518">AT91C_PA30_PCK2</a></div><div class="ttdeci">#define AT91C_PA30_PCK2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02515">ioat91sam7x256.h:2515</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a45d31aa2c0bb45828974f29764d4341f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a45d31aa2c0bb45828974f29764d4341f">AT91C_US_FRAME</a></div><div class="ttdeci">#define AT91C_US_FRAME</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00338">ioat91sam7x256.h:338</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a95eee70079408b5151b96661759c9c9c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a></div><div class="ttdeci">struct _AT91S_UDP * AT91PS_UDP</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abf509e246096749bcfa34b26932317ef"><div class="ttname"><a href="ioat91sam7x256_8h.html#abf509e246096749bcfa34b26932317ef">AT91C_EMAC_RLCE</a></div><div class="ttdeci">#define AT91C_EMAC_RLCE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01550">ioat91sam7x256.h:1550</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a15d473588119af649205c986be0e6639"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a15d473588119af649205c986be0e6639">_AT91S_PDC::PDC_TPR</a></div><div class="ttdeci">AT91_REG PDC_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00264">AT91SAM7X256.h:264</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1">AT91C_UDP_GLBSTATE</a></div><div class="ttdeci">#define AT91C_UDP_GLBSTATE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02197">ioat91sam7x256.h:2197</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afb2fdffcba2d13815013bead9298e9f8"><div class="ttname"><a href="ioat91sam7x256_8h.html#afb2fdffcba2d13815013bead9298e9f8">AT91C_PA25_NPCS11</a></div><div class="ttdeci">#define AT91C_PA25_NPCS11</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02498">ioat91sam7x256.h:2498</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a091b71f9f606a54b115910aed19d5416"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a091b71f9f606a54b115910aed19d5416">_AT91S_USART::US_MR</a></div><div class="ttdeci">AT91_REG US_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00768">AT91SAM7X256.h:768</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_af9790a9208a6ae1554938439df1872d3"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#af9790a9208a6ae1554938439df1872d3">_AT91S_AIC::AIC_FFDR</a></div><div class="ttdeci">AT91_REG AIC_FFDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00236">AT91SAM7X256.h:236</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a556b96c91a5a7ebbfa8e11a02be83e48"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a556b96c91a5a7ebbfa8e11a02be83e48">_AT91S_SYS::DBGU_RHR</a></div><div class="ttdeci">AT91_REG DBGU_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00082">AT91SAM7X256.h:82</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_s_t_c_html_af5f89e2cc25c4435f046ef4b53d3f298"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html#af5f89e2cc25c4435f046ef4b53d3f298">_AT91S_RSTC::RSTC_RSR</a></div><div class="ttdeci">AT91_REG RSTC_RSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00495">AT91SAM7X256.h:495</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4cccd19cfbd79fa795a21c2d3c4aefaa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4cccd19cfbd79fa795a21c2d3c4aefaa">AT91C_SSC_SR</a></div><div class="ttdeci">#define AT91C_SSC_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02131">ioat91sam7x256.h:2131</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2282046182b9d9e56f33e32b84b90c19"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2282046182b9d9e56f33e32b84b90c19">AT91C_PIOA_IER</a></div><div class="ttdeci">#define AT91C_PIOA_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01915">ioat91sam7x256.h:1915</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9145c129d70318b62f4a5c53aeaeac0d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9145c129d70318b62f4a5c53aeaeac0d">AT91C_PIOA_IFER</a></div><div class="ttdeci">#define AT91C_PIOA_IFER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01928">ioat91sam7x256.h:1928</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a466a95b5a494e3c46e3d865a683b20fe"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a466a95b5a494e3c46e3d865a683b20fe">_AT91S_PIO::PIO_SODR</a></div><div class="ttdeci">AT91_REG PIO_SODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00367">AT91SAM7X256.h:367</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae1b540599d25fd3e08e7796a4abad209"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae1b540599d25fd3e08e7796a4abad209">AT91C_US1_BRGR</a></div><div class="ttdeci">#define AT91C_US1_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02080">ioat91sam7x256.h:2080</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html">_AT91S_EMAC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01460">AT91SAM7X256.h:1460</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ad0b62db4d5490f3f3868fc10e36d300c"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ad0b62db4d5490f3f3868fc10e36d300c">_AT91S_AIC::AIC_FFER</a></div><div class="ttdeci">AT91_REG AIC_FFER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00235">AT91SAM7X256.h:235</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a084f2cf43aa620b87b685b910eee8929"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a084f2cf43aa620b87b685b910eee8929">_AT91S_SSC::SSC_CMR</a></div><div class="ttdeci">AT91_REG SSC_CMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00863">AT91SAM7X256.h:863</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a34e8479d9c349a28b1c85fd2263a971e"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a34e8479d9c349a28b1c85fd2263a971e">_AT91S_SYS::PIOB_IDR</a></div><div class="ttdeci">AT91_REG PIOB_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00154">AT91SAM7X256.h:154</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8d1fc6d0940a0d04372c172882516c32"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8d1fc6d0940a0d04372c172882516c32">AT91C_PIOA_IDR</a></div><div class="ttdeci">#define AT91C_PIOA_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01922">ioat91sam7x256.h:1922</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a25c9e10a822050804bfb5447bba9ea98"><div class="ttname"><a href="ioat91sam7x256_8h.html#a25c9e10a822050804bfb5447bba9ea98">AT91C_MC_ABTTYP_DATAW</a></div><div class="ttdeci">#define AT91C_MC_ABTTYP_DATAW</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00625">ioat91sam7x256.h:625</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5008f2f510effd06886208cf385e03d5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5008f2f510effd06886208cf385e03d5">AT91C_PMC_PRES</a></div><div class="ttdeci">#define AT91C_PMC_PRES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00469">ioat91sam7x256.h:469</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4f52028aab7283bbb6db66b4b2c0c6d1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4f52028aab7283bbb6db66b4b2c0c6d1">AT91C_VREG_MR</a></div><div class="ttdeci">#define AT91C_VREG_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02009">ioat91sam7x256.h:2009</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af6a21e460ed495bf7b687e3f013d1eab"><div class="ttname"><a href="ioat91sam7x256_8h.html#af6a21e460ed495bf7b687e3f013d1eab">AT91C_EMAC_LB</a></div><div class="ttdeci">#define AT91C_EMAC_LB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01515">ioat91sam7x256.h:1515</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3dec64ac6abe553b9f31f0063fa60d22"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3dec64ac6abe553b9f31f0063fa60d22">AT91C_EMAC_JFRAME</a></div><div class="ttdeci">#define AT91C_EMAC_JFRAME</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01531">ioat91sam7x256.h:1531</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ab6e09edeb5fc1310ca1222e857c76176"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ab6e09edeb5fc1310ca1222e857c76176">_AT91S_USART::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[5]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00778">AT91SAM7X256.h:778</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1c0e5e7b59e359eedb5de2b7e1d0eae9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1c0e5e7b59e359eedb5de2b7e1d0eae9">AT91C_PA9_CTS1</a></div><div class="ttdeci">#define AT91C_PA9_CTS1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02530">ioat91sam7x256.h:2530</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a17851bbaec8dedf26164206f05f91652"><div class="ttname"><a href="ioat91sam7x256_8h.html#a17851bbaec8dedf26164206f05f91652">AT91C_PIO_PB2</a></div><div class="ttdeci">#define AT91C_PIO_PB2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02566">ioat91sam7x256.h:2566</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a349bedaf39d08bb9b1cd019b01f606b8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a349bedaf39d08bb9b1cd019b01f606b8">AT91C_EMAC_IRXFCS</a></div><div class="ttdeci">#define AT91C_EMAC_IRXFCS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01553">ioat91sam7x256.h:1553</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab106d256f2373c4b8954adcadad53eca"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab106d256f2373c4b8954adcadad53eca">AT91C_PIO_PA14</a></div><div class="ttdeci">#define AT91C_PIO_PA14</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02465">ioat91sam7x256.h:2465</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a201e8ea57982323381383ee894c9aea4"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a201e8ea57982323381383ee894c9aea4">_AT91S_EMAC::EMAC_MAN</a></div><div class="ttdeci">AT91_REG EMAC_MAN</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01473">AT91SAM7X256.h:1473</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a594964fd18c366c0803b359f80d3e356"><div class="ttname"><a href="ioat91sam7x256_8h.html#a594964fd18c366c0803b359f80d3e356">AT91C_EMAC_THALT</a></div><div class="ttdeci">#define AT91C_EMAC_THALT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01525">ioat91sam7x256.h:1525</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad649a2fe9be25ba643f373beb1c19d40"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad649a2fe9be25ba643f373beb1c19d40">AT91C_EMAC_ROVR</a></div><div class="ttdeci">#define AT91C_EMAC_ROVR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01580">ioat91sam7x256.h:1580</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a70f809e469ea02f8f3d45e5398a6a7df"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a70f809e469ea02f8f3d45e5398a6a7df">_AT91S_CAN::CAN_MB13</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB13</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01390">AT91SAM7X256.h:1390</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2ec4bfa2ed1550ba194557620bb0e2f9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2ec4bfa2ed1550ba194557620bb0e2f9">AT91C_US_RXBRK</a></div><div class="ttdeci">#define AT91C_US_RXBRK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00842">ioat91sam7x256.h:842</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1e1c43b3b10414b0804d0f1631bdd15d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1e1c43b3b10414b0804d0f1631bdd15d">AT91C_TDES_TXBUFE</a></div><div class="ttdeci">#define AT91C_TDES_TXBUFE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01852">ioat91sam7x256.h:1852</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0b20bc79cb7b9abab246cdcf1a5fc508"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0b20bc79cb7b9abab246cdcf1a5fc508">AT91C_EMAC_RLE</a></div><div class="ttdeci">#define AT91C_EMAC_RLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02326">ioat91sam7x256.h:2326</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_ac122daa3cb4b2bf33d016fc54dab8fff"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#ac122daa3cb4b2bf33d016fc54dab8fff">_AT91S_PWMC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[64]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01045">AT91SAM7X256.h:1045</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html">_AT91S_PMC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00429">AT91SAM7X256.h:429</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a22a7ab7bf7a2f7a507216b11a791a16e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a22a7ab7bf7a2f7a507216b11a791a16e">AT91C_PIOB_OWER</a></div><div class="ttdeci">#define AT91C_PIOB_OWER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01950">ioat91sam7x256.h:1950</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7c33929d0f5af7047f9995e7a1e8578c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7c33929d0f5af7047f9995e7a1e8578c">AT91C_DBGU_MR</a></div><div class="ttdeci">#define AT91C_DBGU_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01903">ioat91sam7x256.h:1903</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad6013f9d9db0531caae86476c7c535f2"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad6013f9d9db0531caae86476c7c535f2">AT91C_US1_IDR</a></div><div class="ttdeci">#define AT91C_US1_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02075">ioat91sam7x256.h:2075</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac984dfb06785b4644e897331facbf791"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac984dfb06785b4644e897331facbf791">AT91C_TC_CPAS</a></div><div class="ttdeci">#define AT91C_TC_CPAS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01270">ioat91sam7x256.h:1270</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1512af0cfd6d1f660b0bc3586dc6d6eb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1512af0cfd6d1f660b0bc3586dc6d6eb">AT91C_CAN_REC</a></div><div class="ttdeci">#define AT91C_CAN_REC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01451">ioat91sam7x256.h:1451</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a0b2cb8a14a6bb810ecaf7bb9513d5b27"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a0b2cb8a14a6bb810ecaf7bb9513d5b27">_AT91S_AES::AES_IDATAxR</a></div><div class="ttdeci">AT91_REG AES_IDATAxR[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01725">AT91SAM7X256.h:1725</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab5eaf17d54f6373dee1cd4bf5c00c438"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab5eaf17d54f6373dee1cd4bf5c00c438">AT91C_DBGU_IER</a></div><div class="ttdeci">#define AT91C_DBGU_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01909">ioat91sam7x256.h:1909</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a74d123c1db1c8a29bfbcbbc2837d2c7a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a74d123c1db1c8a29bfbcbbc2837d2c7a">_AT91S_SYS::PIOA_PDR</a></div><div class="ttdeci">AT91_REG PIOA_PDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00102">AT91SAM7X256.h:102</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8a4416e6288f30100352d997d3e0958c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8a4416e6288f30100352d997d3e0958c">AT91C_PIO_PA20</a></div><div class="ttdeci">#define AT91C_PIO_PA20</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02482">ioat91sam7x256.h:2482</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa399fdeb0df35c8553ef06c6da18eff7"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa399fdeb0df35c8553ef06c6da18eff7">AT91C_UDP_FADD</a></div><div class="ttdeci">#define AT91C_UDP_FADD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01102">ioat91sam7x256.h:1102</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a76d63df61a0d49f351dd3192e575a4cf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a76d63df61a0d49f351dd3192e575a4cf">AT91C_EMAC_FCSE</a></div><div class="ttdeci">#define AT91C_EMAC_FCSE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02352">ioat91sam7x256.h:2352</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a31a060e85ea4ae41f4adc76d57c8fa71"><div class="ttname"><a href="ioat91sam7x256_8h.html#a31a060e85ea4ae41f4adc76d57c8fa71">AT91C_SPI_BITS_15</a></div><div class="ttdeci">#define AT91C_SPI_BITS_15</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00757">ioat91sam7x256.h:757</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a860a51aa2814b73c5943113808730069"><div class="ttname"><a href="ioat91sam7x256_8h.html#a860a51aa2814b73c5943113808730069">AT91C_AES_IER</a></div><div class="ttdeci">#define AT91C_AES_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02420">ioat91sam7x256.h:2420</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a74f259e80bef7866567e4118c992146a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a74f259e80bef7866567e4118c992146a">AT91C_PITC_PITEN</a></div><div class="ttdeci">#define AT91C_PITC_PITEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00557">ioat91sam7x256.h:557</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1b82d14749d1d1f796054638d0d98480"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1b82d14749d1d1f796054638d0d98480">AT91C_SPI_BITS_13</a></div><div class="ttdeci">#define AT91C_SPI_BITS_13</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00755">ioat91sam7x256.h:755</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_aa70179d00f5970717de998a4e6f10045"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#aa70179d00f5970717de998a4e6f10045">_AT91S_EMAC::EMAC_ALE</a></div><div class="ttdeci">AT91_REG EMAC_ALE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01481">AT91SAM7X256.h:1481</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1f4be225e66480bbdfe0dc74ca11875b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1f4be225e66480bbdfe0dc74ca11875b">AT91C_TDES_ISR</a></div><div class="ttdeci">#define AT91C_TDES_ISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02445">ioat91sam7x256.h:2445</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acc4b050f6faf8db88f307bf158a3efda"><div class="ttname"><a href="ioat91sam7x256_8h.html#acc4b050f6faf8db88f307bf158a3efda">AT91C_CAN_MB1_MDH</a></div><div class="ttdeci">#define AT91C_CAN_MB1_MDH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02250">ioat91sam7x256.h:2250</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_af1ae45e2103e19f10fde08c2476de94e"><div class="ttname"><a href="struct___a_t91_s___t_c.html#af1ae45e2103e19f10fde08c2476de94e">_AT91S_TC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01158">AT91SAM7X256.h:1158</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a08ea9921359c45c640b6911fda1dddfb"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a08ea9921359c45c640b6911fda1dddfb">_AT91S_USART::US_RHR</a></div><div class="ttdeci">AT91_REG US_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00773">AT91SAM7X256.h:773</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a34fbaef25acd1b86017f2969bc0af0c4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a34fbaef25acd1b86017f2969bc0af0c4">AT91C_US_STPBRK</a></div><div class="ttdeci">#define AT91C_US_STPBRK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00798">ioat91sam7x256.h:798</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html">_AT91S_SSC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00861">AT91SAM7X256.h:861</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a22bafd95c9a0705d594e5092563efc8f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a22bafd95c9a0705d594e5092563efc8f">AT91C_EMAC_PFR</a></div><div class="ttdeci">#define AT91C_EMAC_PFR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02359">ioat91sam7x256.h:2359</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a13047964465da4a797297297272ee18a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a13047964465da4a797297297272ee18a">AT91C_CAN_MB7_MMR</a></div><div class="ttdeci">#define AT91C_CAN_MB7_MMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02304">ioat91sam7x256.h:2304</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a9300f3fcd797dcc30371db34f8d4335d"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9300f3fcd797dcc30371db34f8d4335d">_AT91S_SYS::PIOA_MDSR</a></div><div class="ttdeci">AT91_REG PIOA_MDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00123">AT91SAM7X256.h:123</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6e6a4ecd6663b6c0ee70c090d7e98894"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6e6a4ecd6663b6c0ee70c090d7e98894">AT91C_PMC_PRES_CLK_4</a></div><div class="ttdeci">#define AT91C_PMC_PRES_CLK_4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00472">ioat91sam7x256.h:472</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a26830945a69e445b4e9ef75765b780c2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a26830945a69e445b4e9ef75765b780c2">_AT91S_SYS::PIOA_BSR</a></div><div class="ttdeci">AT91_REG PIOA_BSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00130">AT91SAM7X256.h:130</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4447fa3c87b9eb9a092a3ed8d607f400"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4447fa3c87b9eb9a092a3ed8d607f400">AT91C_PB14_NPCS02</a></div><div class="ttdeci">#define AT91C_PB14_NPCS02</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02551">ioat91sam7x256.h:2551</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9bb93db0c57925fa32d2a2e214a5e1b6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9bb93db0c57925fa32d2a2e214a5e1b6">AT91C_PWMC_CH1_CMR</a></div><div class="ttdeci">#define AT91C_PWMC_CH1_CMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02168">ioat91sam7x256.h:2168</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abd2c7373808eb04fd2a42031cd2ba7b0"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abd2c7373808eb04fd2a42031cd2ba7b0">_AT91S_SSC::SSC_THR</a></div><div class="ttdeci">AT91_REG SSC_THR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00870">AT91SAM7X256.h:870</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ad2620a66d1ff140dabc2d6ea26c837a9"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ad2620a66d1ff140dabc2d6ea26c837a9">_AT91S_PIO::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00378">AT91SAM7X256.h:378</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ab4174a002195a128467562f37c4f31b1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab4174a002195a128467562f37c4f31b1">_AT91S_SYS::PIOA_OWER</a></div><div class="ttdeci">AT91_REG PIOA_OWER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00133">AT91SAM7X256.h:133</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2a28903a455889bb4db81566185e2470"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2a28903a455889bb4db81566185e2470">AT91C_UDP_RXSETUP</a></div><div class="ttdeci">#define AT91C_UDP_RXSETUP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01131">ioat91sam7x256.h:1131</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8f92018227b7c2e18c163e0c650d566e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8f92018227b7c2e18c163e0c650d566e">AT91C_SPI_TPCS</a></div><div class="ttdeci">#define AT91C_SPI_TPCS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00729">ioat91sam7x256.h:729</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeb37401a277a158bc56530c48cfc939a"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeb37401a277a158bc56530c48cfc939a">AT91C_SPI_SPIENS</a></div><div class="ttdeci">#define AT91C_SPI_SPIENS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00741">ioat91sam7x256.h:741</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a81ab17c1d918b34a6d8d4698d55141a6"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a81ab17c1d918b34a6d8d4698d55141a6">_AT91S_SYS::WDTC_WDMR</a></div><div class="ttdeci">AT91_REG WDTC_WDMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00207">AT91SAM7X256.h:207</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa3b5cb939e2298f254432f550fb463e0"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa3b5cb939e2298f254432f550fb463e0">AT91C_DBGU_BRGR</a></div><div class="ttdeci">#define AT91C_DBGU_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01899">ioat91sam7x256.h:1899</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_a3cc49e27722e8de9d6d5fadb6445c391"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a3cc49e27722e8de9d6d5fadb6445c391">_AT91S_TCB::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01290">AT91SAM7X256.h:1290</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a64247eb2185b47a6ad214e51302bb40a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a64247eb2185b47a6ad214e51302bb40a">AT91C_CAN_MB12</a></div><div class="ttdeci">#define AT91C_CAN_MB12</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01417">ioat91sam7x256.h:1417</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1cbd8e060f370881e5513905b9a4400d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1cbd8e060f370881e5513905b9a4400d">AT91C_MC_KEY</a></div><div class="ttdeci">#define AT91C_MC_KEY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00653">ioat91sam7x256.h:653</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8c417c02eecc238b30f71653ac2857ab"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8c417c02eecc238b30f71653ac2857ab">AT91C_TC_LDRB_FALLING</a></div><div class="ttdeci">#define AT91C_TC_LDRB_FALLING</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01235">ioat91sam7x256.h:1235</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_acb154ebb26915055b93b17753a749ef5"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#acb154ebb26915055b93b17753a749ef5">_AT91S_ADC::ADC_CHER</a></div><div class="ttdeci">AT91_REG ADC_CHER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01612">AT91SAM7X256.h:1612</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a4083785ec2ea2ab8977e3c9e21e332ec"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a4083785ec2ea2ab8977e3c9e21e332ec">_AT91S_CAN::CAN_TCR</a></div><div class="ttdeci">AT91_REG CAN_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01372">AT91SAM7X256.h:1372</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_adf8a3862cc1c6e10f09b682e36dcac2a"><div class="ttname"><a href="struct___a_t91_s___t_c.html#adf8a3862cc1c6e10f09b682e36dcac2a">_AT91S_TC::TC_RC</a></div><div class="ttdeci">AT91_REG TC_RC</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01162">AT91SAM7X256.h:1162</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5900fe7241cce9ddb15a92a682d3347f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5900fe7241cce9ddb15a92a682d3347f">AT91C_ID_EMAC</a></div><div class="ttdeci">#define AT91C_ID_EMAC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02635">ioat91sam7x256.h:2635</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aae6ce1a62f88b2c02a4950cdf30d6cef"><div class="ttname"><a href="ioat91sam7x256_8h.html#aae6ce1a62f88b2c02a4950cdf30d6cef">AT91C_CAN_MB5_MID</a></div><div class="ttdeci">#define AT91C_CAN_MB5_MID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02285">ioat91sam7x256.h:2285</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5e18ccd50fcd7d40054de02bc21edd35"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5e18ccd50fcd7d40054de02bc21edd35">AT91C_EMAC_CAF</a></div><div class="ttdeci">#define AT91C_EMAC_CAF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01532">ioat91sam7x256.h:1532</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a750de9c822c42fbedb95f5aaf4e12491"><div class="ttname"><a href="ioat91sam7x256_8h.html#a750de9c822c42fbedb95f5aaf4e12491">AT91C_ID_25_Reserved</a></div><div class="ttdeci">#define AT91C_ID_25_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02644">ioat91sam7x256.h:2644</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a076dd76c5ca9b64fd2a3fef470290584"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a076dd76c5ca9b64fd2a3fef470290584">_AT91S_EMAC::EMAC_SA1H</a></div><div class="ttdeci">AT91_REG EMAC_SA1H</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01499">AT91SAM7X256.h:1499</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9e7e456784050d55c0c32980303b764b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9e7e456784050d55c0c32980303b764b">AT91C_TDES_ENDRX</a></div><div class="ttdeci">#define AT91C_TDES_ENDRX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01849">ioat91sam7x256.h:1849</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ab09ba0a9de6924c76075026b2cd29b15"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ab09ba0a9de6924c76075026b2cd29b15">_AT91S_DBGU::DBGU_RHR</a></div><div class="ttdeci">AT91_REG DBGU_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00291">AT91SAM7X256.h:291</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a82d9fe431c9b62e9a5f83c2dfa65c83a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a82d9fe431c9b62e9a5f83c2dfa65c83a">AT91C_PMC_PCK3</a></div><div class="ttdeci">#define AT91C_PMC_PCK3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00458">ioat91sam7x256.h:458</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a05e8938bde3ecd781749a5b9539598fb"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a05e8938bde3ecd781749a5b9539598fb">_AT91S_SYS::WDTC_WDCR</a></div><div class="ttdeci">AT91_REG WDTC_WDCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00206">AT91SAM7X256.h:206</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a651ec9fd742edb09e03de084a0b4f28d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a651ec9fd742edb09e03de084a0b4f28d">AT91C_CAN_MB3</a></div><div class="ttdeci">#define AT91C_CAN_MB3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01408">ioat91sam7x256.h:1408</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a41e581f5b9353df3c05d1c11cb324dde"><div class="ttname"><a href="ioat91sam7x256_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a></div><div class="ttdeci">struct _AT91S_SPI * AT91PS_SPI</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a57270f9a9cc51b04afb30086fa4a3bb7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a57270f9a9cc51b04afb30086fa4a3bb7">AT91C_SSC_FSOS_POSITIVE</a></div><div class="ttdeci">#define AT91C_SSC_FSOS_POSITIVE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00929">ioat91sam7x256.h:929</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afa6c2b59191bb6f9c1091abd4cac22c6"><div class="ttname"><a href="ioat91sam7x256_8h.html#afa6c2b59191bb6f9c1091abd4cac22c6">AT91C_SPI0_PTCR</a></div><div class="ttdeci">#define AT91C_SPI0_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02039">ioat91sam7x256.h:2039</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44b46e50ecc26bbccde8938378a86a9f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44b46e50ecc26bbccde8938378a86a9f">AT91C_CKGR_MUL</a></div><div class="ttdeci">#define AT91C_CKGR_MUL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00420">ioat91sam7x256.h:420</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html">_AT91S_USART</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00766">AT91SAM7X256.h:766</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1a17b4c97adc8581bc574de39a7baf56"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1a17b4c97adc8581bc574de39a7baf56">AT91C_CAN_SYNC</a></div><div class="ttdeci">#define AT91C_CAN_SYNC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01444">ioat91sam7x256.h:1444</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_ae1a9fb05c89fe1a67b8a519ac04cff88"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#ae1a9fb05c89fe1a67b8a519ac04cff88">_AT91S_PWMC_CH::PWMC_CCNTR</a></div><div class="ttdeci">AT91_REG PWMC_CCNTR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01009">AT91SAM7X256.h:1009</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a057557aeac77a431b57d15eb21054709"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a057557aeac77a431b57d15eb21054709">_AT91S_SYS::DBGU_IMR</a></div><div class="ttdeci">AT91_REG DBGU_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00080">AT91SAM7X256.h:80</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_s_t_c_html_a94062b99900bea54ab1e8d7bb1295416"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html#a94062b99900bea54ab1e8d7bb1295416">_AT91S_RSTC::RSTC_RMR</a></div><div class="ttdeci">AT91_REG RSTC_RMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00496">AT91SAM7X256.h:496</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_a40f09d0bd80e0c6cda2435c363e9adf4"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a40f09d0bd80e0c6cda2435c363e9adf4">_AT91S_TCB::TCB_TC0</a></div><div class="ttdeci">AT91S_TC TCB_TC0</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01287">AT91SAM7X256.h:1287</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a33e3a1625cd80cc9d0af375189fbf53c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a33e3a1625cd80cc9d0af375189fbf53c">_AT91S_SYS::PIOA_ODSR</a></div><div class="ttdeci">AT91_REG PIOA_ODSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00115">AT91SAM7X256.h:115</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2247eb3f048503b4180c764282469c7e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2247eb3f048503b4180c764282469c7e">AT91C_ADC_SLEEP_NORMAL_MODE</a></div><div class="ttdeci">#define AT91C_ADC_SLEEP_NORMAL_MODE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01660">ioat91sam7x256.h:1660</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html">_AT91S_TCB</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01286">AT91SAM7X256.h:1286</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac312d738280e765e9889e11981230bec"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac312d738280e765e9889e11981230bec">AT91C_US_USMODE_IRDA</a></div><div class="ttdeci">#define AT91C_US_USMODE_IRDA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00816">ioat91sam7x256.h:816</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afb1da15a9600778181dba435272150da"><div class="ttname"><a href="ioat91sam7x256_8h.html#afb1da15a9600778181dba435272150da">AT91C_UDP_TXPKTRDY</a></div><div class="ttdeci">#define AT91C_UDP_TXPKTRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01133">ioat91sam7x256.h:1133</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af82cf4250c4ed29267b5c39dbad2f3b5"><div class="ttname"><a href="ioat91sam7x256_8h.html#af82cf4250c4ed29267b5c39dbad2f3b5">AT91C_SPI_DLYBS</a></div><div class="ttdeci">#define AT91C_SPI_DLYBS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00760">ioat91sam7x256.h:760</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9971f2a96953e6d6335c85f2a4c57bb0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9971f2a96953e6d6335c85f2a4c57bb0">AT91C_EMAC_FRO</a></div><div class="ttdeci">#define AT91C_EMAC_FRO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02363">ioat91sam7x256.h:2363</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aec67b1bb70b34174c217c4e8b4be87f7"><div class="ttname"><a href="ioat91sam7x256_8h.html#aec67b1bb70b34174c217c4e8b4be87f7">AT91C_TDES_KEY2WxR</a></div><div class="ttdeci">#define AT91C_TDES_KEY2WxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02435">ioat91sam7x256.h:2435</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2377012e46cf5b1981b40333c43004fa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2377012e46cf5b1981b40333c43004fa">AT91C_SPI_DLYBCS</a></div><div class="ttdeci">#define AT91C_SPI_DLYBCS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00723">ioat91sam7x256.h:723</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1917b9252da7a7ba72f3ba9c4a31621d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1917b9252da7a7ba72f3ba9c4a31621d">AT91C_US1_TNCR</a></div><div class="ttdeci">#define AT91C_US1_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02068">ioat91sam7x256.h:2068</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5096171be0ea590a81beb2aadb9dba29"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5096171be0ea590a81beb2aadb9dba29">AT91C_PIO_PA5</a></div><div class="ttdeci">#define AT91C_PIO_PA5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02519">ioat91sam7x256.h:2519</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a4852182cb23d8db3fbf8fa7d383e18b9"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a4852182cb23d8db3fbf8fa7d383e18b9">_AT91S_SSC::SSC_TFMR</a></div><div class="ttdeci">AT91_REG SSC_TFMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00868">AT91SAM7X256.h:868</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab8f4f7b6c1d11cdb422dd3cfe803f737"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab8f4f7b6c1d11cdb422dd3cfe803f737">AT91C_EMAC_UND</a></div><div class="ttdeci">#define AT91C_EMAC_UND</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01565">ioat91sam7x256.h:1565</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9fdf32a82aa6510e7e618bcf708f62bd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9fdf32a82aa6510e7e618bcf708f62bd">AT91C_ADC_TRGSEL_TIOA3</a></div><div class="ttdeci">#define AT91C_ADC_TRGSEL_TIOA3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01652">ioat91sam7x256.h:1652</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a8803317070c9bb96c65a5cc06e3580c8"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a8803317070c9bb96c65a5cc06e3580c8">_AT91S_ADC::ADC_MR</a></div><div class="ttdeci">AT91_REG ADC_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01610">AT91SAM7X256.h:1610</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab018a4601f6b25a33cac56fd628e6b9b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab018a4601f6b25a33cac56fd628e6b9b">AT91C_BASE_VREG</a></div><div class="ttdeci">#define AT91C_BASE_VREG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02667">ioat91sam7x256.h:2667</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_a0a8be638f200c274609c283b13049dd9"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a0a8be638f200c274609c283b13049dd9">CAN_MB6</a></div><div class="ttdeci">#define CAN_MB6</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01136">AT91SAM7X128_inc.h:1136</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3d8582492b6117857cebd8028749cfba"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3d8582492b6117857cebd8028749cfba">AT91C_PA25_RK</a></div><div class="ttdeci">#define AT91C_PA25_RK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02497">ioat91sam7x256.h:2497</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac553e5e8682068297501da33b71d7ebb"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac553e5e8682068297501da33b71d7ebb">AT91C_CAN_MB15</a></div><div class="ttdeci">#define AT91C_CAN_MB15</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01420">ioat91sam7x256.h:1420</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_abb7191eb0dbf277a2c112a49d6100b6b"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#abb7191eb0dbf277a2c112a49d6100b6b">_AT91S_DBGU::DBGU_CSR</a></div><div class="ttdeci">AT91_REG DBGU_CSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00290">AT91SAM7X256.h:290</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa785767a83684cf80daf29aa72f74bad"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa785767a83684cf80daf29aa72f74bad">AT91C_TDES_PTSR</a></div><div class="ttdeci">#define AT91C_TDES_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02432">ioat91sam7x256.h:2432</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae85e6441c17346d01b4b4e50d9a43408"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae85e6441c17346d01b4b4e50d9a43408">AT91C_AIC_SRCTYPE</a></div><div class="ttdeci">#define AT91C_AIC_SRCTYPE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00244">ioat91sam7x256.h:244</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4221f74fe26f80f7001a68f3b3428587"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4221f74fe26f80f7001a68f3b3428587">AT91C_PMC_PCDR</a></div><div class="ttdeci">#define AT91C_PMC_PCDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01982">ioat91sam7x256.h:1982</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac0c9ee09167f9188281015230db928d7"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac0c9ee09167f9188281015230db928d7">AT91C_TC_BCPB_NONE</a></div><div class="ttdeci">#define AT91C_TC_BCPB_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01248">ioat91sam7x256.h:1248</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae82098ed40ebf71c7ad652794ef79d3f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae82098ed40ebf71c7ad652794ef79d3f">AT91C_UDP_EPINT5</a></div><div class="ttdeci">#define AT91C_UDP_EPINT5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01110">ioat91sam7x256.h:1110</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9d31b14a0e5428ef9db156cefed59d7a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9d31b14a0e5428ef9db156cefed59d7a">AT91C_RTTC_CRTV</a></div><div class="ttdeci">#define AT91C_RTTC_CRTV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00540">ioat91sam7x256.h:540</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a8830de30a95202cb9b5bc04896a7db2d"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a8830de30a95202cb9b5bc04896a7db2d">_AT91S_SYS::PMC_PCDR</a></div><div class="ttdeci">AT91_REG PMC_PCDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00178">AT91SAM7X256.h:178</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_abc78c57ddbb9675f9c5ae44ffa2b41e9"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#abc78c57ddbb9675f9c5ae44ffa2b41e9">_AT91S_UDP::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01085">AT91SAM7X256.h:1085</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a3abb6bca64e2f7729cd211dbfc89e204"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3abb6bca64e2f7729cd211dbfc89e204">_AT91S_SYS::PIOB_OWDR</a></div><div class="ttdeci">AT91_REG PIOB_OWDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00170">AT91SAM7X256.h:170</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_ae8856b782ec118cfa748f7608a16c3d8"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#ae8856b782ec118cfa748f7608a16c3d8">_AT91S_UDP::UDP_FDR</a></div><div class="ttdeci">AT91_REG UDP_FDR[6]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01086">AT91SAM7X256.h:1086</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa5883b521ba307e7e6d6fa8730768a9e"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa5883b521ba307e7e6d6fa8730768a9e">AT91C_ID_SYS</a></div><div class="ttdeci">#define AT91C_ID_SYS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02620">ioat91sam7x256.h:2620</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0668ba855a666b19651ac6a8043dafcb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0668ba855a666b19651ac6a8043dafcb">AT91C_SPI0_MR</a></div><div class="ttdeci">#define AT91C_SPI0_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02054">ioat91sam7x256.h:2054</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5c6af351cc4ed80d3b2229e4b65c049c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5c6af351cc4ed80d3b2229e4b65c049c">AT91C_PIOB_ODR</a></div><div class="ttdeci">#define AT91C_PIOB_ODR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01957">ioat91sam7x256.h:1957</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a43b1e4fb64ff7cd9e7d6bc61d880fb0e"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a43b1e4fb64ff7cd9e7d6bc61d880fb0e">_AT91S_SYS::PIOA_PPUDR</a></div><div class="ttdeci">AT91_REG PIOA_PPUDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00125">AT91SAM7X256.h:125</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_a9552be45c7dbc7f54aa406c6b77ee7e5"><div class="ttname"><a href="struct___a_t91_s___m_c.html#a9552be45c7dbc7f54aa406c6b77ee7e5">_AT91S_MC::MC_FMR</a></div><div class="ttdeci">AT91_REG MC_FMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00609">AT91SAM7X256.h:609</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a05744a1d85175fc77a2f610899036f1e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a05744a1d85175fc77a2f610899036f1e">AT91C_TDES_TPR</a></div><div class="ttdeci">#define AT91C_TDES_TPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02431">ioat91sam7x256.h:2431</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a846425a366188702bcf98d17ade90c4b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a846425a366188702bcf98d17ade90c4b">AT91C_SPI_BITS_12</a></div><div class="ttdeci">#define AT91C_SPI_BITS_12</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00754">ioat91sam7x256.h:754</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a500e29def8da7d0b281cf72e32d8e26b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a500e29def8da7d0b281cf72e32d8e26b">AT91C_US_DSRIC</a></div><div class="ttdeci">#define AT91C_US_DSRIC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00847">ioat91sam7x256.h:847</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acb68b2635e43b4e639ed9a6acce922a8"><div class="ttname"><a href="ioat91sam7x256_8h.html#acb68b2635e43b4e639ed9a6acce922a8">AT91C_BASE_CAN_MB5</a></div><div class="ttdeci">#define AT91C_BASE_CAN_MB5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02695">ioat91sam7x256.h:2695</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a15112cd084e065033413c5f6785ee541"><div class="ttname"><a href="ioat91sam7x256_8h.html#a15112cd084e065033413c5f6785ee541">AT91C_PWMC_CH3_Reserved</a></div><div class="ttdeci">#define AT91C_PWMC_CH3_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02150">ioat91sam7x256.h:2150</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8fc9812c09bfb66ee19f8b5ecde86fe3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8fc9812c09bfb66ee19f8b5ecde86fe3">AT91C_TC_BSWTRG_TOGGLE</a></div><div class="ttdeci">#define AT91C_TC_BSWTRG_TOGGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01266">ioat91sam7x256.h:1266</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a31ae308ed1bf8190c4bde1e65e2b7f63"><div class="ttname"><a href="ioat91sam7x256_8h.html#a31ae308ed1bf8190c4bde1e65e2b7f63">AT91C_SPI1_SR</a></div><div class="ttdeci">#define AT91C_SPI1_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02034">ioat91sam7x256.h:2034</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a1a8577d35f14a4cab0c1260831900f63"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a1a8577d35f14a4cab0c1260831900f63">_AT91S_AES::AES_RNCR</a></div><div class="ttdeci">AT91_REG AES_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01735">AT91SAM7X256.h:1735</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a88d040c0af65609a06c9a37cfd8ce20c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a88d040c0af65609a06c9a37cfd8ce20c">AT91C_TC_AEEVT</a></div><div class="ttdeci">#define AT91C_TC_AEEVT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01237">ioat91sam7x256.h:1237</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5d72dd7e4351fcc2cea8ad191ef93e70"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5d72dd7e4351fcc2cea8ad191ef93e70">AT91C_PWMC_CPRE_MCKB</a></div><div class="ttdeci">#define AT91C_PWMC_CPRE_MCKB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01018">ioat91sam7x256.h:1018</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a55202f99005121a026698260e1fcc7a2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a55202f99005121a026698260e1fcc7a2">AT91C_US_ITERATION</a></div><div class="ttdeci">#define AT91C_US_ITERATION</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00844">ioat91sam7x256.h:844</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afcc44ce3e43904353c35801da8f07b4c"><div class="ttname"><a href="ioat91sam7x256_8h.html#afcc44ce3e43904353c35801da8f07b4c">AT91C_MC_GPNVM4</a></div><div class="ttdeci">#define AT91C_MC_GPNVM4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00660">ioat91sam7x256.h:660</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3ba2486c2064b7dd2b3506e37b19972d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3ba2486c2064b7dd2b3506e37b19972d">AT91C_SSC_PTSR</a></div><div class="ttdeci">#define AT91C_SSC_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02121">ioat91sam7x256.h:2121</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a4efdcbc14c8c6c4da09911bdc8401748"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4efdcbc14c8c6c4da09911bdc8401748">_AT91S_SYS::VREG_MR</a></div><div class="ttdeci">AT91_REG VREG_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00210">AT91SAM7X256.h:210</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9e037969eab04a026441edc3623dad30"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9e037969eab04a026441edc3623dad30">AT91C_PIO_PB3</a></div><div class="ttdeci">#define AT91C_PIO_PB3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02598">ioat91sam7x256.h:2598</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8550c94e16bc7c37b93dd89bbcfcc608"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8550c94e16bc7c37b93dd89bbcfcc608">AT91C_SPI_TXBUFE</a></div><div class="ttdeci">#define AT91C_SPI_TXBUFE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00738">ioat91sam7x256.h:738</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a574d04e1674a60cd972ec220f370558d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a574d04e1674a60cd972ec220f370558d">AT91C_PA13_NPCS01</a></div><div class="ttdeci">#define AT91C_PA13_NPCS01</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02463">ioat91sam7x256.h:2463</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adab36cc6d97194fd0c3a34dfe9f1076b"><div class="ttname"><a href="ioat91sam7x256_8h.html#adab36cc6d97194fd0c3a34dfe9f1076b">AT91C_UDP_EPTYPE</a></div><div class="ttdeci">#define AT91C_UDP_EPTYPE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01137">ioat91sam7x256.h:1137</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5ea6c7d99224a939d8d21b901f83f799"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5ea6c7d99224a939d8d21b901f83f799">AT91C_AES_RCR</a></div><div class="ttdeci">#define AT91C_AES_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02406">ioat91sam7x256.h:2406</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0eedaf083358e8a9c0abd524382829f1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0eedaf083358e8a9c0abd524382829f1">AT91C_EMAC_ALE</a></div><div class="ttdeci">#define AT91C_EMAC_ALE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02345">ioat91sam7x256.h:2345</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa5f6f7b779df4fc5f6289e6209187608"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa5f6f7b779df4fc5f6289e6209187608">AT91C_SSC_PTCR</a></div><div class="ttdeci">#define AT91C_SSC_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02116">ioat91sam7x256.h:2116</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html">_AT91S_AIC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00217">AT91SAM7X256.h:217</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6f8ffad1297565030f16fa75b0adeaf8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6f8ffad1297565030f16fa75b0adeaf8">AT91S_SPI</a></div><div class="ttdeci">struct _AT91S_SPI AT91S_SPI</div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html_ad411b434088b85244317aed969575a84"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html#ad411b434088b85244317aed969575a84">_AT91S_PITC::PITC_PIVR</a></div><div class="ttdeci">AT91_REG PITC_PIVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00551">AT91SAM7X256.h:551</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa529d6150786005c8b3a18135a31bc49"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa529d6150786005c8b3a18135a31bc49">AT91C_BASE_CAN_MB3</a></div><div class="ttdeci">#define AT91C_BASE_CAN_MB3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02693">ioat91sam7x256.h:2693</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abeeab439eaca14b7c407eacef297ac5e"><div class="ttname"><a href="ioat91sam7x256_8h.html#abeeab439eaca14b7c407eacef297ac5e">AT91C_TC_CLKDIS</a></div><div class="ttdeci">#define AT91C_TC_CLKDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01171">ioat91sam7x256.h:1171</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa1073087ba2899be4936f4eab51c72fe"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa1073087ba2899be4936f4eab51c72fe">AT91C_EMAC_MAG</a></div><div class="ttdeci">#define AT91C_EMAC_MAG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01598">ioat91sam7x256.h:1598</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af521ca4b677587a598023e5dc56719a1"><div class="ttname"><a href="ioat91sam7x256_8h.html#af521ca4b677587a598023e5dc56719a1">AT91C_CKGR_OSCBYPASS</a></div><div class="ttdeci">#define AT91C_CKGR_OSCBYPASS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00405">ioat91sam7x256.h:405</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aed4a9f739e52edf7c7815f458799b6e4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aed4a9f739e52edf7c7815f458799b6e4">_AT91S_SYS::AIC_ISR</a></div><div class="ttdeci">AT91_REG AIC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00059">AT91SAM7X256.h:59</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html">_AT91S_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01608">AT91SAM7X256.h:1608</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae82c536038593b7a5952476e94067017"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae82c536038593b7a5952476e94067017">AT91C_SPI_BITS_16</a></div><div class="ttdeci">#define AT91C_SPI_BITS_16</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00758">ioat91sam7x256.h:758</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a01fea47ca1fdeb2bf544efd5dc78f6cf"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a01fea47ca1fdeb2bf544efd5dc78f6cf">_AT91S_PWMC::PWMC_ISR</a></div><div class="ttdeci">AT91_REG PWMC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01042">AT91SAM7X256.h:1042</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adffc1c654af2fc3ab5ffc0521787f216"><div class="ttname"><a href="ioat91sam7x256_8h.html#adffc1c654af2fc3ab5ffc0521787f216">AT91C_RTTC_RTPRES</a></div><div class="ttdeci">#define AT91C_RTTC_RTPRES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00533">ioat91sam7x256.h:533</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acb2e0811e7c94f6d9a8bfecf7b5c4fca"><div class="ttname"><a href="ioat91sam7x256_8h.html#acb2e0811e7c94f6d9a8bfecf7b5c4fca">AT91C_ADC_PTCR</a></div><div class="ttdeci">#define AT91C_ADC_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02372">ioat91sam7x256.h:2372</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac9b34f47acfce504eb2ec27640958bb2"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac9b34f47acfce504eb2ec27640958bb2">AT91C_PA27_DRXD</a></div><div class="ttdeci">#define AT91C_PA27_DRXD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02503">ioat91sam7x256.h:2503</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_ace0b95ad9d5233e4b47fca37a8fe8129"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#ace0b95ad9d5233e4b47fca37a8fe8129">_AT91S_SSC::SSC_IDR</a></div><div class="ttdeci">AT91_REG SSC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00877">AT91SAM7X256.h:877</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a21b8fdd4c7d8cfae85459c859618b2c3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a21b8fdd4c7d8cfae85459c859618b2c3">AT91C_CAN_TIMRST</a></div><div class="ttdeci">#define AT91C_CAN_TIMRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01454">ioat91sam7x256.h:1454</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad4db31f98adb8b55b5d3d775cd5a3f2a"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad4db31f98adb8b55b5d3d775cd5a3f2a">AT91C_US_TXRDY</a></div><div class="ttdeci">#define AT91C_US_TXRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00334">ioat91sam7x256.h:334</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aedc8f1da3d47745d56ae7a94c9900e53"><div class="ttname"><a href="ioat91sam7x256_8h.html#aedc8f1da3d47745d56ae7a94c9900e53">AT91C_US_USMODE_NORMAL</a></div><div class="ttdeci">#define AT91C_US_USMODE_NORMAL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00810">ioat91sam7x256.h:810</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad6fca4658c0e72a90d4e9bb60bc5d4ae"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad6fca4658c0e72a90d4e9bb60bc5d4ae">AT91C_PIOB_CODR</a></div><div class="ttdeci">#define AT91C_PIOB_CODR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01949">ioat91sam7x256.h:1949</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab60291422f5f68fd0a3fb2cb0ada51ee"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab60291422f5f68fd0a3fb2cb0ada51ee">AT91C_US0_IMR</a></div><div class="ttdeci">#define AT91C_US0_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02100">ioat91sam7x256.h:2100</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a501d561efa98cdc2d1e92d45995baabf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a501d561efa98cdc2d1e92d45995baabf">AT91C_PWMC_ISR</a></div><div class="ttdeci">#define AT91C_PWMC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02181">ioat91sam7x256.h:2181</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af875fd0e9ab43cb42bc2c7a3223f38af"><div class="ttname"><a href="ioat91sam7x256_8h.html#af875fd0e9ab43cb42bc2c7a3223f38af">AT91C_US_MODE9</a></div><div class="ttdeci">#define AT91C_US_MODE9</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00834">ioat91sam7x256.h:834</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a24e961af79b1cf5bdd081e542fb0a68c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a24e961af79b1cf5bdd081e542fb0a68c">AT91C_US_CHRL_8_BITS</a></div><div class="ttdeci">#define AT91C_US_CHRL_8_BITS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00827">ioat91sam7x256.h:827</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1db34685cd82e7afb8a05927f7ad35aa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1db34685cd82e7afb8a05927f7ad35aa">AT91C_US_CTSIC</a></div><div class="ttdeci">#define AT91C_US_CTSIC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00849">ioat91sam7x256.h:849</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9bb3535a326183eea44b04c542e81b26"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9bb3535a326183eea44b04c542e81b26">AT91C_US_CHMODE_NORMAL</a></div><div class="ttdeci">#define AT91C_US_CHMODE_NORMAL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00328">ioat91sam7x256.h:328</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae764e856a943edff9ba4ead9c1b6559d"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae764e856a943edff9ba4ead9c1b6559d">AT91C_PA0_RXD0</a></div><div class="ttdeci">#define AT91C_PA0_RXD0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02453">ioat91sam7x256.h:2453</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a804aaca66507401123632fad8ac52667"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a804aaca66507401123632fad8ac52667">_AT91S_EMAC::EMAC_TBQP</a></div><div class="ttdeci">AT91_REG EMAC_TBQP</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01467">AT91SAM7X256.h:1467</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a782e45f91d47d3f1177dfcaf43274cea"><div class="ttname"><a href="ioat91sam7x256_8h.html#a782e45f91d47d3f1177dfcaf43274cea">AT91C_PIO_PB14</a></div><div class="ttdeci">#define AT91C_PIO_PB14</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02549">ioat91sam7x256.h:2549</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aabc2e8ffc38e2582b71bf4647f592b34"><div class="ttname"><a href="ioat91sam7x256_8h.html#aabc2e8ffc38e2582b71bf4647f592b34">AT91C_RTTC_RTSR</a></div><div class="ttdeci">#define AT91C_RTTC_RTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01995">ioat91sam7x256.h:1995</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac97ba0756f8a0d170a490f8b07ebd8d1"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU * AT91PS_DBGU</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a00db6d32482d1a19ed2e52aabf3fac8b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a00db6d32482d1a19ed2e52aabf3fac8b">AT91C_ADC_SR</a></div><div class="ttdeci">#define AT91C_ADC_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02387">ioat91sam7x256.h:2387</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a50f548a213ce527e05272128827d1a96"><div class="ttname"><a href="ioat91sam7x256_8h.html#a50f548a213ce527e05272128827d1a96">AT91C_PITC_PISR</a></div><div class="ttdeci">#define AT91C_PITC_PISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02001">ioat91sam7x256.h:2001</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae572263113021341302e6ec48e399855"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae572263113021341302e6ec48e399855">AT91C_BASE_PDC_TDES</a></div><div class="ttdeci">#define AT91C_BASE_PDC_TDES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02704">ioat91sam7x256.h:2704</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afe011a0b0ae4ff2821778c4f97274164"><div class="ttname"><a href="ioat91sam7x256_8h.html#afe011a0b0ae4ff2821778c4f97274164">AT91C_ADC_OVRE6</a></div><div class="ttdeci">#define AT91C_ADC_OVRE6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01691">ioat91sam7x256.h:1691</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a6227f4ced23603141013b0a810c097fc"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a6227f4ced23603141013b0a810c097fc">_AT91S_SPI::SPI_RCR</a></div><div class="ttdeci">AT91_REG SPI_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00697">AT91SAM7X256.h:697</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a36a9a8eb55f9f87b90d335d2281a2417"><div class="ttname"><a href="ioat91sam7x256_8h.html#a36a9a8eb55f9f87b90d335d2281a2417">AT91C_SSC_TCMR</a></div><div class="ttdeci">#define AT91C_SSC_TCMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02133">ioat91sam7x256.h:2133</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_acdccf0e5fc2b85fa777ac58a968139b7"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#acdccf0e5fc2b85fa777ac58a968139b7">_AT91S_USART::US_IDR</a></div><div class="ttdeci">AT91_REG US_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00770">AT91SAM7X256.h:770</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_aca86ac6667736a8d56eccb63699eea6b"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#aca86ac6667736a8d56eccb63699eea6b">_AT91S_SSC::SSC_PTSR</a></div><div class="ttdeci">AT91_REG SSC_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00889">AT91SAM7X256.h:889</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a50a268df275ae275a36ae16b1104c389"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a50a268df275ae275a36ae16b1104c389">_AT91S_SYS::RSTC_RCR</a></div><div class="ttdeci">AT91_REG RSTC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00194">AT91SAM7X256.h:194</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a66a855112bc8db90ffdb55787547afd4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a66a855112bc8db90ffdb55787547afd4">_AT91S_SYS::Reserved24</a></div><div class="ttdeci">AT91_REG Reserved24[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00188">AT91SAM7X256.h:188</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6be750933740d336b55dd8d8e467a003"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6be750933740d336b55dd8d8e467a003">AT91C_MC_LOCKS1</a></div><div class="ttdeci">#define AT91C_MC_LOCKS1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00665">ioat91sam7x256.h:665</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ac76605806ba0d4ca0600b3134a8ddf8f"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ac76605806ba0d4ca0600b3134a8ddf8f">_AT91S_EMAC::EMAC_TPQ</a></div><div class="ttdeci">AT91_REG EMAC_TPQ</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01507">AT91SAM7X256.h:1507</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html">_AT91S_TDES</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01794">AT91SAM7X256.h:1794</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a73b42bd9104e5db128eeeaa9e2aacce7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a73b42bd9104e5db128eeeaa9e2aacce7">AT91C_CKGR_MAINRDY</a></div><div class="ttdeci">#define AT91C_CKGR_MAINRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00409">ioat91sam7x256.h:409</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7825a75dd307f7fe4d31996276f8fa0d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7825a75dd307f7fe4d31996276f8fa0d">AT91C_TWI_CKDIV</a></div><div class="ttdeci">#define AT91C_TWI_CKDIV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00990">ioat91sam7x256.h:990</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a0ab32b91d345d283128bce674c0582a4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0ab32b91d345d283128bce674c0582a4">_AT91S_SYS::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[45]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00075">AT91SAM7X256.h:75</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6c877dedb1be3feff7ab2c8e20fa7066"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6c877dedb1be3feff7ab2c8e20fa7066">AT91C_ID_27_Reserved</a></div><div class="ttdeci">#define AT91C_ID_27_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02646">ioat91sam7x256.h:2646</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a1f98f1e8266ffb2aa5ac1cba0f4ce0d4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">_AT91S_SYS::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00063">AT91SAM7X256.h:63</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3c6b34ef4131c2d5b242e3356a4fb4ee"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3c6b34ef4131c2d5b242e3356a4fb4ee">AT91C_PMC_PRES_CLK_32</a></div><div class="ttdeci">#define AT91C_PMC_PRES_CLK_32</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00475">ioat91sam7x256.h:475</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaf9a708c4e1f3fdd7161aa456b8cdf89"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaf9a708c4e1f3fdd7161aa456b8cdf89">AT91C_ADC_RNPR</a></div><div class="ttdeci">#define AT91C_ADC_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02375">ioat91sam7x256.h:2375</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a690289c1337ae72208f79d00d11f51f2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a690289c1337ae72208f79d00d11f51f2">AT91C_TWI_IADRSZ_2_BYTE</a></div><div class="ttdeci">#define AT91C_TWI_IADRSZ_2_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00983">ioat91sam7x256.h:983</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a62e144d03d7512ddc936e3075294bfc0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a62e144d03d7512ddc936e3075294bfc0">AT91C_MC_FWS_3FWS</a></div><div class="ttdeci">#define AT91C_MC_FWS_3FWS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00640">ioat91sam7x256.h:640</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a18e3408b2bf0d11fdfc3311c376c7f66"><div class="ttname"><a href="ioat91sam7x256_8h.html#a18e3408b2bf0d11fdfc3311c376c7f66">AT91C_RTTC_RTAR</a></div><div class="ttdeci">#define AT91C_RTTC_RTAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01998">ioat91sam7x256.h:1998</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_ac235985e8fa3bbf38093a7153c621d66"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#ac235985e8fa3bbf38093a7153c621d66">_AT91S_TCB::TCB_BMR</a></div><div class="ttdeci">AT91_REG TCB_BMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01294">AT91SAM7X256.h:1294</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5016eb27e1ccdbcc0957873d46ec017a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5016eb27e1ccdbcc0957873d46ec017a">AT91C_PWMC_CPRE_MCK</a></div><div class="ttdeci">#define AT91C_PWMC_CPRE_MCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01016">ioat91sam7x256.h:1016</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aca5c14239b907072066cf81421a5b885"><div class="ttname"><a href="ioat91sam7x256_8h.html#aca5c14239b907072066cf81421a5b885">AT91C_PIO_PA19</a></div><div class="ttdeci">#define AT91C_PIO_PA19</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02477">ioat91sam7x256.h:2477</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab8775190f7f87566e5ddad65c2e7bf09"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab8775190f7f87566e5ddad65c2e7bf09">AT91C_CAN_MB6_MSR</a></div><div class="ttdeci">#define AT91C_CAN_MB6_MSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02293">ioat91sam7x256.h:2293</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_aefc33fd005f6e2abdc5a8afff133e11c"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#aefc33fd005f6e2abdc5a8afff133e11c">_AT91S_CAN::CAN_MB11</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB11</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01388">AT91SAM7X256.h:1388</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a77973b31e0de8f783117d9e81624bd1d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a77973b31e0de8f783117d9e81624bd1d">AT91C_MC_GPNVM0</a></div><div class="ttdeci">#define AT91C_MC_GPNVM0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00656">ioat91sam7x256.h:656</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7abfd3e00e922c8d2c484aac620b5879"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7abfd3e00e922c8d2c484aac620b5879">AT91C_SSC_CKS_RK</a></div><div class="ttdeci">#define AT91C_SSC_CKS_RK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00902">ioat91sam7x256.h:902</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa8ff70af346a5eb2f560bb9e82748aec"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa8ff70af346a5eb2f560bb9e82748aec">AT91C_PA10_TWD</a></div><div class="ttdeci">#define AT91C_PA10_TWD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02457">ioat91sam7x256.h:2457</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adc3d78a23ffd039e749bc135f8d7d70a"><div class="ttname"><a href="ioat91sam7x256_8h.html#adc3d78a23ffd039e749bc135f8d7d70a">AT91C_TC_ASWTRG_TOGGLE</a></div><div class="ttdeci">#define AT91C_TC_ASWTRG_TOGGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01246">ioat91sam7x256.h:1246</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a92c3c03a51e3e7f79f6ee18fc8bcf76f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a92c3c03a51e3e7f79f6ee18fc8bcf76f">AT91C_PWMC_CH2_CDTYR</a></div><div class="ttdeci">#define AT91C_PWMC_CH2_CDTYR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02161">ioat91sam7x256.h:2161</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7ee6daed9ccd0ad7602cd3f3df14d273"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7ee6daed9ccd0ad7602cd3f3df14d273">AT91C_EMAC_SA3L</a></div><div class="ttdeci">#define AT91C_EMAC_SA3L</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02333">ioat91sam7x256.h:2333</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a80b5c7d6ff3c5e88f0753039d8497ae8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a80b5c7d6ff3c5e88f0753039d8497ae8">AT91S_VREG</a></div><div class="ttdeci">struct _AT91S_VREG AT91S_VREG</div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a96d049e00957f9afbb7880ef31c898c7"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a96d049e00957f9afbb7880ef31c898c7">_AT91S_TDES::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01805">AT91SAM7X256.h:1805</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a1a9162d741cb514f05ad6d02136b17fa"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1a9162d741cb514f05ad6d02136b17fa">_AT91S_SYS::Reserved22</a></div><div class="ttdeci">AT91_REG Reserved22[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00183">AT91SAM7X256.h:183</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae6e8321a1df42ce4c3249d02a614bbc4"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae6e8321a1df42ce4c3249d02a614bbc4">AT91C_BASE_AES</a></div><div class="ttdeci">#define AT91C_BASE_AES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02703">ioat91sam7x256.h:2703</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae504975b21d0c1b0b174ccb423398d5d"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae504975b21d0c1b0b174ccb423398d5d">AT91C_TC_LDRA_FALLING</a></div><div class="ttdeci">#define AT91C_TC_LDRA_FALLING</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01225">ioat91sam7x256.h:1225</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a9023d0e3f93ac839768340bf2956dab3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9023d0e3f93ac839768340bf2956dab3">_AT91S_SYS::PIOB_IFDR</a></div><div class="ttdeci">AT91_REG PIOB_IFDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00146">AT91SAM7X256.h:146</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ac8d4c72832e5b6ced0fb5f943cfbda30"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac8d4c72832e5b6ced0fb5f943cfbda30">_AT91S_SYS::PIOA_MDER</a></div><div class="ttdeci">AT91_REG PIOA_MDER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00121">AT91SAM7X256.h:121</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abf711498b5e24df6624a87d941bff78c"><div class="ttname"><a href="ioat91sam7x256_8h.html#abf711498b5e24df6624a87d941bff78c">AT91C_CKGR_OSCOUNT</a></div><div class="ttdeci">#define AT91C_CKGR_OSCOUNT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00406">ioat91sam7x256.h:406</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44a27b07eb24d074b6dae493913b3c9c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44a27b07eb24d074b6dae493913b3c9c">AT91C_SPI0_TNPR</a></div><div class="ttdeci">#define AT91C_SPI0_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02048">ioat91sam7x256.h:2048</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac0ae713cfb4ad96b47cef49e71c5ff05"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac0ae713cfb4ad96b47cef49e71c5ff05">AT91C_CKGR_DIV_0</a></div><div class="ttdeci">#define AT91C_CKGR_DIV_0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00412">ioat91sam7x256.h:412</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae2027ea530f1a7f50f110a6f75698863"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC * AT91PS_RTTC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aab89dee17d06a00b53da17c7d9c5dd85"><div class="ttname"><a href="ioat91sam7x256_8h.html#aab89dee17d06a00b53da17c7d9c5dd85">AT91C_PIOA_MDSR</a></div><div class="ttdeci">#define AT91C_PIOA_MDSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01921">ioat91sam7x256.h:1921</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abd5093c7477515296fa846382b3ee474"><div class="ttname"><a href="ioat91sam7x256_8h.html#abd5093c7477515296fa846382b3ee474">AT91C_CAN_MTIMEMARK</a></div><div class="ttdeci">#define AT91C_CAN_MTIMEMARK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01331">ioat91sam7x256.h:1331</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ab07d5cea6b924d7e04e7db2ca27e1eda"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab07d5cea6b924d7e04e7db2ca27e1eda">_AT91S_SYS::PIOA_OSR</a></div><div class="ttdeci">AT91_REG PIOA_OSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00107">AT91SAM7X256.h:107</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a00e1feec91e82c62d69767a5edb519d0"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a00e1feec91e82c62d69767a5edb519d0">_AT91S_SYS::PIOA_OER</a></div><div class="ttdeci">AT91_REG PIOA_OER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00105">AT91SAM7X256.h:105</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a5a38f6f03d5b58b98d47b3e0ee25f3fb"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a5a38f6f03d5b58b98d47b3e0ee25f3fb">_AT91S_PIO::PIO_ODSR</a></div><div class="ttdeci">AT91_REG PIO_ODSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00369">AT91SAM7X256.h:369</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a36ef1a3079442f8ae3970589a54a5632"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a36ef1a3079442f8ae3970589a54a5632">_AT91S_SYS::AIC_DCR</a></div><div class="ttdeci">AT91_REG AIC_DCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00070">AT91SAM7X256.h:70</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1b0fe10d8cab000f88effc6f165cba9e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1b0fe10d8cab000f88effc6f165cba9e">AT91C_EMAC_RE</a></div><div class="ttdeci">#define AT91C_EMAC_RE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01517">ioat91sam7x256.h:1517</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ac1d716874308d0bf09bbcfc8874236f2"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ac1d716874308d0bf09bbcfc8874236f2">_AT91S_ADC::ADC_PTCR</a></div><div class="ttdeci">AT91_REG ADC_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01637">AT91SAM7X256.h:1637</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a883f9de2546cd5e0fc9d61f8abba8f86"><div class="ttname"><a href="ioat91sam7x256_8h.html#a883f9de2546cd5e0fc9d61f8abba8f86">AT91C_PIOA_PDR</a></div><div class="ttdeci">#define AT91C_PIOA_PDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01936">ioat91sam7x256.h:1936</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa4ee4b4bb36347225c93505c70aef8ce"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa4ee4b4bb36347225c93505c70aef8ce">AT91C_EMAC_TID</a></div><div class="ttdeci">#define AT91C_EMAC_TID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02338">ioat91sam7x256.h:2338</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a71376dcbd67913fcdaa3e11b67ce98c4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a71376dcbd67913fcdaa3e11b67ce98c4">_AT91S_SYS::RTTC_RTVR</a></div><div class="ttdeci">AT91_REG RTTC_RTVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00200">AT91SAM7X256.h:200</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad34024a5488dc9ccbf410b85489eac28"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad34024a5488dc9ccbf410b85489eac28">AT91C_PWMC_DIVB</a></div><div class="ttdeci">#define AT91C_PWMC_DIVB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01053">ioat91sam7x256.h:1053</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n___m_b_html_a54268787d609f70861f4311b63836033"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html#a54268787d609f70861f4311b63836033">_AT91S_CAN_MB::CAN_MB_MMR</a></div><div class="ttdeci">AT91_REG CAN_MB_MMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01320">AT91SAM7X256.h:1320</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abde1149723253a6b754a0e046a0743f2"><div class="ttname"><a href="ioat91sam7x256_8h.html#abde1149723253a6b754a0e046a0743f2">AT91C_MC_FWS</a></div><div class="ttdeci">#define AT91C_MC_FWS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00636">ioat91sam7x256.h:636</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a6454ec358a78c11a66179bb97832f2d3"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a6454ec358a78c11a66179bb97832f2d3">_AT91S_PDC::PDC_RNPR</a></div><div class="ttdeci">AT91_REG PDC_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00266">AT91SAM7X256.h:266</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a154ef2ddb0c9134565eeba5f37cce5cd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a></div><div class="ttdeci">struct _AT91S_TWI * AT91PS_TWI</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a414a33e3c2902c9489f2387fa4e0ec69"><div class="ttname"><a href="ioat91sam7x256_8h.html#a414a33e3c2902c9489f2387fa4e0ec69">AT91C_CAN_MB2</a></div><div class="ttdeci">#define AT91C_CAN_MB2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01407">ioat91sam7x256.h:1407</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_acf23d1b957d39bbaf573a1b8872ab3c4"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#acf23d1b957d39bbaf573a1b8872ab3c4">_AT91S_ADC::ADC_TNPR</a></div><div class="ttdeci">AT91_REG ADC_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01635">AT91SAM7X256.h:1635</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a10a8463cf81752761d9637e1c5d94cc0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a10a8463cf81752761d9637e1c5d94cc0">AT91C_PB26_RI1</a></div><div class="ttdeci">#define AT91C_PB26_RI1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02588">ioat91sam7x256.h:2588</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a17c19d4ab0b20f891a1c284cf0a89940"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a17c19d4ab0b20f891a1c284cf0a89940">_AT91S_EMAC::EMAC_RSR</a></div><div class="ttdeci">AT91_REG EMAC_RSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01468">AT91SAM7X256.h:1468</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aef7c5e32afeb936ba3054fb3323dddad"><div class="ttname"><a href="ioat91sam7x256_8h.html#aef7c5e32afeb936ba3054fb3323dddad">AT91C_AES_ODATAxR</a></div><div class="ttdeci">#define AT91C_AES_ODATAxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02415">ioat91sam7x256.h:2415</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a191a1106602f2d19c81e78c28cc8d588"><div class="ttname"><a href="ioat91sam7x256_8h.html#a191a1106602f2d19c81e78c28cc8d588">AT91C_SSC_TPR</a></div><div class="ttdeci">#define AT91C_SSC_TPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02115">ioat91sam7x256.h:2115</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a7e05a3f231462070b17618e77925b7ea"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a7e05a3f231462070b17618e77925b7ea">_AT91S_USART::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00781">AT91SAM7X256.h:781</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0b119a2dcd261e236d36e69945f03d51"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0b119a2dcd261e236d36e69945f03d51">AT91C_TCB_TC1XC1S_TIOA0</a></div><div class="ttdeci">#define AT91C_TCB_TC1XC1S_TIOA0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01308">ioat91sam7x256.h:1308</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afc03a891232129aa4e694419b6227ef7"><div class="ttname"><a href="ioat91sam7x256_8h.html#afc03a891232129aa4e694419b6227ef7">AT91C_PIO_PA28</a></div><div class="ttdeci">#define AT91C_PIO_PA28</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02505">ioat91sam7x256.h:2505</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a04c1f6628e573d3e5be119da42e8920f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a04c1f6628e573d3e5be119da42e8920f">AT91C_PIO_PA2</a></div><div class="ttdeci">#define AT91C_PIO_PA2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02479">ioat91sam7x256.h:2479</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a22e75b78402111d55c7eb78cf540c096"><div class="ttname"><a href="ioat91sam7x256_8h.html#a22e75b78402111d55c7eb78cf540c096">AT91C_SPI_RDRF</a></div><div class="ttdeci">#define AT91C_SPI_RDRF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00731">ioat91sam7x256.h:731</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_ab55c9303c8ea02641dc24182c544139e"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#ab55c9303c8ea02641dc24182c544139e">_AT91S_PMC::PMC_SCSR</a></div><div class="ttdeci">AT91_REG PMC_SCSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00432">AT91SAM7X256.h:432</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab7f706467663bc392173b45df73a764f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab7f706467663bc392173b45df73a764f">AT91C_DBGU_RNPR</a></div><div class="ttdeci">#define AT91C_DBGU_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01888">ioat91sam7x256.h:1888</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac0c8a9b678c45da12fdbe8da34cb1758"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac0c8a9b678c45da12fdbe8da34cb1758">AT91C_AES_TXBUFE</a></div><div class="ttdeci">#define AT91C_AES_TXBUFE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01778">ioat91sam7x256.h:1778</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af4e603862e1e71e3d56f3a73b31a00da"><div class="ttname"><a href="ioat91sam7x256_8h.html#af4e603862e1e71e3d56f3a73b31a00da">AT91C_PB29_PWM2</a></div><div class="ttdeci">#define AT91C_PB29_PWM2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02597">ioat91sam7x256.h:2597</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a018080f19b0b6287e71f2c92b7793019"><div class="ttname"><a href="ioat91sam7x256_8h.html#a018080f19b0b6287e71f2c92b7793019">AT91C_PA21_TF</a></div><div class="ttdeci">#define AT91C_PA21_TF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02485">ioat91sam7x256.h:2485</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adfb146945a6be80740b8b6ffaf553de5"><div class="ttname"><a href="ioat91sam7x256_8h.html#adfb146945a6be80740b8b6ffaf553de5">AT91C_TWI_IER</a></div><div class="ttdeci">#define AT91C_TWI_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02138">ioat91sam7x256.h:2138</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7f9ddf2848180f1959ac0523d6ce78b1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7f9ddf2848180f1959ac0523d6ce78b1">AT91C_PIO_PB23</a></div><div class="ttdeci">#define AT91C_PIO_PB23</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02577">ioat91sam7x256.h:2577</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a92111764b223a0bf7305ec4693a80584"><div class="ttname"><a href="ioat91sam7x256_8h.html#a92111764b223a0bf7305ec4693a80584">AT91C_PWMC_CPRE</a></div><div class="ttdeci">#define AT91C_PWMC_CPRE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01015">ioat91sam7x256.h:1015</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a150d9f8bc8dabcb815bf53e2d162d2d5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a150d9f8bc8dabcb815bf53e2d162d2d5">AT91C_TDES_PTCR</a></div><div class="ttdeci">#define AT91C_TDES_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02433">ioat91sam7x256.h:2433</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a52ca0d7f3807ef3786756cd730ac274e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a52ca0d7f3807ef3786756cd730ac274e">AT91C_AES_START</a></div><div class="ttdeci">#define AT91C_AES_START</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01743">ioat91sam7x256.h:1743</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a87fe38d8f15759a045759bc5255e9b6d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a87fe38d8f15759a045759bc5255e9b6d">AT91C_AES_RNCR</a></div><div class="ttdeci">#define AT91C_AES_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02407">ioat91sam7x256.h:2407</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a242f01d1ddfe223db69f230c267b37c0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a242f01d1ddfe223db69f230c267b37c0">AT91C_UDP_EPINT3</a></div><div class="ttdeci">#define AT91C_UDP_EPINT3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01108">ioat91sam7x256.h:1108</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa39b07d921ad67044b6bd587a5bb5e4d"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa39b07d921ad67044b6bd587a5bb5e4d">AT91C_US1_TPR</a></div><div class="ttdeci">#define AT91C_US1_TPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02069">ioat91sam7x256.h:2069</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5343cdc8e24a06313c79c396e5e05007"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5343cdc8e24a06313c79c396e5e05007">AT91C_PWMC_CALG</a></div><div class="ttdeci">#define AT91C_PWMC_CALG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01019">ioat91sam7x256.h:1019</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6670a36ae39ba5d8c75aebccc4e1f1a1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6670a36ae39ba5d8c75aebccc4e1f1a1">AT91C_ADC_CH7</a></div><div class="ttdeci">#define AT91C_ADC_CH7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01673">ioat91sam7x256.h:1673</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac7bfd17f62e8739f81e9047b6e7ed3bf"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac7bfd17f62e8739f81e9047b6e7ed3bf">AT91C_PB27_PWM0</a></div><div class="ttdeci">#define AT91C_PB27_PWM0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02591">ioat91sam7x256.h:2591</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1d8f11768ada3d34e3d231ad3256cb2d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1d8f11768ada3d34e3d231ad3256cb2d">AT91C_AIC_IDCR</a></div><div class="ttdeci">#define AT91C_AIC_IDCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01884">ioat91sam7x256.h:1884</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae76bc1b0ba64d5834a828d4cc3c87a7e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae76bc1b0ba64d5834a828d4cc3c87a7e">AT91S_PDC</a></div><div class="ttdeci">struct _AT91S_PDC AT91S_PDC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aae3f2f06b6e3cbd2e2286013c835366a"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aae3f2f06b6e3cbd2e2286013c835366a">_AT91S_SYS::PIOB_ASR</a></div><div class="ttdeci">AT91_REG PIOB_ASR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00165">AT91SAM7X256.h:165</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6eb0238d3bb61b440cc35fca99fab3c5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6eb0238d3bb61b440cc35fca99fab3c5">AT91C_PB25_DTR1</a></div><div class="ttdeci">#define AT91C_PB25_DTR1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02585">ioat91sam7x256.h:2585</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2cc606e630b41dac23f62e1ffdb89fcd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2cc606e630b41dac23f62e1ffdb89fcd">AT91C_EMAC_USRIO</a></div><div class="ttdeci">#define AT91C_EMAC_USRIO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02341">ioat91sam7x256.h:2341</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6d1271089d8f94c1e91a638f60f1a30e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6d1271089d8f94c1e91a638f60f1a30e">AT91C_TC1_CCR</a></div><div class="ttdeci">#define AT91C_TC1_CCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02212">ioat91sam7x256.h:2212</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3a6337b310eb00c9f3746108c3e1013d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3a6337b310eb00c9f3746108c3e1013d">AT91C_EMAC_TXUBR</a></div><div class="ttdeci">#define AT91C_EMAC_TXUBR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01574">ioat91sam7x256.h:1574</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4b64d799be10fd7abc742f9b22380f4f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4b64d799be10fd7abc742f9b22380f4f">AT91C_AES_URAT_IN_DAT_WRITE_DATPROC</a></div><div class="ttdeci">#define AT91C_AES_URAT_IN_DAT_WRITE_DATPROC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01784">ioat91sam7x256.h:1784</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a5be217ac50dbfcfb9c812e1755db216b"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a5be217ac50dbfcfb9c812e1755db216b">_AT91S_PMC::PMC_IER</a></div><div class="ttdeci">AT91_REG PMC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00446">AT91SAM7X256.h:446</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af0faceb43dbbbd5690fda67e4b03bf24"><div class="ttname"><a href="ioat91sam7x256_8h.html#af0faceb43dbbbd5690fda67e4b03bf24">AT91C_PIO_PB20</a></div><div class="ttdeci">#define AT91C_PIO_PB20</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02568">ioat91sam7x256.h:2568</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab841b88704c17e5e42b597dc4127c2f9"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab841b88704c17e5e42b597dc4127c2f9">AT91C_TCB_TC1XC1S</a></div><div class="ttdeci">#define AT91C_TCB_TC1XC1S</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01305">ioat91sam7x256.h:1305</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a209cc49c7a258c24ee6a9a0d479aa8ac"><div class="ttname"><a href="ioat91sam7x256_8h.html#a209cc49c7a258c24ee6a9a0d479aa8ac">AT91C_PWMC_CH2_CCNTR</a></div><div class="ttdeci">#define AT91C_PWMC_CH2_CCNTR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02158">ioat91sam7x256.h:2158</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1ce42d0cb7097148f687114a2ea0d397"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1ce42d0cb7097148f687114a2ea0d397">AT91C_ADC_CH6</a></div><div class="ttdeci">#define AT91C_ADC_CH6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01672">ioat91sam7x256.h:1672</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4134e46a5c50b17e112c5641d0d46dff"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4134e46a5c50b17e112c5641d0d46dff">AT91C_PMC_PCK0</a></div><div class="ttdeci">#define AT91C_PMC_PCK0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00455">ioat91sam7x256.h:455</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a015e3681835f62cb310135951a0b3b34"><div class="ttname"><a href="ioat91sam7x256_8h.html#a015e3681835f62cb310135951a0b3b34">AT91C_US1_IMR</a></div><div class="ttdeci">#define AT91C_US1_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02081">ioat91sam7x256.h:2081</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2ebc1521442e6301cbc1aebe8b6a60fe"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2ebc1521442e6301cbc1aebe8b6a60fe">AT91C_AIC_ICCR</a></div><div class="ttdeci">#define AT91C_AIC_ICCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01875">ioat91sam7x256.h:1875</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2cb3f0f5cb2cdb8fb77f26cec06d044b"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2cb3f0f5cb2cdb8fb77f26cec06d044b">_AT91S_SYS::PIOB_SODR</a></div><div class="ttdeci">AT91_REG PIOB_SODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00149">AT91SAM7X256.h:149</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad85f4c1ae474ae74a9f193f7c7cc81cf"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad85f4c1ae474ae74a9f193f7c7cc81cf">AT91C_TC1_RB</a></div><div class="ttdeci">#define AT91C_TC1_RB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02211">ioat91sam7x256.h:2211</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a9d0df3b329e992ee3dbd3ace22421087"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a9d0df3b329e992ee3dbd3ace22421087">_AT91S_USART::US_TTGR</a></div><div class="ttdeci">AT91_REG US_TTGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00777">AT91SAM7X256.h:777</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a1edfe16bbff4bebd75ec891cd83ae074"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a1edfe16bbff4bebd75ec891cd83ae074">_AT91S_DBGU::DBGU_PTCR</a></div><div class="ttdeci">AT91_REG DBGU_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00307">AT91SAM7X256.h:307</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a4f3fd7ed6d469aeb787ce7acdd8647e6"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4f3fd7ed6d469aeb787ce7acdd8647e6">_AT91S_SYS::PMC_IDR</a></div><div class="ttdeci">AT91_REG PMC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00190">AT91SAM7X256.h:190</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a50f38360d62a234b31d0366fbdc34c76"><div class="ttname"><a href="ioat91sam7x256_8h.html#a50f38360d62a234b31d0366fbdc34c76">AT91C_ADC_CH5</a></div><div class="ttdeci">#define AT91C_ADC_CH5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01671">ioat91sam7x256.h:1671</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adf3341465bd017c325b8202870f51a87"><div class="ttname"><a href="ioat91sam7x256_8h.html#adf3341465bd017c325b8202870f51a87">AT91C_US0_PTCR</a></div><div class="ttdeci">#define AT91C_US0_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02089">ioat91sam7x256.h:2089</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aac6a33f8a77717cff071fa978eb40a02"><div class="ttname"><a href="ioat91sam7x256_8h.html#aac6a33f8a77717cff071fa978eb40a02">AT91C_TCB_TC0XC0S_TIOA1</a></div><div class="ttdeci">#define AT91C_TCB_TC0XC0S_TIOA1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01303">ioat91sam7x256.h:1303</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a312c43e80daba1033880e0aaf2d5a9c2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a312c43e80daba1033880e0aaf2d5a9c2">AT91C_EMAC_RMII</a></div><div class="ttdeci">#define AT91C_EMAC_RMII</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01595">ioat91sam7x256.h:1595</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_aea550a0b52e5da6d7a3ad259dbf90e01"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#aea550a0b52e5da6d7a3ad259dbf90e01">_AT91S_TWI::TWI_SR</a></div><div class="ttdeci">AT91_REG TWI_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00965">AT91SAM7X256.h:965</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44903993256f8d2e27ad49aef7761fbe"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44903993256f8d2e27ad49aef7761fbe">AT91C_PIO_PB21</a></div><div class="ttdeci">#define AT91C_PIO_PB21</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02571">ioat91sam7x256.h:2571</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a83a595a0fed81189c4c6da9108a5c1d9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a83a595a0fed81189c4c6da9108a5c1d9">AT91C_SPI_TD</a></div><div class="ttdeci">#define AT91C_SPI_TD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00728">ioat91sam7x256.h:728</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8c568043f3c17207831e54a6af6e20ce"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8c568043f3c17207831e54a6af6e20ce">AT91C_BASE_TDES</a></div><div class="ttdeci">#define AT91C_BASE_TDES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02705">ioat91sam7x256.h:2705</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abd588f46481cae110e3ce749f3a10dc9"><div class="ttname"><a href="ioat91sam7x256_8h.html#abd588f46481cae110e3ce749f3a10dc9">AT91C_TDES_IMR</a></div><div class="ttdeci">#define AT91C_TDES_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02441">ioat91sam7x256.h:2441</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad3ebce8686d4e5263febf879c0e0d638"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad3ebce8686d4e5263febf879c0e0d638">AT91C_TC_SWTRG</a></div><div class="ttdeci">#define AT91C_TC_SWTRG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01172">ioat91sam7x256.h:1172</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a96df3690abd95de683721739eb9afe9a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a96df3690abd95de683721739eb9afe9a">AT91C_TC_BCPB_TOGGLE</a></div><div class="ttdeci">#define AT91C_TC_BCPB_TOGGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01251">ioat91sam7x256.h:1251</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a430dd419d79af2f49e86d63c5978169c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a430dd419d79af2f49e86d63c5978169c">AT91C_TC_COVFS</a></div><div class="ttdeci">#define AT91C_TC_COVFS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01268">ioat91sam7x256.h:1268</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a86089511cd0fbca7bac1371602313307"><div class="ttname"><a href="ioat91sam7x256_8h.html#a86089511cd0fbca7bac1371602313307">AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE</a></div><div class="ttdeci">#define AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00247">ioat91sam7x256.h:247</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html_a482110506eb725a2c144619e0bb0547d"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html#a482110506eb725a2c144619e0bb0547d">_AT91S_RTTC::RTTC_RTSR</a></div><div class="ttdeci">AT91_REG RTTC_RTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00529">AT91SAM7X256.h:529</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6861523519d75c2a9d0f9a9b17a92c2d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6861523519d75c2a9d0f9a9b17a92c2d">AT91C_EMAC_PFRE</a></div><div class="ttdeci">#define AT91C_EMAC_PFRE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01582">ioat91sam7x256.h:1582</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a08d12e3689cd8382596c742a3cd03334"><div class="ttname"><a href="ioat91sam7x256_8h.html#a08d12e3689cd8382596c742a3cd03334">AT91C_EMAC_ARP</a></div><div class="ttdeci">#define AT91C_EMAC_ARP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01599">ioat91sam7x256.h:1599</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a533565afac018362cb6d559881ff0f13"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a533565afac018362cb6d559881ff0f13">_AT91S_PIO::PIO_ASR</a></div><div class="ttdeci">AT91_REG PIO_ASR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00383">AT91SAM7X256.h:383</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a58fb5692831597863baf66ea4d18a931"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a58fb5692831597863baf66ea4d18a931">_AT91S_CAN::CAN_IDR</a></div><div class="ttdeci">AT91_REG CAN_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01365">AT91SAM7X256.h:1365</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a3dd24840dea36caca6ec5658a16c260e"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3dd24840dea36caca6ec5658a16c260e">_AT91S_SYS::PMC_MCFR</a></div><div class="ttdeci">AT91_REG PMC_MCFR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00182">AT91SAM7X256.h:182</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a092b8606a90cce33314e4d65d468e72c"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a092b8606a90cce33314e4d65d468e72c">_AT91S_SSC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00871">AT91SAM7X256.h:871</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1cc2031f0741140d508a1c951d333b13"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1cc2031f0741140d508a1c951d333b13">AT91C_CAN_MOT_RXOVERWRITE</a></div><div class="ttdeci">#define AT91C_CAN_MOT_RXOVERWRITE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01336">ioat91sam7x256.h:1336</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5c23992ce74663c5c677c9ffa4f9ca8a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5c23992ce74663c5c677c9ffa4f9ca8a">AT91C_MC_LOCKE</a></div><div class="ttdeci">#define AT91C_MC_LOCKE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00633">ioat91sam7x256.h:633</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abbfe7143378c87a0d04e382c406beb2b"><div class="ttname"><a href="ioat91sam7x256_8h.html#abbfe7143378c87a0d04e382c406beb2b">AT91C_TDES_CFBS</a></div><div class="ttdeci">#define AT91C_TDES_CFBS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01842">ioat91sam7x256.h:1842</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_abeea85e737c404d91017451058830aa3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#abeea85e737c404d91017451058830aa3">_AT91S_SYS::PITC_PIIR</a></div><div class="ttdeci">AT91_REG PITC_PIIR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00205">AT91SAM7X256.h:205</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5900bb2f5987a8a608044a24725cbdc5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5900bb2f5987a8a608044a24725cbdc5">AT91C_PIOB_PER</a></div><div class="ttdeci">#define AT91C_PIOB_PER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01969">ioat91sam7x256.h:1969</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a742ae5021fe152182bf6950a9f1f18ae"><div class="ttname"><a href="ioat91sam7x256_8h.html#a742ae5021fe152182bf6950a9f1f18ae">AT91C_EMAC_DRFCS</a></div><div class="ttdeci">#define AT91C_EMAC_DRFCS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01551">ioat91sam7x256.h:1551</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a3785e8bb4091831a8bc0d0a1197a5913"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3785e8bb4091831a8bc0d0a1197a5913">_AT91S_SYS::PIOA_IFER</a></div><div class="ttdeci">AT91_REG PIOA_IFER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00109">AT91SAM7X256.h:109</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a93825ffcb517ba9bfd8ccad3d4c5bf16"><div class="ttname"><a href="ioat91sam7x256_8h.html#a93825ffcb517ba9bfd8ccad3d4c5bf16">AT91C_ADC_EOC7</a></div><div class="ttdeci">#define AT91C_ADC_EOC7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01684">ioat91sam7x256.h:1684</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3baeebe6fac88770c77d797b6048922b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3baeebe6fac88770c77d797b6048922b">AT91C_PIOA_PPUDR</a></div><div class="ttdeci">#define AT91C_PIOA_PPUDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01916">ioat91sam7x256.h:1916</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a884f8f1e85e9a4b2999bcb83eb7fbace"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a884f8f1e85e9a4b2999bcb83eb7fbace">_AT91S_ADC::ADC_RNCR</a></div><div class="ttdeci">AT91_REG ADC_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01634">AT91SAM7X256.h:1634</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aba7bf4fc26911dff173698e6e93d92b8"><div class="ttname"><a href="ioat91sam7x256_8h.html#aba7bf4fc26911dff173698e6e93d92b8">AT91C_PB16_NPCS13</a></div><div class="ttdeci">#define AT91C_PB16_NPCS13</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02556">ioat91sam7x256.h:2556</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0321db964bde1db2f00018ab0767b893"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0321db964bde1db2f00018ab0767b893">AT91C_US1_PTCR</a></div><div class="ttdeci">#define AT91C_US1_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02061">ioat91sam7x256.h:2061</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a18e926912e73855038269a644ed60ffa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a18e926912e73855038269a644ed60ffa">AT91C_TC_LDBDIS</a></div><div class="ttdeci">#define AT91C_TC_LDBDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01192">ioat91sam7x256.h:1192</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a24111130e9e504b91bb2d642578e5a89"><div class="ttname"><a href="ioat91sam7x256_8h.html#a24111130e9e504b91bb2d642578e5a89">AT91C_PMC_MCFR</a></div><div class="ttdeci">#define AT91C_PMC_MCFR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01985">ioat91sam7x256.h:1985</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5591a1d593f1a8cb1a37a02ed1f118dd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5591a1d593f1a8cb1a37a02ed1f118dd">AT91C_SSC_PERIOD</a></div><div class="ttdeci">#define AT91C_SSC_PERIOD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00919">ioat91sam7x256.h:919</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a39dadd01beaae98bbf129906513c92b8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a39dadd01beaae98bbf129906513c92b8">AT91C_EMAC_HRB</a></div><div class="ttdeci">#define AT91C_EMAC_HRB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02339">ioat91sam7x256.h:2339</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8a5b425ea5993ada144b8945aaeb01b9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8a5b425ea5993ada144b8945aaeb01b9">AT91C_PMC_IMR</a></div><div class="ttdeci">#define AT91C_PMC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01987">ioat91sam7x256.h:1987</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac94b088b5f232c505558cabead5719fd"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac94b088b5f232c505558cabead5719fd">AT91C_UDP_EPTYPE_BULK_OUT</a></div><div class="ttdeci">#define AT91C_UDP_EPTYPE_BULK_OUT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01140">ioat91sam7x256.h:1140</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a67a1ed7c3f28f4f26619cb88039654cb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a67a1ed7c3f28f4f26619cb88039654cb">AT91C_PIO_PB29</a></div><div class="ttdeci">#define AT91C_PIO_PB29</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02595">ioat91sam7x256.h:2595</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3e2a7d82f20bde542d799bf400272e94"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3e2a7d82f20bde542d799bf400272e94">AT91C_CAN_MB5_MMR</a></div><div class="ttdeci">#define AT91C_CAN_MB5_MMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02286">ioat91sam7x256.h:2286</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad0a9a05d93b896704ba3387bfbb1a3bd"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad0a9a05d93b896704ba3387bfbb1a3bd">AT91C_PA12_NPCS00</a></div><div class="ttdeci">#define AT91C_PA12_NPCS00</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02461">ioat91sam7x256.h:2461</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a43c65e0740ae391e12a7861e3fc47f83"><div class="ttname"><a href="ioat91sam7x256_8h.html#a43c65e0740ae391e12a7861e3fc47f83">AT91C_TDES_RCR</a></div><div class="ttdeci">#define AT91C_TDES_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02426">ioat91sam7x256.h:2426</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae67b4d21adfa7322ca97f86a7372b9cd"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae67b4d21adfa7322ca97f86a7372b9cd">AT91C_CKGR_PLLR</a></div><div class="ttdeci">#define AT91C_CKGR_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01972">ioat91sam7x256.h:1972</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8b12a4e70bafb2468ce3407cdc13ea02"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8b12a4e70bafb2468ce3407cdc13ea02">AT91C_US_RIIC</a></div><div class="ttdeci">#define AT91C_US_RIIC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00846">ioat91sam7x256.h:846</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a82ad77d8a572bc52b0a3710ee11e1a6a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a82ad77d8a572bc52b0a3710ee11e1a6a">AT91C_PIO_PB18</a></div><div class="ttdeci">#define AT91C_PIO_PB18</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02560">ioat91sam7x256.h:2560</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2f9c016c89408bc44be3171db72f589c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2f9c016c89408bc44be3171db72f589c">AT91C_PB20_PWM1</a></div><div class="ttdeci">#define AT91C_PB20_PWM1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02569">ioat91sam7x256.h:2569</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a55c277bd6dac15055222d3066ef374eb"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a55c277bd6dac15055222d3066ef374eb">_AT91S_CAN::CAN_IMR</a></div><div class="ttdeci">AT91_REG CAN_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01366">AT91SAM7X256.h:1366</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_aa4c5df84e8740458cb75b9e3a9a1b940"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#aa4c5df84e8740458cb75b9e3a9a1b940">_AT91S_ADC::ADC_IER</a></div><div class="ttdeci">AT91_REG ADC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01617">AT91SAM7X256.h:1617</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_ad0db911eb6744ae5f818f57053632572"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ad0db911eb6744ae5f818f57053632572">_AT91S_TDES::TDES_PTCR</a></div><div class="ttdeci">AT91_REG TDES_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01821">AT91SAM7X256.h:1821</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a42d728c427681538acf8c24de982d4bd"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a42d728c427681538acf8c24de982d4bd">_AT91S_USART::US_RNCR</a></div><div class="ttdeci">AT91_REG US_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00789">AT91SAM7X256.h:789</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a488891d3a2370ac9f45a4ff17284d9fc"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a488891d3a2370ac9f45a4ff17284d9fc">_AT91S_PIO::PIO_PDSR</a></div><div class="ttdeci">AT91_REG PIO_PDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00370">AT91SAM7X256.h:370</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_ad7db5c06f86189df26db1ff343078571"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#ad7db5c06f86189df26db1ff343078571">_AT91S_CAN::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[52]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01374">AT91SAM7X256.h:1374</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a7ab27adf16a2d8f50153ff4f2888f9a8"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a7ab27adf16a2d8f50153ff4f2888f9a8">_AT91S_PIO::PIO_MDDR</a></div><div class="ttdeci">AT91_REG PIO_MDDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00376">AT91SAM7X256.h:376</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeca4c3425f3a4b2da6dc816387833236"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeca4c3425f3a4b2da6dc816387833236">AT91C_SSC_START_RISE_RF</a></div><div class="ttdeci">#define AT91C_SSC_START_RISE_RF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00914">ioat91sam7x256.h:914</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a910e2e7bc69adce9bffdc7454425a8e1"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a910e2e7bc69adce9bffdc7454425a8e1">_AT91S_EMAC::EMAC_SA2L</a></div><div class="ttdeci">AT91_REG EMAC_SA2L</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01500">AT91SAM7X256.h:1500</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac48ce68be7072d9626d8f4d608791ab3"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac48ce68be7072d9626d8f4d608791ab3">AT91S_AIC</a></div><div class="ttdeci">struct _AT91S_AIC AT91S_AIC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0cb256750eaa20a97d8d5232b321d283"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0cb256750eaa20a97d8d5232b321d283">AT91C_CAN_MRTR</a></div><div class="ttdeci">#define AT91C_CAN_MRTR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01349">ioat91sam7x256.h:1349</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad73a1dc9bbc2a0556084ef8305023421"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad73a1dc9bbc2a0556084ef8305023421">AT91C_PB19_TCLK1</a></div><div class="ttdeci">#define AT91C_PB19_TCLK1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02565">ioat91sam7x256.h:2565</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aebc67c7d7de20b43d18d959199854699"><div class="ttname"><a href="ioat91sam7x256_8h.html#aebc67c7d7de20b43d18d959199854699">AT91C_TC_ETRGEDG_FALLING</a></div><div class="ttdeci">#define AT91C_TC_ETRGEDG_FALLING</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01196">ioat91sam7x256.h:1196</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_aa7ff7820c4d592f49487a837eb1671f4"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#aa7ff7820c4d592f49487a837eb1671f4">_AT91S_TDES::TDES_RNCR</a></div><div class="ttdeci">AT91_REG TDES_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01818">AT91SAM7X256.h:1818</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa2427a5211cf4003560a5f56ff04ea00"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa2427a5211cf4003560a5f56ff04ea00">AT91C_PIO_PA17</a></div><div class="ttdeci">#define AT91C_PIO_PA17</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02473">ioat91sam7x256.h:2473</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a208d9f3f7e5d7a86e12bc766b5340d71"><div class="ttname"><a href="ioat91sam7x256_8h.html#a208d9f3f7e5d7a86e12bc766b5340d71">AT91C_TCB_TC0XC0S_TIOA2</a></div><div class="ttdeci">#define AT91C_TCB_TC0XC0S_TIOA2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01304">ioat91sam7x256.h:1304</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af786ac9d28aadd31d7da6f38e0da6b6d"><div class="ttname"><a href="ioat91sam7x256_8h.html#af786ac9d28aadd31d7da6f38e0da6b6d">AT91C_PIOA_IFSR</a></div><div class="ttdeci">#define AT91C_PIOA_IFSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01937">ioat91sam7x256.h:1937</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a95a4a7f55207ab606cced3b0eb15a48a"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a95a4a7f55207ab606cced3b0eb15a48a">_AT91S_USART::US_NER</a></div><div class="ttdeci">AT91_REG US_NER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00780">AT91SAM7X256.h:780</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_afcd769f5306ec28650c7e78c9283c31b"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#afcd769f5306ec28650c7e78c9283c31b">_AT91S_SSC::SSC_RNCR</a></div><div class="ttdeci">AT91_REG SSC_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00885">AT91SAM7X256.h:885</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a9752d328c1846778220a2dcf1af604ce"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9752d328c1846778220a2dcf1af604ce">_AT91S_SYS::Reserved17</a></div><div class="ttdeci">AT91_REG Reserved17[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00164">AT91SAM7X256.h:164</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afc09500f498beee08c2a61f4ee969cf3"><div class="ttname"><a href="ioat91sam7x256_8h.html#afc09500f498beee08c2a61f4ee969cf3">AT91C_CAN_MB0_MFID</a></div><div class="ttdeci">#define AT91C_CAN_MB0_MFID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02241">ioat91sam7x256.h:2241</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab2a693e4069960bc7a8bef5e76040002"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab2a693e4069960bc7a8bef5e76040002">AT91C_RTTC_RTTRST</a></div><div class="ttdeci">#define AT91C_RTTC_RTTRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00536">ioat91sam7x256.h:536</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad3457da8470b88dcbfdfcc4c181a3dfb"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad3457da8470b88dcbfdfcc4c181a3dfb">AT91C_TC_BEEVT</a></div><div class="ttdeci">#define AT91C_TC_BEEVT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01257">ioat91sam7x256.h:1257</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adf9e93c9b98220d3e43c0e2d02ab7536"><div class="ttname"><a href="ioat91sam7x256_8h.html#adf9e93c9b98220d3e43c0e2d02ab7536">AT91C_PA29_NPCS13</a></div><div class="ttdeci">#define AT91C_PA29_NPCS13</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02509">ioat91sam7x256.h:2509</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a0e6b99ee7321d011bc6f3c7347849270"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a0e6b99ee7321d011bc6f3c7347849270">_AT91S_AES::AES_IMR</a></div><div class="ttdeci">AT91_REG AES_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01721">AT91SAM7X256.h:1721</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_aaaee23426dcf3698e52ba1953ac4a752"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#aaaee23426dcf3698e52ba1953ac4a752">_AT91S_AIC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00226">AT91SAM7X256.h:226</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1d09bf3616f0ec2c9fa6b85eff2a97d6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1d09bf3616f0ec2c9fa6b85eff2a97d6">AT91C_PMC_PCKR</a></div><div class="ttdeci">#define AT91C_PMC_PCKR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01979">ioat91sam7x256.h:1979</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeb849b8eb15c9bc1da6aa911551a9217"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeb849b8eb15c9bc1da6aa911551a9217">AT91C_EMAC_ROV</a></div><div class="ttdeci">#define AT91C_EMAC_ROV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02344">ioat91sam7x256.h:2344</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad9b989525e43ef5fcdb9eca00a9c4f75"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad9b989525e43ef5fcdb9eca00a9c4f75">AT91C_PWMC_CHID3</a></div><div class="ttdeci">#define AT91C_PWMC_CHID3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01060">ioat91sam7x256.h:1060</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4d2163d1d5663fe26f5ad8a11546cc70"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4d2163d1d5663fe26f5ad8a11546cc70">AT91C_SPI_FDIV</a></div><div class="ttdeci">#define AT91C_SPI_FDIV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00719">ioat91sam7x256.h:719</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4cc9b7c7ab47fc4b4bf7b3ace95f6332"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4cc9b7c7ab47fc4b4bf7b3ace95f6332">AT91C_CAN_MB6_MID</a></div><div class="ttdeci">#define AT91C_CAN_MB6_MID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02291">ioat91sam7x256.h:2291</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a65d8bc07b873894ee565051c8b24b3ec"><div class="ttname"><a href="ioat91sam7x256_8h.html#a65d8bc07b873894ee565051c8b24b3ec">AT91S_MC</a></div><div class="ttdeci">struct _AT91S_MC AT91S_MC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af72f6fbbf37ed233d31ff161d515607f"><div class="ttname"><a href="ioat91sam7x256_8h.html#af72f6fbbf37ed233d31ff161d515607f">AT91C_CAN_MB1_MFID</a></div><div class="ttdeci">#define AT91C_CAN_MB1_MFID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02252">ioat91sam7x256.h:2252</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_ac6dd166602bbbde9b80d06065604af3a"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#ac6dd166602bbbde9b80d06065604af3a">_AT91S_SSC::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[44]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00879">AT91SAM7X256.h:879</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af6179b1adc2118086d3c2e91e9825ff0"><div class="ttname"><a href="ioat91sam7x256_8h.html#af6179b1adc2118086d3c2e91e9825ff0">AT91C_TDES_URAD</a></div><div class="ttdeci">#define AT91C_TDES_URAD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01853">ioat91sam7x256.h:1853</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a7e7a1da05d277f207aed36d54ffb9544"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a7e7a1da05d277f207aed36d54ffb9544">_AT91S_PIO::PIO_IFER</a></div><div class="ttdeci">AT91_REG PIO_IFER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00363">AT91SAM7X256.h:363</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a6d58b129e630d986c86eb884f8c2d2c8"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6d58b129e630d986c86eb884f8c2d2c8">_AT91S_SYS::PIOB_MDDR</a></div><div class="ttdeci">AT91_REG PIOB_MDDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00158">AT91SAM7X256.h:158</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a91c59ce5351a7310dd5840ef6a18741f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a91c59ce5351a7310dd5840ef6a18741f">AT91C_PA20_CANTX</a></div><div class="ttdeci">#define AT91C_PA20_CANTX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02483">ioat91sam7x256.h:2483</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab5bbdf31a175430f576341844046ba88"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab5bbdf31a175430f576341844046ba88">AT91C_SPI0_TCR</a></div><div class="ttdeci">#define AT91C_SPI0_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02041">ioat91sam7x256.h:2041</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a317d8138a2551b50d0d8416441925d66"><div class="ttname"><a href="ioat91sam7x256_8h.html#a317d8138a2551b50d0d8416441925d66">AT91C_US_RSTTX</a></div><div class="ttdeci">#define AT91C_US_RSTTX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00313">ioat91sam7x256.h:313</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a83fcbf48dfd5911539f04053f5945583"><div class="ttname"><a href="ioat91sam7x256_8h.html#a83fcbf48dfd5911539f04053f5945583">AT91C_TWI_NACK</a></div><div class="ttdeci">#define AT91C_TWI_NACK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00997">ioat91sam7x256.h:997</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a666903aab4d6d173d6a2be5cbee5a91a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a666903aab4d6d173d6a2be5cbee5a91a">AT91C_ADC_PRESCAL</a></div><div class="ttdeci">#define AT91C_ADC_PRESCAL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01662">ioat91sam7x256.h:1662</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3f33466540b1af26616115483dadc50a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3f33466540b1af26616115483dadc50a">AT91C_US_MAX_ITER</a></div><div class="ttdeci">#define AT91C_US_MAX_ITER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00839">ioat91sam7x256.h:839</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa250a015ab6c84619aee58f529a492cb"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa250a015ab6c84619aee58f529a492cb">AT91C_TC_EEVT</a></div><div class="ttdeci">#define AT91C_TC_EEVT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01203">ioat91sam7x256.h:1203</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a7172b8a93b54c122f4e7ca6c6aa6520c"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a7172b8a93b54c122f4e7ca6c6aa6520c">_AT91S_PMC::PMC_MCKR</a></div><div class="ttdeci">AT91_REG PMC_MCKR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00442">AT91SAM7X256.h:442</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab43212fc8937da376583b4e8ceff9ed1"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab43212fc8937da376583b4e8ceff9ed1">AT91C_PB7_ERXER</a></div><div class="ttdeci">#define AT91C_PB7_ERXER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02610">ioat91sam7x256.h:2610</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a68ee4a23932dd0ef1b3a1eed804e4861"><div class="ttname"><a href="ioat91sam7x256_8h.html#a68ee4a23932dd0ef1b3a1eed804e4861">AT91C_TC_BEEVT_NONE</a></div><div class="ttdeci">#define AT91C_TC_BEEVT_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01258">ioat91sam7x256.h:1258</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ad7d236e9821cefe1ae1f4a8e1487fd58"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ad7d236e9821cefe1ae1f4a8e1487fd58">_AT91S_USART::US_RCR</a></div><div class="ttdeci">AT91_REG US_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00785">AT91SAM7X256.h:785</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeb863fc3b5ecd99a75f9037642091a31"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeb863fc3b5ecd99a75f9037642091a31">AT91C_US_COMM_TX</a></div><div class="ttdeci">#define AT91C_US_COMM_TX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00343">ioat91sam7x256.h:343</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a427bbe284c4fe904b8da8305be3f9e6f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a427bbe284c4fe904b8da8305be3f9e6f">AT91C_CAN_WARN</a></div><div class="ttdeci">#define AT91C_CAN_WARN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01422">ioat91sam7x256.h:1422</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a031625681fe68f737d2c94af5a7764d5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a031625681fe68f737d2c94af5a7764d5">AT91C_MC_LOCKS13</a></div><div class="ttdeci">#define AT91C_MC_LOCKS13</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00677">ioat91sam7x256.h:677</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a77467e5964b6939639f5215869e8a191"><div class="ttname"><a href="ioat91sam7x256_8h.html#a77467e5964b6939639f5215869e8a191">AT91C_CAN_MB1_MCR</a></div><div class="ttdeci">#define AT91C_CAN_MB1_MCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02251">ioat91sam7x256.h:2251</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa4e39ed61c203c605be7ed47c73213fe"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa4e39ed61c203c605be7ed47c73213fe">AT91C_PMC_PCK1</a></div><div class="ttdeci">#define AT91C_PMC_PCK1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00456">ioat91sam7x256.h:456</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a33a0f6c7c40aebf48fb9aeee409520c9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a33a0f6c7c40aebf48fb9aeee409520c9">AT91C_TC_BCPC</a></div><div class="ttdeci">#define AT91C_TC_BCPC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01252">ioat91sam7x256.h:1252</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa310bed7d45bfe16684c8bf25f3efee7"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa310bed7d45bfe16684c8bf25f3efee7">AT91C_US1_RPR</a></div><div class="ttdeci">#define AT91C_US1_RPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02067">ioat91sam7x256.h:2067</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8fde1f981f864aae724ab9f995c299aa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8fde1f981f864aae724ab9f995c299aa">AT91C_EMAC_LCOL</a></div><div class="ttdeci">#define AT91C_EMAC_LCOL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02325">ioat91sam7x256.h:2325</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a21ec9d439f9a93d433e51086767e9027"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a21ec9d439f9a93d433e51086767e9027">_AT91S_UDP::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01075">AT91SAM7X256.h:1075</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_afaf616d3586cc1555536b1ffa8194736"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#afaf616d3586cc1555536b1ffa8194736">_AT91S_USART::US_RNPR</a></div><div class="ttdeci">AT91_REG US_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00788">AT91SAM7X256.h:788</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4191d2a74d7d781f9a8c8998904800c7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4191d2a74d7d781f9a8c8998904800c7">AT91C_CAN_TEC</a></div><div class="ttdeci">#define AT91C_CAN_TEC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01452">ioat91sam7x256.h:1452</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a382932515ba4318badc915bb00fe8b14"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a382932515ba4318badc915bb00fe8b14">_AT91S_AES::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[35]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01728">AT91SAM7X256.h:1728</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a670a1550c346c9dc0cbe1f6678921909"><div class="ttname"><a href="ioat91sam7x256_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a></div><div class="ttdeci">struct _AT91S_TCB * AT91PS_TCB</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae7bc9a61b4311410067210fe5be6cf4e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae7bc9a61b4311410067210fe5be6cf4e">AT91C_US1_RCR</a></div><div class="ttdeci">#define AT91C_US1_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02065">ioat91sam7x256.h:2065</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a22a2ef64cb698fa796657a4a2568dc2b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a22a2ef64cb698fa796657a4a2568dc2b">AT91C_TCB_TC2XC2S_TCLK2</a></div><div class="ttdeci">#define AT91C_TCB_TC2XC2S_TCLK2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01311">ioat91sam7x256.h:1311</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0b807513a47a5397bd4c2e8de2eef98a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0b807513a47a5397bd4c2e8de2eef98a">AT91C_PIOA_IFDR</a></div><div class="ttdeci">#define AT91C_PIOA_IFDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01919">ioat91sam7x256.h:1919</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a519a22eec8b5c618c2c51130106a8f81"><div class="ttname"><a href="ioat91sam7x256_8h.html#a519a22eec8b5c618c2c51130106a8f81">AT91C_TC_LOVRS</a></div><div class="ttdeci">#define AT91C_TC_LOVRS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01269">ioat91sam7x256.h:1269</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_af1e2f7a6c985a44db454a38df40ee4ff"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#af1e2f7a6c985a44db454a38df40ee4ff">_AT91S_TWI::TWI_IDR</a></div><div class="ttdeci">AT91_REG TWI_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00967">AT91SAM7X256.h:967</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9042e2012ff6ea357f463e6e7d6b0fe4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9042e2012ff6ea357f463e6e7d6b0fe4">AT91C_EMAC_RBOF_OFFSET_0</a></div><div class="ttdeci">#define AT91C_EMAC_RBOF_OFFSET_0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01546">ioat91sam7x256.h:1546</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3dfa7d709c1cdd2118badd3d86dbef05"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3dfa7d709c1cdd2118badd3d86dbef05">AT91C_US0_TNCR</a></div><div class="ttdeci">#define AT91C_US0_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02091">ioat91sam7x256.h:2091</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a5d6553c05d0a9468b53a3521e9dc2d03"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a5d6553c05d0a9468b53a3521e9dc2d03">_AT91S_SPI::SPI_CR</a></div><div class="ttdeci">AT91_REG SPI_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00685">AT91SAM7X256.h:685</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a66224add5cbd13520d0b5d0a38fc5c04"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a66224add5cbd13520d0b5d0a38fc5c04">_AT91S_SSC::SSC_TPR</a></div><div class="ttdeci">AT91_REG SSC_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00882">AT91SAM7X256.h:882</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a551e1e08f0886565c71b5b044e53cb79"><div class="ttname"><a href="ioat91sam7x256_8h.html#a551e1e08f0886565c71b5b044e53cb79">AT91C_PIO_PB7</a></div><div class="ttdeci">#define AT91C_PIO_PB7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02609">ioat91sam7x256.h:2609</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9437ec47b2014f8b5222098a1b3822d5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9437ec47b2014f8b5222098a1b3822d5">AT91C_EMAC_NSR</a></div><div class="ttdeci">#define AT91C_EMAC_NSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02361">ioat91sam7x256.h:2361</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1c9e7316fc10820f2bfd2b0516ee960b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1c9e7316fc10820f2bfd2b0516ee960b">AT91C_DBGU_TPR</a></div><div class="ttdeci">#define AT91C_DBGU_TPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01890">ioat91sam7x256.h:1890</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa92aff746ed8ef7777730997b8d48fe8"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa92aff746ed8ef7777730997b8d48fe8">AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL</a></div><div class="ttdeci">#define AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00245">ioat91sam7x256.h:245</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a32b02e34900913286d245944748d2e1e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a32b02e34900913286d245944748d2e1e">AT91C_AES_MR</a></div><div class="ttdeci">#define AT91C_AES_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02413">ioat91sam7x256.h:2413</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac03dec55b3dce937a45a61b2f2759be3"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac03dec55b3dce937a45a61b2f2759be3">AT91C_TC_LDRB_RISING</a></div><div class="ttdeci">#define AT91C_TC_LDRB_RISING</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01234">ioat91sam7x256.h:1234</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeea54d22764c1f8519e7e7418e99fee1"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeea54d22764c1f8519e7e7418e99fee1">AT91C_PIO_PA0</a></div><div class="ttdeci">#define AT91C_PIO_PA0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02452">ioat91sam7x256.h:2452</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a55de519422f9459af2c877d53c11e28f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a55de519422f9459af2c877d53c11e28f">AT91C_BASE_SYS</a></div><div class="ttdeci">#define AT91C_BASE_SYS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02655">ioat91sam7x256.h:2655</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a928409d560bb9bbcf5f33a1c0ff11127"><div class="ttname"><a href="ioat91sam7x256_8h.html#a928409d560bb9bbcf5f33a1c0ff11127">AT91PS_VREG</a></div><div class="ttdeci">struct _AT91S_VREG * AT91PS_VREG</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ac6ddaac4e95dc32c1ab654bb3b8b2b2f"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac6ddaac4e95dc32c1ab654bb3b8b2b2f">_AT91S_SYS::PITC_PIMR</a></div><div class="ttdeci">AT91_REG PITC_PIMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00202">AT91SAM7X256.h:202</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a95a238b8829c398afbd6a1c51331a091"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a95a238b8829c398afbd6a1c51331a091">_AT91S_ADC::ADC_CR</a></div><div class="ttdeci">AT91_REG ADC_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01609">AT91SAM7X256.h:1609</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_ad1688f602dd1c369fc1604c51cc05c2f"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#ad1688f602dd1c369fc1604c51cc05c2f">_AT91S_PDC::PDC_RCR</a></div><div class="ttdeci">AT91_REG PDC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00263">AT91SAM7X256.h:263</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0a64d545337665b0f1391160faaaced6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0a64d545337665b0f1391160faaaced6">AT91C_US0_NER</a></div><div class="ttdeci">#define AT91C_US0_NER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02098">ioat91sam7x256.h:2098</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4deef43514fe6c052050cb67979421c7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4deef43514fe6c052050cb67979421c7">AT91C_PWMC_VR</a></div><div class="ttdeci">#define AT91C_PWMC_VR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02180">ioat91sam7x256.h:2180</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a12fbd6ac9d3a98d54f041a06ab941c79"><div class="ttname"><a href="ioat91sam7x256_8h.html#a12fbd6ac9d3a98d54f041a06ab941c79">AT91C_TDES_IDATAxR</a></div><div class="ttdeci">#define AT91C_TDES_IDATAxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02446">ioat91sam7x256.h:2446</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1bb6a6bdaff5f26292c04974054a4a55"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1bb6a6bdaff5f26292c04974054a4a55">AT91C_UDP_FADDR</a></div><div class="ttdeci">#define AT91C_UDP_FADDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02188">ioat91sam7x256.h:2188</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad0a6fee5bfa9a6e6ff69675aa78aaa94"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad0a6fee5bfa9a6e6ff69675aa78aaa94">AT91C_WDTC_WDV</a></div><div class="ttdeci">#define AT91C_WDTC_WDV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00579">ioat91sam7x256.h:579</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a530cdd281b4fb0828fa30fa8bc6d9502"><div class="ttname"><a href="ioat91sam7x256_8h.html#a530cdd281b4fb0828fa30fa8bc6d9502">AT91C_PITC_PIV</a></div><div class="ttdeci">#define AT91C_PITC_PIV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00556">ioat91sam7x256.h:556</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0b5076a2aef46ea672a417316f410a96"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0b5076a2aef46ea672a417316f410a96">AT91C_ADC_DATA</a></div><div class="ttdeci">#define AT91C_ADC_DATA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01703">ioat91sam7x256.h:1703</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae2ad52fd4b99b30d372c5a23b209d144"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae2ad52fd4b99b30d372c5a23b209d144">AT91C_WDTC_WDRSTT</a></div><div class="ttdeci">#define AT91C_WDTC_WDRSTT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00576">ioat91sam7x256.h:576</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a528dd78ce6aa4cc56026e2dc7380282d"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a528dd78ce6aa4cc56026e2dc7380282d">_AT91S_PMC::PMC_SCDR</a></div><div class="ttdeci">AT91_REG PMC_SCDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00431">AT91SAM7X256.h:431</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa032ed04dc01d5dba1d5f4cd993e4855"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa032ed04dc01d5dba1d5f4cd993e4855">AT91C_EMAC_REVREF</a></div><div class="ttdeci">#define AT91C_EMAC_REVREF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01602">ioat91sam7x256.h:1602</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac36fce651dac995e60837f8afffc67f5"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac36fce651dac995e60837f8afffc67f5">AT91C_TC0_RA</a></div><div class="ttdeci">#define AT91C_TC0_RA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02206">ioat91sam7x256.h:2206</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a61f3fb74165894657623305323349cc8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a61f3fb74165894657623305323349cc8">AT91C_TDES_RNPR</a></div><div class="ttdeci">#define AT91C_TDES_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02428">ioat91sam7x256.h:2428</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a5d68876fe39a6275cf7d802f5d051804"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a5d68876fe39a6275cf7d802f5d051804">_AT91S_EMAC::EMAC_REV</a></div><div class="ttdeci">AT91_REG EMAC_REV</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01511">AT91SAM7X256.h:1511</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a71490d4b2d6b8d5cdc246d71d696a360"><div class="ttname"><a href="ioat91sam7x256_8h.html#a71490d4b2d6b8d5cdc246d71d696a360">AT91C_TC_BSWTRG_NONE</a></div><div class="ttdeci">#define AT91C_TC_BSWTRG_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01263">ioat91sam7x256.h:1263</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a45fc2df36dacaff8d655500c2fbd2d1a"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a45fc2df36dacaff8d655500c2fbd2d1a">_AT91S_CAN::CAN_VR</a></div><div class="ttdeci">AT91_REG CAN_VR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01375">AT91SAM7X256.h:1375</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_ae5cac6516a05cc2ea35f8e719889b77d"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#ae5cac6516a05cc2ea35f8e719889b77d">_AT91S_CAN::CAN_MB6</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB6</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01383">AT91SAM7X256.h:1383</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae633f0edacf72f6ed9a09979289183fc"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae633f0edacf72f6ed9a09979289183fc">AT91C_SPI_PS_VARIABLE</a></div><div class="ttdeci">#define AT91C_SPI_PS_VARIABLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00717">ioat91sam7x256.h:717</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a60d9f7a2b18f12ca66bfc5591d871720"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a60d9f7a2b18f12ca66bfc5591d871720">_AT91S_PMC::PMC_MOR</a></div><div class="ttdeci">AT91_REG PMC_MOR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00438">AT91SAM7X256.h:438</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad6e6141102c46b881f757ad651471c9b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad6e6141102c46b881f757ad651471c9b">AT91C_EMAC_ECOL</a></div><div class="ttdeci">#define AT91C_EMAC_ECOL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02337">ioat91sam7x256.h:2337</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aef4e0cc9cfc6a26f0b78e82f01604d41"><div class="ttname"><a href="ioat91sam7x256_8h.html#aef4e0cc9cfc6a26f0b78e82f01604d41">AT91C_TCB_TC1XC1S_TIOA2</a></div><div class="ttdeci">#define AT91C_TCB_TC1XC1S_TIOA2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01309">ioat91sam7x256.h:1309</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a071d3dd587c3a4ed95c253a48cb1c9a6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a071d3dd587c3a4ed95c253a48cb1c9a6">AT91C_TCB_BMR</a></div><div class="ttdeci">#define AT91C_TCB_BMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02233">ioat91sam7x256.h:2233</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae1d89d92d26566a0593501750dd45690"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae1d89d92d26566a0593501750dd45690">AT91C_BASE_PDC_US0</a></div><div class="ttdeci">#define AT91C_BASE_PDC_US0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02675">ioat91sam7x256.h:2675</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8a05bbd1b8cd25765a81934f73e07e55"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8a05bbd1b8cd25765a81934f73e07e55">AT91C_US_CHRL_6_BITS</a></div><div class="ttdeci">#define AT91C_US_CHRL_6_BITS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00825">ioat91sam7x256.h:825</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a13486a9a19a3b6bea5e1b48eddb00e66"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a13486a9a19a3b6bea5e1b48eddb00e66">_AT91S_PIO::PIO_PPUDR</a></div><div class="ttdeci">AT91_REG PIO_PPUDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00379">AT91SAM7X256.h:379</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5a635376c74ccc2eb816c51a9d1357d0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5a635376c74ccc2eb816c51a9d1357d0">AT91C_SPI0_TDR</a></div><div class="ttdeci">#define AT91C_SPI0_TDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02056">ioat91sam7x256.h:2056</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5ac408528d521e4e4b8c813855ad908b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5ac408528d521e4e4b8c813855ad908b">AT91C_US1_TCR</a></div><div class="ttdeci">#define AT91C_US1_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02062">ioat91sam7x256.h:2062</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0b46a485b19b0ca062e6ff359104527c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0b46a485b19b0ca062e6ff359104527c">AT91C_CAN_SLEEP</a></div><div class="ttdeci">#define AT91C_CAN_SLEEP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01425">ioat91sam7x256.h:1425</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a98635a33b6c91953eb908c3bdb772ed3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a98635a33b6c91953eb908c3bdb772ed3">AT91C_SSC_TXDIS</a></div><div class="ttdeci">#define AT91C_SSC_TXDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00896">ioat91sam7x256.h:896</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a46951fbe3aba6bb30149956400061658"><div class="ttname"><a href="ioat91sam7x256_8h.html#a46951fbe3aba6bb30149956400061658">AT91C_CKGR_USBDIV_1</a></div><div class="ttdeci">#define AT91C_CKGR_USBDIV_1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00423">ioat91sam7x256.h:423</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a41029227f612f1bf9f802d606fee55af"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a41029227f612f1bf9f802d606fee55af">_AT91S_PMC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00440">AT91SAM7X256.h:440</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a93bd0ead4ceb2e8a1f257b31e8c7e14f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a93bd0ead4ceb2e8a1f257b31e8c7e14f">AT91C_PIOA_PER</a></div><div class="ttdeci">#define AT91C_PIOA_PER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01918">ioat91sam7x256.h:1918</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa9d813936077ad520f7dc8585b1ef6b2"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa9d813936077ad520f7dc8585b1ef6b2">AT91C_PA4_NPCS13</a></div><div class="ttdeci">#define AT91C_PA4_NPCS13</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02518">ioat91sam7x256.h:2518</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3e83e20c81520ec24b1f2d58a623410b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3e83e20c81520ec24b1f2d58a623410b">AT91C_SSC_TXEMPTY</a></div><div class="ttdeci">#define AT91C_SSC_TXEMPTY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00940">ioat91sam7x256.h:940</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a09539cd95a16cd31c083baa11a9131e2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a09539cd95a16cd31c083baa11a9131e2">AT91C_TWI_TXRDY</a></div><div class="ttdeci">#define AT91C_TWI_TXRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00994">ioat91sam7x256.h:994</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6c6ce7f722bcfaaaa6c9053d448a91bf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6c6ce7f722bcfaaaa6c9053d448a91bf">AT91C_UDP_FEN</a></div><div class="ttdeci">#define AT91C_UDP_FEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01103">ioat91sam7x256.h:1103</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a71a813694166035dc6a8375076ede77d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a71a813694166035dc6a8375076ede77d">AT91C_SPI1_TPR</a></div><div class="ttdeci">#define AT91C_SPI1_TPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02021">ioat91sam7x256.h:2021</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a6e526083c78d36b5a992e12994a7e1d7"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a6e526083c78d36b5a992e12994a7e1d7">_AT91S_ADC::ADC_TNCR</a></div><div class="ttdeci">AT91_REG ADC_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01636">AT91SAM7X256.h:1636</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3df939ec689fad23144ed35e84143477"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3df939ec689fad23144ed35e84143477">AT91C_UDP_FADDEN</a></div><div class="ttdeci">#define AT91C_UDP_FADDEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01096">ioat91sam7x256.h:1096</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a24c5fdc79496c38c524aaf04e7f1f9a7"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a24c5fdc79496c38c524aaf04e7f1f9a7">_AT91S_SSC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00874">AT91SAM7X256.h:874</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abfb70171b2d8f15f25b4b9887caea0a0"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abfb70171b2d8f15f25b4b9887caea0a0">_AT91S_SSC::SSC_CR</a></div><div class="ttdeci">AT91_REG SSC_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00862">AT91SAM7X256.h:862</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a3a8924d153f0984fde5c27c4203bab08"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a3a8924d153f0984fde5c27c4203bab08">_AT91S_SPI::SPI_PTCR</a></div><div class="ttdeci">AT91_REG SPI_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00704">AT91SAM7X256.h:704</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a825cf8db29e1346a4655ba9e4042073c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a825cf8db29e1346a4655ba9e4042073c">AT91C_UDP_NUM</a></div><div class="ttdeci">#define AT91C_UDP_NUM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02189">ioat91sam7x256.h:2189</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afa8b99d8cbf2a48af4b0604bd1b98da4"><div class="ttname"><a href="ioat91sam7x256_8h.html#afa8b99d8cbf2a48af4b0604bd1b98da4">AT91C_TC_ACPC_TOGGLE</a></div><div class="ttdeci">#define AT91C_TC_ACPC_TOGGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01231">ioat91sam7x256.h:1231</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad139a6937250604e663db694ea526109"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad139a6937250604e663db694ea526109">AT91C_TC0_CCR</a></div><div class="ttdeci">#define AT91C_TC0_CCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02203">ioat91sam7x256.h:2203</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ae16bebd5ab83589f0c04216d5bad07f2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ae16bebd5ab83589f0c04216d5bad07f2">_AT91S_SYS::DBGU_BRGR</a></div><div class="ttdeci">AT91_REG DBGU_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00084">AT91SAM7X256.h:84</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af59df6b9a33fefc9b38335560957ed38"><div class="ttname"><a href="ioat91sam7x256_8h.html#af59df6b9a33fefc9b38335560957ed38">AT91C_US_DCDIC</a></div><div class="ttdeci">#define AT91C_US_DCDIC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00848">ioat91sam7x256.h:848</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a02c05836353c43c959f4588438a09a2e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a02c05836353c43c959f4588438a09a2e">AT91C_AIC_ISCR</a></div><div class="ttdeci">#define AT91C_AIC_ISCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01881">ioat91sam7x256.h:1881</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac557e84ed234c3903728e0471d001584"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac557e84ed234c3903728e0471d001584">AT91C_EMAC_RCOMP</a></div><div class="ttdeci">#define AT91C_EMAC_RCOMP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01572">ioat91sam7x256.h:1572</a></div></div>
<div class="ttc" id="struct___a_t91_s___v_r_e_g_html"><div class="ttname"><a href="struct___a_t91_s___v_r_e_g.html">_AT91S_VREG</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00594">AT91SAM7X256.h:594</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5b2f60a820cda3a1550d66f78f57f549"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5b2f60a820cda3a1550d66f78f57f549">AT91C_PIO_PA23</a></div><div class="ttdeci">#define AT91C_PIO_PA23</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02490">ioat91sam7x256.h:2490</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a3edbcfd3d98eacb37e846486fe2a6625"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a3edbcfd3d98eacb37e846486fe2a6625">_AT91S_TDES::TDES_ISR</a></div><div class="ttdeci">AT91_REG TDES_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01801">AT91SAM7X256.h:1801</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ace9aa7a013275f15f98be885f53d38ea"><div class="ttname"><a href="ioat91sam7x256_8h.html#ace9aa7a013275f15f98be885f53d38ea">AT91C_SPI_NSSR</a></div><div class="ttdeci">#define AT91C_SPI_NSSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00739">ioat91sam7x256.h:739</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a64a07ed22258d3551524e5e3758e64a5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a64a07ed22258d3551524e5e3758e64a5">AT91C_US_COMM_RX</a></div><div class="ttdeci">#define AT91C_US_COMM_RX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00344">ioat91sam7x256.h:344</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4dc79ee02e20eba4cbaa71e2fd7e4434"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4dc79ee02e20eba4cbaa71e2fd7e4434">AT91C_MC_FSR</a></div><div class="ttdeci">#define AT91C_MC_FSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02015">ioat91sam7x256.h:2015</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ab518314d82502388d3b769b90cc82c4c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ab518314d82502388d3b769b90cc82c4c">_AT91S_ADC::ADC_CHSR</a></div><div class="ttdeci">AT91_REG ADC_CHSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01614">AT91SAM7X256.h:1614</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2c724987deb4340ddfbe9c87dc4348f3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2c724987deb4340ddfbe9c87dc4348f3">_AT91S_SYS::PMC_MCKR</a></div><div class="ttdeci">AT91_REG PMC_MCKR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00185">AT91SAM7X256.h:185</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3dcb6030273864b8c21f68b5d4e796d8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3dcb6030273864b8c21f68b5d4e796d8">AT91C_EMAC_WESTAT</a></div><div class="ttdeci">#define AT91C_EMAC_WESTAT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01522">ioat91sam7x256.h:1522</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ad18629e06269c2dd5e5fa739f477b9bd"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ad18629e06269c2dd5e5fa739f477b9bd">_AT91S_EMAC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[13]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01510">AT91SAM7X256.h:1510</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad9e9e26cae4c6fe5e99fa60d12b529a1"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad9e9e26cae4c6fe5e99fa60d12b529a1">AT91C_EMAC_SA3H</a></div><div class="ttdeci">#define AT91C_EMAC_SA3H</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02367">ioat91sam7x256.h:2367</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7778deca77864dd09acddb9162e167a8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7778deca77864dd09acddb9162e167a8">AT91C_PWMC_CH3_CPRDR</a></div><div class="ttdeci">#define AT91C_PWMC_CH3_CPRDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02151">ioat91sam7x256.h:2151</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ae0ed0c0a3132843b4059265489ee2063"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ae0ed0c0a3132843b4059265489ee2063">_AT91S_SYS::AIC_IMR</a></div><div class="ttdeci">AT91_REG AIC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00061">AT91SAM7X256.h:61</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a1a5a8c31c01b731a58c17dbd315c693a"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a1a5a8c31c01b731a58c17dbd315c693a">_AT91S_TC::TC_RA</a></div><div class="ttdeci">AT91_REG TC_RA</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01160">AT91SAM7X256.h:1160</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aee1a0a02872a39bf134892ec37efafac"><div class="ttname"><a href="ioat91sam7x256_8h.html#aee1a0a02872a39bf134892ec37efafac">AT91C_PWMC_CUPD</a></div><div class="ttdeci">#define AT91C_PWMC_CUPD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01029">ioat91sam7x256.h:1029</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a93fb6820b59623acd71f0e5720d6df8c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a93fb6820b59623acd71f0e5720d6df8c">AT91C_PA13_PCK1</a></div><div class="ttdeci">#define AT91C_PA13_PCK1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02464">ioat91sam7x256.h:2464</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aea21ef19c312358353fbb5f992160e57"><div class="ttname"><a href="ioat91sam7x256_8h.html#aea21ef19c312358353fbb5f992160e57">AT91C_US_OVRE</a></div><div class="ttdeci">#define AT91C_US_OVRE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00337">ioat91sam7x256.h:337</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8f5751a6d87eb133bad4228b999269ea"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8f5751a6d87eb133bad4228b999269ea">AT91C_US0_RTOR</a></div><div class="ttdeci">#define AT91C_US0_RTOR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02104">ioat91sam7x256.h:2104</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3debdc9672c6df1bfd6224835c2331ce"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3debdc9672c6df1bfd6224835c2331ce">AT91C_PIO_PA26</a></div><div class="ttdeci">#define AT91C_PIO_PA26</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02499">ioat91sam7x256.h:2499</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a431c9fa2f5860f1961f9e606ac9e74a7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a431c9fa2f5860f1961f9e606ac9e74a7">AT91C_PWMC_CH3_CMR</a></div><div class="ttdeci">#define AT91C_PWMC_CH3_CMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02154">ioat91sam7x256.h:2154</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8fd2674d21225f8229f75558597722f4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8fd2674d21225f8229f75558597722f4">AT91C_US0_IDR</a></div><div class="ttdeci">#define AT91C_US0_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02107">ioat91sam7x256.h:2107</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad19157e5761a347dc97cf7f7fb99db41"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad19157e5761a347dc97cf7f7fb99db41">AT91C_US_INACK</a></div><div class="ttdeci">#define AT91C_US_INACK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00837">ioat91sam7x256.h:837</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aff630cb234bce583dd141a36415e2112"><div class="ttname"><a href="ioat91sam7x256_8h.html#aff630cb234bce583dd141a36415e2112">AT91C_PA22_SPCK1</a></div><div class="ttdeci">#define AT91C_PA22_SPCK1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02489">ioat91sam7x256.h:2489</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a9ffd65c8c98948d865b7a289234c65ed"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9ffd65c8c98948d865b7a289234c65ed">_AT91S_SYS::DBGU_TCR</a></div><div class="ttdeci">AT91_REG DBGU_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00093">AT91SAM7X256.h:93</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a16055efe37c00e395bf9b8e9d6d4c827"><div class="ttname"><a href="ioat91sam7x256_8h.html#a16055efe37c00e395bf9b8e9d6d4c827">AT91C_PMC_PRES_CLK_64</a></div><div class="ttdeci">#define AT91C_PMC_PRES_CLK_64</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00476">ioat91sam7x256.h:476</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa065092745ddbf791c26d74935a1f3a1"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa065092745ddbf791c26d74935a1f3a1">AT91C_CAN_MB3_MDH</a></div><div class="ttdeci">#define AT91C_CAN_MB3_MDH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02270">ioat91sam7x256.h:2270</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0ff43a9a4b5932898ae74344356520ca"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0ff43a9a4b5932898ae74344356520ca">AT91S_PIO</a></div><div class="ttdeci">struct _AT91S_PIO AT91S_PIO</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab393d098e619ce4ea081f6834e5ac39e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab393d098e619ce4ea081f6834e5ac39e">AT91C_EMAC_TXERR</a></div><div class="ttdeci">#define AT91C_EMAC_TXERR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01577">ioat91sam7x256.h:1577</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_abb38b2cee8c45ae19556607e9cacb466"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#abb38b2cee8c45ae19556607e9cacb466">_AT91S_EMAC::EMAC_LCOL</a></div><div class="ttdeci">AT91_REG EMAC_LCOL</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01483">AT91SAM7X256.h:1483</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a30542b10aea6dbb266e67ff25259a09f"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a30542b10aea6dbb266e67ff25259a09f">_AT91S_SYS::PIOB_IFER</a></div><div class="ttdeci">AT91_REG PIOB_IFER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00145">AT91SAM7X256.h:145</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ab250b865cba86405c8c33dd28a684159"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab250b865cba86405c8c33dd28a684159">_AT91S_SYS::PITC_PISR</a></div><div class="ttdeci">AT91_REG PITC_PISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00203">AT91SAM7X256.h:203</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a615fcd2f22304a513ba8b4af9be3e9da"><div class="ttname"><a href="ioat91sam7x256_8h.html#a615fcd2f22304a513ba8b4af9be3e9da">AT91C_CAN_OVLY</a></div><div class="ttdeci">#define AT91C_CAN_OVLY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01439">ioat91sam7x256.h:1439</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2ff3e67e4ded320c0ce9316d4f55c1ad"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2ff3e67e4ded320c0ce9316d4f55c1ad">AT91C_ISRAM_SIZE</a></div><div class="ttdeci">#define AT91C_ISRAM_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02711">ioat91sam7x256.h:2711</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0047d8a31fc259df26424beaac20a550"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0047d8a31fc259df26424beaac20a550">AT91C_EMAC_USF</a></div><div class="ttdeci">#define AT91C_EMAC_USF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02351">ioat91sam7x256.h:2351</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af2c42bcc045e0f46301dcdd239b0177d"><div class="ttname"><a href="ioat91sam7x256_8h.html#af2c42bcc045e0f46301dcdd239b0177d">AT91C_PA14_IRQ1</a></div><div class="ttdeci">#define AT91C_PA14_IRQ1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02467">ioat91sam7x256.h:2467</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0c71849c66d910b2327e91ec53be2d5f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0c71849c66d910b2327e91ec53be2d5f">AT91C_SSC_IER</a></div><div class="ttdeci">#define AT91C_SSC_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02129">ioat91sam7x256.h:2129</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab04fd08051845f87617a29a73b99fbfe"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab04fd08051845f87617a29a73b99fbfe">AT91C_UDP_EPTYPE_INT_IN</a></div><div class="ttdeci">#define AT91C_UDP_EPTYPE_INT_IN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01144">ioat91sam7x256.h:1144</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a7e81136413c472bc2088bf420a93b78a"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a7e81136413c472bc2088bf420a93b78a">_AT91S_ADC::ADC_TPR</a></div><div class="ttdeci">AT91_REG ADC_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01631">AT91SAM7X256.h:1631</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac4cfc945f1d236225602678af7b8ac28"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac4cfc945f1d236225602678af7b8ac28">AT91C_US_ENDRX</a></div><div class="ttdeci">#define AT91C_US_ENDRX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00335">ioat91sam7x256.h:335</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaf6dc0a816031c6ed3ecdc62590c5da4"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaf6dc0a816031c6ed3ecdc62590c5da4">AT91C_BASE_WDTC</a></div><div class="ttdeci">#define AT91C_BASE_WDTC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02666">ioat91sam7x256.h:2666</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a3ba02e62e84225fae0f948a38753c027"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a3ba02e62e84225fae0f948a38753c027">_AT91S_PMC::PMC_PCSR</a></div><div class="ttdeci">AT91_REG PMC_PCSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00436">AT91SAM7X256.h:436</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a1e2aa75c32f3dccf680af85eed50e1a1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a1e2aa75c32f3dccf680af85eed50e1a1">_AT91S_SYS::PIOA_CODR</a></div><div class="ttdeci">AT91_REG PIOA_CODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00114">AT91SAM7X256.h:114</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ac6b1ed3a4b9fd5f5b794ba9b7c5686ba"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ac6b1ed3a4b9fd5f5b794ba9b7c5686ba">_AT91S_SYS::PMC_PCER</a></div><div class="ttdeci">AT91_REG PMC_PCER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00177">AT91SAM7X256.h:177</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4a25b7100b143d46b7eab974f8f383af"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4a25b7100b143d46b7eab974f8f383af">AT91C_PMC_PCER</a></div><div class="ttdeci">#define AT91C_PMC_PCER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01978">ioat91sam7x256.h:1978</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a64a6454a4fb96b9495b0d8ecbc9b944b"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a64a6454a4fb96b9495b0d8ecbc9b944b">_AT91S_SPI::SPI_RNCR</a></div><div class="ttdeci">AT91_REG SPI_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00701">AT91SAM7X256.h:701</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a04adb55d5018a55a7e74c6260456d6a1"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a04adb55d5018a55a7e74c6260456d6a1">_AT91S_AES::AES_ODATAxR</a></div><div class="ttdeci">AT91_REG AES_ODATAxR[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01726">AT91SAM7X256.h:1726</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac075db624b7b2b761b23b2ef86417ea2"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac075db624b7b2b761b23b2ef86417ea2">AT91C_EMAC_RBOF_OFFSET_1</a></div><div class="ttdeci">#define AT91C_EMAC_RBOF_OFFSET_1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01547">ioat91sam7x256.h:1547</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af17077d65ce4383152ea75492c1187d5"><div class="ttname"><a href="ioat91sam7x256_8h.html#af17077d65ce4383152ea75492c1187d5">Read</a></div><div class="ttdeci">MC cycle for Read</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02976">ioat91sam7x256.h:2976</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a4d8fc518dc61ff1111218ddab9c7a841"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4d8fc518dc61ff1111218ddab9c7a841">_AT91S_SYS::PIOB_PPUSR</a></div><div class="ttdeci">AT91_REG PIOB_PPUSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00163">AT91SAM7X256.h:163</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a32338fe557537707fc36c979d9fc49fa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a32338fe557537707fc36c979d9fc49fa">AT91C_PA26_NPCS12</a></div><div class="ttdeci">#define AT91C_PA26_NPCS12</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02501">ioat91sam7x256.h:2501</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a8b70f2c612795d4cf0abbe9763a42e37"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a8b70f2c612795d4cf0abbe9763a42e37">_AT91S_ADC::ADC_CDR5</a></div><div class="ttdeci">AT91_REG ADC_CDR5</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01625">AT91SAM7X256.h:1625</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a99fd3ab55a1a27d6f75fcb9429962199"><div class="ttname"><a href="ioat91sam7x256_8h.html#a99fd3ab55a1a27d6f75fcb9429962199">AT91C_PIOB_PSR</a></div><div class="ttdeci">#define AT91C_PIOB_PSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01947">ioat91sam7x256.h:1947</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a335e7d4d52f475e5faaf5a9fb156cf0e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a335e7d4d52f475e5faaf5a9fb156cf0e">AT91C_UDP_ESR</a></div><div class="ttdeci">#define AT91C_UDP_ESR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01098">ioat91sam7x256.h:1098</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5748102c4fa746762dabc4b81b1d2028"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5748102c4fa746762dabc4b81b1d2028">AT91C_PWMC_IER</a></div><div class="ttdeci">#define AT91C_PWMC_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02179">ioat91sam7x256.h:2179</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ade6190d9f20f8c615c1eeee3a69333a8"><div class="ttname"><a href="ioat91sam7x256_8h.html#ade6190d9f20f8c615c1eeee3a69333a8">AT91C_SSC_TSHR</a></div><div class="ttdeci">#define AT91C_SSC_TSHR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02130">ioat91sam7x256.h:2130</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad61c454c2163fd559a550e57438cc6d4"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad61c454c2163fd559a550e57438cc6d4">AT91C_ADC_IDR</a></div><div class="ttdeci">#define AT91C_ADC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02391">ioat91sam7x256.h:2391</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af3a0dfa809b22314f0fb54c16713e863"><div class="ttname"><a href="ioat91sam7x256_8h.html#af3a0dfa809b22314f0fb54c16713e863">AT91C_CKGR_OUT_1</a></div><div class="ttdeci">#define AT91C_CKGR_OUT_1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00417">ioat91sam7x256.h:417</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a79e930ea8ad33613147ad0f0917a90e8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a79e930ea8ad33613147ad0f0917a90e8">AT91C_AIC_FFDR</a></div><div class="ttdeci">#define AT91C_AIC_FFDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01882">ioat91sam7x256.h:1882</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af8b6cf825aa844af2db7ad732771d676"><div class="ttname"><a href="ioat91sam7x256_8h.html#af8b6cf825aa844af2db7ad732771d676">AT91C_SPI_SPIEN</a></div><div class="ttdeci">#define AT91C_SPI_SPIEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00709">ioat91sam7x256.h:709</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa98598ad8488b07b06aa44b78a103977"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa98598ad8488b07b06aa44b78a103977">AT91C_CAN_OVL</a></div><div class="ttdeci">#define AT91C_CAN_OVL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01399">ioat91sam7x256.h:1399</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abd3beef9d8010832ed7fac32f9172186"><div class="ttname"><a href="ioat91sam7x256_8h.html#abd3beef9d8010832ed7fac32f9172186">AT91C_TC1_IMR</a></div><div class="ttdeci">#define AT91C_TC1_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02219">ioat91sam7x256.h:2219</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a45e8217bcf08f51bb492afbca3799fda"><div class="ttname"><a href="ioat91sam7x256_8h.html#a45e8217bcf08f51bb492afbca3799fda">AT91C_UDP_TXVC</a></div><div class="ttdeci">#define AT91C_UDP_TXVC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02196">ioat91sam7x256.h:2196</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acc61b85f0f6df808ea59c85520298159"><div class="ttname"><a href="ioat91sam7x256_8h.html#acc61b85f0f6df808ea59c85520298159">AT91C_CAN_BERR</a></div><div class="ttdeci">#define AT91C_CAN_BERR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01433">ioat91sam7x256.h:1433</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2517f5d3e03b4b5f1fd6b2870b5b4ac4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2517f5d3e03b4b5f1fd6b2870b5b4ac4">AT91C_PB30_PCK2</a></div><div class="ttdeci">#define AT91C_PB30_PCK2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02601">ioat91sam7x256.h:2601</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad91cc891870f10043e5935b8f587f2af"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad91cc891870f10043e5935b8f587f2af">AT91C_BASE_RTTC</a></div><div class="ttdeci">#define AT91C_BASE_RTTC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02664">ioat91sam7x256.h:2664</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a73eb518caf20706fab2b3d5127b8b05e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a73eb518caf20706fab2b3d5127b8b05e">AT91C_PB27_TIOA2</a></div><div class="ttdeci">#define AT91C_PB27_TIOA2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02590">ioat91sam7x256.h:2590</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a041f3a41034bc6b75137170b81747d0c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a041f3a41034bc6b75137170b81747d0c">AT91C_SSC_LOOP</a></div><div class="ttdeci">#define AT91C_SSC_LOOP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00922">ioat91sam7x256.h:922</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a825d8b89bd38a737738c530601771730"><div class="ttname"><a href="ioat91sam7x256_8h.html#a825d8b89bd38a737738c530601771730">AT91C_PA5_RXD1</a></div><div class="ttdeci">#define AT91C_PA5_RXD1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02520">ioat91sam7x256.h:2520</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a18a57517400a5472d08a883b9773ca21"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a18a57517400a5472d08a883b9773ca21">_AT91S_TDES::TDES_TCR</a></div><div class="ttdeci">AT91_REG TDES_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01816">AT91SAM7X256.h:1816</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8a5b4750618fbd064a82d6371e86201e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8a5b4750618fbd064a82d6371e86201e">AT91C_AES_OPMOD_ECB</a></div><div class="ttdeci">#define AT91C_AES_OPMOD_ECB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01754">ioat91sam7x256.h:1754</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64__inc_8h_html_ad4ab53b0d2b14679ab61b334ab29c4b9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a></div><div class="ttdeci">#define PWMC_CH</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01176">AT91SAM7S64_inc.h:1176</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9313c0e3e66a87c7d7f060ad63f5a788"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9313c0e3e66a87c7d7f060ad63f5a788">AT91C_ADC_IER</a></div><div class="ttdeci">#define AT91C_ADC_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02395">ioat91sam7x256.h:2395</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0f99ccefc9b1cca4d11e77754a2d5fb7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0f99ccefc9b1cca4d11e77754a2d5fb7">AT91C_CAN_MB7_MID</a></div><div class="ttdeci">#define AT91C_CAN_MB7_MID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02303">ioat91sam7x256.h:2303</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ade8e662cf6facc2d3f6afe46362b823f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ade8e662cf6facc2d3f6afe46362b823f">AT91C_PITC_PIMR</a></div><div class="ttdeci">#define AT91C_PITC_PIMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02003">ioat91sam7x256.h:2003</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0911cba099368e416f4f0d4ff9a1d8e4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0911cba099368e416f4f0d4ff9a1d8e4">AT91C_PIOA_OSR</a></div><div class="ttdeci">#define AT91C_PIOA_OSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01931">ioat91sam7x256.h:1931</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a61e415c997679e37598bbb9d800e08ef"><div class="ttname"><a href="ioat91sam7x256_8h.html#a61e415c997679e37598bbb9d800e08ef">AT91C_TDES_CFBS_64_BIT</a></div><div class="ttdeci">#define AT91C_TDES_CFBS_64_BIT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01843">ioat91sam7x256.h:1843</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a58852a9496be093ae1bc2a0fa8895024"><div class="ttname"><a href="ioat91sam7x256_8h.html#a58852a9496be093ae1bc2a0fa8895024">AT91C_TC_CPCS</a></div><div class="ttdeci">#define AT91C_TC_CPCS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01272">ioat91sam7x256.h:1272</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a3818bbc0ea23c8beef3797db1be2d36e"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a3818bbc0ea23c8beef3797db1be2d36e">_AT91S_PMC::PMC_SR</a></div><div class="ttdeci">AT91_REG PMC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00448">AT91SAM7X256.h:448</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a722eba792397e6b4914393b1568bed7b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a722eba792397e6b4914393b1568bed7b">AT91C_MC_ABTTYP</a></div><div class="ttdeci">#define AT91C_MC_ABTTYP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00623">ioat91sam7x256.h:623</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaa04778b864187f4ef69c232d5624c08"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaa04778b864187f4ef69c232d5624c08">AT91C_PMC_CSS</a></div><div class="ttdeci">#define AT91C_PMC_CSS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00465">ioat91sam7x256.h:465</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acfb5724dd3b3c5cd2a6536f07b31fbcf"><div class="ttname"><a href="ioat91sam7x256_8h.html#acfb5724dd3b3c5cd2a6536f07b31fbcf">AT91C_ADC_CDR6</a></div><div class="ttdeci">#define AT91C_ADC_CDR6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02394">ioat91sam7x256.h:2394</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6808cd396d1645ea2893c8abb9a368cb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6808cd396d1645ea2893c8abb9a368cb">AT91C_TC_BURST</a></div><div class="ttdeci">#define AT91C_TC_BURST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01184">ioat91sam7x256.h:1184</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a90d0ce32f6fd4a0741c1895901e5f6fd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a90d0ce32f6fd4a0741c1895901e5f6fd">AT91C_MC_LOCKS4</a></div><div class="ttdeci">#define AT91C_MC_LOCKS4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00668">ioat91sam7x256.h:668</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adf646b62f4221bc3ed5df880c63a0391"><div class="ttname"><a href="ioat91sam7x256_8h.html#adf646b62f4221bc3ed5df880c63a0391">AT91C_PIOB_SODR</a></div><div class="ttdeci">#define AT91C_PIOB_SODR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01960">ioat91sam7x256.h:1960</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af19bff0590be1b2bf76b0ccc38a030ee"><div class="ttname"><a href="ioat91sam7x256_8h.html#af19bff0590be1b2bf76b0ccc38a030ee">AT91C_ID_SPI0</a></div><div class="ttdeci">#define AT91C_ID_SPI0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02623">ioat91sam7x256.h:2623</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html_a8ab395fa84b6a94bd6df0ab1aafc42ab"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#a8ab395fa84b6a94bd6df0ab1aafc42ab">_AT91S_CKGR::CKGR_PLLR</a></div><div class="ttdeci">AT91_REG CKGR_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00400">AT91SAM7X256.h:400</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad9aa2174cedda4fea90f814f346caeb5"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad9aa2174cedda4fea90f814f346caeb5">AT91C_PITC_PITS</a></div><div class="ttdeci">#define AT91C_PITC_PITS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00560">ioat91sam7x256.h:560</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab04f5e985425f64d28913da36faeb6bc"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab04f5e985425f64d28913da36faeb6bc">AT91C_CAN_MB8</a></div><div class="ttdeci">#define AT91C_CAN_MB8</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01413">ioat91sam7x256.h:1413</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n___m_b_html_a7d39aa4dea8601f47177334d7083332e"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html#a7d39aa4dea8601f47177334d7083332e">_AT91S_CAN_MB::CAN_MB_MDH</a></div><div class="ttdeci">AT91_REG CAN_MB_MDH</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01326">AT91SAM7X256.h:1326</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44bca93e3f1a16f5318a24e0b017d40a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44bca93e3f1a16f5318a24e0b017d40a">AT91C_PIOB_IFSR</a></div><div class="ttdeci">#define AT91C_PIOB_IFSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01958">ioat91sam7x256.h:1958</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a937c91bac92d19d12f2a89602b0ca4e7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a937c91bac92d19d12f2a89602b0ca4e7">AT91C_PB0_ETXCK_EREFCK</a></div><div class="ttdeci">#define AT91C_PB0_ETXCK_EREFCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02533">ioat91sam7x256.h:2533</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ad98a2d712fd626ab4e7f4a03a67b92a3"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ad98a2d712fd626ab4e7f4a03a67b92a3">_AT91S_PIO::PIO_OER</a></div><div class="ttdeci">AT91_REG PIO_OER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00359">AT91SAM7X256.h:359</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a30b75955de1a85aaf2aabda5138f05be"><div class="ttname"><a href="ioat91sam7x256_8h.html#a30b75955de1a85aaf2aabda5138f05be">AT91C_TC_ACPC_SET</a></div><div class="ttdeci">#define AT91C_TC_ACPC_SET</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01229">ioat91sam7x256.h:1229</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7fadf4844d900392e5ed49050542c6b8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7fadf4844d900392e5ed49050542c6b8">AT91C_PWMC_CH2_CPRDR</a></div><div class="ttdeci">#define AT91C_PWMC_CH2_CPRDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02159">ioat91sam7x256.h:2159</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a7e189cd0e1220582b9e1b3ae34a1e887"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a7e189cd0e1220582b9e1b3ae34a1e887">_AT91S_TWI::TWI_RHR</a></div><div class="ttdeci">AT91_REG TWI_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00969">AT91SAM7X256.h:969</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a28791a45fc8d97eaf19f89d59af16bdd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a28791a45fc8d97eaf19f89d59af16bdd">AT91C_MC_FRDY</a></div><div class="ttdeci">#define AT91C_MC_FRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00632">ioat91sam7x256.h:632</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a27b0840e23ff09778d0208757359fc8d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a27b0840e23ff09778d0208757359fc8d">AT91C_TCB_TC1XC1S_TCLK1</a></div><div class="ttdeci">#define AT91C_TCB_TC1XC1S_TCLK1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01306">ioat91sam7x256.h:1306</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a9d414fed93ed31995318285e4150c6ac"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a9d414fed93ed31995318285e4150c6ac">_AT91S_SYS::PIOB_OER</a></div><div class="ttdeci">AT91_REG PIOB_OER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00141">AT91SAM7X256.h:141</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a66c782cf5bead1b9fba95efcde18fe42"><div class="ttname"><a href="ioat91sam7x256_8h.html#a66c782cf5bead1b9fba95efcde18fe42">AT91C_PIOB_PPUSR</a></div><div class="ttdeci">#define AT91C_PIOB_PPUSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01943">ioat91sam7x256.h:1943</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7f0ebc30e1c6ed91336d436ec1aadf99"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7f0ebc30e1c6ed91336d436ec1aadf99">AT91C_AES_SWRST</a></div><div class="ttdeci">#define AT91C_AES_SWRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01744">ioat91sam7x256.h:1744</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a764beffd3dfa2994117ce80ec178ac8a"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a764beffd3dfa2994117ce80ec178ac8a">_AT91S_DBGU::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[45]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00298">AT91SAM7X256.h:298</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8dfa995191cce3441d3b7f3297456191"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8dfa995191cce3441d3b7f3297456191">AT91C_PWMC_CH3_CDTYR</a></div><div class="ttdeci">#define AT91C_PWMC_CH3_CDTYR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02152">ioat91sam7x256.h:2152</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html">_AT91S_PWMC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01034">AT91SAM7X256.h:1034</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a30747aaee928ce37676044fc054ef2d2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a30747aaee928ce37676044fc054ef2d2">AT91C_MC_LOCKS5</a></div><div class="ttdeci">#define AT91C_MC_LOCKS5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00669">ioat91sam7x256.h:669</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afd3b2c5b0412f935aeb39c0f78d8f91c"><div class="ttname"><a href="ioat91sam7x256_8h.html#afd3b2c5b0412f935aeb39c0f78d8f91c">AT91C_CKGR_DIV</a></div><div class="ttdeci">#define AT91C_CKGR_DIV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00411">ioat91sam7x256.h:411</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af7b70a9ac59f31287a02a9f35f2d0639"><div class="ttname"><a href="ioat91sam7x256_8h.html#af7b70a9ac59f31287a02a9f35f2d0639">AT91C_EMAC_BP</a></div><div class="ttdeci">#define AT91C_EMAC_BP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01523">ioat91sam7x256.h:1523</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a8e8ace8d203b83ffa88c7670950413b3"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a8e8ace8d203b83ffa88c7670950413b3">_AT91S_CAN::CAN_ECR</a></div><div class="ttdeci">AT91_REG CAN_ECR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01371">AT91SAM7X256.h:1371</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1ef61ea6cfc34a336b371add0d0e7bce"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1ef61ea6cfc34a336b371add0d0e7bce">AT91C_US_USMODE_SWHSH</a></div><div class="ttdeci">#define AT91C_US_USMODE_SWHSH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00817">ioat91sam7x256.h:817</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abc153eace206577541602e757731202f"><div class="ttname"><a href="ioat91sam7x256_8h.html#abc153eace206577541602e757731202f">AT91C_PIOA_MDDR</a></div><div class="ttdeci">#define AT91C_PIOA_MDDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01933">ioat91sam7x256.h:1933</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a53a7501045baecf8bd01c013dbe4c104"><div class="ttname"><a href="ioat91sam7x256_8h.html#a53a7501045baecf8bd01c013dbe4c104">AT91C_SSC_TNCR</a></div><div class="ttdeci">#define AT91C_SSC_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02112">ioat91sam7x256.h:2112</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abc117c104afa7592c1d0d8aa8bf9ab67"><div class="ttname"><a href="ioat91sam7x256_8h.html#abc117c104afa7592c1d0d8aa8bf9ab67">AT91C_SPI_LASTXFER</a></div><div class="ttdeci">#define AT91C_SPI_LASTXFER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00712">ioat91sam7x256.h:712</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_a10463e3e6e976c640e1422004c46c2ef"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a10463e3e6e976c640e1422004c46c2ef">CAN_MB7</a></div><div class="ttdeci">#define CAN_MB7</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01137">AT91SAM7X128_inc.h:1137</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_ab3ba921e79e8215004773e86e4da0d9b"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#ab3ba921e79e8215004773e86e4da0d9b">_AT91S_AES::AES_CR</a></div><div class="ttdeci">AT91_REG AES_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01716">AT91SAM7X256.h:1716</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a19e8a3d4c6e02916b80873505969f35e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a19e8a3d4c6e02916b80873505969f35e">AT91C_UDP_RSTEP</a></div><div class="ttdeci">#define AT91C_UDP_RSTEP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02195">ioat91sam7x256.h:2195</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a2f6a6590e2a939e442401432b516b4c6"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a2f6a6590e2a939e442401432b516b4c6">_AT91S_PIO::PIO_ISR</a></div><div class="ttdeci">AT91_REG PIO_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00374">AT91SAM7X256.h:374</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a65cc4fbef8c78d2e57bb097e0dd96ddb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a65cc4fbef8c78d2e57bb097e0dd96ddb">AT91C_SPI_BITS_8</a></div><div class="ttdeci">#define AT91C_SPI_BITS_8</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00750">ioat91sam7x256.h:750</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8064786a95cc468d45e9f7037d6ad7c0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8064786a95cc468d45e9f7037d6ad7c0">AT91C_TWI_IMR</a></div><div class="ttdeci">#define AT91C_TWI_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02141">ioat91sam7x256.h:2141</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_ab2436c0f24250cfc5f3d5b4cc63b62b9"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#ab2436c0f24250cfc5f3d5b4cc63b62b9">_AT91S_UDP::UDP_FADDR</a></div><div class="ttdeci">AT91_REG UDP_FADDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01074">AT91SAM7X256.h:1074</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa316fae8475ce0c9a6682f044562f3d7"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa316fae8475ce0c9a6682f044562f3d7">AT91C_ADC_EOC0</a></div><div class="ttdeci">#define AT91C_ADC_EOC0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01677">ioat91sam7x256.h:1677</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a16457337bc108f926e0da7eb99643baf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a16457337bc108f926e0da7eb99643baf">AT91C_UDP_EXTRSM</a></div><div class="ttdeci">#define AT91C_UDP_EXTRSM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01113">ioat91sam7x256.h:1113</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aade3111409454d7403119510969714d4"><div class="ttname"><a href="ioat91sam7x256_8h.html#aade3111409454d7403119510969714d4">AT91C_BASE_CAN</a></div><div class="ttdeci">#define AT91C_BASE_CAN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02698">ioat91sam7x256.h:2698</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a29ebb54cad9b08d7dfe19c6b99334e3b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a29ebb54cad9b08d7dfe19c6b99334e3b">AT91C_ADC_RPR</a></div><div class="ttdeci">#define AT91C_ADC_RPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02377">ioat91sam7x256.h:2377</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a21220f0508a5ec5c7737a82afa89dc35"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a21220f0508a5ec5c7737a82afa89dc35">_AT91S_PDC::PDC_TNPR</a></div><div class="ttdeci">AT91_REG PDC_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00268">AT91SAM7X256.h:268</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a356b75d8c24799cef2b668df80364eac"><div class="ttname"><a href="ioat91sam7x256_8h.html#a356b75d8c24799cef2b668df80364eac">AT91S_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH AT91S_PWMC_CH</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adf5fa0d604e3edb42ac7dff9fd8d172a"><div class="ttname"><a href="ioat91sam7x256_8h.html#adf5fa0d604e3edb42ac7dff9fd8d172a">AT91C_SSC_RXSYN</a></div><div class="ttdeci">#define AT91C_SSC_RXSYN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00948">ioat91sam7x256.h:948</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3b6eda4438d361be0896ad6d246c43c3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3b6eda4438d361be0896ad6d246c43c3">AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE</a></div><div class="ttdeci">#define AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00248">ioat91sam7x256.h:248</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9ea4c880874aa135d3e4dcaf17b7de16"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9ea4c880874aa135d3e4dcaf17b7de16">AT91C_TC_EEVT_XC1</a></div><div class="ttdeci">#define AT91C_TC_EEVT_XC1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01206">ioat91sam7x256.h:1206</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab37e64c320a3a71caa2ec1a04b7b857b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab37e64c320a3a71caa2ec1a04b7b857b">AT91C_AES_CIPHER</a></div><div class="ttdeci">#define AT91C_AES_CIPHER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01747">ioat91sam7x256.h:1747</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab82fe1f68c1ae6520b7fb1f76bf6ab8b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab82fe1f68c1ae6520b7fb1f76bf6ab8b">AT91C_TC_BURST_NONE</a></div><div class="ttdeci">#define AT91C_TC_BURST_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01185">ioat91sam7x256.h:1185</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0089b84d52894b0a2c2f26fc33a6c139"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0089b84d52894b0a2c2f26fc33a6c139">AT91C_TC_CLKI</a></div><div class="ttdeci">#define AT91C_TC_CLKI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01183">ioat91sam7x256.h:1183</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a8bf3345deb86848307ef1b457efa5223"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a8bf3345deb86848307ef1b457efa5223">_AT91S_EMAC::EMAC_MCF</a></div><div class="ttdeci">AT91_REG EMAC_MCF</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01478">AT91SAM7X256.h:1478</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a08841e157236369a9878ee21539c937a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a08841e157236369a9878ee21539c937a">AT91C_US_USMODE_RS485</a></div><div class="ttdeci">#define AT91C_US_USMODE_RS485</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00811">ioat91sam7x256.h:811</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ad0ac871b0b4314d3bd18c2f5f6f1fbfa"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ad0ac871b0b4314d3bd18c2f5f6f1fbfa">_AT91S_SYS::AIC_FFDR</a></div><div class="ttdeci">AT91_REG AIC_FFDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00073">AT91SAM7X256.h:73</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a05d2712df3ef34180ebaedeb352edd5b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a05d2712df3ef34180ebaedeb352edd5b">AT91C_EMAC_RXUBR</a></div><div class="ttdeci">#define AT91C_EMAC_RXUBR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01573">ioat91sam7x256.h:1573</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html_a3c4048178d861a2361da69de58886823"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#a3c4048178d861a2361da69de58886823">_AT91S_CKGR::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00399">AT91SAM7X256.h:399</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a862f67ef82068efbfb0c9eee3ce1a09a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a">AT91C_PIO_PA13</a></div><div class="ttdeci">#define AT91C_PIO_PA13</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02462">ioat91sam7x256.h:2462</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad8eba8ec2d2fda4b6c42c7c269aede3f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad8eba8ec2d2fda4b6c42c7c269aede3f">AT91C_CAN_MTIMESTAMP</a></div><div class="ttdeci">#define AT91C_CAN_MTIMESTAMP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01347">ioat91sam7x256.h:1347</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a436c78823744781881884f699db34304"><div class="ttname"><a href="ioat91sam7x256_8h.html#a436c78823744781881884f699db34304">AT91C_MC_LOCKS14</a></div><div class="ttdeci">#define AT91C_MC_LOCKS14</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00678">ioat91sam7x256.h:678</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aac4efeaf92a198ed16e966f3de3540eb"><div class="ttname"><a href="ioat91sam7x256_8h.html#aac4efeaf92a198ed16e966f3de3540eb">AT91C_ADC_TRGSEL_TIOA0</a></div><div class="ttdeci">#define AT91C_ADC_TRGSEL_TIOA0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01649">ioat91sam7x256.h:1649</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ade2307a9d3357f855f7ff19231e9f6b6"><div class="ttname"><a href="ioat91sam7x256_8h.html#ade2307a9d3357f855f7ff19231e9f6b6">AT91C_PIOB_ASR</a></div><div class="ttdeci">#define AT91C_PIOB_ASR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01945">ioat91sam7x256.h:1945</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a77f72b5d4d70ab6a33279ea10e593b9a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a77f72b5d4d70ab6a33279ea10e593b9a">AT91C_PA21_NPCS10</a></div><div class="ttdeci">#define AT91C_PA21_NPCS10</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02486">ioat91sam7x256.h:2486</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3b12fdd4df286d8ebfcee60624763c0c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3b12fdd4df286d8ebfcee60624763c0c">AT91C_EMAC_MPE</a></div><div class="ttdeci">#define AT91C_EMAC_MPE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01519">ioat91sam7x256.h:1519</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_af0fcbe1b1fb83dedd5311cdcb45138cc"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#af0fcbe1b1fb83dedd5311cdcb45138cc">_AT91S_USART::US_RTOR</a></div><div class="ttdeci">AT91_REG US_RTOR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00776">AT91SAM7X256.h:776</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a4ec4d1ca9ff924989681cdec750b4faa"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a4ec4d1ca9ff924989681cdec750b4faa">_AT91S_ADC::ADC_LCDR</a></div><div class="ttdeci">AT91_REG ADC_LCDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01616">AT91SAM7X256.h:1616</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0c22c167b409c1fbb0a19b73d99c8c74"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0c22c167b409c1fbb0a19b73d99c8c74">AT91C_AES_CFBS_128_BIT</a></div><div class="ttdeci">#define AT91C_AES_CFBS_128_BIT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01761">ioat91sam7x256.h:1761</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a2db6d3cdd632cfa69686b5186e47b9de"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2db6d3cdd632cfa69686b5186e47b9de">_AT91S_AIC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00234">AT91SAM7X256.h:234</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaf25ee215d34b0f2f17074c32fe81b76"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaf25ee215d34b0f2f17074c32fe81b76">AT91C_PB18_EF100</a></div><div class="ttdeci">#define AT91C_PB18_EF100</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02561">ioat91sam7x256.h:2561</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa5c99a0a45b091b298df7b19aead869b"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa5c99a0a45b091b298df7b19aead869b">AT91C_SSC_RSHR</a></div><div class="ttdeci">#define AT91C_SSC_RSHR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02124">ioat91sam7x256.h:2124</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_aa3a4bff1437b454b5d2959b1ec71baf1"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#aa3a4bff1437b454b5d2959b1ec71baf1">_AT91S_DBGU::DBGU_TPR</a></div><div class="ttdeci">AT91_REG DBGU_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00301">AT91SAM7X256.h:301</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a78a14b840eccc116202b041ac10c9f35"><div class="ttname"><a href="ioat91sam7x256_8h.html#a78a14b840eccc116202b041ac10c9f35">AT91C_PB21_PWM2</a></div><div class="ttdeci">#define AT91C_PB21_PWM2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02572">ioat91sam7x256.h:2572</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaa2297d1189f2ee0d3357a9e4e7f3c08"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaa2297d1189f2ee0d3357a9e4e7f3c08">AT91C_AES_URAD</a></div><div class="ttdeci">#define AT91C_AES_URAD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01779">ioat91sam7x256.h:1779</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_ac5fda5dfb1c8d684760677f9531e4707"><div class="ttname"><a href="struct___a_t91_s___t_c.html#ac5fda5dfb1c8d684760677f9531e4707">_AT91S_TC::TC_CV</a></div><div class="ttdeci">AT91_REG TC_CV</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01159">AT91SAM7X256.h:1159</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7473ffad5de350410848d17696e9ebe1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7473ffad5de350410848d17696e9ebe1">AT91C_SPI1_RNCR</a></div><div class="ttdeci">#define AT91C_SPI1_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02026">ioat91sam7x256.h:2026</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a505e9f99d4497c2731ec97c61e75987b"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a505e9f99d4497c2731ec97c61e75987b">_AT91S_DBGU::DBGU_IER</a></div><div class="ttdeci">AT91_REG DBGU_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00287">AT91SAM7X256.h:287</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af7e17711279e7d6ba81e03b87b6dffce"><div class="ttname"><a href="ioat91sam7x256_8h.html#af7e17711279e7d6ba81e03b87b6dffce">AT91C_VREG_PSTDBY</a></div><div class="ttdeci">#define AT91C_VREG_PSTDBY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00599">ioat91sam7x256.h:599</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8ce69eec2df61f49198cd4c89bc07d9a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8ce69eec2df61f49198cd4c89bc07d9a">AT91C_PB9_EMDIO</a></div><div class="ttdeci">#define AT91C_PB9_EMDIO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02614">ioat91sam7x256.h:2614</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a522b84a476e08fd38d28d66675ab3d5f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a522b84a476e08fd38d28d66675ab3d5f">AT91C_PIOB_OWSR</a></div><div class="ttdeci">#define AT91C_PIOB_OWSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01955">ioat91sam7x256.h:1955</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_aa3a9b49a233df3fc828073e041f36049"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#aa3a9b49a233df3fc828073e041f36049">_AT91S_PIO::PIO_IMR</a></div><div class="ttdeci">AT91_REG PIO_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00373">AT91SAM7X256.h:373</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_adbca7adc9cdaa9110f9f262f6cec02b7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#adbca7adc9cdaa9110f9f262f6cec02b7">_AT91S_SYS::PIOB_CODR</a></div><div class="ttdeci">AT91_REG PIOB_CODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00150">AT91SAM7X256.h:150</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a23c662ae5654da8fdc81785799632ee1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a23c662ae5654da8fdc81785799632ee1">AT91C_PIO_PA29</a></div><div class="ttdeci">#define AT91C_PIO_PA29</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02507">ioat91sam7x256.h:2507</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa02a30ad0984b3ef5e385afabea5a21e"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa02a30ad0984b3ef5e385afabea5a21e">AT91C_SPI_RD</a></div><div class="ttdeci">#define AT91C_SPI_RD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00725">ioat91sam7x256.h:725</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a91998f2d7e11c486a62f413776f6ea47"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a91998f2d7e11c486a62f413776f6ea47">_AT91S_PWMC::PWMC_IDR</a></div><div class="ttdeci">AT91_REG PWMC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01040">AT91SAM7X256.h:1040</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a34f5675243d34c85da1c4e870f0654aa"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a34f5675243d34c85da1c4e870f0654aa">_AT91S_USART::US_PTCR</a></div><div class="ttdeci">AT91_REG US_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00792">AT91SAM7X256.h:792</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac8c4290ddd698e23911614b353f97ec2"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac8c4290ddd698e23911614b353f97ec2">AT91C_RSTC_RSTTYP_POWERUP</a></div><div class="ttdeci">#define AT91C_RSTC_RSTTYP_POWERUP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00508">ioat91sam7x256.h:508</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a813d97b4a832b927fb1c9ea734e0c49d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a813d97b4a832b927fb1c9ea734e0c49d">AT91C_PMC_CSS_MAIN_CLK</a></div><div class="ttdeci">#define AT91C_PMC_CSS_MAIN_CLK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00467">ioat91sam7x256.h:467</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a59ce20cfdc361e3218458f6a25c95231"><div class="ttname"><a href="ioat91sam7x256_8h.html#a59ce20cfdc361e3218458f6a25c95231">AT91C_CAN_MTCR</a></div><div class="ttdeci">#define AT91C_CAN_MTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01357">ioat91sam7x256.h:1357</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5532b0195b9c88de30a74b7d38c072ac"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5532b0195b9c88de30a74b7d38c072ac">AT91S_ADC</a></div><div class="ttdeci">struct _AT91S_ADC AT91S_ADC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3841762ae0e6b373423472d8bb9db465"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3841762ae0e6b373423472d8bb9db465">AT91C_TC_BURST_XC1</a></div><div class="ttdeci">#define AT91C_TC_BURST_XC1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01187">ioat91sam7x256.h:1187</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a60e31990bc2bf5a9f3e7be3db8591dea"><div class="ttname"><a href="ioat91sam7x256_8h.html#a60e31990bc2bf5a9f3e7be3db8591dea">AT91C_AIC_NIRQ</a></div><div class="ttdeci">#define AT91C_AIC_NIRQ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00253">ioat91sam7x256.h:253</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a95ea2ca477d7add1e5e4d9ee9821dc45"><div class="ttname"><a href="ioat91sam7x256_8h.html#a95ea2ca477d7add1e5e4d9ee9821dc45">AT91C_PMC_PCK2</a></div><div class="ttdeci">#define AT91C_PMC_PCK2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00457">ioat91sam7x256.h:457</a></div></div>
<div class="ttc" id="_i_a_r_278_k0_r_2_i_s_r___support_8h_html_a3de5611e92ac83d85441f23bf7c14cf7"><div class="ttname"><a href="_i_a_r_278_k0_r_2_i_s_r___support_8h.html#a3de5611e92ac83d85441f23bf7c14cf7">registers</a></div><div class="ttdeci">Saves the context of the general purpose registers</div><div class="ttdef"><b>Definition:</b> <a href="_i_a_r_278_k0_r_2_i_s_r___support_8h_source.html#l00064">ISR_Support.h:64</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a55b06cba7504dd452be3ebf0d5558229"><div class="ttname"><a href="ioat91sam7x256_8h.html#a55b06cba7504dd452be3ebf0d5558229">AT91C_AES_ENDTX</a></div><div class="ttdeci">#define AT91C_AES_ENDTX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01776">ioat91sam7x256.h:1776</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad5bff835705233273e3207092daf7605"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad5bff835705233273e3207092daf7605">AT91C_PA22_TK</a></div><div class="ttdeci">#define AT91C_PA22_TK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02488">ioat91sam7x256.h:2488</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1a8d3d3c9da3ec30865c86195dc52a5b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1a8d3d3c9da3ec30865c86195dc52a5b">AT91C_US_RXEN</a></div><div class="ttdeci">#define AT91C_US_RXEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00314">ioat91sam7x256.h:314</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a23270efd613eed668e86aff2eeca1b05"><div class="ttname"><a href="ioat91sam7x256_8h.html#a23270efd613eed668e86aff2eeca1b05">AT91C_ID_28_Reserved</a></div><div class="ttdeci">#define AT91C_ID_28_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02647">ioat91sam7x256.h:2647</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7a826ed8802943535fa7c4b326f146a0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7a826ed8802943535fa7c4b326f146a0">AT91C_PWMC_CH1_CUPDR</a></div><div class="ttdeci">#define AT91C_PWMC_CH1_CUPDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02164">ioat91sam7x256.h:2164</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae15ae07551e91230ddf723731d003945"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae15ae07551e91230ddf723731d003945">AT91C_TCB_TC0XC0S</a></div><div class="ttdeci">#define AT91C_TCB_TC0XC0S</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01300">ioat91sam7x256.h:1300</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_a57612900eca5edeaf8ac6abf329b377b"><div class="ttname"><a href="struct___a_t91_s___m_c.html#a57612900eca5edeaf8ac6abf329b377b">_AT91S_MC::MC_RCR</a></div><div class="ttdeci">AT91_REG MC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00605">AT91SAM7X256.h:605</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae030a944322ae47aa701a524e1c0e9d1"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae030a944322ae47aa701a524e1c0e9d1">AT91C_TDES_TCR</a></div><div class="ttdeci">#define AT91C_TDES_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02425">ioat91sam7x256.h:2425</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3d81203b16b33aa0caf883623242c82c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3d81203b16b33aa0caf883623242c82c">AT91C_CAN_MB2_MDH</a></div><div class="ttdeci">#define AT91C_CAN_MB2_MDH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02255">ioat91sam7x256.h:2255</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0e346e260ca14f592819ecc37bb1453b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0e346e260ca14f592819ecc37bb1453b">Loopback</a></div><div class="ttdeci">DBGU Local Loopback</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02778">ioat91sam7x256.h:2778</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4480f18cb6202e4fca4cfef8f5276705"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4480f18cb6202e4fca4cfef8f5276705">AT91C_AIC_SMR</a></div><div class="ttdeci">#define AT91C_AIC_SMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01869">ioat91sam7x256.h:1869</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab66ac4615b2eaa08a688de2cc5485c42"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab66ac4615b2eaa08a688de2cc5485c42">AT91C_AIC_PRIOR</a></div><div class="ttdeci">#define AT91C_AIC_PRIOR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00241">ioat91sam7x256.h:241</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3602dbdfaf7fe8915c8da17025bcce49"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3602dbdfaf7fe8915c8da17025bcce49">AT91C_TWI_IADR</a></div><div class="ttdeci">#define AT91C_TWI_IADR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02144">ioat91sam7x256.h:2144</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3ec68a2522316c5c2489efd6431b822b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3ec68a2522316c5c2489efd6431b822b">AT91C_US_TXDIS</a></div><div class="ttdeci">#define AT91C_US_TXDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00317">ioat91sam7x256.h:317</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ace3bf9bfb3d4eb9c97a43161be908867"><div class="ttname"><a href="ioat91sam7x256_8h.html#ace3bf9bfb3d4eb9c97a43161be908867">AT91C_PWMC_CH0_CDTYR</a></div><div class="ttdeci">#define AT91C_PWMC_CH0_CDTYR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02172">ioat91sam7x256.h:2172</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa8ef719c8714aedb7d302809d1cabff6"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa8ef719c8714aedb7d302809d1cabff6">AT91C_UDP_WAKEUP</a></div><div class="ttdeci">#define AT91C_UDP_WAKEUP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01115">ioat91sam7x256.h:1115</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1310ceda23ade5c28894a10bb02331dc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1310ceda23ade5c28894a10bb02331dc">AT91C_EMAC_BEX</a></div><div class="ttdeci">#define AT91C_EMAC_BEX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01563">ioat91sam7x256.h:1563</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a01f22180c95dde93f1143fccbb251031"><div class="ttname"><a href="ioat91sam7x256_8h.html#a01f22180c95dde93f1143fccbb251031">AT91C_PIOA_IMR</a></div><div class="ttdeci">#define AT91C_PIOA_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01917">ioat91sam7x256.h:1917</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8c6cc1f5eda5e84ed1b5030f90de8c55"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8c6cc1f5eda5e84ed1b5030f90de8c55">AT91C_SSC_RXENA</a></div><div class="ttdeci">#define AT91C_SSC_RXENA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00950">ioat91sam7x256.h:950</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_ad4ddcccc04c725741459056df6041e3c"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ad4ddcccc04c725741459056df6041e3c">_AT91S_TDES::TDES_IMR</a></div><div class="ttdeci">AT91_REG TDES_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01800">AT91SAM7X256.h:1800</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a910eb1ba8e12734da7c04c19707eb6b8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a910eb1ba8e12734da7c04c19707eb6b8">AT91C_TC0_IMR</a></div><div class="ttdeci">#define AT91C_TC0_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02209">ioat91sam7x256.h:2209</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2c441c0e1ca371da296d3ed86b450f40"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2c441c0e1ca371da296d3ed86b450f40">AT91C_PA18_SPCK0</a></div><div class="ttdeci">#define AT91C_PA18_SPCK0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02476">ioat91sam7x256.h:2476</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa1cebacb3bdd5541bc1de71ccdf92bd9"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa1cebacb3bdd5541bc1de71ccdf92bd9">AT91C_UDP_RSMINPR</a></div><div class="ttdeci">#define AT91C_UDP_RSMINPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01099">ioat91sam7x256.h:1099</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a01bd2716917bb781553cacc20dadd736"><div class="ttname"><a href="ioat91sam7x256_8h.html#a01bd2716917bb781553cacc20dadd736">AT91C_WDTC_WDRPROC</a></div><div class="ttdeci">#define AT91C_WDTC_WDRPROC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00582">ioat91sam7x256.h:582</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a84ee8acf6dce319fd283673445fcfa53"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a84ee8acf6dce319fd283673445fcfa53">_AT91S_EMAC::EMAC_IMR</a></div><div class="ttdeci">AT91_REG EMAC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01472">AT91SAM7X256.h:1472</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae6de16d7dad6ab642701a1cd27936218"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae6de16d7dad6ab642701a1cd27936218">protocol</a></div><div class="ttdeci">USART ISO7816 protocol</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l03100">ioat91sam7x256.h:3100</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab50e86021e3b3e0aa815f578311f2c06"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab50e86021e3b3e0aa815f578311f2c06">AT91C_CKGR_OUT_0</a></div><div class="ttdeci">#define AT91C_CKGR_OUT_0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00416">ioat91sam7x256.h:416</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1a5eca15f264b9d7a229eca70f3a0999"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1a5eca15f264b9d7a229eca70f3a0999">AT91C_CAN_MB6_MAM</a></div><div class="ttdeci">#define AT91C_CAN_MB6_MAM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02292">ioat91sam7x256.h:2292</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab037e22b0ae0fb3e5e71f9ce143ee0f0"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab037e22b0ae0fb3e5e71f9ce143ee0f0">AT91C_CAN_RBSY</a></div><div class="ttdeci">#define AT91C_CAN_RBSY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01437">ioat91sam7x256.h:1437</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a4cbb592d8e43a89352ccc5429576885c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4cbb592d8e43a89352ccc5429576885c">_AT91S_SYS::Reserved26</a></div><div class="ttdeci">AT91_REG Reserved26[5]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00197">AT91SAM7X256.h:197</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a995a60fa5238e3c0c34e0c4dcba91e89"><div class="ttname"><a href="ioat91sam7x256_8h.html#a995a60fa5238e3c0c34e0c4dcba91e89">AT91C_PB12_TCLK0</a></div><div class="ttdeci">#define AT91C_PB12_TCLK0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02545">ioat91sam7x256.h:2545</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6583880582b7d73e3f014e218b83e844"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6583880582b7d73e3f014e218b83e844">AT91C_SSC_FSLEN</a></div><div class="ttdeci">#define AT91C_SSC_FSLEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00925">ioat91sam7x256.h:925</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a556c5e6e3baaf31bb0a3d02a64caf930"><div class="ttname"><a href="ioat91sam7x256_8h.html#a556c5e6e3baaf31bb0a3d02a64caf930">AT91C_SSC_START_EDGE_RF</a></div><div class="ttdeci">#define AT91C_SSC_START_EDGE_RF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00916">ioat91sam7x256.h:916</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aae36af808d245102ba025846f22ab6d5"><div class="ttname"><a href="ioat91sam7x256_8h.html#aae36af808d245102ba025846f22ab6d5">AT91C_TWI_TXCOMP</a></div><div class="ttdeci">#define AT91C_TWI_TXCOMP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00992">ioat91sam7x256.h:992</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a42d7a08c174cf147cc72f02967b9f36a"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a42d7a08c174cf147cc72f02967b9f36a">_AT91S_SSC::SSC_RSHR</a></div><div class="ttdeci">AT91_REG SSC_RSHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00872">AT91SAM7X256.h:872</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_afeca3684d605f359cd9e9ea9b1e546a5"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#afeca3684d605f359cd9e9ea9b1e546a5">_AT91S_SPI::SPI_RNPR</a></div><div class="ttdeci">AT91_REG SPI_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00700">AT91SAM7X256.h:700</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a92c067973135b5e0cf87b9a0298aa646"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a92c067973135b5e0cf87b9a0298aa646">_AT91S_SSC::SSC_IMR</a></div><div class="ttdeci">AT91_REG SSC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00878">AT91SAM7X256.h:878</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abae5ad1dbcedf38d254c63f0cbf33dfc"><div class="ttname"><a href="ioat91sam7x256_8h.html#abae5ad1dbcedf38d254c63f0cbf33dfc">AT91C_PWMC_IDR</a></div><div class="ttdeci">#define AT91C_PWMC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02177">ioat91sam7x256.h:2177</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acac35b956ddb3f8f7ee7a7d8a2862830"><div class="ttname"><a href="ioat91sam7x256_8h.html#acac35b956ddb3f8f7ee7a7d8a2862830">AT91PS_CAN_MB</a></div><div class="ttdeci">struct _AT91S_CAN_MB * AT91PS_CAN_MB</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a12a3982752e349fccc0ce61caa58c2ee"><div class="ttname"><a href="ioat91sam7x256_8h.html#a12a3982752e349fccc0ce61caa58c2ee">AT91C_PWMC_CH0_CCNTR</a></div><div class="ttdeci">#define AT91C_PWMC_CH0_CCNTR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02175">ioat91sam7x256.h:2175</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_af01183437e3471d8bb93bfa011d80d97"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#af01183437e3471d8bb93bfa011d80d97">_AT91S_AES::AES_TCR</a></div><div class="ttdeci">AT91_REG AES_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01733">AT91SAM7X256.h:1733</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a8cbcb365dc730062e8d25307c54305f5"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a8cbcb365dc730062e8d25307c54305f5">_AT91S_PIO::PIO_OWDR</a></div><div class="ttdeci">AT91_REG PIO_OWDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00388">AT91SAM7X256.h:388</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1a17ba7dff62066021586d2c9da30148"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1a17ba7dff62066021586d2c9da30148">AT91C_UDP_EPINT1</a></div><div class="ttdeci">#define AT91C_UDP_EPINT1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01106">ioat91sam7x256.h:1106</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ad50d494de6fc6381f1f98ca95019f2a4"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ad50d494de6fc6381f1f98ca95019f2a4">_AT91S_AIC::AIC_DCR</a></div><div class="ttdeci">AT91_REG AIC_DCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00233">AT91SAM7X256.h:233</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab09baf7ae19fa26f334ac67b66850ed6"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab09baf7ae19fa26f334ac67b66850ed6">AT91C_TC_ACPA_CLEAR</a></div><div class="ttdeci">#define AT91C_TC_ACPA_CLEAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01220">ioat91sam7x256.h:1220</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a83add5d1d2f89823dea4c9e7de0044f3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a83add5d1d2f89823dea4c9e7de0044f3">AT91C_MC_UNDADD</a></div><div class="ttdeci">#define AT91C_MC_UNDADD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00617">ioat91sam7x256.h:617</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a65d3781517ef6df35e4858dc60370c6d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a65d3781517ef6df35e4858dc60370c6d">AT91C_TWI_START</a></div><div class="ttdeci">#define AT91C_TWI_START</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00974">ioat91sam7x256.h:974</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a78aad73d3d671a4b4835ab8de978e454"><div class="ttname"><a href="ioat91sam7x256_8h.html#a78aad73d3d671a4b4835ab8de978e454">AT91C_US_RI</a></div><div class="ttdeci">#define AT91C_US_RI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00853">ioat91sam7x256.h:853</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a75e24057c918b0bfc152df09e8fcf0e2"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a75e24057c918b0bfc152df09e8fcf0e2">_AT91S_CAN::CAN_MB12</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB12</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01389">AT91SAM7X256.h:1389</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_af1d91872a7680f31c7e13a9138498cdb"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#af1d91872a7680f31c7e13a9138498cdb">CAN_MB5</a></div><div class="ttdeci">#define CAN_MB5</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01135">AT91SAM7X128_inc.h:1135</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a45d1c10c52bf20f2dd6997252eb2ae18"><div class="ttname"><a href="ioat91sam7x256_8h.html#a45d1c10c52bf20f2dd6997252eb2ae18">AT91C_UDP_FRM_ERR</a></div><div class="ttdeci">#define AT91C_UDP_FRM_ERR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01093">ioat91sam7x256.h:1093</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae4d957303bbc72d1eed8bf39f942006a"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae4d957303bbc72d1eed8bf39f942006a">AT91C_TC_WAVESEL_UPDOWN_AUTO</a></div><div class="ttdeci">#define AT91C_TC_WAVESEL_UPDOWN_AUTO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01214">ioat91sam7x256.h:1214</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a6db63eb6f9c1504221a2d53fcfc14fa2"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a6db63eb6f9c1504221a2d53fcfc14fa2">_AT91S_TWI::TWI_MMR</a></div><div class="ttdeci">AT91_REG TWI_MMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00960">AT91SAM7X256.h:960</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae16b1194e6d76a21e5842a168ce60c67"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae16b1194e6d76a21e5842a168ce60c67">AT91C_SSC_FSOS_LOW</a></div><div class="ttdeci">#define AT91C_SSC_FSOS_LOW</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00930">ioat91sam7x256.h:930</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_adc2d66a9b251e35fc29fc3989c3de30a"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#adc2d66a9b251e35fc29fc3989c3de30a">_AT91S_DBGU::DBGU_BRGR</a></div><div class="ttdeci">AT91_REG DBGU_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00293">AT91SAM7X256.h:293</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeff65a55d0db8bc5948bee36246a8904"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeff65a55d0db8bc5948bee36246a8904">AT91C_TC_ENETRG</a></div><div class="ttdeci">#define AT91C_TC_ENETRG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01209">ioat91sam7x256.h:1209</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa7a36d4facf6efb40dc61a7b6fb9cd54"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa7a36d4facf6efb40dc61a7b6fb9cd54">AT91C_DBGU_RCR</a></div><div class="ttdeci">#define AT91C_DBGU_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01892">ioat91sam7x256.h:1892</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a794cb8ea85aa95014e6b4a6a527b1988"><div class="ttname"><a href="ioat91sam7x256_8h.html#a794cb8ea85aa95014e6b4a6a527b1988">AT91C_PMC_LOCK</a></div><div class="ttdeci">#define AT91C_PMC_LOCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00480">ioat91sam7x256.h:480</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1088f086d92d3ac3ad028428e29b2144"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1088f086d92d3ac3ad028428e29b2144">AT91C_PMC_SCER</a></div><div class="ttdeci">#define AT91C_PMC_SCER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01986">ioat91sam7x256.h:1986</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af59a5002bd0b6b0b544fea38b48d6df6"><div class="ttname"><a href="ioat91sam7x256_8h.html#af59a5002bd0b6b0b544fea38b48d6df6">AT91C_US_CLKS_FDIV1</a></div><div class="ttdeci">#define AT91C_US_CLKS_FDIV1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00820">ioat91sam7x256.h:820</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a6c5d5f508cbb35f6fe99ec34e7fca6a8"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6c5d5f508cbb35f6fe99ec34e7fca6a8">_AT91S_SYS::PIOB_IFSR</a></div><div class="ttdeci">AT91_REG PIOB_IFSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00147">AT91SAM7X256.h:147</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a208e358e5e40be90d09f42cf90683b19"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a208e358e5e40be90d09f42cf90683b19">_AT91S_TC::TC_IER</a></div><div class="ttdeci">AT91_REG TC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01164">AT91SAM7X256.h:1164</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab9146298dcc075277c807413dc180301"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab9146298dcc075277c807413dc180301">AT91C_SPI0_RNCR</a></div><div class="ttdeci">#define AT91C_SPI0_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02047">ioat91sam7x256.h:2047</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae943dc78ec9df64f417a87c83348b235"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae943dc78ec9df64f417a87c83348b235">AT91C_PIO_PA8</a></div><div class="ttdeci">#define AT91C_PIO_PA8</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02526">ioat91sam7x256.h:2526</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0346a33eb0298e9f6779072a79abe2e3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0346a33eb0298e9f6779072a79abe2e3">AT91C_AES_KEYWxR</a></div><div class="ttdeci">#define AT91C_AES_KEYWxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02421">ioat91sam7x256.h:2421</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n___m_b_html_a21efa474a69196f0df94ff6714e9feb3"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html#a21efa474a69196f0df94ff6714e9feb3">_AT91S_CAN_MB::CAN_MB_MID</a></div><div class="ttdeci">AT91_REG CAN_MB_MID</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01322">AT91SAM7X256.h:1322</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab0038b2f8b27df3ad0d9715120e5eb24"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab0038b2f8b27df3ad0d9715120e5eb24">AT91C_UDP_EPTYPE_ISO_IN</a></div><div class="ttdeci">#define AT91C_UDP_EPTYPE_ISO_IN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01142">ioat91sam7x256.h:1142</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_aff721192edce1be478138f33180ed9ed"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#aff721192edce1be478138f33180ed9ed">_AT91S_PIO::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00366">AT91SAM7X256.h:366</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_a9bd363b91bbf1fad7c2205b403f4bda0"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#a9bd363b91bbf1fad7c2205b403f4bda0">_AT91S_PWMC_CH::PWMC_CPRDR</a></div><div class="ttdeci">AT91_REG PWMC_CPRDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01008">AT91SAM7X256.h:1008</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a8b1413ef206fd57fcd3dbedaeebbb0a5"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a8b1413ef206fd57fcd3dbedaeebbb0a5">_AT91S_SPI::SPI_IDR</a></div><div class="ttdeci">AT91_REG SPI_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00691">AT91SAM7X256.h:691</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a934f2e5cc17964df08cf48c89913bfbe"><div class="ttname"><a href="ioat91sam7x256_8h.html#a934f2e5cc17964df08cf48c89913bfbe">AT91C_SSC_MSBF</a></div><div class="ttdeci">#define AT91C_SSC_MSBF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00923">ioat91sam7x256.h:923</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a05b94f8432b0a50446e30b4e3529f677"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a05b94f8432b0a50446e30b4e3529f677">_AT91S_DBGU::DBGU_PTSR</a></div><div class="ttdeci">AT91_REG DBGU_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00308">AT91SAM7X256.h:308</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa4c562a1dfa99b80d951c397fa0ae3ea"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa4c562a1dfa99b80d951c397fa0ae3ea">AT91C_EMAC_ISR</a></div><div class="ttdeci">#define AT91C_EMAC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02321">ioat91sam7x256.h:2321</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a27e019b859556184fb783c6efd30b8b1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a27e019b859556184fb783c6efd30b8b1">AT91C_SSC_FSOS_NEGATIVE</a></div><div class="ttdeci">#define AT91C_SSC_FSOS_NEGATIVE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00928">ioat91sam7x256.h:928</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html">_AT91S_PDC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00261">AT91SAM7X256.h:261</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aff04ce9cf2343f0b6b7aa9a7437c34e6"><div class="ttname"><a href="ioat91sam7x256_8h.html#aff04ce9cf2343f0b6b7aa9a7437c34e6">AT91C_PA9_NPCS03</a></div><div class="ttdeci">#define AT91C_PA9_NPCS03</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02531">ioat91sam7x256.h:2531</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a12b83111ccac647664613ab4b4b8281f"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a12b83111ccac647664613ab4b4b8281f">_AT91S_TDES::TDES_IDR</a></div><div class="ttdeci">AT91_REG TDES_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01799">AT91SAM7X256.h:1799</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_af9dea3e4136eb95ce33c311d9e60777a"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#af9dea3e4136eb95ce33c311d9e60777a">_AT91S_PWMC::PWMC_CH</a></div><div class="ttdeci">AT91S_PWMC_CH PWMC_CH[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01046">AT91SAM7X256.h:1046</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac6142e80b8bd5d9f9f3d7cd0b870720a"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac6142e80b8bd5d9f9f3d7cd0b870720a">AT91C_PB28_PWM1</a></div><div class="ttdeci">#define AT91C_PB28_PWM1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02594">ioat91sam7x256.h:2594</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6662ace61cac91faf0ae2d564623105d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6662ace61cac91faf0ae2d564623105d">AT91C_UDP_EPTYPE_BULK_IN</a></div><div class="ttdeci">#define AT91C_UDP_EPTYPE_BULK_IN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01143">ioat91sam7x256.h:1143</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ace04d665f6d868653ae3586293fb1c5e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ace04d665f6d868653ae3586293fb1c5e">AT91C_EMAC_RSE</a></div><div class="ttdeci">#define AT91C_EMAC_RSE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02336">ioat91sam7x256.h:2336</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2430db01071f1d6431164589b84c1b6e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2430db01071f1d6431164589b84c1b6e">AT91C_AES_TPR</a></div><div class="ttdeci">#define AT91C_AES_TPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02401">ioat91sam7x256.h:2401</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adc377bfc6dcfc1869ffde8e6e5f6da9d"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adc377bfc6dcfc1869ffde8e6e5f6da9d">_AT91S_USART::US_TCR</a></div><div class="ttdeci">AT91_REG US_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00787">AT91SAM7X256.h:787</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0bd9ed3557b04fd390eb27f66c6e8ead"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0bd9ed3557b04fd390eb27f66c6e8ead">AT91C_BASE_TC2</a></div><div class="ttdeci">#define AT91C_BASE_TC2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02688">ioat91sam7x256.h:2688</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ad338dd123b65a1f2ae500c4f09efa37d"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ad338dd123b65a1f2ae500c4f09efa37d">_AT91S_SYS::AIC_EOICR</a></div><div class="ttdeci">AT91_REG AIC_EOICR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00068">AT91SAM7X256.h:68</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_aeacd9bc65de675dbc7d3984474d46301"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#aeacd9bc65de675dbc7d3984474d46301">_AT91S_PIO::PIO_IER</a></div><div class="ttdeci">AT91_REG PIO_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00371">AT91SAM7X256.h:371</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a8d48501f9345c39f41e9a99cdcc62d52"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a8d48501f9345c39f41e9a99cdcc62d52">_AT91S_SYS::PIOA_PPUER</a></div><div class="ttdeci">AT91_REG PIOA_PPUER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00126">AT91SAM7X256.h:126</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a6dbc41bb71cb9ab7d7ed78443ca80238"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a6dbc41bb71cb9ab7d7ed78443ca80238">_AT91S_PMC::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00445">AT91SAM7X256.h:445</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afc443b3aad4ece9b474689b297d1fe6d"><div class="ttname"><a href="ioat91sam7x256_8h.html#afc443b3aad4ece9b474689b297d1fe6d">AT91C_PWMC_SR</a></div><div class="ttdeci">#define AT91C_PWMC_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02182">ioat91sam7x256.h:2182</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab7e9adab8492f93acfc31583e7d62a82"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab7e9adab8492f93acfc31583e7d62a82">AT91C_TC_ACPA_TOGGLE</a></div><div class="ttdeci">#define AT91C_TC_ACPA_TOGGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01221">ioat91sam7x256.h:1221</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a823df82602fcb595b04c9a5235f7bd68"><div class="ttname"><a href="ioat91sam7x256_8h.html#a823df82602fcb595b04c9a5235f7bd68">AT91C_UDP_ISR</a></div><div class="ttdeci">#define AT91C_UDP_ISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02191">ioat91sam7x256.h:2191</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a9e309fb0bce267b80a4ebecc83246523"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a9e309fb0bce267b80a4ebecc83246523">_AT91S_PMC::PMC_PCKR</a></div><div class="ttdeci">AT91_REG PMC_PCKR[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00444">AT91SAM7X256.h:444</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adb169c39500af9792d94e66c63d185ca"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adb169c39500af9792d94e66c63d185ca">_AT91S_USART::US_IF</a></div><div class="ttdeci">AT91_REG US_IF</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00782">AT91SAM7X256.h:782</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a3df4b5315a722fac84c99b1507166414"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3df4b5315a722fac84c99b1507166414">_AT91S_SYS::PIOB_IMR</a></div><div class="ttdeci">AT91_REG PIOB_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00155">AT91SAM7X256.h:155</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0209f67360ef8515ecf5127b1ce7ada2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0209f67360ef8515ecf5127b1ce7ada2">AT91C_PA6_TXD1</a></div><div class="ttdeci">#define AT91C_PA6_TXD1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02522">ioat91sam7x256.h:2522</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a82dfdd3a4e4e8407b612214a5b4b494e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a82dfdd3a4e4e8407b612214a5b4b494e">AT91C_SPI0_CSR</a></div><div class="ttdeci">#define AT91C_SPI0_CSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02058">ioat91sam7x256.h:2058</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a88af22dd78f3a197f35ad398a80d7394"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a88af22dd78f3a197f35ad398a80d7394">_AT91S_PWMC::PWMC_DIS</a></div><div class="ttdeci">AT91_REG PWMC_DIS</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01037">AT91SAM7X256.h:1037</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ac1e7c71a265c9818fe96b59796aaed7e"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ac1e7c71a265c9818fe96b59796aaed7e">_AT91S_AIC::AIC_CISR</a></div><div class="ttdeci">AT91_REG AIC_CISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00225">AT91SAM7X256.h:225</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7ae00f6533a59997f3410cff4baa34f3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7ae00f6533a59997f3410cff4baa34f3">AT91C_US1_RNPR</a></div><div class="ttdeci">#define AT91C_US1_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02066">ioat91sam7x256.h:2066</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44aaaa305f8d36d1572ec18e750d3397"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44aaaa305f8d36d1572ec18e750d3397">AT91C_CAN_MACR</a></div><div class="ttdeci">#define AT91C_CAN_MACR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01356">ioat91sam7x256.h:1356</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_addafe86fd384f01d4ce0701147b9bf50"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#addafe86fd384f01d4ce0701147b9bf50">_AT91S_AES::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01718">AT91SAM7X256.h:1718</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abcf12f1efa6d9dfb2fcb3c520a201142"><div class="ttname"><a href="ioat91sam7x256_8h.html#abcf12f1efa6d9dfb2fcb3c520a201142">AT91C_CAN_PHASE1</a></div><div class="ttdeci">#define AT91C_CAN_PHASE1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01442">ioat91sam7x256.h:1442</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a54b74c8e47f7ab03edb6f2fa771bb8c9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a54b74c8e47f7ab03edb6f2fa771bb8c9">AT91C_US_USMODE</a></div><div class="ttdeci">#define AT91C_US_USMODE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00809">ioat91sam7x256.h:809</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_ab2884bb7b1cbca9125cde189992a6ea7"><div class="ttname"><a href="struct___a_t91_s___m_c.html#ab2884bb7b1cbca9125cde189992a6ea7">_AT91S_MC::MC_FSR</a></div><div class="ttdeci">AT91_REG MC_FSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00611">AT91SAM7X256.h:611</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a380b81e6fac8a2d5f449e5e1e84c38c2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a380b81e6fac8a2d5f449e5e1e84c38c2">AT91C_MC_ABTSZ_WORD</a></div><div class="ttdeci">#define AT91C_MC_ABTSZ_WORD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00622">ioat91sam7x256.h:622</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7fbcc0ca211fd65164db6e7f2b8e1db4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7fbcc0ca211fd65164db6e7f2b8e1db4">AT91C_SSC_START_0</a></div><div class="ttdeci">#define AT91C_SSC_START_0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00917">ioat91sam7x256.h:917</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a93f1793c75b172b509cf23239ba395a5"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a93f1793c75b172b509cf23239ba395a5">_AT91S_CAN::CAN_MB14</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB14</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01391">AT91SAM7X256.h:1391</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a3f9cd9240d2ef420bde177634403dcc1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3f9cd9240d2ef420bde177634403dcc1">_AT91S_SYS::PMC_SR</a></div><div class="ttdeci">AT91_REG PMC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00191">AT91SAM7X256.h:191</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0a4edafd10ec19ac8012b0a7816a16af"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0a4edafd10ec19ac8012b0a7816a16af">AT91C_CKGR_MAINF</a></div><div class="ttdeci">#define AT91C_CKGR_MAINF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00408">ioat91sam7x256.h:408</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a868e34a72467f269d9f054922b08b669"><div class="ttname"><a href="ioat91sam7x256_8h.html#a868e34a72467f269d9f054922b08b669">AT91C_US_CTS</a></div><div class="ttdeci">#define AT91C_US_CTS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00856">ioat91sam7x256.h:856</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a70e91b7a4b022e8985559be791facecd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a70e91b7a4b022e8985559be791facecd">AT91C_TC0_RC</a></div><div class="ttdeci">#define AT91C_TC0_RC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02201">ioat91sam7x256.h:2201</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1770109e1050ef7aa10d7e0c7e1d253c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1770109e1050ef7aa10d7e0c7e1d253c">AT91C_CAN_MOT_CONSUMER</a></div><div class="ttdeci">#define AT91C_CAN_MOT_CONSUMER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01338">ioat91sam7x256.h:1338</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af25be4608f5dec5cbf21293f1557a2f2"><div class="ttname"><a href="ioat91sam7x256_8h.html#af25be4608f5dec5cbf21293f1557a2f2">AT91C_MC_AASR</a></div><div class="ttdeci">#define AT91C_MC_AASR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02014">ioat91sam7x256.h:2014</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af7368a739bd3b1d9eb2376ec66b549da"><div class="ttname"><a href="ioat91sam7x256_8h.html#af7368a739bd3b1d9eb2376ec66b549da">AT91C_US_NBSTOP_2_BIT</a></div><div class="ttdeci">#define AT91C_US_NBSTOP_2_BIT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00832">ioat91sam7x256.h:832</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a64dfd9798a49e4d95a3f032bd285579f"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a64dfd9798a49e4d95a3f032bd285579f">_AT91S_PIO::PIO_BSR</a></div><div class="ttdeci">AT91_REG PIO_BSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00384">AT91SAM7X256.h:384</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a22bf9ab29ce142fff96b15fc77d2091e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a22bf9ab29ce142fff96b15fc77d2091e">AT91C_RTTC_ALMS</a></div><div class="ttdeci">#define AT91C_RTTC_ALMS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00542">ioat91sam7x256.h:542</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac67153abf2392ab18d1654ea61f96dbe"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac67153abf2392ab18d1654ea61f96dbe">AT91C_CAN_MB2_MDL</a></div><div class="ttdeci">#define AT91C_CAN_MB2_MDL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02257">ioat91sam7x256.h:2257</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac9959e1cbcc97b0790c6944867f0c505"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac9959e1cbcc97b0790c6944867f0c505">AT91C_EMAC_EFRHD</a></div><div class="ttdeci">#define AT91C_EMAC_EFRHD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01552">ioat91sam7x256.h:1552</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a68bf1240bbc08d5c8e5b354ac9f3ce92"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a68bf1240bbc08d5c8e5b354ac9f3ce92">_AT91S_ADC::ADC_CDR1</a></div><div class="ttdeci">AT91_REG ADC_CDR1</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01621">AT91SAM7X256.h:1621</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeec6376a574c77da0d274a1fcbfa3326"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeec6376a574c77da0d274a1fcbfa3326">AT91C_US0_CR</a></div><div class="ttdeci">#define AT91C_US0_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02099">ioat91sam7x256.h:2099</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6d35ca3c29a4e54d736cadf33f7958d4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6d35ca3c29a4e54d736cadf33f7958d4">AT91C_EMAC_IP</a></div><div class="ttdeci">#define AT91C_EMAC_IP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01597">ioat91sam7x256.h:1597</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae918f0a0813be8b451014b8f529f4012"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae918f0a0813be8b451014b8f529f4012">AT91C_UDP_FRM_NUM</a></div><div class="ttdeci">#define AT91C_UDP_FRM_NUM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01092">ioat91sam7x256.h:1092</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a02c5936057d42f84634f10f188fd4335"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a02c5936057d42f84634f10f188fd4335">_AT91S_SYS::RTTC_RTSR</a></div><div class="ttdeci">AT91_REG RTTC_RTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00201">AT91SAM7X256.h:201</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a1bb30be3714bf821c53f14301f302027"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a1bb30be3714bf821c53f14301f302027">_AT91S_SPI::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00693">AT91SAM7X256.h:693</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac4c3efb23695a0ecc4ec7cd7bd36950b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac4c3efb23695a0ecc4ec7cd7bd36950b">AT91C_RSTC_URSTIEN</a></div><div class="ttdeci">#define AT91C_RSTC_URSTIEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00518">ioat91sam7x256.h:518</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5d30369a8d7dde8c5aaddd75b234fd69"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5d30369a8d7dde8c5aaddd75b234fd69">AT91C_PIOB_ISR</a></div><div class="ttdeci">#define AT91C_PIOB_ISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01961">ioat91sam7x256.h:1961</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7bc497e4d0bcf0ad713648f9c13a890c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7bc497e4d0bcf0ad713648f9c13a890c">AT91C_UDP_SOFINT</a></div><div class="ttdeci">#define AT91C_UDP_SOFINT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01114">ioat91sam7x256.h:1114</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adef923bfc125bf851683efb2f8ac6ba7"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adef923bfc125bf851683efb2f8ac6ba7">_AT91S_USART::US_FIDI</a></div><div class="ttdeci">AT91_REG US_FIDI</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00779">AT91SAM7X256.h:779</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a7a77522739b17d85647841ccf52ba1a5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a7a77522739b17d85647841ccf52ba1a5">_AT91S_SYS::PIOB_MDER</a></div><div class="ttdeci">AT91_REG PIOB_MDER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00157">AT91SAM7X256.h:157</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aacda54a58a6d6706619c1d6088877fe1"><div class="ttname"><a href="ioat91sam7x256_8h.html#aacda54a58a6d6706619c1d6088877fe1">AT91C_SSC_TNPR</a></div><div class="ttdeci">#define AT91C_SSC_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02120">ioat91sam7x256.h:2120</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ae5d473e8c1718c585434a25dd7205467"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ae5d473e8c1718c585434a25dd7205467">_AT91S_ADC::ADC_CHDR</a></div><div class="ttdeci">AT91_REG ADC_CHDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01613">AT91SAM7X256.h:1613</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af3ef43da35c21f7decfeee386eefce49"><div class="ttname"><a href="ioat91sam7x256_8h.html#af3ef43da35c21f7decfeee386eefce49">AT91C_AIC_SPU</a></div><div class="ttdeci">#define AT91C_AIC_SPU</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01885">ioat91sam7x256.h:1885</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aa32fb31e17c392f2c1597d38cb911bc7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa32fb31e17c392f2c1597d38cb911bc7">_AT91S_SYS::DBGU_CIDR</a></div><div class="ttdeci">AT91_REG DBGU_CIDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00086">AT91SAM7X256.h:86</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a24e5233d7ec9c2daed8dc29aeac22ce1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a24e5233d7ec9c2daed8dc29aeac22ce1">_AT91S_SYS::AIC_IVR</a></div><div class="ttdeci">AT91_REG AIC_IVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00057">AT91SAM7X256.h:57</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a72487486b4357d1f250cab673364653d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a72487486b4357d1f250cab673364653d">AT91C_TCB_TC1XC1S_NONE</a></div><div class="ttdeci">#define AT91C_TCB_TC1XC1S_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01307">ioat91sam7x256.h:1307</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af3c98853ce6152d3a5928295c9e3cd6a"><div class="ttname"><a href="ioat91sam7x256_8h.html#af3c98853ce6152d3a5928295c9e3cd6a">AT91C_BASE_PIOB</a></div><div class="ttdeci">#define AT91C_BASE_PIOB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02660">ioat91sam7x256.h:2660</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afc01cc967634aaf6b34c009593ab6663"><div class="ttname"><a href="ioat91sam7x256_8h.html#afc01cc967634aaf6b34c009593ab6663">AT91C_UDP_EP2</a></div><div class="ttdeci">#define AT91C_UDP_EP2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01124">ioat91sam7x256.h:1124</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a47f817f1d6d6321a396a2419cd4b87cc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a47f817f1d6d6321a396a2419cd4b87cc">AT91C_CAN_MB4</a></div><div class="ttdeci">#define AT91C_CAN_MB4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01409">ioat91sam7x256.h:1409</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aaffd46275f079b2bc5568bbe87c676ff"><div class="ttname"><a href="ioat91sam7x256_8h.html#aaffd46275f079b2bc5568bbe87c676ff">AT91C_PWMC_CH0_CPRDR</a></div><div class="ttdeci">#define AT91C_PWMC_CH0_CPRDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02171">ioat91sam7x256.h:2171</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a8db8959953584eac2c327f2e35bacc73"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a8db8959953584eac2c327f2e35bacc73">_AT91S_USART::US_THR</a></div><div class="ttdeci">AT91_REG US_THR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00774">AT91SAM7X256.h:774</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a76530ab67e450e55c18f790f43f16a7c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a76530ab67e450e55c18f790f43f16a7c">AT91C_PIO_PA27</a></div><div class="ttdeci">#define AT91C_PIO_PA27</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02502">ioat91sam7x256.h:2502</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a5c6feb7e58762cbdfd4b005323d75a35"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a5c6feb7e58762cbdfd4b005323d75a35">_AT91S_CAN::CAN_MB8</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB8</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01385">AT91SAM7X256.h:1385</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_a5d46420025744e0140d851dd5f9c8cb6"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5d46420025744e0140d851dd5f9c8cb6">CAN_MB4</a></div><div class="ttdeci">#define CAN_MB4</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01134">AT91SAM7X128_inc.h:1134</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3f3128540dbb6c12b7952d44935352b5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3f3128540dbb6c12b7952d44935352b5">AT91C_TC_WAVESEL</a></div><div class="ttdeci">#define AT91C_TC_WAVESEL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01210">ioat91sam7x256.h:1210</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a263bd24754999d5ecd4a2394ebe9454a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a263bd24754999d5ecd4a2394ebe9454a">AT91C_SSC_CR</a></div><div class="ttdeci">#define AT91C_SSC_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02134">ioat91sam7x256.h:2134</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a830e87caad6e88122406f1d54967bed7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a830e87caad6e88122406f1d54967bed7">AT91C_ID_TDES</a></div><div class="ttdeci">#define AT91C_ID_TDES</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02638">ioat91sam7x256.h:2638</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a06cd80f4cc7ab26ba6ddc480cfebcfd9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a06cd80f4cc7ab26ba6ddc480cfebcfd9">AT91C_TC_AEEVT_TOGGLE</a></div><div class="ttdeci">#define AT91C_TC_AEEVT_TOGGLE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01241">ioat91sam7x256.h:1241</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6d708fe317133c9380e7c959e2877f60"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6d708fe317133c9380e7c959e2877f60">AT91C_SPI0_RCR</a></div><div class="ttdeci">#define AT91C_SPI0_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02042">ioat91sam7x256.h:2042</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html"><div class="ttname"><a href="struct___a_t91_s___m_c.html">_AT91S_MC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00604">AT91SAM7X256.h:604</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8dc9d7226363dfb759da53c8a603e639"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8dc9d7226363dfb759da53c8a603e639">AT91C_TDES_ODATAxR</a></div><div class="ttdeci">#define AT91C_TDES_ODATAxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02440">ioat91sam7x256.h:2440</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab4e1cc60b7b4be8d4359e7b44de4ebf5"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab4e1cc60b7b4be8d4359e7b44de4ebf5">AT91C_SPI_PS</a></div><div class="ttdeci">#define AT91C_SPI_PS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00715">ioat91sam7x256.h:715</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aad3375663ba012fbbab1987c6c3c193c"><div class="ttname"><a href="ioat91sam7x256_8h.html#aad3375663ba012fbbab1987c6c3c193c">AT91C_CAN_MIDE</a></div><div class="ttdeci">#define AT91C_CAN_MIDE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01343">ioat91sam7x256.h:1343</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8ddbefbb5b53cacf7041b9ec7297843d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8ddbefbb5b53cacf7041b9ec7297843d">AT91C_AIC_DCR_GMSK</a></div><div class="ttdeci">#define AT91C_AIC_DCR_GMSK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00256">ioat91sam7x256.h:256</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa093f6b38813c359c8f91c6b7ba656a9"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9">AT91C_PIO_PA3</a></div><div class="ttdeci">#define AT91C_PIO_PA3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02510">ioat91sam7x256.h:2510</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8837a767ba9bebb4e1867394e6ef4d94"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8837a767ba9bebb4e1867394e6ef4d94">AT91C_MC_LOCKS0</a></div><div class="ttdeci">#define AT91C_MC_LOCKS0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00664">ioat91sam7x256.h:664</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aafa45f094046c242203013c5cbdc9130"><div class="ttname"><a href="ioat91sam7x256_8h.html#aafa45f094046c242203013c5cbdc9130">AT91C_ID_PIOB</a></div><div class="ttdeci">#define AT91C_ID_PIOB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02622">ioat91sam7x256.h:2622</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa8ff739ad732697c1e4b776f38d343ef"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa8ff739ad732697c1e4b776f38d343ef">AT91C_US_DTREN</a></div><div class="ttdeci">#define AT91C_US_DTREN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00804">ioat91sam7x256.h:804</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6cef16080bfc99d378574efe37d4b842"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6cef16080bfc99d378574efe37d4b842">AT91C_SSC_IMR</a></div><div class="ttdeci">#define AT91C_SSC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02135">ioat91sam7x256.h:2135</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa9f84d6d5145453d51ae6d4d11344cfe"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa9f84d6d5145453d51ae6d4d11344cfe">AT91C_CAN_MB5</a></div><div class="ttdeci">#define AT91C_CAN_MB5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01410">ioat91sam7x256.h:1410</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a46ff3ab4c3770d9ece55a3fe1ae39d7c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a46ff3ab4c3770d9ece55a3fe1ae39d7c">AT91C_PIOB_BSR</a></div><div class="ttdeci">#define AT91C_PIOB_BSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01966">ioat91sam7x256.h:1966</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ac9d67009c3cbb850141d171621d3b600"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ac9d67009c3cbb850141d171621d3b600">_AT91S_ADC::ADC_RNPR</a></div><div class="ttdeci">AT91_REG ADC_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01633">AT91SAM7X256.h:1633</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3612d5e491bfce45d807637ecd0e7e9f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3612d5e491bfce45d807637ecd0e7e9f">AT91C_AES_IVxR</a></div><div class="ttdeci">#define AT91C_AES_IVxR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02412">ioat91sam7x256.h:2412</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a88a63d788292588a66defcc65baae042"><div class="ttname"><a href="ioat91sam7x256_8h.html#a88a63d788292588a66defcc65baae042">AT91C_ADC_OVRE3</a></div><div class="ttdeci">#define AT91C_ADC_OVRE3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01688">ioat91sam7x256.h:1688</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a96d0df57d83741d4ee276d36446693c5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a96d0df57d83741d4ee276d36446693c5">_AT91S_SYS::RSTC_RSR</a></div><div class="ttdeci">AT91_REG RSTC_RSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00195">AT91SAM7X256.h:195</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8e6480d4c2ceb227a2478985322b115c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8e6480d4c2ceb227a2478985322b115c">AT91C_MC_LOCKS11</a></div><div class="ttdeci">#define AT91C_MC_LOCKS11</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00675">ioat91sam7x256.h:675</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae5bbc658808876a515e3c1978738f3d0"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae5bbc658808876a515e3c1978738f3d0">AT91C_AIC_PRIOR_LOWEST</a></div><div class="ttdeci">#define AT91C_AIC_PRIOR_LOWEST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00242">ioat91sam7x256.h:242</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aae8bb1383fd86487a5ba3af321d95da2"><div class="ttname"><a href="ioat91sam7x256_8h.html#aae8bb1383fd86487a5ba3af321d95da2">AT91C_TC_LDRA_RISING</a></div><div class="ttdeci">#define AT91C_TC_LDRA_RISING</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01224">ioat91sam7x256.h:1224</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a2db894b14cb959349cf55c85588c65d0"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a2db894b14cb959349cf55c85588c65d0">_AT91S_SSC::SSC_TNPR</a></div><div class="ttdeci">AT91_REG SSC_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00886">AT91SAM7X256.h:886</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a91f865117049de686415648540bfbd17"><div class="ttname"><a href="ioat91sam7x256_8h.html#a91f865117049de686415648540bfbd17">AT91C_SSC_CKS_TK</a></div><div class="ttdeci">#define AT91C_SSC_CKS_TK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00901">ioat91sam7x256.h:901</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab49c3dde13b488ce08989cae9960fe32"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab49c3dde13b488ce08989cae9960fe32">AT91C_BASE_SPI1</a></div><div class="ttdeci">#define AT91C_BASE_SPI1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02670">ioat91sam7x256.h:2670</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae235237779e93d17ad5c39b8c9031c18"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae235237779e93d17ad5c39b8c9031c18">AT91C_PIO_PA10</a></div><div class="ttdeci">#define AT91C_PIO_PA10</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02456">ioat91sam7x256.h:2456</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a01d2116ba906139dcec1948ef9b9d0e6"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a01d2116ba906139dcec1948ef9b9d0e6">_AT91S_AES::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01724">AT91SAM7X256.h:1724</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a95ebf081e6824fda1771a0f9185bed7b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a95ebf081e6824fda1771a0f9185bed7b">AT91C_PIO_PB13</a></div><div class="ttdeci">#define AT91C_PIO_PB13</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02546">ioat91sam7x256.h:2546</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a7ad9a840b1bb43bdb14f82a64f417671"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a7ad9a840b1bb43bdb14f82a64f417671">_AT91S_SYS::PIOA_PDSR</a></div><div class="ttdeci">AT91_REG PIOA_PDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00116">AT91SAM7X256.h:116</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab6b8204ee6ccdefb2d36105a2073d01f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab6b8204ee6ccdefb2d36105a2073d01f">AT91C_MC_RCB</a></div><div class="ttdeci">#define AT91C_MC_RCB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00615">ioat91sam7x256.h:615</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_a81f675759b06d83bf2be86add42a53b2"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a81f675759b06d83bf2be86add42a53b2">_AT91S_TCB::TCB_TC1</a></div><div class="ttdeci">AT91S_TC TCB_TC1</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01289">AT91SAM7X256.h:1289</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5a9ed21be1e440d5b6a55b2ec769881b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5a9ed21be1e440d5b6a55b2ec769881b">AT91C_ADC_LCDR</a></div><div class="ttdeci">#define AT91C_ADC_LCDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02390">ioat91sam7x256.h:2390</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af08178928b1c222b5c8f77118545a981"><div class="ttname"><a href="ioat91sam7x256_8h.html#af08178928b1c222b5c8f77118545a981">AT91C_MC_LOCKS6</a></div><div class="ttdeci">#define AT91C_MC_LOCKS6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00670">ioat91sam7x256.h:670</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad9f0ffb340fe4ccca8438bd941f800a0"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad9f0ffb340fe4ccca8438bd941f800a0">AT91C_MC_MST0</a></div><div class="ttdeci">#define AT91C_MC_MST0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00627">ioat91sam7x256.h:627</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a968679479291963afed0ef045971c4f3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a968679479291963afed0ef045971c4f3">_AT91S_SYS::Reserved18</a></div><div class="ttdeci">AT91_REG Reserved18[9]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00168">AT91SAM7X256.h:168</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_afe82bab0fca2b9327958105138c7ceb9"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#afe82bab0fca2b9327958105138c7ceb9">_AT91S_EMAC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01464">AT91SAM7X256.h:1464</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a5e9f5310c24be113b680a6bd890d5813"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a5e9f5310c24be113b680a6bd890d5813">_AT91S_PMC::PMC_PLLR</a></div><div class="ttdeci">AT91_REG PMC_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00441">AT91SAM7X256.h:441</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ad3cdf57a19a55a68e2763ed472704733"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ad3cdf57a19a55a68e2763ed472704733">_AT91S_SYS::PIOA_IFSR</a></div><div class="ttdeci">AT91_REG PIOA_IFSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00111">AT91SAM7X256.h:111</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a39be3ba7ad9039551771e69e311a231a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a39be3ba7ad9039551771e69e311a231a">AT91C_PIO_PA11</a></div><div class="ttdeci">#define AT91C_PIO_PA11</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02458">ioat91sam7x256.h:2458</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a22438fa7bedaa163f38fd9856d2ab7bf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a22438fa7bedaa163f38fd9856d2ab7bf">AT91C_ADC_CDR2</a></div><div class="ttdeci">#define AT91C_ADC_CDR2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02382">ioat91sam7x256.h:2382</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae10b600a40da3e84721209da8c460f1b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae10b600a40da3e84721209da8c460f1b">AT91C_EMAC_OVR</a></div><div class="ttdeci">#define AT91C_EMAC_OVR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01569">ioat91sam7x256.h:1569</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_aabe88207b98b827aba195eeb3429301b"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#aabe88207b98b827aba195eeb3429301b">CAN_MB1</a></div><div class="ttdeci">#define CAN_MB1</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01131">AT91SAM7X128_inc.h:1131</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3108f527efb1a0026e7a5bd7dbaf4613"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3108f527efb1a0026e7a5bd7dbaf4613">AT91C_PWMC_DIVA</a></div><div class="ttdeci">#define AT91C_PWMC_DIVA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01050">ioat91sam7x256.h:1050</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_aea9595f146dbffd775f26808eefb9bfe"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#aea9595f146dbffd775f26808eefb9bfe">_AT91S_AES::AES_VR</a></div><div class="ttdeci">AT91_REG AES_VR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01729">AT91SAM7X256.h:1729</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae2a44957573af617d94a9e439b598599"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae2a44957573af617d94a9e439b598599">AT91C_TC_ACPA_SET</a></div><div class="ttdeci">#define AT91C_TC_ACPA_SET</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01219">ioat91sam7x256.h:1219</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad1ad913c14abe78cc25a2f9579b061e7"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad1ad913c14abe78cc25a2f9579b061e7">AT91PS_SYS</a></div><div class="ttdeci">struct _AT91S_SYS * AT91PS_SYS</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html">_AT91S_SYS</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00054">AT91SAM7X256.h:54</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aea5574a7b09efe685246b130cd798444"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aea5574a7b09efe685246b130cd798444">_AT91S_SYS::AIC_FFSR</a></div><div class="ttdeci">AT91_REG AIC_FFSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00074">AT91SAM7X256.h:74</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab8bc5bbcb09420d6fef738bea1c2cf39"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab8bc5bbcb09420d6fef738bea1c2cf39">AT91C_EMAC_RBOF</a></div><div class="ttdeci">#define AT91C_EMAC_RBOF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01545">ioat91sam7x256.h:1545</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2a2bada346551ff1c606e4cdb3bf5de5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2a2bada346551ff1c606e4cdb3bf5de5">AT91C_EMAC_UNI</a></div><div class="ttdeci">#define AT91C_EMAC_UNI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01535">ioat91sam7x256.h:1535</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4a4adbd2483d8f529366a2e7472172c8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4a4adbd2483d8f529366a2e7472172c8">AT91C_PIO_PA30</a></div><div class="ttdeci">#define AT91C_PIO_PA30</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02513">ioat91sam7x256.h:2513</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a79beafff21463b90ed761353a33e6b32"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a79beafff21463b90ed761353a33e6b32">_AT91S_PIO::PIO_PPUER</a></div><div class="ttdeci">AT91_REG PIO_PPUER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00380">AT91SAM7X256.h:380</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html"><div class="ttname"><a href="struct___a_t91_s___t_c.html">_AT91S_TC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01155">AT91SAM7X256.h:1155</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a99f8ae7bfe0d8659b1f1a23985707782"><div class="ttname"><a href="ioat91sam7x256_8h.html#a99f8ae7bfe0d8659b1f1a23985707782">AT91C_EMAC_CLK_HCLK_64</a></div><div class="ttdeci">#define AT91C_EMAC_CLK_HCLK_64</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01542">ioat91sam7x256.h:1542</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1cdb5814a0f35f465bf8e6fc905d765c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1cdb5814a0f35f465bf8e6fc905d765c">AT91C_EMAC_COL</a></div><div class="ttdeci">#define AT91C_EMAC_COL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01560">ioat91sam7x256.h:1560</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_s_t_c_html"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html">_AT91S_RSTC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00493">AT91SAM7X256.h:493</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af7aefbe870a9e1e398321bc6f4f5c9d3"><div class="ttname"><a href="ioat91sam7x256_8h.html#af7aefbe870a9e1e398321bc6f4f5c9d3">AT91C_EMAC_TE</a></div><div class="ttdeci">#define AT91C_EMAC_TE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01518">ioat91sam7x256.h:1518</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aebfe3d53df7cd7457d21b8e7f577031e"><div class="ttname"><a href="ioat91sam7x256_8h.html#aebfe3d53df7cd7457d21b8e7f577031e">AT91C_SSC_DATLEN</a></div><div class="ttdeci">#define AT91C_SSC_DATLEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00921">ioat91sam7x256.h:921</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a80e8b61485c6d998cf7254a355562d69"><div class="ttname"><a href="ioat91sam7x256_8h.html#a80e8b61485c6d998cf7254a355562d69">AT91C_PIO_PA15</a></div><div class="ttdeci">#define AT91C_PIO_PA15</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02468">ioat91sam7x256.h:2468</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adb0ce065d061ea136ae69bc2de789de9"><div class="ttname"><a href="ioat91sam7x256_8h.html#adb0ce065d061ea136ae69bc2de789de9">AT91C_TC_BCPB_CLEAR</a></div><div class="ttdeci">#define AT91C_TC_BCPB_CLEAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01250">ioat91sam7x256.h:1250</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9c04ee8fc091c56447bc576629f7422b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9c04ee8fc091c56447bc576629f7422b">AT91C_ADC_TCR</a></div><div class="ttdeci">#define AT91C_ADC_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02378">ioat91sam7x256.h:2378</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab64dac09c11ff25cfee2fb0c9ec95201"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab64dac09c11ff25cfee2fb0c9ec95201">AT91C_EMAC_LINKR</a></div><div class="ttdeci">#define AT91C_EMAC_LINKR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01555">ioat91sam7x256.h:1555</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a8e5d938d7b7470211b54d08255841b5d"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a8e5d938d7b7470211b54d08255841b5d">_AT91S_TDES::TDES_KEY1WxR</a></div><div class="ttdeci">AT91_REG TDES_KEY1WxR[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01802">AT91SAM7X256.h:1802</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a2eecd9e74afeac555e7b90c3594bc910"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2eecd9e74afeac555e7b90c3594bc910">_AT91S_AIC::AIC_IMR</a></div><div class="ttdeci">AT91_REG AIC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00224">AT91SAM7X256.h:224</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a12bc99626b381e1e6446dd358b44bb30"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a12bc99626b381e1e6446dd358b44bb30">_AT91S_SYS::PIOB_IER</a></div><div class="ttdeci">AT91_REG PIOB_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00153">AT91SAM7X256.h:153</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a56c3fc5401c20caa33b8867bb76a76fb"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a56c3fc5401c20caa33b8867bb76a76fb">_AT91S_ADC::ADC_CDR0</a></div><div class="ttdeci">AT91_REG ADC_CDR0</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01620">AT91SAM7X256.h:1620</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a0cd4fb0b8075a0a73e5775b603f7847c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a0cd4fb0b8075a0a73e5775b603f7847c">_AT91S_SYS::PIOA_SODR</a></div><div class="ttdeci">AT91_REG PIOA_SODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00113">AT91SAM7X256.h:113</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af62e26b224eb796a5748da733abe4b44"><div class="ttname"><a href="ioat91sam7x256_8h.html#af62e26b224eb796a5748da733abe4b44">AT91C_CAN_PROPAG</a></div><div class="ttdeci">#define AT91C_CAN_PROPAG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01443">ioat91sam7x256.h:1443</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_adb1cb5a5c2111563773cb2d223338d3d"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#adb1cb5a5c2111563773cb2d223338d3d">_AT91S_SSC::SSC_PTCR</a></div><div class="ttdeci">AT91_REG SSC_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00888">AT91SAM7X256.h:888</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae50e3b1a9b5c04f26f656d5e1e631d15"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae50e3b1a9b5c04f26f656d5e1e631d15">AT91C_PMC_PLLR</a></div><div class="ttdeci">#define AT91C_PMC_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01977">ioat91sam7x256.h:1977</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html">_AT91S_CAN</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01362">AT91SAM7X256.h:1362</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a030c91aa6b91ee2a5e7bf76868fa9a1c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a030c91aa6b91ee2a5e7bf76868fa9a1c">AT91C_BASE_CAN_MB7</a></div><div class="ttdeci">#define AT91C_BASE_CAN_MB7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02697">ioat91sam7x256.h:2697</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a7ff6ae4a4c9dd78ba80141ff77b594e6"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a7ff6ae4a4c9dd78ba80141ff77b594e6">_AT91S_SYS::PMC_IER</a></div><div class="ttdeci">AT91_REG PMC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00189">AT91SAM7X256.h:189</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a74e1983d904562dfd563889770476429"><div class="ttname"><a href="ioat91sam7x256_8h.html#a74e1983d904562dfd563889770476429">AT91C_PB8_EMDC</a></div><div class="ttdeci">#define AT91C_PB8_EMDC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02612">ioat91sam7x256.h:2612</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad57bf4278ae7ff2f56e1452ab203813b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad57bf4278ae7ff2f56e1452ab203813b">AT91C_CAN_MB7_MDL</a></div><div class="ttdeci">#define AT91C_CAN_MB7_MDL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02302">ioat91sam7x256.h:2302</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a87acdedf8ce9be836d024cfa1b213af0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a87acdedf8ce9be836d024cfa1b213af0">AT91C_PWMC_CPRD</a></div><div class="ttdeci">#define AT91C_PWMC_CPRD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01025">ioat91sam7x256.h:1025</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a01eedcf923063bcd8c2f74bf0aa4c367"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a01eedcf923063bcd8c2f74bf0aa4c367">_AT91S_PIO::PIO_CODR</a></div><div class="ttdeci">AT91_REG PIO_CODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00368">AT91SAM7X256.h:368</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5ec76a618fc9118ad9712a4a7ed5269d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5ec76a618fc9118ad9712a4a7ed5269d">AT91C_CAN_CERR</a></div><div class="ttdeci">#define AT91C_CAN_CERR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01429">ioat91sam7x256.h:1429</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a39ed5f3a29278bbdf86bb380dfbc92a2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a39ed5f3a29278bbdf86bb380dfbc92a2">AT91C_PB17_ERXCK</a></div><div class="ttdeci">#define AT91C_PB17_ERXCK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02558">ioat91sam7x256.h:2558</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a687073f97558b11b9705f520bb87da20"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a687073f97558b11b9705f520bb87da20">_AT91S_SYS::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00071">AT91SAM7X256.h:71</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9d2d5a236ed6a7dbe5a9cef55667755e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9d2d5a236ed6a7dbe5a9cef55667755e">AT91C_SPI0_CR</a></div><div class="ttdeci">#define AT91C_SPI0_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02053">ioat91sam7x256.h:2053</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae1d05b2c8d6badfca979db9a8802be8e"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae1d05b2c8d6badfca979db9a8802be8e">AT91C_US1_IF</a></div><div class="ttdeci">#define AT91C_US1_IF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02071">ioat91sam7x256.h:2071</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeee2e43a6c21910e5460bacacff9fc08"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeee2e43a6c21910e5460bacacff9fc08">AT91C_CKGR_USBDIV_2</a></div><div class="ttdeci">#define AT91C_CKGR_USBDIV_2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00424">ioat91sam7x256.h:424</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aae5dbbf1a38069fd56dc429ea51ee675"><div class="ttname"><a href="ioat91sam7x256_8h.html#aae5dbbf1a38069fd56dc429ea51ee675">AT91C_PITC_PICNT</a></div><div class="ttdeci">#define AT91C_PITC_PICNT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00563">ioat91sam7x256.h:563</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa70fcdda119fd671ac97cabc605b1f57"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa70fcdda119fd671ac97cabc605b1f57">AT91C_EMAC_NBC</a></div><div class="ttdeci">#define AT91C_EMAC_NBC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01533">ioat91sam7x256.h:1533</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_aa484c0a5edaaa8a76f2d40990ddfb9b4"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#aa484c0a5edaaa8a76f2d40990ddfb9b4">_AT91S_CAN::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[64]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01376">AT91SAM7X256.h:1376</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4695fe425ffd8cad1f64aa1776ee4cd5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4695fe425ffd8cad1f64aa1776ee4cd5">AT91S_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC AT91S_WDTC</div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a96c8c767475f69faf5c83cbac1690102"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a96c8c767475f69faf5c83cbac1690102">_AT91S_PDC::PDC_RPR</a></div><div class="ttdeci">AT91_REG PDC_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00262">AT91SAM7X256.h:262</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a8bfef33a7dd2101995b32b5dd11c1a82"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a8bfef33a7dd2101995b32b5dd11c1a82">_AT91S_CAN::CAN_MB3</a></div><div class="ttdeci">AT91S_CAN_MB CAN_MB3</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01380">AT91SAM7X256.h:1380</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2875919b691abc3ac2a71c8a33b29bbd"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2875919b691abc3ac2a71c8a33b29bbd">_AT91S_SYS::PIOB_PDR</a></div><div class="ttdeci">AT91_REG PIOB_PDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00138">AT91SAM7X256.h:138</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a32fc454872b1c641d8fed6f014f7ba1e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a32fc454872b1c641d8fed6f014f7ba1e">AT91C_BASE_DBGU</a></div><div class="ttdeci">#define AT91C_BASE_DBGU</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02658">ioat91sam7x256.h:2658</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_af54cc3edd8cf870f581ca7f598e2e9ba"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#af54cc3edd8cf870f581ca7f598e2e9ba">_AT91S_PDC::PDC_PTCR</a></div><div class="ttdeci">AT91_REG PDC_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00270">AT91SAM7X256.h:270</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a1811dcbae4b545538124651a67e2c3e5"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a1811dcbae4b545538124651a67e2c3e5">_AT91S_CAN::CAN_TIMESTP</a></div><div class="ttdeci">AT91_REG CAN_TIMESTP</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01370">AT91SAM7X256.h:1370</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a164f51f4ee4f9c89d6d1a8f791f59427"><div class="ttname"><a href="ioat91sam7x256_8h.html#a164f51f4ee4f9c89d6d1a8f791f59427">AT91C_ADC_GOVRE</a></div><div class="ttdeci">#define AT91C_ADC_GOVRE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01694">ioat91sam7x256.h:1694</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a02606d2b8a0950a0c616d5572d2e5a18"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a02606d2b8a0950a0c616d5572d2e5a18">_AT91S_PMC::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[3]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00443">AT91SAM7X256.h:443</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a8608ee56b7f18cd5bb79a8d9602160e9"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a8608ee56b7f18cd5bb79a8d9602160e9">_AT91S_SSC::SSC_TCMR</a></div><div class="ttdeci">AT91_REG SSC_TCMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00867">AT91SAM7X256.h:867</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a771237f361ba9230f118bbf90f008a5a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a771237f361ba9230f118bbf90f008a5a">AT91C_PMC_PRES_CLK_2</a></div><div class="ttdeci">#define AT91C_PMC_PRES_CLK_2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00471">ioat91sam7x256.h:471</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a712ad5a1ac1bd02f3e95a7526c283ce1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a></div><div class="ttdeci">volatile unsigned int AT91_REG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00049">ioat91sam7x256.h:49</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a83be1e112547812bb79b109e68ae2edb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a83be1e112547812bb79b109e68ae2edb">AT91C_AES_SMOD</a></div><div class="ttdeci">#define AT91C_AES_SMOD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01749">ioat91sam7x256.h:1749</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html_ac663de20d192b5d2c7032bf2e1b663cb"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html#ac663de20d192b5d2c7032bf2e1b663cb">_AT91S_PITC::PITC_PIIR</a></div><div class="ttdeci">AT91_REG PITC_PIIR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00552">AT91SAM7X256.h:552</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aea09437ab80a93e6d0f2d17ca938d8a7"><div class="ttname"><a href="ioat91sam7x256_8h.html#aea09437ab80a93e6d0f2d17ca938d8a7">AT91C_EMAC_HRT</a></div><div class="ttdeci">#define AT91C_EMAC_HRT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02350">ioat91sam7x256.h:2350</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8aa900d1f44e460a30758eeaa9a593cc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8aa900d1f44e460a30758eeaa9a593cc">AT91C_PIOA_BSR</a></div><div class="ttdeci">#define AT91C_PIOA_BSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01926">ioat91sam7x256.h:1926</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a53c8dfe2e423e8032df8655ea1c55ae3"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a53c8dfe2e423e8032df8655ea1c55ae3">_AT91S_SPI::SPI_MR</a></div><div class="ttdeci">AT91_REG SPI_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00686">AT91SAM7X256.h:686</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5c5f38be61b98909c5794acc970d3559"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5c5f38be61b98909c5794acc970d3559">AT91C_RTTC_RTMR</a></div><div class="ttdeci">#define AT91C_RTTC_RTMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01996">ioat91sam7x256.h:1996</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ab8318d22148f87941323a3bd30e62194"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab8318d22148f87941323a3bd30e62194">_AT91S_SYS::PIOA_OWSR</a></div><div class="ttdeci">AT91_REG PIOA_OWSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00135">AT91SAM7X256.h:135</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae95f62baf644c3bc39f3ae2d27634ddc"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae95f62baf644c3bc39f3ae2d27634ddc">AT91C_TC_LDRAS</a></div><div class="ttdeci">#define AT91C_TC_LDRAS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01273">ioat91sam7x256.h:1273</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af348a2b1a503eb350207ac37a7223e05"><div class="ttname"><a href="ioat91sam7x256_8h.html#af348a2b1a503eb350207ac37a7223e05">AT91C_DBGU_RHR</a></div><div class="ttdeci">#define AT91C_DBGU_RHR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01908">ioat91sam7x256.h:1908</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9a0fa7a18086b7ecac4af0001b946a06"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9a0fa7a18086b7ecac4af0001b946a06">AT91C_TC_AEEVT_SET</a></div><div class="ttdeci">#define AT91C_TC_AEEVT_SET</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01239">ioat91sam7x256.h:1239</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aee64c1f2590ee543e81b7a5f11bbda12"><div class="ttname"><a href="ioat91sam7x256_8h.html#aee64c1f2590ee543e81b7a5f11bbda12">AT91C_US_SENDA</a></div><div class="ttdeci">#define AT91C_US_SENDA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00800">ioat91sam7x256.h:800</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8a3639adb2dc4705b42ab57eef2aaab3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8a3639adb2dc4705b42ab57eef2aaab3">AT91C_PA14_NPCS02</a></div><div class="ttdeci">#define AT91C_PA14_NPCS02</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02466">ioat91sam7x256.h:2466</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af73c7ae5c085b4fa6b20700ccb0bf189"><div class="ttname"><a href="ioat91sam7x256_8h.html#af73c7ae5c085b4fa6b20700ccb0bf189">AT91C_UDP_CSR</a></div><div class="ttdeci">#define AT91C_UDP_CSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02192">ioat91sam7x256.h:2192</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9641c37cb03c5deb97d2205a62d29630"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9641c37cb03c5deb97d2205a62d29630">AT91C_PIOB_IMR</a></div><div class="ttdeci">#define AT91C_PIOB_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01944">ioat91sam7x256.h:1944</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5b583db472780465fd7c12d56869e836"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5b583db472780465fd7c12d56869e836">AT91C_US_NACK</a></div><div class="ttdeci">#define AT91C_US_NACK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00845">ioat91sam7x256.h:845</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n___m_b_html_ac0b6e12f73a44773934bb212117ca2b7"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html#ac0b6e12f73a44773934bb212117ca2b7">_AT91S_CAN_MB::CAN_MB_MSR</a></div><div class="ttdeci">AT91_REG CAN_MB_MSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01324">AT91SAM7X256.h:1324</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a870f46762932a34cec683ea772e16939"><div class="ttname"><a href="ioat91sam7x256_8h.html#a870f46762932a34cec683ea772e16939">AT91C_MC_GPNVM5</a></div><div class="ttdeci">#define AT91C_MC_GPNVM5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00661">ioat91sam7x256.h:661</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1f89ac5882ea15e78ba3b7ec23d017bf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1f89ac5882ea15e78ba3b7ec23d017bf">AT91C_CAN_TSTP</a></div><div class="ttdeci">#define AT91C_CAN_TSTP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01428">ioat91sam7x256.h:1428</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1b671fad34ae9907653d20ebf1d863c3"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1b671fad34ae9907653d20ebf1d863c3">AT91C_EMAC_RLEX</a></div><div class="ttdeci">#define AT91C_EMAC_RLEX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01576">ioat91sam7x256.h:1576</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a93c17b0a9680dae1ad6398827db6b80b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a93c17b0a9680dae1ad6398827db6b80b">AT91C_CAN_MMI</a></div><div class="ttdeci">#define AT91C_CAN_MMI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01352">ioat91sam7x256.h:1352</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2cc18ff208feed1fe2d5eda30fcf7b24"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2cc18ff208feed1fe2d5eda30fcf7b24">AT91C_SPI1_PTCR</a></div><div class="ttdeci">#define AT91C_SPI1_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02018">ioat91sam7x256.h:2018</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ac5ccf9a9b596512f34e6c324b406e071"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ac5ccf9a9b596512f34e6c324b406e071">_AT91S_PIO::PIO_OWER</a></div><div class="ttdeci">AT91_REG PIO_OWER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00387">AT91SAM7X256.h:387</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab296199ccb1353e23d03f34b8278e2e0"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab296199ccb1353e23d03f34b8278e2e0">AT91C_PMC_CSS_SLOW_CLK</a></div><div class="ttdeci">#define AT91C_PMC_CSS_SLOW_CLK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00466">ioat91sam7x256.h:466</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_afaa66f92cf1aa8b7c47de4f0f9db14e9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#afaa66f92cf1aa8b7c47de4f0f9db14e9">_AT91S_SYS::WDTC_WDSR</a></div><div class="ttdeci">AT91_REG WDTC_WDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00208">AT91SAM7X256.h:208</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_adedcae263f269fc4254cf83ef66a39d3"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#adedcae263f269fc4254cf83ef66a39d3">_AT91S_AES::AES_TPR</a></div><div class="ttdeci">AT91_REG AES_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01732">AT91SAM7X256.h:1732</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abee63348ab1a4e1eb883c5b3e0ff3faf"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abee63348ab1a4e1eb883c5b3e0ff3faf">_AT91S_SSC::SSC_IER</a></div><div class="ttdeci">AT91_REG SSC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00876">AT91SAM7X256.h:876</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a084308496085ed2e8c3446577bf6a64c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a084308496085ed2e8c3446577bf6a64c">AT91C_MC_RCR</a></div><div class="ttdeci">#define AT91C_MC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02012">ioat91sam7x256.h:2012</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac18fc13dafdb8d4594dbba875bed09a6"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac18fc13dafdb8d4594dbba875bed09a6">AT91C_PMC_PRES_CLK_8</a></div><div class="ttdeci">#define AT91C_PMC_PRES_CLK_8</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00473">ioat91sam7x256.h:473</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0b08900cbd5cf6f9f6d06f08b511a781"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0b08900cbd5cf6f9f6d06f08b511a781">AT91C_CAN_TIM</a></div><div class="ttdeci">#define AT91C_CAN_TIM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02316">ioat91sam7x256.h:2316</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afff6c024a5ab4a9377499852b4441e02"><div class="ttname"><a href="ioat91sam7x256_8h.html#afff6c024a5ab4a9377499852b4441e02">AT91C_TDES_ENDTX</a></div><div class="ttdeci">#define AT91C_TDES_ENDTX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01850">ioat91sam7x256.h:1850</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae85497144f3a65cee1369512db2d6ecb"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae85497144f3a65cee1369512db2d6ecb">AT91C_EMAC_SOF</a></div><div class="ttdeci">#define AT91C_EMAC_SOF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01593">ioat91sam7x256.h:1593</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a781729ab1f520acc251aa87196b175e9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a781729ab1f520acc251aa87196b175e9">AT91C_EMAC_SA2L</a></div><div class="ttdeci">#define AT91C_EMAC_SA2L</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02362">ioat91sam7x256.h:2362</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aedd5fc8b746667f76d010547bebe7f75"><div class="ttname"><a href="ioat91sam7x256_8h.html#aedd5fc8b746667f76d010547bebe7f75">AT91C_ADC_PTSR</a></div><div class="ttdeci">#define AT91C_ADC_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02371">ioat91sam7x256.h:2371</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aab8436d580c1da51295b1a12ab1475b4"><div class="ttname"><a href="ioat91sam7x256_8h.html#aab8436d580c1da51295b1a12ab1475b4">AT91C_US_NBSTOP_15_BIT</a></div><div class="ttdeci">#define AT91C_US_NBSTOP_15_BIT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00831">ioat91sam7x256.h:831</a></div></div>
<div class="ttc" id="struct___a_t91_s___w_d_t_c_html"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html">_AT91S_WDTC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00569">AT91SAM7X256.h:569</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8ba9b034b178a5883462c0b68560a88c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8ba9b034b178a5883462c0b68560a88c">AT91C_CKGR_DIV_BYPASS</a></div><div class="ttdeci">#define AT91C_CKGR_DIV_BYPASS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00413">ioat91sam7x256.h:413</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a260f4fef8883877802b9f495afadedef"><div class="ttname"><a href="ioat91sam7x256_8h.html#a260f4fef8883877802b9f495afadedef">AT91C_AIC_FVR</a></div><div class="ttdeci">#define AT91C_AIC_FVR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01870">ioat91sam7x256.h:1870</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a39cf231d5f3ab8c23337e37c617c4467"><div class="ttname"><a href="ioat91sam7x256_8h.html#a39cf231d5f3ab8c23337e37c617c4467">AT91S_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC AT91S_RTTC</div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a86bfb6fdf35d83296cb73f822528b77d"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a86bfb6fdf35d83296cb73f822528b77d">_AT91S_TDES::TDES_IDATAxR</a></div><div class="ttdeci">AT91_REG TDES_IDATAxR[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01806">AT91SAM7X256.h:1806</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_a072ce6f604d1f9d50f3fcaa145ec7d1e"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#a072ce6f604d1f9d50f3fcaa145ec7d1e">_AT91S_AES::AES_ISR</a></div><div class="ttdeci">AT91_REG AES_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01722">AT91SAM7X256.h:1722</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a3bc511afac6093bd26666794525358f5"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a3bc511afac6093bd26666794525358f5">_AT91S_SSC::SSC_RFMR</a></div><div class="ttdeci">AT91_REG SSC_RFMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00866">AT91SAM7X256.h:866</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ab6221a2aa14324df4a7b40ec5a1dd91f"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ab6221a2aa14324df4a7b40ec5a1dd91f">_AT91S_EMAC::EMAC_RBQP</a></div><div class="ttdeci">AT91_REG EMAC_RBQP</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01466">AT91SAM7X256.h:1466</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae698f28e6c2299165b7b69ad7f2f077b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae698f28e6c2299165b7b69ad7f2f077b">AT91C_TCB_TC0XC0S_TCLK0</a></div><div class="ttdeci">#define AT91C_TCB_TC0XC0S_TCLK0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01301">ioat91sam7x256.h:1301</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a6662b5d7076af1103f25e0e49e82b6d3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6662b5d7076af1103f25e0e49e82b6d3">_AT91S_SYS::Reserved9</a></div><div class="ttdeci">AT91_REG Reserved9[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00124">AT91SAM7X256.h:124</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa7df2761c0ae4a46514d91b2586d0c0b"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa7df2761c0ae4a46514d91b2586d0c0b">AT91C_SSC_RXEN</a></div><div class="ttdeci">#define AT91C_SSC_RXEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00893">ioat91sam7x256.h:893</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aab09a32eb96487bd84897722f9ec6b96"><div class="ttname"><a href="ioat91sam7x256_8h.html#aab09a32eb96487bd84897722f9ec6b96">AT91C_EMAC_RRE</a></div><div class="ttdeci">#define AT91C_EMAC_RRE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02368">ioat91sam7x256.h:2368</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_afa8535c52199189c9ecc5f34e8268d8c"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#afa8535c52199189c9ecc5f34e8268d8c">_AT91S_EMAC::EMAC_PFR</a></div><div class="ttdeci">AT91_REG EMAC_PFR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01475">AT91SAM7X256.h:1475</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0a8c7c755a2cbda84ee8afae99aaa1eb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0a8c7c755a2cbda84ee8afae99aaa1eb">AT91C_ADC_OVRE7</a></div><div class="ttdeci">#define AT91C_ADC_OVRE7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01692">ioat91sam7x256.h:1692</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ab4a8d79cacf41c8e0db599ab6e6f35e1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ab4a8d79cacf41c8e0db599ab6e6f35e1">_AT91S_SYS::PIOA_ODR</a></div><div class="ttdeci">AT91_REG PIOA_ODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00106">AT91SAM7X256.h:106</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a356e44c04c2779b2937c28397f866ff6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a356e44c04c2779b2937c28397f866ff6">AT91C_TDES_URAT</a></div><div class="ttdeci">#define AT91C_TDES_URAT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01857">ioat91sam7x256.h:1857</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a470321e5ff042078e3f69f257aaa0b9d"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a470321e5ff042078e3f69f257aaa0b9d">_AT91S_DBGU::DBGU_RNPR</a></div><div class="ttdeci">AT91_REG DBGU_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00303">AT91SAM7X256.h:303</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac955741f7361c516281979257873a457"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac955741f7361c516281979257873a457">AT91C_EMAC_PTZ</a></div><div class="ttdeci">#define AT91C_EMAC_PTZ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01583">ioat91sam7x256.h:1583</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1616435849d9c56515fe93afa5921e99"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1616435849d9c56515fe93afa5921e99">AT91C_MC_LOCKS3</a></div><div class="ttdeci">#define AT91C_MC_LOCKS3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00667">ioat91sam7x256.h:667</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a37faefdfe5ec7ef841972e1fc1877d5e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a37faefdfe5ec7ef841972e1fc1877d5e">AT91C_PMC_SCSR</a></div><div class="ttdeci">#define AT91C_PMC_SCSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01983">ioat91sam7x256.h:1983</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html_af7214be994c52cf0ae55e15e2ab9c9e2"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html#af7214be994c52cf0ae55e15e2ab9c9e2">_AT91S_RTTC::RTTC_RTMR</a></div><div class="ttdeci">AT91_REG RTTC_RTMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00526">AT91SAM7X256.h:526</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a571a3b496f349c04d930abbb45adf942"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a571a3b496f349c04d930abbb45adf942">_AT91S_SYS::AIC_CISR</a></div><div class="ttdeci">AT91_REG AIC_CISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00062">AT91SAM7X256.h:62</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2225830efa9de292df10cf235273aafb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2225830efa9de292df10cf235273aafb">AT91C_CAN_MB1_MDL</a></div><div class="ttdeci">#define AT91C_CAN_MB1_MDL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02245">ioat91sam7x256.h:2245</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afc2e9f8d797399fc2a9a92330c1feea1"><div class="ttname"><a href="ioat91sam7x256_8h.html#afc2e9f8d797399fc2a9a92330c1feea1">AT91C_WDTC_WDCR</a></div><div class="ttdeci">#define AT91C_WDTC_WDCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02005">ioat91sam7x256.h:2005</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_aded288e78b8df1bdaede6ee57ade500f"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#aded288e78b8df1bdaede6ee57ade500f">_AT91S_ADC::ADC_IDR</a></div><div class="ttdeci">AT91_REG ADC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01618">AT91SAM7X256.h:1618</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4f4630c14069f26214267404788dbdc8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4f4630c14069f26214267404788dbdc8">AT91C_CAN_MB1_MAM</a></div><div class="ttdeci">#define AT91C_CAN_MB1_MAM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02249">ioat91sam7x256.h:2249</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_abb4f81af917724b30274a8c08918ea32"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#abb4f81af917724b30274a8c08918ea32">_AT91S_PWMC_CH::PWMC_CUPDR</a></div><div class="ttdeci">AT91_REG PWMC_CUPDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01010">AT91SAM7X256.h:1010</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html">_AT91S_CKGR</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00396">AT91SAM7X256.h:396</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9a605b68cdbe4ae1729fc9b4be7dad4f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f">AT91C_PIO_PA22</a></div><div class="ttdeci">#define AT91C_PIO_PA22</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02487">ioat91sam7x256.h:2487</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a687d5ee4e4d301a76d483c7843dfbfd2"><div class="ttname"><a href="ioat91sam7x256_8h.html#a687d5ee4e4d301a76d483c7843dfbfd2">AT91C_ADC_TNPR</a></div><div class="ttdeci">#define AT91C_ADC_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02373">ioat91sam7x256.h:2373</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9dedf1dca73f2b7ee08ec700668f34a7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9dedf1dca73f2b7ee08ec700668f34a7">AT91C_BASE_PDC_SPI0</a></div><div class="ttdeci">#define AT91C_BASE_PDC_SPI0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02671">ioat91sam7x256.h:2671</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a437896a6c8170191e425354d906fc327"><div class="ttname"><a href="ioat91sam7x256_8h.html#a437896a6c8170191e425354d906fc327">AT91C_PIO_PB12</a></div><div class="ttdeci">#define AT91C_PIO_PB12</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02543">ioat91sam7x256.h:2543</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adf49856c14283da2e8d36aef16bb2926"><div class="ttname"><a href="ioat91sam7x256_8h.html#adf49856c14283da2e8d36aef16bb2926">AT91C_PB22_PWM3</a></div><div class="ttdeci">#define AT91C_PB22_PWM3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02575">ioat91sam7x256.h:2575</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a52c9acdf15199ef1138f016337e5c9e4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a52c9acdf15199ef1138f016337e5c9e4">AT91C_PB3_ETX1</a></div><div class="ttdeci">#define AT91C_PB3_ETX1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02599">ioat91sam7x256.h:2599</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_afb881748029e07c97c00643856807d57"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#afb881748029e07c97c00643856807d57">_AT91S_SYS::PIOA_IER</a></div><div class="ttdeci">AT91_REG PIOA_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00117">AT91SAM7X256.h:117</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abaaf8614402eded1295065e638ef4905"><div class="ttname"><a href="ioat91sam7x256_8h.html#abaaf8614402eded1295065e638ef4905">AT91C_UDP_IDR</a></div><div class="ttdeci">#define AT91C_UDP_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02193">ioat91sam7x256.h:2193</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_aa276a1765641b516aafb1cd399aaca7f"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#aa276a1765641b516aafb1cd399aaca7f">_AT91S_SPI::SPI_IMR</a></div><div class="ttdeci">AT91_REG SPI_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00692">AT91SAM7X256.h:692</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a240341dbb684bff674083a308408fb96"><div class="ttname"><a href="ioat91sam7x256_8h.html#a240341dbb684bff674083a308408fb96">AT91C_PMC_CSS_PLL_CLK</a></div><div class="ttdeci">#define AT91C_PMC_CSS_PLL_CLK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00468">ioat91sam7x256.h:468</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a522269fc45e31f4d04bcc5b1c2a5d425"><div class="ttname"><a href="ioat91sam7x256_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425">AT91C_PIO_PA1</a></div><div class="ttdeci">#define AT91C_PIO_PA1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02454">ioat91sam7x256.h:2454</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aac8711a1e26bb778195364db403cdccb"><div class="ttname"><a href="ioat91sam7x256_8h.html#aac8711a1e26bb778195364db403cdccb">AT91C_EMAC_RSR</a></div><div class="ttdeci">#define AT91C_EMAC_RSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02332">ioat91sam7x256.h:2332</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html">_AT91S_SPI</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00684">AT91SAM7X256.h:684</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a62ada5eb7c12592496d656ce29af0169"><div class="ttname"><a href="ioat91sam7x256_8h.html#a62ada5eb7c12592496d656ce29af0169">AT91C_TDES_RNCR</a></div><div class="ttdeci">#define AT91C_TDES_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02424">ioat91sam7x256.h:2424</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_abbf3d3299e4f13a12f58e28ea488e1f2"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#abbf3d3299e4f13a12f58e28ea488e1f2">_AT91S_SYS::RSTC_RMR</a></div><div class="ttdeci">AT91_REG RSTC_RMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00196">AT91SAM7X256.h:196</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a031124d54d1dbb69a95bcb6e0410ac63"><div class="ttname"><a href="ioat91sam7x256_8h.html#a031124d54d1dbb69a95bcb6e0410ac63">AT91C_CAN_MB0_MSR</a></div><div class="ttdeci">#define AT91C_CAN_MB0_MSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02240">ioat91sam7x256.h:2240</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7d77e5117003e11e0c312ed33f142d5e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7d77e5117003e11e0c312ed33f142d5e">AT91C_TC_BSWTRG_SET</a></div><div class="ttdeci">#define AT91C_TC_BSWTRG_SET</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01264">ioat91sam7x256.h:1264</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html">_AT91S_AES</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01715">AT91SAM7X256.h:1715</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae35d41d221dd88c02113a34b86c27e19"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae35d41d221dd88c02113a34b86c27e19">AT91C_CAN_MB7</a></div><div class="ttdeci">#define AT91C_CAN_MB7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01412">ioat91sam7x256.h:1412</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a572c3ce5be84a4270a62de38b7ea1ce0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a572c3ce5be84a4270a62de38b7ea1ce0">AT91C_ADC_ENDRX</a></div><div class="ttdeci">#define AT91C_ADC_ENDRX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01695">ioat91sam7x256.h:1695</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a57ac83bbf3f2b07e8852e4af21a98590"><div class="ttname"><a href="ioat91sam7x256_8h.html#a57ac83bbf3f2b07e8852e4af21a98590">AT91C_SSC_TXEN</a></div><div class="ttdeci">#define AT91C_SSC_TXEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00895">ioat91sam7x256.h:895</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_add3309812aa0e1201930857f83a25b78"><div class="ttname"><a href="ioat91sam7x256_8h.html#add3309812aa0e1201930857f83a25b78">AT91C_TC1_SR</a></div><div class="ttdeci">#define AT91C_TC1_SR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02215">ioat91sam7x256.h:2215</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a90b3b54b990353f42ea64454eeadc565"><div class="ttname"><a href="ioat91sam7x256_8h.html#a90b3b54b990353f42ea64454eeadc565">AT91C_WDTC_WDD</a></div><div class="ttdeci">#define AT91C_WDTC_WDD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00584">ioat91sam7x256.h:584</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae99cc78f64afd20d980185980bafc47d"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae99cc78f64afd20d980185980bafc47d">AT91C_MC_LOCKS7</a></div><div class="ttdeci">#define AT91C_MC_LOCKS7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00671">ioat91sam7x256.h:671</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_af609a8f741722712a4b7cdc337a52f91"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#af609a8f741722712a4b7cdc337a52f91">_AT91S_AES::AES_PTSR</a></div><div class="ttdeci">AT91_REG AES_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01739">AT91SAM7X256.h:1739</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a739f61b8aac76af08dc42b3af9505abd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a739f61b8aac76af08dc42b3af9505abd">AT91C_US_CLKS_EXT</a></div><div class="ttdeci">#define AT91C_US_CLKS_EXT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00822">ioat91sam7x256.h:822</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6098e5a8d06109a2983578f2d0aaba63"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6098e5a8d06109a2983578f2d0aaba63">AT91C_CAN_ACR</a></div><div class="ttdeci">#define AT91C_CAN_ACR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02315">ioat91sam7x256.h:2315</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa5fabc45c94b0b55e2ff75b512aada4d"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa5fabc45c94b0b55e2ff75b512aada4d">AT91C_UDP_EP5</a></div><div class="ttdeci">#define AT91C_UDP_EP5</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01127">ioat91sam7x256.h:1127</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acb510a4b8b4bb3b293dc239627531361"><div class="ttname"><a href="ioat91sam7x256_8h.html#acb510a4b8b4bb3b293dc239627531361">AT91C_UDP_RMWUPE</a></div><div class="ttdeci">#define AT91C_UDP_RMWUPE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01100">ioat91sam7x256.h:1100</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5d8f458c356f6bc56fcbf6323334aa52"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5d8f458c356f6bc56fcbf6323334aa52">AT91C_EMAC_RBOF_OFFSET_3</a></div><div class="ttdeci">#define AT91C_EMAC_RBOF_OFFSET_3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01549">ioat91sam7x256.h:1549</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa0248fd3450dbed0a4920efbd37a5c25"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa0248fd3450dbed0a4920efbd37a5c25">AT91C_UDP_TXCOMP</a></div><div class="ttdeci">#define AT91C_UDP_TXCOMP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01129">ioat91sam7x256.h:1129</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a0c441ba136413330a5de9dd5160d4d42"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a0c441ba136413330a5de9dd5160d4d42">_AT91S_UDP::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01083">AT91SAM7X256.h:1083</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6f300707d9c9cdc436b410021c9aab84"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6f300707d9c9cdc436b410021c9aab84">AT91C_CAN_TIMESTP</a></div><div class="ttdeci">#define AT91C_CAN_TIMESTP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02312">ioat91sam7x256.h:2312</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a8d0eed279cd1fcc9d0d9d22e5f6e4d15"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a8d0eed279cd1fcc9d0d9d22e5f6e4d15">_AT91S_PIO::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00362">AT91SAM7X256.h:362</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a84c14af09a8fd3a182a17eadd2d5ac2c"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a84c14af09a8fd3a182a17eadd2d5ac2c">_AT91S_EMAC::EMAC_USF</a></div><div class="ttdeci">AT91_REG EMAC_USF</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01492">AT91SAM7X256.h:1492</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5b7a2b9043c75623d2964a35299830f9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5b7a2b9043c75623d2964a35299830f9">AT91C_PB30_PWM3</a></div><div class="ttdeci">#define AT91C_PB30_PWM3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02602">ioat91sam7x256.h:2602</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1f25cd146fba43daf62840aea54c34aa"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1f25cd146fba43daf62840aea54c34aa">AT91C_TWI_IADRSZ</a></div><div class="ttdeci">#define AT91C_TWI_IADRSZ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00980">ioat91sam7x256.h:980</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adde445b47732bff0955f9b79a65c2abb"><div class="ttname"><a href="ioat91sam7x256_8h.html#adde445b47732bff0955f9b79a65c2abb">AT91C_PIO_PA6</a></div><div class="ttdeci">#define AT91C_PIO_PA6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02521">ioat91sam7x256.h:2521</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a3d2f9b0e120c0b41ed76fa0187b53bf9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3d2f9b0e120c0b41ed76fa0187b53bf9">_AT91S_SYS::Reserved19</a></div><div class="ttdeci">AT91_REG Reserved19[341]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00172">AT91SAM7X256.h:172</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3a25ccc49d33d296f1369fbe0de131ab"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3a25ccc49d33d296f1369fbe0de131ab">AT91C_RTTC_ALMIEN</a></div><div class="ttdeci">#define AT91C_RTTC_ALMIEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00534">ioat91sam7x256.h:534</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_ab171e6dc8a3bade2c3ba5359d74b7fea"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#ab171e6dc8a3bade2c3ba5359d74b7fea">_AT91S_UDP::UDP_RSTEP</a></div><div class="ttdeci">AT91_REG UDP_RSTEP</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01082">AT91SAM7X256.h:1082</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac98b19471a80439007ee302479cd0d9f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac98b19471a80439007ee302479cd0d9f">AT91C_BASE_CAN_MB2</a></div><div class="ttdeci">#define AT91C_BASE_CAN_MB2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02692">ioat91sam7x256.h:2692</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af1a6dfe8007f114c92f9a3cd3c5cf340"><div class="ttname"><a href="ioat91sam7x256_8h.html#af1a6dfe8007f114c92f9a3cd3c5cf340">AT91C_TC_CLKEN</a></div><div class="ttdeci">#define AT91C_TC_CLKEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01170">ioat91sam7x256.h:1170</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7c79d0ef273f4e3ad34f7c6fbdac53af"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7c79d0ef273f4e3ad34f7c6fbdac53af">AT91C_EMAC_INCSTAT</a></div><div class="ttdeci">#define AT91C_EMAC_INCSTAT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01521">ioat91sam7x256.h:1521</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa35adb751b7e4b031183e708cc9d565f"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa35adb751b7e4b031183e708cc9d565f">AT91C_PB10_ETX2</a></div><div class="ttdeci">#define AT91C_PB10_ETX2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02538">ioat91sam7x256.h:2538</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_af8bd2496f3b11eae3dc3f264873ebc67"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#af8bd2496f3b11eae3dc3f264873ebc67">_AT91S_SYS::Reserved23</a></div><div class="ttdeci">AT91_REG Reserved23[3]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00186">AT91SAM7X256.h:186</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a75447f42db030fb9ab30bbdb4f902e17"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a75447f42db030fb9ab30bbdb4f902e17">_AT91S_SYS::PIOB_PSR</a></div><div class="ttdeci">AT91_REG PIOB_PSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00139">AT91SAM7X256.h:139</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a18630918fdd31d05d09c40a75e5ef233"><div class="ttname"><a href="ioat91sam7x256_8h.html#a18630918fdd31d05d09c40a75e5ef233">AT91C_US_PAR_SPACE</a></div><div class="ttdeci">#define AT91C_US_PAR_SPACE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00323">ioat91sam7x256.h:323</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a6f6d3b684e2ed167a136a0c08ed02484"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a6f6d3b684e2ed167a136a0c08ed02484">_AT91S_EMAC::EMAC_RLE</a></div><div class="ttdeci">AT91_REG EMAC_RLE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01494">AT91SAM7X256.h:1494</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ae51e24b4c26c5805a29b0314bd2cedf4"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ae51e24b4c26c5805a29b0314bd2cedf4">_AT91S_SYS::PIOB_ODR</a></div><div class="ttdeci">AT91_REG PIOB_ODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00142">AT91SAM7X256.h:142</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a02009c907e1c2949212524d57eff62f3"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a02009c907e1c2949212524d57eff62f3">_AT91S_SYS::PIOA_IFDR</a></div><div class="ttdeci">AT91_REG PIOA_IFDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00110">AT91SAM7X256.h:110</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac5c39d9e0e9f404fcad3f6057a907da7"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac5c39d9e0e9f404fcad3f6057a907da7">AT91C_ADC_SLEEP_MODE</a></div><div class="ttdeci">#define AT91C_ADC_SLEEP_MODE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01661">ioat91sam7x256.h:1661</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa175adb7c1f19272e1f480ce6010928f"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa175adb7c1f19272e1f480ce6010928f">AT91C_US_DSR</a></div><div class="ttdeci">#define AT91C_US_DSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00854">ioat91sam7x256.h:854</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa302e419534f873ed006756a31c7e5ea"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa302e419534f873ed006756a31c7e5ea">AT91C_SPI1_TNCR</a></div><div class="ttdeci">#define AT91C_SPI1_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02020">ioat91sam7x256.h:2020</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9059088da859f9cedaa5cee3cc0ff6cf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9059088da859f9cedaa5cee3cc0ff6cf">AT91C_BASE_US0</a></div><div class="ttdeci">#define AT91C_BASE_US0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02676">ioat91sam7x256.h:2676</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3e325a4bdb2d308ea9c3c716e8f086d7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3e325a4bdb2d308ea9c3c716e8f086d7">AT91C_CAN_MB5_MDL</a></div><div class="ttdeci">#define AT91C_CAN_MB5_MDL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02287">ioat91sam7x256.h:2287</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6bd1e977313baa63ceb4cf84b582299a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6bd1e977313baa63ceb4cf84b582299a">AT91C_CAN_TIMER</a></div><div class="ttdeci">#define AT91C_CAN_TIMER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01448">ioat91sam7x256.h:1448</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afa2e93637ad3cdafc52f524daf3079df"><div class="ttname"><a href="ioat91sam7x256_8h.html#afa2e93637ad3cdafc52f524daf3079df">AT91C_CAN_MB7_MAM</a></div><div class="ttdeci">#define AT91C_CAN_MB7_MAM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02305">ioat91sam7x256.h:2305</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac8bcc58a8a75d09ee4bc0e8914be6af1"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac8bcc58a8a75d09ee4bc0e8914be6af1">AT91C_US1_PTSR</a></div><div class="ttdeci">#define AT91C_US1_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02063">ioat91sam7x256.h:2063</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1b230461c8a754bc724e910c144440a8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1b230461c8a754bc724e910c144440a8">AT91S_PMC</a></div><div class="ttdeci">struct _AT91S_PMC AT91S_PMC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2ef27533cf62837dbdb99ee4a8f566f0"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2ef27533cf62837dbdb99ee4a8f566f0">AT91C_ADC_LOWRES_8_BIT</a></div><div class="ttdeci">#define AT91C_ADC_LOWRES_8_BIT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01658">ioat91sam7x256.h:1658</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1a3f3a497fcebbbb0ca7e760d4182a25"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1a3f3a497fcebbbb0ca7e760d4182a25">AT91C_ID_24_Reserved</a></div><div class="ttdeci">#define AT91C_ID_24_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02643">ioat91sam7x256.h:2643</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a3ce2331a05bc1e1b9ed5897fad5fefab"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a3ce2331a05bc1e1b9ed5897fad5fefab">_AT91S_EMAC::EMAC_IDR</a></div><div class="ttdeci">AT91_REG EMAC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01471">AT91SAM7X256.h:1471</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af1d2bd72f793b79489d83af7bc0ce998"><div class="ttname"><a href="ioat91sam7x256_8h.html#af1d2bd72f793b79489d83af7bc0ce998">AT91C_AES_SMOD_MANUAL</a></div><div class="ttdeci">#define AT91C_AES_SMOD_MANUAL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01750">ioat91sam7x256.h:1750</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a931e762d6ef61bb5a32327f5c9cec346"><div class="ttname"><a href="ioat91sam7x256_8h.html#a931e762d6ef61bb5a32327f5c9cec346">AT91C_US_MSBF</a></div><div class="ttdeci">#define AT91C_US_MSBF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00833">ioat91sam7x256.h:833</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a53a8ab0a5645f035240facbd64d7ac0f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a53a8ab0a5645f035240facbd64d7ac0f">AT91C_PB0_PCK0</a></div><div class="ttdeci">#define AT91C_PB0_PCK0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02534">ioat91sam7x256.h:2534</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a84dcaf1a002a56564be5844c097f6f37"><div class="ttname"><a href="ioat91sam7x256_8h.html#a84dcaf1a002a56564be5844c097f6f37">AT91C_PIOB_PPUDR</a></div><div class="ttdeci">#define AT91C_PIOB_PPUDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01946">ioat91sam7x256.h:1946</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aabe3c44e2ac75c9b425c87f406679824"><div class="ttname"><a href="ioat91sam7x256_8h.html#aabe3c44e2ac75c9b425c87f406679824">AT91C_PIOA_ABSR</a></div><div class="ttdeci">#define AT91C_PIOA_ABSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01914">ioat91sam7x256.h:1914</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae9b1ea617bf103d41945b2f65b5dd47b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae9b1ea617bf103d41945b2f65b5dd47b">AT91C_CAN_FERR</a></div><div class="ttdeci">#define AT91C_CAN_FERR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01432">ioat91sam7x256.h:1432</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3b16574286643a21f3d47ba82a024351"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3b16574286643a21f3d47ba82a024351">AT91C_CAN_MB4_MDL</a></div><div class="ttdeci">#define AT91C_CAN_MB4_MDL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02278">ioat91sam7x256.h:2278</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a77ca4ff88bd26369fa0cb86bc80ad11c"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a77ca4ff88bd26369fa0cb86bc80ad11c">_AT91S_SYS::Reserved16</a></div><div class="ttdeci">AT91_REG Reserved16[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00160">AT91SAM7X256.h:160</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa6cfe7f0e690577826727939c28f61c7"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa6cfe7f0e690577826727939c28f61c7">AT91C_US1_RHR</a></div><div class="ttdeci">#define AT91C_US1_RHR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02079">ioat91sam7x256.h:2079</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a844c3de9ee8f891c0ce899f946951983"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a844c3de9ee8f891c0ce899f946951983">_AT91S_SSC::SSC_TSHR</a></div><div class="ttdeci">AT91_REG SSC_TSHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00873">AT91SAM7X256.h:873</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a796d6415aa6e56ff9251ceb021ad1675"><div class="ttname"><a href="ioat91sam7x256_8h.html#a796d6415aa6e56ff9251ceb021ad1675">AT91C_CAN_MOT_TX</a></div><div class="ttdeci">#define AT91C_CAN_MOT_TX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01337">ioat91sam7x256.h:1337</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a142964c19d1935a2a339aac4d94a3373"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a142964c19d1935a2a339aac4d94a3373">_AT91S_SYS::PIOB_MDSR</a></div><div class="ttdeci">AT91_REG PIOB_MDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00159">AT91SAM7X256.h:159</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa8c95b65c2c5bd88d175d44808870358"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa8c95b65c2c5bd88d175d44808870358">AT91C_EMAC_IER</a></div><div class="ttdeci">#define AT91C_EMAC_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02364">ioat91sam7x256.h:2364</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad590f34fa2b8f0e1d0032ed02ffbd24b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad590f34fa2b8f0e1d0032ed02ffbd24b">AT91C_TC_EEVTEDG_NONE</a></div><div class="ttdeci">#define AT91C_TC_EEVTEDG_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01199">ioat91sam7x256.h:1199</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae95efd136a149d3364e1c0407514f4fc"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae95efd136a149d3364e1c0407514f4fc">AT91C_SSC_CMR</a></div><div class="ttdeci">#define AT91C_SSC_CMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02132">ioat91sam7x256.h:2132</a></div></div>
<div class="ttc" id="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h_html_aef4e93322d3b4e7f5270e9b89fe30753"><div class="ttname"><a href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a></div><div class="ttdeci">Restore all system mode registers for the task LDMFD Restore the return address LDR And return correcting the offset in the LR to obtain the</div><div class="ttdef"><b>Definition:</b> <a href="_i_a_r_2_atmel_s_a_m7_s64_2_i_s_r___support_8h_source.html#l00120">ISR_Support.h:120</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6ac6073d3ebf2a9a96cae6a2153b9578"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6ac6073d3ebf2a9a96cae6a2153b9578">AT91C_US_DSNACK</a></div><div class="ttdeci">#define AT91C_US_DSNACK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00838">ioat91sam7x256.h:838</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a7a35b15cfa1a7a17dc638dd2aceaa8a3"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a7a35b15cfa1a7a17dc638dd2aceaa8a3">_AT91S_EMAC::EMAC_STE</a></div><div class="ttdeci">AT91_REG EMAC_STE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01493">AT91SAM7X256.h:1493</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac242330a7b6cb3046fe276848307aa95"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac242330a7b6cb3046fe276848307aa95">AT91C_CAN_MB1_MID</a></div><div class="ttdeci">#define AT91C_CAN_MB1_MID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02246">ioat91sam7x256.h:2246</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae5c36c58855d19f3bfb4ff84be50a75a"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae5c36c58855d19f3bfb4ff84be50a75a">AT91C_PIO_PB11</a></div><div class="ttdeci">#define AT91C_PIO_PB11</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02540">ioat91sam7x256.h:2540</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa04332b3979b3b66b39664e23a620e9c"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa04332b3979b3b66b39664e23a620e9c">AT91C_SPI0_RNPR</a></div><div class="ttdeci">#define AT91C_SPI0_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02044">ioat91sam7x256.h:2044</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2c9b74e35c152de5a755a13a05e51349"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2c9b74e35c152de5a755a13a05e51349">AT91C_MC_FWS_1FWS</a></div><div class="ttdeci">#define AT91C_MC_FWS_1FWS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00638">ioat91sam7x256.h:638</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a7acb2e81e07163d588e9acefbfb4c97d"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a7acb2e81e07163d588e9acefbfb4c97d">_AT91S_SYS::PMC_SCER</a></div><div class="ttdeci">AT91_REG PMC_SCER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00173">AT91SAM7X256.h:173</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a6bf4ac36658d1b185e857318a6ee12a4"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a6bf4ac36658d1b185e857318a6ee12a4">_AT91S_EMAC::EMAC_ROV</a></div><div class="ttdeci">AT91_REG EMAC_ROV</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01488">AT91SAM7X256.h:1488</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6889b77fb99e4a2b1a07cb9b6a5ad857"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6889b77fb99e4a2b1a07cb9b6a5ad857">AT91C_MC_SECURITY</a></div><div class="ttdeci">#define AT91C_MC_SECURITY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00655">ioat91sam7x256.h:655</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6ac63d9679da659f2cfed44d469c7ea7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6ac63d9679da659f2cfed44d469c7ea7">AT91C_MC_MST1</a></div><div class="ttdeci">#define AT91C_MC_MST1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00628">ioat91sam7x256.h:628</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a90a268f454ba2e6e4b66f3a3407ba4a1"><div class="ttname"><a href="ioat91sam7x256_8h.html#a90a268f454ba2e6e4b66f3a3407ba4a1">AT91C_EMAC_PHYA</a></div><div class="ttdeci">#define AT91C_EMAC_PHYA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01591">ioat91sam7x256.h:1591</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a31bf0b1e930821ec5d6ca77e85f02e9d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a31bf0b1e930821ec5d6ca77e85f02e9d">AT91C_TC_WAVESEL_UPDOWN</a></div><div class="ttdeci">#define AT91C_TC_WAVESEL_UPDOWN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01212">ioat91sam7x256.h:1212</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1dff1393bfe24b37d2ffbbc026c18d5e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1dff1393bfe24b37d2ffbbc026c18d5e">AT91C_US0_TNPR</a></div><div class="ttdeci">#define AT91C_US0_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02086">ioat91sam7x256.h:2086</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae1ba87507afc334c83a8faf4220108bb"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae1ba87507afc334c83a8faf4220108bb">AT91C_TC1_RC</a></div><div class="ttdeci">#define AT91C_TC1_RC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02218">ioat91sam7x256.h:2218</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a07679c8f5c52bb41c9317a2213f48dd4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a07679c8f5c52bb41c9317a2213f48dd4">AT91C_PWMC_CHID2</a></div><div class="ttdeci">#define AT91C_PWMC_CHID2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01059">ioat91sam7x256.h:1059</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a142e654f86c8bfdf000b7023643f8e88"><div class="ttname"><a href="ioat91sam7x256_8h.html#a142e654f86c8bfdf000b7023643f8e88">AT91C_SPI_RXBUFF</a></div><div class="ttdeci">#define AT91C_SPI_RXBUFF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00737">ioat91sam7x256.h:737</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4582def80877ae0e0a247f2e37e47322"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4582def80877ae0e0a247f2e37e47322">AT91C_EMAC_TPF</a></div><div class="ttdeci">#define AT91C_EMAC_TPF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02348">ioat91sam7x256.h:2348</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa18a97761386e5a18f74400eeda6f113"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa18a97761386e5a18f74400eeda6f113">AT91C_RSTC_KEY</a></div><div class="ttdeci">#define AT91C_RSTC_KEY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00503">ioat91sam7x256.h:503</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a46c4a2d61496daf9a1146afa4d766b63"><div class="ttname"><a href="ioat91sam7x256_8h.html#a46c4a2d61496daf9a1146afa4d766b63">AT91C_US_RXDIS</a></div><div class="ttdeci">#define AT91C_US_RXDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00315">ioat91sam7x256.h:315</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3dc48a217dd653c2d8c50396f9a53189"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3dc48a217dd653c2d8c50396f9a53189">AT91C_PA8_RTS1</a></div><div class="ttdeci">#define AT91C_PA8_RTS1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02527">ioat91sam7x256.h:2527</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_accca387631438422260c8a8652800eed"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#accca387631438422260c8a8652800eed">_AT91S_AIC::AIC_FVR</a></div><div class="ttdeci">AT91_REG AIC_FVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00221">AT91SAM7X256.h:221</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abb16b227b07b73970fc7643a8e2c2677"><div class="ttname"><a href="ioat91sam7x256_8h.html#abb16b227b07b73970fc7643a8e2c2677">AT91C_SSC_FSEDGE</a></div><div class="ttdeci">#define AT91C_SSC_FSEDGE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00933">ioat91sam7x256.h:933</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_abac5d40962cd48e52309b89a46306099"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#abac5d40962cd48e52309b89a46306099">_AT91S_EMAC::EMAC_IER</a></div><div class="ttdeci">AT91_REG EMAC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01470">AT91SAM7X256.h:1470</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aff5a640663bc1b9686b301c675911fee"><div class="ttname"><a href="ioat91sam7x256_8h.html#aff5a640663bc1b9686b301c675911fee">AT91C_CAN_MB6_MFID</a></div><div class="ttdeci">#define AT91C_CAN_MB6_MFID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02290">ioat91sam7x256.h:2290</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afa2f776efe032418af98b643ffb3f8e3"><div class="ttname"><a href="ioat91sam7x256_8h.html#afa2f776efe032418af98b643ffb3f8e3">AT91C_US_RTSEN</a></div><div class="ttdeci">#define AT91C_US_RTSEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00806">ioat91sam7x256.h:806</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4b5781ed0b37828f159f9e0277373509"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4b5781ed0b37828f159f9e0277373509">AT91C_PIO_PB30</a></div><div class="ttdeci">#define AT91C_PIO_PB30</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02600">ioat91sam7x256.h:2600</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44508da72adc9ed12b256afe132dbc17"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44508da72adc9ed12b256afe132dbc17">AT91C_SSC_RNCR</a></div><div class="ttdeci">#define AT91C_SSC_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02114">ioat91sam7x256.h:2114</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a211282d443fd0b66b9aeb52269bf8a19"><div class="ttname"><a href="ioat91sam7x256_8h.html#a211282d443fd0b66b9aeb52269bf8a19">AT91C_US_RTSDIS</a></div><div class="ttdeci">#define AT91C_US_RTSDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00807">ioat91sam7x256.h:807</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab2f2dd1bf21078d144719621c4dbc153"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab2f2dd1bf21078d144719621c4dbc153">AT91C_PDC_TXTDIS</a></div><div class="ttdeci">#define AT91C_PDC_TXTDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00278">ioat91sam7x256.h:278</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab2d3ab6a873b8cd209236fe95f051310"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab2d3ab6a873b8cd209236fe95f051310">AT91C_PDC_TXTEN</a></div><div class="ttdeci">#define AT91C_PDC_TXTEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00277">ioat91sam7x256.h:277</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad06043e1478867fefe7b1e845abce62b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad06043e1478867fefe7b1e845abce62b">AT91C_PWMC_CH2_Reserved</a></div><div class="ttdeci">#define AT91C_PWMC_CH2_Reserved</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02156">ioat91sam7x256.h:2156</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a725dc103d711fd915394f531b42e07f8"><div class="ttname"><a href="ioat91sam7x256_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH * AT91PS_PWMC_CH</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abdf5cf6482dc8886b3f26910ef5ad08b"><div class="ttname"><a href="ioat91sam7x256_8h.html#abdf5cf6482dc8886b3f26910ef5ad08b">AT91C_TCB_TC2XC2S_TIOA0</a></div><div class="ttdeci">#define AT91C_TCB_TC2XC2S_TIOA0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01313">ioat91sam7x256.h:1313</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aac99f66c86c155a7f73ff8cb74fc7f04"><div class="ttname"><a href="ioat91sam7x256_8h.html#aac99f66c86c155a7f73ff8cb74fc7f04">AT91C_PA1_TXD0</a></div><div class="ttdeci">#define AT91C_PA1_TXD0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02455">ioat91sam7x256.h:2455</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abdb336825186033e917dbe0c272a6071"><div class="ttname"><a href="ioat91sam7x256_8h.html#abdb336825186033e917dbe0c272a6071">AT91C_PB15_ERXDV</a></div><div class="ttdeci">#define AT91C_PB15_ERXDV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02553">ioat91sam7x256.h:2553</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a077be6e0bd684a4641e5957f9d830c6c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a077be6e0bd684a4641e5957f9d830c6c">_AT91S_ADC::ADC_SR</a></div><div class="ttdeci">AT91_REG ADC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01615">AT91SAM7X256.h:1615</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_aa7bc844b1136c77f0e771bb2d9069ab9"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#aa7bc844b1136c77f0e771bb2d9069ab9">_AT91S_TCB::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01292">AT91SAM7X256.h:1292</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa0c53b0984d85c1bc956c77baae062e7"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa0c53b0984d85c1bc956c77baae062e7">AT91S_TDES</a></div><div class="ttdeci">struct _AT91S_TDES AT91S_TDES</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a6098065afc0a5dfdd09a8dd6246ecd94"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a6098065afc0a5dfdd09a8dd6246ecd94">_AT91S_SYS::DBGU_PTCR</a></div><div class="ttdeci">AT91_REG DBGU_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00098">AT91SAM7X256.h:98</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_abddd341be76eec39b59ef90e83a91cda"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#abddd341be76eec39b59ef90e83a91cda">_AT91S_AES::AES_PTCR</a></div><div class="ttdeci">AT91_REG AES_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01738">AT91SAM7X256.h:1738</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad8f4e515f6b85290895267200a99995f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad8f4e515f6b85290895267200a99995f">AT91C_PA19_CANRX</a></div><div class="ttdeci">#define AT91C_PA19_CANRX</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02478">ioat91sam7x256.h:2478</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5ab0033ea4e9cff2313119750a92e0f9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5ab0033ea4e9cff2313119750a92e0f9">AT91C_DBGU_FNTR</a></div><div class="ttdeci">#define AT91C_DBGU_FNTR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01906">ioat91sam7x256.h:1906</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a791f7130baaec6f8e8be6160e94b1510"><div class="ttname"><a href="ioat91sam7x256_8h.html#a791f7130baaec6f8e8be6160e94b1510">AT91C_PIOB_PDSR</a></div><div class="ttdeci">#define AT91C_PIOB_PDSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01953">ioat91sam7x256.h:1953</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a22ad54204fae8aeefbdcb643c87967b4"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a22ad54204fae8aeefbdcb643c87967b4">_AT91S_TDES::TDES_PTSR</a></div><div class="ttdeci">AT91_REG TDES_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01822">AT91SAM7X256.h:1822</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aac8cde05837a35a8246cb4b58400894c"><div class="ttname"><a href="ioat91sam7x256_8h.html#aac8cde05837a35a8246cb4b58400894c">AT91C_TC0_CMR</a></div><div class="ttdeci">#define AT91C_TC0_CMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02204">ioat91sam7x256.h:2204</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8059d7148a2edefa6922f2637924cc34"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8059d7148a2edefa6922f2637924cc34">AT91C_EMAC_TCOMP</a></div><div class="ttdeci">#define AT91C_EMAC_TCOMP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01578">ioat91sam7x256.h:1578</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acfb9c2131577637928888eba5e37feb9"><div class="ttname"><a href="ioat91sam7x256_8h.html#acfb9c2131577637928888eba5e37feb9">AT91C_MC_NEBP</a></div><div class="ttdeci">#define AT91C_MC_NEBP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00635">ioat91sam7x256.h:635</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa7bc7d53130111ce71e3f194fafeabab"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa7bc7d53130111ce71e3f194fafeabab">AT91C_TC1_CV</a></div><div class="ttdeci">#define AT91C_TC1_CV</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02220">ioat91sam7x256.h:2220</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa5f89d2bc957aae195bc3fd6afb85f3c"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa5f89d2bc957aae195bc3fd6afb85f3c">AT91C_ADC_CH0</a></div><div class="ttdeci">#define AT91C_ADC_CH0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01666">ioat91sam7x256.h:1666</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af3f98a22ac59aa828d3622dcd1a2cd94"><div class="ttname"><a href="ioat91sam7x256_8h.html#af3f98a22ac59aa828d3622dcd1a2cd94">locked</a></div><div class="ttdeci">MC Starts the erase of the entire flash If at least a page is locked</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02987">ioat91sam7x256.h:2987</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a8b9d2ec1773c1ab2ba294d722fc44c00"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a8b9d2ec1773c1ab2ba294d722fc44c00">_AT91S_PMC::PMC_SCER</a></div><div class="ttdeci">AT91_REG PMC_SCER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00430">AT91SAM7X256.h:430</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_ad999f42847917e58f75971518516c6f8"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#ad999f42847917e58f75971518516c6f8">_AT91S_EMAC::EMAC_FRO</a></div><div class="ttdeci">AT91_REG EMAC_FRO</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01479">AT91SAM7X256.h:1479</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a5c1d14a28b8e3e4d3b73e875145b04f8"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a5c1d14a28b8e3e4d3b73e875145b04f8">_AT91S_SYS::PIOB_OWSR</a></div><div class="ttdeci">AT91_REG PIOB_OWSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00171">AT91SAM7X256.h:171</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_afc0ccb89a85a34ea1c7662e0f9945ef1"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#afc0ccb89a85a34ea1c7662e0f9945ef1">_AT91S_SYS::PIOA_MDDR</a></div><div class="ttdeci">AT91_REG PIOA_MDDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00122">AT91SAM7X256.h:122</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9367949b8183635487afdcc8ed41609e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9367949b8183635487afdcc8ed41609e">AT91C_ID_PIOA</a></div><div class="ttdeci">#define AT91C_ID_PIOA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02621">ioat91sam7x256.h:2621</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a235bf6db2f49947de6fd62d0439d4af9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a235bf6db2f49947de6fd62d0439d4af9">AT91C_BASE_MC</a></div><div class="ttdeci">#define AT91C_BASE_MC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02668">ioat91sam7x256.h:2668</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_x128__inc_8h_html_a5ba79e02802ada56c4cb94b92fc0f8db"><div class="ttname"><a href="_a_t91_s_a_m7_x128__inc_8h.html#a5ba79e02802ada56c4cb94b92fc0f8db">AES_CR</a></div><div class="ttdeci">#define AES_CR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_x128__inc_8h_source.html#l01459">AT91SAM7X128_inc.h:1459</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad001ef776bf0128451676ec9e3941e2c"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad001ef776bf0128451676ec9e3941e2c">AT91C_EMAC_TZQ</a></div><div class="ttdeci">#define AT91C_EMAC_TZQ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01527">ioat91sam7x256.h:1527</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae1a9f653c6d5cbf3dedf0744f7a7d0ac"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae1a9f653c6d5cbf3dedf0744f7a7d0ac">AT91C_ADC_IMR</a></div><div class="ttdeci">#define AT91C_ADC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02399">ioat91sam7x256.h:2399</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9455f968cc1cc6054233eb9a6b7d807c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9455f968cc1cc6054233eb9a6b7d807c">AT91C_CAN_MB3_MAM</a></div><div class="ttdeci">#define AT91C_CAN_MB3_MAM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02264">ioat91sam7x256.h:2264</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a57e54d515cf6271cb8c3370cb6f2decb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a57e54d515cf6271cb8c3370cb6f2decb">AT91C_TWI_MSEN</a></div><div class="ttdeci">#define AT91C_TWI_MSEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00976">ioat91sam7x256.h:976</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a78d3123ccb970a71b6998653ccaa054e"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a78d3123ccb970a71b6998653ccaa054e">_AT91S_CAN::CAN_IER</a></div><div class="ttdeci">AT91_REG CAN_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01364">AT91SAM7X256.h:1364</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a762fa401e52f3601c9466a01d54e701e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a762fa401e52f3601c9466a01d54e701e">AT91C_TC_BEEVT_SET</a></div><div class="ttdeci">#define AT91C_TC_BEEVT_SET</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01259">ioat91sam7x256.h:1259</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aac63200f2a1e7bb0992ab1acd3bcf75e"><div class="ttname"><a href="ioat91sam7x256_8h.html#aac63200f2a1e7bb0992ab1acd3bcf75e">AT91C_BASE_PWMC_CH3</a></div><div class="ttdeci">#define AT91C_BASE_PWMC_CH3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02680">ioat91sam7x256.h:2680</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4d0db4d13c20b646d5dce127b371fab5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4d0db4d13c20b646d5dce127b371fab5">AT91C_CAN_MB0_MCR</a></div><div class="ttdeci">#define AT91C_CAN_MB0_MCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02238">ioat91sam7x256.h:2238</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a98ed6f2924809ca6f340468ef36dda5d"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a98ed6f2924809ca6f340468ef36dda5d">_AT91S_ADC::ADC_RPR</a></div><div class="ttdeci">AT91_REG ADC_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01629">AT91SAM7X256.h:1629</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad7a7e692a485bd1984655fb775b5993f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad7a7e692a485bd1984655fb775b5993f">AT91C_TC2_IMR</a></div><div class="ttdeci">#define AT91C_TC2_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02228">ioat91sam7x256.h:2228</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abcd06245f70e735d7f12b6961da0b2c9"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abcd06245f70e735d7f12b6961da0b2c9">_AT91S_SSC::SSC_RPR</a></div><div class="ttdeci">AT91_REG SSC_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00880">AT91SAM7X256.h:880</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af326a9074408bd03701119693b5e5b68"><div class="ttname"><a href="ioat91sam7x256_8h.html#af326a9074408bd03701119693b5e5b68">AT91C_TC_AEEVT_CLEAR</a></div><div class="ttdeci">#define AT91C_TC_AEEVT_CLEAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01240">ioat91sam7x256.h:1240</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a882a4dbfe96405742621142ea86f9a00"><div class="ttname"><a href="ioat91sam7x256_8h.html#a882a4dbfe96405742621142ea86f9a00">AT91C_CAN_MB13</a></div><div class="ttdeci">#define AT91C_CAN_MB13</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01418">ioat91sam7x256.h:1418</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab9da040c38ba7dbfaa2432a07b1e567a"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab9da040c38ba7dbfaa2432a07b1e567a">AT91C_TDES_IER</a></div><div class="ttdeci">#define AT91C_TDES_IER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02444">ioat91sam7x256.h:2444</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ac541e251a8f6e42eddba11eea5c837b9"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ac541e251a8f6e42eddba11eea5c837b9">_AT91S_DBGU::DBGU_THR</a></div><div class="ttdeci">AT91_REG DBGU_THR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00292">AT91SAM7X256.h:292</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa6ae52cc314108f3c0967bf06f8cbb12"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa6ae52cc314108f3c0967bf06f8cbb12">AT91C_SPI_LLB</a></div><div class="ttdeci">#define AT91C_SPI_LLB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00721">ioat91sam7x256.h:721</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a349c689ac20864d4080a649ad30a22be"><div class="ttname"><a href="ioat91sam7x256_8h.html#a349c689ac20864d4080a649ad30a22be">AT91C_ADC_OVRE0</a></div><div class="ttdeci">#define AT91C_ADC_OVRE0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01685">ioat91sam7x256.h:1685</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a09d1c605501f937ffda26aeb184e3008"><div class="ttname"><a href="ioat91sam7x256_8h.html#a09d1c605501f937ffda26aeb184e3008">AT91C_TC_BEEVT_CLEAR</a></div><div class="ttdeci">#define AT91C_TC_BEEVT_CLEAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01260">ioat91sam7x256.h:1260</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9ccd13ad5e5574ab174f1d810fe9108a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9ccd13ad5e5574ab174f1d810fe9108a">AT91C_TC_ASWTRG_CLEAR</a></div><div class="ttdeci">#define AT91C_TC_ASWTRG_CLEAR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01245">ioat91sam7x256.h:1245</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1677fa23df0aebce419d3ed6f916cd55"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1677fa23df0aebce419d3ed6f916cd55">AT91C_PWMC_MR</a></div><div class="ttdeci">#define AT91C_PWMC_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02184">ioat91sam7x256.h:2184</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa6bbe1d04237ac95769ee7165ceb2e88"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa6bbe1d04237ac95769ee7165ceb2e88">AT91C_TWI_IDR</a></div><div class="ttdeci">#define AT91C_TWI_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02143">ioat91sam7x256.h:2143</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_a8962dd4d8dd09c236b10c035683fe22f"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#a8962dd4d8dd09c236b10c035683fe22f">_AT91S_TDES::TDES_MR</a></div><div class="ttdeci">AT91_REG TDES_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01796">AT91SAM7X256.h:1796</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2ccc913719c9e584d1c8a67f988696fb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2ccc913719c9e584d1c8a67f988696fb">AT91C_SSC_CKI</a></div><div class="ttdeci">#define AT91C_SSC_CKI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00907">ioat91sam7x256.h:907</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a03924a9dadf7774548d3e521ba3c1b72"><div class="ttname"><a href="ioat91sam7x256_8h.html#a03924a9dadf7774548d3e521ba3c1b72">AT91C_CAN_MB2_MAM</a></div><div class="ttdeci">#define AT91C_CAN_MB2_MAM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02259">ioat91sam7x256.h:2259</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5c755adb2f13698bd70e538fd9b28e52"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5c755adb2f13698bd70e538fd9b28e52">AT91C_TC_BCPB</a></div><div class="ttdeci">#define AT91C_TC_BCPB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01247">ioat91sam7x256.h:1247</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a46b3482eea9839c7c0cb5b46981c25ee"><div class="ttname"><a href="ioat91sam7x256_8h.html#a46b3482eea9839c7c0cb5b46981c25ee">AT91C_PWMC_DIS</a></div><div class="ttdeci">#define AT91C_PWMC_DIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02178">ioat91sam7x256.h:2178</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2c8dce0903033f099e75c9889128e1f4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2c8dce0903033f099e75c9889128e1f4">AT91C_PA23_MOSI1</a></div><div class="ttdeci">#define AT91C_PA23_MOSI1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02492">ioat91sam7x256.h:2492</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n___m_b_html"><div class="ttname"><a href="struct___a_t91_s___c_a_n___m_b.html">_AT91S_CAN_MB</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01319">AT91SAM7X256.h:1319</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_afabdab6176d1c2cdef3d9e53cf35ce07"><div class="ttname"><a href="ioat91sam7x256_8h.html#afabdab6176d1c2cdef3d9e53cf35ce07">AT91C_TC_EEVTEDG</a></div><div class="ttdeci">#define AT91C_TC_EEVTEDG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01198">ioat91sam7x256.h:1198</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2db26e9b08c7a44226ad8fb39a281163"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2db26e9b08c7a44226ad8fb39a281163">AT91C_EMAC_TPQ</a></div><div class="ttdeci">#define AT91C_EMAC_TPQ</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02353">ioat91sam7x256.h:2353</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af914fc7a0c776ca5ae40385fb8042f6f"><div class="ttname"><a href="ioat91sam7x256_8h.html#af914fc7a0c776ca5ae40385fb8042f6f">AT91C_TC_BURST_XC0</a></div><div class="ttdeci">#define AT91C_TC_BURST_XC0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01186">ioat91sam7x256.h:1186</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_a_n_html_a406e82106f4111f374c2e021df6d1fb3"><div class="ttname"><a href="struct___a_t91_s___c_a_n.html#a406e82106f4111f374c2e021df6d1fb3">_AT91S_CAN::CAN_SR</a></div><div class="ttdeci">AT91_REG CAN_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01367">AT91SAM7X256.h:1367</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad4b277da568db7ffecbe391d3ce5153f"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad4b277da568db7ffecbe391d3ce5153f">to</a></div><div class="ttdeci">DBGU Parity forced to(Space) AT91C_US_PAR_MARK EQU(0x3&lt;&lt; 9)</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a474dacf039451dbc1dd95647bf180710"><div class="ttname"><a href="ioat91sam7x256_8h.html#a474dacf039451dbc1dd95647bf180710">AT91C_US1_FIDI</a></div><div class="ttdeci">#define AT91C_US1_FIDI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02082">ioat91sam7x256.h:2082</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a257c98ad8375c37549893754d71d847d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a257c98ad8375c37549893754d71d847d">AT91C_US_OVER</a></div><div class="ttdeci">#define AT91C_US_OVER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00836">ioat91sam7x256.h:836</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a179b0425e4194dd6a0a2a44dfabc7d67"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a179b0425e4194dd6a0a2a44dfabc7d67">_AT91S_AIC::AIC_IDCR</a></div><div class="ttdeci">AT91_REG AIC_IDCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00228">AT91SAM7X256.h:228</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0d0e182838c95696faf191f3900d5d93"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0d0e182838c95696faf191f3900d5d93">AT91C_TDES_RXBUFF</a></div><div class="ttdeci">#define AT91C_TDES_RXBUFF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01851">ioat91sam7x256.h:1851</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab593dcb4abba66ae2aec258544108856"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab593dcb4abba66ae2aec258544108856">AT91C_EMAC_REGA</a></div><div class="ttdeci">#define AT91C_EMAC_REGA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01590">ioat91sam7x256.h:1590</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2969b5f0dc29e2734e2a31c3bba12cdb"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2969b5f0dc29e2734e2a31c3bba12cdb">AT91C_EMAC_MFD</a></div><div class="ttdeci">#define AT91C_EMAC_MFD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01571">ioat91sam7x256.h:1571</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad4f7d43082ad7dee0c1af567fdd19dbf"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad4f7d43082ad7dee0c1af567fdd19dbf">AT91C_SSC_RCMR</a></div><div class="ttdeci">#define AT91C_SSC_RCMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02128">ioat91sam7x256.h:2128</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a68d6a08acab31c911b17fed60dc292dd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a68d6a08acab31c911b17fed60dc292dd">AT91C_CKGR_PLLCOUNT</a></div><div class="ttdeci">#define AT91C_CKGR_PLLCOUNT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00414">ioat91sam7x256.h:414</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7715d6de3269c66590f7c1d8dba0003d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7715d6de3269c66590f7c1d8dba0003d">AT91C_IFLASH</a></div><div class="ttdeci">#define AT91C_IFLASH</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02712">ioat91sam7x256.h:2712</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa11003c2d8bcee4dd58e45522edde4a9"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa11003c2d8bcee4dd58e45522edde4a9">AT91C_BASE_PWMC</a></div><div class="ttdeci">#define AT91C_BASE_PWMC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02684">ioat91sam7x256.h:2684</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a328473b3283187759952d9d202244b7c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a328473b3283187759952d9d202244b7c">AT91C_SPI_NCPHA</a></div><div class="ttdeci">#define AT91C_SPI_NCPHA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00747">ioat91sam7x256.h:747</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a453dd15b7214968a5dc579d9cb83fc63"><div class="ttname"><a href="ioat91sam7x256_8h.html#a453dd15b7214968a5dc579d9cb83fc63">AT91C_EMAC_SA1H</a></div><div class="ttdeci">#define AT91C_EMAC_SA1H</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02365">ioat91sam7x256.h:2365</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0943564de8f25d715a60277a1138ef85"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0943564de8f25d715a60277a1138ef85">AT91C_SSC_RXRDY</a></div><div class="ttdeci">#define AT91C_SSC_RXRDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00943">ioat91sam7x256.h:943</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5cff7035de37b79c9990bf39f4b898cc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5cff7035de37b79c9990bf39f4b898cc">AT91C_EMAC_EAE</a></div><div class="ttdeci">#define AT91C_EMAC_EAE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01537">ioat91sam7x256.h:1537</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a988a2dbbf4e21bf734c68a82396ec9b4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a988a2dbbf4e21bf734c68a82396ec9b4">AT91C_PMC_PCK3RDY</a></div><div class="ttdeci">#define AT91C_PMC_PCK3RDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00485">ioat91sam7x256.h:485</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a160af6c5efbf4ec2258f1abf3f8bae79"><div class="ttname"><a href="ioat91sam7x256_8h.html#a160af6c5efbf4ec2258f1abf3f8bae79">AT91C_CAN_MB11</a></div><div class="ttdeci">#define AT91C_CAN_MB11</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01416">ioat91sam7x256.h:1416</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acc4ef986d89e6d7559343db5e30a178b"><div class="ttname"><a href="ioat91sam7x256_8h.html#acc4ef986d89e6d7559343db5e30a178b">AT91C_ID_CAN</a></div><div class="ttdeci">#define AT91C_ID_CAN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02634">ioat91sam7x256.h:2634</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa9b3243651c75e0d32497c4585749a15"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa9b3243651c75e0d32497c4585749a15">AT91C_SPI0_TNCR</a></div><div class="ttdeci">#define AT91C_SPI0_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02046">ioat91sam7x256.h:2046</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_e_s_html_af8b9cca5783ac69bd878d60191292b85"><div class="ttname"><a href="struct___a_t91_s___a_e_s.html#af8b9cca5783ac69bd878d60191292b85">_AT91S_AES::AES_TNCR</a></div><div class="ttdeci">AT91_REG AES_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01737">AT91SAM7X256.h:1737</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a8e7a307ada80aa6887291e6258f3839e"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a8e7a307ada80aa6887291e6258f3839e">_AT91S_ADC::ADC_CDR2</a></div><div class="ttdeci">AT91_REG ADC_CDR2</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01622">AT91SAM7X256.h:1622</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_ae7a860b146a2962b83c31ed2750da583"><div class="ttname"><a href="struct___a_t91_s___m_c.html#ae7a860b146a2962b83c31ed2750da583">_AT91S_MC::MC_FCR</a></div><div class="ttdeci">AT91_REG MC_FCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00610">AT91SAM7X256.h:610</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad2c3b3736f14a481b58f20d376d91373"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad2c3b3736f14a481b58f20d376d91373">AT91C_EMAC_COMP</a></div><div class="ttdeci">#define AT91C_EMAC_COMP</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01564">ioat91sam7x256.h:1564</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a287e7b0b1d4ffecd1d8c407481606f98"><div class="ttname"><a href="ioat91sam7x256_8h.html#a287e7b0b1d4ffecd1d8c407481606f98">AT91C_SSC_TCR</a></div><div class="ttdeci">#define AT91C_SSC_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02117">ioat91sam7x256.h:2117</a></div></div>
<div class="ttc" id="struct___a_t91_s___w_d_t_c_html_afb49315d8e3b7aa048339a1f9d78145e"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html#afb49315d8e3b7aa048339a1f9d78145e">_AT91S_WDTC::WDTC_WDMR</a></div><div class="ttdeci">AT91_REG WDTC_WDMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00571">AT91SAM7X256.h:571</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a08834fe7cdae50ddbc2f19622d7d1d29"><div class="ttname"><a href="ioat91sam7x256_8h.html#a08834fe7cdae50ddbc2f19622d7d1d29">AT91C_EMAC_ELE</a></div><div class="ttdeci">#define AT91C_EMAC_ELE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02324">ioat91sam7x256.h:2324</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a40fc56d6cb9bdef301f1fb3fed545f57"><div class="ttname"><a href="ioat91sam7x256_8h.html#a40fc56d6cb9bdef301f1fb3fed545f57">AT91C_TC_EEVT_XC0</a></div><div class="ttdeci">#define AT91C_TC_EEVT_XC0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01205">ioat91sam7x256.h:1205</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a71ad254bf8c0a85104590762ae7774fc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a71ad254bf8c0a85104590762ae7774fc">AT91C_TC_AEEVT_NONE</a></div><div class="ttdeci">#define AT91C_TC_AEEVT_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01238">ioat91sam7x256.h:1238</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a502b849eb0925da51ea1724bfb9ff675"><div class="ttname"><a href="ioat91sam7x256_8h.html#a502b849eb0925da51ea1724bfb9ff675">AT91C_AIC_ISR</a></div><div class="ttdeci">#define AT91C_AIC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01876">ioat91sam7x256.h:1876</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a10dce3ba9279316fe6d2320af5880040"><div class="ttname"><a href="ioat91sam7x256_8h.html#a10dce3ba9279316fe6d2320af5880040">AT91C_BASE_CKGR</a></div><div class="ttdeci">#define AT91C_BASE_CKGR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02661">ioat91sam7x256.h:2661</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a37198e39621f67c6606d1d23864989ff"><div class="ttname"><a href="ioat91sam7x256_8h.html#a37198e39621f67c6606d1d23864989ff">AT91C_ADC_OVRE2</a></div><div class="ttdeci">#define AT91C_ADC_OVRE2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01687">ioat91sam7x256.h:1687</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a78cc70d7849efe26902171d7291361ae"><div class="ttname"><a href="ioat91sam7x256_8h.html#a78cc70d7849efe26902171d7291361ae">AT91C_CAN_TEOF</a></div><div class="ttdeci">#define AT91C_CAN_TEOF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01400">ioat91sam7x256.h:1400</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a5487e1dc226d511f8fe09f440ad663b7"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a5487e1dc226d511f8fe09f440ad663b7">_AT91S_UDP::UDP_IDR</a></div><div class="ttdeci">AT91_REG UDP_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01077">AT91SAM7X256.h:1077</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aab2b8081e88852a5307197cf87c829f9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aab2b8081e88852a5307197cf87c829f9">_AT91S_SYS::DBGU_CR</a></div><div class="ttdeci">AT91_REG DBGU_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00076">AT91SAM7X256.h:76</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a715362ed82132bdeb1fe4e437e2c90ff"><div class="ttname"><a href="ioat91sam7x256_8h.html#a715362ed82132bdeb1fe4e437e2c90ff">AT91C_PB25_TIOA1</a></div><div class="ttdeci">#define AT91C_PB25_TIOA1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02584">ioat91sam7x256.h:2584</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3192588280fa39ba88e7807162df2668"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3192588280fa39ba88e7807162df2668">AT91C_UDP_EP1</a></div><div class="ttdeci">#define AT91C_UDP_EP1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01123">ioat91sam7x256.h:1123</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6cb14877b6cc91908cbde4dece6e3aa7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6cb14877b6cc91908cbde4dece6e3aa7">AT91C_ADC_CDR0</a></div><div class="ttdeci">#define AT91C_ADC_CDR0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02384">ioat91sam7x256.h:2384</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab2be5161c5a993475193d9b570e90077"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab2be5161c5a993475193d9b570e90077">AT91C_SPI_RPCS</a></div><div class="ttdeci">#define AT91C_SPI_RPCS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00726">ioat91sam7x256.h:726</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html_a6939d12b84e3913d9d8bfeee281ea08f"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html#a6939d12b84e3913d9d8bfeee281ea08f">_AT91S_RTTC::RTTC_RTVR</a></div><div class="ttdeci">AT91_REG RTTC_RTVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00528">AT91SAM7X256.h:528</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_af34695fe05606e9e8304697c1dd95212"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#af34695fe05606e9e8304697c1dd95212">_AT91S_EMAC::EMAC_FTO</a></div><div class="ttdeci">AT91_REG EMAC_FTO</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01476">AT91SAM7X256.h:1476</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a77e62550ab18d593d893a15f04c48b11"><div class="ttname"><a href="ioat91sam7x256_8h.html#a77e62550ab18d593d893a15f04c48b11">AT91C_TC_MTIOB</a></div><div class="ttdeci">#define AT91C_TC_MTIOB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01278">ioat91sam7x256.h:1278</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aad0066e0944197a569edfdf048b3e8fd"><div class="ttname"><a href="ioat91sam7x256_8h.html#aad0066e0944197a569edfdf048b3e8fd">AT91C_ADC_RNCR</a></div><div class="ttdeci">#define AT91C_ADC_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02376">ioat91sam7x256.h:2376</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acd04f59a08bab0545c82db1885c6f390"><div class="ttname"><a href="ioat91sam7x256_8h.html#acd04f59a08bab0545c82db1885c6f390">EQU</a></div><div class="ttdeci">AT91C_PDC_RXTEN EQU(0x1&lt;&lt; 0)</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a786c67ebde1fb4e6cfa1222735fb4037"><div class="ttname"><a href="ioat91sam7x256_8h.html#a786c67ebde1fb4e6cfa1222735fb4037">AT91C_SPI_CPOL</a></div><div class="ttdeci">#define AT91C_SPI_CPOL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00746">ioat91sam7x256.h:746</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a7994c9c78ecec3f0793d60c6e7701d5d"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a7994c9c78ecec3f0793d60c6e7701d5d">_AT91S_PIO::PIO_ODR</a></div><div class="ttdeci">AT91_REG PIO_ODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00360">AT91SAM7X256.h:360</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad327bf8d078e66885418142dcf7ecb69"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad327bf8d078e66885418142dcf7ecb69">AT91C_BASE_PWMC_CH0</a></div><div class="ttdeci">#define AT91C_BASE_PWMC_CH0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02683">ioat91sam7x256.h:2683</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a83b861d5cf938b16d0f9a2b06ad428d9"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a83b861d5cf938b16d0f9a2b06ad428d9">_AT91S_UDP::UDP_ISR</a></div><div class="ttdeci">AT91_REG UDP_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01079">AT91SAM7X256.h:1079</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a833823d7e99cb4f1ac4c041d7fb65084"><div class="ttname"><a href="ioat91sam7x256_8h.html#a833823d7e99cb4f1ac4c041d7fb65084">AT91C_EMAC_BNA</a></div><div class="ttdeci">#define AT91C_EMAC_BNA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01567">ioat91sam7x256.h:1567</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a02816c280f95ec8852069c02df1bafed"><div class="ttname"><a href="ioat91sam7x256_8h.html#a02816c280f95ec8852069c02df1bafed">AT91C_EMAC_PAE</a></div><div class="ttdeci">#define AT91C_EMAC_PAE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01544">ioat91sam7x256.h:1544</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8bc5e7864ae6d6caef840eabb5c52e78"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8bc5e7864ae6d6caef840eabb5c52e78">AT91C_CKGR_OUT</a></div><div class="ttdeci">#define AT91C_CKGR_OUT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00415">ioat91sam7x256.h:415</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a56dc612391ec1552ffce4d92d17f37d5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a56dc612391ec1552ffce4d92d17f37d5">AT91C_EMAC_DATA</a></div><div class="ttdeci">#define AT91C_EMAC_DATA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01588">ioat91sam7x256.h:1588</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9164ccbd0f08ec84953f634aff3b4c54"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9164ccbd0f08ec84953f634aff3b4c54">AT91C_TWI_MSDIS</a></div><div class="ttdeci">#define AT91C_TWI_MSDIS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00977">ioat91sam7x256.h:977</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a20b5722e7d37c844a7451c37b1504b4e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a20b5722e7d37c844a7451c37b1504b4e">AT91C_PB1_ETXEN</a></div><div class="ttdeci">#define AT91C_PB1_ETXEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02536">ioat91sam7x256.h:2536</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa7653a12a00346c470d5dcea6641a546"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa7653a12a00346c470d5dcea6641a546">AT91C_BASE_EMAC</a></div><div class="ttdeci">#define AT91C_BASE_EMAC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02699">ioat91sam7x256.h:2699</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8b80b23e8ea5150e7cd6b44743164972"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8b80b23e8ea5150e7cd6b44743164972">AT91C_TDES_TDESMOD</a></div><div class="ttdeci">#define AT91C_TDES_TDESMOD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01830">ioat91sam7x256.h:1830</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a7087cd32be9432e949ee4386dbbbc56f"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a7087cd32be9432e949ee4386dbbbc56f">_AT91S_DBGU::DBGU_CIDR</a></div><div class="ttdeci">AT91_REG DBGU_CIDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00295">AT91SAM7X256.h:295</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a299bd61c801130a2bd54a9759ceed79a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a299bd61c801130a2bd54a9759ceed79a">AT91C_US0_RNCR</a></div><div class="ttdeci">#define AT91C_US0_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02095">ioat91sam7x256.h:2095</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a0a3ff7c0540b6af9572b6164325f2ce3"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a0a3ff7c0540b6af9572b6164325f2ce3">_AT91S_EMAC::EMAC_SA4L</a></div><div class="ttdeci">AT91_REG EMAC_SA4L</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01504">AT91SAM7X256.h:1504</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac8f4ff2752cc7fb3b24d4b2a036f8fab"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac8f4ff2752cc7fb3b24d4b2a036f8fab">AT91C_CKGR_MCFR</a></div><div class="ttdeci">#define AT91C_CKGR_MCFR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01973">ioat91sam7x256.h:1973</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a980337fe08cff463cf4b907afbf94b5b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a980337fe08cff463cf4b907afbf94b5b">AT91C_PWMC_CPOL</a></div><div class="ttdeci">#define AT91C_PWMC_CPOL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01020">ioat91sam7x256.h:1020</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a93a696bb106cb155cf2a9ff4aa6d8aba"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a93a696bb106cb155cf2a9ff4aa6d8aba">_AT91S_SYS::PIOA_ISR</a></div><div class="ttdeci">AT91_REG PIOA_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00120">AT91SAM7X256.h:120</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa99369c2b219dda0c48740d90f21d939"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa99369c2b219dda0c48740d90f21d939">AT91C_PIOA_OER</a></div><div class="ttdeci">#define AT91C_PIOA_OER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01938">ioat91sam7x256.h:1938</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a489398e0b62047691c8396ad06e986ef"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a489398e0b62047691c8396ad06e986ef">_AT91S_SYS::Reserved21</a></div><div class="ttdeci">AT91_REG Reserved21[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00180">AT91SAM7X256.h:180</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a78ba240b77d98b94e2904de40be9fd61"><div class="ttname"><a href="ioat91sam7x256_8h.html#a78ba240b77d98b94e2904de40be9fd61">AT91C_CAN_BR</a></div><div class="ttdeci">#define AT91C_CAN_BR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02318">ioat91sam7x256.h:2318</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a610ee720a25766a546d9d0a87f73f32f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a610ee720a25766a546d9d0a87f73f32f">AT91C_PA15_NPCS03</a></div><div class="ttdeci">#define AT91C_PA15_NPCS03</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02469">ioat91sam7x256.h:2469</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac828a2db9a21ba3e5f2ff2e43353632b"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac828a2db9a21ba3e5f2ff2e43353632b">AT91C_ADC_TNCR</a></div><div class="ttdeci">#define AT91C_ADC_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02374">ioat91sam7x256.h:2374</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aafa651b0b365371347e7a0c8782a75d9"><div class="ttname"><a href="ioat91sam7x256_8h.html#aafa651b0b365371347e7a0c8782a75d9">AT91C_EMAC_RW</a></div><div class="ttdeci">#define AT91C_EMAC_RW</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01592">ioat91sam7x256.h:1592</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af52294ff74025db434e4cd82eb504863"><div class="ttname"><a href="ioat91sam7x256_8h.html#af52294ff74025db434e4cd82eb504863">AT91C_PWMC_IMR</a></div><div class="ttdeci">#define AT91C_PWMC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02183">ioat91sam7x256.h:2183</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a7a9ec9ae8d3b8647cb0387535fe99878"><div class="ttname"><a href="ioat91sam7x256_8h.html#a7a9ec9ae8d3b8647cb0387535fe99878">AT91C_US_RSTNACK</a></div><div class="ttdeci">#define AT91C_US_RSTNACK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00802">ioat91sam7x256.h:802</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a104b2e81a10a1fc02b327bf9ec570d23"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a104b2e81a10a1fc02b327bf9ec570d23">_AT91S_PIO::PIO_OSR</a></div><div class="ttdeci">AT91_REG PIO_OSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00361">AT91SAM7X256.h:361</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aa5d1c90bdc726149ae7bf5e1c3a685aa"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa5d1c90bdc726149ae7bf5e1c3a685aa">_AT91S_SYS::PIOA_ASR</a></div><div class="ttdeci">AT91_REG PIOA_ASR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00129">AT91SAM7X256.h:129</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af6987f76f45123f2eb48b4a22287407a"><div class="ttname"><a href="ioat91sam7x256_8h.html#af6987f76f45123f2eb48b4a22287407a">AT91C_SSC_START_HIGH_RF</a></div><div class="ttdeci">#define AT91C_SSC_START_HIGH_RF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00912">ioat91sam7x256.h:912</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aff63953e62e0fc883f37c6228c3c60f8"><div class="ttname"><a href="ioat91sam7x256_8h.html#aff63953e62e0fc883f37c6228c3c60f8">AT91C_PWMC_CH1_CPRDR</a></div><div class="ttdeci">#define AT91C_PWMC_CH1_CPRDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02165">ioat91sam7x256.h:2165</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa2e68a9a62ba43d7a96792240ad058b3"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa2e68a9a62ba43d7a96792240ad058b3">AT91C_UDP_FRM_OK</a></div><div class="ttdeci">#define AT91C_UDP_FRM_OK</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01094">ioat91sam7x256.h:1094</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a206f8015ebc897e047d16653aa32cee6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a206f8015ebc897e047d16653aa32cee6">AT91C_EMAC_WOL</a></div><div class="ttdeci">#define AT91C_EMAC_WOL</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02327">ioat91sam7x256.h:2327</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acacf1fe8504dd4469dc8fb7fdf386925"><div class="ttname"><a href="ioat91sam7x256_8h.html#acacf1fe8504dd4469dc8fb7fdf386925">AT91C_EMAC_DTF</a></div><div class="ttdeci">#define AT91C_EMAC_DTF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02328">ioat91sam7x256.h:2328</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a3b8a3f8dc5b9813837f1fed19b73b4f0"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a3b8a3f8dc5b9813837f1fed19b73b4f0">_AT91S_SYS::PIOB_OWER</a></div><div class="ttdeci">AT91_REG PIOB_OWER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00169">AT91SAM7X256.h:169</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae6c61a5731118fb1d2e45ff8aa288d3c"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae6c61a5731118fb1d2e45ff8aa288d3c">AT91C_ADC_CDR7</a></div><div class="ttdeci">#define AT91C_ADC_CDR7</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02393">ioat91sam7x256.h:2393</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3982db7f0a152f97164fcb1d5e542d3e"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3982db7f0a152f97164fcb1d5e542d3e">AT91C_PDC_RXTEN</a></div><div class="ttdeci">#define AT91C_PDC_RXTEN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00275">ioat91sam7x256.h:275</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4ee1a49bc827616747d00103ed029f59"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4ee1a49bc827616747d00103ed029f59">AT91C_CAN_MB4_MSR</a></div><div class="ttdeci">#define AT91C_CAN_MB4_MSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02276">ioat91sam7x256.h:2276</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9d6bd26a2a0059a96fe4a9f5c02f9fba"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9d6bd26a2a0059a96fe4a9f5c02f9fba">AT91C_SPI1_CSR</a></div><div class="ttdeci">#define AT91C_SPI1_CSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02037">ioat91sam7x256.h:2037</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ac6f23b32adaeb850f3db01283604d905"><div class="ttname"><a href="ioat91sam7x256_8h.html#ac6f23b32adaeb850f3db01283604d905">AT91C_RSTC_PROCRST</a></div><div class="ttdeci">#define AT91C_RSTC_PROCRST</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00500">ioat91sam7x256.h:500</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a32405bd05c5a85e211a67c91ba8db852"><div class="ttname"><a href="ioat91sam7x256_8h.html#a32405bd05c5a85e211a67c91ba8db852">AT91C_TC_ACPA_NONE</a></div><div class="ttdeci">#define AT91C_TC_ACPA_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01218">ioat91sam7x256.h:1218</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html">_AT91S_UDP</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01071">AT91SAM7X256.h:1071</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a324199fd9f95b29e321b856b9ac9c277"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a324199fd9f95b29e321b856b9ac9c277">_AT91S_SPI::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[48]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00695">AT91SAM7X256.h:695</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aeb20e52dafb9d1cd0b7c7c0626758c60"><div class="ttname"><a href="ioat91sam7x256_8h.html#aeb20e52dafb9d1cd0b7c7c0626758c60">AT91C_PIO_PB6</a></div><div class="ttdeci">#define AT91C_PIO_PB6</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02607">ioat91sam7x256.h:2607</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a352b40a891527c40f6072977230df969"><div class="ttname"><a href="ioat91sam7x256_8h.html#a352b40a891527c40f6072977230df969">AT91C_TC_CLKSTA</a></div><div class="ttdeci">#define AT91C_TC_CLKSTA</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01276">ioat91sam7x256.h:1276</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae6ec17816f26986770aee105c7091c68"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae6ec17816f26986770aee105c7091c68">AT91C_TC0_IDR</a></div><div class="ttdeci">#define AT91C_TC0_IDR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02207">ioat91sam7x256.h:2207</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_ac31966a9399c2d126b9b0caa2708eeb5"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#ac31966a9399c2d126b9b0caa2708eeb5">_AT91S_SPI::SPI_TNPR</a></div><div class="ttdeci">AT91_REG SPI_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00702">AT91SAM7X256.h:702</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_a7fdd9d9762032e020be06045a85850c6"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#a7fdd9d9762032e020be06045a85850c6">_AT91S_EMAC::EMAC_ISR</a></div><div class="ttdeci">AT91_REG EMAC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01469">AT91SAM7X256.h:1469</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a8f2f0740757a4297aaa4b9f617677526"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a8f2f0740757a4297aaa4b9f617677526">_AT91S_USART::US_TNPR</a></div><div class="ttdeci">AT91_REG US_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00790">AT91SAM7X256.h:790</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a40f376d90d085bb063e5fb866adf82a6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a40f376d90d085bb063e5fb866adf82a6">AT91C_PB11_ETX3</a></div><div class="ttdeci">#define AT91C_PB11_ETX3</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02541">ioat91sam7x256.h:2541</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1d2ac787041ae17c6e928caaf65495b9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1d2ac787041ae17c6e928caaf65495b9">AT91C_CAN_TTM</a></div><div class="ttdeci">#define AT91C_CAN_TTM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01401">ioat91sam7x256.h:1401</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a185ef5c1beda2534149dbfd1861597e0"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a185ef5c1beda2534149dbfd1861597e0">_AT91S_SPI::SPI_PTSR</a></div><div class="ttdeci">AT91_REG SPI_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00705">AT91SAM7X256.h:705</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae21657c56292665c73e3de92ff227f99"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae21657c56292665c73e3de92ff227f99">AT91C_ADC_MR</a></div><div class="ttdeci">#define AT91C_ADC_MR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02398">ioat91sam7x256.h:2398</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9bdbe4c51ea6128f03e65e4fe693b68c"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9bdbe4c51ea6128f03e65e4fe693b68c">AT91C_US_STTTO</a></div><div class="ttdeci">#define AT91C_US_STTTO</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00799">ioat91sam7x256.h:799</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a281cda5d012229e61615478d10b1d9bf"><div class="ttname"><a href="ioat91sam7x256_8h.html#a281cda5d012229e61615478d10b1d9bf">AT91C_SPI_BITS_14</a></div><div class="ttdeci">#define AT91C_SPI_BITS_14</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00756">ioat91sam7x256.h:756</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_d_e_s_html_ab14cfc1b375cc2eb13e6e75cfada3f77"><div class="ttname"><a href="struct___a_t91_s___t_d_e_s.html#ab14cfc1b375cc2eb13e6e75cfada3f77">_AT91S_TDES::TDES_KEY3WxR</a></div><div class="ttdeci">AT91_REG TDES_KEY3WxR[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01804">AT91SAM7X256.h:1804</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6f91b3e18fd38b35269e5484f39eaf8a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6f91b3e18fd38b35269e5484f39eaf8a">AT91C_ADC_EOC1</a></div><div class="ttdeci">#define AT91C_ADC_EOC1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01678">ioat91sam7x256.h:1678</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_aa6cfec9dfc09272835191dc77953dfdc"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#aa6cfec9dfc09272835191dc77953dfdc">_AT91S_SYS::Reserved8</a></div><div class="ttdeci">AT91_REG Reserved8[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00112">AT91SAM7X256.h:112</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6222d8bebe9c0f7e009f9fac559b8199"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6222d8bebe9c0f7e009f9fac559b8199">AT91C_EMAC_CSE</a></div><div class="ttdeci">#define AT91C_EMAC_CSE</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02366">ioat91sam7x256.h:2366</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ab70866fe6980485abdc71436c4c666e3"><div class="ttname"><a href="ioat91sam7x256_8h.html#ab70866fe6980485abdc71436c4c666e3">AT91C_TWI_CR</a></div><div class="ttdeci">#define AT91C_TWI_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02139">ioat91sam7x256.h:2139</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abb6de16607b31f958c282836acced174"><div class="ttname"><a href="ioat91sam7x256_8h.html#abb6de16607b31f958c282836acced174">AT91C_EMAC_MTI</a></div><div class="ttdeci">#define AT91C_EMAC_MTI</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01534">ioat91sam7x256.h:1534</a></div></div>
<div class="ttc" id="_m_p_l_a_b_2_p_i_c32_m_x_2_i_s_r___support_8h_html_a28d97ed639d44f55776f296231644185"><div class="ttname"><a href="_m_p_l_a_b_2_p_i_c32_m_x_2_i_s_r___support_8h.html#a28d97ed639d44f55776f296231644185">zero</a></div><div class="ttdeci">macro portSAVE_CONTEXT mfc0 _CP0_CAUSE addiu portCONTEXT_SIZE mfc0 _CP0_STATUS sw sp sw sp sw ins ins zero</div><div class="ttdef"><b>Definition:</b> <a href="_m_p_l_a_b_2_p_i_c32_m_x_2_i_s_r___support_8h_source.html#l00093">ISR_Support.h:93</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a5d6b3145a747949d84b5aae408a96a8a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a5d6b3145a747949d84b5aae408a96a8a">AT91C_PIO_PB1</a></div><div class="ttdeci">#define AT91C_PIO_PB1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02535">ioat91sam7x256.h:2535</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44d571365bcb5ff5e51eed14be4779bd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44d571365bcb5ff5e51eed14be4779bd">AT91C_PIOA_OWER</a></div><div class="ttdeci">#define AT91C_PIOA_OWER</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01927">ioat91sam7x256.h:1927</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a11ecc7ad7cb4c2d9f6a241c446b754dc"><div class="ttname"><a href="ioat91sam7x256_8h.html#a11ecc7ad7cb4c2d9f6a241c446b754dc">AT91C_AIC_DCR_PROT</a></div><div class="ttdeci">#define AT91C_AIC_DCR_PROT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00255">ioat91sam7x256.h:255</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aedbe79a0f4c2d04db6fb22dc1085ea49"><div class="ttname"><a href="ioat91sam7x256_8h.html#aedbe79a0f4c2d04db6fb22dc1085ea49">AT91C_AES_CTYPE_TYPE1_EN</a></div><div class="ttdeci">#define AT91C_AES_CTYPE_TYPE1_EN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01768">ioat91sam7x256.h:1768</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad38c9bd0fa15834b0ddfa52522b45190"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad38c9bd0fa15834b0ddfa52522b45190">AT91S_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC AT91S_PWMC</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a337ce11c82d64e6e573ff40e4d9a0830"><div class="ttname"><a href="ioat91sam7x256_8h.html#a337ce11c82d64e6e573ff40e4d9a0830">AT91C_DBGU_RPR</a></div><div class="ttdeci">#define AT91C_DBGU_RPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01891">ioat91sam7x256.h:1891</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_afdc45358f1b9877848d86c2a961b8fcd"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#afdc45358f1b9877848d86c2a961b8fcd">_AT91S_TCB::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01288">AT91SAM7X256.h:1288</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a05128afe2bbe7513ef3ccd367c486a9f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a05128afe2bbe7513ef3ccd367c486a9f">AT91C_SPI0_RPR</a></div><div class="ttdeci">#define AT91C_SPI0_RPR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02045">ioat91sam7x256.h:2045</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a97e16ace28251722c584b4280b622957"><div class="ttname"><a href="ioat91sam7x256_8h.html#a97e16ace28251722c584b4280b622957">AT91C_ADC_CH4</a></div><div class="ttdeci">#define AT91C_ADC_CH4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01670">ioat91sam7x256.h:1670</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae7fd48e4a61e1b64933f02f2cb3dabff"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae7fd48e4a61e1b64933f02f2cb3dabff">AT91C_SSC_START_LEVEL_RF</a></div><div class="ttdeci">#define AT91C_SSC_START_LEVEL_RF</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00915">ioat91sam7x256.h:915</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa4208c99f58575fc74238129af7f44e5"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa4208c99f58575fc74238129af7f44e5">AT91C_US_PAR_ODD</a></div><div class="ttdeci">#define AT91C_US_PAR_ODD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00322">ioat91sam7x256.h:322</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a02c84ac26acfbb9621cde9e11e70b3e1"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a02c84ac26acfbb9621cde9e11e70b3e1">_AT91S_USART::US_CR</a></div><div class="ttdeci">AT91_REG US_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00767">AT91SAM7X256.h:767</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a52d089832ea954b3970fe3fa613871a4"><div class="ttname"><a href="ioat91sam7x256_8h.html#a52d089832ea954b3970fe3fa613871a4">AT91C_PWMC_CPD</a></div><div class="ttdeci">#define AT91C_PWMC_CPD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01021">ioat91sam7x256.h:1021</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a83abfb711d89001d93b116d5301ff0f9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a83abfb711d89001d93b116d5301ff0f9">AT91C_TDES_CR</a></div><div class="ttdeci">#define AT91C_TDES_CR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02443">ioat91sam7x256.h:2443</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a44892794b398f4ebc5ac9b02e9469d4b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a44892794b398f4ebc5ac9b02e9469d4b">AT91S_TC</a></div><div class="ttdeci">struct _AT91S_TC AT91S_TC</div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html_ab4c63bf05ff53bad7f78ed2ffee2c7c4"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#ab4c63bf05ff53bad7f78ed2ffee2c7c4">_AT91S_CKGR::CKGR_MOR</a></div><div class="ttdeci">AT91_REG CKGR_MOR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00397">AT91SAM7X256.h:397</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4ce61ea50f9aa86746d2438faa95c3fd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4ce61ea50f9aa86746d2438faa95c3fd">AT91C_PIOA_SODR</a></div><div class="ttdeci">#define AT91C_PIOA_SODR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01912">ioat91sam7x256.h:1912</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_abbf4500576969ea8013cca841d0b1979"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#abbf4500576969ea8013cca841d0b1979">_AT91S_SPI::SPI_CSR</a></div><div class="ttdeci">AT91_REG SPI_CSR[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00694">AT91SAM7X256.h:694</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8b92a2c29b38aa41e194f04fd1bd9583"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8b92a2c29b38aa41e194f04fd1bd9583">AT91C_UDP_EPINT4</a></div><div class="ttdeci">#define AT91C_UDP_EPINT4</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01109">ioat91sam7x256.h:1109</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae353aca328b3d22ff19e9086c99e77d7"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae353aca328b3d22ff19e9086c99e77d7">AT91C_BASE_AIC</a></div><div class="ttdeci">#define AT91C_BASE_AIC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02656">ioat91sam7x256.h:2656</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_abd3571e69d3276feb963b83972442b14"><div class="ttname"><a href="ioat91sam7x256_8h.html#abd3571e69d3276feb963b83972442b14">AT91C_EMAC_SA4H</a></div><div class="ttdeci">#define AT91C_EMAC_SA4H</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02322">ioat91sam7x256.h:2322</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0f1c5051a6adb66e604c19023bcd61a7"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0f1c5051a6adb66e604c19023bcd61a7">AT91C_BASE_CAN_MB0</a></div><div class="ttdeci">#define AT91C_BASE_CAN_MB0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02690">ioat91sam7x256.h:2690</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adf9eee205e881a7a9820a7448f65be88"><div class="ttname"><a href="ioat91sam7x256_8h.html#adf9eee205e881a7a9820a7448f65be88">AT91C_US0_CSR</a></div><div class="ttdeci">#define AT91C_US0_CSR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02105">ioat91sam7x256.h:2105</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a37685b4d8e1ba856cd6a7b425fb61df7"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a37685b4d8e1ba856cd6a7b425fb61df7">_AT91S_SYS::Reserved27</a></div><div class="ttdeci">AT91_REG Reserved27[5]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00209">AT91SAM7X256.h:209</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6483dbb6cc585943611cf305469e07f9"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6483dbb6cc585943611cf305469e07f9">AT91C_TC_CLKS</a></div><div class="ttdeci">#define AT91C_TC_CLKS</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01174">ioat91sam7x256.h:1174</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a269c69151e7a68327cfc230b3f694508"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a269c69151e7a68327cfc230b3f694508">_AT91S_UDP::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01081">AT91SAM7X256.h:1081</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a07900f53d22ce8dc1576708761ca2f3b"><div class="ttname"><a href="ioat91sam7x256_8h.html#a07900f53d22ce8dc1576708761ca2f3b">AT91C_WDTC_WDERR</a></div><div class="ttdeci">#define AT91C_WDTC_WDERR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00589">ioat91sam7x256.h:589</a></div></div>
<div class="ttc" id="struct___a_t91_s___e_m_a_c_html_abf97d6b39e5d6bbf93b465dd6ba96773"><div class="ttname"><a href="struct___a_t91_s___e_m_a_c.html#abf97d6b39e5d6bbf93b465dd6ba96773">_AT91S_EMAC::EMAC_TID</a></div><div class="ttdeci">AT91_REG EMAC_TID</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01506">AT91SAM7X256.h:1506</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a19ebea53a82e1963c02fb19f1fc43918"><div class="ttname"><a href="ioat91sam7x256_8h.html#a19ebea53a82e1963c02fb19f1fc43918">AT91C_TCB_BCR</a></div><div class="ttdeci">#define AT91C_TCB_BCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02234">ioat91sam7x256.h:2234</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a359943e009f7a44ba0bbe03db8eeedd5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a359943e009f7a44ba0bbe03db8eeedd5">AT91C_UDP_RXRSM</a></div><div class="ttdeci">#define AT91C_UDP_RXRSM</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01112">ioat91sam7x256.h:1112</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a93fe83a72494fd023c464e8c32d837d5"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a93fe83a72494fd023c464e8c32d837d5">_AT91S_SYS::PIOB_PPUER</a></div><div class="ttdeci">AT91_REG PIOB_PPUER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00162">AT91SAM7X256.h:162</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_adb294d06149c386bd8c826ca841f729b"><div class="ttname"><a href="ioat91sam7x256_8h.html#adb294d06149c386bd8c826ca841f729b">AT91C_SSC_RFMR</a></div><div class="ttdeci">#define AT91C_SSC_RFMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02136">ioat91sam7x256.h:2136</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a055623f976c96e2683a217da3cfb87c6"><div class="ttname"><a href="ioat91sam7x256_8h.html#a055623f976c96e2683a217da3cfb87c6">AT91C_ID_TC1</a></div><div class="ttdeci">#define AT91C_ID_TC1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02632">ioat91sam7x256.h:2632</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1bd703b1990dac82a2a4b859e56b8150"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1bd703b1990dac82a2a4b859e56b8150">AT91C_CAN_MB2_MFID</a></div><div class="ttdeci">#define AT91C_CAN_MB2_MFID</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02260">ioat91sam7x256.h:2260</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a6528ea478dd6f86c09ec5fb953238acd"><div class="ttname"><a href="ioat91sam7x256_8h.html#a6528ea478dd6f86c09ec5fb953238acd">AT91C_UDP_RXBYTECNT</a></div><div class="ttdeci">#define AT91C_UDP_RXBYTECNT</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01147">ioat91sam7x256.h:1147</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_acc9a2e81348cda02f7ebd988a44a2453"><div class="ttname"><a href="ioat91sam7x256_8h.html#acc9a2e81348cda02f7ebd988a44a2453">AT91C_SSC_DATNB</a></div><div class="ttdeci">#define AT91C_SSC_DATNB</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00924">ioat91sam7x256.h:924</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8cca2ad2669458e74ba7706f354197b5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8cca2ad2669458e74ba7706f354197b5">AT91C_EMAC_MAN</a></div><div class="ttdeci">#define AT91C_EMAC_MAN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02354">ioat91sam7x256.h:2354</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a1b048f7972904450991eed94ff33ad87"><div class="ttname"><a href="ioat91sam7x256_8h.html#a1b048f7972904450991eed94ff33ad87">AT91C_EMAC_SPD</a></div><div class="ttdeci">#define AT91C_EMAC_SPD</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01529">ioat91sam7x256.h:1529</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4b376a42ac40353346f837cc23aefd7a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4b376a42ac40353346f837cc23aefd7a">AT91C_PB23_TIOA0</a></div><div class="ttdeci">#define AT91C_PB23_TIOA0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02578">ioat91sam7x256.h:2578</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ae29678eb6c2af2727353216004bc23e1"><div class="ttname"><a href="ioat91sam7x256_8h.html#ae29678eb6c2af2727353216004bc23e1">AT91C_CAN_PHASE2</a></div><div class="ttdeci">#define AT91C_CAN_PHASE2</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01441">ioat91sam7x256.h:1441</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_ad99c2be9f9767eb2d06a90e28c78fc03"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#ad99c2be9f9767eb2d06a90e28c78fc03">_AT91S_SYS::DBGU_RCR</a></div><div class="ttdeci">AT91_REG DBGU_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00091">AT91SAM7X256.h:91</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8eece1c2437e70c0d23995d182747169"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8eece1c2437e70c0d23995d182747169">AT91C_UDP_EP0</a></div><div class="ttdeci">#define AT91C_UDP_EP0</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01122">ioat91sam7x256.h:1122</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9adbfb8048d73603846d6fb348a64ace"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9adbfb8048d73603846d6fb348a64ace">AT91C_BASE_ADC</a></div><div class="ttdeci">#define AT91C_BASE_ADC</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02701">ioat91sam7x256.h:2701</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a3706014afd66ae5afcfc65bafbb7a856"><div class="ttname"><a href="ioat91sam7x256_8h.html#a3706014afd66ae5afcfc65bafbb7a856">AT91C_AIC_SVR</a></div><div class="ttdeci">#define AT91C_AIC_SVR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01873">ioat91sam7x256.h:1873</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a88efbf7ec5009c0cff70658344a74ca9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a88efbf7ec5009c0cff70658344a74ca9">_AT91S_SYS::Reserved5</a></div><div class="ttdeci">AT91_REG Reserved5[54]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00100">AT91SAM7X256.h:100</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a4fe0d5bb6879d39d1f2709d7be4cf0d9"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a4fe0d5bb6879d39d1f2709d7be4cf0d9">_AT91S_SYS::PIOA_OWDR</a></div><div class="ttdeci">AT91_REG PIOA_OWDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00134">AT91SAM7X256.h:134</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a42ca42907474b57c4f7b24122bb99620"><div class="ttname"><a href="ioat91sam7x256_8h.html#a42ca42907474b57c4f7b24122bb99620">AT91C_EMAC_TPFR</a></div><div class="ttdeci">#define AT91C_EMAC_TPFR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01526">ioat91sam7x256.h:1526</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_html_a2d2d7acefce9491f531b0dab2923b336"><div class="ttname"><a href="struct___a_t91_s___s_y_s.html#a2d2d7acefce9491f531b0dab2923b336">_AT91S_SYS::DBGU_IER</a></div><div class="ttdeci">AT91_REG DBGU_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00078">AT91SAM7X256.h:78</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a57a6fd5ebefb7e9cb18c3bdfcd2ea40d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a57a6fd5ebefb7e9cb18c3bdfcd2ea40d">AT91C_CAN_TBSY</a></div><div class="ttdeci">#define AT91C_CAN_TBSY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01438">ioat91sam7x256.h:1438</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4cd92d2de8be30cf8e64c12516d96d00"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4cd92d2de8be30cf8e64c12516d96d00">AT91C_MC_FMCN</a></div><div class="ttdeci">#define AT91C_MC_FMCN</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00641">ioat91sam7x256.h:641</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a4f8589fa410270966d794445e8f9cadc"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a4f8589fa410270966d794445e8f9cadc">_AT91S_ADC::ADC_TCR</a></div><div class="ttdeci">AT91_REG ADC_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01632">AT91SAM7X256.h:1632</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ad71ab9171309a50418dce0384ae107e3"><div class="ttname"><a href="ioat91sam7x256_8h.html#ad71ab9171309a50418dce0384ae107e3">AT91C_SPI_TXEMPTY</a></div><div class="ttdeci">#define AT91C_SPI_TXEMPTY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00740">ioat91sam7x256.h:740</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a8cd6e3c8054b870d298bb5699c7316ff"><div class="ttname"><a href="ioat91sam7x256_8h.html#a8cd6e3c8054b870d298bb5699c7316ff">AT91C_ADC_CH1</a></div><div class="ttdeci">#define AT91C_ADC_CH1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01667">ioat91sam7x256.h:1667</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a292f2131a22ea607950ee55fadd0c799"><div class="ttname"><a href="ioat91sam7x256_8h.html#a292f2131a22ea607950ee55fadd0c799">AT91C_EMAC_UBR</a></div><div class="ttdeci">#define AT91C_EMAC_UBR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01559">ioat91sam7x256.h:1559</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a9cd3917f3c19fc78c6791a486635eb12"><div class="ttname"><a href="ioat91sam7x256_8h.html#a9cd3917f3c19fc78c6791a486635eb12">AT91S_AES</a></div><div class="ttdeci">struct _AT91S_AES AT91S_AES</div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a0c0af1ccd73d3d5b3b785d13d7a3764f"><div class="ttname"><a href="ioat91sam7x256_8h.html#a0c0af1ccd73d3d5b3b785d13d7a3764f">AT91C_CAN_IMR</a></div><div class="ttdeci">#define AT91C_CAN_IMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02309">ioat91sam7x256.h:2309</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_ace9a2e5287fcacab6f3050f66b382eae"><div class="ttname"><a href="ioat91sam7x256_8h.html#ace9a2e5287fcacab6f3050f66b382eae">AT91C_BASE_US1</a></div><div class="ttdeci">#define AT91C_BASE_US1</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02674">ioat91sam7x256.h:2674</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_af48f2dff20474c8c9a223beab727ca7a"><div class="ttname"><a href="ioat91sam7x256_8h.html#af48f2dff20474c8c9a223beab727ca7a">AT91C_US1_RNCR</a></div><div class="ttdeci">#define AT91C_US1_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02060">ioat91sam7x256.h:2060</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a100458251305b7e09f5291651fa42775"><div class="ttname"><a href="ioat91sam7x256_8h.html#a100458251305b7e09f5291651fa42775">AT91C_DBGU_RNCR</a></div><div class="ttdeci">#define AT91C_DBGU_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01893">ioat91sam7x256.h:1893</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2e0f2c8ac71257fa1559f93658ea037d"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2e0f2c8ac71257fa1559f93658ea037d">AT91C_MC_LOCKS10</a></div><div class="ttdeci">#define AT91C_MC_LOCKS10</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00674">ioat91sam7x256.h:674</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a109e3bad371a947b453ea9b8019d4b89"><div class="ttname"><a href="ioat91sam7x256_8h.html#a109e3bad371a947b453ea9b8019d4b89">AT91C_TC_ABETRG</a></div><div class="ttdeci">#define AT91C_TC_ABETRG</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l01208">ioat91sam7x256.h:1208</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a4b0a25fca6be57889ba1ebb18c79433a"><div class="ttname"><a href="ioat91sam7x256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a">AT91C_PIO_PA9</a></div><div class="ttdeci">#define AT91C_PIO_PA9</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02529">ioat91sam7x256.h:2529</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a2f6854fcd45cb6be115709343a1920f5"><div class="ttname"><a href="ioat91sam7x256_8h.html#a2f6854fcd45cb6be115709343a1920f5">AT91C_AES_TCR</a></div><div class="ttdeci">#define AT91C_AES_TCR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02405">ioat91sam7x256.h:2405</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a899ac67885f3745c4bf55a1fb9552a74"><div class="ttname"><a href="ioat91sam7x256_8h.html#a899ac67885f3745c4bf55a1fb9552a74">AT91C_CAN_MB6_MMR</a></div><div class="ttdeci">#define AT91C_CAN_MB6_MMR</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l02297">ioat91sam7x256.h:2297</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_aa57ac639cfd8784dfbdd7e6bf446f60f"><div class="ttname"><a href="ioat91sam7x256_8h.html#aa57ac639cfd8784dfbdd7e6bf446f60f">AT91C_PMC_PCK2RDY</a></div><div class="ttdeci">#define AT91C_PMC_PCK2RDY</div><div class="ttdef"><b>Definition:</b> <a href="ioat91sam7x256_8h_source.html#l00484">ioat91sam7x256.h:484</a></div></div>
<div class="ttc" id="ioat91sam7x256_8h_html_a93acdc6269b56f09616c56483e7a2d76"><div class="ttname"><a href="ioat91sam7x256_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a></div><div class="ttdeci">struct _AT91S_AIC * AT91PS_AIC</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_a3bc36d27ac900b14f04c9e2c43db8b5.html">portable</a></li><li class="navelem"><a class="el" href="dir_d4458967a3e0f1422a9a5cc862ecde1d.html">GCC</a></li><li class="navelem"><a class="el" href="dir_dba7ec70f42ba747aa8247885291f6b1.html">ARM7_AT91SAM7S</a></li><li class="navelem"><a class="el" href="ioat91sam7x256_8h.html">ioat91sam7x256.h</a></li>
    <li class="footer">Generated on Thu Feb 4 2016 15:55:40 for QFreeRTOS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
