// --------------------------------------------------------------------
// Auto-generated AXI3 (HBM-style) interface metadata for SAXI_00_RT..31
// Paste into your module port list (or wrapper) and adjust names if needed
// --------------------------------------------------------------------

// -------------------- SAXI_00_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_00_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_00_RT, ASSOCIATED_BUSIF SAXI_00_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_00_ARESET_N, INSERT_VIP 0" *) input AXI_00_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_00_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_00_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_00_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_00_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_00_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT ARBURST" *) input [1:0]AXI_00_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT ARID" *)    input [5:0]AXI_00_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT ARLEN" *)   input [3:0]AXI_00_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT ARSIZE" *)  input [2:0]AXI_00_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT ARVALID" *) input AXI_00_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT ARREADY" *) output AXI_00_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT AWADDR" *)  input [32:0]AXI_00_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT AWBURST" *) input [1:0]AXI_00_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT AWID" *)    input [5:0]AXI_00_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT AWLEN" *)   input [3:0]AXI_00_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT AWSIZE" *)  input [2:0]AXI_00_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT AWVALID" *) input AXI_00_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT AWREADY" *) output AXI_00_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT WDATA" *)   input [255:0]AXI_00_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT WSTRB" *)   input [31:0]AXI_00_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT WLAST" *)   input AXI_00_WLAST,
  input [31:0]AXI_00_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT WVALID" *)  input AXI_00_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT WREADY" *)  output AXI_00_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT RDATA" *)   output [255:0]AXI_00_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT RID" *)     output [5:0]AXI_00_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT RRESP" *)   output [1:0]AXI_00_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT RLAST" *)   output AXI_00_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT RVALID" *)  output AXI_00_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT RREADY" *)  input AXI_00_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT BID" *)     output [5:0]AXI_00_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT BRESP" *)   output [1:0]AXI_00_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT BVALID" *)  output AXI_00_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_RT BREADY" *)  input AXI_00_BREADY,

// -------------------- SAXI_01_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_01_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_01_RT, ASSOCIATED_BUSIF SAXI_01_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_01_ARESET_N, INSERT_VIP 0" *) input AXI_01_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_01_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_01_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_01_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_01_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_01_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT ARBURST" *) input [1:0]AXI_01_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT ARID" *)    input [5:0]AXI_01_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT ARLEN" *)   input [3:0]AXI_01_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT ARSIZE" *)  input [2:0]AXI_01_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT ARVALID" *) input AXI_01_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT ARREADY" *) output AXI_01_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT AWADDR" *)  input [32:0]AXI_01_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT AWBURST" *) input [1:0]AXI_01_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT AWID" *)    input [5:0]AXI_01_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT AWLEN" *)   input [3:0]AXI_01_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT AWSIZE" *)  input [2:0]AXI_01_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT AWVALID" *) input AXI_01_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT AWREADY" *) output AXI_01_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT WDATA" *)   input [255:0]AXI_01_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT WSTRB" *)   input [31:0]AXI_01_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT WLAST" *)   input AXI_01_WLAST,
  input [31:0]AXI_01_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT WVALID" *)  input AXI_01_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT WREADY" *)  output AXI_01_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT RDATA" *)   output [255:0]AXI_01_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT RID" *)     output [5:0]AXI_01_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT RRESP" *)   output [1:0]AXI_01_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT RLAST" *)   output AXI_01_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT RVALID" *)  output AXI_01_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT RREADY" *)  input AXI_01_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT BID" *)     output [5:0]AXI_01_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT BRESP" *)   output [1:0]AXI_01_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT BVALID" *)  output AXI_01_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01_RT BREADY" *)  input AXI_01_BREADY,

// -------------------- SAXI_02_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_02_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_02_RT, ASSOCIATED_BUSIF SAXI_02_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_02_ARESET_N, INSERT_VIP 0" *) input AXI_02_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_02_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_02_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_02_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_02_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_02_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT ARBURST" *) input [1:0]AXI_02_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT ARID" *)    input [5:0]AXI_02_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT ARLEN" *)   input [3:0]AXI_02_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT ARSIZE" *)  input [2:0]AXI_02_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT ARVALID" *) input AXI_02_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT ARREADY" *) output AXI_02_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT AWADDR" *)  input [32:0]AXI_02_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT AWBURST" *) input [1:0]AXI_02_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT AWID" *)    input [5:0]AXI_02_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT AWLEN" *)   input [3:0]AXI_02_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT AWSIZE" *)  input [2:0]AXI_02_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT AWVALID" *) input AXI_02_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT AWREADY" *) output AXI_02_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT WDATA" *)   input [255:0]AXI_02_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT WSTRB" *)   input [31:0]AXI_02_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT WLAST" *)   input AXI_02_WLAST,
  input [31:0]AXI_02_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT WVALID" *)  input AXI_02_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT WREADY" *)  output AXI_02_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT RDATA" *)   output [255:0]AXI_02_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT RID" *)     output [5:0]AXI_02_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT RRESP" *)   output [1:0]AXI_02_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT RLAST" *)   output AXI_02_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT RVALID" *)  output AXI_02_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT RREADY" *)  input AXI_02_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT BID" *)     output [5:0]AXI_02_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT BRESP" *)   output [1:0]AXI_02_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT BVALID" *)  output AXI_02_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02_RT BREADY" *)  input AXI_02_BREADY,

// -------------------- SAXI_03_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_03_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_03_RT, ASSOCIATED_BUSIF SAXI_03_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_03_ARESET_N, INSERT_VIP 0" *) input AXI_03_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_03_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_03_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_03_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_03_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_03_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT ARBURST" *) input [1:0]AXI_03_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT ARID" *)    input [5:0]AXI_03_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT ARLEN" *)   input [3:0]AXI_03_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT ARSIZE" *)  input [2:0]AXI_03_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT ARVALID" *) input AXI_03_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT ARREADY" *) output AXI_03_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT AWADDR" *)  input [32:0]AXI_03_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT AWBURST" *) input [1:0]AXI_03_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT AWID" *)    input [5:0]AXI_03_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT AWLEN" *)   input [3:0]AXI_03_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT AWSIZE" *)  input [2:0]AXI_03_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT AWVALID" *) input AXI_03_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT AWREADY" *) output AXI_03_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT WDATA" *)   input [255:0]AXI_03_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT WSTRB" *)   input [31:0]AXI_03_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT WLAST" *)   input AXI_03_WLAST,
  input [31:0]AXI_03_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT WVALID" *)  input AXI_03_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT WREADY" *)  output AXI_03_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT RDATA" *)   output [255:0]AXI_03_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT RID" *)     output [5:0]AXI_03_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT RRESP" *)   output [1:0]AXI_03_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT RLAST" *)   output AXI_03_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT RVALID" *)  output AXI_03_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT RREADY" *)  input AXI_03_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT BID" *)     output [5:0]AXI_03_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT BRESP" *)   output [1:0]AXI_03_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT BVALID" *)  output AXI_03_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03_RT BREADY" *)  input AXI_03_BREADY,

// -------------------- SAXI_04_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_04_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_04_RT, ASSOCIATED_BUSIF SAXI_04_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_04_ARESET_N, INSERT_VIP 0" *) input AXI_04_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_04_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_04_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_04_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_04_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_04_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT ARBURST" *) input [1:0]AXI_04_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT ARID" *)    input [5:0]AXI_04_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT ARLEN" *)   input [3:0]AXI_04_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT ARSIZE" *)  input [2:0]AXI_04_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT ARVALID" *) input AXI_04_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT ARREADY" *) output AXI_04_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT AWADDR" *)  input [32:0]AXI_04_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT AWBURST" *) input [1:0]AXI_04_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT AWID" *)    input [5:0]AXI_04_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT AWLEN" *)   input [3:0]AXI_04_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT AWSIZE" *)  input [2:0]AXI_04_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT AWVALID" *) input AXI_04_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT AWREADY" *) output AXI_04_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT WDATA" *)   input [255:0]AXI_04_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT WSTRB" *)   input [31:0]AXI_04_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT WLAST" *)   input AXI_04_WLAST,
  input [31:0]AXI_04_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT WVALID" *)  input AXI_04_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT WREADY" *)  output AXI_04_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT RDATA" *)   output [255:0]AXI_04_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT RID" *)     output [5:0]AXI_04_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT RRESP" *)   output [1:0]AXI_04_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT RLAST" *)   output AXI_04_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT RVALID" *)  output AXI_04_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT RREADY" *)  input AXI_04_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT BID" *)     output [5:0]AXI_04_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT BRESP" *)   output [1:0]AXI_04_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT BVALID" *)  output AXI_04_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04_RT BREADY" *)  input AXI_04_BREADY,

// -------------------- SAXI_05_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_05_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_05_RT, ASSOCIATED_BUSIF SAXI_05_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_05_ARESET_N, INSERT_VIP 0" *) input AXI_05_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_05_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_05_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_05_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_05_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_05_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT ARBURST" *) input [1:0]AXI_05_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT ARID" *)    input [5:0]AXI_05_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT ARLEN" *)   input [3:0]AXI_05_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT ARSIZE" *)  input [2:0]AXI_05_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT ARVALID" *) input AXI_05_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT ARREADY" *) output AXI_05_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT AWADDR" *)  input [32:0]AXI_05_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT AWBURST" *) input [1:0]AXI_05_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT AWID" *)    input [5:0]AXI_05_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT AWLEN" *)   input [3:0]AXI_05_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT AWSIZE" *)  input [2:0]AXI_05_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT AWVALID" *) input AXI_05_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT AWREADY" *) output AXI_05_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT WDATA" *)   input [255:0]AXI_05_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT WSTRB" *)   input [31:0]AXI_05_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT WLAST" *)   input AXI_05_WLAST,
  input [31:0]AXI_05_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT WVALID" *)  input AXI_05_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT WREADY" *)  output AXI_05_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT RDATA" *)   output [255:0]AXI_05_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT RID" *)     output [5:0]AXI_05_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT RRESP" *)   output [1:0]AXI_05_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT RLAST" *)   output AXI_05_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT RVALID" *)  output AXI_05_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT RREADY" *)  input AXI_05_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT BID" *)     output [5:0]AXI_05_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT BRESP" *)   output [1:0]AXI_05_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT BVALID" *)  output AXI_05_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05_RT BREADY" *)  input AXI_05_BREADY,

// -------------------- SAXI_06_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_06_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_06_RT, ASSOCIATED_BUSIF SAXI_06_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_06_ARESET_N, INSERT_VIP 0" *) input AXI_06_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_06_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_06_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_06_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_06_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_06_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT ARBURST" *) input [1:0]AXI_06_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT ARID" *)    input [5:0]AXI_06_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT ARLEN" *)   input [3:0]AXI_06_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT ARSIZE" *)  input [2:0]AXI_06_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT ARVALID" *) input AXI_06_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT ARREADY" *) output AXI_06_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT AWADDR" *)  input [32:0]AXI_06_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT AWBURST" *) input [1:0]AXI_06_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT AWID" *)    input [5:0]AXI_06_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT AWLEN" *)   input [3:0]AXI_06_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT AWSIZE" *)  input [2:0]AXI_06_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT AWVALID" *) input AXI_06_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT AWREADY" *) output AXI_06_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT WDATA" *)   input [255:0]AXI_06_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT WSTRB" *)   input [31:0]AXI_06_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT WLAST" *)   input AXI_06_WLAST,
  input [31:0]AXI_06_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT WVALID" *)  input AXI_06_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT WREADY" *)  output AXI_06_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT RDATA" *)   output [255:0]AXI_06_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT RID" *)     output [5:0]AXI_06_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT RRESP" *)   output [1:0]AXI_06_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT RLAST" *)   output AXI_06_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT RVALID" *)  output AXI_06_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT RREADY" *)  input AXI_06_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT BID" *)     output [5:0]AXI_06_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT BRESP" *)   output [1:0]AXI_06_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT BVALID" *)  output AXI_06_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06_RT BREADY" *)  input AXI_06_BREADY,

// -------------------- SAXI_07_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_07_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_07_RT, ASSOCIATED_BUSIF SAXI_07_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_07_ARESET_N, INSERT_VIP 0" *) input AXI_07_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_07_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_07_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_07_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_07_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_07_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT ARBURST" *) input [1:0]AXI_07_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT ARID" *)    input [5:0]AXI_07_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT ARLEN" *)   input [3:0]AXI_07_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT ARSIZE" *)  input [2:0]AXI_07_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT ARVALID" *) input AXI_07_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT ARREADY" *) output AXI_07_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT AWADDR" *)  input [32:0]AXI_07_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT AWBURST" *) input [1:0]AXI_07_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT AWID" *)    input [5:0]AXI_07_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT AWLEN" *)   input [3:0]AXI_07_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT AWSIZE" *)  input [2:0]AXI_07_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT AWVALID" *) input AXI_07_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT AWREADY" *) output AXI_07_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT WDATA" *)   input [255:0]AXI_07_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT WSTRB" *)   input [31:0]AXI_07_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT WLAST" *)   input AXI_07_WLAST,
  input [31:0]AXI_07_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT WVALID" *)  input AXI_07_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT WREADY" *)  output AXI_07_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT RDATA" *)   output [255:0]AXI_07_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT RID" *)     output [5:0]AXI_07_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT RRESP" *)   output [1:0]AXI_07_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT RLAST" *)   output AXI_07_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT RVALID" *)  output AXI_07_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT RREADY" *)  input AXI_07_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT BID" *)     output [5:0]AXI_07_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT BRESP" *)   output [1:0]AXI_07_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT BVALID" *)  output AXI_07_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07_RT BREADY" *)  input AXI_07_BREADY,

// -------------------- SAXI_08_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_08_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_08_RT, ASSOCIATED_BUSIF SAXI_08_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_08_ARESET_N, INSERT_VIP 0" *) input AXI_08_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_08_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_08_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_08_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_08_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_08_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT ARBURST" *) input [1:0]AXI_08_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT ARID" *)    input [5:0]AXI_08_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT ARLEN" *)   input [3:0]AXI_08_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT ARSIZE" *)  input [2:0]AXI_08_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT ARVALID" *) input AXI_08_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT ARREADY" *) output AXI_08_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT AWADDR" *)  input [32:0]AXI_08_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT AWBURST" *) input [1:0]AXI_08_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT AWID" *)    input [5:0]AXI_08_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT AWLEN" *)   input [3:0]AXI_08_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT AWSIZE" *)  input [2:0]AXI_08_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT AWVALID" *) input AXI_08_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT AWREADY" *) output AXI_08_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT WDATA" *)   input [255:0]AXI_08_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT WSTRB" *)   input [31:0]AXI_08_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT WLAST" *)   input AXI_08_WLAST,
  input [31:0]AXI_08_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT WVALID" *)  input AXI_08_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT WREADY" *)  output AXI_08_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT RDATA" *)   output [255:0]AXI_08_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT RID" *)     output [5:0]AXI_08_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT RRESP" *)   output [1:0]AXI_08_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT RLAST" *)   output AXI_08_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT RVALID" *)  output AXI_08_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT RREADY" *)  input AXI_08_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT BID" *)     output [5:0]AXI_08_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT BRESP" *)   output [1:0]AXI_08_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT BVALID" *)  output AXI_08_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08_RT BREADY" *)  input AXI_08_BREADY,

// -------------------- SAXI_09_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_09_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_09_RT, ASSOCIATED_BUSIF SAXI_09_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_09_ARESET_N, INSERT_VIP 0" *) input AXI_09_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_09_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_09_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_09_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_09_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_09_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT ARBURST" *) input [1:0]AXI_09_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT ARID" *)    input [5:0]AXI_09_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT ARLEN" *)   input [3:0]AXI_09_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT ARSIZE" *)  input [2:0]AXI_09_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT ARVALID" *) input AXI_09_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT ARREADY" *) output AXI_09_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT AWADDR" *)  input [32:0]AXI_09_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT AWBURST" *) input [1:0]AXI_09_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT AWID" *)    input [5:0]AXI_09_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT AWLEN" *)   input [3:0]AXI_09_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT AWSIZE" *)  input [2:0]AXI_09_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT AWVALID" *) input AXI_09_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT AWREADY" *) output AXI_09_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT WDATA" *)   input [255:0]AXI_09_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT WSTRB" *)   input [31:0]AXI_09_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT WLAST" *)   input AXI_09_WLAST,
  input [31:0]AXI_09_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT WVALID" *)  input AXI_09_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT WREADY" *)  output AXI_09_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT RDATA" *)   output [255:0]AXI_09_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT RID" *)     output [5:0]AXI_09_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT RRESP" *)   output [1:0]AXI_09_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT RLAST" *)   output AXI_09_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT RVALID" *)  output AXI_09_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT RREADY" *)  input AXI_09_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT BID" *)     output [5:0]AXI_09_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT BRESP" *)   output [1:0]AXI_09_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT BVALID" *)  output AXI_09_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09_RT BREADY" *)  input AXI_09_BREADY,

// -------------------- SAXI_10_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_10_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_10_RT, ASSOCIATED_BUSIF SAXI_10_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_10_ARESET_N, INSERT_VIP 0" *) input AXI_10_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_10_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_10_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_10_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_10_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_10_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT ARBURST" *) input [1:0]AXI_10_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT ARID" *)    input [5:0]AXI_10_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT ARLEN" *)   input [3:0]AXI_10_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT ARSIZE" *)  input [2:0]AXI_10_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT ARVALID" *) input AXI_10_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT ARREADY" *) output AXI_10_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT AWADDR" *)  input [32:0]AXI_10_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT AWBURST" *) input [1:0]AXI_10_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT AWID" *)    input [5:0]AXI_10_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT AWLEN" *)   input [3:0]AXI_10_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT AWSIZE" *)  input [2:0]AXI_10_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT AWVALID" *) input AXI_10_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT AWREADY" *) output AXI_10_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT WDATA" *)   input [255:0]AXI_10_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT WSTRB" *)   input [31:0]AXI_10_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT WLAST" *)   input AXI_10_WLAST,
  input [31:0]AXI_10_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT WVALID" *)  input AXI_10_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT WREADY" *)  output AXI_10_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT RDATA" *)   output [255:0]AXI_10_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT RID" *)     output [5:0]AXI_10_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT RRESP" *)   output [1:0]AXI_10_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT RLAST" *)   output AXI_10_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT RVALID" *)  output AXI_10_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT RREADY" *)  input AXI_10_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT BID" *)     output [5:0]AXI_10_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT BRESP" *)   output [1:0]AXI_10_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT BVALID" *)  output AXI_10_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10_RT BREADY" *)  input AXI_10_BREADY,

// -------------------- SAXI_11_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_11_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_11_RT, ASSOCIATED_BUSIF SAXI_11_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_11_ARESET_N, INSERT_VIP 0" *) input AXI_11_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_11_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_11_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_11_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_11_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_11_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT ARBURST" *) input [1:0]AXI_11_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT ARID" *)    input [5:0]AXI_11_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT ARLEN" *)   input [3:0]AXI_11_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT ARSIZE" *)  input [2:0]AXI_11_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT ARVALID" *) input AXI_11_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT ARREADY" *) output AXI_11_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT AWADDR" *)  input [32:0]AXI_11_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT AWBURST" *) input [1:0]AXI_11_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT AWID" *)    input [5:0]AXI_11_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT AWLEN" *)   input [3:0]AXI_11_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT AWSIZE" *)  input [2:0]AXI_11_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT AWVALID" *) input AXI_11_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT AWREADY" *) output AXI_11_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT WDATA" *)   input [255:0]AXI_11_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT WSTRB" *)   input [31:0]AXI_11_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT WLAST" *)   input AXI_11_WLAST,
  input [31:0]AXI_11_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT WVALID" *)  input AXI_11_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT WREADY" *)  output AXI_11_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT RDATA" *)   output [255:0]AXI_11_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT RID" *)     output [5:0]AXI_11_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT RRESP" *)   output [1:0]AXI_11_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT RLAST" *)   output AXI_11_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT RVALID" *)  output AXI_11_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT RREADY" *)  input AXI_11_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT BID" *)     output [5:0]AXI_11_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT BRESP" *)   output [1:0]AXI_11_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT BVALID" *)  output AXI_11_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11_RT BREADY" *)  input AXI_11_BREADY,

// -------------------- SAXI_12_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_12_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_12_RT, ASSOCIATED_BUSIF SAXI_12_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_12_ARESET_N, INSERT_VIP 0" *) input AXI_12_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_12_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_12_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_12_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_12_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_12_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT ARBURST" *) input [1:0]AXI_12_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT ARID" *)    input [5:0]AXI_12_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT ARLEN" *)   input [3:0]AXI_12_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT ARSIZE" *)  input [2:0]AXI_12_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT ARVALID" *) input AXI_12_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT ARREADY" *) output AXI_12_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT AWADDR" *)  input [32:0]AXI_12_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT AWBURST" *) input [1:0]AXI_12_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT AWID" *)    input [5:0]AXI_12_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT AWLEN" *)   input [3:0]AXI_12_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT AWSIZE" *)  input [2:0]AXI_12_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT AWVALID" *) input AXI_12_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT AWREADY" *) output AXI_12_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT WDATA" *)   input [255:0]AXI_12_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT WSTRB" *)   input [31:0]AXI_12_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT WLAST" *)   input AXI_12_WLAST,
  input [31:0]AXI_12_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT WVALID" *)  input AXI_12_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT WREADY" *)  output AXI_12_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT RDATA" *)   output [255:0]AXI_12_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT RID" *)     output [5:0]AXI_12_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT RRESP" *)   output [1:0]AXI_12_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT RLAST" *)   output AXI_12_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT RVALID" *)  output AXI_12_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT RREADY" *)  input AXI_12_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT BID" *)     output [5:0]AXI_12_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT BRESP" *)   output [1:0]AXI_12_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT BVALID" *)  output AXI_12_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12_RT BREADY" *)  input AXI_12_BREADY,

// -------------------- SAXI_13_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_13_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_13_RT, ASSOCIATED_BUSIF SAXI_13_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_13_ARESET_N, INSERT_VIP 0" *) input AXI_13_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_13_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_13_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_13_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_13_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_13_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT ARBURST" *) input [1:0]AXI_13_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT ARID" *)    input [5:0]AXI_13_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT ARLEN" *)   input [3:0]AXI_13_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT ARSIZE" *)  input [2:0]AXI_13_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT ARVALID" *) input AXI_13_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT ARREADY" *) output AXI_13_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT AWADDR" *)  input [32:0]AXI_13_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT AWBURST" *) input [1:0]AXI_13_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT AWID" *)    input [5:0]AXI_13_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT AWLEN" *)   input [3:0]AXI_13_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT AWSIZE" *)  input [2:0]AXI_13_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT AWVALID" *) input AXI_13_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT AWREADY" *) output AXI_13_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT WDATA" *)   input [255:0]AXI_13_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT WSTRB" *)   input [31:0]AXI_13_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT WLAST" *)   input AXI_13_WLAST,
  input [31:0]AXI_13_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT WVALID" *)  input AXI_13_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT WREADY" *)  output AXI_13_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT RDATA" *)   output [255:0]AXI_13_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT RID" *)     output [5:0]AXI_13_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT RRESP" *)   output [1:0]AXI_13_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT RLAST" *)   output AXI_13_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT RVALID" *)  output AXI_13_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT RREADY" *)  input AXI_13_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT BID" *)     output [5:0]AXI_13_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT BRESP" *)   output [1:0]AXI_13_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT BVALID" *)  output AXI_13_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13_RT BREADY" *)  input AXI_13_BREADY,

// -------------------- SAXI_14_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_14_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_14_RT, ASSOCIATED_BUSIF SAXI_14_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_14_ARESET_N, INSERT_VIP 0" *) input AXI_14_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_14_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_14_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_14_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_14_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_14_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT ARBURST" *) input [1:0]AXI_14_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT ARID" *)    input [5:0]AXI_14_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT ARLEN" *)   input [3:0]AXI_14_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT ARSIZE" *)  input [2:0]AXI_14_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT ARVALID" *) input AXI_14_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT ARREADY" *) output AXI_14_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT AWADDR" *)  input [32:0]AXI_14_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT AWBURST" *) input [1:0]AXI_14_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT AWID" *)    input [5:0]AXI_14_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT AWLEN" *)   input [3:0]AXI_14_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT AWSIZE" *)  input [2:0]AXI_14_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT AWVALID" *) input AXI_14_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT AWREADY" *) output AXI_14_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT WDATA" *)   input [255:0]AXI_14_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT WSTRB" *)   input [31:0]AXI_14_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT WLAST" *)   input AXI_14_WLAST,
  input [31:0]AXI_14_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT WVALID" *)  input AXI_14_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT WREADY" *)  output AXI_14_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT RDATA" *)   output [255:0]AXI_14_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT RID" *)     output [5:0]AXI_14_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT RRESP" *)   output [1:0]AXI_14_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT RLAST" *)   output AXI_14_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT RVALID" *)  output AXI_14_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT RREADY" *)  input AXI_14_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT BID" *)     output [5:0]AXI_14_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT BRESP" *)   output [1:0]AXI_14_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT BVALID" *)  output AXI_14_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14_RT BREADY" *)  input AXI_14_BREADY,

// -------------------- SAXI_15_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_15_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_15_RT, ASSOCIATED_BUSIF SAXI_15_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_15_ARESET_N, INSERT_VIP 0" *) input AXI_15_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_15_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_15_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_15_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_15_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_15_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT ARBURST" *) input [1:0]AXI_15_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT ARID" *)    input [5:0]AXI_15_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT ARLEN" *)   input [3:0]AXI_15_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT ARSIZE" *)  input [2:0]AXI_15_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT ARVALID" *) input AXI_15_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT ARREADY" *) output AXI_15_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT AWADDR" *)  input [32:0]AXI_15_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT AWBURST" *) input [1:0]AXI_15_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT AWID" *)    input [5:0]AXI_15_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT AWLEN" *)   input [3:0]AXI_15_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT AWSIZE" *)  input [2:0]AXI_15_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT AWVALID" *) input AXI_15_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT AWREADY" *) output AXI_15_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT WDATA" *)   input [255:0]AXI_15_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT WSTRB" *)   input [31:0]AXI_15_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT WLAST" *)   input AXI_15_WLAST,
  input [31:0]AXI_15_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT WVALID" *)  input AXI_15_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT WREADY" *)  output AXI_15_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT RDATA" *)   output [255:0]AXI_15_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT RID" *)     output [5:0]AXI_15_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT RRESP" *)   output [1:0]AXI_15_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT RLAST" *)   output AXI_15_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT RVALID" *)  output AXI_15_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT RREADY" *)  input AXI_15_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT BID" *)     output [5:0]AXI_15_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT BRESP" *)   output [1:0]AXI_15_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT BVALID" *)  output AXI_15_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15_RT BREADY" *)  input AXI_15_BREADY,

// -------------------- SAXI_16_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_16_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_16_RT, ASSOCIATED_BUSIF SAXI_16_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_16_ARESET_N, INSERT_VIP 0" *) input AXI_16_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_16_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_16_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_16_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_16_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_16_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT ARBURST" *) input [1:0]AXI_16_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT ARID" *)    input [5:0]AXI_16_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT ARLEN" *)   input [3:0]AXI_16_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT ARSIZE" *)  input [2:0]AXI_16_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT ARVALID" *) input AXI_16_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT ARREADY" *) output AXI_16_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT AWADDR" *)  input [32:0]AXI_16_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT AWBURST" *) input [1:0]AXI_16_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT AWID" *)    input [5:0]AXI_16_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT AWLEN" *)   input [3:0]AXI_16_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT AWSIZE" *)  input [2:0]AXI_16_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT AWVALID" *) input AXI_16_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT AWREADY" *) output AXI_16_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT WDATA" *)   input [255:0]AXI_16_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT WSTRB" *)   input [31:0]AXI_16_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT WLAST" *)   input AXI_16_WLAST,
  input [31:0]AXI_16_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT WVALID" *)  input AXI_16_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT WREADY" *)  output AXI_16_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT RDATA" *)   output [255:0]AXI_16_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT RID" *)     output [5:0]AXI_16_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT RRESP" *)   output [1:0]AXI_16_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT RLAST" *)   output AXI_16_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT RVALID" *)  output AXI_16_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT RREADY" *)  input AXI_16_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT BID" *)     output [5:0]AXI_16_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT BRESP" *)   output [1:0]AXI_16_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT BVALID" *)  output AXI_16_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16_RT BREADY" *)  input AXI_16_BREADY,

// -------------------- SAXI_17_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_17_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_17_RT, ASSOCIATED_BUSIF SAXI_17_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_17_ARESET_N, INSERT_VIP 0" *) input AXI_17_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_17_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_17_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_17_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_17_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_17_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT ARBURST" *) input [1:0]AXI_17_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT ARID" *)    input [5:0]AXI_17_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT ARLEN" *)   input [3:0]AXI_17_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT ARSIZE" *)  input [2:0]AXI_17_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT ARVALID" *) input AXI_17_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT ARREADY" *) output AXI_17_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT AWADDR" *)  input [32:0]AXI_17_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT AWBURST" *) input [1:0]AXI_17_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT AWID" *)    input [5:0]AXI_17_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT AWLEN" *)   input [3:0]AXI_17_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT AWSIZE" *)  input [2:0]AXI_17_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT AWVALID" *) input AXI_17_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT AWREADY" *) output AXI_17_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT WDATA" *)   input [255:0]AXI_17_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT WSTRB" *)   input [31:0]AXI_17_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT WLAST" *)   input AXI_17_WLAST,
  input [31:0]AXI_17_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT WVALID" *)  input AXI_17_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT WREADY" *)  output AXI_17_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT RDATA" *)   output [255:0]AXI_17_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT RID" *)     output [5:0]AXI_17_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT RRESP" *)   output [1:0]AXI_17_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT RLAST" *)   output AXI_17_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT RVALID" *)  output AXI_17_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT RREADY" *)  input AXI_17_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT BID" *)     output [5:0]AXI_17_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT BRESP" *)   output [1:0]AXI_17_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT BVALID" *)  output AXI_17_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17_RT BREADY" *)  input AXI_17_BREADY,

// -------------------- SAXI_18_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_18_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_18_RT, ASSOCIATED_BUSIF SAXI_18_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_18_ARESET_N, INSERT_VIP 0" *) input AXI_18_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_18_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_18_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_18_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_18_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_18_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT ARBURST" *) input [1:0]AXI_18_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT ARID" *)    input [5:0]AXI_18_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT ARLEN" *)   input [3:0]AXI_18_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT ARSIZE" *)  input [2:0]AXI_18_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT ARVALID" *) input AXI_18_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT ARREADY" *) output AXI_18_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT AWADDR" *)  input [32:0]AXI_18_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT AWBURST" *) input [1:0]AXI_18_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT AWID" *)    input [5:0]AXI_18_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT AWLEN" *)   input [3:0]AXI_18_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT AWSIZE" *)  input [2:0]AXI_18_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT AWVALID" *) input AXI_18_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT AWREADY" *) output AXI_18_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT WDATA" *)   input [255:0]AXI_18_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT WSTRB" *)   input [31:0]AXI_18_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT WLAST" *)   input AXI_18_WLAST,
  input [31:0]AXI_18_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT WVALID" *)  input AXI_18_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT WREADY" *)  output AXI_18_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT RDATA" *)   output [255:0]AXI_18_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT RID" *)     output [5:0]AXI_18_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT RRESP" *)   output [1:0]AXI_18_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT RLAST" *)   output AXI_18_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT RVALID" *)  output AXI_18_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT RREADY" *)  input AXI_18_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT BID" *)     output [5:0]AXI_18_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT BRESP" *)   output [1:0]AXI_18_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT BVALID" *)  output AXI_18_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18_RT BREADY" *)  input AXI_18_BREADY,

// -------------------- SAXI_19_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_19_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_19_RT, ASSOCIATED_BUSIF SAXI_19_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_19_ARESET_N, INSERT_VIP 0" *) input AXI_19_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_19_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_19_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_19_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_19_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_19_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT ARBURST" *) input [1:0]AXI_19_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT ARID" *)    input [5:0]AXI_19_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT ARLEN" *)   input [3:0]AXI_19_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT ARSIZE" *)  input [2:0]AXI_19_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT ARVALID" *) input AXI_19_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT ARREADY" *) output AXI_19_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT AWADDR" *)  input [32:0]AXI_19_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT AWBURST" *) input [1:0]AXI_19_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT AWID" *)    input [5:0]AXI_19_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT AWLEN" *)   input [3:0]AXI_19_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT AWSIZE" *)  input [2:0]AXI_19_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT AWVALID" *) input AXI_19_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT AWREADY" *) output AXI_19_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT WDATA" *)   input [255:0]AXI_19_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT WSTRB" *)   input [31:0]AXI_19_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT WLAST" *)   input AXI_19_WLAST,
  input [31:0]AXI_19_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT WVALID" *)  input AXI_19_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT WREADY" *)  output AXI_19_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT RDATA" *)   output [255:0]AXI_19_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT RID" *)     output [5:0]AXI_19_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT RRESP" *)   output [1:0]AXI_19_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT RLAST" *)   output AXI_19_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT RVALID" *)  output AXI_19_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT RREADY" *)  input AXI_19_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT BID" *)     output [5:0]AXI_19_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT BRESP" *)   output [1:0]AXI_19_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT BVALID" *)  output AXI_19_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19_RT BREADY" *)  input AXI_19_BREADY,

// -------------------- SAXI_20_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_20_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_20_RT, ASSOCIATED_BUSIF SAXI_20_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_20_ARESET_N, INSERT_VIP 0" *) input AXI_20_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_20_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_20_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_20_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_20_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_20_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT ARBURST" *) input [1:0]AXI_20_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT ARID" *)    input [5:0]AXI_20_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT ARLEN" *)   input [3:0]AXI_20_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT ARSIZE" *)  input [2:0]AXI_20_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT ARVALID" *) input AXI_20_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT ARREADY" *) output AXI_20_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT AWADDR" *)  input [32:0]AXI_20_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT AWBURST" *) input [1:0]AXI_20_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT AWID" *)    input [5:0]AXI_20_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT AWLEN" *)   input [3:0]AXI_20_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT AWSIZE" *)  input [2:0]AXI_20_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT AWVALID" *) input AXI_20_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT AWREADY" *) output AXI_20_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT WDATA" *)   input [255:0]AXI_20_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT WSTRB" *)   input [31:0]AXI_20_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT WLAST" *)   input AXI_20_WLAST,
  input [31:0]AXI_20_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT WVALID" *)  input AXI_20_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT WREADY" *)  output AXI_20_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT RDATA" *)   output [255:0]AXI_20_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT RID" *)     output [5:0]AXI_20_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT RRESP" *)   output [1:0]AXI_20_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT RLAST" *)   output AXI_20_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT RVALID" *)  output AXI_20_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT RREADY" *)  input AXI_20_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT BID" *)     output [5:0]AXI_20_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT BRESP" *)   output [1:0]AXI_20_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT BVALID" *)  output AXI_20_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20_RT BREADY" *)  input AXI_20_BREADY,

// -------------------- SAXI_21_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_21_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_21_RT, ASSOCIATED_BUSIF SAXI_21_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_21_ARESET_N, INSERT_VIP 0" *) input AXI_21_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_21_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_21_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_21_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_21_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_21_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT ARBURST" *) input [1:0]AXI_21_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT ARID" *)    input [5:0]AXI_21_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT ARLEN" *)   input [3:0]AXI_21_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT ARSIZE" *)  input [2:0]AXI_21_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT ARVALID" *) input AXI_21_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT ARREADY" *) output AXI_21_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT AWADDR" *)  input [32:0]AXI_21_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT AWBURST" *) input [1:0]AXI_21_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT AWID" *)    input [5:0]AXI_21_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT AWLEN" *)   input [3:0]AXI_21_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT AWSIZE" *)  input [2:0]AXI_21_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT AWVALID" *) input AXI_21_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT AWREADY" *) output AXI_21_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT WDATA" *)   input [255:0]AXI_21_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT WSTRB" *)   input [31:0]AXI_21_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT WLAST" *)   input AXI_21_WLAST,
  input [31:0]AXI_21_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT WVALID" *)  input AXI_21_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT WREADY" *)  output AXI_21_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT RDATA" *)   output [255:0]AXI_21_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT RID" *)     output [5:0]AXI_21_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT RRESP" *)   output [1:0]AXI_21_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT RLAST" *)   output AXI_21_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT RVALID" *)  output AXI_21_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT RREADY" *)  input AXI_21_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT BID" *)     output [5:0]AXI_21_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT BRESP" *)   output [1:0]AXI_21_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT BVALID" *)  output AXI_21_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21_RT BREADY" *)  input AXI_21_BREADY,

// -------------------- SAXI_22_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_22_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_22_RT, ASSOCIATED_BUSIF SAXI_22_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_22_ARESET_N, INSERT_VIP 0" *) input AXI_22_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_22_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_22_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_22_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_22_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_22_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT ARBURST" *) input [1:0]AXI_22_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT ARID" *)    input [5:0]AXI_22_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT ARLEN" *)   input [3:0]AXI_22_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT ARSIZE" *)  input [2:0]AXI_22_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT ARVALID" *) input AXI_22_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT ARREADY" *) output AXI_22_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT AWADDR" *)  input [32:0]AXI_22_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT AWBURST" *) input [1:0]AXI_22_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT AWID" *)    input [5:0]AXI_22_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT AWLEN" *)   input [3:0]AXI_22_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT AWSIZE" *)  input [2:0]AXI_22_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT AWVALID" *) input AXI_22_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT AWREADY" *) output AXI_22_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT WDATA" *)   input [255:0]AXI_22_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT WSTRB" *)   input [31:0]AXI_22_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT WLAST" *)   input AXI_22_WLAST,
  input [31:0]AXI_22_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT WVALID" *)  input AXI_22_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT WREADY" *)  output AXI_22_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT RDATA" *)   output [255:0]AXI_22_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT RID" *)     output [5:0]AXI_22_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT RRESP" *)   output [1:0]AXI_22_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT RLAST" *)   output AXI_22_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT RVALID" *)  output AXI_22_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT RREADY" *)  input AXI_22_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT BID" *)     output [5:0]AXI_22_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT BRESP" *)   output [1:0]AXI_22_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT BVALID" *)  output AXI_22_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22_RT BREADY" *)  input AXI_22_BREADY,

// -------------------- SAXI_23_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_23_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_23_RT, ASSOCIATED_BUSIF SAXI_23_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_23_ARESET_N, INSERT_VIP 0" *) input AXI_23_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_23_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_23_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_23_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_23_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_23_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT ARBURST" *) input [1:0]AXI_23_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT ARID" *)    input [5:0]AXI_23_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT ARLEN" *)   input [3:0]AXI_23_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT ARSIZE" *)  input [2:0]AXI_23_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT ARVALID" *) input AXI_23_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT ARREADY" *) output AXI_23_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT AWADDR" *)  input [32:0]AXI_23_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT AWBURST" *) input [1:0]AXI_23_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT AWID" *)    input [5:0]AXI_23_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT AWLEN" *)   input [3:0]AXI_23_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT AWSIZE" *)  input [2:0]AXI_23_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT AWVALID" *) input AXI_23_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT AWREADY" *) output AXI_23_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT WDATA" *)   input [255:0]AXI_23_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT WSTRB" *)   input [31:0]AXI_23_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT WLAST" *)   input AXI_23_WLAST,
  input [31:0]AXI_23_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT WVALID" *)  input AXI_23_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT WREADY" *)  output AXI_23_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT RDATA" *)   output [255:0]AXI_23_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT RID" *)     output [5:0]AXI_23_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT RRESP" *)   output [1:0]AXI_23_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT RLAST" *)   output AXI_23_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT RVALID" *)  output AXI_23_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT RREADY" *)  input AXI_23_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT BID" *)     output [5:0]AXI_23_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT BRESP" *)   output [1:0]AXI_23_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT BVALID" *)  output AXI_23_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23_RT BREADY" *)  input AXI_23_BREADY,

// -------------------- SAXI_24_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_24_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_24_RT, ASSOCIATED_BUSIF SAXI_24_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_24_ARESET_N, INSERT_VIP 0" *) input AXI_24_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_24_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_24_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_24_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_24_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_24_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT ARBURST" *) input [1:0]AXI_24_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT ARID" *)    input [5:0]AXI_24_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT ARLEN" *)   input [3:0]AXI_24_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT ARSIZE" *)  input [2:0]AXI_24_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT ARVALID" *) input AXI_24_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT ARREADY" *) output AXI_24_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT AWADDR" *)  input [32:0]AXI_24_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT AWBURST" *) input [1:0]AXI_24_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT AWID" *)    input [5:0]AXI_24_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT AWLEN" *)   input [3:0]AXI_24_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT AWSIZE" *)  input [2:0]AXI_24_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT AWVALID" *) input AXI_24_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT AWREADY" *) output AXI_24_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT WDATA" *)   input [255:0]AXI_24_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT WSTRB" *)   input [31:0]AXI_24_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT WLAST" *)   input AXI_24_WLAST,
  input [31:0]AXI_24_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT WVALID" *)  input AXI_24_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT WREADY" *)  output AXI_24_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT RDATA" *)   output [255:0]AXI_24_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT RID" *)     output [5:0]AXI_24_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT RRESP" *)   output [1:0]AXI_24_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT RLAST" *)   output AXI_24_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT RVALID" *)  output AXI_24_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT RREADY" *)  input AXI_24_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT BID" *)     output [5:0]AXI_24_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT BRESP" *)   output [1:0]AXI_24_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT BVALID" *)  output AXI_24_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24_RT BREADY" *)  input AXI_24_BREADY,

// -------------------- SAXI_25_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_25_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_25_RT, ASSOCIATED_BUSIF SAXI_25_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_25_ARESET_N, INSERT_VIP 0" *) input AXI_25_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_25_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_25_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_25_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_25_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_25_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT ARBURST" *) input [1:0]AXI_25_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT ARID" *)    input [5:0]AXI_25_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT ARLEN" *)   input [3:0]AXI_25_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT ARSIZE" *)  input [2:0]AXI_25_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT ARVALID" *) input AXI_25_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT ARREADY" *) output AXI_25_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT AWADDR" *)  input [32:0]AXI_25_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT AWBURST" *) input [1:0]AXI_25_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT AWID" *)    input [5:0]AXI_25_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT AWLEN" *)   input [3:0]AXI_25_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT AWSIZE" *)  input [2:0]AXI_25_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT AWVALID" *) input AXI_25_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT AWREADY" *) output AXI_25_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT WDATA" *)   input [255:0]AXI_25_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT WSTRB" *)   input [31:0]AXI_25_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT WLAST" *)   input AXI_25_WLAST,
  input [31:0]AXI_25_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT WVALID" *)  input AXI_25_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT WREADY" *)  output AXI_25_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT RDATA" *)   output [255:0]AXI_25_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT RID" *)     output [5:0]AXI_25_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT RRESP" *)   output [1:0]AXI_25_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT RLAST" *)   output AXI_25_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT RVALID" *)  output AXI_25_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT RREADY" *)  input AXI_25_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT BID" *)     output [5:0]AXI_25_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT BRESP" *)   output [1:0]AXI_25_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT BVALID" *)  output AXI_25_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25_RT BREADY" *)  input AXI_25_BREADY,

// -------------------- SAXI_26_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_26_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_26_RT, ASSOCIATED_BUSIF SAXI_26_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_26_ARESET_N, INSERT_VIP 0" *) input AXI_26_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_26_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_26_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_26_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_26_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_26_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT ARBURST" *) input [1:0]AXI_26_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT ARID" *)    input [5:0]AXI_26_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT ARLEN" *)   input [3:0]AXI_26_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT ARSIZE" *)  input [2:0]AXI_26_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT ARVALID" *) input AXI_26_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT ARREADY" *) output AXI_26_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT AWADDR" *)  input [32:0]AXI_26_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT AWBURST" *) input [1:0]AXI_26_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT AWID" *)    input [5:0]AXI_26_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT AWLEN" *)   input [3:0]AXI_26_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT AWSIZE" *)  input [2:0]AXI_26_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT AWVALID" *) input AXI_26_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT AWREADY" *) output AXI_26_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT WDATA" *)   input [255:0]AXI_26_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT WSTRB" *)   input [31:0]AXI_26_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT WLAST" *)   input AXI_26_WLAST,
  input [31:0]AXI_26_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT WVALID" *)  input AXI_26_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT WREADY" *)  output AXI_26_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT RDATA" *)   output [255:0]AXI_26_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT RID" *)     output [5:0]AXI_26_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT RRESP" *)   output [1:0]AXI_26_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT RLAST" *)   output AXI_26_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT RVALID" *)  output AXI_26_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT RREADY" *)  input AXI_26_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT BID" *)     output [5:0]AXI_26_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT BRESP" *)   output [1:0]AXI_26_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT BVALID" *)  output AXI_26_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26_RT BREADY" *)  input AXI_26_BREADY,

// -------------------- SAXI_27_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_27_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_27_RT, ASSOCIATED_BUSIF SAXI_27_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_27_ARESET_N, INSERT_VIP 0" *) input AXI_27_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_27_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_27_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_27_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_27_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_27_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT ARBURST" *) input [1:0]AXI_27_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT ARID" *)    input [5:0]AXI_27_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT ARLEN" *)   input [3:0]AXI_27_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT ARSIZE" *)  input [2:0]AXI_27_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT ARVALID" *) input AXI_27_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT ARREADY" *) output AXI_27_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT AWADDR" *)  input [32:0]AXI_27_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT AWBURST" *) input [1:0]AXI_27_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT AWID" *)    input [5:0]AXI_27_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT AWLEN" *)   input [3:0]AXI_27_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT AWSIZE" *)  input [2:0]AXI_27_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT AWVALID" *) input AXI_27_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT AWREADY" *) output AXI_27_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT WDATA" *)   input [255:0]AXI_27_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT WSTRB" *)   input [31:0]AXI_27_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT WLAST" *)   input AXI_27_WLAST,
  input [31:0]AXI_27_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT WVALID" *)  input AXI_27_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT WREADY" *)  output AXI_27_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT RDATA" *)   output [255:0]AXI_27_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT RID" *)     output [5:0]AXI_27_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT RRESP" *)   output [1:0]AXI_27_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT RLAST" *)   output AXI_27_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT RVALID" *)  output AXI_27_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT RREADY" *)  input AXI_27_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT BID" *)     output [5:0]AXI_27_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT BRESP" *)   output [1:0]AXI_27_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT BVALID" *)  output AXI_27_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27_RT BREADY" *)  input AXI_27_BREADY,

// -------------------- SAXI_28_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_28_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_28_RT, ASSOCIATED_BUSIF SAXI_28_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_28_ARESET_N, INSERT_VIP 0" *) input AXI_28_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_28_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_28_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_28_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_28_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_28_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT ARBURST" *) input [1:0]AXI_28_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT ARID" *)    input [5:0]AXI_28_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT ARLEN" *)   input [3:0]AXI_28_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT ARSIZE" *)  input [2:0]AXI_28_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT ARVALID" *) input AXI_28_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT ARREADY" *) output AXI_28_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT AWADDR" *)  input [32:0]AXI_28_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT AWBURST" *) input [1:0]AXI_28_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT AWID" *)    input [5:0]AXI_28_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT AWLEN" *)   input [3:0]AXI_28_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT AWSIZE" *)  input [2:0]AXI_28_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT AWVALID" *) input AXI_28_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT AWREADY" *) output AXI_28_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT WDATA" *)   input [255:0]AXI_28_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT WSTRB" *)   input [31:0]AXI_28_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT WLAST" *)   input AXI_28_WLAST,
  input [31:0]AXI_28_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT WVALID" *)  input AXI_28_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT WREADY" *)  output AXI_28_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT RDATA" *)   output [255:0]AXI_28_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT RID" *)     output [5:0]AXI_28_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT RRESP" *)   output [1:0]AXI_28_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT RLAST" *)   output AXI_28_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT RVALID" *)  output AXI_28_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT RREADY" *)  input AXI_28_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT BID" *)     output [5:0]AXI_28_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT BRESP" *)   output [1:0]AXI_28_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT BVALID" *)  output AXI_28_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28_RT BREADY" *)  input AXI_28_BREADY,

// -------------------- SAXI_29_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_29_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_29_RT, ASSOCIATED_BUSIF SAXI_29_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_29_ARESET_N, INSERT_VIP 0" *) input AXI_29_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_29_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_29_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_29_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_29_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_29_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT ARBURST" *) input [1:0]AXI_29_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT ARID" *)    input [5:0]AXI_29_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT ARLEN" *)   input [3:0]AXI_29_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT ARSIZE" *)  input [2:0]AXI_29_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT ARVALID" *) input AXI_29_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT ARREADY" *) output AXI_29_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT AWADDR" *)  input [32:0]AXI_29_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT AWBURST" *) input [1:0]AXI_29_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT AWID" *)    input [5:0]AXI_29_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT AWLEN" *)   input [3:0]AXI_29_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT AWSIZE" *)  input [2:0]AXI_29_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT AWVALID" *) input AXI_29_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT AWREADY" *) output AXI_29_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT WDATA" *)   input [255:0]AXI_29_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT WSTRB" *)   input [31:0]AXI_29_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT WLAST" *)   input AXI_29_WLAST,
  input [31:0]AXI_29_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT WVALID" *)  input AXI_29_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT WREADY" *)  output AXI_29_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT RDATA" *)   output [255:0]AXI_29_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT RID" *)     output [5:0]AXI_29_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT RRESP" *)   output [1:0]AXI_29_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT RLAST" *)   output AXI_29_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT RVALID" *)  output AXI_29_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT RREADY" *)  input AXI_29_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT BID" *)     output [5:0]AXI_29_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT BRESP" *)   output [1:0]AXI_29_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT BVALID" *)  output AXI_29_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29_RT BREADY" *)  input AXI_29_BREADY,

// -------------------- SAXI_30_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_30_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_30_RT, ASSOCIATED_BUSIF SAXI_30_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_30_ARESET_N, INSERT_VIP 0" *) input AXI_30_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_30_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_30_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_30_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_30_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_30_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT ARBURST" *) input [1:0]AXI_30_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT ARID" *)    input [5:0]AXI_30_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT ARLEN" *)   input [3:0]AXI_30_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT ARSIZE" *)  input [2:0]AXI_30_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT ARVALID" *) input AXI_30_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT ARREADY" *) output AXI_30_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT AWADDR" *)  input [32:0]AXI_30_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT AWBURST" *) input [1:0]AXI_30_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT AWID" *)    input [5:0]AXI_30_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT AWLEN" *)   input [3:0]AXI_30_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT AWSIZE" *)  input [2:0]AXI_30_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT AWVALID" *) input AXI_30_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT AWREADY" *) output AXI_30_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT WDATA" *)   input [255:0]AXI_30_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT WSTRB" *)   input [31:0]AXI_30_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT WLAST" *)   input AXI_30_WLAST,
  input [31:0]AXI_30_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT WVALID" *)  input AXI_30_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT WREADY" *)  output AXI_30_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT RDATA" *)   output [255:0]AXI_30_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT RID" *)     output [5:0]AXI_30_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT RRESP" *)   output [1:0]AXI_30_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT RLAST" *)   output AXI_30_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT RVALID" *)  output AXI_30_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT RREADY" *)  input AXI_30_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT BID" *)     output [5:0]AXI_30_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT BRESP" *)   output [1:0]AXI_30_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT BVALID" *)  output AXI_30_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30_RT BREADY" *)  input AXI_30_BREADY,

// -------------------- SAXI_31_RT --------------------
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_31_RT CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_31_RT, ASSOCIATED_BUSIF SAXI_31_RT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, ASSOCIATED_RESET AXI_31_ARESET_N, INSERT_VIP 0" *) input AXI_31_ACLK /* synthesis syn_isclock = 1 */,
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_31_N RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_31_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_31_ARESET_N,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_31_RT, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN xdma_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [32:0]AXI_31_ARADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT ARBURST" *) input [1:0]AXI_31_ARBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT ARID" *)    input [5:0]AXI_31_ARID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT ARLEN" *)   input [3:0]AXI_31_ARLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT ARSIZE" *)  input [2:0]AXI_31_ARSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT ARVALID" *) input AXI_31_ARVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT ARREADY" *) output AXI_31_ARREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT AWADDR" *)  input [32:0]AXI_31_AWADDR,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT AWBURST" *) input [1:0]AXI_31_AWBURST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT AWID" *)    input [5:0]AXI_31_AWID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT AWLEN" *)   input [3:0]AXI_31_AWLEN,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT AWSIZE" *)  input [2:0]AXI_31_AWSIZE,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT AWVALID" *) input AXI_31_AWVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT AWREADY" *) output AXI_31_AWREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT WDATA" *)   input [255:0]AXI_31_WDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT WSTRB" *)   input [31:0]AXI_31_WSTRB,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT WLAST" *)   input AXI_31_WLAST,
  input [31:0]AXI_31_WDATA_PARITY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT WVALID" *)  input AXI_31_WVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT WREADY" *)  output AXI_31_WREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT RDATA" *)   output [255:0]AXI_31_RDATA,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT RID" *)     output [5:0]AXI_31_RID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT RRESP" *)   output [1:0]AXI_31_RRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT RLAST" *)   output AXI_31_RLAST,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT RVALID" *)  output AXI_31_RVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT RREADY" *)  input AXI_31_RREADY,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT BID" *)     output [5:0]AXI_31_BID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT BRESP" *)   output [1:0]AXI_31_BRESP,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT BVALID" *)  output AXI_31_BVALID,
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_31_RT BREADY" *)  input AXI_31_BREADY,

