include ../Makefile.design

#############################
# Accelerator Software Settings
#############################
NBF_FILE     ?= $(abspath ../prog.nbf)
HOST_PROGRAM ?= $(abspath ../ps.cpp)
SIM_ARGS     += $(NBF_FILE)

SAMPLE_INTERVAL ?= 1
DRAM_LATENCY ?= 80

CFLAGS += -DDRAM_TEST
#CFLAGS += -DZYNQ_PL_DEBUG
CFLAGS += -DZYNQ_PS_DEBUG
CFLAGS += -DFREE_DRAM=1
CFLAGS += -DZERO_DRAM=0
CFLAGS += -DSAMPLE_INTERVAL=$(SAMPLE_INTERVAL)
CFLAGS += -DDRAM_LATENCY=$(DRAM_LATENCY)

CFLAGS += -DGP0_ENABLE -DGP0_ADDR_WIDTH=10
CFLAGS += -DGP1_ENABLE -DGP1_ADDR_WIDTH=30
CFLAGS += -DGP0_ADDR_SIZE_BYTES=4096 -DGP0_DATA_WIDTH=32
CFLAGS += -DGP1_ADDR_SIZE_BYTES=0x30000000 -DGP1_DATA_WIDTH=32
ifeq ($(BOARDNAME),pynqz2)
CFLAGS += -DGP0_ENABLE -DGP0_ADDR_BASE=0x40000000
CFLAGS += -DGP1_ENABLE -DGP1_ADDR_BASE=0x80000000
CFLAGS += -DDRAM_ALLOCATE_SIZE_MB=241
else ifeq ($(BOARDNAME),ultra96v2)
CFLAGS += -DGP0_ENABLE -DGP0_ADDR_BASE=0x400000000
CFLAGS += -DGP1_ENABLE -DGP1_ADDR_BASE=0x500000000
CFLAGS += -DDRAM_ALLOCATE_SIZE_MB=241
endif

include $(TOP)/cosim/mk/Makefile.fpga

