Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Aug 21 21:50:14 2024
| Host         : DESKTOP-3JDODKJ running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : xcku040ffva1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 5842 |     0 |    242400 |  2.41 |
|   LUT as Logic             | 5840 |     0 |    242400 |  2.41 |
|   LUT as Memory            |    2 |     0 |    112800 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    2 |     0 |           |       |
| CLB Registers              | 6127 |     0 |    484800 |  1.26 |
|   Register as Flip Flop    | 6107 |     0 |    484800 |  1.26 |
|   Register as Latch        |   20 |     0 |    484800 | <0.01 |
| CARRY8                     |  247 |     0 |     30300 |  0.82 |
| F7 Muxes                   |  235 |     0 |    121200 |  0.19 |
| F8 Muxes                   |   98 |     0 |     60600 |  0.16 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 260   |          Yes |           - |          Set |
| 5831  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 36    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |      1200 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |  145 |     0 |       520 | 27.88 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       480 |  0.21 |
|   BUFGCE             |    1 |     0 |       240 |  0.42 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDCE      | 5811 |            Register |
| LUT6      | 2186 |                 CLB |
| LUT2      | 1406 |                 CLB |
| LUT4      | 1232 |                 CLB |
| LUT5      | 1161 |                 CLB |
| LUT3      |  730 |                 CLB |
| FDPE      |  260 |            Register |
| CARRY8    |  247 |                 CLB |
| MUXF7     |  235 |                 CLB |
| LUT1      |  160 |                 CLB |
| MUXF8     |   98 |                 CLB |
| IBUFCTRL  |   61 |              Others |
| ISERDESE3 |   53 |                 I/O |
| IDELAYE3  |   53 |                 I/O |
| DIFFINBUF |   52 |                 I/O |
| FDRE      |   36 |            Register |
| OBUF      |   28 |                 I/O |
| LDCE      |   20 |            Register |
| INBUF     |    9 |                 I/O |
| OSERDESE3 |    6 |                 I/O |
| OBUFT     |    5 |                 I/O |
| SRL16E    |    2 |                 CLB |
| BUFGCE    |    1 |               Clock |
+-----------+------+---------------------+


9. Black Boxes
--------------

+-------------------+------+
|      Ref Name     | Used |
+-------------------+------+
| ila_2             |    8 |
| ila_0             |    8 |
| fifo3             |    8 |
| fifo2             |    8 |
| len_fifo          |    2 |
| eth_data_fifo     |    2 |
| udp_tx_data_fifo  |    1 |
| udp_rx_ram_8_2048 |    1 |
| udp_checksum_fifo |    1 |
| sys_clk_mmcm      |    1 |
| ila_6             |    1 |
| ila_5             |    1 |
| ila_4             |    1 |
| ila_3             |    1 |
| ila_1             |    1 |
| icmp_rx_ram_8_256 |    1 |
| fifo_ttt          |    1 |
| fifo5             |    1 |
| fifo4             |    1 |
+-------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


