###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-13.ucsd.edu)
#  Generated on:      Thu Mar 20 14:19:57 2025
#  Design:            sram_w16_in
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory_reg_14__20_/CP 
Endpoint:   memory_reg_14__20_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.134
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.525
- Arrival Time                  1.640
= Slack Time                    1.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[3] v       |         |       |   0.200 |    2.085 | 
     | U832               | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    2.120 | 
     | U833               | A2 ^ -> ZN v | CKND2D0 | 0.120 |   0.356 |    2.241 | 
     | U834               | A1 v -> ZN ^ | NR2XD0  | 0.319 |   0.675 |    2.560 | 
     | FE_OFC13_n1342     | I ^ -> Z ^   | CKBD3   | 0.338 |   1.013 |    2.898 | 
     | U835               | A1 ^ -> ZN ^ | INR2XD1 | 0.301 |   1.314 |    3.199 | 
     | FE_OFC25_N125      | I ^ -> Z ^   | CKBD4   | 0.286 |   1.600 |    3.485 | 
     | memory_reg_14__20_ | E ^          | EDFQD1  | 0.041 |   1.640 |    3.525 | 
     +--------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory_reg_14__16_/CP 
Endpoint:   memory_reg_14__16_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.134
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.526
- Arrival Time                  1.640
= Slack Time                    1.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[3] v       |         |       |   0.200 |    2.085 | 
     | U832               | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    2.120 | 
     | U833               | A2 ^ -> ZN v | CKND2D0 | 0.120 |   0.356 |    2.241 | 
     | U834               | A1 v -> ZN ^ | NR2XD0  | 0.319 |   0.675 |    2.560 | 
     | FE_OFC13_n1342     | I ^ -> Z ^   | CKBD3   | 0.338 |   1.013 |    2.899 | 
     | U835               | A1 ^ -> ZN ^ | INR2XD1 | 0.301 |   1.314 |    3.199 | 
     | FE_OFC25_N125      | I ^ -> Z ^   | CKBD4   | 0.286 |   1.600 |    3.485 | 
     | memory_reg_14__16_ | E ^          | EDFQD1  | 0.041 |   1.640 |    3.526 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory_reg_14__19_/CP 
Endpoint:   memory_reg_14__19_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.160
- Setup                         0.134
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.526
- Arrival Time                  1.640
= Slack Time                    1.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[3] v       |         |       |   0.200 |    2.085 | 
     | U832               | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    2.120 | 
     | U833               | A2 ^ -> ZN v | CKND2D0 | 0.120 |   0.356 |    2.241 | 
     | U834               | A1 v -> ZN ^ | NR2XD0  | 0.319 |   0.675 |    2.560 | 
     | FE_OFC13_n1342     | I ^ -> Z ^   | CKBD3   | 0.338 |   1.013 |    2.899 | 
     | U835               | A1 ^ -> ZN ^ | INR2XD1 | 0.301 |   1.314 |    3.199 | 
     | FE_OFC25_N125      | I ^ -> Z ^   | CKBD4   | 0.286 |   1.600 |    3.485 | 
     | memory_reg_14__19_ | E ^          | EDFQD1  | 0.041 |   1.640 |    3.526 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory_reg_14__5_/CP 
Endpoint:   memory_reg_14__5_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.158
- Setup                         0.134
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.524
- Arrival Time                  1.637
= Slack Time                    1.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     |                   | A[3] v       |         |       |   0.200 |    2.087 | 
     | U832              | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    2.122 | 
     | U833              | A2 ^ -> ZN v | CKND2D0 | 0.120 |   0.356 |    2.242 | 
     | U834              | A1 v -> ZN ^ | NR2XD0  | 0.319 |   0.675 |    2.562 | 
     | FE_OFC13_n1342    | I ^ -> Z ^   | CKBD3   | 0.338 |   1.013 |    2.900 | 
     | U835              | A1 ^ -> ZN ^ | INR2XD1 | 0.301 |   1.314 |    3.201 | 
     | FE_OFC25_N125     | I ^ -> Z ^   | CKBD4   | 0.286 |   1.600 |    3.486 | 
     | memory_reg_14__5_ | E ^          | EDFQD1  | 0.038 |   1.637 |    3.524 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory_reg_14__8_/CP 
Endpoint:   memory_reg_14__8_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.158
- Setup                         0.134
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.524
- Arrival Time                  1.637
= Slack Time                    1.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     |                   | A[3] v       |         |       |   0.200 |    2.087 | 
     | U832              | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    2.122 | 
     | U833              | A2 ^ -> ZN v | CKND2D0 | 0.120 |   0.356 |    2.242 | 
     | U834              | A1 v -> ZN ^ | NR2XD0  | 0.319 |   0.675 |    2.562 | 
     | FE_OFC13_n1342    | I ^ -> Z ^   | CKBD3   | 0.338 |   1.013 |    2.900 | 
     | U835              | A1 ^ -> ZN ^ | INR2XD1 | 0.301 |   1.314 |    3.201 | 
     | FE_OFC25_N125     | I ^ -> Z ^   | CKBD4   | 0.286 |   1.600 |    3.486 | 
     | memory_reg_14__8_ | E ^          | EDFQD1  | 0.038 |   1.637 |    3.524 | 
     +-------------------------------------------------------------------------+ 

