<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="qth1477902972967" outputclass="nolist" xml:lang="en-us">
  <title class="- topic/title ">L1 data memory system</title>
  <titlealts class="- topic/titlealts ">
    <navtitle class="- topic/navtitle ">L1 data memory system</navtitle>
  </titlealts>
  <shortdesc class="- topic/shortdesc ">The L1 data cache is organized as a <term class="- topic/term ">Virtually
      Indexed, Physically Tagged</term> (VIPT) cache featuring four ways.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Data cache invalidate on reset</dt>
          <dd class="- topic/dd "><p class="- topic/p ">The Armv8-A architecture does not support an operation to invalidate the entire
              data cache. If software requires this function, it must be constructed by iterating
              over the cache geometry and executing a series of individual invalidate by set/way
              instructions.</p></dd>
        </dlentry>
      </dl>
    </section>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="xys1477903874395.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Ares/Enyo Memory system implementation</linktext><desc class="- topic/desc ">This section describes the implementation of the L1 memory 		system.</desc></link><link class="- topic/link " format="dita" href="joh1440667114315.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Internal exclusive monitor</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> core L1 memory system has an internal exclusive monitor.</desc></link></linkpool></linkpool></related-links></reference>