{
  "url": "https://careers.cisco.com/global/en/job/2001867",
  "data": {
    "success": true,
    "platform": "generic",
    "description": "&lt;p&gt;Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.&lt;/p&gt;&lt;p&gt;&lt;/p&gt;&lt;p&gt;&lt;/p&gt;&lt;div&gt;&lt;div&gt;&lt;p&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;b&gt;&lt;span&gt;Meet the Team&lt;/span&gt;&lt;/b&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Acacia, now part of Cisco, provides innovative silicon-based high speed optical interconnect products to accelerate network scalability through advancements in performance, capacity, and cost. Our DSP ASICs, silicon photonic PICs and coherent modules empower cloud and service providers to meet the fast-growing demand for data. We have assembled a team of cross-functional experts capable of solving the challenges of next generation optical interconnects, resulting in industry-leading, award-winning products. Come join us at Cisco, named the #1 world’s best workplaces, and do purposeful work that makes a global impact and gives back to a company culture that empowers an inclusive future for all.&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;b&gt;&lt;span&gt;Your Impact&lt;/span&gt;&lt;/b&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;The ASIC Design Verificatio&lt;/span&gt;&lt;span&gt;n Intern&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;Engineer will be a member of a team working on&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;next&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;generation 100G-1T coherent optical communications products. This role is focused on verifying&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;highly-complex&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;ASICs that are used in these next-generation telecom systems. The engineer in this role uses sophisticated verification techniques to complete advanced individual contributions to the projects. There are opportunities to develop process improvements for the team and to coordinate with other engineers within the engineering community to add value to the ASIC projects.&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;This engineer must be a fast-learning, self-&lt;/span&gt;&lt;span&gt;motivated&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;effective person who is able to operate in a fast-paced,&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;dynamic&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;and highly technical environment. A successful candidate will be energetic,&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;collaborative&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;and passionate about learning how to deliver the most advanced high speed optical products in the world. Knowledge of object-oriented verification methodologies is&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;required&lt;/span&gt;&lt;span&gt;.&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Develop detailed and comprehensive test plans&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Develop verification test benches&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Timely execution of test plans&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Assist&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;with chip level design tradeoffs by working with design engineers&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Participate in review of design verification coding and coverage metrics&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Participate and&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;assist&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;in FPGA emulation efforts&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Work collaboratively with team to develop &amp; incorporate latest technologies &amp; processes&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;b&gt;&lt;span&gt;Minimum Qualifications&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/b&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Currently enrolled in a full-time undergraduate program&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;/div&gt;&lt;div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Knowledge of the latest ASIC verification methodologies,&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;tools&lt;/span&gt;&lt;span&gt;&lt;span&gt; &lt;/span&gt;and scripting/programming languages&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Knowledge of&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;SystemVerilog&lt;/span&gt;&lt;span&gt;/UVM,&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt;SystemC&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Knowledge of C and/or C&#43;&#43;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;p&gt;&lt;b&gt;&lt;span&gt;Preferred Qualifications&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/b&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Knowledge of DSP algorithms and modulation techniques such as QAM&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Lab silicon validation experience&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Knowledge of Formal Verification methodologies and tools such as Jasper&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Ability to work collaboratively across business groups&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;div&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;&lt;span&gt;&lt;span&gt;Excellent communication skills (verbal and written)&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/span&gt;&lt;span&gt; &lt;/span&gt;&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;/div&gt;&lt;/div&gt;&lt;p&gt;&lt;/p&gt;&lt;h1&gt;Why Cisco? &lt;/h1&gt;&lt;p&gt;At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.&lt;/p&gt;&lt;p&gt;Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. &lt;/p&gt;&lt;p&gt;We are Cisco, and our power starts with you. &lt;/p&gt;&lt;p&gt;&lt;/p&gt;&lt;h1&gt;Message to applicants applying to work in the U.S. and/or Canada:&lt;/h1&gt;&lt;p&gt;&lt;/p&gt;&lt;p&gt;Individual pay is determined by the candidate&#39;s hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.&lt;/p&gt;&lt;p&gt;&lt;/p&gt;&lt;p&gt;U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.&lt;/p&gt;&lt;p&gt;&lt;/p&gt;&lt;p&gt;U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:&lt;/p&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees&lt;/p&gt;&lt;/li&gt;&lt;li&gt;&lt;p&gt;1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco&lt;/p&gt;&lt;/li&gt;&lt;li&gt;&lt;p&gt;Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees&lt;/p&gt;&lt;/li&gt;&lt;li&gt;&lt;p&gt;Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)&lt;/p&gt;&lt;/li&gt;&lt;li&gt;&lt;p&gt;80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next&lt;/p&gt;&lt;/li&gt;&lt;li&gt;&lt;p&gt;Additional paid time away may be requested to deal with critical or emergency issues for family members&lt;/p&gt;&lt;/li&gt;&lt;li&gt;&lt;p&gt;Optional 10 paid days per full calendar year to volunteer&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;p&gt;&lt;/p&gt;&lt;p&gt;For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.&lt;/p&gt;&lt;p&gt;&lt;/p&gt;&lt;p&gt;Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:&lt;/p&gt;&lt;ul&gt;&lt;li&gt;&lt;p&gt;.75% of incentive target for each 1% of revenue attainment up to 50% of quota;&lt;/p&gt;&lt;/li&gt;&lt;li&gt;&lt;p&gt;1.5% of incentive target for each 1% of attainment between 50% and 75%;&lt;/p&gt;&lt;/li&gt;&lt;li&gt;&lt;p&gt;1% of incentive target for each 1% of attainment between 75% and 100%; and&lt;/p&gt;&lt;/li&gt;&lt;li&gt;&lt;p&gt;Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.&lt;/p&gt;&lt;/li&gt;&lt;/ul&gt;&lt;p&gt;&lt;/p&gt;&lt;p&gt;For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.&lt;/p&gt;&lt;p&gt;&lt;/p&gt;&lt;p&gt;The applicable full salary ranges for this position, by specific state, are listed below:&lt;/p&gt;&lt;p&gt;&lt;/p&gt;&lt;p&gt;New York City Metro Area:&lt;/p&gt;$44,000.00 - $185,000.00&lt;p&gt;Non-Metro New York state &amp; Washington state: &lt;/p&gt;$44,000.00 - $185,000.00&lt;p&gt;* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.&lt;/p&gt;&lt;p&gt;** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.&lt;/p&gt;",
    "requirements": null,
    "responsibilities": null,
    "metadata": {
      "source": "generic",
      "extractionMethod": "json-ld",
      "url": "https://careers.cisco.com/global/en/job/2001867",
      "fetchedAt": "2025-11-20T19:13:09.940Z"
    }
  },
  "cachedAt": 1763665989941
}