// Seed: 4199557546
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3, id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_3 = 32'd59,
    parameter id_6 = 32'd63
) (
    id_1,
    _id_2,
    _id_3,
    id_4[id_2 : id_3],
    id_5,
    _id_6
);
  input wire _id_6;
  input wire id_5;
  input logic [7:0] id_4;
  inout wire _id_3;
  module_0 modCall_1 (id_5);
  output wire _id_2;
  output wire id_1;
  wire [-1 'd0 ^  1 : id_6] id_7;
  logic id_8;
  ;
endmodule
