

================================================================
== Vitis HLS Report for 'AWBhistogram_17_17_1080_1920_1_1_1024_s'
================================================================
* Date:           Wed Sep  4 19:39:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.409 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max   |   Type  |
    +---------+---------+----------+----------+------+---------+---------+
    |     2060|  1047498|  6.798 us|  3.457 ms|  2060|  1047498|       no|
    +---------+---------+----------+----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+------+---------+---------+
        |                                                            |                                                  |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min   |    max   |  min |   max   |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+------+---------+---------+
        |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64  |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s  |     2059|  1047497|  6.795 us|  3.457 ms|  2059|  1047497|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       12|     -|    1505|    2110|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      41|    -|
|Register         |        -|     -|       4|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     0|    1509|    2153|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64  |AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s  |       12|   0|  1505|  2110|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                  |       12|   0|  1505|  2110|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |demosaic_out_data241_read  |   9|          2|    1|          2|
    |impop_data1_write          |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  41|          9|    4|          9|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                |  2|   0|    2|          0|
    |ap_done_reg                                                              |  1|   0|    1|          0|
    |grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    |  4|   0|    4|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|  AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024>|  return value|
|p_read                               |   in|   11|     ap_none|                                        p_read|        scalar|
|p_read1                              |   in|   11|     ap_none|                                       p_read1|        scalar|
|demosaic_out_data241_dout            |   in|   30|     ap_fifo|                          demosaic_out_data241|       pointer|
|demosaic_out_data241_num_data_valid  |   in|    2|     ap_fifo|                          demosaic_out_data241|       pointer|
|demosaic_out_data241_fifo_cap        |   in|    2|     ap_fifo|                          demosaic_out_data241|       pointer|
|demosaic_out_data241_empty_n         |   in|    1|     ap_fifo|                          demosaic_out_data241|       pointer|
|demosaic_out_data241_read            |  out|    1|     ap_fifo|                          demosaic_out_data241|       pointer|
|impop_data1_din                      |  out|   30|     ap_fifo|                                   impop_data1|       pointer|
|impop_data1_num_data_valid           |   in|    2|     ap_fifo|                                   impop_data1|       pointer|
|impop_data1_fifo_cap                 |   in|    2|     ap_fifo|                                   impop_data1|       pointer|
|impop_data1_full_n                   |   in|    1|     ap_fifo|                                   impop_data1|       pointer|
|impop_data1_write                    |  out|    1|     ap_fifo|                                   impop_data1|       pointer|
|histogram_0_address0                 |  out|   10|   ap_memory|                                   histogram_0|         array|
|histogram_0_ce0                      |  out|    1|   ap_memory|                                   histogram_0|         array|
|histogram_0_we0                      |  out|    1|   ap_memory|                                   histogram_0|         array|
|histogram_0_d0                       |  out|   32|   ap_memory|                                   histogram_0|         array|
|histogram_1_address0                 |  out|   10|   ap_memory|                                   histogram_1|         array|
|histogram_1_ce0                      |  out|    1|   ap_memory|                                   histogram_1|         array|
|histogram_1_we0                      |  out|    1|   ap_memory|                                   histogram_1|         array|
|histogram_1_d0                       |  out|   32|   ap_memory|                                   histogram_1|         array|
|histogram_2_address0                 |  out|   10|   ap_memory|                                   histogram_2|         array|
|histogram_2_ce0                      |  out|    1|   ap_memory|                                   histogram_2|         array|
|histogram_2_we0                      |  out|    1|   ap_memory|                                   histogram_2|         array|
|histogram_2_d0                       |  out|   32|   ap_memory|                                   histogram_2|         array|
+-------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.94>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read13 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:622]   --->   Operation 3 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_31 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:622]   --->   Operation 4 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.94ns)   --->   "%call_ln622 = call void @AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>, i11 %p_read_31, i11 %p_read13, i30 %demosaic_out_data241, i30 %impop_data1, i32 %histogram_0, i32 %histogram_1, i32 %histogram_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:622]   --->   Operation 5 'call' 'call_ln622' <Predicate = true> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %impop_data1, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln622 = call void @AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>, i11 %p_read_31, i11 %p_read13, i30 %demosaic_out_data241, i30 %impop_data1, i32 %histogram_0, i32 %histogram_1, i32 %histogram_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:622]   --->   Operation 8 'call' 'call_ln622' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln624 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:624]   --->   Operation 9 'ret' 'ret_ln624' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ demosaic_out_data241]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ impop_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ histogram_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ histogram_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ histogram_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read13          (read         ) [ 001]
p_read_31         (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln622        (call         ) [ 000]
ret_ln624         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="demosaic_out_data241">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaic_out_data241"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="impop_data1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="impop_data1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="histogram_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="histogram_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="histogram_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_read13_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="11" slack="0"/>
<pin id="54" dir="0" index="1" bw="11" slack="0"/>
<pin id="55" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_31_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_31/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="11" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="0" index="3" bw="30" slack="0"/>
<pin id="69" dir="0" index="4" bw="30" slack="0"/>
<pin id="70" dir="0" index="5" bw="32" slack="0"/>
<pin id="71" dir="0" index="6" bw="32" slack="0"/>
<pin id="72" dir="0" index="7" bw="32" slack="0"/>
<pin id="73" dir="0" index="8" bw="32" slack="0"/>
<pin id="74" dir="0" index="9" bw="32" slack="0"/>
<pin id="75" dir="0" index="10" bw="32" slack="0"/>
<pin id="76" dir="0" index="11" bw="32" slack="0"/>
<pin id="77" dir="0" index="12" bw="32" slack="0"/>
<pin id="78" dir="0" index="13" bw="32" slack="0"/>
<pin id="79" dir="0" index="14" bw="32" slack="0"/>
<pin id="80" dir="0" index="15" bw="32" slack="0"/>
<pin id="81" dir="0" index="16" bw="32" slack="0"/>
<pin id="82" dir="0" index="17" bw="32" slack="0"/>
<pin id="83" dir="0" index="18" bw="32" slack="0"/>
<pin id="84" dir="0" index="19" bw="32" slack="0"/>
<pin id="85" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln622/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="p_read13_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="1"/>
<pin id="108" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read13 "/>
</bind>
</comp>

<comp id="111" class="1005" name="p_read_31_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="1"/>
<pin id="113" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="87"><net_src comp="58" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="88"><net_src comp="52" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="64" pin=7"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="64" pin=8"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="64" pin=9"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="64" pin=10"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="64" pin=11"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="64" pin=12"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="64" pin=13"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="64" pin=14"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="64" pin=15"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="64" pin=16"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="64" pin=17"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="64" pin=18"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="64" pin=19"/></net>

<net id="109"><net_src comp="52" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="114"><net_src comp="58" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="64" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: demosaic_out_data241 | {}
	Port: impop_data1 | {1 2 }
	Port: histogram_0 | {1 2 }
	Port: histogram_1 | {1 2 }
	Port: histogram_2 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 | {1 2 }
	Port: void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 | {1 2 }
 - Input state : 
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : p_read | {1 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : p_read1 | {1 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : demosaic_out_data241 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : histogram_0 | {}
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : histogram_1 | {}
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : histogram_2 | {}
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_5 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_2 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_11 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_8 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_4 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_1 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_10 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_7 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_3 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_9 | {1 2 }
	Port: AWBhistogram<17, 17, 1080, 1920, 1, 1, 1024> : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_6 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64 |    12   |  10.969 |   1653  |   930   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     p_read13_read_fu_52                    |    0    |    0    |    0    |    0    |
|          |                    p_read_31_read_fu_58                    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |    12   |  10.969 |   1653  |   930   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| p_read13_reg_106|   11   |
|p_read_31_reg_111|   11   |
+-----------------+--------+
|      Total      |   22   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64 |  p1  |   2  |  11  |   22   ||    9    |
| grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64 |  p2  |   2  |  11  |   22   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   44   ||  0.854  ||    18   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |   10   |  1653  |   930  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   22   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   11   |  1675  |   948  |
+-----------+--------+--------+--------+--------+
