

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  4 16:01:27 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_u2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10181|  10181|  10181|  10181|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  10179|  10179|        45|          5|          1|  2028|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 5, D = 45, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 47 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 2 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.5>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]" [cnn/conv_1.cpp:8]   --->   Operation 49 'phi' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %Filter1_Loop ]" [cnn/conv_1.cpp:30]   --->   Operation 50 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]" [cnn/conv_1.cpp:11]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln30_7, %Filter1_Loop ]" [cnn/conv_1.cpp:30]   --->   Operation 52 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%f_0_0 = phi i3 [ 0, %0 ], [ %add_ln14, %Filter1_Loop ]" [cnn/conv_1.cpp:14]   --->   Operation 53 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 54 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 55 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %c_0, 2" [cnn/conv_1.cpp:23]   --->   Operation 56 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten30, -20" [cnn/conv_1.cpp:8]   --->   Operation 57 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten30, 1" [cnn/conv_1.cpp:8]   --->   Operation 58 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop" [cnn/conv_1.cpp:8]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.48ns)   --->   "%icmp_ln11 = icmp eq i7 %indvar_flatten, -50" [cnn/conv_1.cpp:11]   --->   Operation 60 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:30]   --->   Operation 61 'select' 'select_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.21ns)   --->   "%select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:30]   --->   Operation 62 'select' 'select_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_1, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i10 %tmp to i11" [cnn/conv_1.cpp:23]   --->   Operation 64 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_1, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 65 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i7 %tmp_11 to i11" [cnn/conv_1.cpp:23]   --->   Operation 66 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23_1, %zext_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 67 'sub' 'sub_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_8)   --->   "%select_ln30_4 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn/conv_1.cpp:30]   --->   Operation 68 'select' 'select_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_9)   --->   "%select_ln30_5 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_1" [cnn/conv_1.cpp:30]   --->   Operation 69 'select' 'select_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:30]   --->   Operation 70 'xor' 'xor_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0_0, -2" [cnn/conv_1.cpp:14]   --->   Operation 71 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln14, %xor_ln30" [cnn/conv_1.cpp:30]   --->   Operation 72 'and' 'and_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 1, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 73 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_6)   --->   "%or_ln30 = or i1 %and_ln30, %icmp_ln11" [cnn/conv_1.cpp:30]   --->   Operation 74 'or' 'or_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln30_6 = select i1 %or_ln30, i3 0, i3 %f_0_0" [cnn/conv_1.cpp:30]   --->   Operation 75 'select' 'select_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.21ns)   --->   "%select_ln30_7 = select i1 %and_ln30, i5 %add_ln23_3, i5 %select_ln30" [cnn/conv_1.cpp:30]   --->   Operation 76 'select' 'select_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %select_ln30_7 to i11" [cnn/conv_1.cpp:30]   --->   Operation 77 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.63ns)   --->   "%add_ln23_4 = add i11 %sub_ln23, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 78 'add' 'add_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i11 %add_ln23_4 to i64" [cnn/conv_1.cpp:23]   --->   Operation 79 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 80 'getelementptr' 'input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln23_7 = add i5 2, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 81 'add' 'add_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_8 = select i1 %and_ln30, i5 %add_ln23_7, i5 %select_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 82 'select' 'select_ln30_8' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i5 %select_ln30_8 to i11" [cnn/conv_1.cpp:30]   --->   Operation 83 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.63ns)   --->   "%add_ln23_8 = add i11 %sub_ln23, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 84 'add' 'add_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i11 %add_ln23_8 to i64" [cnn/conv_1.cpp:23]   --->   Operation 85 'zext' 'zext_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 86 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln23_11 = add i5 3, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 87 'add' 'add_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_9 = select i1 %and_ln30, i5 %add_ln23_11, i5 %select_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 88 'select' 'select_ln30_9' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln30_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 89 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i3 %select_ln30_6 to i4" [cnn/conv_1.cpp:23]   --->   Operation 90 'zext' 'zext_ln23_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%conv_1_weights_addr = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 91 'getelementptr' 'conv_1_weights_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln23_15 = add i4 6, %zext_ln23_18" [cnn/conv_1.cpp:23]   --->   Operation 92 'add' 'add_ln23_15' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i4 %add_ln23_15 to i64" [cnn/conv_1.cpp:23]   --->   Operation 93 'zext' 'zext_ln23_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_1 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_19" [cnn/conv_1.cpp:23]   --->   Operation 94 'getelementptr' 'conv_1_weights_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 8" [cnn/conv_1.cpp:23]   --->   Operation 95 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 96 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 8" [cnn/conv_1.cpp:23]   --->   Operation 97 'load' 'conv_1_weights_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 98 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln14 = or i3 %select_ln30_6, 1" [cnn/conv_1.cpp:14]   --->   Operation 99 'or' 'or_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i3 %or_ln14 to i64" [cnn/conv_1.cpp:23]   --->   Operation 100 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln23_28 = zext i3 %or_ln14 to i4" [cnn/conv_1.cpp:23]   --->   Operation 101 'zext' 'zext_ln23_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_9 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 102 'getelementptr' 'conv_1_weights_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.73ns)   --->   "%add_ln23_21 = add i4 6, %zext_ln23_28" [cnn/conv_1.cpp:23]   --->   Operation 103 'add' 'add_ln23_21' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i4 %add_ln23_21 to i64" [cnn/conv_1.cpp:23]   --->   Operation 104 'zext' 'zext_ln23_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_10 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_29" [cnn/conv_1.cpp:23]   --->   Operation 105 'getelementptr' 'conv_1_weights_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4" [cnn/conv_1.cpp:23]   --->   Operation 106 'load' 'conv_1_weights_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4" [cnn/conv_1.cpp:23]   --->   Operation 107 'load' 'conv_1_weights_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 108 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn/conv_1.cpp:23]   --->   Operation 108 'add' 'add_ln23' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.21ns)   --->   "%select_ln30_2 = select i1 %icmp_ln11, i5 %add_ln23, i5 %r" [cnn/conv_1.cpp:30]   --->   Operation 109 'select' 'select_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_2, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 110 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i10 %tmp_12 to i11" [cnn/conv_1.cpp:23]   --->   Operation 111 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_2, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 112 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i7 %tmp_13 to i11" [cnn/conv_1.cpp:23]   --->   Operation 113 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.73ns)   --->   "%sub_ln23_1 = sub i11 %zext_ln23_3, %zext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 114 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln30_3 = select i1 %icmp_ln11, i5 3, i5 2" [cnn/conv_1.cpp:30]   --->   Operation 115 'select' 'select_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln30 = add i5 %r_0, %select_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 116 'add' 'add_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.63ns)   --->   "%add_ln23_5 = add i11 %sub_ln23_1, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 117 'add' 'add_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i11 %add_ln23_5 to i64" [cnn/conv_1.cpp:23]   --->   Operation 118 'zext' 'zext_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 119 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i5 %select_ln30_9 to i11" [cnn/conv_1.cpp:30]   --->   Operation 120 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.63ns)   --->   "%add_ln23_12 = add i11 %sub_ln23, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 121 'add' 'add_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i11 %add_ln23_12 to i64" [cnn/conv_1.cpp:23]   --->   Operation 122 'zext' 'zext_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 123 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i3 %select_ln30_6 to i5" [cnn/conv_1.cpp:23]   --->   Operation 124 'zext' 'zext_ln23_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.78ns)   --->   "%add_ln23_16 = add i5 12, %zext_ln23_17" [cnn/conv_1.cpp:23]   --->   Operation 125 'add' 'add_ln23_16' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln23_20 = zext i5 %add_ln23_16 to i64" [cnn/conv_1.cpp:23]   --->   Operation 126 'zext' 'zext_ln23_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_2 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_20" [cnn/conv_1.cpp:23]   --->   Operation 127 'getelementptr' 'conv_1_weights_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.78ns)   --->   "%add_ln23_17 = add i5 -14, %zext_ln23_17" [cnn/conv_1.cpp:23]   --->   Operation 128 'add' 'add_ln23_17' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln23_21 = zext i5 %add_ln23_17 to i64" [cnn/conv_1.cpp:23]   --->   Operation 129 'zext' 'zext_ln23_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_3 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_21" [cnn/conv_1.cpp:23]   --->   Operation 130 'getelementptr' 'conv_1_weights_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 8" [cnn/conv_1.cpp:23]   --->   Operation 131 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 132 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 132 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 133 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 133 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 8" [cnn/conv_1.cpp:23]   --->   Operation 134 'load' 'conv_1_weights_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 135 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 135 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 136 [2/2] (12.3ns)   --->   "%tmp_0_0_1 = fmul float %conv_1_weights_load_1, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 136 'fmul' 'tmp_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [2/2] (3.25ns)   --->   "%conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 8" [cnn/conv_1.cpp:23]   --->   Operation 137 'load' 'conv_1_weights_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 138 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 138 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 139 [2/2] (3.25ns)   --->   "%conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 8" [cnn/conv_1.cpp:23]   --->   Operation 139 'load' 'conv_1_weights_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 140 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln23_27 = zext i3 %or_ln14 to i5" [cnn/conv_1.cpp:23]   --->   Operation 141 'zext' 'zext_ln23_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.78ns)   --->   "%add_ln23_22 = add i5 12, %zext_ln23_27" [cnn/conv_1.cpp:23]   --->   Operation 142 'add' 'add_ln23_22' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln23_30 = zext i5 %add_ln23_22 to i64" [cnn/conv_1.cpp:23]   --->   Operation 143 'zext' 'zext_ln23_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_11 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_30" [cnn/conv_1.cpp:23]   --->   Operation 144 'getelementptr' 'conv_1_weights_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.78ns)   --->   "%add_ln23_23 = add i5 -14, %zext_ln23_27" [cnn/conv_1.cpp:23]   --->   Operation 145 'add' 'add_ln23_23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln23_31 = zext i5 %add_ln23_23 to i64" [cnn/conv_1.cpp:23]   --->   Operation 146 'zext' 'zext_ln23_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_12 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_31" [cnn/conv_1.cpp:23]   --->   Operation 147 'getelementptr' 'conv_1_weights_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 148 [1/2] (3.25ns)   --->   "%conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4" [cnn/conv_1.cpp:23]   --->   Operation 148 'load' 'conv_1_weights_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 149 [2/2] (12.3ns)   --->   "%tmp_1_39 = fmul float %conv_1_weights_load_9, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 149 'fmul' 'tmp_1_39' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/2] (3.25ns)   --->   "%conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4" [cnn/conv_1.cpp:23]   --->   Operation 150 'load' 'conv_1_weights_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 151 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_load_10, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 151 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [2/2] (3.25ns)   --->   "%conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4" [cnn/conv_1.cpp:23]   --->   Operation 152 'load' 'conv_1_weights_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 153 [2/2] (3.25ns)   --->   "%conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4" [cnn/conv_1.cpp:23]   --->   Operation 153 'load' 'conv_1_weights_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 154 [1/1] (1.87ns)   --->   "%add_ln11 = add i7 1, %indvar_flatten" [cnn/conv_1.cpp:11]   --->   Operation 154 'add' 'add_ln11' <Predicate = (!icmp_ln8 & !icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln30, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 155 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i10 %tmp_10 to i11" [cnn/conv_1.cpp:23]   --->   Operation 156 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln30, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 157 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i7 %tmp_14 to i11" [cnn/conv_1.cpp:23]   --->   Operation 158 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.73ns)   --->   "%sub_ln23_2 = sub i11 %zext_ln23_6, %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 159 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (1.63ns)   --->   "%add_ln23_6 = add i11 %sub_ln23_2, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 160 'add' 'add_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (1.63ns)   --->   "%add_ln23_9 = add i11 %sub_ln23_1, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 161 'add' 'add_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i11 %add_ln23_9 to i64" [cnn/conv_1.cpp:23]   --->   Operation 162 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 163 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (1.63ns)   --->   "%add_ln23_10 = add i11 %sub_ln23_2, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 164 'add' 'add_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (1.63ns)   --->   "%add_ln23_13 = add i11 %sub_ln23_1, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 165 'add' 'add_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i11 %add_ln23_13 to i64" [cnn/conv_1.cpp:23]   --->   Operation 166 'zext' 'zext_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 167 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.63ns)   --->   "%add_ln23_14 = add i11 %sub_ln23_2, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 168 'add' 'add_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i3 %select_ln30_6 to i6" [cnn/conv_1.cpp:23]   --->   Operation 169 'zext' 'zext_ln23_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %select_ln30_6)" [cnn/conv_1.cpp:23]   --->   Operation 170 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_4 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_16" [cnn/conv_1.cpp:23]   --->   Operation 171 'getelementptr' 'conv_1_weights_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (1.82ns)   --->   "%add_ln23_18 = add i6 30, %zext_ln23_16" [cnn/conv_1.cpp:23]   --->   Operation 172 'add' 'add_ln23_18' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln23_22 = zext i6 %add_ln23_18 to i64" [cnn/conv_1.cpp:23]   --->   Operation 173 'zext' 'zext_ln23_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_5 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_22" [cnn/conv_1.cpp:23]   --->   Operation 174 'getelementptr' 'conv_1_weights_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 175 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 175 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/2] (12.3ns)   --->   "%tmp_0_0_1 = fmul float %conv_1_weights_load_1, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 176 'fmul' 'tmp_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/2] (3.25ns)   --->   "%conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 8" [cnn/conv_1.cpp:23]   --->   Operation 177 'load' 'conv_1_weights_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 178 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 178 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 179 [2/2] (12.3ns)   --->   "%tmp_0_0_2 = fmul float %conv_1_weights_load_2, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 179 'fmul' 'tmp_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/2] (3.25ns)   --->   "%conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 8" [cnn/conv_1.cpp:23]   --->   Operation 180 'load' 'conv_1_weights_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 181 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 181 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 182 [2/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_load_3, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 182 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [2/2] (3.25ns)   --->   "%conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 8" [cnn/conv_1.cpp:23]   --->   Operation 183 'load' 'conv_1_weights_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 184 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 184 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 185 [2/2] (3.25ns)   --->   "%conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 8" [cnn/conv_1.cpp:23]   --->   Operation 185 'load' 'conv_1_weights_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 186 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 186 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln23_26 = zext i3 %or_ln14 to i6" [cnn/conv_1.cpp:23]   --->   Operation 187 'zext' 'zext_ln23_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %or_ln14)" [cnn/conv_1.cpp:23]   --->   Operation 188 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_13 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_18" [cnn/conv_1.cpp:23]   --->   Operation 189 'getelementptr' 'conv_1_weights_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (1.82ns)   --->   "%add_ln23_24 = add i6 30, %zext_ln23_26" [cnn/conv_1.cpp:23]   --->   Operation 190 'add' 'add_ln23_24' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln23_32 = zext i6 %add_ln23_24 to i64" [cnn/conv_1.cpp:23]   --->   Operation 191 'zext' 'zext_ln23_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_14 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_32" [cnn/conv_1.cpp:23]   --->   Operation 192 'getelementptr' 'conv_1_weights_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 193 [1/2] (12.3ns)   --->   "%tmp_1_39 = fmul float %conv_1_weights_load_9, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 193 'fmul' 'tmp_1_39' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_load_10, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 194 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/2] (3.25ns)   --->   "%conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4" [cnn/conv_1.cpp:23]   --->   Operation 195 'load' 'conv_1_weights_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 196 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_load_11, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 196 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/2] (3.25ns)   --->   "%conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4" [cnn/conv_1.cpp:23]   --->   Operation 197 'load' 'conv_1_weights_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 198 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_load_12, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 198 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [2/2] (3.25ns)   --->   "%conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4" [cnn/conv_1.cpp:23]   --->   Operation 199 'load' 'conv_1_weights_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 200 [2/2] (3.25ns)   --->   "%conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4" [cnn/conv_1.cpp:23]   --->   Operation 200 'load' 'conv_1_weights_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 201 'sext' 'sext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 202 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i11 %add_ln23_10 to i64" [cnn/conv_1.cpp:23]   --->   Operation 203 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 204 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (1.82ns)   --->   "%add_ln23_19 = add i6 -28, %zext_ln23_16" [cnn/conv_1.cpp:23]   --->   Operation 205 'add' 'add_ln23_19' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln23_23 = zext i6 %add_ln23_19 to i64" [cnn/conv_1.cpp:23]   --->   Operation 206 'zext' 'zext_ln23_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_6 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_23" [cnn/conv_1.cpp:23]   --->   Operation 207 'getelementptr' 'conv_1_weights_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (1.82ns)   --->   "%add_ln23_20 = add i6 -22, %zext_ln23_16" [cnn/conv_1.cpp:23]   --->   Operation 208 'add' 'add_ln23_20' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln23_24 = zext i6 %add_ln23_20 to i64" [cnn/conv_1.cpp:23]   --->   Operation 209 'zext' 'zext_ln23_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_7 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_24" [cnn/conv_1.cpp:23]   --->   Operation 210 'getelementptr' 'conv_1_weights_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 211 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 211 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/2] (12.3ns)   --->   "%tmp_0_0_2 = fmul float %conv_1_weights_load_2, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 212 'fmul' 'tmp_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_load_3, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 213 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/2] (3.25ns)   --->   "%conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 8" [cnn/conv_1.cpp:23]   --->   Operation 214 'load' 'conv_1_weights_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 215 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 215 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 216 [2/2] (12.3ns)   --->   "%tmp_0_1_1 = fmul float %conv_1_weights_load_4, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 216 'fmul' 'tmp_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/2] (3.25ns)   --->   "%conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 8" [cnn/conv_1.cpp:23]   --->   Operation 217 'load' 'conv_1_weights_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 218 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 218 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 219 [2/2] (12.3ns)   --->   "%tmp_0_1_2 = fmul float %conv_1_weights_load_5, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 219 'fmul' 'tmp_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [2/2] (3.25ns)   --->   "%conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 8" [cnn/conv_1.cpp:23]   --->   Operation 220 'load' 'conv_1_weights_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 221 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 221 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 222 [2/2] (3.25ns)   --->   "%conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 8" [cnn/conv_1.cpp:23]   --->   Operation 222 'load' 'conv_1_weights_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 223 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 223 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_5 : Operation 224 [1/1] (1.82ns)   --->   "%add_ln23_25 = add i6 -28, %zext_ln23_26" [cnn/conv_1.cpp:23]   --->   Operation 224 'add' 'add_ln23_25' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln23_33 = zext i6 %add_ln23_25 to i64" [cnn/conv_1.cpp:23]   --->   Operation 225 'zext' 'zext_ln23_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_15 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_33" [cnn/conv_1.cpp:23]   --->   Operation 226 'getelementptr' 'conv_1_weights_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (1.82ns)   --->   "%add_ln23_26 = add i6 -22, %zext_ln23_26" [cnn/conv_1.cpp:23]   --->   Operation 227 'add' 'add_ln23_26' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln23_34 = zext i6 %add_ln23_26 to i64" [cnn/conv_1.cpp:23]   --->   Operation 228 'zext' 'zext_ln23_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_16 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_34" [cnn/conv_1.cpp:23]   --->   Operation 229 'getelementptr' 'conv_1_weights_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 230 [4/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1_39, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 230 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_load_11, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 231 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_load_12, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 232 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/2] (3.25ns)   --->   "%conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4" [cnn/conv_1.cpp:23]   --->   Operation 233 'load' 'conv_1_weights_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 234 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_load_13, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 234 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/2] (3.25ns)   --->   "%conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4" [cnn/conv_1.cpp:23]   --->   Operation 235 'load' 'conv_1_weights_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 236 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_load_14, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 236 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [2/2] (3.25ns)   --->   "%conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4" [cnn/conv_1.cpp:23]   --->   Operation 237 'load' 'conv_1_weights_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 238 [2/2] (3.25ns)   --->   "%conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4" [cnn/conv_1.cpp:23]   --->   Operation 238 'load' 'conv_1_weights_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i11 %add_ln23_14 to i64" [cnn/conv_1.cpp:23]   --->   Operation 239 'zext' 'zext_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_14" [cnn/conv_1.cpp:23]   --->   Operation 240 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %select_ln30_6)" [cnn/conv_1.cpp:23]   --->   Operation 241 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_8 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_17" [cnn/conv_1.cpp:23]   --->   Operation 242 'getelementptr' 'conv_1_weights_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 243 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 243 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/2] (12.3ns)   --->   "%tmp_0_1_1 = fmul float %conv_1_weights_load_4, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 244 'fmul' 'tmp_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/2] (12.3ns)   --->   "%tmp_0_1_2 = fmul float %conv_1_weights_load_5, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 245 'fmul' 'tmp_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/2] (3.25ns)   --->   "%conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 8" [cnn/conv_1.cpp:23]   --->   Operation 246 'load' 'conv_1_weights_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 247 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 247 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 248 [2/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_load_6, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 248 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/2] (3.25ns)   --->   "%conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 8" [cnn/conv_1.cpp:23]   --->   Operation 249 'load' 'conv_1_weights_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 250 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 250 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 251 [2/2] (12.3ns)   --->   "%tmp_0_2_1 = fmul float %conv_1_weights_load_7, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 251 'fmul' 'tmp_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [2/2] (3.25ns)   --->   "%conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 8" [cnn/conv_1.cpp:23]   --->   Operation 252 'load' 'conv_1_weights_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 253 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 253 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %or_ln14)" [cnn/conv_1.cpp:23]   --->   Operation 254 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_17 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_19" [cnn/conv_1.cpp:23]   --->   Operation 255 'getelementptr' 'conv_1_weights_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 256 [3/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1_39, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 256 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_load_13, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 257 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_load_14, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 258 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/2] (3.25ns)   --->   "%conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4" [cnn/conv_1.cpp:23]   --->   Operation 259 'load' 'conv_1_weights_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 260 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_load_15, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 260 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/2] (3.25ns)   --->   "%conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4" [cnn/conv_1.cpp:23]   --->   Operation 261 'load' 'conv_1_weights_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 262 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_load_16, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 262 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [2/2] (3.25ns)   --->   "%conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4" [cnn/conv_1.cpp:23]   --->   Operation 263 'load' 'conv_1_weights_load_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 264 [1/1] (1.65ns)   --->   "%add_ln14 = add i3 2, %select_ln30_6" [cnn/conv_1.cpp:14]   --->   Operation 264 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.99ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i7 1, i7 %add_ln11" [cnn/conv_1.cpp:11]   --->   Operation 265 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 266 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 266 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_load_6, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 267 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/2] (12.3ns)   --->   "%tmp_0_2_1 = fmul float %conv_1_weights_load_7, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 268 'fmul' 'tmp_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [1/2] (3.25ns)   --->   "%conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 8" [cnn/conv_1.cpp:23]   --->   Operation 269 'load' 'conv_1_weights_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_7 : Operation 270 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 270 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_7 : Operation 271 [2/2] (12.3ns)   --->   "%tmp_0_2_2 = fmul float %conv_1_weights_load_8, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 271 'fmul' 'tmp_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [2/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1_39, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 272 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_load_15, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 273 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_load_16, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 274 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/2] (3.25ns)   --->   "%conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4" [cnn/conv_1.cpp:23]   --->   Operation 275 'load' 'conv_1_weights_load_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_7 : Operation 276 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_load_17, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 276 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 277 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 277 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/2] (12.3ns)   --->   "%tmp_0_2_2 = fmul float %conv_1_weights_load_8, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 278 'fmul' 'tmp_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1_39, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 279 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_load_17, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 280 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 281 [4/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 281 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [4/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 282 'fadd' 'w_sum_4_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 283 [3/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 283 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [3/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 284 'fadd' 'w_sum_4_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 285 [2/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 285 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [2/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 286 'fadd' 'w_sum_4_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 287 [1/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 287 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 288 'fadd' 'w_sum_4_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 289 [4/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 289 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [4/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 290 'fadd' 'w_sum_4_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 291 [3/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 291 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 292 [3/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 292 'fadd' 'w_sum_4_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 293 [2/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 293 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 294 [2/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 294 'fadd' 'w_sum_4_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 295 [1/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 295 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 296 [1/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 296 'fadd' 'w_sum_4_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 297 [4/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 297 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [4/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 298 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 299 [3/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 299 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [3/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 300 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 301 [2/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 301 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [2/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 302 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 303 [1/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 303 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 304 [1/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 304 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 305 [4/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 305 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 306 [4/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 306 'fadd' 'w_sum_4_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 307 [3/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 307 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 308 [3/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 308 'fadd' 'w_sum_4_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 309 [2/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 309 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [2/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 310 'fadd' 'w_sum_4_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 311 [1/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 311 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 312 [1/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 312 'fadd' 'w_sum_4_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 313 [4/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 313 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 314 [4/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 314 'fadd' 'w_sum_4_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 315 [3/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 315 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 316 [3/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 316 'fadd' 'w_sum_4_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 317 [2/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 317 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 318 [2/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 318 'fadd' 'w_sum_4_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 319 [1/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 319 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 320 [1/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 320 'fadd' 'w_sum_4_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 321 [4/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 321 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 322 [4/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 322 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 323 [3/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 323 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 324 [3/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 324 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 325 [2/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 325 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 326 [2/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 326 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 327 [1/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 327 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 328 [1/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 328 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 329 [4/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 329 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 330 [4/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 330 'fadd' 'w_sum_4_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 331 [3/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 331 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 332 [3/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 332 'fadd' 'w_sum_4_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 333 [2/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 333 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 334 [2/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 334 'fadd' 'w_sum_4_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 335 [1/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 335 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 336 [1/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 336 'fadd' 'w_sum_4_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 337 [4/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 337 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 338 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:26]   --->   Operation 338 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 339 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 8" [cnn/conv_1.cpp:26]   --->   Operation 339 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_37 : Operation 340 [4/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 340 'fadd' 'w_sum_4_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 341 [3/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 341 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 342 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 8" [cnn/conv_1.cpp:26]   --->   Operation 342 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_38 : Operation 343 [3/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 343 'fadd' 'w_sum_4_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 344 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_1 = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23_5" [cnn/conv_1.cpp:26]   --->   Operation 344 'getelementptr' 'conv_1_bias_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_38 : Operation 345 [2/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 345 'load' 'conv_1_bias_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 346 [2/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 346 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 347 [2/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 347 'fadd' 'w_sum_4_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 348 [1/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 348 'load' 'conv_1_bias_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 349 [1/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 349 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 350 [1/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 350 'fadd' 'w_sum_4_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 351 [4/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 351 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 352 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 352 'fadd' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 353 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 353 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 354 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 354 'fadd' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 355 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 355 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 356 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 356 'fadd' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 15.9>
ST_44 : Operation 357 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 357 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 358 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum_s, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 358 'fcmp' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 359 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 359 'fadd' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.9>
ST_45 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %select_ln30_1 to i10" [cnn/conv_1.cpp:30]   --->   Operation 360 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 361 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30 = mul i10 26, %zext_ln30" [cnn/conv_1.cpp:30]   --->   Operation 361 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %select_ln30_7 to i10" [cnn/conv_1.cpp:30]   --->   Operation 362 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 363 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_1 = add i10 %mul_ln30, %zext_ln30_1" [cnn/conv_1.cpp:30]   --->   Operation 363 'add' 'add_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 364 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30_1, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 364 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30_1, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 365 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i11 %tmp_15 to i13" [cnn/conv_1.cpp:30]   --->   Operation 366 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 367 [1/1] (1.67ns)   --->   "%sub_ln30 = sub i13 %p_shl_cast, %zext_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 367 'sub' 'sub_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i3 %select_ln30_6 to i13" [cnn/conv_1.cpp:23]   --->   Operation 368 'zext' 'zext_ln23_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 369 [1/1] (1.67ns)   --->   "%add_ln30_2 = add i13 %sub_ln30, %zext_ln23_15" [cnn/conv_1.cpp:30]   --->   Operation 369 'add' 'add_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i13 %add_ln30_2 to i64" [cnn/conv_1.cpp:30]   --->   Operation 370 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 371 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 371 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum_s to i32" [cnn/conv_1.cpp:29]   --->   Operation 372 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 373 'partselect' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 374 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 375 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_s, -1" [cnn/conv_1.cpp:29]   --->   Operation 375 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 376 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 376 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 377 'or' 'or_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 378 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum_s, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 378 'fcmp' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_7" [cnn/conv_1.cpp:29]   --->   Operation 379 'and' 'and_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 380 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %w_sum_s, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 380 'select' 'select_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 381 [1/1] (3.25ns)   --->   "store float %select_ln29, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 381 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_45 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i3 %or_ln14 to i13" [cnn/conv_1.cpp:23]   --->   Operation 382 'zext' 'zext_ln23_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 383 [1/1] (1.67ns)   --->   "%add_ln30_3 = add i13 %sub_ln30, %zext_ln23_25" [cnn/conv_1.cpp:30]   --->   Operation 383 'add' 'add_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 384 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum_1, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 384 'fcmp' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 9.66>
ST_46 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 385 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 386 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2028, i64 2028, i64 2028)"   --->   Operation 386 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 387 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str230) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 388 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str230)" [cnn/conv_1.cpp:15]   --->   Operation 389 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str331) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 390 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 391 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str230, i32 %tmp_6)" [cnn/conv_1.cpp:34]   --->   Operation 391 'specregionend' 'empty_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i13 %add_ln30_3 to i64" [cnn/conv_1.cpp:30]   --->   Operation 392 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 393 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_7" [cnn/conv_1.cpp:30]   --->   Operation 393 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %w_sum_1 to i32" [cnn/conv_1.cpp:29]   --->   Operation 394 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 395 'partselect' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [cnn/conv_1.cpp:29]   --->   Operation 396 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_46 : Operation 397 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_8, -1" [cnn/conv_1.cpp:29]   --->   Operation 397 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 398 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_3, 0" [cnn/conv_1.cpp:29]   --->   Operation 398 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%or_ln29_3 = or i1 %icmp_ln29_9, %icmp_ln29_8" [cnn/conv_1.cpp:29]   --->   Operation 399 'or' 'or_ln29_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 400 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum_1, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 400 'fcmp' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%and_ln29_3 = and i1 %or_ln29_3, %tmp_9" [cnn/conv_1.cpp:29]   --->   Operation 401 'and' 'and_ln29_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, float %w_sum_1, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 402 'select' 'select_ln29_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 403 [1/1] (3.25ns)   --->   "store float %select_ln29_1, float* %conv_out_addr_1, align 4" [cnn/conv_1.cpp:30]   --->   Operation 403 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_46 : Operation 404 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:14]   --->   Operation 404 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 47 <SV = 2> <Delay = 0.00>
ST_47 : Operation 405 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 405 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten30', cnn/conv_1.cpp:8) with incoming values : ('add_ln8', cnn/conv_1.cpp:8) [7]  (1.77 ns)

 <State 2>: 10.6ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', cnn/conv_1.cpp:11) with incoming values : ('select_ln11', cnn/conv_1.cpp:11) [9]  (0 ns)
	'icmp' operation ('icmp_ln11', cnn/conv_1.cpp:11) [21]  (1.49 ns)
	'select' operation ('select_ln30', cnn/conv_1.cpp:30) [22]  (1.22 ns)
	'add' operation ('add_ln23_3', cnn/conv_1.cpp:23) [50]  (1.78 ns)
	'select' operation ('select_ln30_7', cnn/conv_1.cpp:30) [54]  (1.22 ns)
	'add' operation ('add_ln23_4', cnn/conv_1.cpp:23) [57]  (1.64 ns)
	'getelementptr' operation ('input_addr', cnn/conv_1.cpp:23) [59]  (0 ns)
	'load' operation ('input_load', cnn/conv_1.cpp:23) on array 'input_r' [130]  (3.25 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load', cnn/conv_1.cpp:23) on array 'conv_1_weights' [129]  (3.25 ns)
	'fmul' operation ('tmp_1', cnn/conv_1.cpp:23) [131]  (12.4 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_2', cnn/conv_1.cpp:23) on array 'conv_1_weights' [137]  (3.25 ns)
	'fmul' operation ('tmp_0_0_2', cnn/conv_1.cpp:23) [139]  (12.4 ns)

 <State 5>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_4', cnn/conv_1.cpp:23) on array 'conv_1_weights' [145]  (3.25 ns)
	'fmul' operation ('tmp_0_1_1', cnn/conv_1.cpp:23) [147]  (12.4 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_6', cnn/conv_1.cpp:23) on array 'conv_1_weights' [153]  (3.25 ns)
	'fmul' operation ('tmp_0_2', cnn/conv_1.cpp:23) [155]  (12.4 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_8', cnn/conv_1.cpp:23) on array 'conv_1_weights' [161]  (3.25 ns)
	'fmul' operation ('tmp_0_2_2', cnn/conv_1.cpp:23) [163]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_0_2_2', cnn/conv_1.cpp:23) [163]  (12.4 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [136]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [136]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [136]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [136]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [140]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [140]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [140]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [140]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [144]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [144]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [144]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [144]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [148]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [148]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [148]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [148]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [152]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [152]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [152]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [152]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [156]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [156]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [156]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [156]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [164]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [164]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [164]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [164]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [167]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [167]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [167]  (10.5 ns)

 <State 44>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [167]  (10.5 ns)
	'fcmp' operation ('tmp_7', cnn/conv_1.cpp:29) [174]  (5.43 ns)

 <State 45>: 13ns
The critical path consists of the following:
	'mul' operation of DSP[66] ('mul_ln30', cnn/conv_1.cpp:30) [30]  (3.36 ns)
	'add' operation of DSP[66] ('add_ln30_1', cnn/conv_1.cpp:30) [66]  (3.02 ns)
	'sub' operation ('sub_ln30', cnn/conv_1.cpp:30) [70]  (1.68 ns)
	'add' operation ('add_ln30_2', cnn/conv_1.cpp:30) [126]  (1.68 ns)
	'getelementptr' operation ('conv_out_addr', cnn/conv_1.cpp:30) [128]  (0 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'select_ln29', cnn/conv_1.cpp:29 on array 'conv_out' [177]  (3.25 ns)

 <State 46>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', cnn/conv_1.cpp:29) [247]  (5.43 ns)
	'and' operation ('and_ln29_3', cnn/conv_1.cpp:29) [248]  (0 ns)
	'select' operation ('select_ln29_1', cnn/conv_1.cpp:29) [249]  (0.978 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'select_ln29_1', cnn/conv_1.cpp:29 on array 'conv_out' [250]  (3.25 ns)

 <State 47>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
