Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Mar  8 17:56:35 2016
| Host         : vir-Lenovo-Z580 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_control_sets -verbose -file bcdcounter_control_sets_placed.rpt
| Design       : bcdcounter
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     9 |
| Minimum Number of register sites lost to control set restrictions |    37 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-----------------+------------------+------------------+----------------+
|   Clock Signal   |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-----------------+------------------+------------------+----------------+
|  trigger_BUFG    |                 |                  |                1 |              4 |
|  trigger_BUFG    | val[11]_i_1_n_0 |                  |                3 |              4 |
|  trigger_BUFG    | val[15]_i_1_n_0 |                  |                3 |              4 |
|  trigger_BUFG    | val[19]_i_1_n_0 |                  |                3 |              4 |
|  trigger_BUFG    | val[23]_i_1_n_0 |                  |                2 |              4 |
|  trigger_BUFG    | val[27]_i_1_n_0 |                  |                2 |              4 |
|  trigger_BUFG    | val[31]_i_1_n_0 |                  |                3 |              4 |
|  trigger_BUFG    | val[7]_i_1_n_0  |                  |                2 |              4 |
|  clock_IBUF_BUFG |                 |                  |                8 |             27 |
+------------------+-----------------+------------------+------------------+----------------+


