INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Matrix_Multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiplier
WARNING: [VRFC 10-543] converting concatenation to assignment pattern [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Matrix_Multiplier.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accordian_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accordian_Segment
WARNING: [VRFC 10-3467] initial value of parameter 'SEGMENT_INDEX' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'ADD_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
