#ifndef _CSLR_SPIO_008_H_
#define _CSLR_SPIO_008_H_

#include <cslr.h>

#include "tistdtypes.h"


/* Minimum unit = 4 bytes */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 PID;
    volatile Uint32 CTRL0;
    volatile Uint32 CTRL1;
    volatile Uint32 INTEN;
    volatile Uint32 INTEN_SET;
    volatile Uint32 INTEN_CLR;
    volatile Uint32 STATUS;
    volatile Uint32 STATUS_CLR;
    volatile Uint32 EMU_CTRL;
    volatile Uint32 ASYNC_TX_WAIT;
    volatile Uint32 PAT_SENSE_CFG;
    volatile Uint32 PAT_STORE_ADDRESS;
    volatile Uint32 PMT_SENSE_CFG;
    volatile Uint32 PMT_STORE_ADDRESS;
    volatile Uint32 BOUNDARY_SENSING_PACKET_IN;
    volatile Uint32 BSP_STORE_ADDR;
    volatile Uint32 PCR_SENSE_CFG;
    volatile Uint32 PID0_FILTER_CFG;
    volatile Uint32 PID1_FILTER_CFG;
    volatile Uint32 PID2_FILTER_CFG;
    volatile Uint32 PID3_FILTER_CFG;
    volatile Uint32 PID4_FILTER_CFG;
    volatile Uint32 PID5_FILTER_CFG;
    volatile Uint32 PID6_FILTER_CFG;
    volatile Uint32 BYPASS_MODE_CFG;
    volatile Uint32 TX_ATS_INIT;
    volatile Uint32 TX_ATS_MONITOR;
    volatile Uint32 VBUS_WR_STATUS;
    volatile Uint32 RSVD0[4];
    volatile Uint32 STC_INIT_CTRL;
    volatile Uint32 STC_INIT_VAL;
    volatile Uint32 STC_INT_ENTRY_00;
    volatile Uint32 STC_INT_ENTRY_01;
    volatile Uint32 STC_INT_ENTRY_02;
    volatile Uint32 STC_INT_ENTRY_03;
    volatile Uint32 STC_INT_ENTRY_04;
    volatile Uint32 STC_INT_ENTRY_05;
    volatile Uint32 STC_INT_ENTRY_06;
    volatile Uint32 STC_INT_ENTRY_07;
    volatile Uint32 RSVD1[6];
    volatile Uint32 RING_BUFFER_WRITE_CHANNEL_CONTROL;
    volatile Uint32 RING_BUF_WR_CH0_START_ADDR;
    volatile Uint32 RING_BUF_WR_CH0_END_ADDR;
    volatile Uint32 RING_BUF_WR_CH0_RD_POINT_ADDR;
    volatile Uint32 RING_BUF_WR_CH0_SUB;
    volatile Uint32 RING_BUF_WR_CH0_PR_ADDR;
    volatile Uint32 RSVD2[2];
    volatile Uint32 RING_BUF_WR_CH1_START_ADDR;
    volatile Uint32 RING_BUF_WR_CH1_END_ADDR;
    volatile Uint32 RING_BUF_WR_CH1_RD_POINT_ADDR;
    volatile Uint32 RING_BUF_WR_CH1_SUB;
    volatile Uint32 RING_BUF_WR_CH1_PR_ADDR;
    volatile Uint32 RSVD3[3];
    volatile Uint32 RING_BUF_WR_CH2_START_ADDR;
    volatile Uint32 RING_BUF_WR_CH2_END_ADDR;
    volatile Uint32 RING_BUF_WR_CH2_RD_POINT_ADDR;
    volatile Uint32 RING_BUF_WR_CH2_SUB;
    volatile Uint32 RING_BUF_WR_CH2_PR_ADDR;
    volatile Uint32 RSVD4[3];
    volatile Uint32 RING_BUF_WR_CH3_START_ADDR;
    volatile Uint32 RING_BUF_WR_CH3_END_ADDR;
    volatile Uint32 RING_BUF_WR_CH3_RD_POINT_ADDR;
    volatile Uint32 RING_BUF_WR_CH3_SUB;
    volatile Uint32 RING_BUF_WR_CH3_PR_ADDR;
    volatile Uint32 RSVD5[3];
    volatile Uint32 RING_BUF_WR_CH4_START_ADDR;
    volatile Uint32 RING_BUF_WR_CH4_END_ADDR;
    volatile Uint32 RING_BUF_WR_CH4_RD_POINT_ADDR;
    volatile Uint32 RING_BUF_WR_CH4_SUB;
    volatile Uint32 RING_BUF_WR_CH4_PR_ADDR;
    volatile Uint32 RSVD6[3];
    volatile Uint32 RING_BUF_WR_CH5_START_ADDR;
    volatile Uint32 RING_BUF_WR_CH5_END_ADDR;
    volatile Uint32 RING_BUF_WR_CH5_RD_POINT_ADDR;
    volatile Uint32 RING_BUF_WR_CH5_SUB;
    volatile Uint32 RING_BUF_WR_CH5_PR_ADDR;
    volatile Uint32 RSVD7[3];
    volatile Uint32 RING_BUF_WR_CH6_START_ADDR;
    volatile Uint32 RING_BUF_WR_CH6_END_ADDR;
    volatile Uint32 RING_BUF_WR_CH6_RD_POINT_ADDR;
    volatile Uint32 RING_BUF_WR_CH6_SUB;
    volatile Uint32 RING_BUF_WR_CH6_PR_ADDR;
    volatile Uint32 RSVD8[3];
    volatile Uint32 RING_BUF_WR_CH7_START_ADDR;
    volatile Uint32 RING_BUF_WR_CH7_END_ADDR;
    volatile Uint32 RING_BUF_WR_CH7_RD_POINT_ADDR;
    volatile Uint32 RING_BUF_WR_CH7_SUB;
    volatile Uint32 RING_BUF_WR_CH7_PR_ADDR;
    volatile Uint32 RSVD9[3];
    volatile Uint32 RING_BUF_RD_CH_CTL;
    volatile Uint32 RING_BUF_RD_CH0_START_ADDR;
    volatile Uint32 RING_BUF_RD_CH0_END_ADDR;
    volatile Uint32 RING_BUF_RD_CH0_WR_POINT_ADDR;
    volatile Uint32 RING_BUF_RD_CH0_SUB;
    volatile Uint32 RING_BUF_RD_CH0_PR_ADDR;
    volatile Uint32 PKT_CNT_VAL;
    volatile Uint32 RSVD10[3];
    volatile Uint32 TST_BUF_CTRL;
    volatile Uint32 TST_RXBUF_U;
    volatile Uint32 TST_RXBUF_L;
    volatile Uint32 TST_TXBUF_U;
    volatile Uint32 TST_TXBUF_L;
    volatile Uint32 TST_CTRL;
} CSL_SpioRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* PID */

#define CSL_SPIO_PID_SCHEME_MASK         (0xC0000000u)
#define CSL_SPIO_PID_SCHEME_SHIFT        (0x0000001Eu)
#define CSL_SPIO_PID_SCHEME_RESETVAL     (0x00000001u)


#define CSL_SPIO_PID_FUNC_MASK           (0x0FFF0000u)
#define CSL_SPIO_PID_FUNC_SHIFT          (0x00000010u)
#define CSL_SPIO_PID_FUNC_RESETVAL       (0x00000C0Au)

#define CSL_SPIO_PID_RTL_MASK            (0x0000F800u)
#define CSL_SPIO_PID_RTL_SHIFT           (0x0000000Bu)
#define CSL_SPIO_PID_RTL_RESETVAL        (0x00000000u)

#define CSL_SPIO_PID_MAJOR_MASK          (0x00000700u)
#define CSL_SPIO_PID_MAJOR_SHIFT         (0x00000008u)
#define CSL_SPIO_PID_MAJOR_RESETVAL      (0x00000000u)

#define CSL_SPIO_PID_CUSTOM_MASK         (0x000000C0u)
#define CSL_SPIO_PID_CUSTOM_SHIFT        (0x00000006u)
#define CSL_SPIO_PID_CUSTOM_RESETVAL     (0x00000000u)

#define CSL_SPIO_PID_MINOR_MASK          (0x0000003Fu)
#define CSL_SPIO_PID_MINOR_SHIFT         (0x00000000u)
#define CSL_SPIO_PID_MINOR_RESETVAL      (0x00000000u)

#define CSL_SPIO_PID_RESETVAL            (0x4C0A0000u)

/* CTRL0 */


#define CSL_SPIO_CTRL0_TX_ATS_EN_MASK    (0x08000000u)
#define CSL_SPIO_CTRL0_TX_ATS_EN_SHIFT   (0x0000001Bu)
#define CSL_SPIO_CTRL0_TX_ATS_EN_RESETVAL (0x00000000u)
/*----TX_ATS_EN Tokens----*/
#define CSL_SPIO_CTRL0_TX_ATS_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_CTRL0_TX_ATS_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_CTRL0_TX_PKT_SIZE_MASK  (0x07000000u)
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_SHIFT (0x00000018u)
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_RESETVAL (0x00000000u)
/*----TX_PKT_SIZE Tokens----*/
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_BYTE_200 (0x00000000u)
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_BYTE_208 (0x00000001u)
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_BYTE_216 (0x00000002u)
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_BYTE_224 (0x00000003u)
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_BYTE_232 (0x00000004u)
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_BYTE_240 (0x00000005u)
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_BYTE_248 (0x00000006u)
#define CSL_SPIO_CTRL0_TX_PKT_SIZE_BYTE_256 (0x00000007u)

#define CSL_SPIO_CTRL0_TX_ATS_MODE_MASK  (0x00C00000u)
#define CSL_SPIO_CTRL0_TX_ATS_MODE_SHIFT (0x00000016u)
#define CSL_SPIO_CTRL0_TX_ATS_MODE_RESETVAL (0x00000000u)
/*----TX_ATS_MODE Tokens----*/
#define CSL_SPIO_CTRL0_TX_ATS_MODE_OUT_188 (0x00000000u)
#define CSL_SPIO_CTRL0_TX_ATS_MODE_OUT_192 (0x00000001u)
#define CSL_SPIO_CTRL0_TX_ATS_MODE_RES_1 (0x00000002u)
#define CSL_SPIO_CTRL0_TX_ATS_MODE_RES_2 (0x00000003u)

#define CSL_SPIO_CTRL0_TX_STREAM_MODE_MASK (0x00200000u)
#define CSL_SPIO_CTRL0_TX_STREAM_MODE_SHIFT (0x00000015u)
#define CSL_SPIO_CTRL0_TX_STREAM_MODE_RESETVAL (0x00000000u)
/*----TX_STREAM_MODE Tokens----*/
#define CSL_SPIO_CTRL0_TX_STREAM_MODE_TS_INACTIVE (0x00000000u)
#define CSL_SPIO_CTRL0_TX_STREAM_MODE_TS_ACTIVE (0x00000001u)


#define CSL_SPIO_CTRL0_TX_IF_MODE_MASK   (0x000C0000u)
#define CSL_SPIO_CTRL0_TX_IF_MODE_SHIFT  (0x00000012u)
#define CSL_SPIO_CTRL0_TX_IF_MODE_RESETVAL (0x00000000u)
/*----TX_IF_MODE Tokens----*/
#define CSL_SPIO_CTRL0_TX_IF_MODE_SER_SYN (0x00000000u)
#define CSL_SPIO_CTRL0_TX_IF_MODE_SER_ASYN (0x00000001u)
#define CSL_SPIO_CTRL0_TX_IF_MODE_PAR_SYN (0x00000002u)
#define CSL_SPIO_CTRL0_TX_IF_MODE_PAR_ASYN (0x00000003u)

#define CSL_SPIO_CTRL0_TX_DMA_CTL_MASK   (0x00020000u)
#define CSL_SPIO_CTRL0_TX_DMA_CTL_SHIFT  (0x00000011u)
#define CSL_SPIO_CTRL0_TX_DMA_CTL_RESETVAL (0x00000000u)
/*----TX_DMA_CTL Tokens----*/
#define CSL_SPIO_CTRL0_TX_DMA_CTL_DISABLE (0x00000000u)
#define CSL_SPIO_CTRL0_TX_DMA_CTL_ENABLE (0x00000001u)

#define CSL_SPIO_CTRL0_TX_CTL_MASK       (0x00010000u)
#define CSL_SPIO_CTRL0_TX_CTL_SHIFT      (0x00000010u)
#define CSL_SPIO_CTRL0_TX_CTL_RESETVAL   (0x00000000u)
/*----TX_CTL Tokens----*/
#define CSL_SPIO_CTRL0_TX_CTL_INACTIVATE (0x00000000u)
#define CSL_SPIO_CTRL0_TX_CTL_ACTIVATE   (0x00000001u)


#define CSL_SPIO_CTRL0_RCV_ATS_EN_MASK   (0x00000800u)
#define CSL_SPIO_CTRL0_RCV_ATS_EN_SHIFT  (0x0000000Bu)
#define CSL_SPIO_CTRL0_RCV_ATS_EN_RESETVAL (0x00000000u)
/*----RCV_ATS_EN Tokens----*/
#define CSL_SPIO_CTRL0_RCV_ATS_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_CTRL0_RCV_ATS_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_MASK (0x00000700u)
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_SHIFT (0x00000008u)
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_RESETVAL (0x00000000u)
/*----RCV_PKT_SIZE Tokens----*/
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_BYTE_200 (0x00000000u)
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_BYTE_208 (0x00000001u)
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_BYTE_216 (0x00000002u)
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_BYTE_224 (0x00000003u)
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_BYTE_232 (0x00000004u)
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_BYTE_240 (0x00000005u)
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_BYTE_248 (0x00000006u)
#define CSL_SPIO_CTRL0_RCV_PKT_SIZE_BYTE_256 (0x00000007u)

#define CSL_SPIO_CTRL0_RCV_ATS_MODE_MASK (0x000000C0u)
#define CSL_SPIO_CTRL0_RCV_ATS_MODE_SHIFT (0x00000006u)
#define CSL_SPIO_CTRL0_RCV_ATS_MODE_RESETVAL (0x00000000u)
/*----RCV_ATS_MODE Tokens----*/
#define CSL_SPIO_CTRL0_RCV_ATS_MODE_IN_192 (0x00000000u)
#define CSL_SPIO_CTRL0_RCV_ATS_MODE_IN_188 (0x00000001u)
#define CSL_SPIO_CTRL0_RCV_ATS_MODE_CHANGE_192 (0x00000002u)
#define CSL_SPIO_CTRL0_RCV_ATS_MODE_ADD_188 (0x00000003u)

#define CSL_SPIO_CTRL0_RCV_STREAM_MODE_MASK (0x00000020u)
#define CSL_SPIO_CTRL0_RCV_STREAM_MODE_SHIFT (0x00000005u)
#define CSL_SPIO_CTRL0_RCV_STREAM_MODE_RESETVAL (0x00000000u)
/*----RCV_STREAM_MODE Tokens----*/
#define CSL_SPIO_CTRL0_RCV_STREAM_MODE_TS_INACTIVE (0x00000000u)
#define CSL_SPIO_CTRL0_RCV_STREAM_MODE_TS_ACTIVE (0x00000001u)

#define CSL_SPIO_CTRL0_RCV_INPUT_PORT_MASK (0x00000010u)
#define CSL_SPIO_CTRL0_RCV_INPUT_PORT_SHIFT (0x00000004u)
#define CSL_SPIO_CTRL0_RCV_INPUT_PORT_RESETVAL (0x00000000u)
/*----RCV_INPUT_PORT Tokens----*/
#define CSL_SPIO_CTRL0_RCV_INPUT_PORT_STR_IF (0x00000000u)
#define CSL_SPIO_CTRL0_RCV_INPUT_PORT_DMA_IF (0x00000001u)

#define CSL_SPIO_CTRL0_RCV_IF_MODE_MASK  (0x0000000Cu)
#define CSL_SPIO_CTRL0_RCV_IF_MODE_SHIFT (0x00000002u)
#define CSL_SPIO_CTRL0_RCV_IF_MODE_RESETVAL (0x00000000u)
/*----RCV_IF_MODE Tokens----*/
#define CSL_SPIO_CTRL0_RCV_IF_MODE_SER_SYN (0x00000000u)
#define CSL_SPIO_CTRL0_RCV_IF_MODE_SER_ASYN (0x00000001u)
#define CSL_SPIO_CTRL0_RCV_IF_MODE_PAR_SYN (0x00000002u)
#define CSL_SPIO_CTRL0_RCV_IF_MODE_PAR_ASYN (0x00000003u)

#define CSL_SPIO_CTRL0_RCV_DMA_CTL_MASK  (0x00000002u)
#define CSL_SPIO_CTRL0_RCV_DMA_CTL_SHIFT (0x00000001u)
#define CSL_SPIO_CTRL0_RCV_DMA_CTL_RESETVAL (0x00000000u)
/*----RCV_DMA_CTL Tokens----*/
#define CSL_SPIO_CTRL0_RCV_DMA_CTL_DISABLE (0x00000000u)
#define CSL_SPIO_CTRL0_RCV_DMA_CTL_ENABLE (0x00000001u)

#define CSL_SPIO_CTRL0_RCV_CTL_MASK      (0x00000001u)
#define CSL_SPIO_CTRL0_RCV_CTL_SHIFT     (0x00000000u)
#define CSL_SPIO_CTRL0_RCV_CTL_RESETVAL  (0x00000000u)
/*----RCV_CTL Tokens----*/
#define CSL_SPIO_CTRL0_RCV_CTL_INACTIVATE (0x00000000u)
#define CSL_SPIO_CTRL0_RCV_CTL_ACTIVATE  (0x00000001u)

#define CSL_SPIO_CTRL0_RESETVAL          (0x00000000u)

/* CTRL1 */


#define CSL_SPIO_CTRL1_ARM_INT_EN_MASK   (0x00008000u)
#define CSL_SPIO_CTRL1_ARM_INT_EN_SHIFT  (0x0000000Fu)
#define CSL_SPIO_CTRL1_ARM_INT_EN_RESETVAL (0x00000000u)
/*----ARM_INT_EN Tokens----*/
#define CSL_SPIO_CTRL1_ARM_INT_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_CTRL1_ARM_INT_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_CTRL1_ENDIAN_CTL_MASK   (0x00004000u)
#define CSL_SPIO_CTRL1_ENDIAN_CTL_SHIFT  (0x0000000Eu)
#define CSL_SPIO_CTRL1_ENDIAN_CTL_RESETVAL (0x00000000u)
/*----ENDIAN_CTL Tokens----*/
#define CSL_SPIO_CTRL1_ENDIAN_CTL_BIT_32 (0x00000000u)
#define CSL_SPIO_CTRL1_ENDIAN_CTL_BIT_64 (0x00000001u)


#define CSL_SPIO_CTRL1_GOP_DETECT_EN_MASK (0x00000020u)
#define CSL_SPIO_CTRL1_GOP_DETECT_EN_SHIFT (0x00000005u)
#define CSL_SPIO_CTRL1_GOP_DETECT_EN_RESETVAL (0x00000000u)
/*----GOP_DETECT_EN Tokens----*/
#define CSL_SPIO_CTRL1_GOP_DETECT_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_CTRL1_GOP_DETECT_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_CTRL1_STREAM_BNDRY_CTL_MASK (0x00000010u)
#define CSL_SPIO_CTRL1_STREAM_BNDRY_CTL_SHIFT (0x00000004u)
#define CSL_SPIO_CTRL1_STREAM_BNDRY_CTL_RESETVAL (0x00000000u)
/*----STREAM_BNDRY_CTL Tokens----*/
#define CSL_SPIO_CTRL1_STREAM_BNDRY_CTL_DIT (0x00000000u)
#define CSL_SPIO_CTRL1_STREAM_BNDRY_CTL_USER (0x00000001u)

#define CSL_SPIO_CTRL1_PID_FILTER_EN_MASK (0x00000008u)
#define CSL_SPIO_CTRL1_PID_FILTER_EN_SHIFT (0x00000003u)
#define CSL_SPIO_CTRL1_PID_FILTER_EN_RESETVAL (0x00000000u)
/*----PID_FILTER_EN Tokens----*/
#define CSL_SPIO_CTRL1_PID_FILTER_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_CTRL1_PID_FILTER_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_CTRL1_PID_FILTER_CTL_MASK (0x00000007u)
#define CSL_SPIO_CTRL1_PID_FILTER_CTL_SHIFT (0x00000000u)
#define CSL_SPIO_CTRL1_PID_FILTER_CTL_RESETVAL (0x00000000u)
/*----PID_FILTER_CTL Tokens----*/
#define CSL_SPIO_CTRL1_PID_FILTER_CTL_FULL_MAN (0x00000000u)
#define CSL_SPIO_CTRL1_PID_FILTER_CTL_SEMI_A (0x00000001u)
#define CSL_SPIO_CTRL1_PID_FILTER_CTL_SEMI_B (0x00000002u)
#define CSL_SPIO_CTRL1_PID_FILTER_CTL_FULL_AUT (0x00000003u)

#define CSL_SPIO_CTRL1_RESETVAL          (0x00000000u)

/* INTEN */


#define CSL_SPIO_INTEN_STC_07_INTEN_MASK (0x00800000u)
#define CSL_SPIO_INTEN_STC_07_INTEN_SHIFT (0x00000017u)
#define CSL_SPIO_INTEN_STC_07_INTEN_RESETVAL (0x00000000u)
/*----STC_07_INTEN Tokens----*/
#define CSL_SPIO_INTEN_STC_07_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_STC_07_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_STC_06_INTEN_MASK (0x00400000u)
#define CSL_SPIO_INTEN_STC_06_INTEN_SHIFT (0x00000016u)
#define CSL_SPIO_INTEN_STC_06_INTEN_RESETVAL (0x00000000u)
/*----STC_06_INTEN Tokens----*/
#define CSL_SPIO_INTEN_STC_06_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_STC_06_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_STC_05_INTEN_MASK (0x00200000u)
#define CSL_SPIO_INTEN_STC_05_INTEN_SHIFT (0x00000015u)
#define CSL_SPIO_INTEN_STC_05_INTEN_RESETVAL (0x00000000u)
/*----STC_05_INTEN Tokens----*/
#define CSL_SPIO_INTEN_STC_05_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_STC_05_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_STC_04_INTEN_MASK (0x00100000u)
#define CSL_SPIO_INTEN_STC_04_INTEN_SHIFT (0x00000014u)
#define CSL_SPIO_INTEN_STC_04_INTEN_RESETVAL (0x00000000u)
/*----STC_04_INTEN Tokens----*/
#define CSL_SPIO_INTEN_STC_04_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_STC_04_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_STC_03_INTEN_MASK (0x00080000u)
#define CSL_SPIO_INTEN_STC_03_INTEN_SHIFT (0x00000013u)
#define CSL_SPIO_INTEN_STC_03_INTEN_RESETVAL (0x00000000u)
/*----STC_03_INTEN Tokens----*/
#define CSL_SPIO_INTEN_STC_03_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_STC_03_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_STC_02_INTEN_MASK (0x00040000u)
#define CSL_SPIO_INTEN_STC_02_INTEN_SHIFT (0x00000012u)
#define CSL_SPIO_INTEN_STC_02_INTEN_RESETVAL (0x00000000u)
/*----STC_02_INTEN Tokens----*/
#define CSL_SPIO_INTEN_STC_02_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_STC_02_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_STC_01_INTEN_MASK (0x00020000u)
#define CSL_SPIO_INTEN_STC_01_INTEN_SHIFT (0x00000011u)
#define CSL_SPIO_INTEN_STC_01_INTEN_RESETVAL (0x00000000u)
/*----STC_01_INTEN Tokens----*/
#define CSL_SPIO_INTEN_STC_01_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_STC_01_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_STC_00_INTEN_MASK (0x00010000u)
#define CSL_SPIO_INTEN_STC_00_INTEN_SHIFT (0x00000010u)
#define CSL_SPIO_INTEN_STC_00_INTEN_RESETVAL (0x00000000u)
/*----STC_00_INTEN Tokens----*/
#define CSL_SPIO_INTEN_STC_00_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_STC_00_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RBW7_FULL_INTEN_MASK (0x00008000u)
#define CSL_SPIO_INTEN_RBW7_FULL_INTEN_SHIFT (0x0000000Fu)
#define CSL_SPIO_INTEN_RBW7_FULL_INTEN_RESETVAL (0x00000000u)
/*----RBW7_FULL_INTEN Tokens----*/
#define CSL_SPIO_INTEN_RBW7_FULL_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_RBW7_FULL_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RBW6_FULL_INTEN_MASK (0x00004000u)
#define CSL_SPIO_INTEN_RBW6_FULL_INTEN_SHIFT (0x0000000Eu)
#define CSL_SPIO_INTEN_RBW6_FULL_INTEN_RESETVAL (0x00000000u)
/*----RBW6_FULL_INTEN Tokens----*/
#define CSL_SPIO_INTEN_RBW6_FULL_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_RBW6_FULL_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RBW5_FULL_INTEN_MASK (0x00002000u)
#define CSL_SPIO_INTEN_RBW5_FULL_INTEN_SHIFT (0x0000000Du)
#define CSL_SPIO_INTEN_RBW5_FULL_INTEN_RESETVAL (0x00000000u)
/*----RBW5_FULL_INTEN Tokens----*/
#define CSL_SPIO_INTEN_RBW5_FULL_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_RBW5_FULL_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RBW4_FULL_INTEN_MASK (0x00001000u)
#define CSL_SPIO_INTEN_RBW4_FULL_INTEN_SHIFT (0x0000000Cu)
#define CSL_SPIO_INTEN_RBW4_FULL_INTEN_RESETVAL (0x00000000u)
/*----RBW4_FULL_INTEN Tokens----*/
#define CSL_SPIO_INTEN_RBW4_FULL_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_RBW4_FULL_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RBW3_FULL_INTEN_MASK (0x00000800u)
#define CSL_SPIO_INTEN_RBW3_FULL_INTEN_SHIFT (0x0000000Bu)
#define CSL_SPIO_INTEN_RBW3_FULL_INTEN_RESETVAL (0x00000000u)
/*----RBW3_FULL_INTEN Tokens----*/
#define CSL_SPIO_INTEN_RBW3_FULL_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_RBW3_FULL_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RBW2_FULL_INTEN_MASK (0x00000400u)
#define CSL_SPIO_INTEN_RBW2_FULL_INTEN_SHIFT (0x0000000Au)
#define CSL_SPIO_INTEN_RBW2_FULL_INTEN_RESETVAL (0x00000000u)
/*----RBW2_FULL_INTEN Tokens----*/
#define CSL_SPIO_INTEN_RBW2_FULL_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_RBW2_FULL_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RBW1_FULL_INTEN_MASK (0x00000200u)
#define CSL_SPIO_INTEN_RBW1_FULL_INTEN_SHIFT (0x00000009u)
#define CSL_SPIO_INTEN_RBW1_FULL_INTEN_RESETVAL (0x00000000u)
/*----RBW1_FULL_INTEN Tokens----*/
#define CSL_SPIO_INTEN_RBW1_FULL_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_RBW1_FULL_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RBW0_FULL_INTEN_MASK (0x00000100u)
#define CSL_SPIO_INTEN_RBW0_FULL_INTEN_SHIFT (0x00000008u)
#define CSL_SPIO_INTEN_RBW0_FULL_INTEN_RESETVAL (0x00000000u)
/*----RBW0_FULL_INTEN Tokens----*/
#define CSL_SPIO_INTEN_RBW0_FULL_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_RBW0_FULL_INTEN_ENABLE (0x00000001u)


#define CSL_SPIO_INTEN_VBUS_ERR_INTEN_MASK (0x00000020u)
#define CSL_SPIO_INTEN_VBUS_ERR_INTEN_SHIFT (0x00000005u)
#define CSL_SPIO_INTEN_VBUS_ERR_INTEN_RESETVAL (0x00000000u)
/*----VBUS_ERR_INTEN  Tokens----*/
#define CSL_SPIO_INTEN_VBUS_ERR_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_VBUS_ERR_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RBR0_FULL_INTEN_MASK (0x00000010u)
#define CSL_SPIO_INTEN_RBR0_FULL_INTEN_SHIFT (0x00000004u)
#define CSL_SPIO_INTEN_RBR0_FULL_INTEN_RESETVAL (0x00000000u)
/*----RBR0_FULL_INTEN  Tokens----*/
#define CSL_SPIO_INTEN_RBR0_FULL_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_RBR0_FULL_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_PMT_DETECT_INTEN_MASK (0x00000008u)
#define CSL_SPIO_INTEN_PMT_DETECT_INTEN_SHIFT (0x00000003u)
#define CSL_SPIO_INTEN_PMT_DETECT_INTEN_RESETVAL (0x00000000u)
/*----PMT_DETECT_INTEN  Tokens----*/
#define CSL_SPIO_INTEN_PMT_DETECT_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_PMT_DETECT_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_PAT_DETECT_INTEN_MASK (0x00000004u)
#define CSL_SPIO_INTEN_PAT_DETECT_INTEN_SHIFT (0x00000002u)
#define CSL_SPIO_INTEN_PAT_DETECT_INTEN_RESETVAL (0x00000000u)
/*----PAT_DETECT_INTEN  Tokens----*/
#define CSL_SPIO_INTEN_PAT_DETECT_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_PAT_DETECT_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_GOP_START_INTEN_MASK (0x00000002u)
#define CSL_SPIO_INTEN_GOP_START_INTEN_SHIFT (0x00000001u)
#define CSL_SPIO_INTEN_GOP_START_INTEN_RESETVAL (0x00000000u)
/*----GOP_START_INTEN  Tokens----*/
#define CSL_SPIO_INTEN_GOP_START_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_GOP_START_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_BOUNDARY_SPECIFIC_INTEN_MASK (0x00000001u)
#define CSL_SPIO_INTEN_BOUNDARY_SPECIFIC_INTEN_SHIFT (0x00000000u)
#define CSL_SPIO_INTEN_BOUNDARY_SPECIFIC_INTEN_RESETVAL (0x00000000u)
/*----BOUNDARY_SPECIFIC_INTEN  Tokens----*/
#define CSL_SPIO_INTEN_BOUNDARY_SPECIFIC_INTEN_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_BOUNDARY_SPECIFIC_INTEN_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_RESETVAL          (0x00000000u)

/* INTEN_SET */


#define CSL_SPIO_INTEN_SET_STC_07_INTEN_SET_MASK (0x00800000u)
#define CSL_SPIO_INTEN_SET_STC_07_INTEN_SET_SHIFT (0x00000017u)
#define CSL_SPIO_INTEN_SET_STC_07_INTEN_SET_RESETVAL (0x00000000u)
/*----STC_07_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_STC_07_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_STC_07_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_STC_06_INTEN_SET_MASK (0x00400000u)
#define CSL_SPIO_INTEN_SET_STC_06_INTEN_SET_SHIFT (0x00000016u)
#define CSL_SPIO_INTEN_SET_STC_06_INTEN_SET_RESETVAL (0x00000000u)
/*----STC_06_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_STC_06_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_STC_06_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_STC_05_INTEN_SET_MASK (0x00200000u)
#define CSL_SPIO_INTEN_SET_STC_05_INTEN_SET_SHIFT (0x00000015u)
#define CSL_SPIO_INTEN_SET_STC_05_INTEN_SET_RESETVAL (0x00000000u)
/*----STC_05_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_STC_05_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_STC_05_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_STC_04_INTEN_SET_MASK (0x00100000u)
#define CSL_SPIO_INTEN_SET_STC_04_INTEN_SET_SHIFT (0x00000014u)
#define CSL_SPIO_INTEN_SET_STC_04_INTEN_SET_RESETVAL (0x00000000u)
/*----STC_04_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_STC_04_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_STC_04_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_STC_03_INTEN_SET_MASK (0x00080000u)
#define CSL_SPIO_INTEN_SET_STC_03_INTEN_SET_SHIFT (0x00000013u)
#define CSL_SPIO_INTEN_SET_STC_03_INTEN_SET_RESETVAL (0x00000000u)
/*----STC_03_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_STC_03_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_STC_03_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_STC_02_INTEN_SET_MASK (0x00040000u)
#define CSL_SPIO_INTEN_SET_STC_02_INTEN_SET_SHIFT (0x00000012u)
#define CSL_SPIO_INTEN_SET_STC_02_INTEN_SET_RESETVAL (0x00000000u)
/*----STC_02_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_STC_02_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_STC_02_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_STC_01_INTEN_SET_MASK (0x00020000u)
#define CSL_SPIO_INTEN_SET_STC_01_INTEN_SET_SHIFT (0x00000011u)
#define CSL_SPIO_INTEN_SET_STC_01_INTEN_SET_RESETVAL (0x00000000u)
/*----STC_01_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_STC_01_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_STC_01_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_STC_00_INTEN_SET_MASK (0x00010000u)
#define CSL_SPIO_INTEN_SET_STC_00_INTEN_SET_SHIFT (0x00000010u)
#define CSL_SPIO_INTEN_SET_STC_00_INTEN_SET_RESETVAL (0x00000000u)
/*----STC_00_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_STC_00_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_STC_00_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RBW7_FULL_INTEN_SET_MASK (0x00008000u)
#define CSL_SPIO_INTEN_SET_RBW7_FULL_INTEN_SET_SHIFT (0x0000000Fu)
#define CSL_SPIO_INTEN_SET_RBW7_FULL_INTEN_SET_RESETVAL (0x00000000u)
/*----RBW7_FULL_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_RBW7_FULL_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_RBW7_FULL_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RBW6_FULL_INTEN_SET_MASK (0x00004000u)
#define CSL_SPIO_INTEN_SET_RBW6_FULL_INTEN_SET_SHIFT (0x0000000Eu)
#define CSL_SPIO_INTEN_SET_RBW6_FULL_INTEN_SET_RESETVAL (0x00000000u)
/*----RBW6_FULL_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_RBW6_FULL_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_RBW6_FULL_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RBW5_FULL_INTEN_SET_MASK (0x00002000u)
#define CSL_SPIO_INTEN_SET_RBW5_FULL_INTEN_SET_SHIFT (0x0000000Du)
#define CSL_SPIO_INTEN_SET_RBW5_FULL_INTEN_SET_RESETVAL (0x00000000u)
/*----RBW5_FULL_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_RBW5_FULL_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_RBW5_FULL_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RBW4_FULL_INTEN_SET_MASK (0x00001000u)
#define CSL_SPIO_INTEN_SET_RBW4_FULL_INTEN_SET_SHIFT (0x0000000Cu)
#define CSL_SPIO_INTEN_SET_RBW4_FULL_INTEN_SET_RESETVAL (0x00000000u)
/*----RBW4_FULL_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_RBW4_FULL_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_RBW4_FULL_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RBW3_FULL_INTEN_SET_MASK (0x00000800u)
#define CSL_SPIO_INTEN_SET_RBW3_FULL_INTEN_SET_SHIFT (0x0000000Bu)
#define CSL_SPIO_INTEN_SET_RBW3_FULL_INTEN_SET_RESETVAL (0x00000000u)
/*----RBW3_FULL_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_RBW3_FULL_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_RBW3_FULL_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RBW2_FULL_INTEN_SET_MASK (0x00000400u)
#define CSL_SPIO_INTEN_SET_RBW2_FULL_INTEN_SET_SHIFT (0x0000000Au)
#define CSL_SPIO_INTEN_SET_RBW2_FULL_INTEN_SET_RESETVAL (0x00000000u)
/*----RBW2_FULL_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_RBW2_FULL_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_RBW2_FULL_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RBW1_FULL_INTEN_SET_MASK (0x00000200u)
#define CSL_SPIO_INTEN_SET_RBW1_FULL_INTEN_SET_SHIFT (0x00000009u)
#define CSL_SPIO_INTEN_SET_RBW1_FULL_INTEN_SET_RESETVAL (0x00000000u)
/*----RBW1_FULL_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_RBW1_FULL_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_RBW1_FULL_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RBW0_FULL_INTEN_SET_MASK (0x00000100u)
#define CSL_SPIO_INTEN_SET_RBW0_FULL_INTEN_SET_SHIFT (0x00000008u)
#define CSL_SPIO_INTEN_SET_RBW0_FULL_INTEN_SET_RESETVAL (0x00000000u)
/*----RBW0_FULL_INTEN_SET Tokens----*/
#define CSL_SPIO_INTEN_SET_RBW0_FULL_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_RBW0_FULL_INTEN_SET_ENABLE (0x00000001u)


#define CSL_SPIO_INTEN_SET_VBUS_ERR_INTEN_SET_MASK (0x00000020u)
#define CSL_SPIO_INTEN_SET_VBUS_ERR_INTEN_SET_SHIFT (0x00000005u)
#define CSL_SPIO_INTEN_SET_VBUS_ERR_INTEN_SET_RESETVAL (0x00000000u)
/*----VBUS_ERR_INTEN_SET  Tokens----*/
#define CSL_SPIO_INTEN_SET_VBUS_ERR_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_VBUS_ERR_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RBR0_FULL_INTEN_SET_MASK (0x00000010u)
#define CSL_SPIO_INTEN_SET_RBR0_FULL_INTEN_SET_SHIFT (0x00000004u)
#define CSL_SPIO_INTEN_SET_RBR0_FULL_INTEN_SET_RESETVAL (0x00000000u)
/*----RBR0_FULL_INTEN_SET  Tokens----*/
#define CSL_SPIO_INTEN_SET_RBR0_FULL_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_RBR0_FULL_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_PMT_DETECT_INTEN_SET_MASK (0x00000008u)
#define CSL_SPIO_INTEN_SET_PMT_DETECT_INTEN_SET_SHIFT (0x00000003u)
#define CSL_SPIO_INTEN_SET_PMT_DETECT_INTEN_SET_RESETVAL (0x00000000u)
/*----PMT_DETECT_INTEN_SET  Tokens----*/
#define CSL_SPIO_INTEN_SET_PMT_DETECT_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_PMT_DETECT_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_PAT_DETECT_INTEN_SET_MASK (0x00000004u)
#define CSL_SPIO_INTEN_SET_PAT_DETECT_INTEN_SET_SHIFT (0x00000002u)
#define CSL_SPIO_INTEN_SET_PAT_DETECT_INTEN_SET_RESETVAL (0x00000000u)
/*----PAT_DETECT_INTEN_SET  Tokens----*/
#define CSL_SPIO_INTEN_SET_PAT_DETECT_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_PAT_DETECT_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_GOP_START_INTEN_SET_MASK (0x00000002u)
#define CSL_SPIO_INTEN_SET_GOP_START_INTEN_SET_SHIFT (0x00000001u)
#define CSL_SPIO_INTEN_SET_GOP_START_INTEN_SET_RESETVAL (0x00000000u)
/*----GOP_START_INTEN_SET  Tokens----*/
#define CSL_SPIO_INTEN_SET_GOP_START_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_GOP_START_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_BOUNDARY_SPECIFIC_INTEN_SET_MASK (0x00000001u)
#define CSL_SPIO_INTEN_SET_BOUNDARY_SPECIFIC_INTEN_SET_SHIFT (0x00000000u)
#define CSL_SPIO_INTEN_SET_BOUNDARY_SPECIFIC_INTEN_SET_RESETVAL (0x00000000u)
/*----BOUNDARY_SPECIFIC_INTEN_SET  Tokens----*/
#define CSL_SPIO_INTEN_SET_BOUNDARY_SPECIFIC_INTEN_SET_DISABLE (0x00000000u)
#define CSL_SPIO_INTEN_SET_BOUNDARY_SPECIFIC_INTEN_SET_ENABLE (0x00000001u)

#define CSL_SPIO_INTEN_SET_RESETVAL      (0x00000000u)

/* INTEN_CLR */


#define CSL_SPIO_INTEN_CLR_STC_07_INTEN_CLR_MASK (0x00800000u)
#define CSL_SPIO_INTEN_CLR_STC_07_INTEN_CLR_SHIFT (0x00000017u)
#define CSL_SPIO_INTEN_CLR_STC_07_INTEN_CLR_RESETVAL (0x00000000u)
/*----STC_07_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_STC_07_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_STC_07_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_STC_06_INTEN_CLR_MASK (0x00400000u)
#define CSL_SPIO_INTEN_CLR_STC_06_INTEN_CLR_SHIFT (0x00000016u)
#define CSL_SPIO_INTEN_CLR_STC_06_INTEN_CLR_RESETVAL (0x00000000u)
/*----STC_06_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_STC_06_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_STC_06_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_STC_05_INTEN_CLR_MASK (0x00200000u)
#define CSL_SPIO_INTEN_CLR_STC_05_INTEN_CLR_SHIFT (0x00000015u)
#define CSL_SPIO_INTEN_CLR_STC_05_INTEN_CLR_RESETVAL (0x00000000u)
/*----STC_05_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_STC_05_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_STC_05_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_STC_04_INTEN_CLR_MASK (0x00100000u)
#define CSL_SPIO_INTEN_CLR_STC_04_INTEN_CLR_SHIFT (0x00000014u)
#define CSL_SPIO_INTEN_CLR_STC_04_INTEN_CLR_RESETVAL (0x00000000u)
/*----STC_04_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_STC_04_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_STC_04_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_STC_03_INTEN_CLR_MASK (0x00080000u)
#define CSL_SPIO_INTEN_CLR_STC_03_INTEN_CLR_SHIFT (0x00000013u)
#define CSL_SPIO_INTEN_CLR_STC_03_INTEN_CLR_RESETVAL (0x00000000u)
/*----STC_03_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_STC_03_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_STC_03_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_STC_02_INTEN_CLR_MASK (0x00040000u)
#define CSL_SPIO_INTEN_CLR_STC_02_INTEN_CLR_SHIFT (0x00000012u)
#define CSL_SPIO_INTEN_CLR_STC_02_INTEN_CLR_RESETVAL (0x00000000u)
/*----STC_02_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_STC_02_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_STC_02_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_STC_01_INTEN_CLR_MASK (0x00020000u)
#define CSL_SPIO_INTEN_CLR_STC_01_INTEN_CLR_SHIFT (0x00000011u)
#define CSL_SPIO_INTEN_CLR_STC_01_INTEN_CLR_RESETVAL (0x00000000u)
/*----STC_01_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_STC_01_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_STC_01_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_STC_00_INTEN_CLR_MASK (0x00010000u)
#define CSL_SPIO_INTEN_CLR_STC_00_INTEN_CLR_SHIFT (0x00000010u)
#define CSL_SPIO_INTEN_CLR_STC_00_INTEN_CLR_RESETVAL (0x00000000u)
/*----STC_00_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_STC_00_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_STC_00_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RBW7_FULL_INTEN_CLR_MASK (0x00008000u)
#define CSL_SPIO_INTEN_CLR_RBW7_FULL_INTEN_CLR_SHIFT (0x0000000Fu)
#define CSL_SPIO_INTEN_CLR_RBW7_FULL_INTEN_CLR_RESETVAL (0x00000000u)
/*----RBW7_FULL_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_RBW7_FULL_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_RBW7_FULL_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RBW6_FULL_INTEN_CLR_MASK (0x00004000u)
#define CSL_SPIO_INTEN_CLR_RBW6_FULL_INTEN_CLR_SHIFT (0x0000000Eu)
#define CSL_SPIO_INTEN_CLR_RBW6_FULL_INTEN_CLR_RESETVAL (0x00000000u)
/*----RBW6_FULL_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_RBW6_FULL_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_RBW6_FULL_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RBW5_FULL_INTEN_CLR_MASK (0x00002000u)
#define CSL_SPIO_INTEN_CLR_RBW5_FULL_INTEN_CLR_SHIFT (0x0000000Du)
#define CSL_SPIO_INTEN_CLR_RBW5_FULL_INTEN_CLR_RESETVAL (0x00000000u)
/*----RBW5_FULL_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_RBW5_FULL_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_RBW5_FULL_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RBW4_FULL_INTEN_CLR_MASK (0x00001000u)
#define CSL_SPIO_INTEN_CLR_RBW4_FULL_INTEN_CLR_SHIFT (0x0000000Cu)
#define CSL_SPIO_INTEN_CLR_RBW4_FULL_INTEN_CLR_RESETVAL (0x00000000u)
/*----RBW4_FULL_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_RBW4_FULL_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_RBW4_FULL_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RBW3_FULL_INTEN_CLR_MASK (0x00000800u)
#define CSL_SPIO_INTEN_CLR_RBW3_FULL_INTEN_CLR_SHIFT (0x0000000Bu)
#define CSL_SPIO_INTEN_CLR_RBW3_FULL_INTEN_CLR_RESETVAL (0x00000000u)
/*----RBW3_FULL_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_RBW3_FULL_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_RBW3_FULL_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RBW2_FULL_INTEN_CLR_MASK (0x00000400u)
#define CSL_SPIO_INTEN_CLR_RBW2_FULL_INTEN_CLR_SHIFT (0x0000000Au)
#define CSL_SPIO_INTEN_CLR_RBW2_FULL_INTEN_CLR_RESETVAL (0x00000000u)
/*----RBW2_FULL_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_RBW2_FULL_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_RBW2_FULL_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RBW1_FULL_INTEN_CLR_MASK (0x00000200u)
#define CSL_SPIO_INTEN_CLR_RBW1_FULL_INTEN_CLR_SHIFT (0x00000009u)
#define CSL_SPIO_INTEN_CLR_RBW1_FULL_INTEN_CLR_RESETVAL (0x00000000u)
/*----RBW1_FULL_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_RBW1_FULL_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_RBW1_FULL_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RBW0_FULL_INTEN_CLR_MASK (0x00000100u)
#define CSL_SPIO_INTEN_CLR_RBW0_FULL_INTEN_CLR_SHIFT (0x00000008u)
#define CSL_SPIO_INTEN_CLR_RBW0_FULL_INTEN_CLR_RESETVAL (0x00000000u)
/*----RBW0_FULL_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_RBW0_FULL_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_RBW0_FULL_INTEN_CLR_INACTIVE (0x00000001u)


#define CSL_SPIO_INTEN_CLR_VBUS_ERR_INTEN_CLR_MASK (0x00000020u)
#define CSL_SPIO_INTEN_CLR_VBUS_ERR_INTEN_CLR_SHIFT (0x00000005u)
#define CSL_SPIO_INTEN_CLR_VBUS_ERR_INTEN_CLR_RESETVAL (0x00000000u)
/*----VBUS_ERR_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_VBUS_ERR_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_VBUS_ERR_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RBR0_FULL_INTEN_CLR_MASK (0x00000010u)
#define CSL_SPIO_INTEN_CLR_RBR0_FULL_INTEN_CLR_SHIFT (0x00000004u)
#define CSL_SPIO_INTEN_CLR_RBR0_FULL_INTEN_CLR_RESETVAL (0x00000000u)
/*----RBR0_FULL_INTEN_CLR  Tokens----*/
#define CSL_SPIO_INTEN_CLR_RBR0_FULL_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_RBR0_FULL_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_PMT_DETECT_INTEN_CLR_MASK (0x00000008u)
#define CSL_SPIO_INTEN_CLR_PMT_DETECT_INTEN_CLR_SHIFT (0x00000003u)
#define CSL_SPIO_INTEN_CLR_PMT_DETECT_INTEN_CLR_RESETVAL (0x00000000u)
/*----PMT_DETECT_INTEN_CLR Tokens----*/
#define CSL_SPIO_INTEN_CLR_PMT_DETECT_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_PMT_DETECT_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_PAT_DETECT_INTEN_CLR_MASK (0x00000004u)
#define CSL_SPIO_INTEN_CLR_PAT_DETECT_INTEN_CLR_SHIFT (0x00000002u)
#define CSL_SPIO_INTEN_CLR_PAT_DETECT_INTEN_CLR_RESETVAL (0x00000000u)
/*----PAT_DETECT_INTEN_CLR  Tokens----*/
#define CSL_SPIO_INTEN_CLR_PAT_DETECT_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_PAT_DETECT_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_GOP_START_INTEN_CLR_MASK (0x00000002u)
#define CSL_SPIO_INTEN_CLR_GOP_START_INTEN_CLR_SHIFT (0x00000001u)
#define CSL_SPIO_INTEN_CLR_GOP_START_INTEN_CLR_RESETVAL (0x00000000u)
/*----GOP_START_INTEN_CLR  Tokens----*/
#define CSL_SPIO_INTEN_CLR_GOP_START_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_GOP_START_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_BOUNDARY_SPECIFIC_INTEN_CLR_MASK (0x00000001u)
#define CSL_SPIO_INTEN_CLR_BOUNDARY_SPECIFIC_INTEN_CLR_SHIFT (0x00000000u)
#define CSL_SPIO_INTEN_CLR_BOUNDARY_SPECIFIC_INTEN_CLR_RESETVAL (0x00000000u)
/*----BOUNDARY_SPECIFIC_INTEN_CLR  Tokens----*/
#define CSL_SPIO_INTEN_CLR_BOUNDARY_SPECIFIC_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_INTEN_CLR_BOUNDARY_SPECIFIC_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_INTEN_CLR_RESETVAL      (0x00000000u)

/* STATUS */


#define CSL_SPIO_STATUS_STC_07_STATUS_MASK (0x00800000u)
#define CSL_SPIO_STATUS_STC_07_STATUS_SHIFT (0x00000017u)
#define CSL_SPIO_STATUS_STC_07_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_STC_06_STATUS_MASK (0x00400000u)
#define CSL_SPIO_STATUS_STC_06_STATUS_SHIFT (0x00000016u)
#define CSL_SPIO_STATUS_STC_06_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_STC_05_STATUS_MASK (0x00200000u)
#define CSL_SPIO_STATUS_STC_05_STATUS_SHIFT (0x00000015u)
#define CSL_SPIO_STATUS_STC_05_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_STC_04_STATUS_MASK (0x00100000u)
#define CSL_SPIO_STATUS_STC_04_STATUS_SHIFT (0x00000014u)
#define CSL_SPIO_STATUS_STC_04_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_STC_03_STATUS_MASK (0x00080000u)
#define CSL_SPIO_STATUS_STC_03_STATUS_SHIFT (0x00000013u)
#define CSL_SPIO_STATUS_STC_03_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_STC_02_STATUS_MASK (0x00040000u)
#define CSL_SPIO_STATUS_STC_02_STATUS_SHIFT (0x00000012u)
#define CSL_SPIO_STATUS_STC_02_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_STC_01_STATUS_MASK (0x00020000u)
#define CSL_SPIO_STATUS_STC_01_STATUS_SHIFT (0x00000011u)
#define CSL_SPIO_STATUS_STC_01_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_STC_00_STATUS_MASK (0x00010000u)
#define CSL_SPIO_STATUS_STC_00_STATUS_SHIFT (0x00000010u)
#define CSL_SPIO_STATUS_STC_00_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RBW7_FULL_STATUS_MASK (0x00008000u)
#define CSL_SPIO_STATUS_RBW7_FULL_STATUS_SHIFT (0x0000000Fu)
#define CSL_SPIO_STATUS_RBW7_FULL_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RBW6_FULL_STATUS_MASK (0x00004000u)
#define CSL_SPIO_STATUS_RBW6_FULL_STATUS_SHIFT (0x0000000Eu)
#define CSL_SPIO_STATUS_RBW6_FULL_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RBW5_FULL_STATUS_MASK (0x00002000u)
#define CSL_SPIO_STATUS_RBW5_FULL_STATUS_SHIFT (0x0000000Du)
#define CSL_SPIO_STATUS_RBW5_FULL_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RBW4_FULL_STATUS_MASK (0x00001000u)
#define CSL_SPIO_STATUS_RBW4_FULL_STATUS_SHIFT (0x0000000Cu)
#define CSL_SPIO_STATUS_RBW4_FULL_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RBW3_FULL_STATUS_MASK (0x00000800u)
#define CSL_SPIO_STATUS_RBW3_FULL_STATUS_SHIFT (0x0000000Bu)
#define CSL_SPIO_STATUS_RBW3_FULL_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RBW2_FULL_STATUS_MASK (0x00000400u)
#define CSL_SPIO_STATUS_RBW2_FULL_STATUS_SHIFT (0x0000000Au)
#define CSL_SPIO_STATUS_RBW2_FULL_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RBW1_FULL_STATUS_MASK (0x00000200u)
#define CSL_SPIO_STATUS_RBW1_FULL_STATUS_SHIFT (0x00000009u)
#define CSL_SPIO_STATUS_RBW1_FULL_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RBW0_FULL_STATUS_MASK (0x00000100u)
#define CSL_SPIO_STATUS_RBW0_FULL_STATUS_SHIFT (0x00000008u)
#define CSL_SPIO_STATUS_RBW0_FULL_STATUS_RESETVAL (0x00000000u)


#define CSL_SPIO_STATUS_VBUS_ERR_STATUS_MASK (0x00000020u)
#define CSL_SPIO_STATUS_VBUS_ERR_STATUS_SHIFT (0x00000005u)
#define CSL_SPIO_STATUS_VBUS_ERR_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RBR0_FULL_STATUS_MASK (0x00000010u)
#define CSL_SPIO_STATUS_RBR0_FULL_STATUS_SHIFT (0x00000004u)
#define CSL_SPIO_STATUS_RBR0_FULL_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_PMT_DETECT_STATUS_MASK (0x00000008u)
#define CSL_SPIO_STATUS_PMT_DETECT_STATUS_SHIFT (0x00000003u)
#define CSL_SPIO_STATUS_PMT_DETECT_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_PAT_DETECT_STATUS_MASK (0x00000004u)
#define CSL_SPIO_STATUS_PAT_DETECT_STATUS_SHIFT (0x00000002u)
#define CSL_SPIO_STATUS_PAT_DETECT_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_GOP_START_STATUS_MASK (0x00000002u)
#define CSL_SPIO_STATUS_GOP_START_STATUS_SHIFT (0x00000001u)
#define CSL_SPIO_STATUS_GOP_START_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_BOUNDARY_SPECIFIC_STATUS_MASK (0x00000001u)
#define CSL_SPIO_STATUS_BOUNDARY_SPECIFIC_STATUS_SHIFT (0x00000000u)
#define CSL_SPIO_STATUS_BOUNDARY_SPECIFIC_STATUS_RESETVAL (0x00000000u)

#define CSL_SPIO_STATUS_RESETVAL         (0x00000000u)

/* STATUS_CLR */


#define CSL_SPIO_STATUS_CLR_STC_07_INTEN_CLR_MASK (0x00800000u)
#define CSL_SPIO_STATUS_CLR_STC_07_INTEN_CLR_SHIFT (0x00000017u)
#define CSL_SPIO_STATUS_CLR_STC_07_INTEN_CLR_RESETVAL (0x00000000u)
/*----STC_07_INTEN_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_STC_07_INTEN_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_STC_07_INTEN_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_STC_06_INTEN_STATUS_CLR_MASK (0x00400000u)
#define CSL_SPIO_STATUS_CLR_STC_06_INTEN_STATUS_CLR_SHIFT (0x00000016u)
#define CSL_SPIO_STATUS_CLR_STC_06_INTEN_STATUS_CLR_RESETVAL (0x00000000u)
/*----STC_06_INTEN_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_STC_06_INTEN_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_STC_06_INTEN_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_STC_05_INTEN_STATUS_CLR_MASK (0x00200000u)
#define CSL_SPIO_STATUS_CLR_STC_05_INTEN_STATUS_CLR_SHIFT (0x00000015u)
#define CSL_SPIO_STATUS_CLR_STC_05_INTEN_STATUS_CLR_RESETVAL (0x00000000u)
/*----STC_05_INTEN_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_STC_05_INTEN_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_STC_05_INTEN_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_STC_04_INTEN_STATUS_CLR_MASK (0x00100000u)
#define CSL_SPIO_STATUS_CLR_STC_04_INTEN_STATUS_CLR_SHIFT (0x00000014u)
#define CSL_SPIO_STATUS_CLR_STC_04_INTEN_STATUS_CLR_RESETVAL (0x00000000u)
/*----STC_04_INTEN_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_STC_04_INTEN_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_STC_04_INTEN_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_STC_03_INTEN_STATUS_CLR_MASK (0x00080000u)
#define CSL_SPIO_STATUS_CLR_STC_03_INTEN_STATUS_CLR_SHIFT (0x00000013u)
#define CSL_SPIO_STATUS_CLR_STC_03_INTEN_STATUS_CLR_RESETVAL (0x00000000u)
/*----STC_03_INTEN_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_STC_03_INTEN_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_STC_03_INTEN_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_STC_02_INTEN_STATUS_CLR_MASK (0x00040000u)
#define CSL_SPIO_STATUS_CLR_STC_02_INTEN_STATUS_CLR_SHIFT (0x00000012u)
#define CSL_SPIO_STATUS_CLR_STC_02_INTEN_STATUS_CLR_RESETVAL (0x00000000u)
/*----STC_02_INTEN_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_STC_02_INTEN_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_STC_02_INTEN_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_STC_01_INTEN_STATUS_CLR_MASK (0x00020000u)
#define CSL_SPIO_STATUS_CLR_STC_01_INTEN_STATUS_CLR_SHIFT (0x00000011u)
#define CSL_SPIO_STATUS_CLR_STC_01_INTEN_STATUS_CLR_RESETVAL (0x00000000u)
/*----STC_01_INTEN_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_STC_01_INTEN_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_STC_01_INTEN_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_STC_00_INTEN_STATUS_CLR_MASK (0x00010000u)
#define CSL_SPIO_STATUS_CLR_STC_00_INTEN_STATUS_CLR_SHIFT (0x00000010u)
#define CSL_SPIO_STATUS_CLR_STC_00_INTEN_STATUS_CLR_RESETVAL (0x00000000u)
/*----STC_00_INTEN_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_STC_00_INTEN_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_STC_00_INTEN_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RBW7_FULL_STATUS_CLR_MASK (0x00008000u)
#define CSL_SPIO_STATUS_CLR_RBW7_FULL_STATUS_CLR_SHIFT (0x0000000Fu)
#define CSL_SPIO_STATUS_CLR_RBW7_FULL_STATUS_CLR_RESETVAL (0x00000000u)
/*----RBW7_FULL_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_RBW7_FULL_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_RBW7_FULL_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RBW6_FULL_STATUS_CLR_MASK (0x00004000u)
#define CSL_SPIO_STATUS_CLR_RBW6_FULL_STATUS_CLR_SHIFT (0x0000000Eu)
#define CSL_SPIO_STATUS_CLR_RBW6_FULL_STATUS_CLR_RESETVAL (0x00000000u)
/*----RBW6_FULL_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_RBW6_FULL_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_RBW6_FULL_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RBW5_FULL_STATUS_CLR_MASK (0x00002000u)
#define CSL_SPIO_STATUS_CLR_RBW5_FULL_STATUS_CLR_SHIFT (0x0000000Du)
#define CSL_SPIO_STATUS_CLR_RBW5_FULL_STATUS_CLR_RESETVAL (0x00000000u)
/*----RBW5_FULL_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_RBW5_FULL_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_RBW5_FULL_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RBW4_FULL_STATUS_CLR_MASK (0x00001000u)
#define CSL_SPIO_STATUS_CLR_RBW4_FULL_STATUS_CLR_SHIFT (0x0000000Cu)
#define CSL_SPIO_STATUS_CLR_RBW4_FULL_STATUS_CLR_RESETVAL (0x00000000u)
/*----RBW4_FULL_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_RBW4_FULL_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_RBW4_FULL_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RBW3_FULL_STATUS_CLR_MASK (0x00000800u)
#define CSL_SPIO_STATUS_CLR_RBW3_FULL_STATUS_CLR_SHIFT (0x0000000Bu)
#define CSL_SPIO_STATUS_CLR_RBW3_FULL_STATUS_CLR_RESETVAL (0x00000000u)
/*----RBW3_FULL_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_RBW3_FULL_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_RBW3_FULL_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RBW2_FULL_STATUS_CLR_MASK (0x00000400u)
#define CSL_SPIO_STATUS_CLR_RBW2_FULL_STATUS_CLR_SHIFT (0x0000000Au)
#define CSL_SPIO_STATUS_CLR_RBW2_FULL_STATUS_CLR_RESETVAL (0x00000000u)
/*----RBW2_FULL_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_RBW2_FULL_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_RBW2_FULL_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RBW1_FULL_STATUS_CLR_MASK (0x00000200u)
#define CSL_SPIO_STATUS_CLR_RBW1_FULL_STATUS_CLR_SHIFT (0x00000009u)
#define CSL_SPIO_STATUS_CLR_RBW1_FULL_STATUS_CLR_RESETVAL (0x00000000u)
/*----RBW1_FULL_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_RBW1_FULL_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_RBW1_FULL_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RBW0_FULL_STATUS_CLR_MASK (0x00000100u)
#define CSL_SPIO_STATUS_CLR_RBW0_FULL_STATUS_CLR_SHIFT (0x00000008u)
#define CSL_SPIO_STATUS_CLR_RBW0_FULL_STATUS_CLR_RESETVAL (0x00000000u)
/*----RBW0_FULL_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_RBW0_FULL_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_RBW0_FULL_STATUS_CLR_INACTIVE (0x00000001u)


#define CSL_SPIO_STATUS_CLR_VBUS_ERR_STATUS_CLR_MASK (0x00000020u)
#define CSL_SPIO_STATUS_CLR_VBUS_ERR_STATUS_CLR_SHIFT (0x00000005u)
#define CSL_SPIO_STATUS_CLR_VBUS_ERR_STATUS_CLR_RESETVAL (0x00000000u)
/*----VBUS_ERR_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_VBUS_ERR_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_VBUS_ERR_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RBR0_FULL_STATUS_CLR_MASK (0x00000010u)
#define CSL_SPIO_STATUS_CLR_RBR0_FULL_STATUS_CLR_SHIFT (0x00000004u)
#define CSL_SPIO_STATUS_CLR_RBR0_FULL_STATUS_CLR_RESETVAL (0x00000000u)
/*----RBR0_FULL_STATUS_CLR  Tokens----*/
#define CSL_SPIO_STATUS_CLR_RBR0_FULL_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_RBR0_FULL_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_PMT_DETECT_STATUS_CLR_MASK (0x00000008u)
#define CSL_SPIO_STATUS_CLR_PMT_DETECT_STATUS_CLR_SHIFT (0x00000003u)
#define CSL_SPIO_STATUS_CLR_PMT_DETECT_STATUS_CLR_RESETVAL (0x00000000u)
/*----PMT_DETECT_STATUS_CLR Tokens----*/
#define CSL_SPIO_STATUS_CLR_PMT_DETECT_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_PMT_DETECT_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_PAT_DETECT_STATUS_CLR_MASK (0x00000004u)
#define CSL_SPIO_STATUS_CLR_PAT_DETECT_STATUS_CLR_SHIFT (0x00000002u)
#define CSL_SPIO_STATUS_CLR_PAT_DETECT_STATUS_CLR_RESETVAL (0x00000000u)
/*----PAT_DETECT_STATUS_CLR  Tokens----*/
#define CSL_SPIO_STATUS_CLR_PAT_DETECT_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_PAT_DETECT_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_GOP_START_STATUS_CLR_MASK (0x00000002u)
#define CSL_SPIO_STATUS_CLR_GOP_START_STATUS_CLR_SHIFT (0x00000001u)
#define CSL_SPIO_STATUS_CLR_GOP_START_STATUS_CLR_RESETVAL (0x00000000u)
/*----GOP_START_STATUS_CLR  Tokens----*/
#define CSL_SPIO_STATUS_CLR_GOP_START_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_GOP_START_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_BOUNDARY_SPECIFIC_STATUS_CLR_MASK (0x00000001u)
#define CSL_SPIO_STATUS_CLR_BOUNDARY_SPECIFIC_STATUS_CLR_SHIFT (0x00000000u)
#define CSL_SPIO_STATUS_CLR_BOUNDARY_SPECIFIC_STATUS_CLR_RESETVAL (0x00000000u)
/*----BOUNDARY_SPECIFIC_STATUS_CLR  Tokens----*/
#define CSL_SPIO_STATUS_CLR_BOUNDARY_SPECIFIC_STATUS_CLR_NOCHANGE (0x00000000u)
#define CSL_SPIO_STATUS_CLR_BOUNDARY_SPECIFIC_STATUS_CLR_INACTIVE (0x00000001u)

#define CSL_SPIO_STATUS_CLR_RESETVAL     (0x00000000u)

/* EMU_CTRL */


#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_SOFT_MASK (0x00000002u)
#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_SOFT_SHIFT (0x00000001u)
#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_SOFT_RESETVAL (0x00000000u)
/*----SPIO_EMULSUSP_SOFT Tokens----*/
#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_SOFT_HARD (0x00000000u)
#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_SOFT_SOFT (0x00000001u)

#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_FREE_MASK (0x00000001u)
#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_FREE_SHIFT (0x00000000u)
#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_FREE_RESETVAL (0x00000000u)
/*----SPIO_EMULSUSP_FREE Tokens----*/
#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_FREE_SPIO_EM_S (0x00000000u)
#define CSL_SPIO_EMU_CTRL_SPIO_EMULSUSP_FREE_NONSTOP (0x00000001u)

#define CSL_SPIO_EMU_CTRL_RESETVAL       (0x00000000u)

/* ASYNC_TX_WAIT */


#define CSL_SPIO_ASYNC_TX_WAIT_PAT_SENSE_EN_MASK (0x000000FFu)
#define CSL_SPIO_ASYNC_TX_WAIT_PAT_SENSE_EN_SHIFT (0x00000000u)
#define CSL_SPIO_ASYNC_TX_WAIT_PAT_SENSE_EN_RESETVAL (0x00000000u)

#define CSL_SPIO_ASYNC_TX_WAIT_RESETVAL  (0x00000000u)

/* PAT_SENSE_CFG */


#define CSL_SPIO_PAT_SENSE_CFG_PAT_SENSE_EN_MASK (0x00010000u)
#define CSL_SPIO_PAT_SENSE_CFG_PAT_SENSE_EN_SHIFT (0x00000010u)
#define CSL_SPIO_PAT_SENSE_CFG_PAT_SENSE_EN_RESETVAL (0x00000000u)
/*----PAT_SENSE_EN Tokens----*/
#define CSL_SPIO_PAT_SENSE_CFG_PAT_SENSE_EN_INACTIVE (0x00000000u)
#define CSL_SPIO_PAT_SENSE_CFG_PAT_SENSE_EN_ACTIVE (0x00000001u)

#define CSL_SPIO_PAT_SENSE_CFG_PGM_ID_MASK (0x0000FFFFu)
#define CSL_SPIO_PAT_SENSE_CFG_PGM_ID_SHIFT (0x00000000u)
#define CSL_SPIO_PAT_SENSE_CFG_PGM_ID_RESETVAL (0x00000000u)

#define CSL_SPIO_PAT_SENSE_CFG_RESETVAL  (0x00000000u)

/* PAT_STORE_ADDRESS */

#define CSL_SPIO_PAT_STORE_ADDRESS_PAT_STORE_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_PAT_STORE_ADDRESS_PAT_STORE_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_PAT_STORE_ADDRESS_PAT_STORE_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_PAT_STORE_ADDRESS_RESETVAL (0x00000000u)

/* PMT_SENSE_CFG */


#define CSL_SPIO_PMT_SENSE_CFG_PMT_SENSE_EN_MASK (0x00010000u)
#define CSL_SPIO_PMT_SENSE_CFG_PMT_SENSE_EN_SHIFT (0x00000010u)
#define CSL_SPIO_PMT_SENSE_CFG_PMT_SENSE_EN_RESETVAL (0x00000000u)
/*----PMT_SENSE_EN Tokens----*/
#define CSL_SPIO_PMT_SENSE_CFG_PMT_SENSE_EN_INACTIVE (0x00000000u)
#define CSL_SPIO_PMT_SENSE_CFG_PMT_SENSE_EN_ACTIVE (0x00000001u)

#define CSL_SPIO_PMT_SENSE_CFG_PMT_PID_MASK (0x0000FFFFu)
#define CSL_SPIO_PMT_SENSE_CFG_PMT_PID_SHIFT (0x00000000u)
#define CSL_SPIO_PMT_SENSE_CFG_PMT_PID_RESETVAL (0x00000000u)

#define CSL_SPIO_PMT_SENSE_CFG_RESETVAL  (0x00000000u)

/* PMT_STORE_ADDRESS */

#define CSL_SPIO_PMT_STORE_ADDRESS_PMT_STORE_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_PMT_STORE_ADDRESS_PMT_STORE_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_PMT_STORE_ADDRESS_PMT_STORE_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_PMT_STORE_ADDRESS_RESETVAL (0x00000000u)

/* BOUNDARY_SENSING_PACKET_IN */


#define CSL_SPIO_BOUNDARY_SENSING_PACKET_IN_SEAMLESS_BOUNDARY_INPUT_PID_MASK (0x00001FFFu)
#define CSL_SPIO_BOUNDARY_SENSING_PACKET_IN_SEAMLESS_BOUNDARY_INPUT_PID_SHIFT (0x00000000u)
#define CSL_SPIO_BOUNDARY_SENSING_PACKET_IN_SEAMLESS_BOUNDARY_INPUT_PID_RESETVAL (0x00001FFFu)

#define CSL_SPIO_BOUNDARY_SENSING_PACKET_IN_RESETVAL (0x00001FFFu)

/* BSP_STORE_ADDR */

#define CSL_SPIO_BSP_STORE_ADDR_SEAMLESS_BOUNDARY_PKT_STRT_ADDR_MASK (0xFFFFFFFFu)
#define CSL_SPIO_BSP_STORE_ADDR_SEAMLESS_BOUNDARY_PKT_STRT_ADDR_SHIFT (0x00000000u)
#define CSL_SPIO_BSP_STORE_ADDR_SEAMLESS_BOUNDARY_PKT_STRT_ADDR_RESETVAL (0x00000000u)

#define CSL_SPIO_BSP_STORE_ADDR_RESETVAL (0x00000000u)

/* PCR_SENSE_CFG */


#define CSL_SPIO_PCR_SENSE_CFG_PCR_SENSE_EN_MASK (0x00010000u)
#define CSL_SPIO_PCR_SENSE_CFG_PCR_SENSE_EN_SHIFT (0x00000010u)
#define CSL_SPIO_PCR_SENSE_CFG_PCR_SENSE_EN_RESETVAL (0x00000000u)
/*----PCR_SENSE_EN Tokens----*/
#define CSL_SPIO_PCR_SENSE_CFG_PCR_SENSE_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_PCR_SENSE_CFG_PCR_SENSE_EN_ACTIVATE (0x00000001u)


#define CSL_SPIO_PCR_SENSE_CFG_PCR_PID_MASK (0x00001FFFu)
#define CSL_SPIO_PCR_SENSE_CFG_PCR_PID_SHIFT (0x00000000u)
#define CSL_SPIO_PCR_SENSE_CFG_PCR_PID_RESETVAL (0x00000000u)

#define CSL_SPIO_PCR_SENSE_CFG_RESETVAL  (0x00000000u)

/* PID0_FILTER_CFG */


#define CSL_SPIO_PID0_FILTER_CFG_PID0_FILTER_EN_MASK (0x01000000u)
#define CSL_SPIO_PID0_FILTER_CFG_PID0_FILTER_EN_SHIFT (0x00000018u)
#define CSL_SPIO_PID0_FILTER_CFG_PID0_FILTER_EN_RESETVAL (0x00000000u)
/*----PID0_FILTER_EN Tokens----*/
#define CSL_SPIO_PID0_FILTER_CFG_PID0_FILTER_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_PID0_FILTER_CFG_PID0_FILTER_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_PID0_FILTER_CFG_STREAM_TYPE0_MASK (0x00FF0000u)
#define CSL_SPIO_PID0_FILTER_CFG_STREAM_TYPE0_SHIFT (0x00000010u)
#define CSL_SPIO_PID0_FILTER_CFG_STREAM_TYPE0_RESETVAL (0x00000000u)


#define CSL_SPIO_PID0_FILTER_CFG_PID0_MASK (0x00001FFFu)
#define CSL_SPIO_PID0_FILTER_CFG_PID0_SHIFT (0x00000000u)
#define CSL_SPIO_PID0_FILTER_CFG_PID0_RESETVAL (0x00000000u)

#define CSL_SPIO_PID0_FILTER_CFG_RESETVAL (0x00000000u)

/* PID1_FILTER_CFG */


#define CSL_SPIO_PID1_FILTER_CFG_PID1_FILTER_EN_MASK (0x01000000u)
#define CSL_SPIO_PID1_FILTER_CFG_PID1_FILTER_EN_SHIFT (0x00000018u)
#define CSL_SPIO_PID1_FILTER_CFG_PID1_FILTER_EN_RESETVAL (0x00000000u)
/*----PID1_FILTER_EN Tokens----*/
#define CSL_SPIO_PID1_FILTER_CFG_PID1_FILTER_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_PID1_FILTER_CFG_PID1_FILTER_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_PID1_FILTER_CFG_STREAM_TYPE1_MASK (0x00FF0000u)
#define CSL_SPIO_PID1_FILTER_CFG_STREAM_TYPE1_SHIFT (0x00000010u)
#define CSL_SPIO_PID1_FILTER_CFG_STREAM_TYPE1_RESETVAL (0x00000000u)


#define CSL_SPIO_PID1_FILTER_CFG_PID1_MASK (0x00001FFFu)
#define CSL_SPIO_PID1_FILTER_CFG_PID1_SHIFT (0x00000000u)
#define CSL_SPIO_PID1_FILTER_CFG_PID1_RESETVAL (0x00000000u)

#define CSL_SPIO_PID1_FILTER_CFG_RESETVAL (0x00000000u)

/* PID2_FILTER_CFG */


#define CSL_SPIO_PID2_FILTER_CFG_PID2_FILTER_EN_MASK (0x01000000u)
#define CSL_SPIO_PID2_FILTER_CFG_PID2_FILTER_EN_SHIFT (0x00000018u)
#define CSL_SPIO_PID2_FILTER_CFG_PID2_FILTER_EN_RESETVAL (0x00000000u)
/*----PID2_FILTER_EN Tokens----*/
#define CSL_SPIO_PID2_FILTER_CFG_PID2_FILTER_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_PID2_FILTER_CFG_PID2_FILTER_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_PID2_FILTER_CFG_STREAM_TYPE2_MASK (0x00FF0000u)
#define CSL_SPIO_PID2_FILTER_CFG_STREAM_TYPE2_SHIFT (0x00000010u)
#define CSL_SPIO_PID2_FILTER_CFG_STREAM_TYPE2_RESETVAL (0x00000000u)


#define CSL_SPIO_PID2_FILTER_CFG_PID2_MASK (0x00001FFFu)
#define CSL_SPIO_PID2_FILTER_CFG_PID2_SHIFT (0x00000000u)
#define CSL_SPIO_PID2_FILTER_CFG_PID2_RESETVAL (0x00000000u)

#define CSL_SPIO_PID2_FILTER_CFG_RESETVAL (0x00000000u)

/* PID3_FILTER_CFG */


#define CSL_SPIO_PID3_FILTER_CFG_PID3_FILTER_EN_MASK (0x01000000u)
#define CSL_SPIO_PID3_FILTER_CFG_PID3_FILTER_EN_SHIFT (0x00000018u)
#define CSL_SPIO_PID3_FILTER_CFG_PID3_FILTER_EN_RESETVAL (0x00000000u)
/*----PID3_FILTER_EN Tokens----*/
#define CSL_SPIO_PID3_FILTER_CFG_PID3_FILTER_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_PID3_FILTER_CFG_PID3_FILTER_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_PID3_FILTER_CFG_STREAM_TYPE3_MASK (0x00FF0000u)
#define CSL_SPIO_PID3_FILTER_CFG_STREAM_TYPE3_SHIFT (0x00000010u)
#define CSL_SPIO_PID3_FILTER_CFG_STREAM_TYPE3_RESETVAL (0x00000000u)


#define CSL_SPIO_PID3_FILTER_CFG_PID3_MASK (0x00001FFFu)
#define CSL_SPIO_PID3_FILTER_CFG_PID3_SHIFT (0x00000000u)
#define CSL_SPIO_PID3_FILTER_CFG_PID3_RESETVAL (0x00000000u)

#define CSL_SPIO_PID3_FILTER_CFG_RESETVAL (0x00000000u)

/* PID4_FILTER_CFG */


#define CSL_SPIO_PID4_FILTER_CFG_PID4_FILTER_EN_MASK (0x01000000u)
#define CSL_SPIO_PID4_FILTER_CFG_PID4_FILTER_EN_SHIFT (0x00000018u)
#define CSL_SPIO_PID4_FILTER_CFG_PID4_FILTER_EN_RESETVAL (0x00000000u)
/*----PID4_FILTER_EN Tokens----*/
#define CSL_SPIO_PID4_FILTER_CFG_PID4_FILTER_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_PID4_FILTER_CFG_PID4_FILTER_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_PID4_FILTER_CFG_STREAM_TYPE4_MASK (0x00FF0000u)
#define CSL_SPIO_PID4_FILTER_CFG_STREAM_TYPE4_SHIFT (0x00000010u)
#define CSL_SPIO_PID4_FILTER_CFG_STREAM_TYPE4_RESETVAL (0x00000000u)


#define CSL_SPIO_PID4_FILTER_CFG_PID4_MASK (0x00001FFFu)
#define CSL_SPIO_PID4_FILTER_CFG_PID4_SHIFT (0x00000000u)
#define CSL_SPIO_PID4_FILTER_CFG_PID4_RESETVAL (0x00000000u)

#define CSL_SPIO_PID4_FILTER_CFG_RESETVAL (0x00000000u)

/* PID5_FILTER_CFG */


#define CSL_SPIO_PID5_FILTER_CFG_PID5_FILTER_EN_MASK (0x01000000u)
#define CSL_SPIO_PID5_FILTER_CFG_PID5_FILTER_EN_SHIFT (0x00000018u)
#define CSL_SPIO_PID5_FILTER_CFG_PID5_FILTER_EN_RESETVAL (0x00000000u)
/*----PID5_FILTER_EN Tokens----*/
#define CSL_SPIO_PID5_FILTER_CFG_PID5_FILTER_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_PID5_FILTER_CFG_PID5_FILTER_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_PID5_FILTER_CFG_STREAM_TYPE5_MASK (0x00FF0000u)
#define CSL_SPIO_PID5_FILTER_CFG_STREAM_TYPE5_SHIFT (0x00000010u)
#define CSL_SPIO_PID5_FILTER_CFG_STREAM_TYPE5_RESETVAL (0x00000000u)


#define CSL_SPIO_PID5_FILTER_CFG_PID5_MASK (0x00001FFFu)
#define CSL_SPIO_PID5_FILTER_CFG_PID5_SHIFT (0x00000000u)
#define CSL_SPIO_PID5_FILTER_CFG_PID5_RESETVAL (0x00000000u)

#define CSL_SPIO_PID5_FILTER_CFG_RESETVAL (0x00000000u)

/* PID6_FILTER_CFG */


#define CSL_SPIO_PID6_FILTER_CFG_PID6_FILTER_EN_MASK (0x01000000u)
#define CSL_SPIO_PID6_FILTER_CFG_PID6_FILTER_EN_SHIFT (0x00000018u)
#define CSL_SPIO_PID6_FILTER_CFG_PID6_FILTER_EN_RESETVAL (0x00000000u)
/*----PID6_FILTER_EN Tokens----*/
#define CSL_SPIO_PID6_FILTER_CFG_PID6_FILTER_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_PID6_FILTER_CFG_PID6_FILTER_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_PID6_FILTER_CFG_STREAM_TYPE6_MASK (0x00FF0000u)
#define CSL_SPIO_PID6_FILTER_CFG_STREAM_TYPE6_SHIFT (0x00000010u)
#define CSL_SPIO_PID6_FILTER_CFG_STREAM_TYPE6_RESETVAL (0x00000000u)


#define CSL_SPIO_PID6_FILTER_CFG_PID6_MASK (0x00001FFFu)
#define CSL_SPIO_PID6_FILTER_CFG_PID6_SHIFT (0x00000000u)
#define CSL_SPIO_PID6_FILTER_CFG_PID6_RESETVAL (0x00000000u)

#define CSL_SPIO_PID6_FILTER_CFG_RESETVAL (0x00000000u)

/* BYPASS_MODE_CFG */


#define CSL_SPIO_BYPASS_MODE_CFG_BYPASS_MODE_EN_MASK (0x01000000u)
#define CSL_SPIO_BYPASS_MODE_CFG_BYPASS_MODE_EN_SHIFT (0x00000018u)
#define CSL_SPIO_BYPASS_MODE_CFG_BYPASS_MODE_EN_RESETVAL (0x00000000u)
/*----BYPASS_MODE_EN Tokens----*/
#define CSL_SPIO_BYPASS_MODE_CFG_BYPASS_MODE_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_BYPASS_MODE_CFG_BYPASS_MODE_EN_ACTIVATE (0x00000001u)


#define CSL_SPIO_BYPASS_MODE_CFG_RESETVAL (0x00000000u)

/* TX_ATS_INIT */


#define CSL_SPIO_TX_ATS_INIT_TX_ATS_INIT_EN_MASK (0x40000000u)
#define CSL_SPIO_TX_ATS_INIT_TX_ATS_INIT_EN_SHIFT (0x0000001Eu)
#define CSL_SPIO_TX_ATS_INIT_TX_ATS_INIT_EN_RESETVAL (0x00000000u)
/*----TX_ATS_INIT_EN Tokens----*/
#define CSL_SPIO_TX_ATS_INIT_TX_ATS_INIT_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_TX_ATS_INIT_TX_ATS_INIT_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_TX_ATS_INIT_TX_ATS_INIT_MASK (0x3FFFFFFFu)
#define CSL_SPIO_TX_ATS_INIT_TX_ATS_INIT_SHIFT (0x00000000u)
#define CSL_SPIO_TX_ATS_INIT_TX_ATS_INIT_RESETVAL (0x00000000u)

#define CSL_SPIO_TX_ATS_INIT_RESETVAL    (0x00000000u)

/* TX_ATS_MONITOR */


#define CSL_SPIO_TX_ATS_MONITOR_TX_ATS_MONITOR_MASK (0x3FFFFFFFu)
#define CSL_SPIO_TX_ATS_MONITOR_TX_ATS_MONITOR_SHIFT (0x00000000u)
#define CSL_SPIO_TX_ATS_MONITOR_TX_ATS_MONITOR_RESETVAL (0x00000000u)

#define CSL_SPIO_TX_ATS_MONITOR_RESETVAL (0x00000000u)

/* VBUS_WR_STATUS */


#define CSL_SPIO_VBUS_WR_STATUS_VBUS_W_FULL_MASK (0x00000010u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_W_FULL_SHIFT (0x00000004u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_W_FULL_RESETVAL (0x00000000u)
/*----VBUS_W_FULL Tokens----*/
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_W_FULL_EMPTY (0x00000000u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_W_FULL_FULL (0x00000001u)

#define CSL_SPIO_VBUS_WR_STATUS_VBUS_ERR_MASK (0x00000008u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_ERR_SHIFT (0x00000003u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_ERR_RESETVAL (0x00000000u)
/*----VBUS_ERR Tokens----*/
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_ERR_NOERROR (0x00000000u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_ERR_ERROR (0x00000001u)

#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_MASK (0x00000007u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_SHIFT (0x00000000u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_RESETVAL (0x00000000u)
/*----VBUS_STATUS Tokens----*/
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_SUSS (0x00000000u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_ADDERR (0x00000001u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_PROTERR (0x00000002u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_TOERR (0x00000003u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_RES1 (0x00000004u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_UAMERR (0x00000005u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_RES2 (0x00000006u)
#define CSL_SPIO_VBUS_WR_STATUS_VBUS_STATUS_EWFAIL (0x00000007u)

#define CSL_SPIO_VBUS_WR_STATUS_RESETVAL (0x00000000u)

/* STC_INIT_CTRL */


#define CSL_SPIO_STC_INIT_CTRL_STC_CNT_RESET_MASK (0x00000001u)
#define CSL_SPIO_STC_INIT_CTRL_STC_CNT_RESET_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INIT_CTRL_STC_CNT_RESET_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INIT_CTRL_RESETVAL  (0x00000000u)

/* STC_INIT_VAL */

#define CSL_SPIO_STC_INIT_VAL_STC_CNT_INIT_VAL_MASK (0xFFFFFFFFu)
#define CSL_SPIO_STC_INIT_VAL_STC_CNT_INIT_VAL_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INIT_VAL_STC_CNT_INIT_VAL_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INIT_VAL_RESETVAL   (0x00000000u)

/* STC_INT_ENTRY_00 */

#define CSL_SPIO_STC_INT_ENTRY_00_STC_INT_ENTRY_00_MASK (0xFFFFFFFFu)
#define CSL_SPIO_STC_INT_ENTRY_00_STC_INT_ENTRY_00_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INT_ENTRY_00_STC_INT_ENTRY_00_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INT_ENTRY_00_RESETVAL (0x00000000u)

/* STC_INT_ENTRY_01 */

#define CSL_SPIO_STC_INT_ENTRY_01_STC_INT_ENTRY_01_MASK (0xFFFFFFFFu)
#define CSL_SPIO_STC_INT_ENTRY_01_STC_INT_ENTRY_01_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INT_ENTRY_01_STC_INT_ENTRY_01_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INT_ENTRY_01_RESETVAL (0x00000000u)

/* STC_INT_ENTRY_02 */

#define CSL_SPIO_STC_INT_ENTRY_02_STC_INT_ENTRY_02_MASK (0xFFFFFFFFu)
#define CSL_SPIO_STC_INT_ENTRY_02_STC_INT_ENTRY_02_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INT_ENTRY_02_STC_INT_ENTRY_02_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INT_ENTRY_02_RESETVAL (0x00000000u)

/* STC_INT_ENTRY_03 */

#define CSL_SPIO_STC_INT_ENTRY_03_STC_INT_ENTRY_03_MASK (0xFFFFFFFFu)
#define CSL_SPIO_STC_INT_ENTRY_03_STC_INT_ENTRY_03_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INT_ENTRY_03_STC_INT_ENTRY_03_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INT_ENTRY_03_RESETVAL (0x00000000u)

/* STC_INT_ENTRY_04 */

#define CSL_SPIO_STC_INT_ENTRY_04_STC_INT_ENTRY_04_MASK (0xFFFFFFFFu)
#define CSL_SPIO_STC_INT_ENTRY_04_STC_INT_ENTRY_04_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INT_ENTRY_04_STC_INT_ENTRY_04_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INT_ENTRY_04_RESETVAL (0x00000000u)

/* STC_INT_ENTRY_05 */

#define CSL_SPIO_STC_INT_ENTRY_05_STC_INT_ENTRY_05_MASK (0xFFFFFFFFu)
#define CSL_SPIO_STC_INT_ENTRY_05_STC_INT_ENTRY_05_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INT_ENTRY_05_STC_INT_ENTRY_05_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INT_ENTRY_05_RESETVAL (0x00000000u)

/* STC_INT_ENTRY_06 */

#define CSL_SPIO_STC_INT_ENTRY_06_STC_INT_ENTRY_06_MASK (0xFFFFFFFFu)
#define CSL_SPIO_STC_INT_ENTRY_06_STC_INT_ENTRY_06_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INT_ENTRY_06_STC_INT_ENTRY_06_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INT_ENTRY_06_RESETVAL (0x00000000u)

/* STC_INT_ENTRY_07 */

#define CSL_SPIO_STC_INT_ENTRY_07_STC_INT_ENTRY_07_MASK (0xFFFFFFFFu)
#define CSL_SPIO_STC_INT_ENTRY_07_STC_INT_ENTRY_07_SHIFT (0x00000000u)
#define CSL_SPIO_STC_INT_ENTRY_07_STC_INT_ENTRY_07_RESETVAL (0x00000000u)

#define CSL_SPIO_STC_INT_ENTRY_07_RESETVAL (0x00000000u)

/* RING_BUFFER_WRITE_CHANNEL_CONTROL */


#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW7_EN_MASK (0x10000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW7_EN_SHIFT (0x0000001Cu)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW7_EN_RESETVAL (0x00000000u)
/*----RBW7_EN Tokens----*/
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW7_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW7_EN_ACTIVATE (0x00000001u)


#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW6_EN_MASK (0x01000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW6_EN_SHIFT (0x00000018u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW6_EN_RESETVAL (0x00000000u)
/*----RBW6_EN Tokens----*/
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW6_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW6_EN_ACTIVATE (0x00000001u)


#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW5_EN_MASK (0x00100000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW5_EN_SHIFT (0x00000014u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW5_EN_RESETVAL (0x00000000u)
/*----RBW5_EN Tokens----*/
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW5_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW5_EN_ACTIVATE (0x00000001u)


#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW4_EN_MASK (0x00010000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW4_EN_SHIFT (0x00000010u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW4_EN_RESETVAL (0x00000000u)
/*----RBW4_EN Tokens----*/
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW4_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW4_EN_ACTIVATE (0x00000001u)


#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW3_EN_MASK (0x00001000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW3_EN_SHIFT (0x0000000Cu)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW3_EN_RESETVAL (0x00000000u)
/*----RBW3_EN Tokens----*/
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW3_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW3_EN_ACTIVATE (0x00000001u)


#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW2_EN_MASK (0x00000100u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW2_EN_SHIFT (0x00000008u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW2_EN_RESETVAL (0x00000000u)
/*----RBW2_EN Tokens----*/
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW2_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW2_EN_ACTIVATE (0x00000001u)


#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW1_EN_MASK (0x00000010u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW1_EN_SHIFT (0x00000004u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW1_EN_RESETVAL (0x00000000u)
/*----RBW1_EN Tokens----*/
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW1_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW1_EN_ACTIVATE (0x00000001u)


#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW0_EN_MASK (0x00000001u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW0_EN_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW0_EN_RESETVAL (0x00000000u)
/*----RBW0_EN Tokens----*/
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW0_EN_INACTIVATE (0x00000000u)
#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RBW0_EN_ACTIVATE (0x00000001u)

#define CSL_SPIO_RING_BUFFER_WRITE_CHANNEL_CONTROL_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH0_START_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH0_START_ADDR_RBW0_STRT_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH0_START_ADDR_RBW0_STRT_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH0_START_ADDR_RBW0_STRT_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH0_START_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH0_END_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH0_END_ADDR_RBW0_END_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH0_END_ADDR_RBW0_END_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH0_END_ADDR_RBW0_END_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH0_END_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH0_RD_POINT_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH0_RD_POINT_ADDR_RBW0_RP_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH0_RD_POINT_ADDR_RBW0_RP_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH0_RD_POINT_ADDR_RBW0_RP_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH0_RD_POINT_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH0_SUB */

#define CSL_SPIO_RING_BUF_WR_CH0_SUB_RBW0_SUB_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH0_SUB_RBW0_SUB_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH0_SUB_RBW0_SUB_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH0_SUB_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH0_PR_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH0_PR_ADDR_RBW0_PRST_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH0_PR_ADDR_RBW0_PRST_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH0_PR_ADDR_RBW0_PRST_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH0_PR_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH1_START_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH1_START_ADDR_RBW1_STRT_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH1_START_ADDR_RBW1_STRT_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH1_START_ADDR_RBW1_STRT_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH1_START_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH1_END_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH1_END_ADDR_RBW1_END_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH1_END_ADDR_RBW1_END_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH1_END_ADDR_RBW1_END_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH1_END_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH1_RD_POINT_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH1_RD_POINT_ADDR_RBW1_RP_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH1_RD_POINT_ADDR_RBW1_RP_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH1_RD_POINT_ADDR_RBW1_RP_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH1_RD_POINT_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH1_SUB */

#define CSL_SPIO_RING_BUF_WR_CH1_SUB_RBW1_SUB_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH1_SUB_RBW1_SUB_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH1_SUB_RBW1_SUB_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH1_SUB_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH1_PR_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH1_PR_ADDR_RBW1_PRST_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH1_PR_ADDR_RBW1_PRST_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH1_PR_ADDR_RBW1_PRST_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH1_PR_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH2_START_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH2_START_ADDR_RBW2_STRT_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH2_START_ADDR_RBW2_STRT_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH2_START_ADDR_RBW2_STRT_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH2_START_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH2_END_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH2_END_ADDR_RBW2_END_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH2_END_ADDR_RBW2_END_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH2_END_ADDR_RBW2_END_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH2_END_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH2_RD_POINT_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH2_RD_POINT_ADDR_RBW2_RP_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH2_RD_POINT_ADDR_RBW2_RP_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH2_RD_POINT_ADDR_RBW2_RP_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH2_RD_POINT_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH2_SUB */

#define CSL_SPIO_RING_BUF_WR_CH2_SUB_RBW2_SUB_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH2_SUB_RBW2_SUB_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH2_SUB_RBW2_SUB_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH2_SUB_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH2_PR_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH2_PR_ADDR_RBW2_PRST_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH2_PR_ADDR_RBW2_PRST_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH2_PR_ADDR_RBW2_PRST_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH2_PR_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH3_START_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH3_START_ADDR_RBW3_STRT_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH3_START_ADDR_RBW3_STRT_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH3_START_ADDR_RBW3_STRT_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH3_START_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH3_END_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH3_END_ADDR_RBW3_END_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH3_END_ADDR_RBW3_END_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH3_END_ADDR_RBW3_END_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH3_END_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH3_RD_POINT_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH3_RD_POINT_ADDR_RBW3_RP_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH3_RD_POINT_ADDR_RBW3_RP_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH3_RD_POINT_ADDR_RBW3_RP_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH3_RD_POINT_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH3_SUB */

#define CSL_SPIO_RING_BUF_WR_CH3_SUB_RBW3_SUB_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH3_SUB_RBW3_SUB_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH3_SUB_RBW3_SUB_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH3_SUB_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH3_PR_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH3_PR_ADDR_RBW3_PRST_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH3_PR_ADDR_RBW3_PRST_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH3_PR_ADDR_RBW3_PRST_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH3_PR_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH4_START_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH4_START_ADDR_RBW4_STRT_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH4_START_ADDR_RBW4_STRT_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH4_START_ADDR_RBW4_STRT_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH4_START_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH4_END_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH4_END_ADDR_RBW4_END_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH4_END_ADDR_RBW4_END_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH4_END_ADDR_RBW4_END_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH4_END_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH4_RD_POINT_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH4_RD_POINT_ADDR_RBW4_RP_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH4_RD_POINT_ADDR_RBW4_RP_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH4_RD_POINT_ADDR_RBW4_RP_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH4_RD_POINT_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH4_SUB */

#define CSL_SPIO_RING_BUF_WR_CH4_SUB_RBW4_SUB_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH4_SUB_RBW4_SUB_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH4_SUB_RBW4_SUB_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH4_SUB_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH4_PR_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH4_PR_ADDR_RBW4_PRST_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH4_PR_ADDR_RBW4_PRST_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH4_PR_ADDR_RBW4_PRST_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH4_PR_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH5_START_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH5_START_ADDR_RBW5_STRT_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH5_START_ADDR_RBW5_STRT_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH5_START_ADDR_RBW5_STRT_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH5_START_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH5_END_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH5_END_ADDR_RBW5_END_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH5_END_ADDR_RBW5_END_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH5_END_ADDR_RBW5_END_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH5_END_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH5_RD_POINT_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH5_RD_POINT_ADDR_RBW5_RP_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH5_RD_POINT_ADDR_RBW5_RP_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH5_RD_POINT_ADDR_RBW5_RP_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH5_RD_POINT_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH5_SUB */

#define CSL_SPIO_RING_BUF_WR_CH5_SUB_RBW5_SUB_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH5_SUB_RBW5_SUB_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH5_SUB_RBW5_SUB_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH5_SUB_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH5_PR_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH5_PR_ADDR_RBW5_PRST_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH5_PR_ADDR_RBW5_PRST_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH5_PR_ADDR_RBW5_PRST_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH5_PR_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH6_START_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH6_START_ADDR_RBW6_STRT_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH6_START_ADDR_RBW6_STRT_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH6_START_ADDR_RBW6_STRT_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH6_START_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH6_END_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH6_END_ADDR_RBW6_END_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH6_END_ADDR_RBW6_END_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH6_END_ADDR_RBW6_END_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH6_END_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH6_RD_POINT_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH6_RD_POINT_ADDR_RBW6_RP_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH6_RD_POINT_ADDR_RBW6_RP_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH6_RD_POINT_ADDR_RBW6_RP_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH6_RD_POINT_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH6_SUB */

#define CSL_SPIO_RING_BUF_WR_CH6_SUB_RBW6_SUB_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH6_SUB_RBW6_SUB_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH6_SUB_RBW6_SUB_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH6_SUB_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH6_PR_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH6_PR_ADDR_RBW6_PRST_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH6_PR_ADDR_RBW6_PRST_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH6_PR_ADDR_RBW6_PRST_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH6_PR_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH7_START_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH7_START_ADDR_RBW7_STRT_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH7_START_ADDR_RBW7_STRT_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH7_START_ADDR_RBW7_STRT_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH7_START_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH7_END_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH7_END_ADDR_RBW7_END_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH7_END_ADDR_RBW7_END_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH7_END_ADDR_RBW7_END_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH7_END_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH7_RD_POINT_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH7_RD_POINT_ADDR_RBW7_RP_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH7_RD_POINT_ADDR_RBW7_RP_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH7_RD_POINT_ADDR_RBW7_RP_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH7_RD_POINT_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH7_SUB */

#define CSL_SPIO_RING_BUF_WR_CH7_SUB_RBW7_SUB_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH7_SUB_RBW7_SUB_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH7_SUB_RBW7_SUB_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH7_SUB_RESETVAL (0x00000000u)

/* RING_BUF_WR_CH7_PR_ADDR */

#define CSL_SPIO_RING_BUF_WR_CH7_PR_ADDR_RBW7_PRST_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_WR_CH7_PR_ADDR_RBW7_PRST_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_WR_CH7_PR_ADDR_RBW7_PRST_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_WR_CH7_PR_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_RD_CH_CTL */


#define CSL_SPIO_RING_BUF_RD_CH_CTL_RBR0_EN_MASK (0x00000001u)
#define CSL_SPIO_RING_BUF_RD_CH_CTL_RBR0_EN_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_RD_CH_CTL_RBR0_EN_RESETVAL (0x00000000u)
/*----RBR0_EN Tokens----*/
#define CSL_SPIO_RING_BUF_RD_CH_CTL_RBR0_EN_INACTIVE (0x00000000u)
#define CSL_SPIO_RING_BUF_RD_CH_CTL_RBR0_EN_ACTIVE (0x00000001u)

#define CSL_SPIO_RING_BUF_RD_CH_CTL_RESETVAL (0x00000000u)

/* RING_BUF_RD_CH0_START_ADDR */

#define CSL_SPIO_RING_BUF_RD_CH0_START_ADDR_RBR0_STRT_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_RD_CH0_START_ADDR_RBR0_STRT_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_RD_CH0_START_ADDR_RBR0_STRT_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_RD_CH0_START_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_RD_CH0_END_ADDR */

#define CSL_SPIO_RING_BUF_RD_CH0_END_ADDR_RBR0_END_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_RD_CH0_END_ADDR_RBR0_END_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_RD_CH0_END_ADDR_RBR0_END_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_RD_CH0_END_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_RD_CH0_WR_POINT_ADDR */

#define CSL_SPIO_RING_BUF_RD_CH0_WR_POINT_ADDR_RBR0_RP_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_RD_CH0_WR_POINT_ADDR_RBR0_RP_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_RD_CH0_WR_POINT_ADDR_RBR0_RP_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_RD_CH0_WR_POINT_ADDR_RESETVAL (0x00000000u)

/* RING_BUF_RD_CH0_SUB */

#define CSL_SPIO_RING_BUF_RD_CH0_SUB_RBR0_SUB_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_RD_CH0_SUB_RBR0_SUB_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_RD_CH0_SUB_RBR0_SUB_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_RD_CH0_SUB_RESETVAL (0x00000000u)

/* RING_BUF_RD_CH0_PR_ADDR */

#define CSL_SPIO_RING_BUF_RD_CH0_PR_ADDR_RBR0_PRST_ADD_MASK (0xFFFFFFFFu)
#define CSL_SPIO_RING_BUF_RD_CH0_PR_ADDR_RBR0_PRST_ADD_SHIFT (0x00000000u)
#define CSL_SPIO_RING_BUF_RD_CH0_PR_ADDR_RBR0_PRST_ADD_RESETVAL (0x00000000u)

#define CSL_SPIO_RING_BUF_RD_CH0_PR_ADDR_RESETVAL (0x00000000u)

/* PKT_CNT_VAL */

#define CSL_SPIO_PKT_CNT_VAL_PKT_CNT_MASK (0xFFFFFFFFu)
#define CSL_SPIO_PKT_CNT_VAL_PKT_CNT_SHIFT (0x00000000u)
#define CSL_SPIO_PKT_CNT_VAL_PKT_CNT_RESETVAL (0x00000000u)

#define CSL_SPIO_PKT_CNT_VAL_RESETVAL    (0x00000000u)

/* TST_BUF_CTRL */


#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_ADD_MASK (0x00F80000u)
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_ADD_SHIFT (0x00000013u)
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_ADD_RESETVAL (0x00000000u)


#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_SEL_MASK (0x00020000u)
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_SEL_SHIFT (0x00000011u)
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_SEL_RESETVAL (0x00000000u)
/*----TST_TXBUF_SEL Tokens----*/
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_SEL_BUFF0 (0x00000000u)
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_SEL_BUFF1 (0x00000001u)

#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_EN_MASK (0x00010000u)
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_EN_SHIFT (0x00000010u)
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_EN_RESETVAL (0x00000000u)
/*----TST_TXBUF_EN Tokens----*/
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_EN_INACTIVE (0x00000000u)
#define CSL_SPIO_TST_BUF_CTRL_TST_TXBUF_EN_ACTIVE (0x00000001u)


#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_ADD_MASK (0x000000F8u)
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_ADD_SHIFT (0x00000003u)
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_ADD_RESETVAL (0x00000000u)


#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_SEL_MASK (0x00000002u)
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_SEL_SHIFT (0x00000001u)
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_SEL_RESETVAL (0x00000000u)
/*----TST_RXBUF_SEL Tokens----*/
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_SEL_BUFF0 (0x00000000u)
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_SEL_BUFF1 (0x00000001u)

#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_EN_MASK (0x00000001u)
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_EN_SHIFT (0x00000000u)
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_EN_RESETVAL (0x00000000u)
/*----TST_RXBUF_EN Tokens----*/
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_EN_INACTIVE (0x00000000u)
#define CSL_SPIO_TST_BUF_CTRL_TST_RXBUF_EN_ACTIVE (0x00000001u)

#define CSL_SPIO_TST_BUF_CTRL_RESETVAL   (0x00000000u)

/* TST_RXBUF_U */

#define CSL_SPIO_TST_RXBUF_U_TD_63_32_MASK (0xFFFFFFFFu)
#define CSL_SPIO_TST_RXBUF_U_TD_63_32_SHIFT (0x00000000u)
#define CSL_SPIO_TST_RXBUF_U_TD_63_32_RESETVAL (0x00000000u)

#define CSL_SPIO_TST_RXBUF_U_RESETVAL    (0x00000000u)

/* TST_RXBUF_L */

#define CSL_SPIO_TST_RXBUF_L_TD_31_0_MASK (0xFFFFFFFFu)
#define CSL_SPIO_TST_RXBUF_L_TD_31_0_SHIFT (0x00000000u)
#define CSL_SPIO_TST_RXBUF_L_TD_31_0_RESETVAL (0x00000000u)

#define CSL_SPIO_TST_RXBUF_L_RESETVAL    (0x00000000u)

/* TST_TXBUF_U */

#define CSL_SPIO_TST_TXBUF_U_TD_63_32_MASK (0xFFFFFFFFu)
#define CSL_SPIO_TST_TXBUF_U_TD_63_32_SHIFT (0x00000000u)
#define CSL_SPIO_TST_TXBUF_U_TD_63_32_RESETVAL (0x00000000u)

#define CSL_SPIO_TST_TXBUF_U_RESETVAL    (0x00000000u)

/* TST_TXBUF_L */

#define CSL_SPIO_TST_TXBUF_L_TD_31_0_MASK (0xFFFFFFFFu)
#define CSL_SPIO_TST_TXBUF_L_TD_31_0_SHIFT (0x00000000u)
#define CSL_SPIO_TST_TXBUF_L_TD_31_0_RESETVAL (0x00000000u)

#define CSL_SPIO_TST_TXBUF_L_RESETVAL    (0x00000000u)

/* TST_CTRL */


#define CSL_SPIO_TST_CTRL_IODFT_CTR_MASK (0x00000003u)
#define CSL_SPIO_TST_CTRL_IODFT_CTR_SHIFT (0x00000000u)
#define CSL_SPIO_TST_CTRL_IODFT_CTR_RESETVAL (0x00000000u)
/*----IODFT_CTR Tokens----*/
#define CSL_SPIO_TST_CTRL_IODFT_CTR_NORMAL (0x00000000u)
#define CSL_SPIO_TST_CTRL_IODFT_CTR_N_INPUT (0x00000001u)
#define CSL_SPIO_TST_CTRL_IODFT_CTR_LOOP_IN (0x00000002u)
#define CSL_SPIO_TST_CTRL_IODFT_CTR_TEST_IN (0x00000003u)

#define CSL_SPIO_TST_CTRL_RESETVAL       (0x00000000u)

#endif
