Release 14.1 par P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

14234mbn508::  Thu Oct 24 15:56:21 2013

par -intstyle silent -mt 4 -w -ol high top_level_map.ncd top_level.ncd
top_level.pcf 


Constraints file: top_level.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment /usr/local/Xilinx/14.1/ISE_DS/ISE/.
   "top_level" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-04-23".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,546 out of  18,224   19%
    Number used as Flip Flops:               3,546
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      3,723 out of   9,112   40%
    Number used as logic:                    2,796 out of   9,112   30%
      Number using O6 output only:           2,132
      Number using O5 output only:             203
      Number using O5 and O6:                  461
      Number used as ROM:                        0
    Number used as Memory:                     877 out of   2,176   40%
      Number used as Dual Port RAM:            864
        Number using O6 output only:            32
        Number using O5 output only:             0
        Number using O5 and O6:                832
      Number used as Single Port RAM:            0
      Number used as Shift Register:            13
        Number using O6 output only:             7
        Number using O5 output only:             0
        Number using O5 and O6:                  6
    Number used exclusively as route-thrus:     50
      Number with same-slice register load:     39
      Number with same-slice carry load:         8
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,288 out of   2,278   56%
  Nummber of MUXCYs used:                      336 out of   4,556    7%
  Number of LUT Flip Flop pairs used:        4,319
    Number with an unused Flip Flop:         1,560 out of   4,319   36%
    Number with an unused LUT:                 596 out of   4,319   13%
    Number of fully used LUT-FF pairs:       2,163 out of   4,319   50%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        38 out of     232   16%
    Number of LOCed IOBs:                       38 out of      38  100%
    IOB Flip Flops:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of      32   12%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                    2
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   8 out of     248    3%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data13_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data11_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data9_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data12_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data1_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data8_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data4_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data7_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[6].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[7].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[13].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[2].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[0].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data10_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data2_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data3_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[1].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data5_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[9].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[15].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[14].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[8].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[5].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[4].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[3].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[12].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[11].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal edge_detect_and_fifo_units[10].event_fifo_unit/Mram_data6_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
Starting Multi-threaded Router


Phase  1  : 24711 unrouted;      REAL time: 11 secs 

Phase  2  : 20618 unrouted;      REAL time: 12 secs 

Phase  3  : 10710 unrouted;      REAL time: 17 secs 

Phase  4  : 10707 unrouted; (Setup:37187, Hold:379, Component Switching Limit:0)     REAL time: 18 secs 

Updating file: top_level.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:37187, Hold:349, Component Switching Limit:0)     REAL time: 29 secs 

Phase  6  : 0 unrouted; (Setup:37187, Hold:349, Component Switching Limit:0)     REAL time: 30 secs 

Phase  7  : 0 unrouted; (Setup:37187, Hold:349, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:37187, Hold:349, Component Switching Limit:0)     REAL time: 34 secs 

Phase  9  : 0 unrouted; (Setup:37187, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase 10  : 0 unrouted; (Setup:37187, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 
Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion (all processors): 50 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clk_125_MHz |  BUFGMUX_X2Y3| No   | 1019 |  0.538     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+
|         clk_250_MHz | BUFGMUX_X3Y13| No   |   39 |  0.170     |  1.016      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_1000_MHz |         Local|      |    2 |  0.000     |  0.933      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 37187 (Setup: 37187, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_pll_unit_pll_clk_1_ = PERIOD TIMEGRP " | SETUP       |    -2.422ns|    13.688ns|      16|       37187
  pll_unit_pll_clk_1_" TS_sys_clk_pin *     | HOLD        |     0.112ns|            |       0|           0
       2.5 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_unit_pll_clk_2_ = PERIOD TIMEGRP " | SETUP       |     0.079ns|     7.921ns|       0|           0
  pll_unit_pll_clk_2_" TS_sys_clk_pin *     | HOLD        |     0.000ns|            |       0|           0
       1.25 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_250_MHz = PERIOD TIMEGRP "sys_ | MINPERIOD   |     3.000ns|     1.000ns|       0|           0
  clk_250_MHz" 250 MHz HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_125_MHz = PERIOD TIMEGRP "sys_ | MINPERIOD   |     4.876ns|     3.124ns|       0|           0
  clk_125_MHz" 125 MHz HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_1000_MHz = PERIOD TIMEGRP "sys | N/A         |         N/A|         N/A|     N/A|         N/A
  _clk_1000_MHz" 1000 MHz HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_unit_pll_clk_0_ = PERIOD TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  pll_unit_pll_clk_0_" TS_sys_clk_pin *     |             |            |            |        |            
       10 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     34.220ns|            0|           16|            0|       124268|
| TS_pll_unit_pll_clk_1_        |      4.000ns|     13.688ns|          N/A|           16|            0|          528|            0|
| TS_pll_unit_pll_clk_0_        |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_pll_unit_pll_clk_2_        |      8.000ns|      7.921ns|          N/A|            0|            0|       123740|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 208 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 37 secs 
Total CPU time to PAR completion (all processors): 51 secs 

Peak Memory Usage:  269 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 16 errors found.

Number of error messages: 0
Number of warning messages: 211
Number of info messages: 1

Writing design to file top_level.ncd



PAR done!
