<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e609"><registerName>CNFG</registerName><registerNameMore><registerNameFull>CNFG</registerNameFull></registerNameMore><registerBody><registerDescription>LSRAM Configure Reg</registerDescription><registerProperties><registerPropset><addressOffset>0x8</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x9908990</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e620"><bitFieldName>lsr0_suspend_md</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM0 suspend mode enable</p><p> *	00 - No suspend mode enabled when lp_stop_clocks and/or lp_state asserted</p><p> *	01 - Suspend mode enabled with clock stopped and memory content preserved when lp_stop_clocks and/or lp_state asserted</p><p> *	1x - Sleep mode enabled with vss_lsr switched off when lp_state asserted</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e642"><bitFieldName>lsr0_a_wmode</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM0 A port write mode</p><p> *	00 - Simple Write</p><p> *	01 - Write Feed Through </p><p> *	10 - Read Before Write</p><p> *	11 - Read Before Write w/ Different Address</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>2</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e666"><bitFieldName>lsr0_a_rd_pl_bypass</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM0 A port data output pipeline bypass enable</p><p> *	0 - Pipelined mode</p><p> *	1 - Non-pipelined mode</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e686"><bitFieldName>lsr0_a_width</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM0 A port width</p><p> *	000 - 16K x 1</p><p> *	001 - 8K x 2 </p><p> *	010 - 4K x 4</p><p> *	011 - 2K x 9 or 2K x 8</p><p> *	100 - 1K x 18 or 1K x 16</p><p> *	101 - 512 x 36  or 512 x 32 two-port</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>5</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>100</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e714"><bitFieldName>lsr0_b_rd_pl_bypass</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM0 B port data output pipeline bypass enable</p><p> *	0 - Pipelined mode</p><p> *	1 - Non-pipelined mode</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e734"><bitFieldName>lsr0_b_width</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM0 B port width</p><p> *	000 - 16K x 1</p><p> *	001 -8K x 2 </p><p> *	010 - 4K x 4</p><p> *	011 - 2K x 9 or 2K x 8</p><p> *	100 - 1K x 18 or 1K x 16</p><p> *	101 - 512 x 36  or 512 x 32 two-port</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>9</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>100</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e763"><bitFieldName>lsr0_b_wmode</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM0 B port write mode</p><p> *	00 - Simple Write</p><p> *	01 - Write Feed Through </p><p> *	10 - Read Before Write</p><p> *	11 - Read Before Write w/ Different Address</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>12</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e787"><bitFieldName>ecc_en</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>ECC mode enable</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>14</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e802"><bitFieldName>ecc_pl_bypass</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>ECC pipeline bypass enable</p><p> *	0 - Pipelined mode</p><p> *	1 - Non-pipelined mode</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>15</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e822"><bitFieldName>lsr1_suspend_md</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM1 suspend mode enable</p><p> *	00 - No suspend mode enabled when lp_stop_clocks and/or lp_state asserted</p><p> *	01 - Suspend mode enabled with clock stopped and memory content preserved when lp_stop_clocks and/or lp_state asserted</p><p> *	1x - Sleep mode enabled with vss_lsr switched off when lp_state asserted</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e844"><bitFieldName>lsr1_a_wmode</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM1 A port write mode</p><p> *	00 - Simple Write</p><p> *	01 - Write Feed Through </p><p> *	10 - Read Before Write</p><p> *	11 - Read Before Write w/ Different Address</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>18</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e868"><bitFieldName>lsr1_a_rd_pl_bypass</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM1 A port data output pipeline bypass enable</p><p> *	0 - Pipelined mode</p><p> *	1 - Non-pipelined mode</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>20</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e888"><bitFieldName>lsr1_a_width</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM1 A port width</p><p> *	000 - 16K x 1</p><p> *	001 -8K x 2 </p><p> *	010 - 4K x 4</p><p> *	011 - 2K x 9 or 2K x 8</p><p> *	100 - 1K x 18 or 1K x 16</p><p> *	101 - 512 x 36  or 512 x 32 two-port</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>21</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>100</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e916"><bitFieldName>lsr1_b_rd_pl_bypass</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM1 B port data output pipeline bypass enable</p><p> *	0 - Pipelined mode</p><p> *	1 - Non-pipelined mode</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e936"><bitFieldName>lsr1_b_width</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM1 B port width</p><p> *	000 - 16K x 1</p><p> *	001 -8K x 2 </p><p> *	010 - 4K x 4</p><p> *	011 - 2K x 9 or 2K x 8</p><p> *	100 - 1K x 18 or 1K x 16</p><p> *	101 - 512 x 36  or 512 x 32 two-port</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>25</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>100</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e964"><bitFieldName>lsr1_b_wmode</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LSRAM1 B port write mode</p><p> *	00 - Simple Write</p><p> *	01 - Write Feed Through </p><p> *	10 - Read Before Write</p><p> *	11 - Read Before Write w/ Different Address</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>28</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e988"><bitFieldName>ecc_biterr</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Control ECC write bit errors</p><p> *	00 - No write bit error</p><p> *	01 - Write single bit error on lsr0_a_data_in[0]</p><p> *	10 - Write double bit errors on lsr0/1_a_data_in[0]</p><p> *	11 - Write triple bit errors on lsr0/1_a_data_in[0] and lsr0_a_data_in[8]</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>30</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>