# Compile of DecryptorUnit.vhd was successful.
# Compile of Finpro_tb.vhd was successful.
# Compile of KeyGenUnit.vhd was successful.
# Compile of PrimeGen.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.finpro_tb
# vsim -gui work.finpro_tb 
# Start time: 20:58:35 on Dec 08,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.finpro_tb(rtl)
# Loading work.decryptorunit(rtl)
# Loading work.keygenunit(rtl)
# Loading ieee.math_real(body)
# Loading work.primegen(rtl)
add wave -position insertpoint sim:/finpro_tb/*
force -freeze sim:/finpro_tb/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/finpro_tb/prime1_receiver 3 0
force -freeze sim:/finpro_tb/prime2_receiver 2 0
run -all
# ** Fatal: (vsim-3734) Index value 20 is out of range 1 to 19.
#    Time: 10100 ps  Iteration: 0  Process: /finpro_tb/Receiver1/line__44 File: E:/ITworkerwannabe/computerengineer/VHDL/Finpro/PSD-PA-05/code/DecryptorUnit.vhd
# Fatal error in Process line__44 at E:/ITworkerwannabe/computerengineer/VHDL/Finpro/PSD-PA-05/code/DecryptorUnit.vhd line 49
# 
# HDL call sequence:
# Stopped at E:/ITworkerwannabe/computerengineer/VHDL/Finpro/PSD-PA-05/code/DecryptorUnit.vhd 49 Process line__44
# 
# End time: 20:59:58 on Dec 08,2024, Elapsed time: 0:01:23
# Errors: 1, Warnings: 5
