$date
	Tue Oct  7 08:41:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex2_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 % d [7:0] $end
$var wire 1 $ rst $end
$var parameter 32 & N $end
$var reg 8 ' q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 &
$end
#0
$dumpvars
b0 '
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
b10101010 #
b10101010 %
0$
#15
b10101010 !
b10101010 '
1"
#20
0"
b1010101 #
b1010101 %
#25
b1010101 !
b1010101 '
1"
#30
0"
b11111111 #
b11111111 %
#35
b11111111 !
b11111111 '
1"
#40
0"
b1111 #
b1111 %
#45
b1111 !
b1111 '
1"
#50
0"
#55
1"
#60
0"
