	component ff_128i_128o_2048d_sc is
		port (
			data  : in  std_logic_vector(127 downto 0) := (others => 'X'); -- datain
			wrreq : in  std_logic                      := 'X';             -- wrreq
			rdreq : in  std_logic                      := 'X';             -- rdreq
			clock : in  std_logic                      := 'X';             -- clk
			aclr  : in  std_logic                      := 'X';             -- aclr
			q     : out std_logic_vector(127 downto 0);                    -- dataout
			usedw : out std_logic_vector(10 downto 0);                     -- usedw
			full  : out std_logic;                                         -- full
			empty : out std_logic                                          -- empty
		);
	end component ff_128i_128o_2048d_sc;

