$comment
	File created using the following command:
		vcd file SeqDet1101.msim.vcd -direction
$end
$date
	Wed Dec 13 10:41:04 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module SpecialCount0_9_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " EN $end
$var wire 1 # Q [3] $end
$var wire 1 $ Q [2] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Q[3]~output_o $end
$var wire 1 . Q[2]~output_o $end
$var wire 1 / Q[1]~output_o $end
$var wire 1 0 Q[0]~output_o $end
$var wire 1 1 CLK~input_o $end
$var wire 1 2 EN~input_o $end
$var wire 1 3 inst|sub|68~combout $end
$var wire 1 4 inst|sub|34~q $end
$var wire 1 5 inst|sub|115~0_combout $end
$var wire 1 6 inst|sub|111~q $end
$var wire 1 7 inst|sub|130~0_combout $end
$var wire 1 8 inst|sub|126~0_combout $end
$var wire 1 9 inst|sub|122~q $end
$var wire 1 : inst|sub|137~combout $end
$var wire 1 ; inst|sub|134~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0&
0%
0$
0#
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
12
13
04
05
06
07
08
09
0:
0;
$end
#50000
1!
11
14
10
15
03
1&
#100000
0!
01
#150000
1!
11
16
04
00
1/
13
1%
0&
#200000
0!
01
#250000
1!
11
14
10
17
05
03
1&
18
#300000
0!
01
#350000
1!
11
19
06
04
00
0/
1.
1:
08
07
13
1$
0%
0&
0:
18
#400000
0!
01
#450000
1!
11
14
10
15
03
1&
#500000
0!
01
#550000
1!
11
16
04
00
1/
13
1%
0&
#600000
0!
01
#650000
1!
11
14
10
17
05
03
1&
1:
08
#700000
0!
01
#750000
1!
11
1;
09
06
04
00
0/
0.
1-
18
13
07
1#
0$
0%
0&
08
#800000
0!
01
#850000
1!
11
14
10
0:
03
1&
#900000
0!
01
#950000
1!
11
0;
04
00
0-
13
0#
0&
#1000000
