// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2.h"
#include "conv_1.h"
#include "soft_max.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64bwn.h"
#include "cnn_mac_muladd_9sbxn.h"
#include "cnn_mac_muladd_9sbyn.h"
#include "cnn_mac_muladd_13bzo.h"
#include "cnn_dense_1_weighbll.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_2_weighbml.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_out_weibnm.h"
#include "cnn_dense_out_biabom.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_oubpm.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_oubvn.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"

namespace ap_rtl {

struct cnn : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > cnn_input_address0;
    sc_out< sc_logic > cnn_input_ce0;
    sc_in< sc_lv<32> > cnn_input_q0;
    sc_out< sc_lv<4> > prediction_output_address0;
    sc_out< sc_logic > prediction_output_ce0;
    sc_out< sc_logic > prediction_output_we0;
    sc_out< sc_lv<32> > prediction_output_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_weighbll* dense_1_weights_V_U;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_2_weighbml* dense_2_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_out_weibnm* dense_out_weights_V_U;
    cnn_dense_out_biabom* dense_out_bias_V_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_max_pool_1_oubpm* max_pool_1_out_0_V_U;
    cnn_max_pool_1_oubpm* max_pool_1_out_1_V_U;
    cnn_max_pool_1_oubpm* max_pool_1_out_2_V_U;
    cnn_max_pool_1_oubpm* max_pool_1_out_3_V_U;
    cnn_max_pool_1_oubpm* max_pool_1_out_4_V_U;
    cnn_max_pool_1_oubpm* max_pool_1_out_5_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_oubvn* max_pool_2_out_V_U;
    cnn_max_pool_2_oubvn* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_dense_array_V* prediction_V_U;
    conv_2* grp_conv_2_fu_850;
    conv_1* grp_conv_1_fu_971;
    soft_max* grp_soft_max_fu_981;
    max_pool_1* grp_max_pool_1_fu_993;
    max_pool_2* grp_max_pool_2_fu_1004;
    flat* grp_flat_fu_1010;
    cnn_fpext_32ns_64bwn<1,2,32,64>* cnn_fpext_32ns_64bwn_U209;
    cnn_mac_muladd_9sbxn<1,1,9,14,22,22>* cnn_mac_muladd_9sbxn_U210;
    cnn_mac_muladd_9sbyn<1,1,9,13,22,22>* cnn_mac_muladd_9sbyn_U211;
    cnn_mac_muladd_13bzo<1,1,13,9,22,22>* cnn_mac_muladd_13bzo_U212;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_1_weights_V_q0;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<6> > dense_1_bias_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_2_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_out_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_out_bias_V_q0;
    sc_signal< sc_lv<5> > i_fu_1026_p2;
    sc_signal< sc_lv<5> > i_reg_2120;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_1032_p2;
    sc_signal< sc_lv<10> > ix_in_reg_2125;
    sc_signal< sc_lv<1> > icmp_ln23_fu_1020_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_1062_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_2130;
    sc_signal< sc_lv<5> > j_fu_1074_p2;
    sc_signal< sc_lv<5> > j_reg_2138;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_7_fu_1084_p2;
    sc_signal< sc_lv<11> > add_ln203_7_reg_2143;
    sc_signal< sc_lv<1> > icmp_ln25_fu_1068_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_1094_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_2153;
    sc_signal< sc_lv<32> > cnn_input_load_reg_2158;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > select_ln603_3_fu_1375_p3;
    sc_signal< sc_lv<14> > select_ln603_3_reg_2164;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > i_1_fu_1393_p2;
    sc_signal< sc_lv<6> > i_1_reg_2172;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > zext_ln14_fu_1399_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_2177;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1387_p2;
    sc_signal< sc_lv<15> > zext_ln13_fu_1403_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_2183;
    sc_signal< sc_lv<9> > j_1_fu_1413_p2;
    sc_signal< sc_lv<9> > j_1_reg_2191;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<15> > add_ln1117_10_fu_1424_p2;
    sc_signal< sc_lv<15> > add_ln1117_10_reg_2196;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1407_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<5> > i_2_fu_1512_p2;
    sc_signal< sc_lv<5> > i_2_reg_2224;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<64> > zext_ln14_1_fu_1518_p1;
    sc_signal< sc_lv<64> > zext_ln14_1_reg_2229;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1506_p2;
    sc_signal< sc_lv<12> > zext_ln13_2_fu_1522_p1;
    sc_signal< sc_lv<12> > zext_ln13_2_reg_2235;
    sc_signal< sc_lv<6> > j_2_fu_1532_p2;
    sc_signal< sc_lv<6> > j_2_reg_2243;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1526_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<4> > d_fu_1655_p2;
    sc_signal< sc_lv<4> > d_reg_2271;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > zext_ln48_fu_1661_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_2276;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1649_p2;
    sc_signal< sc_lv<9> > zext_ln46_fu_1665_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_2282;
    sc_signal< sc_lv<5> > f_fu_1675_p2;
    sc_signal< sc_lv<5> > f_reg_2290;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1669_p2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<4> > i_3_fu_1768_p2;
    sc_signal< sc_lv<4> > i_3_reg_2318;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<64> > zext_ln70_fu_1774_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_2323;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1762_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1779_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_2333;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > p_Result_31_fu_1785_p3;
    sc_signal< sc_lv<1> > p_Result_31_reg_2338;
    sc_signal< sc_lv<14> > tmp_V_9_fu_1799_p3;
    sc_signal< sc_lv<14> > tmp_V_9_reg_2343;
    sc_signal< sc_lv<32> > sub_ln944_fu_1833_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_2348;
    sc_signal< sc_lv<32> > or_ln_fu_1943_p3;
    sc_signal< sc_lv<32> > or_ln_reg_2354;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1951_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_2359;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1957_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_2364;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<14> > dense_array_V_d0;
    sc_signal< sc_lv<14> > dense_array_V_q0;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_V_q0;
    sc_signal< sc_lv<8> > max_pool_1_out_0_V_address0;
    sc_signal< sc_logic > max_pool_1_out_0_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_0_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_0_V_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_0_V_q0;
    sc_signal< sc_logic > max_pool_1_out_0_V_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_0_V_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_1_V_address0;
    sc_signal< sc_logic > max_pool_1_out_1_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_1_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_1_V_q0;
    sc_signal< sc_logic > max_pool_1_out_1_V_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_1_V_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_2_V_address0;
    sc_signal< sc_logic > max_pool_1_out_2_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_2_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_2_V_q0;
    sc_signal< sc_logic > max_pool_1_out_2_V_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_2_V_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_3_V_address0;
    sc_signal< sc_logic > max_pool_1_out_3_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_3_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_3_V_q0;
    sc_signal< sc_logic > max_pool_1_out_3_V_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_3_V_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_4_V_address0;
    sc_signal< sc_logic > max_pool_1_out_4_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_4_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_4_V_q0;
    sc_signal< sc_logic > max_pool_1_out_4_V_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_4_V_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_5_V_address0;
    sc_signal< sc_logic > max_pool_1_out_5_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_5_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_5_V_q0;
    sc_signal< sc_logic > max_pool_1_out_5_V_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_5_V_q1;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<14> > flat_array_V_d0;
    sc_signal< sc_lv<14> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_lv<14> > prediction_V_q0;
    sc_signal< sc_logic > grp_conv_2_fu_850_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_850_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_850_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_850_ap_ready;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_0_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_0_V_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_0_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_0_V_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_1_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_1_V_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_1_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_1_V_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_2_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_2_V_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_2_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_2_V_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_3_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_3_V_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_3_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_3_V_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_4_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_4_V_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_4_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_4_V_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_5_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_5_V_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_850_input_5_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_850_input_5_V_ce1;
    sc_signal< sc_lv<11> > grp_conv_2_fu_850_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_850_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_850_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_850_conv_out_V_d0;
    sc_signal< sc_logic > grp_conv_1_fu_971_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_971_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_971_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_971_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_971_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_971_input_V_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_971_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_971_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_971_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_971_conv_out_V_d0;
    sc_signal< sc_logic > grp_soft_max_fu_981_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_981_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_981_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_981_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_981_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_981_dense_array_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_981_dense_array_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_981_dense_array_V_d0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_981_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_981_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_981_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_981_prediction_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_993_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_conv_out_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_993_max_pool_out_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_0_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_0_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_993_max_pool_out_0_V_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_993_max_pool_out_1_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_1_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_1_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_993_max_pool_out_1_V_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_993_max_pool_out_2_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_2_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_2_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_993_max_pool_out_2_V_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_993_max_pool_out_3_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_3_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_3_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_993_max_pool_out_3_V_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_993_max_pool_out_4_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_4_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_4_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_993_max_pool_out_4_V_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_993_max_pool_out_5_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_5_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_max_pool_out_5_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_993_max_pool_out_5_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1004_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_1004_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_1004_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_1004_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_1004_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1004_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_1004_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1004_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1004_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_1004_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_1010_ap_start;
    sc_signal< sc_logic > grp_flat_fu_1010_ap_done;
    sc_signal< sc_logic > grp_flat_fu_1010_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_1010_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_1010_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_1010_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_1010_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_1010_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_1010_flat_array_V_we0;
    sc_signal< sc_lv<14> > grp_flat_fu_1010_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_682;
    sc_signal< sc_lv<5> > i_0_reg_694;
    sc_signal< sc_lv<10> > ix_in_1_reg_705;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > j_0_reg_715;
    sc_signal< sc_lv<6> > i_0_i_reg_726;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<14> > p_Val2_22_reg_737;
    sc_signal< sc_lv<9> > j_0_i_reg_749;
    sc_signal< sc_lv<15> > phi_mul_reg_760;
    sc_signal< sc_lv<5> > i_0_i13_reg_771;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<14> > p_Val2_25_reg_782;
    sc_signal< sc_lv<6> > j_0_i18_reg_794;
    sc_signal< sc_lv<4> > d_0_i_reg_805;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<14> > p_Val2_31_reg_816;
    sc_signal< sc_lv<5> > f_0_i_reg_828;
    sc_signal< sc_lv<4> > i24_0_reg_839;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_conv_2_fu_850_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_conv_1_fu_971_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_soft_max_fu_981_ap_start_reg;
    sc_signal< sc_logic > grp_max_pool_1_fu_993_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pool_2_fu_1004_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_flat_fu_1010_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > zext_ln27_fu_1089_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1383_p1;
    sc_signal< sc_lv<64> > zext_ln1117_fu_1435_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_1419_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_1578_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_1538_p1;
    sc_signal< sc_lv<64> > zext_ln1116_4_fu_1721_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_1681_p1;
    sc_signal< sc_lv<13> > select_ln19_fu_1497_p3;
    sc_signal< sc_lv<13> > select_ln19_1_fu_1640_p3;
    sc_signal< sc_lv<14> > add_ln703_3_fu_1755_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_1038_p3;
    sc_signal< sc_lv<7> > tmp_118_fu_1050_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_1046_p1;
    sc_signal< sc_lv<11> > zext_ln203_16_fu_1058_p1;
    sc_signal< sc_lv<11> > zext_ln203_17_fu_1080_p1;
    sc_signal< sc_lv<64> > grp_fu_1016_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_1100_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_1116_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_1130_p1;
    sc_signal< sc_lv<53> > tmp_fu_1134_p3;
    sc_signal< sc_lv<54> > p_Result_30_fu_1142_p1;
    sc_signal< sc_lv<1> > p_Result_29_fu_1108_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_1146_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_1104_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_1126_p1;
    sc_signal< sc_lv<12> > F2_fu_1166_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_1172_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_1178_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_1184_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_1190_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_1152_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_1198_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_1224_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_1228_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1238_p1;
    sc_signal< sc_lv<1> > tmp_125_fu_1241_p3;
    sc_signal< sc_lv<14> > trunc_ln583_fu_1208_p1;
    sc_signal< sc_lv<14> > sext_ln581cast_fu_1257_p1;
    sc_signal< sc_lv<1> > icmp_ln571_fu_1160_p2;
    sc_signal< sc_lv<1> > icmp_ln582_fu_1202_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1267_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1279_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1285_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_1212_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1291_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1297_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1315_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_1218_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1321_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1327_p2;
    sc_signal< sc_lv<14> > shl_ln604_fu_1261_p2;
    sc_signal< sc_lv<14> > trunc_ln586_fu_1234_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1309_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1303_p2;
    sc_signal< sc_lv<14> > select_ln588_fu_1249_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1273_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1341_p2;
    sc_signal< sc_lv<14> > select_ln603_fu_1333_p3;
    sc_signal< sc_lv<14> > select_ln603_1_fu_1347_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1355_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1369_p2;
    sc_signal< sc_lv<14> > select_ln603_2_fu_1361_p3;
    sc_signal< sc_lv<15> > add_ln1117_fu_1430_p2;
    sc_signal< sc_lv<22> > grp_fu_2070_p3;
    sc_signal< sc_lv<6> > sext_ln1265_fu_1465_p0;
    sc_signal< sc_lv<6> > sext_ln703_fu_1473_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1465_p1;
    sc_signal< sc_lv<13> > sext_ln703_fu_1473_p1;
    sc_signal< sc_lv<13> > trunc_ln703_fu_1469_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_1477_p2;
    sc_signal< sc_lv<1> > tmp_126_fu_1489_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_1483_p2;
    sc_signal< sc_lv<11> > tmp_119_fu_1543_p3;
    sc_signal< sc_lv<7> > tmp_120_fu_1555_p3;
    sc_signal< sc_lv<12> > zext_ln1117_14_fu_1551_p1;
    sc_signal< sc_lv<12> > zext_ln1117_15_fu_1563_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_1567_p2;
    sc_signal< sc_lv<12> > add_ln1117_9_fu_1573_p2;
    sc_signal< sc_lv<22> > grp_fu_2079_p3;
    sc_signal< sc_lv<9> > sext_ln1265_2_fu_1608_p0;
    sc_signal< sc_lv<9> > sext_ln703_2_fu_1616_p0;
    sc_signal< sc_lv<14> > sext_ln1265_2_fu_1608_p1;
    sc_signal< sc_lv<13> > sext_ln703_2_fu_1616_p1;
    sc_signal< sc_lv<13> > trunc_ln703_1_fu_1612_p1;
    sc_signal< sc_lv<14> > add_ln703_2_fu_1620_p2;
    sc_signal< sc_lv<1> > tmp_127_fu_1632_p3;
    sc_signal< sc_lv<13> > add_ln203_1_fu_1626_p2;
    sc_signal< sc_lv<8> > tmp_121_fu_1686_p3;
    sc_signal< sc_lv<6> > tmp_122_fu_1698_p3;
    sc_signal< sc_lv<9> > zext_ln1116_3_fu_1706_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_1694_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_1710_p2;
    sc_signal< sc_lv<9> > add_ln1116_2_fu_1716_p2;
    sc_signal< sc_lv<22> > grp_fu_2088_p3;
    sc_signal< sc_lv<14> > sext_ln1265_3_fu_1751_p1;
    sc_signal< sc_lv<14> > tmp_V_fu_1793_p2;
    sc_signal< sc_lv<14> > p_Result_13_fu_1807_p4;
    sc_signal< sc_lv<32> > p_Result_32_fu_1817_p3;
    sc_signal< sc_lv<32> > l_fu_1825_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1843_p2;
    sc_signal< sc_lv<31> > tmp_129_fu_1849_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_1865_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_1869_p2;
    sc_signal< sc_lv<14> > zext_ln947_fu_1875_p1;
    sc_signal< sc_lv<14> > lshr_ln947_fu_1879_p2;
    sc_signal< sc_lv<14> > p_Result_s_fu_1885_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1859_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1891_p2;
    sc_signal< sc_lv<1> > tmp_130_fu_1903_p3;
    sc_signal< sc_lv<14> > trunc_ln944_fu_1839_p1;
    sc_signal< sc_lv<14> > add_ln949_fu_1917_p2;
    sc_signal< sc_lv<1> > p_Result_27_fu_1923_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1911_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1931_p2;
    sc_signal< sc_lv<1> > a_fu_1897_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1937_p2;
    sc_signal< sc_lv<32> > m_fu_1961_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1964_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1975_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1969_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1980_p2;
    sc_signal< sc_lv<32> > m_7_fu_1986_p3;
    sc_signal< sc_lv<32> > m_8_fu_1993_p2;
    sc_signal< sc_lv<31> > m_s_fu_1998_p4;
    sc_signal< sc_lv<1> > tmp_131_fu_2012_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_2020_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_2028_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_2033_p2;
    sc_signal< sc_lv<32> > m_11_fu_2008_p1;
    sc_signal< sc_lv<9> > tmp_9_fu_2039_p3;
    sc_signal< sc_lv<32> > p_Result_33_fu_2046_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_2058_p1;
    sc_signal< sc_lv<22> > grp_fu_2070_p2;
    sc_signal< sc_lv<13> > grp_fu_2079_p1;
    sc_signal< sc_lv<22> > grp_fu_2079_p2;
    sc_signal< sc_lv<13> > grp_fu_2088_p0;
    sc_signal< sc_lv<22> > grp_fu_2088_p2;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    sc_signal< sc_lv<22> > grp_fu_2079_p10;
    sc_signal< sc_lv<22> > grp_fu_2088_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_fsm_state1;
    static const sc_lv<32> ap_ST_fsm_state2;
    static const sc_lv<32> ap_ST_fsm_state3;
    static const sc_lv<32> ap_ST_fsm_state4;
    static const sc_lv<32> ap_ST_fsm_state5;
    static const sc_lv<32> ap_ST_fsm_state6;
    static const sc_lv<32> ap_ST_fsm_state7;
    static const sc_lv<32> ap_ST_fsm_state8;
    static const sc_lv<32> ap_ST_fsm_state9;
    static const sc_lv<32> ap_ST_fsm_state10;
    static const sc_lv<32> ap_ST_fsm_state11;
    static const sc_lv<32> ap_ST_fsm_state12;
    static const sc_lv<32> ap_ST_fsm_state13;
    static const sc_lv<32> ap_ST_fsm_state14;
    static const sc_lv<32> ap_ST_fsm_state15;
    static const sc_lv<32> ap_ST_fsm_state16;
    static const sc_lv<32> ap_ST_fsm_state17;
    static const sc_lv<32> ap_ST_fsm_state18;
    static const sc_lv<32> ap_ST_fsm_state19;
    static const sc_lv<32> ap_ST_fsm_state20;
    static const sc_lv<32> ap_ST_fsm_state21;
    static const sc_lv<32> ap_ST_fsm_state22;
    static const sc_lv<32> ap_ST_fsm_state23;
    static const sc_lv<32> ap_ST_fsm_state24;
    static const sc_lv<32> ap_ST_fsm_state25;
    static const sc_lv<32> ap_ST_fsm_state26;
    static const sc_lv<32> ap_ST_fsm_state27;
    static const sc_lv<32> ap_ST_fsm_state28;
    static const sc_lv<32> ap_ST_fsm_state29;
    static const sc_lv<32> ap_ST_fsm_state30;
    static const sc_lv<32> ap_ST_fsm_state31;
    static const sc_lv<32> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<14> ap_const_lv14_3FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_1166_p2();
    void thread_a_fu_1897_p2();
    void thread_add_ln1116_2_fu_1716_p2();
    void thread_add_ln1116_fu_1710_p2();
    void thread_add_ln1117_10_fu_1424_p2();
    void thread_add_ln1117_9_fu_1573_p2();
    void thread_add_ln1117_fu_1430_p2();
    void thread_add_ln203_1_fu_1626_p2();
    void thread_add_ln203_7_fu_1084_p2();
    void thread_add_ln203_fu_1483_p2();
    void thread_add_ln28_fu_1094_p2();
    void thread_add_ln581_fu_1178_p2();
    void thread_add_ln703_2_fu_1620_p2();
    void thread_add_ln703_3_fu_1755_p2();
    void thread_add_ln703_fu_1477_p2();
    void thread_add_ln949_fu_1917_p2();
    void thread_add_ln958_fu_1964_p2();
    void thread_add_ln964_fu_2033_p2();
    void thread_and_ln581_fu_1291_p2();
    void thread_and_ln582_fu_1273_p2();
    void thread_and_ln585_1_fu_1309_p2();
    void thread_and_ln585_fu_1303_p2();
    void thread_and_ln603_fu_1327_p2();
    void thread_and_ln949_fu_1931_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_1228_p2();
    void thread_bitcast_ln696_fu_1238_p1();
    void thread_bitcast_ln739_fu_2058_p1();
    void thread_cnn_input_address0();
    void thread_cnn_input_ce0();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_d_fu_1655_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_1116_p4();
    void thread_f_fu_1675_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_971_ap_start();
    void thread_grp_conv_2_fu_850_ap_start();
    void thread_grp_flat_fu_1010_ap_start();
    void thread_grp_fu_2070_p2();
    void thread_grp_fu_2079_p1();
    void thread_grp_fu_2079_p10();
    void thread_grp_fu_2079_p2();
    void thread_grp_fu_2088_p0();
    void thread_grp_fu_2088_p00();
    void thread_grp_fu_2088_p2();
    void thread_grp_max_pool_1_fu_993_ap_start();
    void thread_grp_max_pool_2_fu_1004_ap_start();
    void thread_grp_soft_max_fu_981_ap_start();
    void thread_i_1_fu_1393_p2();
    void thread_i_2_fu_1512_p2();
    void thread_i_3_fu_1768_p2();
    void thread_i_fu_1026_p2();
    void thread_icmp_ln13_1_fu_1526_p2();
    void thread_icmp_ln13_fu_1407_p2();
    void thread_icmp_ln23_fu_1020_p2();
    void thread_icmp_ln25_fu_1068_p2();
    void thread_icmp_ln41_fu_1649_p2();
    void thread_icmp_ln46_fu_1669_p2();
    void thread_icmp_ln571_fu_1160_p2();
    void thread_icmp_ln581_fu_1172_p2();
    void thread_icmp_ln582_fu_1202_p2();
    void thread_icmp_ln585_fu_1212_p2();
    void thread_icmp_ln603_fu_1218_p2();
    void thread_icmp_ln69_fu_1762_p2();
    void thread_icmp_ln935_fu_1779_p2();
    void thread_icmp_ln947_1_fu_1891_p2();
    void thread_icmp_ln947_fu_1859_p2();
    void thread_icmp_ln958_fu_1951_p2();
    void thread_icmp_ln9_1_fu_1506_p2();
    void thread_icmp_ln9_fu_1387_p2();
    void thread_ireg_V_fu_1100_p1();
    void thread_ix_in_fu_1032_p2();
    void thread_j_1_fu_1413_p2();
    void thread_j_2_fu_1532_p2();
    void thread_j_fu_1074_p2();
    void thread_l_fu_1825_p3();
    void thread_lsb_index_fu_1843_p2();
    void thread_lshr_ln947_fu_1879_p2();
    void thread_lshr_ln958_fu_1969_p2();
    void thread_m_11_fu_2008_p1();
    void thread_m_7_fu_1986_p3();
    void thread_m_8_fu_1993_p2();
    void thread_m_fu_1961_p1();
    void thread_m_s_fu_1998_p4();
    void thread_man_V_1_fu_1146_p2();
    void thread_man_V_2_fu_1152_p3();
    void thread_max_pool_1_out_0_V_address0();
    void thread_max_pool_1_out_0_V_ce0();
    void thread_max_pool_1_out_0_V_ce1();
    void thread_max_pool_1_out_0_V_d0();
    void thread_max_pool_1_out_0_V_we0();
    void thread_max_pool_1_out_1_V_address0();
    void thread_max_pool_1_out_1_V_ce0();
    void thread_max_pool_1_out_1_V_ce1();
    void thread_max_pool_1_out_1_V_we0();
    void thread_max_pool_1_out_2_V_address0();
    void thread_max_pool_1_out_2_V_ce0();
    void thread_max_pool_1_out_2_V_ce1();
    void thread_max_pool_1_out_2_V_we0();
    void thread_max_pool_1_out_3_V_address0();
    void thread_max_pool_1_out_3_V_ce0();
    void thread_max_pool_1_out_3_V_ce1();
    void thread_max_pool_1_out_3_V_we0();
    void thread_max_pool_1_out_4_V_address0();
    void thread_max_pool_1_out_4_V_ce0();
    void thread_max_pool_1_out_4_V_ce1();
    void thread_max_pool_1_out_4_V_we0();
    void thread_max_pool_1_out_5_V_address0();
    void thread_max_pool_1_out_5_V_ce0();
    void thread_max_pool_1_out_5_V_ce1();
    void thread_max_pool_1_out_5_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1315_p2();
    void thread_or_ln582_fu_1279_p2();
    void thread_or_ln603_1_fu_1355_p2();
    void thread_or_ln603_2_fu_1369_p2();
    void thread_or_ln603_fu_1341_p2();
    void thread_or_ln949_fu_1937_p2();
    void thread_or_ln_fu_1943_p3();
    void thread_p_Result_13_fu_1807_p4();
    void thread_p_Result_27_fu_1923_p3();
    void thread_p_Result_29_fu_1108_p3();
    void thread_p_Result_30_fu_1142_p1();
    void thread_p_Result_31_fu_1785_p3();
    void thread_p_Result_32_fu_1817_p3();
    void thread_p_Result_33_fu_2046_p5();
    void thread_p_Result_s_fu_1885_p2();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_address0();
    void thread_prediction_output_ce0();
    void thread_prediction_output_d0();
    void thread_prediction_output_we0();
    void thread_select_ln19_1_fu_1640_p3();
    void thread_select_ln19_fu_1497_p3();
    void thread_select_ln588_fu_1249_p3();
    void thread_select_ln603_1_fu_1347_p3();
    void thread_select_ln603_2_fu_1361_p3();
    void thread_select_ln603_3_fu_1375_p3();
    void thread_select_ln603_fu_1333_p3();
    void thread_select_ln964_fu_2020_p3();
    void thread_sext_ln1117_fu_1578_p1();
    void thread_sext_ln1265_2_fu_1608_p0();
    void thread_sext_ln1265_2_fu_1608_p1();
    void thread_sext_ln1265_3_fu_1751_p1();
    void thread_sext_ln1265_fu_1465_p0();
    void thread_sext_ln1265_fu_1465_p1();
    void thread_sext_ln203_fu_1383_p1();
    void thread_sext_ln581_fu_1198_p1();
    void thread_sext_ln581cast_fu_1257_p1();
    void thread_sext_ln703_2_fu_1616_p0();
    void thread_sext_ln703_2_fu_1616_p1();
    void thread_sext_ln703_fu_1473_p0();
    void thread_sext_ln703_fu_1473_p1();
    void thread_sh_amt_fu_1190_p3();
    void thread_shl_ln604_fu_1261_p2();
    void thread_shl_ln958_fu_1980_p2();
    void thread_sub_ln1117_fu_1567_p2();
    void thread_sub_ln203_fu_1062_p2();
    void thread_sub_ln581_fu_1184_p2();
    void thread_sub_ln944_fu_1833_p2();
    void thread_sub_ln947_fu_1869_p2();
    void thread_sub_ln958_fu_1975_p2();
    void thread_sub_ln964_fu_2028_p2();
    void thread_tmp_118_fu_1050_p3();
    void thread_tmp_119_fu_1543_p3();
    void thread_tmp_120_fu_1555_p3();
    void thread_tmp_121_fu_1686_p3();
    void thread_tmp_122_fu_1698_p3();
    void thread_tmp_125_fu_1241_p3();
    void thread_tmp_126_fu_1489_p3();
    void thread_tmp_127_fu_1632_p3();
    void thread_tmp_129_fu_1849_p4();
    void thread_tmp_130_fu_1903_p3();
    void thread_tmp_131_fu_2012_p3();
    void thread_tmp_9_fu_2039_p3();
    void thread_tmp_V_9_fu_1799_p3();
    void thread_tmp_V_fu_1793_p2();
    void thread_tmp_fu_1134_p3();
    void thread_tmp_s_fu_1038_p3();
    void thread_trunc_ln556_fu_1104_p1();
    void thread_trunc_ln565_fu_1130_p1();
    void thread_trunc_ln583_fu_1208_p1();
    void thread_trunc_ln586_fu_1234_p1();
    void thread_trunc_ln703_1_fu_1612_p1();
    void thread_trunc_ln703_fu_1469_p1();
    void thread_trunc_ln943_fu_1957_p1();
    void thread_trunc_ln944_fu_1839_p1();
    void thread_trunc_ln947_fu_1865_p1();
    void thread_xor_ln571_fu_1267_p2();
    void thread_xor_ln581_fu_1321_p2();
    void thread_xor_ln582_fu_1285_p2();
    void thread_xor_ln585_fu_1297_p2();
    void thread_xor_ln949_fu_1911_p2();
    void thread_zext_ln1116_3_fu_1706_p1();
    void thread_zext_ln1116_4_fu_1721_p1();
    void thread_zext_ln1116_fu_1694_p1();
    void thread_zext_ln1117_14_fu_1551_p1();
    void thread_zext_ln1117_15_fu_1563_p1();
    void thread_zext_ln1117_fu_1435_p1();
    void thread_zext_ln13_2_fu_1522_p1();
    void thread_zext_ln13_fu_1403_p1();
    void thread_zext_ln14_1_fu_1518_p1();
    void thread_zext_ln14_2_fu_1419_p1();
    void thread_zext_ln14_3_fu_1538_p1();
    void thread_zext_ln14_fu_1399_p1();
    void thread_zext_ln203_16_fu_1058_p1();
    void thread_zext_ln203_17_fu_1080_p1();
    void thread_zext_ln203_fu_1046_p1();
    void thread_zext_ln27_fu_1089_p1();
    void thread_zext_ln461_fu_1126_p1();
    void thread_zext_ln46_fu_1665_p1();
    void thread_zext_ln48_1_fu_1681_p1();
    void thread_zext_ln48_fu_1661_p1();
    void thread_zext_ln586_fu_1224_p1();
    void thread_zext_ln70_fu_1774_p1();
    void thread_zext_ln947_fu_1875_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
