name: DMA2
description: DMA controller
groupName: DMA
baseAddress: 1073898496
registers:
- name: LISR
  displayName: LISR
  description: low interrupt status register
  addressOffset: 0
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: FEIF0
    description: Stream x FIFO error interrupt flag               (x=3..0)
    bitOffset: 0
    bitWidth: 1
  - name: DMEIF0
    description: Stream x direct mode error interrupt               flag 
      (x=3..0)
    bitOffset: 2
    bitWidth: 1
  - name: TEIF0
    description: Stream x transfer error interrupt flag               (x=3..0)
    bitOffset: 3
    bitWidth: 1
  - name: HTIF0
    description: Stream x half transfer interrupt flag               (x=3..0)
    bitOffset: 4
    bitWidth: 1
  - name: TCIF0
    description: Stream x transfer complete interrupt               flag (x = 
      3..0)
    bitOffset: 5
    bitWidth: 1
  - name: FEIF1
    description: Stream x FIFO error interrupt flag               (x=3..0)
    bitOffset: 6
    bitWidth: 1
  - name: DMEIF1
    description: Stream x direct mode error interrupt               flag 
      (x=3..0)
    bitOffset: 8
    bitWidth: 1
  - name: TEIF1
    description: Stream x transfer error interrupt flag               (x=3..0)
    bitOffset: 9
    bitWidth: 1
  - name: HTIF1
    description: Stream x half transfer interrupt flag               (x=3..0)
    bitOffset: 10
    bitWidth: 1
  - name: TCIF1
    description: Stream x transfer complete interrupt               flag (x = 
      3..0)
    bitOffset: 11
    bitWidth: 1
  - name: FEIF2
    description: Stream x FIFO error interrupt flag               (x=3..0)
    bitOffset: 16
    bitWidth: 1
  - name: DMEIF2
    description: Stream x direct mode error interrupt               flag 
      (x=3..0)
    bitOffset: 18
    bitWidth: 1
  - name: TEIF2
    description: Stream x transfer error interrupt flag               (x=3..0)
    bitOffset: 19
    bitWidth: 1
  - name: HTIF2
    description: Stream x half transfer interrupt flag               (x=3..0)
    bitOffset: 20
    bitWidth: 1
  - name: TCIF2
    description: Stream x transfer complete interrupt               flag (x = 
      3..0)
    bitOffset: 21
    bitWidth: 1
  - name: FEIF3
    description: Stream x FIFO error interrupt flag               (x=3..0)
    bitOffset: 22
    bitWidth: 1
  - name: DMEIF3
    description: Stream x direct mode error interrupt               flag 
      (x=3..0)
    bitOffset: 24
    bitWidth: 1
  - name: TEIF3
    description: Stream x transfer error interrupt flag               (x=3..0)
    bitOffset: 25
    bitWidth: 1
  - name: HTIF3
    description: Stream x half transfer interrupt flag               (x=3..0)
    bitOffset: 26
    bitWidth: 1
  - name: TCIF3
    description: Stream x transfer complete interrupt               flag (x = 
      3..0)
    bitOffset: 27
    bitWidth: 1
- name: HISR
  displayName: HISR
  description: high interrupt status register
  addressOffset: 4
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: FEIF4
    description: Stream x FIFO error interrupt flag               (x=7..4)
    bitOffset: 0
    bitWidth: 1
  - name: DMEIF4
    description: Stream x direct mode error interrupt               flag 
      (x=7..4)
    bitOffset: 2
    bitWidth: 1
  - name: TEIF4
    description: Stream x transfer error interrupt flag               (x=7..4)
    bitOffset: 3
    bitWidth: 1
  - name: HTIF4
    description: Stream x half transfer interrupt flag               (x=7..4)
    bitOffset: 4
    bitWidth: 1
  - name: TCIF4
    description: Stream x transfer complete interrupt               flag 
      (x=7..4)
    bitOffset: 5
    bitWidth: 1
  - name: FEIF5
    description: Stream x FIFO error interrupt flag               (x=7..4)
    bitOffset: 6
    bitWidth: 1
  - name: DMEIF5
    description: Stream x direct mode error interrupt               flag 
      (x=7..4)
    bitOffset: 8
    bitWidth: 1
  - name: TEIF5
    description: Stream x transfer error interrupt flag               (x=7..4)
    bitOffset: 9
    bitWidth: 1
  - name: HTIF5
    description: Stream x half transfer interrupt flag               (x=7..4)
    bitOffset: 10
    bitWidth: 1
  - name: TCIF5
    description: Stream x transfer complete interrupt               flag 
      (x=7..4)
    bitOffset: 11
    bitWidth: 1
  - name: FEIF6
    description: Stream x FIFO error interrupt flag               (x=7..4)
    bitOffset: 16
    bitWidth: 1
  - name: DMEIF6
    description: Stream x direct mode error interrupt               flag 
      (x=7..4)
    bitOffset: 18
    bitWidth: 1
  - name: TEIF6
    description: Stream x transfer error interrupt flag               (x=7..4)
    bitOffset: 19
    bitWidth: 1
  - name: HTIF6
    description: Stream x half transfer interrupt flag               (x=7..4)
    bitOffset: 20
    bitWidth: 1
  - name: TCIF6
    description: Stream x transfer complete interrupt               flag 
      (x=7..4)
    bitOffset: 21
    bitWidth: 1
  - name: FEIF7
    description: Stream x FIFO error interrupt flag               (x=7..4)
    bitOffset: 22
    bitWidth: 1
  - name: DMEIF7
    description: Stream x direct mode error interrupt               flag 
      (x=7..4)
    bitOffset: 24
    bitWidth: 1
  - name: TEIF7
    description: Stream x transfer error interrupt flag               (x=7..4)
    bitOffset: 25
    bitWidth: 1
  - name: HTIF7
    description: Stream x half transfer interrupt flag               (x=7..4)
    bitOffset: 26
    bitWidth: 1
  - name: TCIF7
    description: Stream x transfer complete interrupt               flag 
      (x=7..4)
    bitOffset: 27
    bitWidth: 1
- name: LIFCR
  displayName: LIFCR
  description: low interrupt flag clear           register
  addressOffset: 8
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CFEIF0
    description: Stream x clear FIFO error interrupt flag               (x = 
      3..0)
    bitOffset: 0
    bitWidth: 1
  - name: CDMEIF0
    description: Stream x clear direct mode error               interrupt flag 
      (x = 3..0)
    bitOffset: 2
    bitWidth: 1
  - name: CTEIF0
    description: Stream x clear transfer error interrupt               flag (x =
      3..0)
    bitOffset: 3
    bitWidth: 1
  - name: CHTIF0
    description: Stream x clear half transfer interrupt               flag (x = 
      3..0)
    bitOffset: 4
    bitWidth: 1
  - name: CTCIF0
    description: Stream x clear transfer complete               interrupt flag 
      (x = 3..0)
    bitOffset: 5
    bitWidth: 1
  - name: CFEIF1
    description: Stream x clear FIFO error interrupt flag               (x = 
      3..0)
    bitOffset: 6
    bitWidth: 1
  - name: CDMEIF1
    description: Stream x clear direct mode error               interrupt flag 
      (x = 3..0)
    bitOffset: 8
    bitWidth: 1
  - name: CTEIF1
    description: Stream x clear transfer error interrupt               flag (x =
      3..0)
    bitOffset: 9
    bitWidth: 1
  - name: CHTIF1
    description: Stream x clear half transfer interrupt               flag (x = 
      3..0)
    bitOffset: 10
    bitWidth: 1
  - name: CTCIF1
    description: Stream x clear transfer complete               interrupt flag 
      (x = 3..0)
    bitOffset: 11
    bitWidth: 1
  - name: CFEIF2
    description: Stream x clear FIFO error interrupt flag               (x = 
      3..0)
    bitOffset: 16
    bitWidth: 1
  - name: CDMEIF2
    description: Stream x clear direct mode error               interrupt flag 
      (x = 3..0)
    bitOffset: 18
    bitWidth: 1
  - name: CTEIF2
    description: Stream x clear transfer error interrupt               flag (x =
      3..0)
    bitOffset: 19
    bitWidth: 1
  - name: CHTIF2
    description: Stream x clear half transfer interrupt               flag (x = 
      3..0)
    bitOffset: 20
    bitWidth: 1
  - name: CTCIF2
    description: Stream x clear transfer complete               interrupt flag 
      (x = 3..0)
    bitOffset: 21
    bitWidth: 1
  - name: CFEIF3
    description: Stream x clear FIFO error interrupt flag               (x = 
      3..0)
    bitOffset: 22
    bitWidth: 1
  - name: CDMEIF3
    description: Stream x clear direct mode error               interrupt flag 
      (x = 3..0)
    bitOffset: 24
    bitWidth: 1
  - name: CTEIF3
    description: Stream x clear transfer error interrupt               flag (x =
      3..0)
    bitOffset: 25
    bitWidth: 1
  - name: CHTIF3
    description: Stream x clear half transfer interrupt               flag (x = 
      3..0)
    bitOffset: 26
    bitWidth: 1
  - name: CTCIF3
    description: Stream x clear transfer complete               interrupt flag 
      (x = 3..0)
    bitOffset: 27
    bitWidth: 1
- name: HIFCR
  displayName: HIFCR
  description: high interrupt flag clear           register
  addressOffset: 12
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CFEIF4
    description: Stream x clear FIFO error interrupt flag               (x = 
      7..4)
    bitOffset: 0
    bitWidth: 1
  - name: CDMEIF4
    description: Stream x clear direct mode error               interrupt flag 
      (x = 7..4)
    bitOffset: 2
    bitWidth: 1
  - name: CTEIF4
    description: Stream x clear transfer error interrupt               flag (x =
      7..4)
    bitOffset: 3
    bitWidth: 1
  - name: CHTIF4
    description: Stream x clear half transfer interrupt               flag (x = 
      7..4)
    bitOffset: 4
    bitWidth: 1
  - name: CTCIF4
    description: Stream x clear transfer complete               interrupt flag 
      (x = 7..4)
    bitOffset: 5
    bitWidth: 1
  - name: CFEIF5
    description: Stream x clear FIFO error interrupt flag               (x = 
      7..4)
    bitOffset: 6
    bitWidth: 1
  - name: CDMEIF5
    description: Stream x clear direct mode error               interrupt flag 
      (x = 7..4)
    bitOffset: 8
    bitWidth: 1
  - name: CTEIF5
    description: Stream x clear transfer error interrupt               flag (x =
      7..4)
    bitOffset: 9
    bitWidth: 1
  - name: CHTIF5
    description: Stream x clear half transfer interrupt               flag (x = 
      7..4)
    bitOffset: 10
    bitWidth: 1
  - name: CTCIF5
    description: Stream x clear transfer complete               interrupt flag 
      (x = 7..4)
    bitOffset: 11
    bitWidth: 1
  - name: CFEIF6
    description: Stream x clear FIFO error interrupt flag               (x = 
      7..4)
    bitOffset: 16
    bitWidth: 1
  - name: CDMEIF6
    description: Stream x clear direct mode error               interrupt flag 
      (x = 7..4)
    bitOffset: 18
    bitWidth: 1
  - name: CTEIF6
    description: Stream x clear transfer error interrupt               flag (x =
      7..4)
    bitOffset: 19
    bitWidth: 1
  - name: CHTIF6
    description: Stream x clear half transfer interrupt               flag (x = 
      7..4)
    bitOffset: 20
    bitWidth: 1
  - name: CTCIF6
    description: Stream x clear transfer complete               interrupt flag 
      (x = 7..4)
    bitOffset: 21
    bitWidth: 1
  - name: CFEIF7
    description: Stream x clear FIFO error interrupt flag               (x = 
      7..4)
    bitOffset: 22
    bitWidth: 1
  - name: CDMEIF7
    description: Stream x clear direct mode error               interrupt flag 
      (x = 7..4)
    bitOffset: 24
    bitWidth: 1
  - name: CTEIF7
    description: Stream x clear transfer error interrupt               flag (x =
      7..4)
    bitOffset: 25
    bitWidth: 1
  - name: CHTIF7
    description: Stream x clear half transfer interrupt               flag (x = 
      7..4)
    bitOffset: 26
    bitWidth: 1
  - name: CTCIF7
    description: Stream x clear transfer complete               interrupt flag 
      (x = 7..4)
    bitOffset: 27
    bitWidth: 1
- name: S0CR
  displayName: S0CR
  description: stream x configuration           register
  addressOffset: 16
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: EN
    description: Stream enable / flag stream ready when               read low
    bitOffset: 0
    bitWidth: 1
  - name: DMEIE
    description: Direct mode error interrupt               enable
    bitOffset: 1
    bitWidth: 1
  - name: TEIE
    description: Transfer error interrupt               enable
    bitOffset: 2
    bitWidth: 1
  - name: HTIE
    description: Half transfer interrupt               enable
    bitOffset: 3
    bitWidth: 1
  - name: TCIE
    description: Transfer complete interrupt               enable
    bitOffset: 4
    bitWidth: 1
  - name: PFCTRL
    description: Peripheral flow controller
    bitOffset: 5
    bitWidth: 1
  - name: DIR
    description: Data transfer direction
    bitOffset: 6
    bitWidth: 2
  - name: CIRC
    description: Circular mode
    bitOffset: 8
    bitWidth: 1
  - name: PINC
    description: Peripheral increment mode
    bitOffset: 9
    bitWidth: 1
  - name: MINC
    description: Memory increment mode
    bitOffset: 10
    bitWidth: 1
  - name: PSIZE
    description: Peripheral data size
    bitOffset: 11
    bitWidth: 2
  - name: MSIZE
    description: Memory data size
    bitOffset: 13
    bitWidth: 2
  - name: PINCOS
    description: Peripheral increment offset               size
    bitOffset: 15
    bitWidth: 1
  - name: PL
    description: Priority level
    bitOffset: 16
    bitWidth: 2
  - name: DBM
    description: Double buffer mode
    bitOffset: 18
    bitWidth: 1
  - name: CT
    description: Current target (only in double buffer               mode)
    bitOffset: 19
    bitWidth: 1
  - name: PBURST
    description: Peripheral burst transfer               configuration
    bitOffset: 21
    bitWidth: 2
  - name: MBURST
    description: Memory burst transfer               configuration
    bitOffset: 23
    bitWidth: 2
  - name: CHSEL
    description: Channel selection
    bitOffset: 25
    bitWidth: 3
- name: S0NDTR
  displayName: S0NDTR
  description: stream x number of data           register
  addressOffset: 20
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: NDT
    description: Number of data items to               transfer
    bitOffset: 0
    bitWidth: 16
- name: S0PAR
  displayName: S0PAR
  description: stream x peripheral address           register
  addressOffset: 24
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PA
    description: Peripheral address
    bitOffset: 0
    bitWidth: 32
- name: S0M0AR
  displayName: S0M0AR
  description: stream x memory 0 address           register
  addressOffset: 28
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M0A
    description: Memory 0 address
    bitOffset: 0
    bitWidth: 32
- name: S0M1AR
  displayName: S0M1AR
  description: stream x memory 1 address           register
  addressOffset: 32
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M1A
    description: Memory 1 address (used in case of Double               buffer 
      mode)
    bitOffset: 0
    bitWidth: 32
- name: S0FCR
  displayName: S0FCR
  description: stream x FIFO control register
  addressOffset: 36
  size: 32
  resetValue: 33
  fields:
  - name: FTH
    description: FIFO threshold selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: DMDIS
    description: Direct mode disable
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: FS
    description: FIFO status
    bitOffset: 3
    bitWidth: 3
    access: read-only
  - name: FEIE
    description: FIFO error interrupt               enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: S1CR
  displayName: S1CR
  description: stream x configuration           register
  addressOffset: 40
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: EN
    description: Stream enable / flag stream ready when               read low
    bitOffset: 0
    bitWidth: 1
  - name: DMEIE
    description: Direct mode error interrupt               enable
    bitOffset: 1
    bitWidth: 1
  - name: TEIE
    description: Transfer error interrupt               enable
    bitOffset: 2
    bitWidth: 1
  - name: HTIE
    description: Half transfer interrupt               enable
    bitOffset: 3
    bitWidth: 1
  - name: TCIE
    description: Transfer complete interrupt               enable
    bitOffset: 4
    bitWidth: 1
  - name: PFCTRL
    description: Peripheral flow controller
    bitOffset: 5
    bitWidth: 1
  - name: DIR
    description: Data transfer direction
    bitOffset: 6
    bitWidth: 2
  - name: CIRC
    description: Circular mode
    bitOffset: 8
    bitWidth: 1
  - name: PINC
    description: Peripheral increment mode
    bitOffset: 9
    bitWidth: 1
  - name: MINC
    description: Memory increment mode
    bitOffset: 10
    bitWidth: 1
  - name: PSIZE
    description: Peripheral data size
    bitOffset: 11
    bitWidth: 2
  - name: MSIZE
    description: Memory data size
    bitOffset: 13
    bitWidth: 2
  - name: PINCOS
    description: Peripheral increment offset               size
    bitOffset: 15
    bitWidth: 1
  - name: PL
    description: Priority level
    bitOffset: 16
    bitWidth: 2
  - name: DBM
    description: Double buffer mode
    bitOffset: 18
    bitWidth: 1
  - name: CT
    description: Current target (only in double buffer               mode)
    bitOffset: 19
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 20
    bitWidth: 1
  - name: PBURST
    description: Peripheral burst transfer               configuration
    bitOffset: 21
    bitWidth: 2
  - name: MBURST
    description: Memory burst transfer               configuration
    bitOffset: 23
    bitWidth: 2
  - name: CHSEL
    description: Channel selection
    bitOffset: 25
    bitWidth: 3
- name: S1NDTR
  displayName: S1NDTR
  description: stream x number of data           register
  addressOffset: 44
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: NDT
    description: Number of data items to               transfer
    bitOffset: 0
    bitWidth: 16
- name: S1PAR
  displayName: S1PAR
  description: stream x peripheral address           register
  addressOffset: 48
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PA
    description: Peripheral address
    bitOffset: 0
    bitWidth: 32
- name: S1M0AR
  displayName: S1M0AR
  description: stream x memory 0 address           register
  addressOffset: 52
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M0A
    description: Memory 0 address
    bitOffset: 0
    bitWidth: 32
- name: S1M1AR
  displayName: S1M1AR
  description: stream x memory 1 address           register
  addressOffset: 56
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M1A
    description: Memory 1 address (used in case of Double               buffer 
      mode)
    bitOffset: 0
    bitWidth: 32
- name: S1FCR
  displayName: S1FCR
  description: stream x FIFO control register
  addressOffset: 60
  size: 32
  resetValue: 33
  fields:
  - name: FTH
    description: FIFO threshold selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: DMDIS
    description: Direct mode disable
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: FS
    description: FIFO status
    bitOffset: 3
    bitWidth: 3
    access: read-only
  - name: FEIE
    description: FIFO error interrupt               enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: S2CR
  displayName: S2CR
  description: stream x configuration           register
  addressOffset: 64
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: EN
    description: Stream enable / flag stream ready when               read low
    bitOffset: 0
    bitWidth: 1
  - name: DMEIE
    description: Direct mode error interrupt               enable
    bitOffset: 1
    bitWidth: 1
  - name: TEIE
    description: Transfer error interrupt               enable
    bitOffset: 2
    bitWidth: 1
  - name: HTIE
    description: Half transfer interrupt               enable
    bitOffset: 3
    bitWidth: 1
  - name: TCIE
    description: Transfer complete interrupt               enable
    bitOffset: 4
    bitWidth: 1
  - name: PFCTRL
    description: Peripheral flow controller
    bitOffset: 5
    bitWidth: 1
  - name: DIR
    description: Data transfer direction
    bitOffset: 6
    bitWidth: 2
  - name: CIRC
    description: Circular mode
    bitOffset: 8
    bitWidth: 1
  - name: PINC
    description: Peripheral increment mode
    bitOffset: 9
    bitWidth: 1
  - name: MINC
    description: Memory increment mode
    bitOffset: 10
    bitWidth: 1
  - name: PSIZE
    description: Peripheral data size
    bitOffset: 11
    bitWidth: 2
  - name: MSIZE
    description: Memory data size
    bitOffset: 13
    bitWidth: 2
  - name: PINCOS
    description: Peripheral increment offset               size
    bitOffset: 15
    bitWidth: 1
  - name: PL
    description: Priority level
    bitOffset: 16
    bitWidth: 2
  - name: DBM
    description: Double buffer mode
    bitOffset: 18
    bitWidth: 1
  - name: CT
    description: Current target (only in double buffer               mode)
    bitOffset: 19
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 20
    bitWidth: 1
  - name: PBURST
    description: Peripheral burst transfer               configuration
    bitOffset: 21
    bitWidth: 2
  - name: MBURST
    description: Memory burst transfer               configuration
    bitOffset: 23
    bitWidth: 2
  - name: CHSEL
    description: Channel selection
    bitOffset: 25
    bitWidth: 3
- name: S2NDTR
  displayName: S2NDTR
  description: stream x number of data           register
  addressOffset: 68
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: NDT
    description: Number of data items to               transfer
    bitOffset: 0
    bitWidth: 16
- name: S2PAR
  displayName: S2PAR
  description: stream x peripheral address           register
  addressOffset: 72
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PA
    description: Peripheral address
    bitOffset: 0
    bitWidth: 32
- name: S2M0AR
  displayName: S2M0AR
  description: stream x memory 0 address           register
  addressOffset: 76
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M0A
    description: Memory 0 address
    bitOffset: 0
    bitWidth: 32
- name: S2M1AR
  displayName: S2M1AR
  description: stream x memory 1 address           register
  addressOffset: 80
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M1A
    description: Memory 1 address (used in case of Double               buffer 
      mode)
    bitOffset: 0
    bitWidth: 32
- name: S2FCR
  displayName: S2FCR
  description: stream x FIFO control register
  addressOffset: 84
  size: 32
  resetValue: 33
  fields:
  - name: FTH
    description: FIFO threshold selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: DMDIS
    description: Direct mode disable
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: FS
    description: FIFO status
    bitOffset: 3
    bitWidth: 3
    access: read-only
  - name: FEIE
    description: FIFO error interrupt               enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: S3CR
  displayName: S3CR
  description: stream x configuration           register
  addressOffset: 88
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: EN
    description: Stream enable / flag stream ready when               read low
    bitOffset: 0
    bitWidth: 1
  - name: DMEIE
    description: Direct mode error interrupt               enable
    bitOffset: 1
    bitWidth: 1
  - name: TEIE
    description: Transfer error interrupt               enable
    bitOffset: 2
    bitWidth: 1
  - name: HTIE
    description: Half transfer interrupt               enable
    bitOffset: 3
    bitWidth: 1
  - name: TCIE
    description: Transfer complete interrupt               enable
    bitOffset: 4
    bitWidth: 1
  - name: PFCTRL
    description: Peripheral flow controller
    bitOffset: 5
    bitWidth: 1
  - name: DIR
    description: Data transfer direction
    bitOffset: 6
    bitWidth: 2
  - name: CIRC
    description: Circular mode
    bitOffset: 8
    bitWidth: 1
  - name: PINC
    description: Peripheral increment mode
    bitOffset: 9
    bitWidth: 1
  - name: MINC
    description: Memory increment mode
    bitOffset: 10
    bitWidth: 1
  - name: PSIZE
    description: Peripheral data size
    bitOffset: 11
    bitWidth: 2
  - name: MSIZE
    description: Memory data size
    bitOffset: 13
    bitWidth: 2
  - name: PINCOS
    description: Peripheral increment offset               size
    bitOffset: 15
    bitWidth: 1
  - name: PL
    description: Priority level
    bitOffset: 16
    bitWidth: 2
  - name: DBM
    description: Double buffer mode
    bitOffset: 18
    bitWidth: 1
  - name: CT
    description: Current target (only in double buffer               mode)
    bitOffset: 19
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 20
    bitWidth: 1
  - name: PBURST
    description: Peripheral burst transfer               configuration
    bitOffset: 21
    bitWidth: 2
  - name: MBURST
    description: Memory burst transfer               configuration
    bitOffset: 23
    bitWidth: 2
  - name: CHSEL
    description: Channel selection
    bitOffset: 25
    bitWidth: 3
- name: S3NDTR
  displayName: S3NDTR
  description: stream x number of data           register
  addressOffset: 92
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: NDT
    description: Number of data items to               transfer
    bitOffset: 0
    bitWidth: 16
- name: S3PAR
  displayName: S3PAR
  description: stream x peripheral address           register
  addressOffset: 96
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PA
    description: Peripheral address
    bitOffset: 0
    bitWidth: 32
- name: S3M0AR
  displayName: S3M0AR
  description: stream x memory 0 address           register
  addressOffset: 100
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M0A
    description: Memory 0 address
    bitOffset: 0
    bitWidth: 32
- name: S3M1AR
  displayName: S3M1AR
  description: stream x memory 1 address           register
  addressOffset: 104
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M1A
    description: Memory 1 address (used in case of Double               buffer 
      mode)
    bitOffset: 0
    bitWidth: 32
- name: S3FCR
  displayName: S3FCR
  description: stream x FIFO control register
  addressOffset: 108
  size: 32
  resetValue: 33
  fields:
  - name: FTH
    description: FIFO threshold selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: DMDIS
    description: Direct mode disable
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: FS
    description: FIFO status
    bitOffset: 3
    bitWidth: 3
    access: read-only
  - name: FEIE
    description: FIFO error interrupt               enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: S4CR
  displayName: S4CR
  description: stream x configuration           register
  addressOffset: 112
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: EN
    description: Stream enable / flag stream ready when               read low
    bitOffset: 0
    bitWidth: 1
  - name: DMEIE
    description: Direct mode error interrupt               enable
    bitOffset: 1
    bitWidth: 1
  - name: TEIE
    description: Transfer error interrupt               enable
    bitOffset: 2
    bitWidth: 1
  - name: HTIE
    description: Half transfer interrupt               enable
    bitOffset: 3
    bitWidth: 1
  - name: TCIE
    description: Transfer complete interrupt               enable
    bitOffset: 4
    bitWidth: 1
  - name: PFCTRL
    description: Peripheral flow controller
    bitOffset: 5
    bitWidth: 1
  - name: DIR
    description: Data transfer direction
    bitOffset: 6
    bitWidth: 2
  - name: CIRC
    description: Circular mode
    bitOffset: 8
    bitWidth: 1
  - name: PINC
    description: Peripheral increment mode
    bitOffset: 9
    bitWidth: 1
  - name: MINC
    description: Memory increment mode
    bitOffset: 10
    bitWidth: 1
  - name: PSIZE
    description: Peripheral data size
    bitOffset: 11
    bitWidth: 2
  - name: MSIZE
    description: Memory data size
    bitOffset: 13
    bitWidth: 2
  - name: PINCOS
    description: Peripheral increment offset               size
    bitOffset: 15
    bitWidth: 1
  - name: PL
    description: Priority level
    bitOffset: 16
    bitWidth: 2
  - name: DBM
    description: Double buffer mode
    bitOffset: 18
    bitWidth: 1
  - name: CT
    description: Current target (only in double buffer               mode)
    bitOffset: 19
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 20
    bitWidth: 1
  - name: PBURST
    description: Peripheral burst transfer               configuration
    bitOffset: 21
    bitWidth: 2
  - name: MBURST
    description: Memory burst transfer               configuration
    bitOffset: 23
    bitWidth: 2
  - name: CHSEL
    description: Channel selection
    bitOffset: 25
    bitWidth: 3
- name: S4NDTR
  displayName: S4NDTR
  description: stream x number of data           register
  addressOffset: 116
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: NDT
    description: Number of data items to               transfer
    bitOffset: 0
    bitWidth: 16
- name: S4PAR
  displayName: S4PAR
  description: stream x peripheral address           register
  addressOffset: 120
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PA
    description: Peripheral address
    bitOffset: 0
    bitWidth: 32
- name: S4M0AR
  displayName: S4M0AR
  description: stream x memory 0 address           register
  addressOffset: 124
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M0A
    description: Memory 0 address
    bitOffset: 0
    bitWidth: 32
- name: S4M1AR
  displayName: S4M1AR
  description: stream x memory 1 address           register
  addressOffset: 128
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M1A
    description: Memory 1 address (used in case of Double               buffer 
      mode)
    bitOffset: 0
    bitWidth: 32
- name: S4FCR
  displayName: S4FCR
  description: stream x FIFO control register
  addressOffset: 132
  size: 32
  resetValue: 33
  fields:
  - name: FTH
    description: FIFO threshold selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: DMDIS
    description: Direct mode disable
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: FS
    description: FIFO status
    bitOffset: 3
    bitWidth: 3
    access: read-only
  - name: FEIE
    description: FIFO error interrupt               enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: S5CR
  displayName: S5CR
  description: stream x configuration           register
  addressOffset: 136
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: EN
    description: Stream enable / flag stream ready when               read low
    bitOffset: 0
    bitWidth: 1
  - name: DMEIE
    description: Direct mode error interrupt               enable
    bitOffset: 1
    bitWidth: 1
  - name: TEIE
    description: Transfer error interrupt               enable
    bitOffset: 2
    bitWidth: 1
  - name: HTIE
    description: Half transfer interrupt               enable
    bitOffset: 3
    bitWidth: 1
  - name: TCIE
    description: Transfer complete interrupt               enable
    bitOffset: 4
    bitWidth: 1
  - name: PFCTRL
    description: Peripheral flow controller
    bitOffset: 5
    bitWidth: 1
  - name: DIR
    description: Data transfer direction
    bitOffset: 6
    bitWidth: 2
  - name: CIRC
    description: Circular mode
    bitOffset: 8
    bitWidth: 1
  - name: PINC
    description: Peripheral increment mode
    bitOffset: 9
    bitWidth: 1
  - name: MINC
    description: Memory increment mode
    bitOffset: 10
    bitWidth: 1
  - name: PSIZE
    description: Peripheral data size
    bitOffset: 11
    bitWidth: 2
  - name: MSIZE
    description: Memory data size
    bitOffset: 13
    bitWidth: 2
  - name: PINCOS
    description: Peripheral increment offset               size
    bitOffset: 15
    bitWidth: 1
  - name: PL
    description: Priority level
    bitOffset: 16
    bitWidth: 2
  - name: DBM
    description: Double buffer mode
    bitOffset: 18
    bitWidth: 1
  - name: CT
    description: Current target (only in double buffer               mode)
    bitOffset: 19
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 20
    bitWidth: 1
  - name: PBURST
    description: Peripheral burst transfer               configuration
    bitOffset: 21
    bitWidth: 2
  - name: MBURST
    description: Memory burst transfer               configuration
    bitOffset: 23
    bitWidth: 2
  - name: CHSEL
    description: Channel selection
    bitOffset: 25
    bitWidth: 3
- name: S5NDTR
  displayName: S5NDTR
  description: stream x number of data           register
  addressOffset: 140
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: NDT
    description: Number of data items to               transfer
    bitOffset: 0
    bitWidth: 16
- name: S5PAR
  displayName: S5PAR
  description: stream x peripheral address           register
  addressOffset: 144
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PA
    description: Peripheral address
    bitOffset: 0
    bitWidth: 32
- name: S5M0AR
  displayName: S5M0AR
  description: stream x memory 0 address           register
  addressOffset: 148
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M0A
    description: Memory 0 address
    bitOffset: 0
    bitWidth: 32
- name: S5M1AR
  displayName: S5M1AR
  description: stream x memory 1 address           register
  addressOffset: 152
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M1A
    description: Memory 1 address (used in case of Double               buffer 
      mode)
    bitOffset: 0
    bitWidth: 32
- name: S5FCR
  displayName: S5FCR
  description: stream x FIFO control register
  addressOffset: 156
  size: 32
  resetValue: 33
  fields:
  - name: FTH
    description: FIFO threshold selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: DMDIS
    description: Direct mode disable
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: FS
    description: FIFO status
    bitOffset: 3
    bitWidth: 3
    access: read-only
  - name: FEIE
    description: FIFO error interrupt               enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: S6CR
  displayName: S6CR
  description: stream x configuration           register
  addressOffset: 160
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: EN
    description: Stream enable / flag stream ready when               read low
    bitOffset: 0
    bitWidth: 1
  - name: DMEIE
    description: Direct mode error interrupt               enable
    bitOffset: 1
    bitWidth: 1
  - name: TEIE
    description: Transfer error interrupt               enable
    bitOffset: 2
    bitWidth: 1
  - name: HTIE
    description: Half transfer interrupt               enable
    bitOffset: 3
    bitWidth: 1
  - name: TCIE
    description: Transfer complete interrupt               enable
    bitOffset: 4
    bitWidth: 1
  - name: PFCTRL
    description: Peripheral flow controller
    bitOffset: 5
    bitWidth: 1
  - name: DIR
    description: Data transfer direction
    bitOffset: 6
    bitWidth: 2
  - name: CIRC
    description: Circular mode
    bitOffset: 8
    bitWidth: 1
  - name: PINC
    description: Peripheral increment mode
    bitOffset: 9
    bitWidth: 1
  - name: MINC
    description: Memory increment mode
    bitOffset: 10
    bitWidth: 1
  - name: PSIZE
    description: Peripheral data size
    bitOffset: 11
    bitWidth: 2
  - name: MSIZE
    description: Memory data size
    bitOffset: 13
    bitWidth: 2
  - name: PINCOS
    description: Peripheral increment offset               size
    bitOffset: 15
    bitWidth: 1
  - name: PL
    description: Priority level
    bitOffset: 16
    bitWidth: 2
  - name: DBM
    description: Double buffer mode
    bitOffset: 18
    bitWidth: 1
  - name: CT
    description: Current target (only in double buffer               mode)
    bitOffset: 19
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 20
    bitWidth: 1
  - name: PBURST
    description: Peripheral burst transfer               configuration
    bitOffset: 21
    bitWidth: 2
  - name: MBURST
    description: Memory burst transfer               configuration
    bitOffset: 23
    bitWidth: 2
  - name: CHSEL
    description: Channel selection
    bitOffset: 25
    bitWidth: 3
- name: S6NDTR
  displayName: S6NDTR
  description: stream x number of data           register
  addressOffset: 164
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: NDT
    description: Number of data items to               transfer
    bitOffset: 0
    bitWidth: 16
- name: S6PAR
  displayName: S6PAR
  description: stream x peripheral address           register
  addressOffset: 168
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PA
    description: Peripheral address
    bitOffset: 0
    bitWidth: 32
- name: S6M0AR
  displayName: S6M0AR
  description: stream x memory 0 address           register
  addressOffset: 172
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M0A
    description: Memory 0 address
    bitOffset: 0
    bitWidth: 32
- name: S6M1AR
  displayName: S6M1AR
  description: stream x memory 1 address           register
  addressOffset: 176
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M1A
    description: Memory 1 address (used in case of Double               buffer 
      mode)
    bitOffset: 0
    bitWidth: 32
- name: S6FCR
  displayName: S6FCR
  description: stream x FIFO control register
  addressOffset: 180
  size: 32
  resetValue: 33
  fields:
  - name: FTH
    description: FIFO threshold selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: DMDIS
    description: Direct mode disable
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: FS
    description: FIFO status
    bitOffset: 3
    bitWidth: 3
    access: read-only
  - name: FEIE
    description: FIFO error interrupt               enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: S7CR
  displayName: S7CR
  description: stream x configuration           register
  addressOffset: 184
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: EN
    description: Stream enable / flag stream ready when               read low
    bitOffset: 0
    bitWidth: 1
  - name: DMEIE
    description: Direct mode error interrupt               enable
    bitOffset: 1
    bitWidth: 1
  - name: TEIE
    description: Transfer error interrupt               enable
    bitOffset: 2
    bitWidth: 1
  - name: HTIE
    description: Half transfer interrupt               enable
    bitOffset: 3
    bitWidth: 1
  - name: TCIE
    description: Transfer complete interrupt               enable
    bitOffset: 4
    bitWidth: 1
  - name: PFCTRL
    description: Peripheral flow controller
    bitOffset: 5
    bitWidth: 1
  - name: DIR
    description: Data transfer direction
    bitOffset: 6
    bitWidth: 2
  - name: CIRC
    description: Circular mode
    bitOffset: 8
    bitWidth: 1
  - name: PINC
    description: Peripheral increment mode
    bitOffset: 9
    bitWidth: 1
  - name: MINC
    description: Memory increment mode
    bitOffset: 10
    bitWidth: 1
  - name: PSIZE
    description: Peripheral data size
    bitOffset: 11
    bitWidth: 2
  - name: MSIZE
    description: Memory data size
    bitOffset: 13
    bitWidth: 2
  - name: PINCOS
    description: Peripheral increment offset               size
    bitOffset: 15
    bitWidth: 1
  - name: PL
    description: Priority level
    bitOffset: 16
    bitWidth: 2
  - name: DBM
    description: Double buffer mode
    bitOffset: 18
    bitWidth: 1
  - name: CT
    description: Current target (only in double buffer               mode)
    bitOffset: 19
    bitWidth: 1
  - name: ACK
    description: ACK
    bitOffset: 20
    bitWidth: 1
  - name: PBURST
    description: Peripheral burst transfer               configuration
    bitOffset: 21
    bitWidth: 2
  - name: MBURST
    description: Memory burst transfer               configuration
    bitOffset: 23
    bitWidth: 2
  - name: CHSEL
    description: Channel selection
    bitOffset: 25
    bitWidth: 3
- name: S7NDTR
  displayName: S7NDTR
  description: stream x number of data           register
  addressOffset: 188
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: NDT
    description: Number of data items to               transfer
    bitOffset: 0
    bitWidth: 16
- name: S7PAR
  displayName: S7PAR
  description: stream x peripheral address           register
  addressOffset: 192
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PA
    description: Peripheral address
    bitOffset: 0
    bitWidth: 32
- name: S7M0AR
  displayName: S7M0AR
  description: stream x memory 0 address           register
  addressOffset: 196
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M0A
    description: Memory 0 address
    bitOffset: 0
    bitWidth: 32
- name: S7M1AR
  displayName: S7M1AR
  description: stream x memory 1 address           register
  addressOffset: 200
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: M1A
    description: Memory 1 address (used in case of Double               buffer 
      mode)
    bitOffset: 0
    bitWidth: 32
- name: S7FCR
  displayName: S7FCR
  description: stream x FIFO control register
  addressOffset: 204
  size: 32
  resetValue: 33
  fields:
  - name: FTH
    description: FIFO threshold selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: DMDIS
    description: Direct mode disable
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: FS
    description: FIFO status
    bitOffset: 3
    bitWidth: 3
    access: read-only
  - name: FEIE
    description: FIFO error interrupt               enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
interrupts:
- name: DMA2_Stream0
  description: DMA2 Stream0 global interrupt
  value: 56
- name: DMA2_Stream1
  description: DMA2 Stream1 global interrupt
  value: 57
- name: DMA2_Stream2
  description: DMA2 Stream2 global interrupt
  value: 58
- name: DMA2_Stream3
  description: DMA2 Stream3 global interrupt
  value: 59
- name: DMA2_Stream4
  description: DMA2 Stream4 global interrupt
  value: 60
- name: DMA2_Stream5
  description: DMA2 Stream5 global interrupt
  value: 68
- name: DMA2_Stream6
  description: DMA2 Stream6 global interrupt
  value: 69
- name: DMA2_Stream7
  description: DMA2 Stream7 global interrupt
  value: 70
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
