Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  5 21:56:18 2023
| Host         : IC_EDA running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.195        0.000                      0                 3334        0.063        0.000                      0                 3334        5.870        0.000                       0                   824  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clk_pin                      {0.000 10.000}     20.000          50.000          
  clk_out1_design_1_clk_wiz_0_1  {0.000 7.000}      14.000          71.429          
  clkfbout_design_1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        0.195        0.000                      0                 3204        0.063        0.000                      0                 3204        5.870        0.000                       0                   820  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        7.804        0.000                      0                  130        1.090        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/imem/mem_reg_0_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.123ns  (logic 4.077ns (31.067%)  route 9.046ns (68.933%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 12.591 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.401    -1.837    cpu/dmem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.288 f  cpu/dmem/mem_reg_1_3/DOADO[1]
                         net (fo=1, routed)           1.355     1.642    cpu/exm_wb_regs_u1/read_data_reg[15]
    SLICE_X48Y31         LUT5 (Prop_lut5_I2_O)        0.105     1.747 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_12_17_i_17/O
                         net (fo=3, routed)           0.807     2.554    cpu/exm_wb_regs_u1/MEM_Out[15]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.105     2.659 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.690     3.349    cpu/exm_wb_regs_u1/LDX_u1/data0[19]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.105     3.454 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.445     3.899    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.105     4.004 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=11, routed)          0.584     4.588    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.108     4.696 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_139/O
                         net (fo=3, routed)           0.487     5.183    cpu/exm_wb_regs_u1/Branchrs1[8]
    SLICE_X35Y37         LUT4 (Prop_lut4_I1_O)        0.267     5.450 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_116/O
                         net (fo=2, routed)           0.535     5.985    cpu/exm_wb_regs_u1/Inst_o[31]_i_116_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     6.421 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.421    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.519 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.519    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.617 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           1.014     7.631    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.105     7.736 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.233     7.969    cpu/id_exm_regs_u1/BrLt
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.074 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.400     8.474    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.579 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=32, routed)          0.755     9.334    cpu/id_exm_regs_u1/pcsrc[0]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.105     9.439 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_27/O
                         net (fo=1, routed)           0.362     9.801    cpu/pc_reg_u1/p_0_in[11]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.105     9.906 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_2/O
                         net (fo=19, routed)          1.380    11.286    cpu/imem/ADDRARDADDR[9]
    RAMB36_X2Y2          RAMB36E1                                     r  cpu/imem/mem_reg_0_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.298    12.591    cpu/imem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  cpu/imem/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.531    12.060    
                         clock uncertainty           -0.089    11.971    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    11.481    cpu/imem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/imem/mem_reg_1_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.125ns  (logic 4.077ns (31.063%)  route 9.048ns (68.937%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 12.594 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.401    -1.837    cpu/dmem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.288 f  cpu/dmem/mem_reg_1_3/DOADO[1]
                         net (fo=1, routed)           1.355     1.642    cpu/exm_wb_regs_u1/read_data_reg[15]
    SLICE_X48Y31         LUT5 (Prop_lut5_I2_O)        0.105     1.747 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_12_17_i_17/O
                         net (fo=3, routed)           0.807     2.554    cpu/exm_wb_regs_u1/MEM_Out[15]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.105     2.659 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.690     3.349    cpu/exm_wb_regs_u1/LDX_u1/data0[19]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.105     3.454 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.445     3.899    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.105     4.004 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=11, routed)          0.584     4.588    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.108     4.696 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_139/O
                         net (fo=3, routed)           0.487     5.183    cpu/exm_wb_regs_u1/Branchrs1[8]
    SLICE_X35Y37         LUT4 (Prop_lut4_I1_O)        0.267     5.450 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_116/O
                         net (fo=2, routed)           0.535     5.985    cpu/exm_wb_regs_u1/Inst_o[31]_i_116_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     6.421 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.421    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.519 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.519    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.617 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           1.014     7.631    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.105     7.736 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.233     7.969    cpu/id_exm_regs_u1/BrLt
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.074 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.280     8.354    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I1_O)        0.105     8.459 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_91/O
                         net (fo=32, routed)          0.865     9.324    cpu/id_exm_regs_u1/pcsrc[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.105     9.429 r  cpu/id_exm_regs_u1/mem_reg_0_0_i_19/O
                         net (fo=1, routed)           0.223     9.651    cpu/pc_reg_u1/p_0_in[14]
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.105     9.756 r  cpu/pc_reg_u1/mem_reg_0_0_i_3/O
                         net (fo=17, routed)          1.532    11.288    cpu/imem/ADDRARDADDR[12]
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.301    12.594    cpu/imem/clk
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/CLKARDCLK
                         clock pessimism             -0.531    12.063    
                         clock uncertainty           -0.089    11.974    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    11.484    cpu/imem/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                         -11.288    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/imem/mem_reg_1_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.099ns  (logic 4.077ns (31.125%)  route 9.022ns (68.875%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 12.594 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.401    -1.837    cpu/dmem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.288 f  cpu/dmem/mem_reg_1_3/DOADO[1]
                         net (fo=1, routed)           1.355     1.642    cpu/exm_wb_regs_u1/read_data_reg[15]
    SLICE_X48Y31         LUT5 (Prop_lut5_I2_O)        0.105     1.747 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_12_17_i_17/O
                         net (fo=3, routed)           0.807     2.554    cpu/exm_wb_regs_u1/MEM_Out[15]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.105     2.659 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.690     3.349    cpu/exm_wb_regs_u1/LDX_u1/data0[19]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.105     3.454 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.445     3.899    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.105     4.004 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=11, routed)          0.584     4.588    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.108     4.696 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_139/O
                         net (fo=3, routed)           0.487     5.183    cpu/exm_wb_regs_u1/Branchrs1[8]
    SLICE_X35Y37         LUT4 (Prop_lut4_I1_O)        0.267     5.450 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_116/O
                         net (fo=2, routed)           0.535     5.985    cpu/exm_wb_regs_u1/Inst_o[31]_i_116_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     6.421 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.421    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.519 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.519    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.617 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           1.014     7.631    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.105     7.736 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.233     7.969    cpu/id_exm_regs_u1/BrLt
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.074 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.400     8.474    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.579 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=32, routed)          0.755     9.334    cpu/id_exm_regs_u1/pcsrc[0]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.105     9.439 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_27/O
                         net (fo=1, routed)           0.362     9.801    cpu/pc_reg_u1/p_0_in[11]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.105     9.906 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_2/O
                         net (fo=19, routed)          1.356    11.262    cpu/imem/ADDRARDADDR[9]
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.301    12.594    cpu/imem/clk
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/CLKARDCLK
                         clock pessimism             -0.531    12.063    
                         clock uncertainty           -0.089    11.974    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    11.484    cpu/imem/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                         -11.262    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_2_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/imem/mem_reg_3_0/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.372ns  (logic 3.366ns (25.172%)  route 10.006ns (74.828%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 12.587 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.842ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.396    -1.842    cpu/dmem/clk
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_2_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.283 f  cpu/dmem/mem_reg_2_2/DOADO[0]
                         net (fo=1, routed)           1.924     2.206    cpu/exm_wb_regs_u1/read_data_reg[20]
    SLICE_X46Y36         LUT5 (Prop_lut5_I2_O)        0.105     2.311 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_16/O
                         net (fo=3, routed)           0.944     3.255    cpu/exm_wb_regs_u1/MEM_Out[20]
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.105     3.360 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.799     4.159    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.105     4.264 f  cpu/exm_wb_regs_u1/csr[20]_i_2/O
                         net (fo=18, routed)          1.005     5.270    cpu/exm_wb_regs_u1/ALUrs1[20]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.105     5.375 f  cpu/exm_wb_regs_u1/alu_o[0]_i_13/O
                         net (fo=5, routed)           0.511     5.886    cpu/exm_wb_regs_u1/alu_o[0]_i_13_n_0
    SLICE_X44Y44         LUT3 (Prop_lut3_I2_O)        0.105     5.991 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_176/O
                         net (fo=2, routed)           0.551     6.541    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_176_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.105     6.646 f  cpu/exm_wb_regs_u1/alu_o[1]_i_4/O
                         net (fo=1, routed)           0.661     7.307    cpu/id_exm_regs_u1/alu_o_reg[1]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.105     7.412 f  cpu/id_exm_regs_u1/alu_o[1]_i_1/O
                         net (fo=15, routed)          0.664     8.076    cpu/id_exm_regs_u1/alu[1]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.105     8.181 r  cpu/id_exm_regs_u1/mem_reg_2_0_i_4/O
                         net (fo=34, routed)          0.782     8.963    cpu/id_exm_regs_u1/mem_reg_2_0_i_4_n_0
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.118     9.081 r  cpu/id_exm_regs_u1/mem_reg_3_0_i_5/O
                         net (fo=8, routed)           1.398    10.479    cpu/id_exm_regs_u1/mem_reg_3_0_i_5_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.283    10.762 r  cpu/id_exm_regs_u1/mem_reg_3_0_i_1/O
                         net (fo=2, routed)           0.768    11.530    cpu/imem/p_2_in[25]
    RAMB36_X0Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_0/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.294    12.587    cpu/imem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.531    12.056    
                         clock uncertainty           -0.089    11.967    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.214    11.753    cpu/imem/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/imem/mem_reg_1_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 4.077ns (31.137%)  route 9.017ns (68.863%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 12.594 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.401    -1.837    cpu/dmem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.288 f  cpu/dmem/mem_reg_1_3/DOADO[1]
                         net (fo=1, routed)           1.355     1.642    cpu/exm_wb_regs_u1/read_data_reg[15]
    SLICE_X48Y31         LUT5 (Prop_lut5_I2_O)        0.105     1.747 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_12_17_i_17/O
                         net (fo=3, routed)           0.807     2.554    cpu/exm_wb_regs_u1/MEM_Out[15]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.105     2.659 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.690     3.349    cpu/exm_wb_regs_u1/LDX_u1/data0[19]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.105     3.454 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.445     3.899    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.105     4.004 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=11, routed)          0.584     4.588    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.108     4.696 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_139/O
                         net (fo=3, routed)           0.487     5.183    cpu/exm_wb_regs_u1/Branchrs1[8]
    SLICE_X35Y37         LUT4 (Prop_lut4_I1_O)        0.267     5.450 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_116/O
                         net (fo=2, routed)           0.535     5.985    cpu/exm_wb_regs_u1/Inst_o[31]_i_116_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     6.421 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.421    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.519 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.519    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.617 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           1.014     7.631    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.105     7.736 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.233     7.969    cpu/id_exm_regs_u1/BrLt
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.074 f  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.394     8.468    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.105     8.573 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_92/O
                         net (fo=32, routed)          0.704     9.277    cpu/id_exm_regs_u1/pcsrc[2]
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.105     9.382 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_37/O
                         net (fo=1, routed)           0.254     9.636    cpu/pc_reg_u1/p_0_in[3]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.105     9.741 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_10/O
                         net (fo=19, routed)          1.515    11.256    cpu/imem/ADDRARDADDR[1]
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.301    12.594    cpu/imem/clk
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/CLKARDCLK
                         clock pessimism             -0.531    12.063    
                         clock uncertainty           -0.089    11.974    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    11.484    cpu/imem/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/imem/mem_reg_0_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.080ns  (logic 4.077ns (31.169%)  route 9.003ns (68.831%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 12.591 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.401    -1.837    cpu/dmem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.288 f  cpu/dmem/mem_reg_1_3/DOADO[1]
                         net (fo=1, routed)           1.355     1.642    cpu/exm_wb_regs_u1/read_data_reg[15]
    SLICE_X48Y31         LUT5 (Prop_lut5_I2_O)        0.105     1.747 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_12_17_i_17/O
                         net (fo=3, routed)           0.807     2.554    cpu/exm_wb_regs_u1/MEM_Out[15]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.105     2.659 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.690     3.349    cpu/exm_wb_regs_u1/LDX_u1/data0[19]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.105     3.454 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.445     3.899    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.105     4.004 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=11, routed)          0.584     4.588    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.108     4.696 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_139/O
                         net (fo=3, routed)           0.487     5.183    cpu/exm_wb_regs_u1/Branchrs1[8]
    SLICE_X35Y37         LUT4 (Prop_lut4_I1_O)        0.267     5.450 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_116/O
                         net (fo=2, routed)           0.535     5.985    cpu/exm_wb_regs_u1/Inst_o[31]_i_116_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     6.421 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.421    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.519 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.519    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.617 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           1.014     7.631    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.105     7.736 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.233     7.969    cpu/id_exm_regs_u1/BrLt
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.074 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.280     8.354    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I1_O)        0.105     8.459 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_91/O
                         net (fo=32, routed)          0.865     9.324    cpu/id_exm_regs_u1/pcsrc[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.105     9.429 r  cpu/id_exm_regs_u1/mem_reg_0_0_i_19/O
                         net (fo=1, routed)           0.223     9.651    cpu/pc_reg_u1/p_0_in[14]
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.105     9.756 r  cpu/pc_reg_u1/mem_reg_0_0_i_3/O
                         net (fo=17, routed)          1.487    11.243    cpu/imem/ADDRARDADDR[12]
    RAMB36_X2Y2          RAMB36E1                                     r  cpu/imem/mem_reg_0_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.298    12.591    cpu/imem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  cpu/imem/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.531    12.060    
                         clock uncertainty           -0.089    11.971    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    11.481    cpu/imem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/imem/mem_reg_3_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.054ns  (logic 4.077ns (31.231%)  route 8.977ns (68.769%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 12.585 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.401    -1.837    cpu/dmem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.288 f  cpu/dmem/mem_reg_1_3/DOADO[1]
                         net (fo=1, routed)           1.355     1.642    cpu/exm_wb_regs_u1/read_data_reg[15]
    SLICE_X48Y31         LUT5 (Prop_lut5_I2_O)        0.105     1.747 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_12_17_i_17/O
                         net (fo=3, routed)           0.807     2.554    cpu/exm_wb_regs_u1/MEM_Out[15]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.105     2.659 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.690     3.349    cpu/exm_wb_regs_u1/LDX_u1/data0[19]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.105     3.454 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.445     3.899    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.105     4.004 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=11, routed)          0.584     4.588    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.108     4.696 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_139/O
                         net (fo=3, routed)           0.487     5.183    cpu/exm_wb_regs_u1/Branchrs1[8]
    SLICE_X35Y37         LUT4 (Prop_lut4_I1_O)        0.267     5.450 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_116/O
                         net (fo=2, routed)           0.535     5.985    cpu/exm_wb_regs_u1/Inst_o[31]_i_116_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     6.421 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.421    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.519 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.519    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.617 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           1.014     7.631    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.105     7.736 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.233     7.969    cpu/id_exm_regs_u1/BrLt
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.074 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.400     8.474    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.579 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_89/O
                         net (fo=32, routed)          0.755     9.334    cpu/id_exm_regs_u1/pcsrc[0]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.105     9.439 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_27/O
                         net (fo=1, routed)           0.362     9.801    cpu/pc_reg_u1/p_0_in[11]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.105     9.906 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_2/O
                         net (fo=19, routed)          1.311    11.217    cpu/imem/ADDRARDADDR[9]
    RAMB36_X0Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.292    12.585    cpu/imem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_0/CLKARDCLK
                         clock pessimism             -0.531    12.054    
                         clock uncertainty           -0.089    11.965    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    11.475    cpu/imem/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_2_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.575ns  (logic 4.659ns (34.321%)  route 8.916ns (65.679%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.842ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.396    -1.842    cpu/dmem/clk
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_2_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.283 f  cpu/dmem/mem_reg_2_2/DOADO[0]
                         net (fo=1, routed)           1.924     2.206    cpu/exm_wb_regs_u1/read_data_reg[20]
    SLICE_X46Y36         LUT5 (Prop_lut5_I2_O)        0.105     2.311 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_16/O
                         net (fo=3, routed)           0.944     3.255    cpu/exm_wb_regs_u1/MEM_Out[20]
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.105     3.360 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.799     4.159    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.105     4.264 f  cpu/exm_wb_regs_u1/csr[20]_i_2/O
                         net (fo=18, routed)          1.005     5.270    cpu/exm_wb_regs_u1/ALUrs1[20]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.105     5.375 f  cpu/exm_wb_regs_u1/alu_o[0]_i_13/O
                         net (fo=5, routed)           0.511     5.886    cpu/exm_wb_regs_u1/alu_o[0]_i_13_n_0
    SLICE_X44Y44         LUT3 (Prop_lut3_I2_O)        0.105     5.991 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_176/O
                         net (fo=2, routed)           0.551     6.541    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_176_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.105     6.646 f  cpu/exm_wb_regs_u1/alu_o[1]_i_4/O
                         net (fo=1, routed)           0.661     7.307    cpu/id_exm_regs_u1/alu_o_reg[1]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.105     7.412 f  cpu/id_exm_regs_u1/alu_o[1]_i_1/O
                         net (fo=15, routed)          0.616     8.028    cpu/id_exm_regs_u1/alu[1]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.126     8.154 f  cpu/id_exm_regs_u1/mem_reg_2_0_i_11/O
                         net (fo=5, routed)           1.319     9.473    cpu/id_exm_regs_u1/MEMWen_align[2]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.275     9.748 f  cpu/id_exm_regs_u1/insts[0]_i_6/O
                         net (fo=34, routed)          0.587    10.335    cpu/id_exm_regs_u1/insts[0]_i_6_n_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.105    10.440 r  cpu/id_exm_regs_u1/insts[0]_i_13/O
                         net (fo=1, routed)           0.000    10.440    cpu/id_exm_regs_u1/insts[0]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.880 r  cpu/id_exm_regs_u1/insts_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    cpu/id_exm_regs_u1/insts_reg[0]_i_2_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.978 r  cpu/id_exm_regs_u1/insts_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    cpu/id_exm_regs_u1/insts_reg[4]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.076 r  cpu/id_exm_regs_u1/insts_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    cpu/id_exm_regs_u1/insts_reg[8]_i_1_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.174 r  cpu/id_exm_regs_u1/insts_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    cpu/id_exm_regs_u1/insts_reg[12]_i_1_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.272 r  cpu/id_exm_regs_u1/insts_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    cpu/id_exm_regs_u1/insts_reg[16]_i_1_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.370 r  cpu/id_exm_regs_u1/insts_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    cpu/id_exm_regs_u1/insts_reg[20]_i_1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.468 r  cpu/id_exm_regs_u1/insts_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.468    cpu/id_exm_regs_u1/insts_reg[24]_i_1_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.733 r  cpu/id_exm_regs_u1/insts_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.733    cpu/Inst_Counters_u1/insts_reg[31]_1[1]
    SLICE_X48Y44         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Inst_Counters_u1/clk
    SLICE_X48Y44         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[29]/C
                         clock pessimism             -0.531    12.025    
                         clock uncertainty           -0.089    11.935    
    SLICE_X48Y44         FDCE (Setup_fdce_C_D)        0.059    11.994    cpu/Inst_Counters_u1/insts_reg[29]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                         -11.733    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_2_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.570ns  (logic 4.654ns (34.297%)  route 8.916ns (65.703%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.842ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.396    -1.842    cpu/dmem/clk
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_2_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.283 f  cpu/dmem/mem_reg_2_2/DOADO[0]
                         net (fo=1, routed)           1.924     2.206    cpu/exm_wb_regs_u1/read_data_reg[20]
    SLICE_X46Y36         LUT5 (Prop_lut5_I2_O)        0.105     2.311 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_16/O
                         net (fo=3, routed)           0.944     3.255    cpu/exm_wb_regs_u1/MEM_Out[20]
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.105     3.360 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.799     4.159    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.105     4.264 f  cpu/exm_wb_regs_u1/csr[20]_i_2/O
                         net (fo=18, routed)          1.005     5.270    cpu/exm_wb_regs_u1/ALUrs1[20]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.105     5.375 f  cpu/exm_wb_regs_u1/alu_o[0]_i_13/O
                         net (fo=5, routed)           0.511     5.886    cpu/exm_wb_regs_u1/alu_o[0]_i_13_n_0
    SLICE_X44Y44         LUT3 (Prop_lut3_I2_O)        0.105     5.991 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_176/O
                         net (fo=2, routed)           0.551     6.541    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_176_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.105     6.646 f  cpu/exm_wb_regs_u1/alu_o[1]_i_4/O
                         net (fo=1, routed)           0.661     7.307    cpu/id_exm_regs_u1/alu_o_reg[1]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.105     7.412 f  cpu/id_exm_regs_u1/alu_o[1]_i_1/O
                         net (fo=15, routed)          0.616     8.028    cpu/id_exm_regs_u1/alu[1]
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.126     8.154 f  cpu/id_exm_regs_u1/mem_reg_2_0_i_11/O
                         net (fo=5, routed)           1.319     9.473    cpu/id_exm_regs_u1/MEMWen_align[2]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.275     9.748 f  cpu/id_exm_regs_u1/insts[0]_i_6/O
                         net (fo=34, routed)          0.587    10.335    cpu/id_exm_regs_u1/insts[0]_i_6_n_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.105    10.440 r  cpu/id_exm_regs_u1/insts[0]_i_13/O
                         net (fo=1, routed)           0.000    10.440    cpu/id_exm_regs_u1/insts[0]_i_13_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.880 r  cpu/id_exm_regs_u1/insts_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    cpu/id_exm_regs_u1/insts_reg[0]_i_2_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.978 r  cpu/id_exm_regs_u1/insts_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.978    cpu/id_exm_regs_u1/insts_reg[4]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.076 r  cpu/id_exm_regs_u1/insts_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    cpu/id_exm_regs_u1/insts_reg[8]_i_1_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.174 r  cpu/id_exm_regs_u1/insts_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.174    cpu/id_exm_regs_u1/insts_reg[12]_i_1_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.272 r  cpu/id_exm_regs_u1/insts_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    cpu/id_exm_regs_u1/insts_reg[16]_i_1_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.370 r  cpu/id_exm_regs_u1/insts_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    cpu/id_exm_regs_u1/insts_reg[20]_i_1_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.468 r  cpu/id_exm_regs_u1/insts_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.468    cpu/id_exm_regs_u1/insts_reg[24]_i_1_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.728 r  cpu/id_exm_regs_u1/insts_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.728    cpu/Inst_Counters_u1/insts_reg[31]_1[3]
    SLICE_X48Y44         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Inst_Counters_u1/clk
    SLICE_X48Y44         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[31]/C
                         clock pessimism             -0.531    12.025    
                         clock uncertainty           -0.089    11.935    
    SLICE_X48Y44         FDCE (Setup_fdce_C_D)        0.059    11.994    cpu/Inst_Counters_u1/insts_reg[31]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/imem/mem_reg_1_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.053ns  (logic 4.077ns (31.233%)  route 8.976ns (68.767%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 12.594 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.401    -1.837    cpu/dmem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.288 f  cpu/dmem/mem_reg_1_3/DOADO[1]
                         net (fo=1, routed)           1.355     1.642    cpu/exm_wb_regs_u1/read_data_reg[15]
    SLICE_X48Y31         LUT5 (Prop_lut5_I2_O)        0.105     1.747 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_12_17_i_17/O
                         net (fo=3, routed)           0.807     2.554    cpu/exm_wb_regs_u1/MEM_Out[15]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.105     2.659 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.690     3.349    cpu/exm_wb_regs_u1/LDX_u1/data0[19]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.105     3.454 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.445     3.899    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.105     4.004 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=11, routed)          0.584     4.588    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.108     4.696 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_139/O
                         net (fo=3, routed)           0.487     5.183    cpu/exm_wb_regs_u1/Branchrs1[8]
    SLICE_X35Y37         LUT4 (Prop_lut4_I1_O)        0.267     5.450 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_116/O
                         net (fo=2, routed)           0.535     5.985    cpu/exm_wb_regs_u1/Inst_o[31]_i_116_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     6.421 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.421    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_73_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.519 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.519    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_28_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.617 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           1.014     7.631    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_10_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.105     7.736 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=1, routed)           0.233     7.969    cpu/id_exm_regs_u1/BrLt
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.105     8.074 r  cpu/id_exm_regs_u1/Inst_o[31]_i_4/O
                         net (fo=5, routed)           0.280     8.354    cpu/id_exm_regs_u1/Inst_o[31]_i_4_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I1_O)        0.105     8.459 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_91/O
                         net (fo=32, routed)          0.654     9.113    cpu/id_exm_regs_u1/pcsrc[1]
    SLICE_X39Y27         LUT6 (Prop_lut6_I3_O)        0.105     9.218 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_34/O
                         net (fo=1, routed)           0.346     9.564    cpu/pc_reg_u1/p_0_in[5]
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.105     9.669 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_8/O
                         net (fo=19, routed)          1.547    11.216    cpu/imem/ADDRARDADDR[3]
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.301    12.594    cpu/imem/clk
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/CLKARDCLK
                         clock pessimism             -0.531    12.063    
                         clock uncertainty           -0.089    11.974    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    11.484    cpu/imem/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.205%)  route 0.079ns (35.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.558    -0.538    cpu/id_exm_regs_u1/clk
    SLICE_X39Y33         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu/id_exm_regs_u1/pc_o_reg[25]/Q
                         net (fo=7, routed)           0.079    -0.318    cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/D
    SLICE_X38Y33         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.825    -0.309    cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/WCLK
    SLICE_X38Y33         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/SP.LOW/CLK
                         clock pessimism             -0.216    -0.525    
    SLICE_X38Y33         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.381    cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.573%)  route 0.162ns (53.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.557    -0.539    cpu/id_exm_regs_u1/clk
    SLICE_X33Y32         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cpu/id_exm_regs_u1/pc_o_reg[7]_rep/Q
                         net (fo=138, routed)         0.162    -0.236    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/A5
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.823    -0.311    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/WCLK
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/DP.HIGH/CLK
                         clock pessimism             -0.196    -0.507    
    SLICE_X34Y32         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.337    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/DP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.573%)  route 0.162ns (53.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.557    -0.539    cpu/id_exm_regs_u1/clk
    SLICE_X33Y32         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cpu/id_exm_regs_u1/pc_o_reg[7]_rep/Q
                         net (fo=138, routed)         0.162    -0.236    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/A5
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.823    -0.311    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/WCLK
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/DP.LOW/CLK
                         clock pessimism             -0.196    -0.507    
    SLICE_X34Y32         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.337    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/SP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.573%)  route 0.162ns (53.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.557    -0.539    cpu/id_exm_regs_u1/clk
    SLICE_X33Y32         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cpu/id_exm_regs_u1/pc_o_reg[7]_rep/Q
                         net (fo=138, routed)         0.162    -0.236    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/A5
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/SP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.823    -0.311    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/WCLK
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/SP.HIGH/CLK
                         clock pessimism             -0.196    -0.507    
    SLICE_X34Y32         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.337    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/SP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.573%)  route 0.162ns (53.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.557    -0.539    cpu/id_exm_regs_u1/clk
    SLICE_X33Y32         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cpu/id_exm_regs_u1/pc_o_reg[7]_rep/Q
                         net (fo=138, routed)         0.162    -0.236    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/A5
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/SP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.823    -0.311    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/WCLK
    SLICE_X34Y32         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/SP.LOW/CLK
                         clock pessimism             -0.196    -0.507    
    SLICE_X34Y32         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.337    cpu/branch_predictor_u1/cache/tag_reg_0_127_22_22/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.205%)  route 0.079ns (35.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.558    -0.538    cpu/id_exm_regs_u1/clk
    SLICE_X39Y33         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu/id_exm_regs_u1/pc_o_reg[25]/Q
                         net (fo=7, routed)           0.079    -0.318    cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/D
    SLICE_X38Y33         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.825    -0.309    cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/WCLK
    SLICE_X38Y33         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/DP.LOW/CLK
                         clock pessimism             -0.216    -0.525    
    SLICE_X38Y33         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105    -0.420    cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.205%)  route 0.079ns (35.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.558    -0.538    cpu/id_exm_regs_u1/clk
    SLICE_X39Y33         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu/id_exm_regs_u1/pc_o_reg[25]/Q
                         net (fo=7, routed)           0.079    -0.318    cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/D
    SLICE_X38Y33         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.825    -0.309    cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/WCLK
    SLICE_X38Y33         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/SP.HIGH/CLK
                         clock pessimism             -0.216    -0.525    
    SLICE_X38Y33         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101    -0.424    cpu/branch_predictor_u1/cache/tag_reg_0_127_16_16/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.216%)  route 0.311ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.558    -0.538    cpu/id_exm_regs_u1/clk
    SLICE_X32Y33         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu/id_exm_regs_u1/pc_o_reg[2]/Q
                         net (fo=201, routed)         0.311    -0.086    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/A0
    SLICE_X34Y34         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.825    -0.309    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/WCLK
    SLICE_X34Y34         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/DP.HIGH/CLK
                         clock pessimism             -0.196    -0.505    
    SLICE_X34Y34         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.195    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.216%)  route 0.311ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.558    -0.538    cpu/id_exm_regs_u1/clk
    SLICE_X32Y33         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu/id_exm_regs_u1/pc_o_reg[2]/Q
                         net (fo=201, routed)         0.311    -0.086    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/A0
    SLICE_X34Y34         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.825    -0.309    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/WCLK
    SLICE_X34Y34         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/DP.LOW/CLK
                         clock pessimism             -0.196    -0.505    
    SLICE_X34Y34         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.195    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.216%)  route 0.311ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.558    -0.538    cpu/id_exm_regs_u1/clk
    SLICE_X32Y33         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu/id_exm_regs_u1/pc_o_reg[2]/Q
                         net (fo=201, routed)         0.311    -0.086    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/A0
    SLICE_X34Y34         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.825    -0.309    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/WCLK
    SLICE_X34Y34         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/SP.HIGH/CLK
                         clock pessimism             -0.196    -0.505    
    SLICE_X34Y34         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.195    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk_wiz/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y5     cpu/imem/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y5     cpu/imem/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y0     cpu/imem/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y0     cpu/imem/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X2Y3     cpu/imem/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X2Y3     cpu/imem/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y6     cpu/imem/mem_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y6     cpu/imem/mem_reg_2_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y9     cpu/imem/mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y9     cpu/imem/mem_reg_3_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       14.000      146.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y25    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y25    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y25    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y25    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X42Y30    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X42Y30    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X42Y30    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X42Y30    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X30Y42    cpu/rf/mem_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X30Y42    cpu/rf/mem_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y26    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y25    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y25    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y25    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         7.000       5.870      SLICE_X34Y25    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X34Y35    cpu/rf/mem_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X34Y35    cpu/rf/mem_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   clk_wiz/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Cycle_Counters_u1/cycles_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.484ns (8.421%)  route 5.263ns (91.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.592     3.866    cpu/Cycle_Counters_u1/p_0_in
    SLICE_X49Y46         FDCE                                         f  cpu/Cycle_Counters_u1/cycles_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Cycle_Counters_u1/clk
    SLICE_X49Y46         FDCE                                         r  cpu/Cycle_Counters_u1/cycles_reg[26]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X49Y46         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Cycle_Counters_u1/cycles_reg[26]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Cycle_Counters_u1/cycles_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.484ns (8.421%)  route 5.263ns (91.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.592     3.866    cpu/Cycle_Counters_u1/p_0_in
    SLICE_X49Y46         FDCE                                         f  cpu/Cycle_Counters_u1/cycles_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Cycle_Counters_u1/clk
    SLICE_X49Y46         FDCE                                         r  cpu/Cycle_Counters_u1/cycles_reg[28]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X49Y46         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Cycle_Counters_u1/cycles_reg[28]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Cycle_Counters_u1/cycles_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.484ns (8.596%)  route 5.147ns (91.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.475     3.749    cpu/Cycle_Counters_u1/p_0_in
    SLICE_X49Y47         FDCE                                         f  cpu/Cycle_Counters_u1/cycles_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Cycle_Counters_u1/clk
    SLICE_X49Y47         FDCE                                         r  cpu/Cycle_Counters_u1/cycles_reg[25]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X49Y47         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Cycle_Counters_u1/cycles_reg[25]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Cycle_Counters_u1/cycles_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.484ns (8.596%)  route 5.147ns (91.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.475     3.749    cpu/Cycle_Counters_u1/p_0_in
    SLICE_X49Y47         FDCE                                         f  cpu/Cycle_Counters_u1/cycles_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Cycle_Counters_u1/clk
    SLICE_X49Y47         FDCE                                         r  cpu/Cycle_Counters_u1/cycles_reg[29]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X49Y47         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Cycle_Counters_u1/cycles_reg[29]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Cycle_Counters_u1/cycles_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.484ns (8.596%)  route 5.147ns (91.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.475     3.749    cpu/Cycle_Counters_u1/p_0_in
    SLICE_X49Y47         FDCE                                         f  cpu/Cycle_Counters_u1/cycles_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Cycle_Counters_u1/clk
    SLICE_X49Y47         FDCE                                         r  cpu/Cycle_Counters_u1/cycles_reg[31]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X49Y47         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Cycle_Counters_u1/cycles_reg[31]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.484ns (8.636%)  route 5.120ns (91.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.449     3.723    cpu/Inst_Counters_u1/p_0_in
    SLICE_X48Y42         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Inst_Counters_u1/clk
    SLICE_X48Y42         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[20]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X48Y42         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Inst_Counters_u1/insts_reg[20]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.484ns (8.636%)  route 5.120ns (91.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.449     3.723    cpu/Inst_Counters_u1/p_0_in
    SLICE_X48Y42         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Inst_Counters_u1/clk
    SLICE_X48Y42         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[21]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X48Y42         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Inst_Counters_u1/insts_reg[21]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.484ns (8.636%)  route 5.120ns (91.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.449     3.723    cpu/Inst_Counters_u1/p_0_in
    SLICE_X48Y42         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Inst_Counters_u1/clk
    SLICE_X48Y42         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[22]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X48Y42         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Inst_Counters_u1/insts_reg[22]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.484ns (8.636%)  route 5.120ns (91.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.449     3.723    cpu/Inst_Counters_u1/p_0_in
    SLICE_X48Y42         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Inst_Counters_u1/clk
    SLICE_X48Y42         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[23]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X48Y42         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Inst_Counters_u1/insts_reg[23]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Cycle_Counters_u1/cycles_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.484ns (8.836%)  route 4.993ns (91.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 12.555 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.881ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.357    -1.881    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.502 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.672    -0.831    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.105    -0.726 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         4.322     3.596    cpu/Cycle_Counters_u1/p_0_in
    SLICE_X51Y46         FDCE                                         f  cpu/Cycle_Counters_u1/cycles_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         1.263    12.555    cpu/Cycle_Counters_u1/clk
    SLICE_X51Y46         FDCE                                         r  cpu/Cycle_Counters_u1/cycles_reg[22]/C
                         clock pessimism             -0.465    12.091    
                         clock uncertainty           -0.089    12.001    
    SLICE_X51Y46         FDCE (Recov_fdce_C_CLR)     -0.331    11.670    cpu/Cycle_Counters_u1/cycles_reg[22]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  8.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/CSR_u1/csr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.186ns (14.723%)  route 1.077ns (85.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.782     0.723    cpu/CSR_u1/p_0_in
    SLICE_X35Y34         FDCE                                         f  cpu/CSR_u1/csr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.825    -0.309    cpu/CSR_u1/clk
    SLICE_X35Y34         FDCE                                         r  cpu/CSR_u1/csr_reg[4]/C
                         clock pessimism              0.033    -0.276    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    cpu/CSR_u1/csr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.186ns (13.386%)  route 1.204ns (86.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.908     0.849    cpu/pc_reg_u1/p_0_in_0
    SLICE_X39Y26         FDCE                                         f  cpu/pc_reg_u1/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.817    -0.317    cpu/pc_reg_u1/clk
    SLICE_X39Y26         FDCE                                         r  cpu/pc_reg_u1/pc_reg[14]/C
                         clock pessimism             -0.196    -0.513    
    SLICE_X39Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    cpu/pc_reg_u1/pc_reg[14]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.186ns (13.386%)  route 1.204ns (86.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.908     0.849    cpu/pc_reg_u1/p_0_in_0
    SLICE_X39Y26         FDCE                                         f  cpu/pc_reg_u1/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.817    -0.317    cpu/pc_reg_u1/clk
    SLICE_X39Y26         FDCE                                         r  cpu/pc_reg_u1/pc_reg[5]/C
                         clock pessimism             -0.196    -0.513    
    SLICE_X39Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    cpu/pc_reg_u1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/CSR_u1/csr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.186ns (12.913%)  route 1.254ns (87.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.959     0.900    cpu/CSR_u1/p_0_in
    SLICE_X36Y36         FDCE                                         f  cpu/CSR_u1/csr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.827    -0.307    cpu/CSR_u1/clk
    SLICE_X36Y36         FDCE                                         r  cpu/CSR_u1/csr_reg[0]/C
                         clock pessimism             -0.196    -0.503    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    cpu/CSR_u1/csr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/CSR_u1/csr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.186ns (12.913%)  route 1.254ns (87.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.959     0.900    cpu/CSR_u1/p_0_in
    SLICE_X36Y36         FDCE                                         f  cpu/CSR_u1/csr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.827    -0.307    cpu/CSR_u1/clk
    SLICE_X36Y36         FDCE                                         r  cpu/CSR_u1/csr_reg[1]/C
                         clock pessimism             -0.196    -0.503    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    cpu/CSR_u1/csr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/CSR_u1/csr_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.186ns (12.913%)  route 1.254ns (87.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.959     0.900    cpu/CSR_u1/p_0_in
    SLICE_X36Y36         FDCE                                         f  cpu/CSR_u1/csr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.827    -0.307    cpu/CSR_u1/clk
    SLICE_X36Y36         FDCE                                         r  cpu/CSR_u1/csr_reg[3]/C
                         clock pessimism             -0.196    -0.503    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    cpu/CSR_u1/csr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/CSR_u1/csr_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.186ns (12.913%)  route 1.254ns (87.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.959     0.900    cpu/CSR_u1/p_0_in
    SLICE_X36Y36         FDCE                                         f  cpu/CSR_u1/csr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.827    -0.307    cpu/CSR_u1/clk
    SLICE_X36Y36         FDCE                                         r  cpu/CSR_u1/csr_reg[5]/C
                         clock pessimism             -0.196    -0.503    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    cpu/CSR_u1/csr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.623%)  route 1.288ns (87.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.992     0.933    cpu/pc_reg_u1/p_0_in_0
    SLICE_X41Y25         FDCE                                         f  cpu/pc_reg_u1/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.817    -0.317    cpu/pc_reg_u1/clk
    SLICE_X41Y25         FDCE                                         r  cpu/pc_reg_u1/pc_reg[4]/C
                         clock pessimism             -0.196    -0.513    
    SLICE_X41Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    cpu/pc_reg_u1/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.186ns (12.591%)  route 1.291ns (87.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.996     0.937    cpu/pc_reg_u1/p_0_in_0
    SLICE_X40Y25         FDCE                                         f  cpu/pc_reg_u1/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.817    -0.317    cpu/pc_reg_u1/clk
    SLICE_X40Y25         FDCE                                         r  cpu/pc_reg_u1/pc_reg[3]/C
                         clock pessimism             -0.196    -0.513    
    SLICE_X40Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    cpu/pc_reg_u1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.186ns (12.591%)  route 1.291ns (87.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.555    -0.541    bp/clk_out1
    SLICE_X43Y19         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.296    -0.104    cpu/branch_predictor_u1/cache/rst
    SLICE_X44Y21         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=258, routed)         0.996     0.937    cpu/pc_reg_u1/p_0_in_0
    SLICE_X40Y25         FDCE                                         f  cpu/pc_reg_u1/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=818, routed)         0.817    -0.317    cpu/pc_reg_u1/clk
    SLICE_X40Y25         FDCE                                         r  cpu/pc_reg_u1/pc_reg[7]/C
                         clock pessimism             -0.196    -0.513    
    SLICE_X40Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    cpu/pc_reg_u1/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.541    





