/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:17.1-38.10" *)
module MainModule(clock, q1, q2);
  wire _0_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:18.14-18.19" *)
  input clock;
  (* hdlname = "flipflop clock" *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:26.19-31.4|/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:1.38-1.43" *)
  (* unused_bits = "0" *)
  wire \flipflop.clock ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:19.15-19.17" *)
  output q1;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:20.15-20.17" *)
  output q2;
  logic_0 _1_ (
    .a(_0_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _2_ (
    .P(clock),
    .Q(\flipflop.clock )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("39"),
    .IO_TYPE("BIDIR")
  ) _3_ (
    .A(_0_),
    .P(q1)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .A(_0_),
    .P(q2)
  );
endmodule
