// Seed: 772181848
module module_0 (
    output logic id_2,
    input id_3
);
  logic id_4;
  type_1 id_5 (
      id_1 * 1'h0,
      id_3 - 1'd0,
      ~1,
      1
  );
  logic id_6;
  assign id_4 = id_3;
  logic id_7 = id_4, id_8;
  type_2 id_9 (1);
  logic id_10;
  logic id_11 = 1;
endmodule
