# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do vgaController_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController {C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/hCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:21 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/hCounter.v 
# -- Compiling module hCounter
# 
# Top level modules:
# 	hCounter
# End time: 19:56:21 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController {C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:21 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vCounter.v 
# -- Compiling module vCounter
# 
# Top level modules:
# 	vCounter
# End time: 19:56:21 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController {C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vgaController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:21 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vgaController.v 
# -- Compiling module vgaController
# 
# Top level modules:
# 	vgaController
# End time: 19:56:21 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController {C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vgaControllerTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:21 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vgaControllerTB.v 
# -- Compiling module vgaControllerTB
# 
# Top level modules:
# 	vgaControllerTB
# End time: 19:56:22 on Apr 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController {C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:22 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v 
# -- Compiling module clkDivider
# 
# Top level modules:
# 	clkDivider
# End time: 19:56:22 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db {C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/clkdivider_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:22 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/clkdivider_altpll.v 
# -- Compiling module clkDivider_altpll
# 
# Top level modules:
# 	clkDivider_altpll
# End time: 19:56:22 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.vgaControllerTB
# vsim work.vgaControllerTB 
# Start time: 19:56:31 on Apr 21,2025
# Loading work.vgaControllerTB
# Loading work.vgaController
# Loading work.clkDivider
# ** Error: (vsim-3033) C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v(62): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /vgaControllerTB/dut/cd File: C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v
#         Searched libraries:
#             C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/simulation/modelsim/rtl_work
# Loading work.hCounter
# Loading work.vCounter
# Error loading design
# End time: 19:56:31 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:41 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v 
# -- Compiling module clkDivider
# 
# Top level modules:
# 	clkDivider
# End time: 19:56:41 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/clkDivider_altpll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:41 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/db/clkDivider_altpll.v 
# -- Compiling module clkDivider_altpll
# 
# Top level modules:
# 	clkDivider_altpll
# End time: 19:56:41 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/hCounter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:41 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/hCounter.v 
# -- Compiling module hCounter
# 
# Top level modules:
# 	hCounter
# End time: 19:56:41 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vCounter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:41 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vCounter.v 
# -- Compiling module vCounter
# 
# Top level modules:
# 	vCounter
# End time: 19:56:41 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vgaController.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:41 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vgaController.v 
# -- Compiling module vgaController
# 
# Top level modules:
# 	vgaController
# End time: 19:56:41 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vgaControllerTB.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:41 on Apr 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController" C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/vgaControllerTB.v 
# -- Compiling module vgaControllerTB
# 
# Top level modules:
# 	vgaControllerTB
# End time: 19:56:41 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.vgaControllerTB
# vsim work.vgaControllerTB 
# Start time: 19:56:47 on Apr 21,2025
# Loading work.vgaControllerTB
# Loading work.vgaController
# Loading work.clkDivider
# ** Error: (vsim-3033) C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v(62): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /vgaControllerTB/dut/cd File: C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v
#         Searched libraries:
#             C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/simulation/modelsim/rtl_work
# Loading work.hCounter
# Loading work.vCounter
# Error loading design
# End time: 19:56:47 on Apr 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.vgaControllerTB
# vsim work.vgaControllerTB 
# Start time: 19:57:06 on Apr 21,2025
# Loading work.vgaControllerTB
# Loading work.vgaController
# Loading work.clkDivider
# ** Error: (vsim-3033) C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v(62): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /vgaControllerTB/dut/cd File: C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/clkDivider.v
#         Searched libraries:
#             C:/Users/david/Github/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/simulation/modelsim/rtl_work
# Loading work.hCounter
# Loading work.vCounter
# Error loading design
# End time: 19:57:07 on Apr 21,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
