# this makefile illustrates using variables, in this case a
# variable called objects. it also illustrates compiling a
# program has multiple object file dependencies
objects=a.o b.o c.o d.o
multi_prog: multi.c $(objects)
	clang multi.c $(objects) -o multi_prog


.PHONY: clean
clean:
	rm -f *.o multi_prog
