Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :sys76-desktop
@N: CD720 :"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":6:7:6:21|Top entity is set to test_togglepins.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":5:7:5:21|Synthesizing work.test_togglepins.a.
@W: CD638 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":23:8:23:15|Signal counter4 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/plltest.vhd":14:7:14:13|Synthesizing work.plltest.structure.
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":2175:10:2175:16|Synthesizing work.ehxpllj.syn_black_box.
Post processing for work.ehxpllj.syn_black_box
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
Post processing for work.plltest.structure
@N: CD630 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/fifotest.vhd":14:7:14:14|Synthesizing work.fifotest.structure.
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1874:10:1874:16|Synthesizing work.fifo8kb.syn_black_box.
Post processing for work.fifo8kb.syn_black_box
@N: CD630 :"/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo3l.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.fifotest.structure
Post processing for work.test_togglepins.a
@W: CL169 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":123:2:123:3|Pruning unused register toggle_4. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":67:1:67:4|Removing instance fifo because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":11:11:11:18|Input spi_mosi is unused.
@N: CL159 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":11:21:11:26|Input spi_cs is unused.
@N: CL159 :"/home/hari/Documents/osp-wearable-fpga/test_ramp/test_togglepins.vhd":14:2:14:9|Input adc_data is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 14 14:57:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 14 14:57:49 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 14 14:57:49 2019

###########################################################]
