#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x556c82b705f0 .scope module, "tb_top" "tb_top" 2 1;
 .timescale 0 0;
v0x556c82bed6a0_0 .var "clk", 0 0;
v0x556c82bed740_0 .var "rst", 0 0;
E_0x556c82b19d50 .event edge, v0x556c82b9b920_0;
S_0x556c82b80c00 .scope module, "cpu_top" "cpu_top" 2 7, 3 3 0, S_0x556c82b705f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x556c82b7ebf0 .functor BUFZ 3, L_0x556c82bedd20, C4<000>, C4<000>, C4<000>;
L_0x556c82c01740 .functor BUFZ 32, L_0x556c82b77460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82beba70_0 .net "alu_in1", 31 0, L_0x556c82c01740;  1 drivers
v0x556c82bebb80_0 .net "alu_in2", 31 0, L_0x556c82c017b0;  1 drivers
v0x556c82bebc50_0 .net "alu_op", 2 0, L_0x556c82b7ebf0;  1 drivers
v0x556c82bebd50_0 .net "alu_out", 31 0, L_0x556c82c01af0;  1 drivers
v0x556c82bebe40_0 .net "clk", 0 0, v0x556c82bed6a0_0;  1 drivers
v0x556c82bebf30_0 .net "funct3", 2 0, L_0x556c82bedd20;  1 drivers
v0x556c82bec020_0 .net "funct7", 6 0, L_0x556c82bee010;  1 drivers
v0x556c82bec130_0 .net "imm", 31 0, L_0x556c82bee560;  1 drivers
v0x556c82bec1f0_0 .net "inst", 31 0, v0x556c82be7db0_0;  1 drivers
v0x556c82bec290_0 .var "is_exception", 0 0;
v0x556c82bec350_0 .var "is_interrupt", 0 0;
v0x556c82bec410_0 .net "is_jump", 0 0, L_0x556c82bedab0;  1 drivers
v0x556c82bec4b0_0 .net "is_load", 0 0, L_0x556c82bee0f0;  1 drivers
v0x556c82bec5a0_0 .net "is_r_type", 0 0, L_0x556c82bee670;  1 drivers
v0x556c82bec690_0 .net "is_store", 0 0, L_0x556c82bee190;  1 drivers
v0x556c82bec780_0 .net "is_writeback", 0 0, L_0x556c82bee2d0;  1 drivers
o0x7f5d5b71a698 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x556c82bec870_0 .net "jump_addr", 7 0, o0x7f5d5b71a698;  0 drivers
v0x556c82bec930_0 .net "loaddata", 31 0, L_0x556c82c01d00;  1 drivers
v0x556c82beca20_0 .net "mem_addr", 13 0, L_0x556c82c01bd0;  1 drivers
v0x556c82becae0_0 .net "opcode", 6 0, L_0x556c82bedbe0;  1 drivers
v0x556c82becb80_0 .net "opcode_type", 2 0, L_0x556c82bee370;  1 drivers
v0x556c82becc20_0 .var "pc", 7 0;
v0x556c82beccc0_0 .net "pc_next", 7 0, L_0x556c82bed800;  1 drivers
v0x556c82becd80_0 .net "rd", 4 0, L_0x556c82bedc80;  1 drivers
v0x556c82bece70_0 .net "rd_data", 31 0, L_0x556c82c01ea0;  1 drivers
v0x556c82becf80_0 .net "rs", 4 0, L_0x556c82beddc0;  1 drivers
v0x556c82bed090_0 .net "rs1_data", 31 0, L_0x556c82b77460;  1 drivers
v0x556c82bed150_0 .net "rs2", 4 0, L_0x556c82bedf70;  1 drivers
v0x556c82bed240_0 .net "rs2_data", 31 0, L_0x556c82b7dc70;  1 drivers
v0x556c82bed350_0 .net "rst", 0 0, v0x556c82bed740_0;  1 drivers
o0x7f5d5b74a288 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x556c82bed440_0 .net "shamt", 4 0, o0x7f5d5b74a288;  0 drivers
v0x556c82bed550_0 .net "we", 0 0, L_0x556c82c01da0;  1 drivers
L_0x556c82c017b0 .functor MUXZ 32, L_0x556c82bee560, L_0x556c82b7dc70, L_0x556c82bee670, C4<>;
L_0x556c82c01bd0 .part L_0x556c82c01af0, 0, 14;
S_0x556c82b812d0 .scope module, "alu" "alu" 3 109, 4 3 0, S_0x556c82b80c00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "alu_op";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 7 "funct7";
    .port_info 4 /INPUT 5 "shamt";
    .port_info 5 /INPUT 1 "is_r_type";
    .port_info 6 /OUTPUT 32 "out";
v0x556c82b7ec80_0 .net "alu_op", 2 0, L_0x556c82b7ebf0;  alias, 1 drivers
v0x556c82b9af20_0 .net "funct7", 6 0, L_0x556c82bee010;  alias, 1 drivers
v0x556c82b9b000_0 .net "in1", 31 0, L_0x556c82c01740;  alias, 1 drivers
v0x556c82b9b0c0_0 .net "in2", 31 0, L_0x556c82c017b0;  alias, 1 drivers
v0x556c82b9b1a0_0 .net "is_r_type", 0 0, L_0x556c82bee670;  alias, 1 drivers
v0x556c82b9b2b0_0 .net "is_sub_or_sra", 0 0, L_0x556c82c019c0;  1 drivers
v0x556c82b9b370_0 .net "out", 31 0, L_0x556c82c01af0;  alias, 1 drivers
v0x556c82b9b450_0 .net "shamt", 4 0, o0x7f5d5b74a288;  alias, 0 drivers
L_0x556c82c019c0 .part L_0x556c82bee010, 6, 1;
L_0x556c82c01af0 .ufunc/vec4 TD_tb_top.cpu_top.alu.alu_out, 32, L_0x556c82b7ebf0, L_0x556c82c01740, L_0x556c82c017b0, L_0x556c82c019c0, L_0x556c82bee670 (v0x556c82b20e60_0, v0x556c82b65e00_0, v0x556c82b84510_0, v0x556c82b7dd90_0, v0x556c82b77580_0) S_0x556c82b819a0;
S_0x556c82b819a0 .scope function.vec4.s32, "alu_out" "alu_out" 4 16, 4 16 0, S_0x556c82b812d0;
 .timescale 0 0;
v0x556c82b20e60_0 .var "alu_op", 2 0;
; Variable alu_out is vec4 return value of scope S_0x556c82b819a0
v0x556c82b65e00_0 .var "in1", 31 0;
v0x556c82b84510_0 .var "in2", 31 0;
v0x556c82b77580_0 .var "is_r_type", 0 0;
v0x556c82b7dd90_0 .var "is_sub_or_sra", 0 0;
TD_tb_top.cpu_top.alu.alu_out ;
    %load/vec4 v0x556c82b20e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x556c82b77580_0;
    %load/vec4 v0x556c82b7dd90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x556c82b65e00_0;
    %load/vec4 v0x556c82b84510_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x556c82b65e00_0;
    %load/vec4 v0x556c82b84510_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
T_0.11 ;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x556c82b77580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x556c82b65e00_0;
    %ix/getv 4, v0x556c82b9b450_0;
    %shiftl 4;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x556c82b65e00_0;
    %ix/getv 4, v0x556c82b84510_0;
    %shiftl 4;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
T_0.13 ;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x556c82b65e00_0;
    %load/vec4 v0x556c82b84510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x556c82b65e00_0;
    %load/vec4 v0x556c82b84510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x556c82b65e00_0;
    %load/vec4 v0x556c82b84510_0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x556c82b7dd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %load/vec4 v0x556c82b77580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0x556c82b65e00_0;
    %ix/getv 4, v0x556c82b9b450_0;
    %shiftr 4;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x556c82b65e00_0;
    %ix/getv 4, v0x556c82b84510_0;
    %shiftr 4;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
T_0.21 ;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x556c82b77580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %load/vec4 v0x556c82b65e00_0;
    %ix/getv 4, v0x556c82b9b450_0;
    %shiftr 4;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x556c82b65e00_0;
    %ix/getv 4, v0x556c82b84510_0;
    %shiftr 4;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
T_0.23 ;
T_0.19 ;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x556c82b65e00_0;
    %load/vec4 v0x556c82b84510_0;
    %or;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x556c82b65e00_0;
    %load/vec4 v0x556c82b84510_0;
    %and;
    %ret/vec4 0, 0, 32;  Assign to alu_out (store_vec4_to_lval)
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x556c82b82070 .scope module, "csr" "csr" 3 160, 5 3 0, S_0x556c82b80c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "csr_addr";
    .port_info 2 /INPUT 1 "csr_we";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /INPUT 32 "csr_rdata";
    .port_info 5 /OUTPUT 32 "csr_out";
L_0x556c82c02100 .functor BUFZ 32, L_0x556c82c02060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82b9b9c0_772 .array/port v0x556c82b9b9c0, 772;
L_0x556c82c021e0 .functor BUFZ 32, v0x556c82b9b9c0_772, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82b9b9c0_773 .array/port v0x556c82b9b9c0, 773;
L_0x556c82c02250 .functor BUFZ 32, v0x556c82b9b9c0_773, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82b9b9c0_832 .array/port v0x556c82b9b9c0, 832;
L_0x556c82c022c0 .functor BUFZ 32, v0x556c82b9b9c0_832, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82b9b9c0_833 .array/port v0x556c82b9b9c0, 833;
L_0x556c82c02330 .functor BUFZ 32, v0x556c82b9b9c0_833, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82b9b9c0_834 .array/port v0x556c82b9b9c0, 834;
L_0x556c82c023e0 .functor BUFZ 32, v0x556c82b9b9c0_834, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82b9b9c0_835 .array/port v0x556c82b9b9c0, 835;
L_0x556c82c02480 .functor BUFZ 32, v0x556c82b9b9c0_835, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82b9b9c0_836 .array/port v0x556c82b9b9c0, 836;
L_0x556c82c025a0 .functor BUFZ 32, v0x556c82b9b9c0_836, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82b9b740_0 .net *"_ivl_0", 31 0, L_0x556c82c02060;  1 drivers
L_0x7f5d5b6d0210 .functor BUFT 1, C4<00zzzzzzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x556c82b9b840_0 .net *"_ivl_2", 13 0, L_0x7f5d5b6d0210;  1 drivers
v0x556c82b9b920_0 .net "clk", 0 0, v0x556c82bed6a0_0;  alias, 1 drivers
v0x556c82b9b9c0 .array "csr", 4095 0, 31 0;
o0x7f5d5b719498 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x556c82be3a90_0 .net "csr_addr", 11 0, o0x7f5d5b719498;  0 drivers
v0x556c82be3bc0_0 .net "csr_out", 31 0, L_0x556c82c02100;  1 drivers
o0x7f5d5b7194f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556c82be3ca0_0 .net "csr_rdata", 31 0, o0x7f5d5b7194f8;  0 drivers
o0x7f5d5b719528 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556c82be3d80_0 .net "csr_wdata", 31 0, o0x7f5d5b719528;  0 drivers
o0x7f5d5b719558 .functor BUFZ 1, C4<z>; HiZ drive
v0x556c82be3e60_0 .net "csr_we", 0 0, o0x7f5d5b719558;  0 drivers
v0x556c82be3f20_0 .net "global_mie", 0 0, L_0x556c82c02670;  1 drivers
v0x556c82be3fe0_0 .net "mcause", 31 0, L_0x556c82c023e0;  1 drivers
v0x556c82be40c0_0 .net "mepc", 31 0, L_0x556c82c02330;  1 drivers
v0x556c82be41a0_0 .net "mie", 31 0, L_0x556c82c021e0;  1 drivers
v0x556c82be4280_0 .net "mip", 31 0, L_0x556c82c025a0;  1 drivers
v0x556c82be4360_0 .net "mpie", 0 0, L_0x556c82c02740;  1 drivers
v0x556c82be4420_0 .net "mscratch", 31 0, L_0x556c82c022c0;  1 drivers
v0x556c82b9b9c0_768 .array/port v0x556c82b9b9c0, 768;
v0x556c82be4500_0 .net "mstatus", 31 0, v0x556c82b9b9c0_768;  1 drivers
v0x556c82be45e0_0 .net "mtval", 31 0, L_0x556c82c02480;  1 drivers
v0x556c82be46c0_0 .net "mtvec", 31 0, L_0x556c82c02250;  1 drivers
E_0x556c82b852a0 .event negedge, v0x556c82b9b920_0;
L_0x556c82c02060 .array/port v0x556c82b9b9c0, L_0x7f5d5b6d0210;
L_0x556c82c02670 .part v0x556c82b9b9c0_768, 3, 1;
L_0x556c82c02740 .part v0x556c82b9b9c0_768, 7, 1;
S_0x556c82b82740 .scope module, "decode" "decode" 3 64, 6 1 0, S_0x556c82b80c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm";
    .port_info 8 /OUTPUT 5 "shamt";
    .port_info 9 /OUTPUT 3 "opcode_type";
    .port_info 10 /OUTPUT 1 "is_r_type";
    .port_info 11 /OUTPUT 1 "is_store";
    .port_info 12 /OUTPUT 1 "is_load";
    .port_info 13 /OUTPUT 1 "is_writeback";
v0x556c82be4e20_0 .net *"_ivl_18", 5 0, L_0x556c82bee4c0;  1 drivers
L_0x7f5d5b6d0060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x556c82be4f20_0 .net/2u *"_ivl_21", 2 0, L_0x7f5d5b6d0060;  1 drivers
v0x556c82be5000_0 .net *"_ivl_26", 0 0, L_0x556c82bee7a0;  1 drivers
v0x556c82be50c0_0 .net *"_ivl_27", 19 0, L_0x556c82bee8c0;  1 drivers
v0x556c82be51a0_0 .net *"_ivl_30", 11 0, L_0x556c82beedc0;  1 drivers
v0x556c82be52d0_0 .net *"_ivl_34", 0 0, L_0x556c82beefe0;  1 drivers
v0x556c82be53b0_0 .net *"_ivl_35", 19 0, L_0x556c82bef120;  1 drivers
v0x556c82be5490_0 .net *"_ivl_38", 6 0, L_0x556c82bef4d0;  1 drivers
v0x556c82be5570_0 .net *"_ivl_40", 4 0, L_0x556c82bef080;  1 drivers
v0x556c82be5650_0 .net *"_ivl_44", 0 0, L_0x556c82bef820;  1 drivers
v0x556c82be5730_0 .net *"_ivl_45", 18 0, L_0x556c82befad0;  1 drivers
v0x556c82be5810_0 .net *"_ivl_48", 0 0, L_0x556c82befea0;  1 drivers
v0x556c82be58f0_0 .net *"_ivl_50", 0 0, L_0x556c82beff40;  1 drivers
v0x556c82be59d0_0 .net *"_ivl_52", 5 0, L_0x556c82bf00c0;  1 drivers
v0x556c82be5ab0_0 .net *"_ivl_54", 3 0, L_0x556c82bf0160;  1 drivers
L_0x7f5d5b6d00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556c82be5b90_0 .net/2u *"_ivl_55", 0 0, L_0x7f5d5b6d00a8;  1 drivers
v0x556c82be5c70_0 .net *"_ivl_60", 19 0, L_0x556c82bf0520;  1 drivers
L_0x7f5d5b6d00f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x556c82be5d50_0 .net/2u *"_ivl_61", 11 0, L_0x7f5d5b6d00f0;  1 drivers
v0x556c82be5e30_0 .net *"_ivl_66", 0 0, L_0x556c82c00810;  1 drivers
v0x556c82be5f10_0 .net *"_ivl_67", 10 0, L_0x556c82c009c0;  1 drivers
v0x556c82be5ff0_0 .net *"_ivl_70", 0 0, L_0x556c82c00ab0;  1 drivers
v0x556c82be60d0_0 .net *"_ivl_72", 7 0, L_0x556c82c00c70;  1 drivers
v0x556c82be61b0_0 .net *"_ivl_74", 0 0, L_0x556c82c00d10;  1 drivers
v0x556c82be6290_0 .net *"_ivl_76", 9 0, L_0x556c82c00b50;  1 drivers
L_0x7f5d5b6d0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556c82be6370_0 .net/2u *"_ivl_77", 0 0, L_0x7f5d5b6d0138;  1 drivers
v0x556c82be6450_0 .net "funct3", 2 0, L_0x556c82bedd20;  alias, 1 drivers
v0x556c82be6530_0 .net "funct7", 6 0, L_0x556c82bee010;  alias, 1 drivers
v0x556c82be65f0_0 .net "imm", 31 0, L_0x556c82bee560;  alias, 1 drivers
v0x556c82be66b0_0 .net "imm_b", 31 0, L_0x556c82bf02f0;  1 drivers
v0x556c82be6790_0 .net "imm_i", 31 0, L_0x556c82beeef0;  1 drivers
v0x556c82be6870_0 .net "imm_j", 31 0, L_0x556c82c00ee0;  1 drivers
v0x556c82be6950_0 .net "imm_s", 31 0, L_0x556c82bef620;  1 drivers
v0x556c82be6a30_0 .net "imm_u", 31 0, L_0x556c82c006d0;  1 drivers
v0x556c82be6d20_0 .net "inst", 31 0, v0x556c82be7db0_0;  alias, 1 drivers
v0x556c82be6e00_0 .net "is_load", 0 0, L_0x556c82bee0f0;  alias, 1 drivers
v0x556c82be6ec0_0 .net "is_r_type", 0 0, L_0x556c82bee670;  alias, 1 drivers
v0x556c82be6f60_0 .net "is_store", 0 0, L_0x556c82bee190;  alias, 1 drivers
v0x556c82be7000_0 .net "is_writeback", 0 0, L_0x556c82bee2d0;  alias, 1 drivers
v0x556c82be70c0_0 .net "opcode", 6 0, L_0x556c82bedbe0;  alias, 1 drivers
v0x556c82be71a0_0 .net "opcode_type", 2 0, L_0x556c82bee370;  alias, 1 drivers
v0x556c82be7280_0 .net "rd", 4 0, L_0x556c82bedc80;  alias, 1 drivers
v0x556c82be7360_0 .net "rs", 4 0, L_0x556c82beddc0;  alias, 1 drivers
v0x556c82be7440_0 .net "rs2", 4 0, L_0x556c82bedf70;  alias, 1 drivers
v0x556c82be7520_0 .net "shamt", 4 0, o0x7f5d5b74a288;  alias, 0 drivers
L_0x556c82bedbe0 .part v0x556c82be7db0_0, 0, 7;
L_0x556c82bedc80 .part v0x556c82be7db0_0, 7, 5;
L_0x556c82bedd20 .part v0x556c82be7db0_0, 12, 3;
L_0x556c82beddc0 .part v0x556c82be7db0_0, 15, 5;
L_0x556c82bedf70 .part v0x556c82be7db0_0, 20, 5;
L_0x556c82bee010 .part v0x556c82be7db0_0, 25, 7;
L_0x556c82bee0f0 .part L_0x556c82bee4c0, 5, 1;
L_0x556c82bee190 .part L_0x556c82bee4c0, 4, 1;
L_0x556c82bee2d0 .part L_0x556c82bee4c0, 3, 1;
L_0x556c82bee370 .part L_0x556c82bee4c0, 0, 3;
L_0x556c82bee4c0 .ufunc/vec4 TD_tb_top.cpu_top.decode.get_opcode_info, 6, L_0x556c82bedbe0 (v0x556c82be4d40_0) S_0x556c82b61150;
L_0x556c82bee560 .ufunc/vec4 TD_tb_top.cpu_top.decode.decide_imm, 32, L_0x556c82bee370 (v0x556c82be4b10_0) S_0x556c82b7f0c0;
L_0x556c82bee670 .cmp/eq 3, L_0x556c82bee370, L_0x7f5d5b6d0060;
L_0x556c82bee7a0 .part v0x556c82be7db0_0, 31, 1;
LS_0x556c82bee8c0_0_0 .concat [ 1 1 1 1], L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0;
LS_0x556c82bee8c0_0_4 .concat [ 1 1 1 1], L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0;
LS_0x556c82bee8c0_0_8 .concat [ 1 1 1 1], L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0;
LS_0x556c82bee8c0_0_12 .concat [ 1 1 1 1], L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0;
LS_0x556c82bee8c0_0_16 .concat [ 1 1 1 1], L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0, L_0x556c82bee7a0;
LS_0x556c82bee8c0_1_0 .concat [ 4 4 4 4], LS_0x556c82bee8c0_0_0, LS_0x556c82bee8c0_0_4, LS_0x556c82bee8c0_0_8, LS_0x556c82bee8c0_0_12;
LS_0x556c82bee8c0_1_4 .concat [ 4 0 0 0], LS_0x556c82bee8c0_0_16;
L_0x556c82bee8c0 .concat [ 16 4 0 0], LS_0x556c82bee8c0_1_0, LS_0x556c82bee8c0_1_4;
L_0x556c82beedc0 .part v0x556c82be7db0_0, 20, 12;
L_0x556c82beeef0 .concat [ 12 20 0 0], L_0x556c82beedc0, L_0x556c82bee8c0;
L_0x556c82beefe0 .part v0x556c82be7db0_0, 31, 1;
LS_0x556c82bef120_0_0 .concat [ 1 1 1 1], L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0;
LS_0x556c82bef120_0_4 .concat [ 1 1 1 1], L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0;
LS_0x556c82bef120_0_8 .concat [ 1 1 1 1], L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0;
LS_0x556c82bef120_0_12 .concat [ 1 1 1 1], L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0;
LS_0x556c82bef120_0_16 .concat [ 1 1 1 1], L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0, L_0x556c82beefe0;
LS_0x556c82bef120_1_0 .concat [ 4 4 4 4], LS_0x556c82bef120_0_0, LS_0x556c82bef120_0_4, LS_0x556c82bef120_0_8, LS_0x556c82bef120_0_12;
LS_0x556c82bef120_1_4 .concat [ 4 0 0 0], LS_0x556c82bef120_0_16;
L_0x556c82bef120 .concat [ 16 4 0 0], LS_0x556c82bef120_1_0, LS_0x556c82bef120_1_4;
L_0x556c82bef4d0 .part v0x556c82be7db0_0, 25, 7;
L_0x556c82bef080 .part v0x556c82be7db0_0, 7, 5;
L_0x556c82bef620 .concat [ 5 7 20 0], L_0x556c82bef080, L_0x556c82bef4d0, L_0x556c82bef120;
L_0x556c82bef820 .part v0x556c82be7db0_0, 31, 1;
LS_0x556c82befad0_0_0 .concat [ 1 1 1 1], L_0x556c82bef820, L_0x556c82bef820, L_0x556c82bef820, L_0x556c82bef820;
LS_0x556c82befad0_0_4 .concat [ 1 1 1 1], L_0x556c82bef820, L_0x556c82bef820, L_0x556c82bef820, L_0x556c82bef820;
LS_0x556c82befad0_0_8 .concat [ 1 1 1 1], L_0x556c82bef820, L_0x556c82bef820, L_0x556c82bef820, L_0x556c82bef820;
LS_0x556c82befad0_0_12 .concat [ 1 1 1 1], L_0x556c82bef820, L_0x556c82bef820, L_0x556c82bef820, L_0x556c82bef820;
LS_0x556c82befad0_0_16 .concat [ 1 1 1 0], L_0x556c82bef820, L_0x556c82bef820, L_0x556c82bef820;
LS_0x556c82befad0_1_0 .concat [ 4 4 4 4], LS_0x556c82befad0_0_0, LS_0x556c82befad0_0_4, LS_0x556c82befad0_0_8, LS_0x556c82befad0_0_12;
LS_0x556c82befad0_1_4 .concat [ 3 0 0 0], LS_0x556c82befad0_0_16;
L_0x556c82befad0 .concat [ 16 3 0 0], LS_0x556c82befad0_1_0, LS_0x556c82befad0_1_4;
L_0x556c82befea0 .part v0x556c82be7db0_0, 31, 1;
L_0x556c82beff40 .part v0x556c82be7db0_0, 7, 1;
L_0x556c82bf00c0 .part v0x556c82be7db0_0, 25, 6;
L_0x556c82bf0160 .part v0x556c82be7db0_0, 8, 4;
LS_0x556c82bf02f0_0_0 .concat [ 1 4 6 1], L_0x7f5d5b6d00a8, L_0x556c82bf0160, L_0x556c82bf00c0, L_0x556c82beff40;
LS_0x556c82bf02f0_0_4 .concat [ 1 19 0 0], L_0x556c82befea0, L_0x556c82befad0;
L_0x556c82bf02f0 .concat [ 12 20 0 0], LS_0x556c82bf02f0_0_0, LS_0x556c82bf02f0_0_4;
L_0x556c82bf0520 .part v0x556c82be7db0_0, 12, 20;
L_0x556c82c006d0 .concat [ 12 20 0 0], L_0x7f5d5b6d00f0, L_0x556c82bf0520;
L_0x556c82c00810 .part v0x556c82be7db0_0, 31, 1;
LS_0x556c82c009c0_0_0 .concat [ 1 1 1 1], L_0x556c82c00810, L_0x556c82c00810, L_0x556c82c00810, L_0x556c82c00810;
LS_0x556c82c009c0_0_4 .concat [ 1 1 1 1], L_0x556c82c00810, L_0x556c82c00810, L_0x556c82c00810, L_0x556c82c00810;
LS_0x556c82c009c0_0_8 .concat [ 1 1 1 0], L_0x556c82c00810, L_0x556c82c00810, L_0x556c82c00810;
L_0x556c82c009c0 .concat [ 4 4 3 0], LS_0x556c82c009c0_0_0, LS_0x556c82c009c0_0_4, LS_0x556c82c009c0_0_8;
L_0x556c82c00ab0 .part v0x556c82be7db0_0, 31, 1;
L_0x556c82c00c70 .part v0x556c82be7db0_0, 12, 8;
L_0x556c82c00d10 .part v0x556c82be7db0_0, 20, 1;
L_0x556c82c00b50 .part v0x556c82be7db0_0, 21, 10;
LS_0x556c82c00ee0_0_0 .concat [ 1 10 1 8], L_0x7f5d5b6d0138, L_0x556c82c00b50, L_0x556c82c00d10, L_0x556c82c00c70;
LS_0x556c82c00ee0_0_4 .concat [ 1 11 0 0], L_0x556c82c00ab0, L_0x556c82c009c0;
L_0x556c82c00ee0 .concat [ 20 12 0 0], LS_0x556c82c00ee0_0_0, LS_0x556c82c00ee0_0_4;
S_0x556c82b7f0c0 .scope function.vec4.s32, "decide_imm" "decide_imm" 6 40, 6 40 0, S_0x556c82b82740;
 .timescale 0 0;
; Variable decide_imm is vec4 return value of scope S_0x556c82b7f0c0
v0x556c82be4b10_0 .var "opcode_type", 2 0;
TD_tb_top.cpu_top.decode.decide_imm ;
    %load/vec4 v0x556c82be4b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decide_imm (store_vec4_to_lval)
    %jmp T_1.31;
T_1.24 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decide_imm (store_vec4_to_lval)
    %jmp T_1.31;
T_1.25 ;
    %load/vec4 v0x556c82be6790_0;
    %ret/vec4 0, 0, 32;  Assign to decide_imm (store_vec4_to_lval)
    %jmp T_1.31;
T_1.26 ;
    %load/vec4 v0x556c82be6950_0;
    %ret/vec4 0, 0, 32;  Assign to decide_imm (store_vec4_to_lval)
    %jmp T_1.31;
T_1.27 ;
    %load/vec4 v0x556c82be66b0_0;
    %ret/vec4 0, 0, 32;  Assign to decide_imm (store_vec4_to_lval)
    %jmp T_1.31;
T_1.28 ;
    %load/vec4 v0x556c82be6a30_0;
    %ret/vec4 0, 0, 32;  Assign to decide_imm (store_vec4_to_lval)
    %jmp T_1.31;
T_1.29 ;
    %load/vec4 v0x556c82be6870_0;
    %ret/vec4 0, 0, 32;  Assign to decide_imm (store_vec4_to_lval)
    %jmp T_1.31;
T_1.31 ;
    %pop/vec4 1;
    %end;
S_0x556c82b61150 .scope function.vec4.s6, "get_opcode_info" "get_opcode_info" 6 56, 6 56 0, S_0x556c82b82740;
 .timescale 0 0;
; Variable get_opcode_info is vec4 return value of scope S_0x556c82b61150
v0x556c82be4d40_0 .var "opcode", 6 0;
TD_tb_top.cpu_top.decode.get_opcode_info ;
    %load/vec4 v0x556c82be4d40_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %pushi/vec4 1, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.32 ;
    %pushi/vec4 12, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.33 ;
    %pushi/vec4 12, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.34 ;
    %pushi/vec4 8, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.35 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.36 ;
    %pushi/vec4 13, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.37 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.38 ;
    %pushi/vec4 3, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.39 ;
    %pushi/vec4 41, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.40 ;
    %pushi/vec4 18, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.41 ;
    %pushi/vec4 1, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.42 ;
    %pushi/vec4 1, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode_info (store_vec4_to_lval)
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %end;
S_0x556c82be7780 .scope module, "fetch" "fetch" 3 38, 7 1 0, S_0x556c82b80c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "pc";
    .port_info 2 /OUTPUT 32 "inst";
    .port_info 3 /OUTPUT 1 "is_jump";
v0x556c82be7f90_0 .net *"_ivl_1", 6 0, L_0x556c82bed980;  1 drivers
L_0x7f5d5b6d0018 .functor BUFT 1, C4<110xx11>, C4<0>, C4<0>, C4<0>;
v0x556c82be8070_0 .net *"_ivl_2", 6 0, L_0x7f5d5b6d0018;  1 drivers
v0x556c82be8150_0 .net "clk", 0 0, v0x556c82bed6a0_0;  alias, 1 drivers
v0x556c82be8270_0 .net "inst", 31 0, v0x556c82be7db0_0;  alias, 1 drivers
v0x556c82be8360_0 .net "is_jump", 0 0, L_0x556c82bedab0;  alias, 1 drivers
v0x556c82be8470_0 .net "pc", 7 0, v0x556c82becc20_0;  1 drivers
L_0x556c82bed980 .part v0x556c82be7db0_0, 0, 7;
L_0x556c82bedab0 .cmp/eq 7, L_0x556c82bed980, L_0x7f5d5b6d0018;
S_0x556c82be7910 .scope module, "instbram" "instbram" 7 8, 7 18 0, S_0x556c82be7780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /OUTPUT 32 "inst";
v0x556c82be7bc0_0 .net "addr", 7 0, v0x556c82becc20_0;  alias, 1 drivers
v0x556c82be7cc0_0 .net "clk", 0 0, v0x556c82bed6a0_0;  alias, 1 drivers
v0x556c82be7db0_0 .var "inst", 31 0;
v0x556c82be7eb0 .array "mem", 255 0, 31 0;
E_0x556c82b85260 .event posedge, v0x556c82b9b920_0;
S_0x556c82be8590 .scope module, "gen_next_pc" "gen_next_pc" 3 19, 8 1 0, S_0x556c82b80c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "is_jump";
    .port_info 2 /INPUT 8 "jump_addr";
    .port_info 3 /INPUT 8 "pc";
    .port_info 4 /OUTPUT 8 "pc_next";
v0x556c82be8e30_0 .net "is_jump", 0 0, L_0x556c82bedab0;  alias, 1 drivers
v0x556c82be8ef0_0 .net "jump_addr", 7 0, o0x7f5d5b71a698;  alias, 0 drivers
v0x556c82be8fb0_0 .net "pc", 7 0, v0x556c82becc20_0;  alias, 1 drivers
v0x556c82be90a0_0 .net "pc_next", 7 0, L_0x556c82bed800;  alias, 1 drivers
v0x556c82be9180_0 .net "rst", 0 0, v0x556c82bed740_0;  alias, 1 drivers
L_0x556c82bed800 .ufunc/vec4 TD_tb_top.cpu_top.gen_next_pc.func_next_pc, 8, v0x556c82bed740_0, L_0x556c82bedab0, o0x7f5d5b71a698, v0x556c82becc20_0 (v0x556c82be8d20_0, v0x556c82be8ac0_0, v0x556c82be8b80_0, v0x556c82be8c40_0) S_0x556c82be87c0;
S_0x556c82be87c0 .scope function.vec4.s8, "func_next_pc" "func_next_pc" 8 13, 8 13 0, S_0x556c82be8590;
 .timescale 0 0;
; Variable func_next_pc is vec4 return value of scope S_0x556c82be87c0
v0x556c82be8ac0_0 .var "is_jump", 0 0;
v0x556c82be8b80_0 .var "jump_addr", 7 0;
v0x556c82be8c40_0 .var "pc", 7 0;
v0x556c82be8d20_0 .var "rst", 0 0;
TD_tb_top.cpu_top.gen_next_pc.func_next_pc ;
    %load/vec4 v0x556c82be8d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.45, 8;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to func_next_pc (store_vec4_to_lval)
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x556c82be8ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.47, 8;
    %load/vec4 v0x556c82be8b80_0;
    %ret/vec4 0, 0, 8;  Assign to func_next_pc (store_vec4_to_lval)
    %jmp T_3.48;
T_3.47 ;
    %load/vec4 v0x556c82be8c40_0;
    %addi 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to func_next_pc (store_vec4_to_lval)
T_3.48 ;
T_3.46 ;
    %end;
S_0x556c82be9330 .scope module, "mem" "mem" 3 129, 9 1 0, S_0x556c82b80c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "is_store";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 3 "store_load_type";
    .port_info 5 /OUTPUT 32 "loaddata";
v0x556c82be9a90_0 .net "addr", 13 0, L_0x556c82c01bd0;  alias, 1 drivers
v0x556c82be9b90_0 .net "clk", 0 0, v0x556c82bed6a0_0;  alias, 1 drivers
v0x556c82be9c50_0 .net "is_store", 0 0, L_0x556c82bee190;  alias, 1 drivers
v0x556c82be9d20_0 .net "loaddata", 31 0, L_0x556c82c01d00;  alias, 1 drivers
v0x556c82be9dc0 .array "mem", 255 0, 31 0;
v0x556c82be9eb0_0 .net "store_load_type", 2 0, L_0x556c82bedd20;  alias, 1 drivers
v0x556c82be9f70_0 .net "wdata", 31 0, L_0x556c82b7dc70;  alias, 1 drivers
L_0x556c82c01d00 .ufunc/vec4 TD_tb_top.cpu_top.mem.get_loaddata, 32, L_0x556c82c01bd0, L_0x556c82bedd20 (v0x556c82be97f0_0, v0x556c82be99d0_0) S_0x556c82be95f0;
S_0x556c82be95f0 .scope function.vec4.s32, "get_loaddata" "get_loaddata" 9 15, 9 15 0, S_0x556c82be9330;
 .timescale 0 0;
v0x556c82be97f0_0 .var "addr", 13 0;
; Variable get_loaddata is vec4 return value of scope S_0x556c82be95f0
v0x556c82be99d0_0 .var "store_load_type", 2 0;
TD_tb_top.cpu_top.mem.get_loaddata ;
    %load/vec4 v0x556c82be99d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %ix/getv 4, v0x556c82be97f0_0;
    %load/vec4a v0x556c82be9dc0, 4;
    %ret/vec4 0, 0, 32;  Assign to get_loaddata (store_vec4_to_lval)
    %jmp T_4.53;
T_4.49 ;
    %ix/getv 4, v0x556c82be97f0_0;
    %load/vec4a v0x556c82be9dc0, 4;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x556c82be97f0_0;
    %load/vec4a v0x556c82be9dc0, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to get_loaddata (store_vec4_to_lval)
    %jmp T_4.53;
T_4.50 ;
    %ix/getv 4, v0x556c82be97f0_0;
    %load/vec4a v0x556c82be9dc0, 4;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x556c82be97f0_0;
    %load/vec4a v0x556c82be9dc0, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to get_loaddata (store_vec4_to_lval)
    %jmp T_4.53;
T_4.51 ;
    %ix/getv 4, v0x556c82be97f0_0;
    %load/vec4a v0x556c82be9dc0, 4;
    %ret/vec4 0, 0, 32;  Assign to get_loaddata (store_vec4_to_lval)
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %end;
S_0x556c82bea130 .scope module, "regfile" "regfile" 3 87, 10 1 0, S_0x556c82b80c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "rd_data";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
L_0x556c82b77460 .functor BUFZ 32, L_0x556c82c01250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556c82b7dc70 .functor BUFZ 32, L_0x556c82c01480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556c82bea440_0 .net *"_ivl_0", 31 0, L_0x556c82c01250;  1 drivers
v0x556c82bea540_0 .net *"_ivl_10", 6 0, L_0x556c82c01520;  1 drivers
L_0x7f5d5b6d01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556c82bea620_0 .net *"_ivl_13", 1 0, L_0x7f5d5b6d01c8;  1 drivers
v0x556c82bea710_0 .net *"_ivl_2", 6 0, L_0x556c82c012f0;  1 drivers
L_0x7f5d5b6d0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556c82bea7f0_0 .net *"_ivl_5", 1 0, L_0x7f5d5b6d0180;  1 drivers
v0x556c82bea920_0 .net *"_ivl_8", 31 0, L_0x556c82c01480;  1 drivers
v0x556c82beaa00_0 .net "clk", 0 0, v0x556c82bed6a0_0;  alias, 1 drivers
v0x556c82beaaa0_0 .net "rd", 4 0, L_0x556c82bedc80;  alias, 1 drivers
v0x556c82beab60_0 .net "rd_data", 31 0, L_0x556c82c01ea0;  alias, 1 drivers
v0x556c82beac20 .array "regs", 0 31, 31 0;
v0x556c82beace0_0 .net "rs1", 4 0, L_0x556c82beddc0;  alias, 1 drivers
v0x556c82beadd0_0 .net "rs1_data", 31 0, L_0x556c82b77460;  alias, 1 drivers
v0x556c82beae90_0 .net "rs2", 4 0, L_0x556c82bedf70;  alias, 1 drivers
v0x556c82beaf80_0 .net "rs2_data", 31 0, L_0x556c82b7dc70;  alias, 1 drivers
v0x556c82beb050_0 .net "rst", 0 0, v0x556c82bed740_0;  alias, 1 drivers
v0x556c82beb120_0 .net "we", 0 0, L_0x556c82c01da0;  alias, 1 drivers
L_0x556c82c01250 .array/port v0x556c82beac20, L_0x556c82c012f0;
L_0x556c82c012f0 .concat [ 5 2 0 0], L_0x556c82beddc0, L_0x7f5d5b6d0180;
L_0x556c82c01480 .array/port v0x556c82beac20, L_0x556c82c01520;
L_0x556c82c01520 .concat [ 5 2 0 0], L_0x556c82bedf70, L_0x7f5d5b6d01c8;
S_0x556c82beb2c0 .scope module, "writeback" "writeback" 3 143, 11 1 0, S_0x556c82b80c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_writeback";
    .port_info 1 /INPUT 1 "is_load";
    .port_info 2 /INPUT 32 "alu_out";
    .port_info 3 /INPUT 32 "loaddata";
    .port_info 4 /OUTPUT 1 "we";
    .port_info 5 /OUTPUT 32 "rd_data";
L_0x556c82c01da0 .functor BUFZ 1, L_0x556c82bee2d0, C4<0>, C4<0>, C4<0>;
v0x556c82beb4f0_0 .net "alu_out", 31 0, L_0x556c82c01af0;  alias, 1 drivers
v0x556c82beb600_0 .net "is_load", 0 0, L_0x556c82bee0f0;  alias, 1 drivers
v0x556c82beb6d0_0 .net "is_writeback", 0 0, L_0x556c82bee2d0;  alias, 1 drivers
v0x556c82beb7d0_0 .net "loaddata", 31 0, L_0x556c82c01d00;  alias, 1 drivers
v0x556c82beb8a0_0 .net "rd_data", 31 0, L_0x556c82c01ea0;  alias, 1 drivers
v0x556c82beb940_0 .net "we", 0 0, L_0x556c82c01da0;  alias, 1 drivers
L_0x556c82c01ea0 .functor MUXZ 32, L_0x556c82c01af0, L_0x556c82c01d00, L_0x556c82bee0f0, C4<>;
    .scope S_0x556c82be7910;
T_5 ;
    %vpi_call 7 25 "$readmemh", "instbram.mem", v0x556c82be7eb0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x556c82be7910;
T_6 ;
    %wait E_0x556c82b85260;
    %load/vec4 v0x556c82be7bc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x556c82be7eb0, 4;
    %assign/vec4 v0x556c82be7db0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556c82bea130;
T_7 ;
    %wait E_0x556c82b85260;
    %load/vec4 v0x556c82beb050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556c82beb120_0;
    %load/vec4 v0x556c82beaaa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x556c82beab60_0;
    %load/vec4 v0x556c82beaaa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82beac20, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556c82be9330;
T_8 ;
    %vpi_call 9 11 "$readmemh", "mem.hex", v0x556c82be9dc0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x556c82be9330;
T_9 ;
    %wait E_0x556c82b852a0;
    %load/vec4 v0x556c82be9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x556c82be9eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %load/vec4 v0x556c82be9f70_0;
    %ix/getv 3, v0x556c82be9a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82be9dc0, 0, 4;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x556c82be9f70_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/getv 3, v0x556c82be9a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82be9dc0, 0, 4;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x556c82be9f70_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/getv 3, v0x556c82be9a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82be9dc0, 0, 4;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x556c82be9f70_0;
    %ix/getv 3, v0x556c82be9a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82be9dc0, 0, 4;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556c82b82070;
T_10 ;
    %vpi_call 5 15 "$readmemh", "csr.mem", v0x556c82b9b9c0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x556c82b82070;
T_11 ;
    %wait E_0x556c82b852a0;
    %load/vec4 v0x556c82be3e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x556c82be3d80_0;
    %load/vec4 v0x556c82be3a90_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556c82b9b9c0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x556c82b80c00;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c82bec350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c82bec290_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x556c82b80c00;
T_13 ;
    %wait E_0x556c82b85260;
    %load/vec4 v0x556c82bed350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556c82becc20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x556c82beccc0_0;
    %assign/vec4 v0x556c82becc20_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x556c82b705f0;
T_14 ;
    %wait E_0x556c82b19d50;
    %delay 5, 0;
    %load/vec4 v0x556c82bed6a0_0;
    %inv;
    %store/vec4 v0x556c82bed6a0_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x556c82b705f0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556c82bed740_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c82bed740_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 21 "$display", "pc: %d", v0x556c82becc20_0 {0 0 0};
    %vpi_call 2 22 "$display", "inst: %b", v0x556c82bec1f0_0 {0 0 0};
    %delay 10, 0;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "cpu_top.v";
    "alu.v";
    "csr.v";
    "decode.v";
    "fetch.v";
    "gen_next_pc.v";
    "mem.v";
    "regfile.v";
    "writeback.v";
