<?xml version="1.0" encoding="UTF-8"?>
<module id="Dma" HW_revision="" XML_version="1" description="Direct Memory Access">

<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename: Hercules_DMA_spec_1.2.0.xml                    -->
<!-- Version: 1.0                                          -->

  <register id="GlbCtrl" acronym="GlbCtrl" offset="0x00" width="32" description="Global Control Register"></register>
  <register id="ChnPnd" acronym="ChnPnd" offset="0x04" width="32" description="Channel Pending Register"></register>
  <register id="Stat" acronym="Stat" offset="0x0C" width="32" description="Status Register"></register>
  <register id="HWChnEnaSet" acronym="HWChnEnaSet" offset="0x14" width="32" description="H/W Channel Enable Set and Status Register"></register>
  <register id="HWChnEnaRst" acronym="HWChnEnaRst" offset="0x1C" width="32" description="H/W Channel Enable Reset and Status Register"></register>
  <register id="SWChnEnaSet" acronym="SWChnEnaSet" offset="0x24" width="32" description="S/W Channel Enable Set and Status Register"></register>
  <register id="SWChnEnaRst" acronym="SWChnEnaRst" offset="0x2c" width="32" description="S/W Channel Enable Reset and Status Register"></register>
  <register id="ChnPrioSet" acronym="ChnPrioSet" offset="0x34" width="32" description="Channel Priority Set Register"></register>
  <register id="ChnPrioRst" acronym="ChnPrioRst" offset="0x3C" width="32" description="Channel Priority Reset"></register>
  <register id="GlbChnIntEnaSet" acronym="GlbChnIntEnaSet" offset="0x44" width="32" description="Global Channel Interrupt Enable Set"></register>
  <register id="GlbChnIntEnaRst" acronym="GlbChnIntEnaRst" offset="0x4C" width="32" description="Global Channel Interrupt Enable Reset"></register>
  <register id="ReqAssg0" acronym="ReqAssg0" offset="0x54" width="32" description="Request Assignment Register 0"></register>
  <register id="ReqAssg1" acronym="ReqAssg1" offset="0x58" width="32" description="Request Assignment Register 1"></register>
  <register id="ReqAssg2" acronym="ReqAssg2" offset="0x5C" width="32" description="Request Assignment Register 2"></register>
  <register id="ReqAssg3" acronym="ReqAssg3" offset="0x60" width="32" description="Request Assignment Register 3"></register>
  <register id="ReqAssg4" acronym="ReqAssg4" offset="0x64" width="32" description="Request Assignment Register 4"></register>
  <register id="ReqAssg5" acronym="ReqAssg5" offset="0x68" width="32" description="Request Assignment Register 5"></register>
  <register id="ReqAssg6" acronym="ReqAssg6" offset="0x6C" width="32" description="Request Assignment Register 6"></register>
  <register id="ReqAssg7" acronym="ReqAssg7" offset="0x70" width="32" description="Request Assignment Register 7"></register>
  <register id="PrtAssg0" acronym="PrtAssg0" offset="0x94" width="32" description="Port Assignment Register 0"></register>
  <register id="PrtAssg1" acronym="PrtAssg1" offset="0x98" width="32" description="Port Assignment Register 1"></register>
  <register id="PrtAssg2" acronym="PrtAssg2" offset="0x9C" width="32" description="Port Assignment Register 2"></register>
  <register id="PrtAssg3" acronym="PrtAssg3" offset="0xA0" width="32" description="Port Assignment Register 3"></register>
  <register id="FTCMap" acronym="FTCMap" offset="0xB4" width="32" description="FTC Interrupt Mapping Register"></register>
  <register id="LFSMap" acronym="LFSMap" offset="0xBC" width="32" description="LFS Interrupt Mapping Register"></register>
  <register id="HBCMap" acronym="HBCMap" offset="0xC4" width="32" description="HBC Interrupt Mapping Register"></register>
  <register id="BTCMap" acronym="BTCMap" offset="0xCC" width="32" description="BTC Interrupt Mapping Register"></register>
  <register id="BERMap" acronym="BERMap" offset="0xD4" width="32" description="BER Interrupt Mapping Register"></register>
  <register id="FTCIntEnaSet" acronym="FTCIntEnaSet" offset="0xDC" width="32" description="FTC Interrupt Enable Set"></register>
  <register id="FTCIntEnaRst" acronym="FTCIntEnaRst" offset="0xE4" width="32" description="FTC Interrupt Enable Reset"></register>
  <register id="LFSIntEnaSet" acronym="LFSIntEnaSet" offset="0xEC" width="32" description="LFS Interrupt Enable Set"></register>
  <register id="LFSIntEnaRst" acronym="LFSIntEnaRst" offset="0xF4" width="32" description="LFS Interrupt Enable Reset"></register>
  <register id="HBCIntEnaSet" acronym="HBCIntEnaSet" offset="0xFC" width="32" description="HBC Interrupt Enable Set"></register>
  <register id="HBCIntEnaRst" acronym="HBCIntEnaRst" offset="0x104" width="32" description="HBC Interrupt Enable Reset"></register>
  <register id="BTCIntEnaSet" acronym="BTCIntEnaSet" offset="0x10C" width="32" description="BTC Interrupt Enable Set"></register>
  <register id="BTCIntEnaRst" acronym="BTCIntEnaRst" offset="0x114" width="32" description="BTC Interrupt Enable Reset"></register>
  <register id="GlbIntFlg" acronym="GlbIntFlg" offset="0x11C" width="32" description="Global Interrupt Flg Register"></register>
  <register id="FTCIntFlg" acronym="FTCIntFlg" offset="0x124" width="32" description="FTC Interrupt Flag Register"></register>
  <register id="LFSIntFlg" acronym="LFSIntFlg" offset="0x12C" width="32" description="LFS Interrupt Flag Register"></register>
  <register id="HBCIntFlg" acronym="HBCIntFlg" offset="0x134" width="32" description="HBC Interrupt Flag Register"></register>
  <register id="BTCIntFlg" acronym="BTCIntFlg" offset="0x13C" width="32" description="BER Interrupt Flag Register"></register>
  <register id="BERIntFlg" acronym="BERIntFlg" offset="0x144" width="32" description="BER Interrupt Flag Register"></register>
  <register id="FTCAOffst" acronym="FTCAOffst" offset="0x14C" width="32" description="FTCA Interrupt Channel Offset Register"></register>
  <register id="LFSAOffst" acronym="LFSAOffst" offset="0x150" width="32" description="LFSA Interrupt Channel Offset Register"></register>
  <register id="HBCAOffst" acronym="HBCAOffst" offset="0x154" width="32" description="HBCA Interrupt Channel Offset Register"></register>
  <register id="BTCAOffst" acronym="BTCAOffst" offset="0x158" width="32" description="BTCA Interrupt Channel Offset Register"></register>
  <register id="BERAOffst" acronym="BERAOffst" offset="0x15C" width="32" description="BERA Interrupt Channel Offset Register"></register>
  <register id="FTCBOffst" acronym="FTCBOffst" offset="0x160" width="32" description="FTCB Interrupt Channel Offset Register"></register>
  <register id="LSFBOffst" acronym="LSFBOffst" offset="0x164" width="32" description="LFSB Interrupt Channel Offset Register"></register>
  <register id="HBCBOffst" acronym="HBCBOffst" offset="0x168" width="32" description="HBCB Interrupt Channel Offset Register"></register>
  <register id="BTCBOffst" acronym="BTCBOffst" offset="0x16C" width="32" description="BTCB Interrupt Channel Offset Register"></register>
  <register id="BERBOffst" acronym="BERBOffst" offset="0x170" width="32" description="BERB Interrupt Channel Offset Register"></register>
  <register id="PrtCtrl" acronym="PrtCtrl" offset="0x178" width="32" description="Port Control Register"></register>
  <register id="RamTstCtrl" acronym="RamTstCtrl" offset="0x17C" width="32" description="RAM TEST Control"></register>
  <register id="DbgCtrl" acronym="DbgCtrl" offset="0x180" width="32" description="Debug Control"></register>
  <register id="WpReg" acronym="WpReg" offset="0x184" width="32" description="Watchpoint Register"></register>
  <register id="WpMsk" acronym="WpMsk" offset="0x188" width="32" description="Watchpoint Mask Register"></register>
  <register id="PrtAChnSrcAddr" acronym="PrtAChnSrcAddr" offset="0x18C" width="32" description="Port A Active Channel Source Address Register"></register>
  <register id="PrtAChnDstAddr" acronym="PrtAChnDstAddr" offset="0x190" width="32" description="Port A Active Channel Destination Address Register"></register>
  <register id="PrtAChnTrCnt" acronym="PrtAChnTrCnt" offset="0x194" width="32" description="Port A Active Channel Transfer Count Register"></register>
  <register id="PrtBChnSrcAddr" acronym="PrtBChnSrcAddr" offset="0x198" width="32" description="Port B Active Channel Source Address Register"></register>
  <register id="PrtBChnDestAddr" acronym="PrtBChnDestAddr" offset="0x19C" width="32" description="Port B Active Channel Destination Address Register"></register>
  <register id="PrtBChnTrCnt" acronym="PrtBChnTrCnt" offset="0x1A0" width="32" description="Port B Active Channel Transfer Count Register"></register>
  <register id="ParCtrl" acronym="ParCtrl" offset="0x1A8" width="32" description="Parity Control Register"></register>
  <register id="ParErrAddr" acronym="ParErrAddr" offset="0x1AC" width="32" description="Parity Error Address Register"></register>
  <register id="MpCtrl" acronym="MpCtrl" offset="0x1B0" width="32" description="Memory Protection Control Register"></register>
  <register id="MpStat" acronym="MpStat" offset="0x1B4" width="32" description="Memory Protection Status Register"></register>
  <register id="Pr0Strt" acronym="Pr0Strt" offset="0x1B8" width="32" description="Start Address of region 0"></register>
  <register id="Pr0End" acronym="Pr0End" offset="0x1BC" width="32" description="End Address of region 0"></register>
  <register id="Pr1Strt" acronym="Pr1Strt" offset="0x1C0" width="32" description="Start Address of region 0"></register>
  <register id="Pr1End" acronym="Pr1End" offset="0x1C4" width="32" description="End Address of region 1"></register>
  <register id="Pr2Strt" acronym="PrStrt2" offset="0x1C8" width="32" description="Start Address of region 2"></register>
  <register id="Pr2End" acronym="Pr2End" offset="0x1CC" width="32" description="End Address of region 2"></register>
  <register id="Pr3Strt" acronym="Pr3Strt" offset="0x1D0" width="32" description="Start Address of region 3"></register>
  <register id="Pr3End" acronym="Pr3End" offset="0x1D4" width="32" description="End Address of region 3"></register>
</module>
