[13:11:14.594] <TB1>     INFO: *** Welcome to pxar ***
[13:11:14.594] <TB1>     INFO: *** Today: 2016/07/27
[13:11:14.601] <TB1>     INFO: *** Version: b2a7-dirty
[13:11:14.601] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C15.dat
[13:11:14.601] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:11:14.601] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//defaultMaskFile.dat
[13:11:14.602] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters_C15.dat
[13:11:14.679] <TB1>     INFO:         clk: 4
[13:11:14.679] <TB1>     INFO:         ctr: 4
[13:11:14.679] <TB1>     INFO:         sda: 19
[13:11:14.679] <TB1>     INFO:         tin: 9
[13:11:14.679] <TB1>     INFO:         level: 15
[13:11:14.679] <TB1>     INFO:         triggerdelay: 0
[13:11:14.679] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:11:14.679] <TB1>     INFO: Log level: DEBUG
[13:11:14.685] <TB1>     INFO: Found DTB DTB_WRECOM
[13:11:14.693] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:11:14.696] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:11:14.699] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:11:16.256] <TB1>     INFO: DUT info: 
[13:11:16.256] <TB1>     INFO: The DUT currently contains the following objects:
[13:11:16.256] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:11:16.256] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:11:16.256] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:11:16.256] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:11:16.256] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.256] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.257] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:11:16.258] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:16.259] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:16.263] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[13:11:16.263] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x138d8d0
[13:11:16.263] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1162770
[13:11:16.263] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0dc9d94010
[13:11:16.263] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f0dcffff510
[13:11:16.263] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7f0dc9d94010
[13:11:16.264] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 384.3mA
[13:11:16.265] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 473.5mA
[13:11:16.265] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:11:16.265] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:11:16.665] <TB1>     INFO: enter 'restricted' command line mode
[13:11:16.665] <TB1>     INFO: enter test to run
[13:11:16.665] <TB1>     INFO:   test: FPIXTest no parameter change
[13:11:16.665] <TB1>     INFO:   running: fpixtest
[13:11:16.666] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:11:16.669] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:11:16.669] <TB1>     INFO: ######################################################################
[13:11:16.669] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:11:16.669] <TB1>     INFO: ######################################################################
[13:11:16.672] <TB1>     INFO: ######################################################################
[13:11:16.672] <TB1>     INFO: PixTestPretest::doTest()
[13:11:16.672] <TB1>     INFO: ######################################################################
[13:11:16.675] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:16.675] <TB1>     INFO:    PixTestPretest::programROC() 
[13:11:16.675] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:34.692] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:11:34.692] <TB1>     INFO: IA differences per ROC:  19.3 18.5 19.3 17.7 18.5 17.7 18.5 19.3 19.3 18.5 18.5 20.1 20.1 18.5 21.7 19.3
[13:11:34.758] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:34.758] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:11:34.758] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:36.011] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:11:36.513] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:11:37.015] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:11:37.516] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:11:38.018] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:11:38.520] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:11:39.021] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:11:39.523] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:11:40.025] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:11:40.526] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:11:41.028] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:11:41.530] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:11:42.032] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:11:42.534] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:11:43.035] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:11:43.537] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:11:43.790] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 1.6 1.6 2.4 1.6 1.6 1.6 2.4 1.6 1.6 2.4 2.4 1.6 1.6 
[13:11:43.791] <TB1>     INFO: Test took 9036 ms.
[13:11:43.791] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:11:43.820] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:43.820] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:11:43.820] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:43.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.7812 mA
[13:11:44.023] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.0187 mA
[13:11:44.124] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[13:11:44.226] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.0187 mA
[13:11:44.327] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.4188 mA
[13:11:44.428] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 24.8188 mA
[13:11:44.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  84 Ia 24.0187 mA
[13:11:44.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.2188 mA
[13:11:44.730] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 24.8188 mA
[13:11:44.831] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  79 Ia 23.2188 mA
[13:11:44.932] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  84 Ia 24.8188 mA
[13:11:45.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  80 Ia 24.0187 mA
[13:11:45.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.2188 mA
[13:11:45.236] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  83 Ia 24.0187 mA
[13:11:45.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.2188 mA
[13:11:45.438] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  83 Ia 24.8188 mA
[13:11:45.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  79 Ia 23.2188 mA
[13:11:45.640] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  84 Ia 24.8188 mA
[13:11:45.741] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  80 Ia 24.0187 mA
[13:11:45.842] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.0187 mA
[13:11:45.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.0187 mA
[13:11:46.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.2188 mA
[13:11:46.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  83 Ia 24.8188 mA
[13:11:46.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  79 Ia 23.2188 mA
[13:11:46.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  84 Ia 24.8188 mA
[13:11:46.448] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  80 Ia 24.0187 mA
[13:11:46.552] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.2188 mA
[13:11:46.652] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  83 Ia 25.6188 mA
[13:11:46.753] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  74 Ia 22.4188 mA
[13:11:46.854] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  84 Ia 25.6188 mA
[13:11:46.954] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  75 Ia 22.4188 mA
[13:11:47.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 25.6188 mA
[13:11:47.155] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  76 Ia 23.2188 mA
[13:11:47.256] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  81 Ia 24.8188 mA
[13:11:47.357] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  77 Ia 23.2188 mA
[13:11:47.457] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  82 Ia 24.8188 mA
[13:11:47.558] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  78 Ia 23.2188 mA
[13:11:47.659] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  83 Ia 25.6188 mA
[13:11:47.760] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.6188 mA
[13:11:47.861] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  69 Ia 23.2188 mA
[13:11:47.962] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  74 Ia 24.8188 mA
[13:11:48.063] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  70 Ia 23.2188 mA
[13:11:48.164] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  75 Ia 24.8188 mA
[13:11:48.264] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  71 Ia 24.0187 mA
[13:11:48.365] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.8188 mA
[13:11:48.466] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  74 Ia 24.0187 mA
[13:11:48.568] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.2188 mA
[13:11:48.668] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  83 Ia 24.8188 mA
[13:11:48.770] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  79 Ia 23.2188 mA
[13:11:48.870] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  84 Ia 24.8188 mA
[13:11:48.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  80 Ia 24.0187 mA
[13:11:49.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 26.4187 mA
[13:11:49.173] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  65 Ia 23.2188 mA
[13:11:49.274] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  70 Ia 24.0187 mA
[13:11:49.375] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.0187 mA
[13:11:49.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[13:11:49.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:11:49.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:11:49.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[13:11:49.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:11:49.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  83
[13:11:49.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[13:11:49.404] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:11:49.404] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:11:49.404] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[13:11:49.404] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  83
[13:11:49.405] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  71
[13:11:49.405] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  74
[13:11:49.405] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[13:11:49.405] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  70
[13:11:49.405] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[13:11:51.233] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 392.3 mA = 24.5187 mA/ROC
[13:11:51.233] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  19.3  20.1  20.9  20.1  20.1  19.3  20.1  20.9  20.1  19.3  20.1  20.1  20.1
[13:11:51.264] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:51.264] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:11:51.264] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:51.401] <TB1>     INFO: Expecting 231680 events.
[13:11:58.018] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:11:58.398] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:11:58.524] <TB1>  WARNING: Channel 1 ROC 5: Readback start marker after 2 readouts!
[13:11:58.524] <TB1>  WARNING: Channel 1 ROC 5: Readback start marker after 14 readouts!
[13:11:58.636] <TB1>  WARNING: Channel 1 ROC 7: Readback start marker after 3 readouts!
[13:11:58.636] <TB1>  WARNING: Channel 1 ROC 7: Readback start marker after 13 readouts!
[13:11:59.674] <TB1>     INFO: 231680 events read in total (7555ms).
[13:11:59.815] <TB1>     INFO: Test took 8548ms.
[13:12:00.016] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 85 and Delta(CalDel) = 60
[13:12:00.021] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:12:00.025] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 60
[13:12:00.028] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:12:00.031] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 64
[13:12:00.035] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:12:00.038] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 80 and Delta(CalDel) = 60
[13:12:00.042] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 101 and Delta(CalDel) = 58
[13:12:00.045] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:12:00.049] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:12:00.052] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 111 and Delta(CalDel) = 60
[13:12:00.056] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 101 and Delta(CalDel) = 59
[13:12:00.060] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 59
[13:12:00.063] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:12:00.067] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 63
[13:12:00.070] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 59
[13:12:00.115] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:12:00.147] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:00.147] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:12:00.147] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:00.283] <TB1>     INFO: Expecting 231680 events.
[13:12:06.657] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 13 readouts!
[13:12:06.657] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 3 readouts!
[13:12:07.054] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:12:07.108] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[13:12:07.159] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:12:07.170] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[13:12:07.175] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:12:07.215] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:12:07.230] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:12:07.250] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:12:07.250] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:12:07.284] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[13:12:07.294] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[13:12:07.299] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:12:07.342] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:12:07.342] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[13:12:07.346] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:12:07.346] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:12:07.709] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[13:12:07.709] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:12:07.770] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:12:07.831] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:12:07.840] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:12:08.456] <TB1>     INFO: 231680 events read in total (7458ms).
[13:12:08.461] <TB1>     INFO: Test took 8310ms.
[13:12:08.485] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[13:12:08.801] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:12:08.805] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29.5
[13:12:08.809] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[13:12:08.812] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:12:08.816] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29
[13:12:08.825] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[13:12:08.829] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28
[13:12:08.833] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28
[13:12:08.836] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[13:12:08.840] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 30
[13:12:08.844] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29.5
[13:12:08.847] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29
[13:12:08.856] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[13:12:08.859] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:12:08.863] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:12:08.897] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:12:08.897] <TB1>     INFO: CalDel:      134   128   133   126   143   136   123   120   119   136   116   130   126   129   139   131
[13:12:08.897] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:12:08.920] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C0.dat
[13:12:08.920] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C1.dat
[13:12:08.921] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C2.dat
[13:12:08.921] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C3.dat
[13:12:08.921] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C4.dat
[13:12:08.921] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C5.dat
[13:12:08.921] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C6.dat
[13:12:08.921] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C7.dat
[13:12:08.921] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C8.dat
[13:12:08.921] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C9.dat
[13:12:08.922] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C10.dat
[13:12:08.922] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C11.dat
[13:12:08.922] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C12.dat
[13:12:08.922] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C13.dat
[13:12:08.922] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C14.dat
[13:12:08.922] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters_C15.dat
[13:12:08.922] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:12:08.922] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:12:08.922] <TB1>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[13:12:08.922] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:12:09.009] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:12:09.009] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:12:09.009] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:12:09.009] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:12:09.013] <TB1>     INFO: ######################################################################
[13:12:09.013] <TB1>     INFO: PixTestTiming::doTest()
[13:12:09.013] <TB1>     INFO: ######################################################################
[13:12:09.013] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:09.013] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:12:09.013] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:09.013] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:12:10.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:12:13.182] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:12:15.456] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:12:17.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:12:19.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:12:22.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:12:24.552] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:12:26.823] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:12:28.342] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:12:30.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:12:32.888] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:12:35.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:12:37.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:12:39.725] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:12:41.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:12:44.275] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:12:45.795] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:12:47.314] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:12:48.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:12:50.359] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:12:51.879] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:12:53.400] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:12:54.919] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:12:56.439] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:13:09.109] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:13:21.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:13:33.746] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:13:45.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:13:57.441] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:14:09.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:14:21.106] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:14:33.417] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:14:44.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:14:56.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:15:08.713] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:15:21.103] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:15:33.486] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:15:45.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:15:57.478] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:16:09.864] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:16:12.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:16:13.658] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:16:15.180] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:16:16.700] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:16:18.219] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:16:20.492] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:16:22.011] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:16:23.531] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:16:25.803] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:16:28.078] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:16:30.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:16:32.624] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:16:34.897] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:16:37.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:16:39.445] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:16:41.717] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:16:43.990] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:16:46.263] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:16:48.536] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:16:50.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:16:53.082] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:16:55.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:16:57.628] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:16:59.903] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:17:02.176] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:17:04.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:17:06.723] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:17:08.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:17:11.269] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:17:13.543] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:17:15.816] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:17:18.089] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:17:20.363] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:17:22.636] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:17:24.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:17:27.183] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:17:29.456] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:17:31.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:17:33.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:17:36.275] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:17:40.991] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:17:42.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:17:44.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:17:45.551] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:17:47.070] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:17:48.591] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:17:50.110] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:17:51.630] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:17:53.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:17:54.671] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:17:56.191] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:17:57.713] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:17:59.233] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:18:00.753] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:18:02.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:18:03.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:18:05.314] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:18:06.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:18:08.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:18:09.875] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:18:11.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:18:12.923] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:18:14.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:18:15.965] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:18:18.237] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:18:20.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:18:22.784] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:18:24.303] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:18:25.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:18:28.099] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:18:30.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:18:32.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:18:34.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:18:37.190] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:18:39.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:18:41.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:18:44.008] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:18:46.281] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:18:48.553] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:18:50.827] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:18:53.100] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:18:55.376] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:18:57.649] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:18:59.922] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:19:02.195] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:19:04.468] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:19:06.740] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:19:09.399] <TB1>     INFO: TBM Phase Settings: 240
[13:19:09.399] <TB1>     INFO: 400MHz Phase: 4
[13:19:09.399] <TB1>     INFO: 160MHz Phase: 7
[13:19:09.399] <TB1>     INFO: Functional Phase Area: 4
[13:19:09.404] <TB1>     INFO: Test took 420391 ms.
[13:19:09.404] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:19:09.404] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:09.404] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:19:09.404] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:09.404] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:19:10.546] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:19:14.322] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:19:18.098] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:19:21.873] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:19:25.648] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:19:29.424] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:19:33.202] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:19:36.980] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:19:38.500] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:19:40.020] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:19:41.540] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:19:43.061] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:19:44.580] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:19:46.100] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:19:47.619] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:19:49.139] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:19:50.659] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:19:52.179] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:19:54.451] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:19:56.725] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:19:58.999] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:20:01.271] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:20:02.791] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:20:04.312] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:20:05.831] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:20:07.352] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:20:09.626] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:20:11.899] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:20:14.173] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:20:16.446] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:20:18.719] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:20:20.239] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:20:21.759] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:20:23.279] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:20:25.552] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:20:27.825] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:20:30.099] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:20:32.372] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:20:34.645] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:20:36.165] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:20:37.685] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:20:39.205] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:20:41.479] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:20:43.752] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:20:46.030] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:20:48.302] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:20:50.580] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:20:52.099] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:20:53.619] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:20:55.142] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:20:57.415] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:20:59.688] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:21:01.961] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:21:04.234] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:21:06.507] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:21:08.027] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:21:09.547] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:21:11.067] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:21:12.588] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:21:14.107] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:21:15.627] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:21:17.147] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:21:18.666] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:21:20.569] <TB1>     INFO: ROC Delay Settings: 227
[13:21:20.569] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:21:20.569] <TB1>     INFO: ROC Port 0 Delay: 3
[13:21:20.569] <TB1>     INFO: ROC Port 1 Delay: 4
[13:21:20.569] <TB1>     INFO: Functional ROC Area: 4
[13:21:20.572] <TB1>     INFO: Test took 131168 ms.
[13:21:20.572] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:21:20.572] <TB1>     INFO:    ----------------------------------------------------------------------
[13:21:20.572] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:21:20.572] <TB1>     INFO:    ----------------------------------------------------------------------
[13:21:21.713] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4388 4388 4388 4389 4388 4388 4388 4388 e062 c000 a101 8040 4388 4388 4388 4388 4388 4388 4388 4388 e062 c000 
[13:21:21.713] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4388 4388 4388 4389 4388 4388 4388 4388 e022 c000 a102 80b1 4388 4389 4388 4388 4388 4388 4388 4389 e022 c000 
[13:21:21.713] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a103 80c0 4388 4389 4388 4388 4388 4388 4388 4389 e022 c000 
[13:21:21.713] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:21:35.959] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:35.959] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:21:50.158] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:50.158] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:22:04.331] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:04.331] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:22:18.533] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:18.534] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:22:32.742] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:32.742] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:22:46.891] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:46.891] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:23:01.057] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:01.057] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:23:15.355] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:15.355] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:23:29.599] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:29.599] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:23:43.833] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:44.217] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:44.230] <TB1>     INFO: Decoding statistics:
[13:23:44.230] <TB1>     INFO:   General information:
[13:23:44.230] <TB1>     INFO: 	 16bit words read:         240000000
[13:23:44.230] <TB1>     INFO: 	 valid events total:       20000000
[13:23:44.230] <TB1>     INFO: 	 empty events:             20000000
[13:23:44.230] <TB1>     INFO: 	 valid events with pixels: 0
[13:23:44.230] <TB1>     INFO: 	 valid pixel hits:         0
[13:23:44.230] <TB1>     INFO:   Event errors: 	           0
[13:23:44.230] <TB1>     INFO: 	 start marker:             0
[13:23:44.230] <TB1>     INFO: 	 stop marker:              0
[13:23:44.230] <TB1>     INFO: 	 overflow:                 0
[13:23:44.230] <TB1>     INFO: 	 invalid 5bit words:       0
[13:23:44.230] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:23:44.230] <TB1>     INFO:   TBM errors: 		           0
[13:23:44.230] <TB1>     INFO: 	 flawed TBM headers:       0
[13:23:44.230] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:23:44.230] <TB1>     INFO: 	 event ID mismatches:      0
[13:23:44.230] <TB1>     INFO:   ROC errors: 		           0
[13:23:44.230] <TB1>     INFO: 	 missing ROC header(s):    0
[13:23:44.230] <TB1>     INFO: 	 misplaced readback start: 0
[13:23:44.230] <TB1>     INFO:   Pixel decoding errors:	   0
[13:23:44.230] <TB1>     INFO: 	 pixel data incomplete:    0
[13:23:44.230] <TB1>     INFO: 	 pixel address:            0
[13:23:44.230] <TB1>     INFO: 	 pulse height fill bit:    0
[13:23:44.230] <TB1>     INFO: 	 buffer corruption:        0
[13:23:44.230] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:44.230] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:23:44.230] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:44.230] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:44.230] <TB1>     INFO:    Read back bit status: 1
[13:23:44.230] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:44.230] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:44.230] <TB1>     INFO:    Timings are good!
[13:23:44.230] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:44.230] <TB1>     INFO: Test took 143658 ms.
[13:23:44.230] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:23:44.230] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:23:44.231] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:23:44.231] <TB1>     INFO: PixTestTiming::doTest took 695222 ms.
[13:23:44.231] <TB1>     INFO: PixTestTiming::doTest() done
[13:23:44.231] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:23:44.231] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:23:44.231] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:23:44.231] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:23:44.231] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:23:44.232] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:23:44.232] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:23:44.583] <TB1>     INFO: ######################################################################
[13:23:44.584] <TB1>     INFO: PixTestAlive::doTest()
[13:23:44.584] <TB1>     INFO: ######################################################################
[13:23:44.588] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:44.588] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:23:44.588] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:44.589] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:23:44.939] <TB1>     INFO: Expecting 41600 events.
[13:23:49.021] <TB1>     INFO: 41600 events read in total (3367ms).
[13:23:49.022] <TB1>     INFO: Test took 4432ms.
[13:23:49.030] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:49.030] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:23:49.030] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:23:49.411] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:23:49.411] <TB1>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    2    0    1    0    0    0    1
[13:23:49.411] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    2    0    1    0    0    0    1
[13:23:49.414] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:49.414] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:23:49.414] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:49.415] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:23:49.759] <TB1>     INFO: Expecting 41600 events.
[13:23:52.738] <TB1>     INFO: 41600 events read in total (2264ms).
[13:23:52.739] <TB1>     INFO: Test took 3324ms.
[13:23:52.739] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:52.739] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:23:52.739] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:23:52.739] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:23:53.145] <TB1>     INFO: PixTestAlive::maskTest() done
[13:23:53.146] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:23:53.151] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:53.151] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:23:53.151] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:53.152] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:23:53.495] <TB1>     INFO: Expecting 41600 events.
[13:23:57.615] <TB1>     INFO: 41600 events read in total (3405ms).
[13:23:57.615] <TB1>     INFO: Test took 4463ms.
[13:23:57.623] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:57.623] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:23:57.623] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:23:57.995] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:23:57.995] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:23:57.995] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:23:57.995] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:23:57.004] <TB1>     INFO: ######################################################################
[13:23:57.004] <TB1>     INFO: PixTestTrim::doTest()
[13:23:57.004] <TB1>     INFO: ######################################################################
[13:23:58.007] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:58.007] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:23:58.007] <TB1>     INFO:    ----------------------------------------------------------------------
[13:23:58.086] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:23:58.086] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:23:58.098] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:23:58.098] <TB1>     INFO:     run 1 of 1
[13:23:58.099] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:58.441] <TB1>     INFO: Expecting 5025280 events.
[13:24:43.006] <TB1>     INFO: 1377968 events read in total (43850ms).
[13:25:26.579] <TB1>     INFO: 2739568 events read in total (87423ms).
[13:26:08.252] <TB1>     INFO: 4109672 events read in total (129097ms).
[13:26:37.450] <TB1>     INFO: 5025280 events read in total (158294ms).
[13:26:37.489] <TB1>     INFO: Test took 159390ms.
[13:26:37.550] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:37.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:39.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:40.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:41.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:43.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:44.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:45.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:47.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:48.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:50.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:51.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:52.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:54.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:55.647] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:56.964] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:58.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:59.786] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238624768
[13:26:59.790] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6363 minThrLimit = 87.6163 minThrNLimit = 112.088 -> result = 87.6363 -> 87
[13:26:59.790] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3316 minThrLimit = 90.3261 minThrNLimit = 113.859 -> result = 90.3316 -> 90
[13:26:59.791] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5266 minThrLimit = 89.4742 minThrNLimit = 112.119 -> result = 89.5266 -> 89
[13:26:59.791] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4173 minThrLimit = 87.3656 minThrNLimit = 110.868 -> result = 87.4173 -> 87
[13:26:59.792] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1618 minThrLimit = 93.1431 minThrNLimit = 117.223 -> result = 93.1618 -> 93
[13:26:59.792] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5487 minThrLimit = 88.5469 minThrNLimit = 112.196 -> result = 88.5487 -> 88
[13:26:59.793] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8492 minThrLimit = 87.8266 minThrNLimit = 113.162 -> result = 87.8492 -> 87
[13:26:59.793] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6913 minThrLimit = 93.6872 minThrNLimit = 122.154 -> result = 93.6913 -> 93
[13:26:59.794] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3703 minThrLimit = 93.3672 minThrNLimit = 119.695 -> result = 93.3703 -> 93
[13:26:59.794] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0394 minThrLimit = 95.0361 minThrNLimit = 121.082 -> result = 95.0394 -> 95
[13:26:59.794] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.159 minThrLimit = 99.1564 minThrNLimit = 129.308 -> result = 99.159 -> 99
[13:26:59.795] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8862 minThrLimit = 98.8847 minThrNLimit = 125.686 -> result = 98.8862 -> 98
[13:26:59.795] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.95 minThrLimit = 80.9437 minThrNLimit = 105.513 -> result = 80.95 -> 80
[13:26:59.796] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9666 minThrLimit = 85.9392 minThrNLimit = 109.03 -> result = 85.9666 -> 85
[13:26:59.796] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.887 minThrLimit = 100.869 minThrNLimit = 129.306 -> result = 100.887 -> 100
[13:26:59.797] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8782 minThrLimit = 95.8775 minThrNLimit = 122.877 -> result = 95.8782 -> 95
[13:26:59.797] <TB1>     INFO: ROC 0 VthrComp = 87
[13:26:59.797] <TB1>     INFO: ROC 1 VthrComp = 90
[13:26:59.797] <TB1>     INFO: ROC 2 VthrComp = 89
[13:26:59.797] <TB1>     INFO: ROC 3 VthrComp = 87
[13:26:59.797] <TB1>     INFO: ROC 4 VthrComp = 93
[13:26:59.797] <TB1>     INFO: ROC 5 VthrComp = 88
[13:26:59.798] <TB1>     INFO: ROC 6 VthrComp = 87
[13:26:59.798] <TB1>     INFO: ROC 7 VthrComp = 93
[13:26:59.798] <TB1>     INFO: ROC 8 VthrComp = 93
[13:26:59.798] <TB1>     INFO: ROC 9 VthrComp = 95
[13:26:59.798] <TB1>     INFO: ROC 10 VthrComp = 99
[13:26:59.799] <TB1>     INFO: ROC 11 VthrComp = 98
[13:26:59.799] <TB1>     INFO: ROC 12 VthrComp = 80
[13:26:59.799] <TB1>     INFO: ROC 13 VthrComp = 85
[13:26:59.799] <TB1>     INFO: ROC 14 VthrComp = 100
[13:26:59.799] <TB1>     INFO: ROC 15 VthrComp = 95
[13:26:59.799] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:26:59.799] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:26:59.812] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:59.812] <TB1>     INFO:     run 1 of 1
[13:26:59.812] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:00.155] <TB1>     INFO: Expecting 5025280 events.
[13:27:36.347] <TB1>     INFO: 883776 events read in total (35478ms).
[13:28:11.929] <TB1>     INFO: 1765800 events read in total (71060ms).
[13:28:47.410] <TB1>     INFO: 2647600 events read in total (106542ms).
[13:29:22.804] <TB1>     INFO: 3520616 events read in total (141935ms).
[13:29:56.120] <TB1>     INFO: 4388632 events read in total (175251ms).
[13:30:22.170] <TB1>     INFO: 5025280 events read in total (201301ms).
[13:30:22.241] <TB1>     INFO: Test took 202429ms.
[13:30:22.422] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:22.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:24.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:25.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:27.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:29.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:30.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:32.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:33.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:35.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:36.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:38.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:39.975] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:41.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:43.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:44.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:46.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:47.823] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314011648
[13:30:47.827] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.8229 for pixel 0/44 mean/min/max = 43.9368/31.9872/55.8863
[13:30:47.828] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.5219 for pixel 7/2 mean/min/max = 45.5142/33.2544/57.7741
[13:30:47.828] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.0871 for pixel 0/48 mean/min/max = 45.7319/34.1423/57.3214
[13:30:47.828] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.2438 for pixel 16/10 mean/min/max = 43.8112/32.2825/55.3398
[13:30:47.829] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.3008 for pixel 51/21 mean/min/max = 44.7158/32.9138/56.5178
[13:30:47.829] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3441 for pixel 29/8 mean/min/max = 45.0012/34.4735/55.529
[13:30:47.829] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.4015 for pixel 32/79 mean/min/max = 43.907/32.914/54.8999
[13:30:47.830] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.8574 for pixel 5/9 mean/min/max = 44.3358/33.2845/55.3871
[13:30:47.830] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.804 for pixel 10/1 mean/min/max = 44.9789/33.1404/56.8175
[13:30:47.830] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.2766 for pixel 20/1 mean/min/max = 43.8362/32.3181/55.3544
[13:30:47.831] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.7823 for pixel 0/9 mean/min/max = 44.1256/31.3833/56.8679
[13:30:47.831] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.2345 for pixel 4/6 mean/min/max = 44.466/32.384/56.548
[13:30:47.831] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.0196 for pixel 48/10 mean/min/max = 44.409/33.7082/55.1097
[13:30:47.832] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.0186 for pixel 18/5 mean/min/max = 44.6929/33.2633/56.1224
[13:30:47.832] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.4359 for pixel 23/23 mean/min/max = 44.6166/32.7458/56.4874
[13:30:47.832] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.842 for pixel 27/0 mean/min/max = 44.9856/31.0943/58.8769
[13:30:47.833] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:30:47.965] <TB1>     INFO: Expecting 411648 events.
[13:30:55.637] <TB1>     INFO: 411648 events read in total (6953ms).
[13:30:55.642] <TB1>     INFO: Expecting 411648 events.
[13:31:03.329] <TB1>     INFO: 411648 events read in total (7012ms).
[13:31:03.337] <TB1>     INFO: Expecting 411648 events.
[13:31:10.972] <TB1>     INFO: 411648 events read in total (6974ms).
[13:31:10.982] <TB1>     INFO: Expecting 411648 events.
[13:31:18.675] <TB1>     INFO: 411648 events read in total (7026ms).
[13:31:18.688] <TB1>     INFO: Expecting 411648 events.
[13:31:26.343] <TB1>     INFO: 411648 events read in total (6998ms).
[13:31:26.358] <TB1>     INFO: Expecting 411648 events.
[13:31:34.052] <TB1>     INFO: 411648 events read in total (7033ms).
[13:31:34.069] <TB1>     INFO: Expecting 411648 events.
[13:31:41.696] <TB1>     INFO: 411648 events read in total (6974ms).
[13:31:41.716] <TB1>     INFO: Expecting 411648 events.
[13:31:49.343] <TB1>     INFO: 411648 events read in total (6976ms).
[13:31:49.365] <TB1>     INFO: Expecting 411648 events.
[13:31:57.079] <TB1>     INFO: 411648 events read in total (7063ms).
[13:31:57.105] <TB1>     INFO: Expecting 411648 events.
[13:32:04.784] <TB1>     INFO: 411648 events read in total (7037ms).
[13:32:04.813] <TB1>     INFO: Expecting 411648 events.
[13:32:12.508] <TB1>     INFO: 411648 events read in total (7055ms).
[13:32:12.539] <TB1>     INFO: Expecting 411648 events.
[13:32:20.212] <TB1>     INFO: 411648 events read in total (7037ms).
[13:32:20.245] <TB1>     INFO: Expecting 411648 events.
[13:32:27.894] <TB1>     INFO: 411648 events read in total (7011ms).
[13:32:27.929] <TB1>     INFO: Expecting 411648 events.
[13:32:35.588] <TB1>     INFO: 411648 events read in total (7026ms).
[13:32:35.626] <TB1>     INFO: Expecting 411648 events.
[13:32:43.352] <TB1>     INFO: 411648 events read in total (7094ms).
[13:32:43.393] <TB1>     INFO: Expecting 411648 events.
[13:32:51.034] <TB1>     INFO: 411648 events read in total (7015ms).
[13:32:51.078] <TB1>     INFO: Test took 123245ms.
[13:32:51.568] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7295 < 35 for itrim+1 = 86; old thr = 34.5477 ... break
[13:32:51.610] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0393 < 35 for itrim = 110; old thr = 34.5525 ... break
[13:32:51.640] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1419 < 35 for itrim+1 = 92; old thr = 34.6907 ... break
[13:32:51.683] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0583 < 35 for itrim = 99; old thr = 34.1856 ... break
[13:32:51.719] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1203 < 35 for itrim = 96; old thr = 34.6509 ... break
[13:32:51.758] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3847 < 35 for itrim = 94; old thr = 34.3656 ... break
[13:32:51.794] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1475 < 35 for itrim = 93; old thr = 34.1641 ... break
[13:32:51.831] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.05 < 35 for itrim = 91; old thr = 34.6075 ... break
[13:32:51.875] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.427 < 35 for itrim+1 = 112; old thr = 34.8252 ... break
[13:32:51.922] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2582 < 35 for itrim = 108; old thr = 34.3802 ... break
[13:32:51.964] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8851 < 35 for itrim+1 = 109; old thr = 34.8458 ... break
[13:32:51.000] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8297 < 35 for itrim = 101; old thr = 33.5943 ... break
[13:32:52.041] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4171 < 35 for itrim = 98; old thr = 33.4695 ... break
[13:32:52.081] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7046 < 35 for itrim+1 = 100; old thr = 34.4578 ... break
[13:32:52.129] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.088 < 35 for itrim = 114; old thr = 33.4173 ... break
[13:32:52.155] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5821 < 35 for itrim+1 = 86; old thr = 34.6621 ... break
[13:32:52.231] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:32:52.241] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:52.241] <TB1>     INFO:     run 1 of 1
[13:32:52.241] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:52.585] <TB1>     INFO: Expecting 5025280 events.
[13:33:28.465] <TB1>     INFO: 870824 events read in total (35165ms).
[13:34:03.720] <TB1>     INFO: 1740032 events read in total (70420ms).
[13:34:38.968] <TB1>     INFO: 2608672 events read in total (105668ms).
[13:35:14.123] <TB1>     INFO: 3467480 events read in total (140823ms).
[13:35:47.444] <TB1>     INFO: 4321616 events read in total (174145ms).
[13:36:16.613] <TB1>     INFO: 5025280 events read in total (203313ms).
[13:36:16.689] <TB1>     INFO: Test took 204449ms.
[13:36:16.876] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:17.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:18.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:36:20.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:36:21.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:23.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:24.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:26.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:27.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:29.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:31.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:32.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:34.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:35.606] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:37.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:38.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:40.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:41.738] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277938176
[13:36:41.740] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.951905 .. 127.139800
[13:36:41.815] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 137 (-1/-1) hits flags = 528 (plus default)
[13:36:41.825] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:41.825] <TB1>     INFO:     run 1 of 1
[13:36:41.825] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:42.169] <TB1>     INFO: Expecting 4592640 events.
[13:37:17.195] <TB1>     INFO: 896056 events read in total (34311ms).
[13:37:52.004] <TB1>     INFO: 1792040 events read in total (70120ms).
[13:38:28.394] <TB1>     INFO: 2687624 events read in total (105510ms).
[13:39:04.438] <TB1>     INFO: 3578920 events read in total (141554ms).
[13:39:39.243] <TB1>     INFO: 4467096 events read in total (176359ms).
[13:39:44.336] <TB1>     INFO: 4592640 events read in total (181452ms).
[13:39:44.403] <TB1>     INFO: Test took 182579ms.
[13:39:44.568] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:44.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:46.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:47.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:49.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:50.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:52.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:53.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:55.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:56.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:58.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:59.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:01.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:02.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:04.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:05.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:07.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:08.899] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293187584
[13:40:08.981] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.436966 .. 104.358858
[13:40:09.057] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 114 (-1/-1) hits flags = 528 (plus default)
[13:40:09.067] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:09.067] <TB1>     INFO:     run 1 of 1
[13:40:09.067] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:09.411] <TB1>     INFO: Expecting 3627520 events.
[13:40:44.860] <TB1>     INFO: 901336 events read in total (34734ms).
[13:41:20.931] <TB1>     INFO: 1802944 events read in total (70805ms).
[13:41:55.298] <TB1>     INFO: 2703920 events read in total (105172ms).
[13:42:31.360] <TB1>     INFO: 3603880 events read in total (141234ms).
[13:42:32.727] <TB1>     INFO: 3627520 events read in total (142601ms).
[13:42:32.772] <TB1>     INFO: Test took 143705ms.
[13:42:32.891] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:33.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:34.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:35.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:37.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:38.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:40.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:41.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:42.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:44.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:45.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:47.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:48.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:49.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:51.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:52.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:54.083] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:55.491] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243376128
[13:42:55.574] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.635476 .. 91.212485
[13:42:55.650] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 101 (-1/-1) hits flags = 528 (plus default)
[13:42:55.660] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:55.661] <TB1>     INFO:     run 1 of 1
[13:42:55.661] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:55.003] <TB1>     INFO: Expecting 3095040 events.
[13:43:32.637] <TB1>     INFO: 911024 events read in total (35919ms).
[13:44:08.711] <TB1>     INFO: 1821960 events read in total (71993ms).
[13:44:44.927] <TB1>     INFO: 2731936 events read in total (108209ms).
[13:44:58.794] <TB1>     INFO: 3095040 events read in total (122076ms).
[13:44:58.845] <TB1>     INFO: Test took 123184ms.
[13:44:58.954] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:59.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:00.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:01.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:03.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:04.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:05.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:07.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:08.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:09.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:11.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:12.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:13.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:15.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:16.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:17.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:19.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:20.371] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251457536
[13:45:20.454] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.990851 .. 60.065086
[13:45:20.528] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:45:20.538] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:20.538] <TB1>     INFO:     run 1 of 1
[13:45:20.538] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:20.881] <TB1>     INFO: Expecting 1996800 events.
[13:45:59.271] <TB1>     INFO: 998224 events read in total (37675ms).
[13:46:37.193] <TB1>     INFO: 1996776 events read in total (75597ms).
[13:46:37.608] <TB1>     INFO: 1996800 events read in total (76012ms).
[13:46:37.629] <TB1>     INFO: Test took 77091ms.
[13:46:37.686] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:37.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:38.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:40.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:41.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:42.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:43.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:44.431] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:45.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:46.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:47.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:48.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:49.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:51.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:52.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:53.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:54.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:55.450] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265322496
[13:46:55.534] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:46:55.534] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:46:55.544] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:55.544] <TB1>     INFO:     run 1 of 1
[13:46:55.544] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:55.887] <TB1>     INFO: Expecting 1364480 events.
[13:47:36.030] <TB1>     INFO: 1074800 events read in total (39428ms).
[13:47:46.750] <TB1>     INFO: 1364480 events read in total (50148ms).
[13:47:46.763] <TB1>     INFO: Test took 51220ms.
[13:47:46.798] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:46.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:47.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:48.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:49.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:50.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:51.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:52.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:53.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:54.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:55.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:56.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:57.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:58.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:59.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:00.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:01.458] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:02.434] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325607424
[13:48:02.477] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C0.dat
[13:48:02.477] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C1.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C2.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C3.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C4.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C5.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C6.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C7.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C8.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C9.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C10.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C11.dat
[13:48:02.478] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C12.dat
[13:48:02.479] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C13.dat
[13:48:02.479] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C14.dat
[13:48:02.479] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C15.dat
[13:48:02.479] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C0.dat
[13:48:02.486] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C1.dat
[13:48:02.493] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C2.dat
[13:48:02.500] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C3.dat
[13:48:02.507] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C4.dat
[13:48:02.514] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C5.dat
[13:48:02.521] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C6.dat
[13:48:02.528] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C7.dat
[13:48:02.535] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C8.dat
[13:48:02.542] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C9.dat
[13:48:02.549] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C10.dat
[13:48:02.556] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C11.dat
[13:48:02.563] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C12.dat
[13:48:02.570] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C13.dat
[13:48:02.577] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C14.dat
[13:48:02.584] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//trimParameters35_C15.dat
[13:48:02.590] <TB1>     INFO: PixTestTrim::trimTest() done
[13:48:02.590] <TB1>     INFO: vtrim:      86 110  92  99  96  94  93  91 112 108 109 101  98 100 114  86 
[13:48:02.590] <TB1>     INFO: vthrcomp:   87  90  89  87  93  88  87  93  93  95  99  98  80  85 100  95 
[13:48:02.590] <TB1>     INFO: vcal mean:  34.92  34.96  34.94  34.89  34.95  34.96  34.95  34.94  34.92  34.97  34.96  34.93  34.96  34.90  34.92  35.00 
[13:48:02.591] <TB1>     INFO: vcal RMS:    0.95   0.83   0.77   0.83   0.79   0.80   0.77   0.93   0.81   1.14   0.79   0.97   0.75   0.82   0.81   0.86 
[13:48:02.591] <TB1>     INFO: bits mean:   9.51   9.34   8.59  10.36   9.13   9.30   9.62   9.72   9.76  10.30   9.46   9.83   9.77   9.75  10.02   8.77 
[13:48:02.591] <TB1>     INFO: bits RMS:    2.75   2.61   2.80   2.38   2.83   2.52   2.65   2.53   2.50   2.46   2.93   2.60   2.45   2.53   2.46   3.02 
[13:48:02.607] <TB1>     INFO:    ----------------------------------------------------------------------
[13:48:02.607] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:48:02.607] <TB1>     INFO:    ----------------------------------------------------------------------
[13:48:02.609] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:48:02.609] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:48:02.620] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:48:02.620] <TB1>     INFO:     run 1 of 1
[13:48:02.620] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:02.965] <TB1>     INFO: Expecting 4160000 events.
[13:48:49.358] <TB1>     INFO: 1112710 events read in total (45678ms).
[13:49:35.038] <TB1>     INFO: 2217190 events read in total (91358ms).
[13:50:20.473] <TB1>     INFO: 3307975 events read in total (136794ms).
[13:50:54.194] <TB1>     INFO: 4160000 events read in total (170514ms).
[13:50:54.262] <TB1>     INFO: Test took 171642ms.
[13:50:54.402] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:54.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:56.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:58.431] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:00.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:02.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:04.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:05.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:07.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:09.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:11.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:13.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:15.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:16.000] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:18.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:20.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:22.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:24.510] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256466944
[13:51:24.511] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:51:24.584] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:51:24.585] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 182 (-1/-1) hits flags = 528 (plus default)
[13:51:24.595] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:51:24.595] <TB1>     INFO:     run 1 of 1
[13:51:24.595] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:24.938] <TB1>     INFO: Expecting 3806400 events.
[13:52:11.572] <TB1>     INFO: 1115635 events read in total (45919ms).
[13:52:57.380] <TB1>     INFO: 2219620 events read in total (91727ms).
[13:53:40.632] <TB1>     INFO: 3310730 events read in total (134980ms).
[13:54:01.465] <TB1>     INFO: 3806400 events read in total (155812ms).
[13:54:01.524] <TB1>     INFO: Test took 156929ms.
[13:54:01.652] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:01.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:03.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:05.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:07.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:09.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:10.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:12.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:14.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:16.418] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:18.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:20.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:21.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:23.666] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:25.505] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:27.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:29.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:30.987] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251842560
[13:54:30.988] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:54:31.061] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:54:31.061] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[13:54:31.072] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:54:31.073] <TB1>     INFO:     run 1 of 1
[13:54:31.073] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:31.416] <TB1>     INFO: Expecting 3473600 events.
[13:55:19.210] <TB1>     INFO: 1166410 events read in total (47079ms).
[13:56:05.542] <TB1>     INFO: 2316940 events read in total (93411ms).
[13:56:51.870] <TB1>     INFO: 3459285 events read in total (139739ms).
[13:56:52.818] <TB1>     INFO: 3473600 events read in total (140687ms).
[13:56:52.858] <TB1>     INFO: Test took 141785ms.
[13:56:52.957] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:53.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:54.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:56.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:58.463] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:00.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:01.953] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:03.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:05.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:07.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:08.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:10.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:12.463] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:14.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:15.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:17.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:19.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:21.267] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381095936
[13:57:21.268] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:57:21.342] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:57:21.342] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[13:57:21.354] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:57:21.354] <TB1>     INFO:     run 1 of 1
[13:57:21.354] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:21.697] <TB1>     INFO: Expecting 3452800 events.
[13:58:09.405] <TB1>     INFO: 1169600 events read in total (46993ms).
[13:58:55.935] <TB1>     INFO: 2323150 events read in total (93523ms).
[13:59:41.870] <TB1>     INFO: 3452800 events read in total (139458ms).
[13:59:41.918] <TB1>     INFO: Test took 140564ms.
[13:59:42.017] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:42.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:43.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:45.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:47.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:49.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:50.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:52.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:54.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:55.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:57.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:59.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:00.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:02.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:04.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:06.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:07.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:09.607] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412180480
[14:00:09.608] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:00:09.681] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:00:09.682] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:00:09.694] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:00:09.694] <TB1>     INFO:     run 1 of 1
[14:00:09.694] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:10.042] <TB1>     INFO: Expecting 3452800 events.
[14:00:57.609] <TB1>     INFO: 1169455 events read in total (46852ms).
[14:01:44.267] <TB1>     INFO: 2322335 events read in total (93510ms).
[14:02:30.269] <TB1>     INFO: 3452800 events read in total (139512ms).
[14:02:30.318] <TB1>     INFO: Test took 140624ms.
[14:02:30.418] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:30.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:32.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:34.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:35.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:37.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:39.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:40.872] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:42.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:44.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:45.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:47.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:49.390] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:51.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:52.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:54.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:56.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:57.918] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412180480
[14:02:57.919] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.50439, thr difference RMS: 1.29543
[14:02:57.919] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.87973, thr difference RMS: 1.53637
[14:02:57.919] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.11688, thr difference RMS: 1.49561
[14:02:57.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.96293, thr difference RMS: 1.39804
[14:02:57.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.81996, thr difference RMS: 1.55311
[14:02:57.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.30817, thr difference RMS: 1.33196
[14:02:57.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.79441, thr difference RMS: 1.31234
[14:02:57.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.65792, thr difference RMS: 1.43538
[14:02:57.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.63997, thr difference RMS: 1.63258
[14:02:57.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.66883, thr difference RMS: 1.63031
[14:02:57.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.2195, thr difference RMS: 1.49619
[14:02:57.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.49806, thr difference RMS: 1.66663
[14:02:57.921] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.34872, thr difference RMS: 1.16249
[14:02:57.922] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.10036, thr difference RMS: 1.42248
[14:02:57.922] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.8073, thr difference RMS: 1.63933
[14:02:57.922] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.21649, thr difference RMS: 1.64761
[14:02:57.922] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.40791, thr difference RMS: 1.30171
[14:02:57.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.88536, thr difference RMS: 1.54845
[14:02:57.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.12586, thr difference RMS: 1.48006
[14:02:57.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.97493, thr difference RMS: 1.39236
[14:02:57.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.72827, thr difference RMS: 1.55453
[14:02:57.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.44124, thr difference RMS: 1.34058
[14:02:57.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.75622, thr difference RMS: 1.29307
[14:02:57.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.77654, thr difference RMS: 1.40608
[14:02:57.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.55361, thr difference RMS: 1.63196
[14:02:57.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.73149, thr difference RMS: 1.588
[14:02:57.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.19602, thr difference RMS: 1.50683
[14:02:57.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.5302, thr difference RMS: 1.65327
[14:02:57.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.30259, thr difference RMS: 1.15354
[14:02:57.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.05436, thr difference RMS: 1.40453
[14:02:57.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.80573, thr difference RMS: 1.63672
[14:02:57.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.26539, thr difference RMS: 1.62222
[14:02:57.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.40024, thr difference RMS: 1.29454
[14:02:57.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.88989, thr difference RMS: 1.55468
[14:02:57.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.25218, thr difference RMS: 1.46425
[14:02:57.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.10151, thr difference RMS: 1.38354
[14:02:57.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.75882, thr difference RMS: 1.56038
[14:02:57.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.63607, thr difference RMS: 1.32568
[14:02:57.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.86166, thr difference RMS: 1.29341
[14:02:57.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.95262, thr difference RMS: 1.39922
[14:02:57.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.56428, thr difference RMS: 1.61392
[14:02:57.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.87021, thr difference RMS: 1.58484
[14:02:57.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.22493, thr difference RMS: 1.49782
[14:02:57.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.68823, thr difference RMS: 1.64126
[14:02:57.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.42885, thr difference RMS: 1.14719
[14:02:57.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.14753, thr difference RMS: 1.39149
[14:02:57.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.87706, thr difference RMS: 1.62929
[14:02:57.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.50308, thr difference RMS: 1.63791
[14:02:57.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.43755, thr difference RMS: 1.27285
[14:02:57.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.94194, thr difference RMS: 1.55208
[14:02:57.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.34275, thr difference RMS: 1.46842
[14:02:57.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.19158, thr difference RMS: 1.3641
[14:02:57.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.77603, thr difference RMS: 1.55721
[14:02:57.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.83869, thr difference RMS: 1.27286
[14:02:57.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.92817, thr difference RMS: 1.28704
[14:02:57.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.1282, thr difference RMS: 1.3936
[14:02:57.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.52255, thr difference RMS: 1.62095
[14:02:57.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.99994, thr difference RMS: 1.60839
[14:02:57.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.23981, thr difference RMS: 1.51817
[14:02:57.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.81462, thr difference RMS: 1.64304
[14:02:57.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.53977, thr difference RMS: 1.12745
[14:02:57.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.23131, thr difference RMS: 1.37672
[14:02:57.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.97423, thr difference RMS: 1.63136
[14:02:57.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.64508, thr difference RMS: 1.66032
[14:02:58.044] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:02:58.047] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2340 seconds
[14:02:58.047] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:02:58.748] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:02:58.748] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:02:58.751] <TB1>     INFO: ######################################################################
[14:02:58.751] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:02:58.751] <TB1>     INFO: ######################################################################
[14:02:58.751] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:58.751] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:02:58.751] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:58.751] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:02:58.762] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:02:58.762] <TB1>     INFO:     run 1 of 1
[14:02:58.762] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:59.106] <TB1>     INFO: Expecting 59072000 events.
[14:03:28.319] <TB1>     INFO: 1073400 events read in total (28498ms).
[14:03:56.784] <TB1>     INFO: 2142200 events read in total (56963ms).
[14:04:25.331] <TB1>     INFO: 3212800 events read in total (85510ms).
[14:04:53.758] <TB1>     INFO: 4283000 events read in total (113937ms).
[14:05:22.248] <TB1>     INFO: 5351200 events read in total (142427ms).
[14:05:50.754] <TB1>     INFO: 6421600 events read in total (170933ms).
[14:06:19.371] <TB1>     INFO: 7492800 events read in total (199550ms).
[14:06:47.912] <TB1>     INFO: 8561200 events read in total (228091ms).
[14:07:16.379] <TB1>     INFO: 9631000 events read in total (256558ms).
[14:07:44.861] <TB1>     INFO: 10701800 events read in total (285040ms).
[14:08:13.397] <TB1>     INFO: 11770200 events read in total (313576ms).
[14:08:41.908] <TB1>     INFO: 12841800 events read in total (342087ms).
[14:09:10.342] <TB1>     INFO: 13911200 events read in total (370521ms).
[14:09:38.828] <TB1>     INFO: 14979200 events read in total (399007ms).
[14:10:07.346] <TB1>     INFO: 16049200 events read in total (427525ms).
[14:10:35.795] <TB1>     INFO: 17120000 events read in total (455974ms).
[14:11:04.231] <TB1>     INFO: 18188600 events read in total (484410ms).
[14:11:32.750] <TB1>     INFO: 19259200 events read in total (512929ms).
[14:12:01.222] <TB1>     INFO: 20329000 events read in total (541401ms).
[14:12:29.648] <TB1>     INFO: 21396800 events read in total (569827ms).
[14:12:58.085] <TB1>     INFO: 22464800 events read in total (598264ms).
[14:13:26.723] <TB1>     INFO: 23537000 events read in total (626902ms).
[14:13:55.342] <TB1>     INFO: 24606000 events read in total (655521ms).
[14:14:23.840] <TB1>     INFO: 25673800 events read in total (684019ms).
[14:14:52.477] <TB1>     INFO: 26745000 events read in total (712656ms).
[14:15:21.142] <TB1>     INFO: 27814200 events read in total (741321ms).
[14:15:49.723] <TB1>     INFO: 28883000 events read in total (769902ms).
[14:16:18.271] <TB1>     INFO: 29955400 events read in total (798450ms).
[14:16:46.860] <TB1>     INFO: 31023400 events read in total (827039ms).
[14:17:15.389] <TB1>     INFO: 32091000 events read in total (855568ms).
[14:17:44.008] <TB1>     INFO: 33161400 events read in total (884187ms).
[14:18:12.644] <TB1>     INFO: 34231200 events read in total (912823ms).
[14:18:41.154] <TB1>     INFO: 35299200 events read in total (941333ms).
[14:19:09.808] <TB1>     INFO: 36368000 events read in total (969987ms).
[14:19:38.385] <TB1>     INFO: 37438400 events read in total (998564ms).
[14:20:06.942] <TB1>     INFO: 38505800 events read in total (1027121ms).
[14:20:35.453] <TB1>     INFO: 39573800 events read in total (1055632ms).
[14:21:04.085] <TB1>     INFO: 40643000 events read in total (1084264ms).
[14:21:32.650] <TB1>     INFO: 41713400 events read in total (1112829ms).
[14:22:01.124] <TB1>     INFO: 42780400 events read in total (1141303ms).
[14:22:29.751] <TB1>     INFO: 43847400 events read in total (1169930ms).
[14:22:57.248] <TB1>     INFO: 44915400 events read in total (1197427ms).
[14:23:25.717] <TB1>     INFO: 45985800 events read in total (1225896ms).
[14:23:54.537] <TB1>     INFO: 47054000 events read in total (1254716ms).
[14:24:23.248] <TB1>     INFO: 48121800 events read in total (1283427ms).
[14:24:51.990] <TB1>     INFO: 49188600 events read in total (1312169ms).
[14:25:20.701] <TB1>     INFO: 50259200 events read in total (1340880ms).
[14:25:49.398] <TB1>     INFO: 51327800 events read in total (1369577ms).
[14:26:18.060] <TB1>     INFO: 52394600 events read in total (1398239ms).
[14:26:46.776] <TB1>     INFO: 53461400 events read in total (1426955ms).
[14:27:15.576] <TB1>     INFO: 54529400 events read in total (1455755ms).
[14:27:44.344] <TB1>     INFO: 55599800 events read in total (1484523ms).
[14:28:13.119] <TB1>     INFO: 56667800 events read in total (1513298ms).
[14:28:41.828] <TB1>     INFO: 57735200 events read in total (1542007ms).
[14:29:10.657] <TB1>     INFO: 58804400 events read in total (1570836ms).
[14:29:18.150] <TB1>     INFO: 59072000 events read in total (1578329ms).
[14:29:18.169] <TB1>     INFO: Test took 1579407ms.
[14:29:18.224] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:18.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:18.348] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:19.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:19.552] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:20.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:20.725] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:21.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:21.913] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:23.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:23.070] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:24.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:24.237] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:25.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:25.415] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:26.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:26.579] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:27.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:27.755] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:28.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:28.907] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:30.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:30.085] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:31.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:31.254] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:32.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:32.427] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:33.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:33.600] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:34.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:34.769] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:35.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:35.956] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:37.116] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501243904
[14:29:37.146] <TB1>     INFO: PixTestScurves::scurves() done 
[14:29:37.146] <TB1>     INFO: Vcal mean:  35.01  35.03  35.06  35.02  35.03  35.10  35.04  35.01  35.02  35.07  35.02  35.02  35.04  35.09  35.04  35.10 
[14:29:37.146] <TB1>     INFO: Vcal RMS:    0.85   0.70   0.64   0.71   0.65   0.67   0.63   0.83   0.68   1.05   0.66   0.87   0.62   0.68   0.70   0.81 
[14:29:37.146] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:29:37.221] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:29:37.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:29:37.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:29:37.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:29:37.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:29:37.221] <TB1>     INFO: ######################################################################
[14:29:37.221] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:29:37.221] <TB1>     INFO: ######################################################################
[14:29:37.225] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:29:37.569] <TB1>     INFO: Expecting 41600 events.
[14:29:41.678] <TB1>     INFO: 41600 events read in total (3386ms).
[14:29:41.678] <TB1>     INFO: Test took 4453ms.
[14:29:41.686] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:41.686] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:29:41.686] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:29:41.691] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 51, 46] has eff 0/10
[14:29:41.691] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 51, 46]
[14:29:41.691] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 51, 47] has eff 0/10
[14:29:41.691] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 51, 47]
[14:29:41.691] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 0, 3] has eff 0/10
[14:29:41.692] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 0, 3]
[14:29:41.695] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[14:29:41.695] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:29:41.695] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:29:41.695] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:29:42.033] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:29:42.382] <TB1>     INFO: Expecting 41600 events.
[14:29:46.531] <TB1>     INFO: 41600 events read in total (3434ms).
[14:29:46.531] <TB1>     INFO: Test took 4498ms.
[14:29:46.539] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:46.539] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:29:46.539] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:29:46.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.952
[14:29:46.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[14:29:46.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.975
[14:29:46.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:29:46.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.322
[14:29:46.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[14:29:46.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.04
[14:29:46.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 176
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.354
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 164
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.855
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.615
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.441
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.205
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 186
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.759
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.651
[14:29:46.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.105
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 183
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.391
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.849
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.736
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.896
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:29:46.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:29:46.630] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:29:46.975] <TB1>     INFO: Expecting 41600 events.
[14:29:51.157] <TB1>     INFO: 41600 events read in total (3467ms).
[14:29:51.158] <TB1>     INFO: Test took 4528ms.
[14:29:51.166] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:51.166] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:29:51.166] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:29:51.170] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:29:51.171] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 10
[14:29:51.171] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7387
[14:29:51.171] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,12] phvalue 82
[14:29:51.171] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7772
[14:29:51.171] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 72
[14:29:51.171] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7333
[14:29:51.171] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 70
[14:29:51.171] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8174
[14:29:51.171] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 74
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.5636
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 64
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9586
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 75
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0271
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 79
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.6013
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 87
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9264
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9075
[14:29:51.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 69
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.0775
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 57
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.2247
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 89
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3846
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,49] phvalue 83
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.6557
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 73
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1333
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,60] phvalue 66
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9764
[14:29:51.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 78
[14:29:51.175] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 12, 0 0
[14:29:51.579] <TB1>     INFO: Expecting 2560 events.
[14:29:52.539] <TB1>     INFO: 2560 events read in total (245ms).
[14:29:52.539] <TB1>     INFO: Test took 1364ms.
[14:29:52.539] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:52.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 1 1
[14:29:53.047] <TB1>     INFO: Expecting 2560 events.
[14:29:54.005] <TB1>     INFO: 2560 events read in total (244ms).
[14:29:54.006] <TB1>     INFO: Test took 1466ms.
[14:29:54.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:54.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 2 2
[14:29:54.513] <TB1>     INFO: Expecting 2560 events.
[14:29:55.471] <TB1>     INFO: 2560 events read in total (243ms).
[14:29:55.471] <TB1>     INFO: Test took 1465ms.
[14:29:55.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:55.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 3 3
[14:29:55.980] <TB1>     INFO: Expecting 2560 events.
[14:29:56.940] <TB1>     INFO: 2560 events read in total (245ms).
[14:29:56.940] <TB1>     INFO: Test took 1468ms.
[14:29:56.940] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:56.941] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 4 4
[14:29:57.448] <TB1>     INFO: Expecting 2560 events.
[14:29:58.407] <TB1>     INFO: 2560 events read in total (245ms).
[14:29:58.407] <TB1>     INFO: Test took 1467ms.
[14:29:58.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:58.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[14:29:58.915] <TB1>     INFO: Expecting 2560 events.
[14:29:59.874] <TB1>     INFO: 2560 events read in total (244ms).
[14:29:59.874] <TB1>     INFO: Test took 1466ms.
[14:29:59.874] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:59.875] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 6 6
[14:30:00.388] <TB1>     INFO: Expecting 2560 events.
[14:30:01.346] <TB1>     INFO: 2560 events read in total (243ms).
[14:30:01.346] <TB1>     INFO: Test took 1471ms.
[14:30:01.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:01.347] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[14:30:01.854] <TB1>     INFO: Expecting 2560 events.
[14:30:02.812] <TB1>     INFO: 2560 events read in total (243ms).
[14:30:02.812] <TB1>     INFO: Test took 1465ms.
[14:30:02.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:02.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[14:30:03.320] <TB1>     INFO: Expecting 2560 events.
[14:30:04.278] <TB1>     INFO: 2560 events read in total (244ms).
[14:30:04.278] <TB1>     INFO: Test took 1464ms.
[14:30:04.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:04.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[14:30:04.786] <TB1>     INFO: Expecting 2560 events.
[14:30:05.746] <TB1>     INFO: 2560 events read in total (245ms).
[14:30:05.746] <TB1>     INFO: Test took 1465ms.
[14:30:05.746] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:05.746] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 10 10
[14:30:06.253] <TB1>     INFO: Expecting 2560 events.
[14:30:07.212] <TB1>     INFO: 2560 events read in total (244ms).
[14:30:07.212] <TB1>     INFO: Test took 1466ms.
[14:30:07.212] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:07.212] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[14:30:07.720] <TB1>     INFO: Expecting 2560 events.
[14:30:08.679] <TB1>     INFO: 2560 events read in total (244ms).
[14:30:08.679] <TB1>     INFO: Test took 1467ms.
[14:30:08.679] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:08.679] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 49, 12 12
[14:30:09.187] <TB1>     INFO: Expecting 2560 events.
[14:30:10.145] <TB1>     INFO: 2560 events read in total (243ms).
[14:30:10.145] <TB1>     INFO: Test took 1466ms.
[14:30:10.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:10.148] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 13 13
[14:30:10.652] <TB1>     INFO: Expecting 2560 events.
[14:30:11.611] <TB1>     INFO: 2560 events read in total (244ms).
[14:30:11.611] <TB1>     INFO: Test took 1463ms.
[14:30:11.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:11.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 60, 14 14
[14:30:12.120] <TB1>     INFO: Expecting 2560 events.
[14:30:13.078] <TB1>     INFO: 2560 events read in total (243ms).
[14:30:13.078] <TB1>     INFO: Test took 1467ms.
[14:30:13.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:13.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 15 15
[14:30:13.586] <TB1>     INFO: Expecting 2560 events.
[14:30:14.544] <TB1>     INFO: 2560 events read in total (243ms).
[14:30:14.544] <TB1>     INFO: Test took 1465ms.
[14:30:14.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:14.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:30:14.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:30:14.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:30:14.547] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:15.054] <TB1>     INFO: Expecting 655360 events.
[14:30:26.989] <TB1>     INFO: 655360 events read in total (11220ms).
[14:30:26.000] <TB1>     INFO: Expecting 655360 events.
[14:30:38.797] <TB1>     INFO: 655360 events read in total (11246ms).
[14:30:38.812] <TB1>     INFO: Expecting 655360 events.
[14:30:50.548] <TB1>     INFO: 655360 events read in total (11187ms).
[14:30:50.567] <TB1>     INFO: Expecting 655360 events.
[14:31:02.317] <TB1>     INFO: 655360 events read in total (11205ms).
[14:31:02.341] <TB1>     INFO: Expecting 655360 events.
[14:31:14.096] <TB1>     INFO: 655360 events read in total (11210ms).
[14:31:14.123] <TB1>     INFO: Expecting 655360 events.
[14:31:25.849] <TB1>     INFO: 655360 events read in total (11187ms).
[14:31:25.881] <TB1>     INFO: Expecting 655360 events.
[14:31:37.593] <TB1>     INFO: 655360 events read in total (11178ms).
[14:31:37.629] <TB1>     INFO: Expecting 655360 events.
[14:31:49.365] <TB1>     INFO: 655360 events read in total (11209ms).
[14:31:49.406] <TB1>     INFO: Expecting 655360 events.
[14:32:01.173] <TB1>     INFO: 655360 events read in total (11240ms).
[14:32:01.225] <TB1>     INFO: Expecting 655360 events.
[14:32:12.960] <TB1>     INFO: 655360 events read in total (11209ms).
[14:32:13.018] <TB1>     INFO: Expecting 655360 events.
[14:32:24.747] <TB1>     INFO: 655360 events read in total (11202ms).
[14:32:24.800] <TB1>     INFO: Expecting 655360 events.
[14:32:36.548] <TB1>     INFO: 655360 events read in total (11221ms).
[14:32:36.613] <TB1>     INFO: Expecting 655360 events.
[14:32:48.354] <TB1>     INFO: 655360 events read in total (11214ms).
[14:32:48.422] <TB1>     INFO: Expecting 655360 events.
[14:33:00.145] <TB1>     INFO: 655360 events read in total (11196ms).
[14:33:00.213] <TB1>     INFO: Expecting 655360 events.
[14:33:11.959] <TB1>     INFO: 655360 events read in total (11220ms).
[14:33:12.029] <TB1>     INFO: Expecting 655360 events.
[14:33:23.649] <TB1>     INFO: 655360 events read in total (11093ms).
[14:33:23.736] <TB1>     INFO: Test took 189189ms.
[14:33:23.829] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:24.136] <TB1>     INFO: Expecting 655360 events.
[14:33:35.626] <TB1>     INFO: 655360 events read in total (10774ms).
[14:33:35.639] <TB1>     INFO: Expecting 655360 events.
[14:33:46.983] <TB1>     INFO: 655360 events read in total (10790ms).
[14:33:46.999] <TB1>     INFO: Expecting 655360 events.
[14:33:58.339] <TB1>     INFO: 655360 events read in total (10788ms).
[14:33:58.359] <TB1>     INFO: Expecting 655360 events.
[14:34:10.110] <TB1>     INFO: 655360 events read in total (11202ms).
[14:34:10.136] <TB1>     INFO: Expecting 655360 events.
[14:34:21.897] <TB1>     INFO: 655360 events read in total (11213ms).
[14:34:21.925] <TB1>     INFO: Expecting 655360 events.
[14:34:33.607] <TB1>     INFO: 655360 events read in total (11144ms).
[14:34:33.639] <TB1>     INFO: Expecting 655360 events.
[14:34:45.295] <TB1>     INFO: 655360 events read in total (11118ms).
[14:34:45.335] <TB1>     INFO: Expecting 655360 events.
[14:34:57.056] <TB1>     INFO: 655360 events read in total (11189ms).
[14:34:57.097] <TB1>     INFO: Expecting 655360 events.
[14:35:08.885] <TB1>     INFO: 655360 events read in total (11255ms).
[14:35:08.937] <TB1>     INFO: Expecting 655360 events.
[14:35:20.722] <TB1>     INFO: 655360 events read in total (11258ms).
[14:35:20.777] <TB1>     INFO: Expecting 655360 events.
[14:35:32.455] <TB1>     INFO: 655360 events read in total (11151ms).
[14:35:32.508] <TB1>     INFO: Expecting 655360 events.
[14:35:44.237] <TB1>     INFO: 655360 events read in total (11203ms).
[14:35:44.295] <TB1>     INFO: Expecting 655360 events.
[14:35:56.072] <TB1>     INFO: 655360 events read in total (11250ms).
[14:35:56.134] <TB1>     INFO: Expecting 655360 events.
[14:36:07.578] <TB1>     INFO: 655360 events read in total (10918ms).
[14:36:07.645] <TB1>     INFO: Expecting 655360 events.
[14:36:18.989] <TB1>     INFO: 655360 events read in total (10818ms).
[14:36:19.071] <TB1>     INFO: Expecting 655360 events.
[14:36:30.473] <TB1>     INFO: 655360 events read in total (10875ms).
[14:36:30.547] <TB1>     INFO: Test took 186718ms.
[14:36:30.718] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.718] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:36:30.718] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:36:30.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:36:30.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:36:30.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:36:30.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:36:30.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:36:30.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:36:30.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:36:30.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:36:30.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:36:30.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:36:30.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:36:30.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:36:30.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:36:30.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:30.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:36:30.724] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.731] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.738] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:36:30.745] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:36:30.752] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:36:30.759] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:36:30.766] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:36:30.773] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:36:30.780] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:36:30.786] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.794] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:36:30.800] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:36:30.808] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:36:30.815] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:36:30.822] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:36:30.829] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.836] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.843] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.849] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.856] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.863] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.870] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.876] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:36:30.883] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:36:30.890] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:36:30.897] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:36:30.903] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.911] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.917] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.924] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.931] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:36:30.938] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:36:30.945] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:36:30.952] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:36:30.959] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:36:30.966] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:36:30.973] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:36:30.980] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.987] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:30.994] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:36:30.001] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:36:31.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:36:31.039] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C0.dat
[14:36:31.039] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C1.dat
[14:36:31.039] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C2.dat
[14:36:31.039] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C3.dat
[14:36:31.039] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C4.dat
[14:36:31.039] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C5.dat
[14:36:31.040] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C6.dat
[14:36:31.040] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C7.dat
[14:36:31.040] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C8.dat
[14:36:31.040] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C9.dat
[14:36:31.040] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C10.dat
[14:36:31.040] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C11.dat
[14:36:31.040] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C12.dat
[14:36:31.040] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C13.dat
[14:36:31.040] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C14.dat
[14:36:31.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//dacParameters35_C15.dat
[14:36:31.386] <TB1>     INFO: Expecting 41600 events.
[14:36:35.189] <TB1>     INFO: 41600 events read in total (3088ms).
[14:36:35.190] <TB1>     INFO: Test took 4147ms.
[14:36:35.836] <TB1>     INFO: Expecting 41600 events.
[14:36:39.648] <TB1>     INFO: 41600 events read in total (3097ms).
[14:36:39.648] <TB1>     INFO: Test took 4149ms.
[14:36:40.296] <TB1>     INFO: Expecting 41600 events.
[14:36:44.102] <TB1>     INFO: 41600 events read in total (3091ms).
[14:36:44.103] <TB1>     INFO: Test took 4148ms.
[14:36:44.410] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:44.542] <TB1>     INFO: Expecting 2560 events.
[14:36:45.499] <TB1>     INFO: 2560 events read in total (242ms).
[14:36:45.499] <TB1>     INFO: Test took 1089ms.
[14:36:45.501] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:46.008] <TB1>     INFO: Expecting 2560 events.
[14:36:46.965] <TB1>     INFO: 2560 events read in total (242ms).
[14:36:46.966] <TB1>     INFO: Test took 1465ms.
[14:36:46.967] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:47.474] <TB1>     INFO: Expecting 2560 events.
[14:36:48.432] <TB1>     INFO: 2560 events read in total (243ms).
[14:36:48.432] <TB1>     INFO: Test took 1465ms.
[14:36:48.434] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:48.941] <TB1>     INFO: Expecting 2560 events.
[14:36:49.898] <TB1>     INFO: 2560 events read in total (242ms).
[14:36:49.899] <TB1>     INFO: Test took 1465ms.
[14:36:49.900] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:50.408] <TB1>     INFO: Expecting 2560 events.
[14:36:51.365] <TB1>     INFO: 2560 events read in total (242ms).
[14:36:51.365] <TB1>     INFO: Test took 1465ms.
[14:36:51.367] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:51.874] <TB1>     INFO: Expecting 2560 events.
[14:36:52.831] <TB1>     INFO: 2560 events read in total (242ms).
[14:36:52.832] <TB1>     INFO: Test took 1465ms.
[14:36:52.834] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:53.341] <TB1>     INFO: Expecting 2560 events.
[14:36:54.298] <TB1>     INFO: 2560 events read in total (242ms).
[14:36:54.298] <TB1>     INFO: Test took 1464ms.
[14:36:54.301] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:54.807] <TB1>     INFO: Expecting 2560 events.
[14:36:55.764] <TB1>     INFO: 2560 events read in total (242ms).
[14:36:55.765] <TB1>     INFO: Test took 1464ms.
[14:36:55.766] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:56.274] <TB1>     INFO: Expecting 2560 events.
[14:36:57.231] <TB1>     INFO: 2560 events read in total (242ms).
[14:36:57.231] <TB1>     INFO: Test took 1465ms.
[14:36:57.233] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:57.740] <TB1>     INFO: Expecting 2560 events.
[14:36:58.697] <TB1>     INFO: 2560 events read in total (242ms).
[14:36:58.698] <TB1>     INFO: Test took 1465ms.
[14:36:58.700] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:59.207] <TB1>     INFO: Expecting 2560 events.
[14:37:00.164] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:00.164] <TB1>     INFO: Test took 1464ms.
[14:37:00.166] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:00.674] <TB1>     INFO: Expecting 2560 events.
[14:37:01.631] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:01.631] <TB1>     INFO: Test took 1465ms.
[14:37:01.633] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:02.140] <TB1>     INFO: Expecting 2560 events.
[14:37:03.098] <TB1>     INFO: 2560 events read in total (243ms).
[14:37:03.098] <TB1>     INFO: Test took 1465ms.
[14:37:03.100] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:03.607] <TB1>     INFO: Expecting 2560 events.
[14:37:04.565] <TB1>     INFO: 2560 events read in total (243ms).
[14:37:04.565] <TB1>     INFO: Test took 1465ms.
[14:37:04.567] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:05.074] <TB1>     INFO: Expecting 2560 events.
[14:37:06.031] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:06.032] <TB1>     INFO: Test took 1465ms.
[14:37:06.034] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:06.541] <TB1>     INFO: Expecting 2560 events.
[14:37:07.498] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:07.498] <TB1>     INFO: Test took 1465ms.
[14:37:07.500] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:08.007] <TB1>     INFO: Expecting 2560 events.
[14:37:08.965] <TB1>     INFO: 2560 events read in total (243ms).
[14:37:08.965] <TB1>     INFO: Test took 1465ms.
[14:37:08.967] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:09.474] <TB1>     INFO: Expecting 2560 events.
[14:37:10.432] <TB1>     INFO: 2560 events read in total (243ms).
[14:37:10.432] <TB1>     INFO: Test took 1465ms.
[14:37:10.434] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:10.942] <TB1>     INFO: Expecting 2560 events.
[14:37:11.899] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:11.900] <TB1>     INFO: Test took 1466ms.
[14:37:11.902] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:12.409] <TB1>     INFO: Expecting 2560 events.
[14:37:13.366] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:13.367] <TB1>     INFO: Test took 1466ms.
[14:37:13.369] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:13.876] <TB1>     INFO: Expecting 2560 events.
[14:37:14.833] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:14.834] <TB1>     INFO: Test took 1466ms.
[14:37:14.835] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:15.342] <TB1>     INFO: Expecting 2560 events.
[14:37:16.300] <TB1>     INFO: 2560 events read in total (243ms).
[14:37:16.300] <TB1>     INFO: Test took 1465ms.
[14:37:16.302] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:16.809] <TB1>     INFO: Expecting 2560 events.
[14:37:17.767] <TB1>     INFO: 2560 events read in total (243ms).
[14:37:17.767] <TB1>     INFO: Test took 1465ms.
[14:37:17.769] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:18.276] <TB1>     INFO: Expecting 2560 events.
[14:37:19.233] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:19.233] <TB1>     INFO: Test took 1464ms.
[14:37:19.235] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:19.742] <TB1>     INFO: Expecting 2560 events.
[14:37:20.700] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:20.700] <TB1>     INFO: Test took 1465ms.
[14:37:20.702] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:21.209] <TB1>     INFO: Expecting 2560 events.
[14:37:22.167] <TB1>     INFO: 2560 events read in total (243ms).
[14:37:22.167] <TB1>     INFO: Test took 1465ms.
[14:37:22.169] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:22.676] <TB1>     INFO: Expecting 2560 events.
[14:37:23.634] <TB1>     INFO: 2560 events read in total (243ms).
[14:37:23.634] <TB1>     INFO: Test took 1465ms.
[14:37:23.636] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:24.143] <TB1>     INFO: Expecting 2560 events.
[14:37:25.100] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:25.101] <TB1>     INFO: Test took 1465ms.
[14:37:25.103] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:25.610] <TB1>     INFO: Expecting 2560 events.
[14:37:26.567] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:26.568] <TB1>     INFO: Test took 1465ms.
[14:37:26.570] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:27.077] <TB1>     INFO: Expecting 2560 events.
[14:37:28.034] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:28.035] <TB1>     INFO: Test took 1465ms.
[14:37:28.037] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:28.544] <TB1>     INFO: Expecting 2560 events.
[14:37:29.501] <TB1>     INFO: 2560 events read in total (242ms).
[14:37:29.501] <TB1>     INFO: Test took 1465ms.
[14:37:29.503] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:30.011] <TB1>     INFO: Expecting 2560 events.
[14:37:30.969] <TB1>     INFO: 2560 events read in total (243ms).
[14:37:30.969] <TB1>     INFO: Test took 1466ms.
[14:37:31.981] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:37:31.981] <TB1>     INFO: PH scale (per ROC):    79  78  81  84  73  85  79  79  81  81  80  78  79  79  81  79
[14:37:31.982] <TB1>     INFO: PH offset (per ROC):  167 176 176 170 187 170 170 163 164 176 187 161 165 176 176 173
[14:37:32.150] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:37:32.154] <TB1>     INFO: ######################################################################
[14:37:32.154] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:37:32.154] <TB1>     INFO: ######################################################################
[14:37:32.154] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:37:32.165] <TB1>     INFO: scanning low vcal = 10
[14:37:32.507] <TB1>     INFO: Expecting 41600 events.
[14:37:36.212] <TB1>     INFO: 41600 events read in total (2990ms).
[14:37:36.213] <TB1>     INFO: Test took 4048ms.
[14:37:36.214] <TB1>     INFO: scanning low vcal = 20
[14:37:36.721] <TB1>     INFO: Expecting 41600 events.
[14:37:40.426] <TB1>     INFO: 41600 events read in total (2991ms).
[14:37:40.427] <TB1>     INFO: Test took 4213ms.
[14:37:40.429] <TB1>     INFO: scanning low vcal = 30
[14:37:40.935] <TB1>     INFO: Expecting 41600 events.
[14:37:44.647] <TB1>     INFO: 41600 events read in total (2997ms).
[14:37:44.647] <TB1>     INFO: Test took 4218ms.
[14:37:44.649] <TB1>     INFO: scanning low vcal = 40
[14:37:45.153] <TB1>     INFO: Expecting 41600 events.
[14:37:49.364] <TB1>     INFO: 41600 events read in total (3496ms).
[14:37:49.365] <TB1>     INFO: Test took 4716ms.
[14:37:49.368] <TB1>     INFO: scanning low vcal = 50
[14:37:49.789] <TB1>     INFO: Expecting 41600 events.
[14:37:54.018] <TB1>     INFO: 41600 events read in total (3514ms).
[14:37:54.019] <TB1>     INFO: Test took 4651ms.
[14:37:54.022] <TB1>     INFO: scanning low vcal = 60
[14:37:54.444] <TB1>     INFO: Expecting 41600 events.
[14:37:58.670] <TB1>     INFO: 41600 events read in total (3511ms).
[14:37:58.670] <TB1>     INFO: Test took 4648ms.
[14:37:58.673] <TB1>     INFO: scanning low vcal = 70
[14:37:59.096] <TB1>     INFO: Expecting 41600 events.
[14:38:03.325] <TB1>     INFO: 41600 events read in total (3514ms).
[14:38:03.326] <TB1>     INFO: Test took 4653ms.
[14:38:03.329] <TB1>     INFO: scanning low vcal = 80
[14:38:03.750] <TB1>     INFO: Expecting 41600 events.
[14:38:07.985] <TB1>     INFO: 41600 events read in total (3520ms).
[14:38:07.986] <TB1>     INFO: Test took 4657ms.
[14:38:07.989] <TB1>     INFO: scanning low vcal = 90
[14:38:08.411] <TB1>     INFO: Expecting 41600 events.
[14:38:12.640] <TB1>     INFO: 41600 events read in total (3514ms).
[14:38:12.641] <TB1>     INFO: Test took 4652ms.
[14:38:12.644] <TB1>     INFO: scanning low vcal = 100
[14:38:13.066] <TB1>     INFO: Expecting 41600 events.
[14:38:17.426] <TB1>     INFO: 41600 events read in total (3645ms).
[14:38:17.427] <TB1>     INFO: Test took 4783ms.
[14:38:17.430] <TB1>     INFO: scanning low vcal = 110
[14:38:17.851] <TB1>     INFO: Expecting 41600 events.
[14:38:22.081] <TB1>     INFO: 41600 events read in total (3515ms).
[14:38:22.082] <TB1>     INFO: Test took 4652ms.
[14:38:22.085] <TB1>     INFO: scanning low vcal = 120
[14:38:22.507] <TB1>     INFO: Expecting 41600 events.
[14:38:26.737] <TB1>     INFO: 41600 events read in total (3515ms).
[14:38:26.738] <TB1>     INFO: Test took 4653ms.
[14:38:26.741] <TB1>     INFO: scanning low vcal = 130
[14:38:27.162] <TB1>     INFO: Expecting 41600 events.
[14:38:31.388] <TB1>     INFO: 41600 events read in total (3511ms).
[14:38:31.389] <TB1>     INFO: Test took 4648ms.
[14:38:31.392] <TB1>     INFO: scanning low vcal = 140
[14:38:31.815] <TB1>     INFO: Expecting 41600 events.
[14:38:36.042] <TB1>     INFO: 41600 events read in total (3512ms).
[14:38:36.042] <TB1>     INFO: Test took 4650ms.
[14:38:36.045] <TB1>     INFO: scanning low vcal = 150
[14:38:36.469] <TB1>     INFO: Expecting 41600 events.
[14:38:40.699] <TB1>     INFO: 41600 events read in total (3515ms).
[14:38:40.699] <TB1>     INFO: Test took 4654ms.
[14:38:40.702] <TB1>     INFO: scanning low vcal = 160
[14:38:41.124] <TB1>     INFO: Expecting 41600 events.
[14:38:45.350] <TB1>     INFO: 41600 events read in total (3511ms).
[14:38:45.351] <TB1>     INFO: Test took 4649ms.
[14:38:45.354] <TB1>     INFO: scanning low vcal = 170
[14:38:45.777] <TB1>     INFO: Expecting 41600 events.
[14:38:50.007] <TB1>     INFO: 41600 events read in total (3515ms).
[14:38:50.008] <TB1>     INFO: Test took 4654ms.
[14:38:50.012] <TB1>     INFO: scanning low vcal = 180
[14:38:50.433] <TB1>     INFO: Expecting 41600 events.
[14:38:54.662] <TB1>     INFO: 41600 events read in total (3514ms).
[14:38:54.663] <TB1>     INFO: Test took 4651ms.
[14:38:54.666] <TB1>     INFO: scanning low vcal = 190
[14:38:55.088] <TB1>     INFO: Expecting 41600 events.
[14:38:59.316] <TB1>     INFO: 41600 events read in total (3513ms).
[14:38:59.317] <TB1>     INFO: Test took 4651ms.
[14:38:59.320] <TB1>     INFO: scanning low vcal = 200
[14:38:59.743] <TB1>     INFO: Expecting 41600 events.
[14:39:03.969] <TB1>     INFO: 41600 events read in total (3511ms).
[14:39:03.970] <TB1>     INFO: Test took 4650ms.
[14:39:03.973] <TB1>     INFO: scanning low vcal = 210
[14:39:04.396] <TB1>     INFO: Expecting 41600 events.
[14:39:08.627] <TB1>     INFO: 41600 events read in total (3516ms).
[14:39:08.628] <TB1>     INFO: Test took 4655ms.
[14:39:08.631] <TB1>     INFO: scanning low vcal = 220
[14:39:09.051] <TB1>     INFO: Expecting 41600 events.
[14:39:13.282] <TB1>     INFO: 41600 events read in total (3516ms).
[14:39:13.283] <TB1>     INFO: Test took 4652ms.
[14:39:13.286] <TB1>     INFO: scanning low vcal = 230
[14:39:13.707] <TB1>     INFO: Expecting 41600 events.
[14:39:17.937] <TB1>     INFO: 41600 events read in total (3515ms).
[14:39:17.938] <TB1>     INFO: Test took 4652ms.
[14:39:17.941] <TB1>     INFO: scanning low vcal = 240
[14:39:18.363] <TB1>     INFO: Expecting 41600 events.
[14:39:22.591] <TB1>     INFO: 41600 events read in total (3513ms).
[14:39:22.592] <TB1>     INFO: Test took 4651ms.
[14:39:22.595] <TB1>     INFO: scanning low vcal = 250
[14:39:23.016] <TB1>     INFO: Expecting 41600 events.
[14:39:27.245] <TB1>     INFO: 41600 events read in total (3514ms).
[14:39:27.246] <TB1>     INFO: Test took 4651ms.
[14:39:27.250] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:39:27.671] <TB1>     INFO: Expecting 41600 events.
[14:39:31.898] <TB1>     INFO: 41600 events read in total (3511ms).
[14:39:31.899] <TB1>     INFO: Test took 4649ms.
[14:39:31.902] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:39:32.326] <TB1>     INFO: Expecting 41600 events.
[14:39:36.558] <TB1>     INFO: 41600 events read in total (3517ms).
[14:39:36.558] <TB1>     INFO: Test took 4656ms.
[14:39:36.562] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:39:36.983] <TB1>     INFO: Expecting 41600 events.
[14:39:41.212] <TB1>     INFO: 41600 events read in total (3513ms).
[14:39:41.212] <TB1>     INFO: Test took 4650ms.
[14:39:41.216] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:39:41.638] <TB1>     INFO: Expecting 41600 events.
[14:39:45.865] <TB1>     INFO: 41600 events read in total (3512ms).
[14:39:45.866] <TB1>     INFO: Test took 4650ms.
[14:39:45.869] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:39:46.291] <TB1>     INFO: Expecting 41600 events.
[14:39:50.519] <TB1>     INFO: 41600 events read in total (3513ms).
[14:39:50.521] <TB1>     INFO: Test took 4652ms.
[14:39:51.046] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:39:51.048] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:39:51.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:39:51.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:39:51.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:39:51.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:39:51.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:39:51.049] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:39:51.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:39:51.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:39:51.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:39:51.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:39:51.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:39:51.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:39:51.050] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:39:51.051] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:39:51.051] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:40:29.297] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:40:29.297] <TB1>     INFO: non-linearity mean:  0.955 0.963 0.963 0.962 0.962 0.962 0.956 0.954 0.960 0.963 0.958 0.966 0.959 0.971 0.960 0.961
[14:40:29.297] <TB1>     INFO: non-linearity RMS:   0.006 0.004 0.004 0.005 0.005 0.005 0.005 0.007 0.006 0.004 0.005 0.004 0.005 0.003 0.007 0.006
[14:40:29.297] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:40:29.319] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:40:29.340] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:40:29.362] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:40:29.384] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:40:29.420] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:40:29.442] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:40:29.463] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:40:29.485] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:40:29.507] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:40:29.529] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:40:29.550] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:40:29.572] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:40:29.594] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:40:29.616] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:40:29.637] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-10_FPIXTest-17C-Nebraska-160727-1309_2016-07-27_13h09m_1469642952//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:40:29.659] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:40:29.659] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:40:29.666] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:40:29.666] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:40:29.670] <TB1>     INFO: ######################################################################
[14:40:29.670] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:40:29.670] <TB1>     INFO: ######################################################################
[14:40:29.672] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:40:29.682] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:29.682] <TB1>     INFO:     run 1 of 1
[14:40:29.682] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:30.022] <TB1>     INFO: Expecting 3120000 events.
[14:41:17.779] <TB1>     INFO: 1267955 events read in total (47042ms).
[14:42:04.804] <TB1>     INFO: 2531820 events read in total (94067ms).
[14:42:26.813] <TB1>     INFO: 3120000 events read in total (116076ms).
[14:42:26.855] <TB1>     INFO: Test took 117173ms.
[14:42:26.927] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:27.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:28.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:29.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:31.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:32.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:33.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:35.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:36.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:38.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:39.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:41.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:42.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:43.975] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:45.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:46.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:48.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:49.702] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411430912
[14:42:49.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:42:49.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0144, RMS = 1.24478
[14:42:49.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:49.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:42:49.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3238, RMS = 1.6309
[14:42:49.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:49.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:42:49.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2495, RMS = 1.19081
[14:42:49.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:49.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:42:49.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3131, RMS = 1.35469
[14:42:49.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:49.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:42:49.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3075, RMS = 1.14834
[14:42:49.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:49.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:42:49.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9693, RMS = 1.56288
[14:42:49.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:42:49.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:42:49.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1754, RMS = 0.963372
[14:42:49.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:49.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:42:49.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.827, RMS = 1.11712
[14:42:49.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:49.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:42:49.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5046, RMS = 1.03388
[14:42:49.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:49.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:42:49.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.405, RMS = 0.95215
[14:42:49.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:49.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:42:49.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1426, RMS = 1.54247
[14:42:49.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:49.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:42:49.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2375, RMS = 1.80802
[14:42:49.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:49.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:42:49.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.24, RMS = 0.875196
[14:42:49.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:49.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:42:49.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.848, RMS = 1.14321
[14:42:49.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:49.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:42:49.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.727, RMS = 1.38287
[14:42:49.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:42:49.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:42:49.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3556, RMS = 1.50852
[14:42:49.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:42:49.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:42:49.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8925, RMS = 1.2025
[14:42:49.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:42:49.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:42:49.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0622, RMS = 1.44439
[14:42:49.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:42:49.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:42:49.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7392, RMS = 1.67286
[14:42:49.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:42:49.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:42:49.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6258, RMS = 1.64845
[14:42:49.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:42:49.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:42:49.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1332, RMS = 1.91688
[14:42:49.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:42:49.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:42:49.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.8709, RMS = 1.89557
[14:42:49.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:42:49.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:42:49.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5796, RMS = 1.42495
[14:42:49.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:42:49.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:42:49.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2046, RMS = 1.41965
[14:42:49.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:42:49.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:42:49.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.5239, RMS = 1.65794
[14:42:49.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[14:42:49.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:42:49.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3881, RMS = 1.72152
[14:42:49.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:42:49.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:42:49.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.9376, RMS = 2.01902
[14:42:49.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:42:49.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:42:49.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3378, RMS = 2.008
[14:42:49.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:42:49.748] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:42:49.748] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.321, RMS = 1.76612
[14:42:49.748] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:42:49.748] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:42:49.748] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6931, RMS = 1.80577
[14:42:49.748] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:42:49.749] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:42:49.749] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7909, RMS = 1.00678
[14:42:49.749] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:49.749] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:42:49.749] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6086, RMS = 1.0554
[14:42:49.749] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:49.752] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[14:42:49.752] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    2    0    1    0    0    0    0    0    1    0   19
[14:42:49.752] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:42:49.847] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:42:49.847] <TB1>     INFO: enter test to run
[14:42:49.847] <TB1>     INFO:   test:  no parameter change
[14:42:49.848] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 394.7mA
[14:42:49.849] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 476.7mA
[14:42:49.849] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[14:42:49.849] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:42:50.387] <TB1>    QUIET: Connection to board 26 closed.
[14:42:50.388] <TB1>     INFO: pXar: this is the end, my friend
[14:42:50.388] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
