Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 882a187ef73d46a8a1c3943d88e512d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_rom_example_behav xil_defaultlib.tb_rom_example -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioural of entity xil_defaultlib.calc_control [calc_control_default]
Compiling architecture behavioural of entity xil_defaultlib.bcd_counter [bcd_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.reg [\reg(n=4)\]
Compiling architecture behavioural of entity xil_defaultlib.addsub [\addsub(n=4)\]
Compiling architecture behavioural of entity xil_defaultlib.reg [\reg(n=6)\]
Compiling architecture behavioural of entity xil_defaultlib.mux [\mux(n=6)\]
Compiling architecture behavioural of entity xil_defaultlib.data_path [data_path_default]
Compiling architecture behavioural of entity xil_defaultlib.calc_core_board [calc_core_board_default]
Compiling architecture behavioural of entity xil_defaultlib.tb_rom_example
Built simulation snapshot tb_rom_example_behav
