test 1:
    add r1 r1 r2
    sub r3 r5 r4
    sub r2 r6 r4
    add r7 r7 4

    instr:
        1128
        23B0
        22D0
        1FE4

test 2: (using branch instruction)
    add r1 r1 r2
    sub r3 r5 r4
    JUMP      6
    sub r2 r6 r4
    add r7 r7 4
    mul r2 r4 r4
    or  r6 r6 17
    add r5 r5 1

    instr:
        1128
        23B0
        C805
        22D0
        1FE4
        3290
        8ED1
        1DA1

test 3: (without branch)
    add r1 r1 r2
    sub r3 r5 r4
    sub r2 r6 r4
    add r7 r7 4
    mul r2 r4 r4
    or  r6 r6 17
    add r5 r5 1

    instr:
	    1128
        23B0
        22D0
        1FE4
	    3290
	    8ED1
	    1DA1

test 4(testing logical operations):
    lsl r2 r2 3
    lsr r3 r3 r1
    Or r5 r5 r6
    And r4 r4 2

    instr:
        BA43
        D364
        85B8
        9C82