Partition Merge report for X68KeplerX
Mon Jul 17 14:49:57 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 Patches 0.07std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "eeprom_debug"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------------+
; Partition Merge Summary                                                                          ;
+------------------------------------+-------------------------------------------------------------+
; Partition Merge Status             ; Successful - Mon Jul 17 14:49:57 2023                       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 Patches 0.07std SJ Lite Edition ;
; Revision Name                      ; X68KeplerX                                                  ;
; Top-level Entity Name              ; X68KeplerX                                                  ;
; Family                             ; Cyclone IV E                                                ;
; Total logic elements               ; 19,097                                                      ;
;     Total combinational functions  ; 14,055                                                      ;
;     Dedicated logic registers      ; 10,031                                                      ;
; Total registers                    ; 10039                                                       ;
; Total pins                         ; 150                                                         ;
; Total virtual pins                 ; 0                                                           ;
; Total memory bits                  ; 124,861                                                     ;
; Embedded Multiplier 9-bit elements ; 4                                                           ;
; Total PLLs                         ; 4                                                           ;
+------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:eeprom_debug     ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:eeprom_debug     ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "eeprom_debug"                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------+---------------+-----------+----------------------------+-------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                        ; Type          ; Status    ; Partition Name             ; Netlist Type Used ; Actual Connection                                                                           ; Details                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------+---------------+-----------+----------------------------+-------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GreenPAK_EEPROM:greenpak_inst|RXIN[0]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[1]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[0]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[1]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[1]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[2]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[1]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[2]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[2]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[3]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[2]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[3]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[3]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[4]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[3]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[4]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[4]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[5]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[4]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[5]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[5]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[6]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[5]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[6]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[6]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[7]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[6]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[7]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[7]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[8]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|RXIN[7]                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; I2CIF:I2C|TXBUF[8]                                                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[0]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[0]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[0]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[0]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[1]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[1]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[1]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[1]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[2]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[2]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[2]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[2]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[3]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[3]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[3]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[3]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[4]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[4]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[4]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[4]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[5]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[5]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[5]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[5]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[6]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[6]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[6]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[6]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[7]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[7]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|TXOUT[7]                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|TXOUT[7]                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_error                                                     ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_error                                                     ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_error                                                     ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_error                                                     ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[0]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[0]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[0]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[0]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[1]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[1]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[1]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[1]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[2]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[2]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[2]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[2]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[3]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[3]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[3]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[3]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[4]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[4]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[4]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[4]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[5]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[5]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[5]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[5]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[6]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[6]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[6]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[6]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[7]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[7]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_input[7]                                                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_input[7]                                                  ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_we                                                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_we                                                        ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_we                                                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_we                                                        ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[0]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[0]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[1]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[1]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[2]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[2]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[3]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[3]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[4]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[4]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[5]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[5]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[6]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[6]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[7]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|address[7]                                     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[0]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[0]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[1]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[1]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[2]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[2]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[3]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[3]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[4]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[4]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[5]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[5]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[6]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[6]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[7]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|din[7]                                         ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[0]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[0]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[1]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[1]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[2]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[2]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[3]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[3]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[4]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[4]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[5]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[5]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[6]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[6]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[7]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram0|dout[7]                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GreenPAK_EEPROM:greenpak_inst|ram_we                                                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|ram_we                                                        ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|ram_we                                                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|ram_we                                                        ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|save_ack                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|save_ack                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|save_ack                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|save_ack                                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|save_req                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_save_req                                                                           ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|save_req                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_save_req                                                                           ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK                                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK                                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK                                          ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_CMD                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_CMD                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_CMD                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_CMD                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_VAL                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_VAL                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_VAL                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_VAL                                      ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_WAIT                                     ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_WAIT                                     ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_WAIT                                     ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_ERASE_BLOCK_WAIT                                     ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_IDLE                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_IDLE                                                 ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_IDLE                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_IDLE                                                 ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_AL                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_AL                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_AL                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_AL                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_AU                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_AU                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_AU                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_AU                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_FIN                                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_FIN                                   ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_FIN                                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_FIN                                   ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_WL                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_WL                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_WL                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_WL                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_WU                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_WU                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_WU                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_CHECK_CRC_WU                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_DATA                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_DATA                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_DATA                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_DATA                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_LOOP                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_LOOP                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_LOOP                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_LOOP                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SETUP                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SETUP                                           ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SETUP                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SETUP                                           ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SET_ADDR                                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SET_ADDR                                        ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SET_ADDR                                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SET_ADDR                                        ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SET_ADDR_VAL                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SET_ADDR_VAL                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SET_ADDR_VAL                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_SET_ADDR_VAL                                    ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_START                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_START                                           ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_START                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_READ_START                                           ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_CRC_L                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_CRC_L                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_CRC_L                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_CRC_L                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_CRC_U                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_CRC_U                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_CRC_U                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_CRC_U                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_WRITE_ADDR                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_WRITE_ADDR                                       ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_WRITE_ADDR                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_WRITE_ADDR                                       ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_WRITE_ADDR_VAL                                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_WRITE_ADDR_VAL                                   ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_WRITE_ADDR_VAL                                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_SET_WRITE_ADDR_VAL                                   ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_UPDATE_COUNT_L                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_UPDATE_COUNT_L                                       ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_UPDATE_COUNT_L                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_UPDATE_COUNT_L                                       ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_UPDATE_COUNT_U                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_UPDATE_COUNT_U                                       ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_UPDATE_COUNT_U                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_UPDATE_COUNT_U                                       ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_WAKEUP                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_WAKEUP~_wirecell                                     ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_WAKEUP                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_WAKEUP~_wirecell                                     ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_DATA                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_DATA                                           ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_DATA                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_DATA                                           ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_FIN                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_FIN                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_FIN                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_FIN                                            ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_WAIT                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_WAIT                                           ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_WAIT                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|state.IS_WRITE_WAIT                                           ; N/A                                                                                                                                                            ;
; gpeeprom_addr[0]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[0]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[0]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[0]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[1]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[1]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[1]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[1]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[2]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[2]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[2]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[2]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[3]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[3]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[3]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[3]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[4]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[4]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[4]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[4]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[5]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[5]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[5]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[5]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[6]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[6]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[6]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[6]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[7]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[7]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_addr[7]                                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_addr[7]                                                                            ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[0]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[0]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[0]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[0]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[1]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[1]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[1]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[1]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[2]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[2]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[2]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[2]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[3]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[3]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[3]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[3]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[4]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[4]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[4]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[4]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[5]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[5]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[5]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[5]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[6]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[6]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[6]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[6]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[7]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[7]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_in[7]                                                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_in[7]                                                                         ; N/A                                                                                                                                                            ;
; gpeeprom_data_out[0]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[0]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[1]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[1]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[2]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[2]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[3]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[3]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[4]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[4]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[5]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[5]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[6]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[6]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[7]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_out[7]                                                                        ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gpeeprom_data_word[0]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[0]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[0]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[0]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[10]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[10]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[10]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[10]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[11]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[11]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[11]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[11]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[12]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[12]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[12]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[12]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[13]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[13]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[13]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[13]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[14]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[14]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[14]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[14]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[15]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[15]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[15]                                                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[15]                                                                      ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[1]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[1]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[1]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[1]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[2]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[2]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[2]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[2]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[3]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[3]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[3]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[3]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[4]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[4]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[4]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[4]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[5]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[5]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[5]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[5]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[6]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[6]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[6]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[6]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[7]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[7]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[7]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[7]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[8]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[8]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[8]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[8]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[9]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[9]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_data_word[9]                                                                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_data_word[9]                                                                       ; N/A                                                                                                                                                            ;
; gpeeprom_we                                                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_we                                                                                 ; N/A                                                                                                                                                            ;
; gpeeprom_we                                                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; gpeeprom_we                                                                                 ; N/A                                                                                                                                                            ;
; i_as_n_d                                                                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; i_as_n_d~_wirecell                                                                          ; N/A                                                                                                                                                            ;
; i_as_n_d                                                                                    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; i_as_n_d~_wirecell                                                                          ; N/A                                                                                                                                                            ;
; keplerx_reg[0][0]                                                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; keplerx_reg[0][0]                                                                           ; N/A                                                                                                                                                            ;
; keplerx_reg[0][0]                                                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; keplerx_reg[0][0]                                                                           ; N/A                                                                                                                                                            ;
; keplerx_reg[0][1]                                                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; keplerx_reg[0][1]                                                                           ; N/A                                                                                                                                                            ;
; keplerx_reg[0][1]                                                                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; keplerx_reg[0][1]                                                                           ; N/A                                                                                                                                                            ;
; keplerx_req                                                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; keplerx_req                                                                                 ; N/A                                                                                                                                                            ;
; keplerx_req                                                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; keplerx_req                                                                                 ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[0]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[0]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[0]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[0]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[10]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[10]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[10]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[10]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[11]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[11]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[11]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[11]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[12]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[12]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[12]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[12]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[13]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[13]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[13]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[13]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[14]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[14]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[14]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[14]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[15]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[15]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[15]                                               ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[15]                                               ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[1]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[1]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[1]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[1]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[2]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[2]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[2]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[2]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[3]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[3]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[3]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[3]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[4]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[4]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[4]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[4]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[5]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[5]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[5]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[5]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[6]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[6]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[6]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[6]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[7]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[7]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[7]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[7]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[8]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[8]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[8]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[8]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[9]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[9]                                                ; N/A                                                                                                                                                            ;
; GreenPAK_EEPROM:greenpak_inst|crc_current[9]                                                ; post-fitting  ; connected ; Top                        ; post-synthesis    ; GreenPAK_EEPROM:greenpak_inst|crc_current[9]                                                ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~GND                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; eeprom_debug|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:eeprom_debug ; post-synthesis    ; sld_signaltap:eeprom_debug|~VCC                                                             ; N/A                                                                                                                                                            ;
; pClk50M                                                                                     ; post-fitting  ; connected ; Top                        ; post-synthesis    ; pClk50M                                                                                     ; N/A                                                                                                                                                            ;
; plldvi:plldvi_inst|altpll:altpll_component|plldvi_altpll:auto_generated|wire_pll1_locked    ; post-fitting  ; connected ; Top                        ; post-synthesis    ; plldvi:plldvi_inst|altpll:altpll_component|plldvi_altpll:auto_generated|wire_pll1_locked    ; N/A                                                                                                                                                            ;
; plldvi:plldvi_inst|altpll:altpll_component|plldvi_altpll:auto_generated|wire_pll1_locked    ; post-fitting  ; connected ; Top                        ; post-synthesis    ; plldvi:plldvi_inst|altpll:altpll_component|plldvi_altpll:auto_generated|wire_pll1_locked    ; N/A                                                                                                                                                            ;
; pllmain:pllmain_inst|altpll:altpll_component|pllmain_altpll:auto_generated|wire_pll1_locked ; post-fitting  ; connected ; Top                        ; post-synthesis    ; pllmain:pllmain_inst|altpll:altpll_component|pllmain_altpll:auto_generated|wire_pll1_locked ; N/A                                                                                                                                                            ;
; pllmain:pllmain_inst|altpll:altpll_component|pllmain_altpll:auto_generated|wire_pll1_locked ; post-fitting  ; connected ; Top                        ; post-synthesis    ; pllmain:pllmain_inst|altpll:altpll_component|pllmain_altpll:auto_generated|wire_pll1_locked ; N/A                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+---------------+-----------+----------------------------+-------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                  ;
+---------------------------------------------+--------+------------------+----------------------------+--------------------------------+
; Statistic                                   ; Top    ; sld_hub:auto_hub ; sld_signaltap:eeprom_debug ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------+------------------+----------------------------+--------------------------------+
; Estimated Total logic elements              ; 16670  ; 153              ; 2277                       ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; Total combinational functions               ; 13160  ; 127              ; 768                        ; 0                              ;
; Logic element usage by number of LUT inputs ;        ;                  ;                            ;                                ;
;     -- 4 input functions                    ; 5959   ; 56               ; 444                        ; 0                              ;
;     -- 3 input functions                    ; 4278   ; 35               ; 224                        ; 0                              ;
;     -- <=2 input functions                  ; 2923   ; 36               ; 100                        ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; Logic elements by mode                      ;        ;                  ;                            ;                                ;
;     -- normal mode                          ; 10640  ; 119              ; 699                        ; 0                              ;
;     -- arithmetic mode                      ; 2520   ; 8                ; 69                         ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; Total registers                             ; 7970   ; 90               ; 1979                       ; 0                              ;
;     -- Dedicated logic registers            ; 7962   ; 90               ; 1979                       ; 0                              ;
;     -- I/O registers                        ; 16     ; 0                ; 0                          ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; Virtual pins                                ; 0      ; 0                ; 0                          ; 0                              ;
; I/O pins                                    ; 150    ; 0                ; 0                          ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4      ; 0                ; 0                          ; 0                              ;
; Total memory bits                           ; 106685 ; 0                ; 18176                      ; 0                              ;
; Total RAM block bits                        ; 0      ; 0                ; 0                          ; 0                              ;
; JTAG                                        ; 1      ; 0                ; 0                          ; 0                              ;
; PLL                                         ; 0      ; 0                ; 0                          ; 4                              ;
; Double Data Rate I/O Output Circuitry       ; 4      ; 0                ; 0                          ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; Connections                                 ;        ;                  ;                            ;                                ;
;     -- Input Connections                    ; 9014   ; 133              ; 2859                       ; 4                              ;
;     -- Registered Input Connections         ; 8656   ; 101              ; 2287                       ; 0                              ;
;     -- Output Connections                   ; 2763   ; 285              ; 34                         ; 8928                           ;
;     -- Registered Output Connections        ; 212    ; 285              ; 0                          ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; Internal Connections                        ;        ;                  ;                            ;                                ;
;     -- Total Connections                    ; 83050  ; 974              ; 10866                      ; 8936                           ;
;     -- Registered Connections               ; 45766  ; 746              ; 8301                       ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; External Connections                        ;        ;                  ;                            ;                                ;
;     -- Top                                  ; 178    ; 122              ; 2549                       ; 8928                           ;
;     -- sld_hub:auto_hub                     ; 122    ; 20               ; 276                        ; 0                              ;
;     -- sld_signaltap:eeprom_debug           ; 2549   ; 276              ; 64                         ; 4                              ;
;     -- hard_block:auto_generated_inst       ; 8928   ; 0                ; 4                          ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; Partition Interface                         ;        ;                  ;                            ;                                ;
;     -- Input Ports                          ; 21     ; 45               ; 495                        ; 4                              ;
;     -- Output Ports                         ; 136    ; 62               ; 299                        ; 11                             ;
;     -- Bidir Ports                          ; 89     ; 0                ; 0                          ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; Registered Ports                            ;        ;                  ;                            ;                                ;
;     -- Registered Input Ports               ; 0      ; 4                ; 290                        ; 0                              ;
;     -- Registered Output Ports              ; 0      ; 29               ; 285                        ; 0                              ;
;                                             ;        ;                  ;                            ;                                ;
; Port Connectivity                           ;        ;                  ;                            ;                                ;
;     -- Input Ports driven by GND            ; 0      ; 0                ; 79                         ; 0                              ;
;     -- Output Ports driven by GND           ; 0      ; 28               ; 2                          ; 0                              ;
;     -- Input Ports driven by VCC            ; 0      ; 0                ; 17                         ; 0                              ;
;     -- Output Ports driven by VCC           ; 0      ; 0                ; 1                          ; 0                              ;
;     -- Input Ports with no Source           ; 0      ; 25               ; 146                        ; 0                              ;
;     -- Output Ports with no Source          ; 0      ; 0                ; 0                          ; 0                              ;
;     -- Input Ports with no Fanout           ; 0      ; 30               ; 160                        ; 2                              ;
;     -- Output Ports with no Fanout          ; 0      ; 29               ; 287                        ; 0                              ;
+---------------------------------------------+--------+------------------+----------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                 ;
+------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                 ; Partition ; Type          ; Location ; Status                                     ;
+------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; altera_reserved_tck                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tms                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pADC_CS_N                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pADC_CS_N                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pADC_CS_N~output                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pADC_SADDR                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pADC_SADDR                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pADC_SADDR~output                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pADC_SCLK                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pADC_SCLK                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pADC_SCLK~output                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pADC_SDAT                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pADC_SDAT                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pADC_SDAT~input                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pClk50M                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pClk50M                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pClk50M~input                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[0]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[0]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[0]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[10]                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[10]                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[10]~output                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[11]                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[11]                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[11]~output                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[12]                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[12]                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[12]~output                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[1]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[1]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[1]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[2]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[2]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[2]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[3]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[3]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[3]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[4]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[4]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[4]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[5]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[5]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[5]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[6]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[6]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[6]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[7]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[7]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[7]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[8]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[8]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[8]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_ADDR[9]                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_ADDR[9]                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_ADDR[9]~output                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_BA[0]                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_BA[0]                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_BA[0]~output                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_BA[1]                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_BA[1]                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_BA[1]~output                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_CAS_N                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_CAS_N                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_CAS_N~output                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_CKE                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_CKE                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_CKE~output                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_CLK                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_CLK                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_CLK~output                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_CS_N                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_CS_N                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_CS_N~output                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQM[0]                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_DQM[0]                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQM[0]~output                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQM[1]                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_DQM[1]                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQM[1]~output                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[0]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[0]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[0]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[10]                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[10]                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[10]~output                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[11]                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[11]                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[11]~output                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[12]                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[12]                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[12]~output                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[13]                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[13]                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[13]~output                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[14]                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[14]                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[14]~output                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[15]                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[15]                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[15]~output                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[1]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[1]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[1]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[2]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[2]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[2]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[3]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[3]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[3]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[4]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[4]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[4]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[5]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[5]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[5]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[6]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[6]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[6]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[7]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[7]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[7]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[8]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[8]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[8]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_DQ[9]                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pDRAM_DQ[9]                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pDRAM_DQ[9]~output                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_RAS_N                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_RAS_N                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_RAS_N~output                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pDRAM_WE_N                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pDRAM_WE_N                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pDRAM_WE_N~output                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pEPCS_ASDO                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pEPCS_ASDO                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pEPCS_ASDO~output                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pEPCS_DATA0                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pEPCS_DATA0                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pEPCS_DATA0~input                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pEPCS_DCLK                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pEPCS_DCLK                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pEPCS_DCLK~output                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pEPCS_NCSO                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pEPCS_NCSO                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pEPCS_NCSO~output                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[12]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[12]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[12]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[13]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[13]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[13]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[14]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[14]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[14]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[15]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[15]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[15]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[16]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[16]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[16]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[17]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[17]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[17]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[18]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[18]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[18]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[19]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[19]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[19]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[20]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[20]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[20]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[21]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[21]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[21]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[22]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[22]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[22]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[23]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[23]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[23]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[24]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[24]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[24]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[25]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[25]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[25]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[26]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[26]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[26]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[27]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[27]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[27]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[28]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[28]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[28]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[29]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[29]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[29]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[30]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[30]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[30]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[31]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[31]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[31]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[32]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[32]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[32]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0[33]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0[33]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0[33]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_00                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0_00                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_00~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_01                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0_01                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_01~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_04                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0_04                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_04~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_09                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO0_09                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_09~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_HDMI_CLK                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pGPIO0_HDMI_CLK                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_HDMI_CLK~output                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_HDMI_DATA0                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pGPIO0_HDMI_DATA0                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_HDMI_DATA0~output                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_HDMI_DATA1                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pGPIO0_HDMI_DATA1                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_HDMI_DATA1~output                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_HDMI_DATA2                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pGPIO0_HDMI_DATA2                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_HDMI_DATA2~output                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_IN[0]                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pGPIO0_IN[0]                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_IN[0]~input                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO0_IN[1]                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pGPIO0_IN[1]                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO0_IN[1]~input                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[0]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[0]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[0]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[10]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[10]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[10]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[11]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[11]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[11]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[12]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[12]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[12]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[13]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[13]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[13]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[14]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[14]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[14]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[15]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[15]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[15]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[16]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[16]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[16]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[17]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[17]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[17]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[18]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[18]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[18]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[19]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[19]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[19]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[1]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[1]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[1]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[20]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[20]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[20]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[21]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[21]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[21]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[22]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[22]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[22]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[23]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[23]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[23]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[24]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[24]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[24]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[25]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[25]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[25]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[26]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[26]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[26]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[27]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[27]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[27]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[28]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[28]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[28]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[29]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[29]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[29]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[2]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[2]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[2]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[30]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[30]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[30]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[31]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[31]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[31]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[32]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[32]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[32]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[33]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[33]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[33]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[3]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[3]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[3]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[4]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[4]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[4]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[5]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[5]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[5]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[6]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[6]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[6]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[7]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[7]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[7]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[8]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[8]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[8]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1[9]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO1[9]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1[9]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1_IN[0]                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pGPIO1_IN[0]                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1_IN[0]~input                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO1_IN[1]                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pGPIO1_IN[1]                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO1_IN[1]~input                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[0]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[0]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[0]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[10]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[10]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[10]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[11]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[11]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[11]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[12]                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[12]                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[12]~output                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[1]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[1]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[1]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[2]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[2]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[2]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[3]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[3]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[3]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[4]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[4]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[4]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[5]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[5]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[5]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[6]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[6]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[6]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[7]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[7]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[7]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[8]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[8]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[8]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2[9]                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- pGPIO2[9]                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2[9]~output                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2_IN[0]                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pGPIO2_IN[0]                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2_IN[0]~input                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2_IN[1]                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pGPIO2_IN[1]                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2_IN[1]~input                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pGPIO2_IN[2]                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pGPIO2_IN[2]                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pGPIO2_IN[2]~input                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pG_SENSOR_CS_N                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pG_SENSOR_CS_N                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pG_SENSOR_CS_N~output                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pG_SENSOR_INT                                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pG_SENSOR_INT                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pG_SENSOR_INT~input                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pI2C_SCLK                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pI2C_SCLK                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pI2C_SCLK~output                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pI2C_SDAT                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pI2C_SDAT                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pI2C_SDAT~input                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pKEY[0]                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pKEY[0]                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pKEY[0]~input                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pKEY[1]                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pKEY[1]                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pKEY[1]~input                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pLED[0]                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pLED[0]                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pLED[0]~output                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pLED[1]                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pLED[1]                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pLED[1]~output                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pLED[2]                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pLED[2]                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pLED[2]~output                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pLED[3]                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pLED[3]                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pLED[3]~output                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pLED[4]                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pLED[4]                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pLED[4]~output                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pLED[5]                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pLED[5]                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pLED[5]~output                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pLED[6]                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pLED[6]                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pLED[6]~output                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pLED[7]                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- pLED[7]                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- pLED[7]~output                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pSW[0]                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pSW[0]                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pSW[0]~input                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pSW[1]                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pSW[1]                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pSW[1]~input                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pSW[2]                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pSW[2]                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pSW[2]~input                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pSW[3]                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- pSW[3]                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- pSW[3]~input                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_addr_0_                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_addr_1_                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_addr_2_                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_addr_3_                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_addr_4_                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_addr_5_                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_addr_6_                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_addr_7_                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_in_0_                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_in_1_                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_in_2_                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_in_3_                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_in_4_                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_in_5_                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_in_6_                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_in_7_                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_0_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_10_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_11_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_12_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_13_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_14_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_15_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_1_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_2_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_3_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_4_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_5_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_6_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_7_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_8_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_data_word_9_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.gpeeprom_we                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_RXIN_0_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_RXIN_1_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_RXIN_2_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_RXIN_3_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_RXIN_4_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_RXIN_5_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_RXIN_6_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_RXIN_7_                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_TXOUT_0_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_TXOUT_1_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_TXOUT_2_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_TXOUT_3_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_TXOUT_4_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_TXOUT_5_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_TXOUT_6_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_TXOUT_7_                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_error                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_input_0_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_input_1_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_input_2_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_input_3_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_input_4_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_input_5_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_input_6_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_input_7_                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_crc_we                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_ram_we                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_save_ack                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_save_req                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_ERASE_BLOCK        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_ERASE_BLOCK_CMD    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_ERASE_BLOCK_VAL    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_ERASE_BLOCK_WAIT   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_IDLE               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_CHECK_CRC_AL  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_CHECK_CRC_AU  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_CHECK_CRC_FIN ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_CHECK_CRC_WL  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_CHECK_CRC_WU  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_DATA          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_LOOP          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_SETUP         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_SET_ADDR      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_SET_ADDR_VAL  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_READ_START         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_SET_CRC_L          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_SET_CRC_U          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_SET_WRITE_ADDR     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_SET_WRITE_ADDR_VAL ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_UPDATE_COUNT_L     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_UPDATE_COUNT_U     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_WAKEUP             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_WRITE_DATA         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_WRITE_FIN          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.greenpak_inst_state.IS_WRITE_WAIT         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.i_as_n_d                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.keplerx_reg_0__0_                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.keplerx_reg_0__1_                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
; pre_syn.bp.keplerx_req                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                      ;           ;               ;          ;                                            ;
+------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                    ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 19,097                                                                                      ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 14055                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 6459                                                                                        ;
;     -- 3 input functions                    ; 4537                                                                                        ;
;     -- <=2 input functions                  ; 3059                                                                                        ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 11458                                                                                       ;
;     -- arithmetic mode                      ; 2597                                                                                        ;
;                                             ;                                                                                             ;
; Total registers                             ; 10039                                                                                       ;
;     -- Dedicated logic registers            ; 10031                                                                                       ;
;     -- I/O registers                        ; 16                                                                                          ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 150                                                                                         ;
; Total memory bits                           ; 124861                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 4                                                                                           ;
;     -- PLLs                                 ; 4                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; pllmain:pllmain_inst|altpll:altpll_component|pllmain_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 8064                                                                                        ;
; Total fan-out                               ; 89478                                                                                       ;
; Average fan-out                             ; 3.49                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; Name                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; GreenPAK_EEPROM:greenpak_inst|ram_8x256:ram_nvm|altsyncram:BRAM_rtl_0|altsyncram_vd41:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048  ; None                                                    ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_eg:EG|altshift_taps:cyc40r_force_no_atten_rtl_0|shift_taps_rnm:auto_generated|altsyncram_5l31:altsyncram4|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 3            ; 26           ; 3            ; 26           ; 78    ; None                                                    ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_eg:EG|primitive_sr:u_cyc13r_cyc40r_attenlevel_sr|altshift_taps:sr_rtl_0|shift_taps_epm:auto_generated|altsyncram_eh81:altsyncram2|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 26           ; 14           ; 26           ; 14           ; 364   ; None                                                    ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_op:OP|altshift_taps:cyc41r_level_fp_sign_rtl_0|shift_taps_3om:auto_generated|altsyncram_ke81:altsyncram2|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 6            ; 48           ; 6            ; 48           ; 288   ; None                                                    ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_op:OP|altshift_taps:cyc49r_level_signed_rtl_0|shift_taps_qnm:auto_generated|altsyncram_ud81:altsyncram2|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32    ; None                                                    ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_op:OP|op_submdl_exprom:u_cyc46r_exprom|altsyncram:Ram0_rtl_0|altsyncram_5u81:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; ROM              ; 32           ; 45           ; --           ; --           ; 1440  ; db/X68KeplerX.rom0_op_submdl_exprom_b4151db9.hdl.mif    ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_op:OP|op_submdl_logsinrom:u_cyc42r_logsinrom|altsyncram:Ram0_rtl_0|altsyncram_8591:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 32           ; 46           ; --           ; --           ; 1472  ; db/X68KeplerX.rom0_op_submdl_logsinrom_d0182583.hdl.mif ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_pg:PG|altshift_taps:cyc18r_current_phase_rtl_0|shift_taps_6pm:auto_generated|altsyncram_ug81:altsyncram2|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 21           ; 20           ; 21           ; 20           ; 420   ; None                                                    ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_pg:PG|altshift_taps:cyc9r_previous_phase_rtl_0|shift_taps_2om:auto_generated|altsyncram_ie81:altsyncram2|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 5            ; 39           ; 5            ; 39           ; 195   ; None                                                    ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_pg:PG|pg_submdl_fnumrom:u_cyc6r_fnumrom|altsyncram:Ram0_rtl_0|altsyncram_cu81:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; ROM              ; 64           ; 17           ; --           ; --           ; 1088  ; db/X68KeplerX.rom0_pg_submdl_fnumrom_50c09750.hdl.mif   ;
; OPM_IKAOPM:OPM|IKAOPM:ikaopm_u0|IKAOPM_reg:REG|primitive_sr:d32reg_mode_sr.u_amen_reg|altshift_taps:sr_rtl_0|shift_taps_8pm:auto_generated|altsyncram_2h81:altsyncram2|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 30           ; 40           ; 30           ; 40           ; 1200  ; None                                                    ;
; e6258:adpcm|calcadpcm:adpcm|tbl6258:diftbl|altsyncram:altsyncram_component|altsyncram_ors3:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; 512          ; 12           ; --           ; --           ; 6144  ; ./RTL/adpcm/tbl6258.mif                                 ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|jt10_adpcma_lut:u_lut|altsyncram:lut_rtl_0|altsyncram_gk81:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM              ; 392          ; 12           ; --           ; --           ; 4704  ; db/X68KeplerX.ram0_jt10_adpcma_lut_9b216935.hdl.mif     ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:addr2_rtl_0|shift_taps_96n:auto_generated|altsyncram_b961:altsyncram4|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 3            ; 39           ; 3            ; 39           ; 117   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:skip1_rtl_0|shift_taps_g4n:auto_generated|altsyncram_6va1:altsyncram2|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 4            ; 9            ; 4            ; 9            ; 36    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_lnm:auto_generated|altsyncram_md81:altsyncram2|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 3            ; 10           ; 3            ; 10           ; 30    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|altshift_taps:bits_rtl_0|shift_taps_g7n:auto_generated|altsyncram_a5b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 10           ; 84           ; 10           ; 84           ; 840   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|altshift_taps:bits_rtl_1|shift_taps_n5n:auto_generated|altsyncram_ava1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 9            ; 4            ; 9            ; 4            ; 36    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch|altshift_taps:bits_rtl_0|shift_taps_26n:auto_generated|altsyncram_a2b1:altsyncram2|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 4            ; 29           ; 4            ; 29           ; 116   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_4e81:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560  ; db/X68KeplerX.ram0_jt12_exprom_ef3db0f0.hdl.mif         ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_op:u_op|jt12_logsin:u_logsin|altsyncram:sinelut_rtl_0|altsyncram_mc81:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072  ; db/X68KeplerX.ram0_jt12_logsin_ed1e88d6.hdl.mif         ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_snm:auto_generated|altsyncram_5e81:altsyncram2|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 4            ; 52           ; 4            ; 52           ; 208   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_pad|altshift_taps:bits_rtl_0|shift_taps_o5n:auto_generated|altsyncram_k1b1:altsyncram2|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 3            ; 10           ; 3            ; 10           ; 30    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_phsh|altshift_taps:bits_rtl_0|shift_taps_97n:auto_generated|altsyncram_u4b1:altsyncram2|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 22           ; 11           ; 22           ; 11           ; 242   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_phsh|altshift_taps:bits_rtl_1|shift_taps_b7n:auto_generated|altsyncram_15b1:altsyncram2|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:0:U|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_9671:auto_generated|ALTSYNCRAM                                                                ; AUTO ; ROM              ; 128          ; 8            ; --           ; --           ; 1024  ; db/X68KeplerX.ram0_jt49_exp_c5515c4d.hdl.mif            ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|altshift_taps:x5_rtl_0|shift_taps_a6n:auto_generated|altsyncram_2961:altsyncram4|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 3            ; 25           ; 3            ; 25           ; 75    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm:u_decoder|jt10_adpcma_lut:u_lut|altsyncram:lut_rtl_0|altsyncram_gk81:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM              ; 392          ; 12           ; --           ; --           ; 4704  ; db/X68KeplerX.ram0_jt10_adpcma_lut_9b216935.hdl.mif     ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_cnt:u_cnt|altshift_taps:addr1_rtl_0|shift_taps_s5n:auto_generated|altsyncram_l1b1:altsyncram2|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 2            ; 21           ; 2            ; 21           ; 42    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt10_adpcm_drvA:gen_adpcm.u_adpcm_a|jt10_adpcm_gain:u_gain|altshift_taps:lracl2_rtl_0|shift_taps_g4n:auto_generated|altsyncram_6va1:altsyncram2|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 4            ; 9            ; 4            ; 9            ; 36    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_eg:u_eg|altshift_taps:eg_V_rtl_0|shift_taps_lnm:auto_generated|altsyncram_md81:altsyncram2|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 3            ; 10           ; 3            ; 10           ; 30    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|altshift_taps:bits_rtl_0|shift_taps_g7n:auto_generated|altsyncram_a5b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 10           ; 84           ; 10           ; 84           ; 840   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch|altshift_taps:bits_rtl_1|shift_taps_n5n:auto_generated|altsyncram_ava1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 9            ; 4            ; 9            ; 4            ; 36    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch|altshift_taps:bits_rtl_0|shift_taps_26n:auto_generated|altsyncram_a2b1:altsyncram2|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 4            ; 29           ; 4            ; 29           ; 116   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom|altsyncram:explut_jt51_rtl_0|altsyncram_4e81:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560  ; db/X68KeplerX.ram0_jt12_exprom_ef3db0f0.hdl.mif         ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_op:u_op|jt12_logsin:u_logsin|altsyncram:sinelut_rtl_0|altsyncram_mc81:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072  ; db/X68KeplerX.ram0_jt12_logsin_ed1e88d6.hdl.mif         ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh|altshift_taps:bits_rtl_0|shift_taps_snm:auto_generated|altsyncram_5e81:altsyncram2|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 4            ; 52           ; 4            ; 52           ; 208   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_pad|altshift_taps:bits_rtl_0|shift_taps_o5n:auto_generated|altsyncram_k1b1:altsyncram2|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 3            ; 10           ; 3            ; 10           ; 30    ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_phsh|altshift_taps:bits_rtl_0|shift_taps_97n:auto_generated|altsyncram_u4b1:altsyncram2|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 22           ; 11           ; 22           ; 11           ; 242   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_phsh|altshift_taps:bits_rtl_1|shift_taps_b7n:auto_generated|altsyncram_15b1:altsyncram2|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160   ; None                                                    ;
; eMercury:mercury0|jt10:\GEN1:1:U|jt12_top:u_jt12|jt49:gen_ssg.u_psg|jt49_exp:u_exp|altsyncram:lut_rtl_0|altsyncram_9671:auto_generated|ALTSYNCRAM                                                                ; AUTO ; ROM              ; 128          ; 8            ; --           ; --           ; 1024  ; db/X68KeplerX.ram0_jt49_exp_c5515c4d.hdl.mif            ;
; eMercury:mercury0|opna_adpcm_rom:ADPCMA0|altsyncram:BRAM_rtl_0|altsyncram_2h41:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                                                    ;
; em3802:midi|datfifo:rxfifo|altsyncram:RAM_rtl_0|altsyncram_cdc1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024  ; None                                                    ;
; em3802:midi|datfifo:txfifo|altsyncram:RAM_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                    ;
; i2s_decoder:I2S_dec_pi|altshift_taps:i2s_data_v_rtl_0|shift_taps_u5n:auto_generated|altsyncram_02b1:altsyncram2|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 15           ; 2            ; 15           ; 2            ; 30    ; None                                                    ;
; sld_signaltap:eeprom_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_j924:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 128          ; 142          ; 128          ; 142          ; 18176 ; None                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 21.1.0 Build 842 10/21/2021 Patches 0.07std SJ Lite Edition
    Info: Processing started: Mon Jul 17 14:49:54 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off X68KeplerX -c X68KeplerX --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:eeprom_debug"
Critical Warning (35025): Partially connected in-system debug instance "eeprom_debug" to 253 of its 317 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (15899): PLL "pllmain:pllmain_inst|altpll:altpll_component|pllmain_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/db/pllmain_altpll.v Line: 51
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pKEY[0]" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 16
    Warning (15610): No output dependent on input pin "pKEY[1]" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 16
    Warning (15610): No output dependent on input pin "pEPCS_DATA0" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 35
    Warning (15610): No output dependent on input pin "pG_SENSOR_INT" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 41
    Warning (15610): No output dependent on input pin "pI2C_SDAT" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 43
    Warning (15610): No output dependent on input pin "pADC_SDAT" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 49
    Warning (15610): No output dependent on input pin "pGPIO2_IN[0]" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 53
    Warning (15610): No output dependent on input pin "pGPIO2_IN[1]" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 53
    Warning (15610): No output dependent on input pin "pGPIO2_IN[2]" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 53
Info (21057): Implemented 20627 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 89 bidirectional pins
    Info (21061): Implemented 19354 logic cells
    Info (21064): Implemented 1106 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4776 megabytes
    Info: Processing ended: Mon Jul 17 14:49:57 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


