v 20070708 1
C 40500 59400 1 0 0 resistor-2.sym
{
T 40700 59700 5 10 1 1 0 0 1
refdes=R1
}
C 41900 58200 1 90 0 capacitor-1.sym
{
T 42000 58800 5 10 1 1 0 0 1
refdes=C1
T 41000 58400 5 10 0 0 90 0 1
symversion=0.1
}
C 41600 57800 1 0 0 gnd-1.sym
C 43300 57800 1 0 0 gnd-1.sym
C 43600 58200 1 90 0 capacitor-1.sym
{
T 43700 58800 5 10 1 1 0 0 1
refdes=C2
T 42700 58400 5 10 0 0 90 0 1
symversion=0.1
}
C 42100 59400 1 0 0 resistor-2.sym
{
T 42300 59700 5 10 1 1 0 0 1
refdes=R2
}
N 40500 59500 40200 59500 4
N 41700 59500 41700 59100 4
N 41400 59500 42100 59500 4
N 43400 59500 43400 59100 4
N 41700 58200 41700 58100 4
N 43400 58200 43400 58100 4
C 44900 57800 1 0 0 gnd-1.sym
C 45200 58200 1 90 0 capacitor-1.sym
{
T 45300 58800 5 10 1 1 0 0 1
refdes=C3
T 44300 58400 5 10 0 0 90 0 1
symversion=0.1
}
C 43800 59400 1 0 0 resistor-2.sym
{
T 44000 59700 5 10 1 1 0 0 1
refdes=R3
}
N 45000 59500 45000 59100 4
N 45000 58200 45000 58100 4
N 43000 59500 43800 59500 4
N 44700 59500 45700 59500 4
C 45700 59300 1 0 0 interpage_to-1.sym
{
T 46000 59900 5 10 0 0 0 0 1
device=interpage_to
T 46400 59500 5 10 1 1 0 4 1
pages=V_out
}
C 40200 59700 1 180 0 interpage_from-1.sym
{
T 39900 59100 5 10 0 0 180 0 1
device=interpage_from
T 39500 59500 5 10 1 1 180 4 1
pages=V_in
}
