digraph "CFG for '_Z11vector_ataniPKfiiPfii' function" {
	label="CFG for '_Z11vector_ataniPKfiiPfii' function";

	Node0x5c728b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %45\l|{<s0>T|<s1>F}}"];
	Node0x5c728b0:s0 -> Node0x5c747e0;
	Node0x5c728b0:s1 -> Node0x5c74870;
	Node0x5c747e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = mul nsw i32 %16, %3\l  %20 = add nsw i32 %19, %2\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = tail call float @llvm.fabs.f32(float %23)\l  %25 = fcmp ogt float %24, 1.000000e+00\l  %26 = tail call float @llvm.amdgcn.rcp.f32(float %24)\l  %27 = select i1 %25, float %26, float %24\l  %28 = fmul float %27, %27\l  %29 = tail call float @llvm.fmuladd.f32(float %28, float 0x3F65A54B00000000,\l... float 0xBF8F4B2180000000)\l  %30 = tail call float @llvm.fmuladd.f32(float %28, float %29, float\l... 0x3FA53F67E0000000)\l  %31 = tail call float @llvm.fmuladd.f32(float %28, float %30, float\l... 0xBFB2FA9AE0000000)\l  %32 = tail call float @llvm.fmuladd.f32(float %28, float %31, float\l... 0x3FBB263640000000)\l  %33 = tail call float @llvm.fmuladd.f32(float %28, float %32, float\l... 0xBFC22C1CC0000000)\l  %34 = tail call float @llvm.fmuladd.f32(float %28, float %33, float\l... 0x3FC99717E0000000)\l  %35 = tail call float @llvm.fmuladd.f32(float %28, float %34, float\l... 0xBFD5554C40000000)\l  %36 = fmul float %28, %35\l  %37 = tail call float @llvm.fmuladd.f32(float %27, float %36, float %27)\l  %38 = fsub float 0x3FF921FB60000000, %37\l  %39 = select i1 %25, float %38, float %37\l  %40 = tail call float @llvm.copysign.f32(float %39, float %23)\l  %41 = mul nsw i32 %16, %6\l  %42 = add nsw i32 %41, %5\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %4, i64 %43\l  store float %40, float addrspace(1)* %44, align 4, !tbaa !7\l  br label %45\l}"];
	Node0x5c747e0 -> Node0x5c74870;
	Node0x5c74870 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
