Protel Design System Design Rule Check
PCB File : C:\Users\walke\repos\circuits-2024\Altium Board Designs\STM32_display_test_board\STM32_display_test_board.PcbDoc
Date     : 8/13/2023
Time     : 9:12:51 PM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (10.366mil < 12.992mil) Between Pad J3-(4106.063mil,4167.126mil) on Multi-Layer And Pad J3-A12(4087.953mil,4125mil) on Top Layer(SIG/PWR) 
   Violation between Clearance Constraint: (8.263mil < 12.992mil) Between Pad J3-(4106.063mil,4167.126mil) on Multi-Layer And Pad J3-A9(4119.449mil,4125mil) on Top Layer(SIG/PWR) 
   Violation between Clearance Constraint: (6.894mil < 12.992mil) Between Pad J3-(4106.063mil,4167.126mil) on Multi-Layer And Pad J3-B1(4099.764mil,4125mil) on Top Layer(SIG/PWR) 
   Violation between Clearance Constraint: (10.366mil < 12.992mil) Between Pad J3-(4333.622mil,4167.126mil) on Multi-Layer And Pad J3-A1(4351.732mil,4125mil) on Top Layer(SIG/PWR) 
   Violation between Clearance Constraint: (8.263mil < 12.992mil) Between Pad J3-(4333.622mil,4167.126mil) on Multi-Layer And Pad J3-A4(4320.236mil,4125mil) on Top Layer(SIG/PWR) 
   Violation between Clearance Constraint: (6.894mil < 12.992mil) Between Pad J3-(4333.622mil,4167.126mil) on Multi-Layer And Pad J3-B12(4339.921mil,4125mil) on Top Layer(SIG/PWR) 
   Violation between Clearance Constraint: (12.795mil < 12.992mil) Between Pad J3-A1(4351.732mil,4125mil) on Top Layer(SIG/PWR) And Pad J3-S1(4390.118mil,4148.228mil) on Multi-Layer 
   Violation between Clearance Constraint: (12.795mil < 12.992mil) Between Pad J3-A12(4087.953mil,4125mil) on Top Layer(SIG/PWR) And Pad J3-S2(4049.567mil,4148.228mil) on Multi-Layer 
Rule Violations :8

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=7.874mil) (Max=78.74mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=248.031mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=19.685mil) (Max=248.031mil) (IsPad)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=3.937mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.89mil < 3.937mil) Between Pad J3-(4106.063mil,4167.126mil) on Multi-Layer And Pad J3-B1(4099.764mil,4125mil) on Top Layer(SIG/PWR) [Top Solder] Mask Sliver [3.89mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.89mil < 3.937mil) Between Pad J3-(4333.622mil,4167.126mil) on Multi-Layer And Pad J3-B12(4339.921mil,4125mil) on Top Layer(SIG/PWR) [Top Solder] Mask Sliver [3.89mil]
Rule Violations :2

Processing Rule : Silk To Solder Mask (Clearance=5.906mil) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 10
Waived Violations : 0
Time Elapsed        : 00:00:02