# 반도체 응용 회로 실습 장비 SACT
---
 

<img src="SACT.png" alt="sact01" style="width: 80%;">


## Manual Index
---

### Chapter 1. SACT Overviewe

#### [1-1. SACT Overview](https://github.com/hanback-lab/SACT/blob/main/01_Preferences/1-1.SACT%20Overview.md)

#### [1-2. Tool Install](https://github.com/hanback-lab/SACT/blob/main/01_Preferences/1-2.Tool%20Install.md)

#### [1-3. Gettiung Started](https://github.com/hanback-lab/SACT/blob/main/01_Preferences/1-3.Getting%20Started.md)

<br>

### Chapter 2. Basic Logic Gate]

#### [2-1. NOT Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-01.NOT.md)

#### [2-2. AND Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-02.AND.md)

#### [2-3. OR Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-03.OR.md)

#### [2-4. NAND Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-04.NAND.md)

#### [2-5. NOR Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-05.NOR.md)

#### [2-6. XOR Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-06.XOR.md)

#### [2-7. XNOR Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-07.XNOR.md)

#### [2-8. Buffer](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-08.Buffer.md)

#### [2-9. 3 input AND Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-09.AND3.md)

#### [2-10. 3 input OR Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-10.OR3.md)

#### [2-11. 3 input XOR Gate](https://github.com/hanback-lab/SACT/blob/main/02_Logic_Gate/2-11.XOR3.md)

<br>

### Chapter 3. Combination Logic Gate

#### [3-1. Half Adder](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-01.HA.md)

#### [3-2. Full Adder - 1](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-02.FA.md)

#### [3-3. Full Adder - 2](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-03.HAFA.md)

#### [3-4. Half Substractor ](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-04.HS.md)

#### [3-5. Full Substractor - 1](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-05.FS.md)

#### [3-6. Full Substractor - 2](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-06.HSFS.md)

#### [3-7. 4bit Adder/Substrator](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-07.4bit_Adder_Sub.md)

#### [3-8. Encoder - 1](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-08.ENCODER.md)

#### [3-9. Encoder - 2](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-09.ENCODER2.md)

#### [3-10. Decoter](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-10.DECODER.md)

#### [3-11. BCE to Segment Decoder](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-11.BCD2SEG.md)

#### [3-12. MUX](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-12.MUX.md)

#### [3-13. DEMUX](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-13.DEMUX.md)

#### [3-14. Comparator](https://github.com/hanback-lab/SACT/blob/main/03_Combination_Logic/3-14.Comparator.md)

<br>

### Chapter 4. Sequencial Logic

#### [4-1. Latch](https://github.com/hanback-lab/SACT/blob/main/04_Sequencial_Logic/4-1.LATCH.md)

#### [4-2. SR Flip Flop](https://github.com/hanback-lab/SACT/blob/main/04_Sequencial_Logic/4-2.SRFF.md)

#### [4-3. JK Flip Flop](https://github.com/hanback-lab/SACT/blob/main/04_Sequencial_Logic/4-3.JKFF.md)

#### [4-4. D Flip Flop](https://github.com/hanback-lab/SACT/blob/main/04_Sequencial_Logic/4-4.DFF.md)

#### [4-5. T Flip Flop](https://github.com/hanback-lab/SACT/blob/main/04_Sequencial_Logic/4-5.TFF.md)

#### [4-6. Parallel Register](https://github.com/hanback-lab/SACT/blob/main/04_Sequencial_Logic/4-6.Parallel_Register.md)

#### [4-7. Shift Register](https://github.com/hanback-lab/SACT/blob/main/04_Sequencial_Logic/4-7.Shift_Register.md)

#### [4-8. Moore Machine](https://github.com/hanback-lab/SACT/blob/main/04_Sequencial_Logic/4-8.MOORE_MACHINE.md)

#### [4-9. Mealy Machine](https://github.com/hanback-lab/SACT/blob/main/04_Sequencial_Logic/4-9.MEALY_MACHINE.md)

<br>

### Chapter 5. Register

#### [5-1. PIPO](https://github.com/hanback-lab/SACT/blob/main/05_Register/5-1.PIPO.md)

#### [5-2. SISO](https://github.com/hanback-lab/SACT/blob/main/05_Register/5-2.SISO.md)

#### [5-3. PISO](https://github.com/hanback-lab/SACT/blob/main/05_Register/5-3.PISO.md)

#### [5-4. PISO](https://github.com/hanback-lab/SACT/blob/main/05_Register/5-4.SIPO.md)

<br>

### Chapter 6. Counter

#### [6-1. Asynchorous Counter](https://github.com/hanback-lab/SACT/blob/main/06_Counter/6-1.ASYNC_CNT.md)

#### [6-2. Synchorous Counter](https://github.com/hanback-lab/SACT/blob/main/06_Counter/6-2.SYNC_CNT.md)

#### [6-3. Timing Simulation](https://github.com/hanback-lab/SACT/blob/main/06_Counter/6-3.TIMING.md)

#### [6-4. MOD Counter](https://github.com/hanback-lab/SACT/blob/main/06_Counter/6-4.MOD_CNT.md)

<br>

### Chapter 7. Memory

#### [7-1. RAM](https://github.com/hanback-lab/SACT/blob/main/07_Memory/8-1.RAM.md)

#### [7-2. ROM](https://github.com/hanback-lab/SACT/blob/main/07_Memory/8-2.ROM.md)


<br>

### Chapter 8. Project-Traffic Light

#### [8-1. Traffic Light ](https://github.com/hanback-lab/SACT/blob/main/08_Project_Traffic/9-1.TRAFFIC_LIGHT.md)

#### [8-2. MOD 10 Counter](https://github.com/hanback-lab/SACT/blob/main/08_Project_Traffic/9-2.CNT_MOD10.md)

#### [8-3. 4bit Comparator](https://github.com/hanback-lab/SACT/blob/main/08_Project_Traffic/9-3.COMPARE4.md)

#### [8-4. One way Traffic Light](https://github.com/hanback-lab/SACT/blob/main/08_Project_Traffic/9-4.ONE_WAY.md)

#### [8-5. 4 way Traffic Light](https://github.com/hanback-lab/SACT/blob/main/08_Project_Traffic/9-5.TRAFFIC_LIGHT.md)

<br>

### Chapter 9. Project-Calcualtor

#### [9-1. Calculator](https://github.com/hanback-lab/SACT/blob/main/09_Project2_Calculator/10-1._Calculator.md)

#### [9-2. 4bit Adder / Subtractor](https://github.com/hanback-lab/SACT/blob/main/09_Project2_Calculator/10-2.Add_Sub.md)

#### [9-3. 4bit Multiplier](https://github.com/hanback-lab/SACT/blob/main/09_Project2_Calculator/10-3.Multiplexer.md)

#### [9-4. 4bit Divider]
#### [9-5. 4bit Calculator]

### Chapter 10. Project-Watch

#### [10-1. Watch]
#### [10-2. MOD 60 Counter]
#### [10-3. Segment Array Display Controller]
#### [10-4. Watch (Miniute / Second )]


### Chapter 11. Project-DoorLock

#### [11-1. DoorLock]
#### [11-2. KeyPads Controller]
#### [11-3. 4bit 4 Shift Register]
#### [11-4. DoorLock Controller]

### Chapter 12. Appendix - Pin MAP

#### [12. SACT-PinMAP]





