#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 13 12:34:14 2020
# Process ID: 5975
# Current directory: /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant_0_3_synth_1
# Command line: vivado -log design_1_AXI4StreamConstant_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI4StreamConstant_0_3.tcl
# Log file: /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant_0_3_synth_1/design_1_AXI4StreamConstant_0_3.vds
# Journal file: /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant_0_3_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_AXI4StreamConstant_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joaovieira/reconfigurable_computing/xilinx/ip_repo/AXI4StreamGenerator_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joaovieira/reconfigurable_computing/xilinx/ip_repo/AXI4StreamConstant_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_AXI4StreamConstant_0_3 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6021 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.434 ; gain = 85.859 ; free physical = 264 ; free virtual = 8195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI4StreamConstant_0_3' [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ip/design_1_AXI4StreamConstant_0_3/synth/design_1_AXI4StreamConstant_0_3.vhd:68]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'AXI4StreamConstant_v1_0' declared at '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ipshared/9d0f/hdl/AXI4StreamConstant_v1_0.vhd:5' bound to instance 'U0' of component 'AXI4StreamConstant_v1_0' [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ip/design_1_AXI4StreamConstant_0_3/synth/design_1_AXI4StreamConstant_0_3.vhd:102]
INFO: [Synth 8-638] synthesizing module 'AXI4StreamConstant_v1_0' [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ipshared/9d0f/hdl/AXI4StreamConstant_v1_0.vhd:20]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI4StreamConstant_v1_0' (1#1) [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ipshared/9d0f/hdl/AXI4StreamConstant_v1_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI4StreamConstant_0_3' (2#1) [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ip/design_1_AXI4StreamConstant_0_3/synth/design_1_AXI4StreamConstant_0_3.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.191 ; gain = 131.617 ; free physical = 264 ; free virtual = 8196
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.191 ; gain = 131.617 ; free physical = 262 ; free virtual = 8194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.191 ; gain = 131.617 ; free physical = 262 ; free virtual = 8194
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.812 ; gain = 0.000 ; free physical = 112 ; free virtual = 7934
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.812 ; gain = 0.000 ; free physical = 112 ; free virtual = 7934
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1883.812 ; gain = 2.000 ; free physical = 114 ; free virtual = 7931
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1883.812 ; gain = 412.238 ; free physical = 159 ; free virtual = 7978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1883.812 ; gain = 412.238 ; free physical = 158 ; free virtual = 7978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1883.812 ; gain = 412.238 ; free physical = 160 ; free virtual = 7979
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m00_axis_tlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1883.816 ; gain = 412.242 ; free physical = 148 ; free virtual = 7968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI4StreamConstant_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U0/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/m00_axis_tlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[63] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[62] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[61] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[60] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[59] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[58] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[57] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[56] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[55] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[54] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[53] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[52] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[51] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[50] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[49] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[48] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[47] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[46] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[45] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[44] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[43] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[42] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[41] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[40] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[39] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[38] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[37] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[36] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[35] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[34] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[33] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[32] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tdata[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant_0_3 has port m00_axis_tstrb[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1883.816 ; gain = 412.242 ; free physical = 130 ; free virtual = 7955
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1892.812 ; gain = 421.238 ; free physical = 134 ; free virtual = 7780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1892.812 ; gain = 421.238 ; free physical = 134 ; free virtual = 7780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1902.824 ; gain = 431.250 ; free physical = 136 ; free virtual = 7782
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1902.828 ; gain = 431.254 ; free physical = 132 ; free virtual = 7779
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1902.828 ; gain = 431.254 ; free physical = 132 ; free virtual = 7779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1902.828 ; gain = 431.254 ; free physical = 131 ; free virtual = 7778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1902.828 ; gain = 431.254 ; free physical = 131 ; free virtual = 7778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1902.828 ; gain = 431.254 ; free physical = 131 ; free virtual = 7778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1902.828 ; gain = 431.254 ; free physical = 131 ; free virtual = 7778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT4   |     4|
|5     |LUT5   |    35|
|6     |LUT6   |     1|
|7     |FDRE   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------------+------+
|      |Instance |Module                  |Cells |
+------+---------+------------------------+------+
|1     |top      |                        |    85|
|2     |  U0     |AXI4StreamConstant_v1_0 |    85|
+------+---------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1902.828 ; gain = 431.254 ; free physical = 131 ; free virtual = 7778
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1902.828 ; gain = 150.633 ; free physical = 186 ; free virtual = 7834
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1902.832 ; gain = 431.254 ; free physical = 186 ; free virtual = 7834
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.824 ; gain = 0.000 ; free physical = 104 ; free virtual = 7760
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1908.824 ; gain = 448.844 ; free physical = 164 ; free virtual = 7819
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.824 ; gain = 0.000 ; free physical = 163 ; free virtual = 7819
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant_0_3_synth_1/design_1_AXI4StreamConstant_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI4StreamConstant_0_3, cache-ID = 71bbe9503e078b97
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.832 ; gain = 0.000 ; free physical = 160 ; free virtual = 7820
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant_0_3_synth_1/design_1_AXI4StreamConstant_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI4StreamConstant_0_3_utilization_synth.rpt -pb design_1_AXI4StreamConstant_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 13 12:35:31 2020...
