<profile>

<section name = "Vitis HLS Report for 'rx_process_ibh_64_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:12 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 4.780 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 12.800 ns, 12.800 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2028, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 141, -</column>
<column name="Register">-, -, 636, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln58_fu_268_p2">+, 0, 0, 30, 23, 7</column>
<column name="add_ln67_fu_283_p2">+, 0, 0, 23, 16, 1</column>
<column name="and_ln368_1_fu_325_p2">and, 0, 0, 96, 96, 96</column>
<column name="and_ln368_2_fu_331_p2">and, 0, 0, 96, 96, 96</column>
<column name="and_ln368_fu_361_p2">and, 0, 0, 96, 96, 96</column>
<column name="ap_condition_173">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_179">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_399">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_104_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln58_fu_274_p2">icmp, 0, 0, 15, 23, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op82_write_state3">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op95_write_state3">or, 0, 0, 2, 1, 1</column>
<column name="or_ln70_1_fu_398_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln70_2_fu_410_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln70_fu_388_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_2_fu_337_p2">or, 0, 0, 96, 96, 96</column>
<column name="p_Result_s_fu_376_p2">or, 0, 0, 96, 96, 96</column>
<column name="select_ln70_fu_403_p3">select, 0, 0, 16, 1, 1</column>
<column name="shl_ln368_1_fu_370_p2">shl, 0, 0, 311, 96, 96</column>
<column name="shl_ln368_2_fu_307_p2">shl, 0, 0, 311, 96, 96</column>
<column name="shl_ln368_3_fu_313_p2">shl, 0, 0, 311, 2, 96</column>
<column name="shl_ln368_fu_349_p2">shl, 0, 0, 311, 64, 96</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln368_1_fu_319_p2">xor, 0, 0, 96, 96, 2</column>
<column name="xor_ln368_fu_355_p2">xor, 0, 0, 96, 96, 2</column>
<column name="xor_ln70_fu_393_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_bth_idx_flag_1_i_phi_fu_177_p6">13, 3, 1, 3</column>
<column name="ap_phi_mux_bth_idx_new_0_i_phi_fu_153_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_bth_idx_new_1_i_phi_fu_191_p6">13, 3, 16, 48</column>
<column name="ap_phi_mux_bth_ready_flag_0_i_phi_fu_142_p4">13, 3, 1, 3</column>
<column name="ap_phi_mux_bth_ready_flag_1_i_phi_fu_163_p6">13, 3, 1, 3</column>
<column name="ap_phi_mux_metaWritten_flag_1_i_phi_fu_204_p6">13, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter2_t_reg_215">13, 3, 96, 288</column>
<column name="bth_header_V">9, 2, 96, 192</column>
<column name="rx_ibh2exh_MetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_ibh2fsm_MetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_ibh2shiftFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_udp2ibFifo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_t_reg_215">96, 0, 96, 0</column>
<column name="ap_phi_reg_pp0_iter2_t_reg_215">96, 0, 96, 0</column>
<column name="bth_header_V">96, 0, 96, 0</column>
<column name="bth_idx">16, 0, 16, 0</column>
<column name="bth_ready">1, 0, 1, 0</column>
<column name="bth_ready_load_reg_569">1, 0, 1, 0</column>
<column name="currWord_data_V_reg_554">64, 0, 64, 0</column>
<column name="currWord_last_V_reg_560">1, 0, 1, 0</column>
<column name="icmp_ln58_reg_582">1, 0, 1, 0</column>
<column name="metaWritten">1, 0, 1, 0</column>
<column name="metaWritten_load_reg_578">1, 0, 1, 0</column>
<column name="rx_udp2ibFifo_read_reg_549">128, 0, 128, 0</column>
<column name="rx_udp2ibFifo_read_reg_549_pp0_iter1_reg">128, 0, 128, 0</column>
<column name="tmp_i_reg_545">1, 0, 1, 0</column>
<column name="tmp_i_reg_545_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_process_ibh&lt;64&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rx_process_ibh&lt;64&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rx_process_ibh&lt;64&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rx_process_ibh&lt;64&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rx_process_ibh&lt;64&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rx_process_ibh&lt;64&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rx_process_ibh&lt;64&gt;, return value</column>
<column name="rx_udp2ibFifo_dout">in, 128, ap_fifo, rx_udp2ibFifo, pointer</column>
<column name="rx_udp2ibFifo_num_data_valid">in, 2, ap_fifo, rx_udp2ibFifo, pointer</column>
<column name="rx_udp2ibFifo_fifo_cap">in, 2, ap_fifo, rx_udp2ibFifo, pointer</column>
<column name="rx_udp2ibFifo_empty_n">in, 1, ap_fifo, rx_udp2ibFifo, pointer</column>
<column name="rx_udp2ibFifo_read">out, 1, ap_fifo, rx_udp2ibFifo, pointer</column>
<column name="rx_ibh2shiftFifo_din">out, 128, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_ibh2shiftFifo_num_data_valid">in, 2, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_ibh2shiftFifo_fifo_cap">in, 2, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_ibh2shiftFifo_full_n">in, 1, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_ibh2shiftFifo_write">out, 1, ap_fifo, rx_ibh2shiftFifo, pointer</column>
<column name="rx_ibh2fsm_MetaFifo_din">out, 119, ap_fifo, rx_ibh2fsm_MetaFifo, pointer</column>
<column name="rx_ibh2fsm_MetaFifo_num_data_valid">in, 2, ap_fifo, rx_ibh2fsm_MetaFifo, pointer</column>
<column name="rx_ibh2fsm_MetaFifo_fifo_cap">in, 2, ap_fifo, rx_ibh2fsm_MetaFifo, pointer</column>
<column name="rx_ibh2fsm_MetaFifo_full_n">in, 1, ap_fifo, rx_ibh2fsm_MetaFifo, pointer</column>
<column name="rx_ibh2fsm_MetaFifo_write">out, 1, ap_fifo, rx_ibh2fsm_MetaFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_din">out, 32, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_num_data_valid">in, 2, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_fifo_cap">in, 2, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_full_n">in, 1, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
<column name="rx_ibh2exh_MetaFifo_write">out, 1, ap_fifo, rx_ibh2exh_MetaFifo, pointer</column>
</table>
</item>
</section>
</profile>
