// Seed: 2804296635
module module_0 #(
    parameter id_20 = 32'd88,
    parameter id_21 = 32'd74
) (
    output wand id_0,
    input wire id_1,
    output tri id_2,
    output tri id_3,
    input wire id_4,
    input tri0 id_5,
    output wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    output wand id_9,
    input wand id_10
    , id_17,
    input tri module_0,
    input tri id_12,
    input supply0 id_13,
    input wand id_14,
    input wor id_15
);
  id_18 :
  assert property (@(posedge id_1) id_14)
  else $display;
  assign module_1.id_5 = 0;
  wire id_19;
  always @(posedge 1'h0);
  generate
    defparam id_20.id_21 = 1;
    assign id_9 = (1'h0);
  endgenerate
endmodule
module module_1 (
    input  tri   id_0,
    input  wor   id_1,
    input  wand  id_2,
    output logic id_3,
    input  tri0  id_4,
    input  tri   id_5,
    output wor   id_6
);
  wire id_8;
  always id_3 <= #1 1;
  id_9 :
  assert property (@(posedge (1)) 1)
  else $display;
  wire id_10, id_11;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_6,
      id_6,
      id_4,
      id_1,
      id_6,
      id_5,
      id_2,
      id_6,
      id_2,
      id_4,
      id_5,
      id_2,
      id_1,
      id_2
  );
endmodule
