
exe/HC32F46x_GCC.elf:     file format elf32-littlearm


Disassembly of section .vectors:

00000000 <__Vectors>:
   0:	20027000 	andcs	r7, r2, r0
   4:	000037fd 	strdeq	r3, [r0], -sp
   8:	00000c6d 	andeq	r0, r0, sp, ror #24
   c:	00000c75 	andeq	r0, r0, r5, ror ip
  10:	00000c7d 	andeq	r0, r0, sp, ror ip
  14:	00000c85 	andeq	r0, r0, r5, lsl #25
  18:	00000c8d 	andeq	r0, r0, sp, lsl #25
	...
  2c:	00000c95 	muleq	r0, r5, ip
  30:	00000c9d 	muleq	r0, sp, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000ca5 	andeq	r0, r0, r5, lsr #25
  3c:	00000cad 	andeq	r0, r0, sp, lsr #25
  40:	00000cb5 			; <UNDEFINED> instruction: 0x00000cb5
  44:	00000cc5 	andeq	r0, r0, r5, asr #25
  48:	00000cd5 	ldrdeq	r0, [r0], -r5
  4c:	00000ce5 	andeq	r0, r0, r5, ror #25
  50:	00000cf5 	strdeq	r0, [r0], -r5
  54:	00000d05 	andeq	r0, r0, r5, lsl #26
  58:	00000d15 	andeq	r0, r0, r5, lsl sp
  5c:	00000d25 	andeq	r0, r0, r5, lsr #26
  60:	00000d35 	andeq	r0, r0, r5, lsr sp
  64:	00000d45 	andeq	r0, r0, r5, asr #26
  68:	00000d55 	andeq	r0, r0, r5, asr sp
  6c:	00000d65 	andeq	r0, r0, r5, ror #26
  70:	00000d75 	andeq	r0, r0, r5, ror sp
  74:	00000d85 	andeq	r0, r0, r5, lsl #27
  78:	00000d95 	muleq	r0, r5, sp
  7c:	00000da5 	andeq	r0, r0, r5, lsr #27
  80:	00000db5 			; <UNDEFINED> instruction: 0x00000db5
  84:	00000dc5 	andeq	r0, r0, r5, asr #27
  88:	00000dd5 	ldrdeq	r0, [r0], -r5
  8c:	00000de5 	andeq	r0, r0, r5, ror #27
  90:	00000df5 	strdeq	r0, [r0], -r5
  94:	00000e05 	andeq	r0, r0, r5, lsl #28
  98:	00000e15 	andeq	r0, r0, r5, lsl lr
  9c:	00000e25 	andeq	r0, r0, r5, lsr #28
  a0:	00000e35 	andeq	r0, r0, r5, lsr lr
  a4:	00000e45 	andeq	r0, r0, r5, asr #28
  a8:	00000e55 	andeq	r0, r0, r5, asr lr
  ac:	00000e65 	andeq	r0, r0, r5, ror #28
  b0:	00000e75 	andeq	r0, r0, r5, ror lr
  b4:	00000e85 	andeq	r0, r0, r5, lsl #29
  b8:	00000e95 	muleq	r0, r5, lr
  bc:	00000ea5 	andeq	r0, r0, r5, lsr #29
  c0:	00000eb5 			; <UNDEFINED> instruction: 0x00000eb5
  c4:	00000ec9 	andeq	r0, r0, r9, asr #29
  c8:	00000edd 	ldrdeq	r0, [r0], -sp
  cc:	00000ef1 	strdeq	r0, [r0], -r1
  d0:	00000f05 	andeq	r0, r0, r5, lsl #30
  d4:	00000f19 	andeq	r0, r0, r9, lsl pc
  d8:	00000f2d 	andeq	r0, r0, sp, lsr #30
  dc:	00000f41 	andeq	r0, r0, r1, asr #30
  e0:	00000f55 	andeq	r0, r0, r5, asr pc
  e4:	00000f69 	andeq	r0, r0, r9, ror #30
  e8:	00000f7d 	andeq	r0, r0, sp, ror pc
  ec:	00000f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
  f0:	00000fa5 	andeq	r0, r0, r5, lsr #31
  f4:	00000fb9 			; <UNDEFINED> instruction: 0x00000fb9
  f8:	00000fcd 	andeq	r0, r0, sp, asr #31
  fc:	00000fe1 	andeq	r0, r0, r1, ror #31
 100:	00000ff5 	strdeq	r0, [r0], -r5
 104:	00001009 	andeq	r1, r0, r9
 108:	0000101d 	andeq	r1, r0, sp, lsl r0
 10c:	00001031 	andeq	r1, r0, r1, lsr r0
 110:	00001045 	andeq	r1, r0, r5, asr #32
 114:	00001059 	andeq	r1, r0, r9, asr r0
 118:	0000106d 	andeq	r1, r0, sp, rrx
 11c:	00001081 	andeq	r1, r0, r1, lsl #1
 120:	00001095 	muleq	r0, r5, r0
 124:	000010a9 	andeq	r1, r0, r9, lsr #1
 128:	000010bd 	strheq	r1, [r0], -sp
 12c:	000010d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
 130:	000010e5 	andeq	r1, r0, r5, ror #1
 134:	000010f9 	strdeq	r1, [r0], -r9
 138:	0000110d 	andeq	r1, r0, sp, lsl #2
 13c:	00001121 	andeq	r1, r0, r1, lsr #2
 140:	00001135 	andeq	r1, r0, r5, lsr r1
 144:	00001149 	andeq	r1, r0, r9, asr #2
 148:	0000115d 	andeq	r1, r0, sp, asr r1
 14c:	00001171 	andeq	r1, r0, r1, ror r1
 150:	00001185 	andeq	r1, r0, r5, lsl #3
 154:	00001199 	muleq	r0, r9, r1
 158:	000011ad 	andeq	r1, r0, sp, lsr #3
 15c:	000011c1 	andeq	r1, r0, r1, asr #3
 160:	000011d5 	ldrdeq	r1, [r0], -r5
 164:	000011e9 	andeq	r1, r0, r9, ror #3
 168:	000011fd 	strdeq	r1, [r0], -sp
 16c:	00001211 	andeq	r1, r0, r1, lsl r2
 170:	00001225 	andeq	r1, r0, r5, lsr #4
 174:	00001239 	andeq	r1, r0, r9, lsr r2
 178:	0000124d 	andeq	r1, r0, sp, asr #4
 17c:	00001261 	andeq	r1, r0, r1, ror #4
 180:	00001275 	andeq	r1, r0, r5, ror r2
 184:	00001289 	andeq	r1, r0, r9, lsl #5
 188:	0000129d 	muleq	r0, sp, r2
 18c:	000012b1 			; <UNDEFINED> instruction: 0x000012b1
 190:	000012c5 	andeq	r1, r0, r5, asr #5
 194:	000012d9 	ldrdeq	r1, [r0], -r9
 198:	000012ed 	andeq	r1, r0, sp, ror #5
 19c:	00001301 	andeq	r1, r0, r1, lsl #6
 1a0:	00001315 	andeq	r1, r0, r5, lsl r3
 1a4:	00001329 	andeq	r1, r0, r9, lsr #6
 1a8:	0000133d 	andeq	r1, r0, sp, lsr r3
 1ac:	00001351 	andeq	r1, r0, r1, asr r3
 1b0:	00001365 	andeq	r1, r0, r5, ror #6
 1b4:	00001379 	andeq	r1, r0, r9, ror r3
 1b8:	0000138d 	andeq	r1, r0, sp, lsl #7
 1bc:	000013a1 	andeq	r1, r0, r1, lsr #7
 1c0:	000013b5 			; <UNDEFINED> instruction: 0x000013b5
 1c4:	000013c9 	andeq	r1, r0, r9, asr #7
 1c8:	000013dd 	ldrdeq	r1, [r0], -sp
 1cc:	000013f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
 1d0:	00001405 	andeq	r1, r0, r5, lsl #8
 1d4:	00001419 	andeq	r1, r0, r9, lsl r4
 1d8:	0000142d 	andeq	r1, r0, sp, lsr #8
 1dc:	00001441 	andeq	r1, r0, r1, asr #8
 1e0:	00001455 	andeq	r1, r0, r5, asr r4
 1e4:	00001469 	andeq	r1, r0, r9, ror #8
 1e8:	0000147d 	andeq	r1, r0, sp, ror r4
 1ec:	00001491 	muleq	r0, r1, r4
 1f0:	000014a5 	andeq	r1, r0, r5, lsr #9
 1f4:	000014b9 			; <UNDEFINED> instruction: 0x000014b9
 1f8:	000014cd 	andeq	r1, r0, sp, asr #9
 1fc:	000014e1 	andeq	r1, r0, r1, ror #9
 200:	000014f5 	strdeq	r1, [r0], -r5
 204:	00001509 	andeq	r1, r0, r9, lsl #10
 208:	0000151d 	andeq	r1, r0, sp, lsl r5
 20c:	00001531 	andeq	r1, r0, r1, lsr r5
 210:	00001545 	andeq	r1, r0, r5, asr #10
 214:	00001559 	andeq	r1, r0, r9, asr r5
 218:	0000156d 	andeq	r1, r0, sp, ror #10
 21c:	00001581 	andeq	r1, r0, r1, lsl #11
 220:	00001595 	muleq	r0, r5, r5
 224:	000015a9 	andeq	r1, r0, r9, lsr #11
 228:	000015bd 			; <UNDEFINED> instruction: 0x000015bd
 22c:	000015d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
 230:	000015e5 	andeq	r1, r0, r5, ror #11
 234:	000015f9 	strdeq	r1, [r0], -r9
 238:	0000160d 	andeq	r1, r0, sp, lsl #12
 23c:	00001621 	andeq	r1, r0, r1, lsr #12
 240:	00001635 	andeq	r1, r0, r5, lsr r6
 244:	000017c5 	andeq	r1, r0, r5, asr #15
 248:	00001b43 	andeq	r1, r0, r3, asr #22
 24c:	00001c39 	andeq	r1, r0, r9, lsr ip
 250:	00001fbd 			; <UNDEFINED> instruction: 0x00001fbd
 254:	00003880 	andeq	r3, r0, r0, lsl #17
 258:	00003880 	andeq	r3, r0, r0, lsl #17
 25c:	00003880 	andeq	r3, r0, r0, lsl #17
 260:	0000214d 	andeq	r2, r0, sp, asr #2
 264:	00002485 	andeq	r2, r0, r5, lsl #9
 268:	00002721 	andeq	r2, r0, r1, lsr #14
 26c:	00002955 	andeq	r2, r0, r5, asr r9
 270:	00002a6d 	andeq	r2, r0, sp, ror #20
 274:	00002c9d 	muleq	r0, sp, ip
 278:	00002f31 	andeq	r2, r0, r1, lsr pc
 27c:	00003071 	andeq	r3, r0, r1, ror r0

Disassembly of section .icg_sec:

00000400 <u32ICG>:

/*******************************************************************************
 * Local variable definitions ('static')
 ******************************************************************************/
#if defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */
const uint32_t u32ICG[] __attribute__((section(".icg_sec"))) =
 400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 40c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 410:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 414:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 418:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 41c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .text:

00000420 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)  // Update SystemCoreClock variable
{
    uint8_t tmp = 0u;
    uint32_t plln = 19u, pllp = 1u, pllm = 0u, pllsource = 0u;

    tmp = M4_SYSREG->CMU_CKSWR_f.CKSW;
     420:	4b25      	ldr	r3, [pc, #148]	; (4b8 <SystemCoreClockUpdate+0x98>)
     422:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
     426:	f003 0307 	and.w	r3, r3, #7
    switch (tmp)
     42a:	2b05      	cmp	r3, #5
     42c:	d842      	bhi.n	4b4 <SystemCoreClockUpdate+0x94>
     42e:	e8df f003 	tbb	[pc, r3]
     432:	100b0703 	andne	r0, fp, r3, lsl #14
     436:	4b201914 	blmi	80688e <__ram_ret_data_start+0x802ffe>
    {
        case 0x00:  /* use internal high speed RC */
            SystemCoreClock = HRC_VALUE;
     43a:	4a21      	ldr	r2, [pc, #132]	; (4c0 <SystemCoreClockUpdate+0xa0>)
     43c:	601a      	str	r2, [r3, #0]
            break;
     43e:	4770      	bx	lr
        case 0x01:  /* use internal middle speed RC */
            SystemCoreClock = MRC_VALUE;
     440:	4b1e      	ldr	r3, [pc, #120]	; (4bc <SystemCoreClockUpdate+0x9c>)
     442:	4a20      	ldr	r2, [pc, #128]	; (4c4 <SystemCoreClockUpdate+0xa4>)
     444:	601a      	str	r2, [r3, #0]
            break;
     446:	4770      	bx	lr
        case 0x02:  /* use internal low speed RC */
            SystemCoreClock = LRC_VALUE;
     448:	4b1c      	ldr	r3, [pc, #112]	; (4bc <SystemCoreClockUpdate+0x9c>)
     44a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     44e:	601a      	str	r2, [r3, #0]
            break;
     450:	4770      	bx	lr
        case 0x03:  /* use external high speed RC */
            SystemCoreClock = XTAL_VALUE;
     452:	4b1a      	ldr	r3, [pc, #104]	; (4bc <SystemCoreClockUpdate+0x9c>)
     454:	4a1b      	ldr	r2, [pc, #108]	; (4c4 <SystemCoreClockUpdate+0xa4>)
     456:	601a      	str	r2, [r3, #0]
            break;
     458:	4770      	bx	lr
        case 0x04:  /* use external low speed RC */
            SystemCoreClock = XTAL32_VALUE;
     45a:	4b18      	ldr	r3, [pc, #96]	; (4bc <SystemCoreClockUpdate+0x9c>)
     45c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     460:	601a      	str	r2, [r3, #0]
            break;
     462:	4770      	bx	lr
        case 0x05:  /* use MPLL */
            /* PLLCLK = ((pllsrc / pllm) * plln) / pllp */
            pllsource = M4_SYSREG->CMU_PLLCFGR_f.PLLSRC;
     464:	4a14      	ldr	r2, [pc, #80]	; (4b8 <SystemCoreClockUpdate+0x98>)
     466:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
            plln = M4_SYSREG->CMU_PLLCFGR_f.MPLLN;
     46a:	f8d2 0100 	ldr.w	r0, [r2, #256]	; 0x100
     46e:	f3c0 2008 	ubfx	r0, r0, #8, #9
            pllp = M4_SYSREG->CMU_PLLCFGR_f.MPLLP;
     472:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
     476:	0f1b      	lsrs	r3, r3, #28
            pllm = M4_SYSREG->CMU_PLLCFGR_f.MPLLM;
     478:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
     47c:	f002 021f 	and.w	r2, r2, #31
            /* use exteranl high speed OSC as PLL source */
            if (0ul == pllsource)
     480:	f011 0f80 	tst.w	r1, #128	; 0x80
     484:	d10b      	bne.n	49e <SystemCoreClockUpdate+0x7e>
            {
                SystemCoreClock = (XTAL_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     486:	3201      	adds	r2, #1
     488:	490e      	ldr	r1, [pc, #56]	; (4c4 <SystemCoreClockUpdate+0xa4>)
     48a:	fbb1 f2f2 	udiv	r2, r1, r2
     48e:	fb00 2202 	mla	r2, r0, r2, r2
     492:	3301      	adds	r3, #1
     494:	fbb2 f3f3 	udiv	r3, r2, r3
     498:	4a08      	ldr	r2, [pc, #32]	; (4bc <SystemCoreClockUpdate+0x9c>)
     49a:	6013      	str	r3, [r2, #0]
     49c:	4770      	bx	lr
            }
            /* use interanl high RC as PLL source */
            else if (1ul == pllsource)
            {
                SystemCoreClock = (HRC_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     49e:	3201      	adds	r2, #1
     4a0:	4907      	ldr	r1, [pc, #28]	; (4c0 <SystemCoreClockUpdate+0xa0>)
     4a2:	fbb1 f2f2 	udiv	r2, r1, r2
     4a6:	fb00 2202 	mla	r2, r0, r2, r2
     4aa:	3301      	adds	r3, #1
     4ac:	fbb2 f3f3 	udiv	r3, r2, r3
     4b0:	4a02      	ldr	r2, [pc, #8]	; (4bc <SystemCoreClockUpdate+0x9c>)
     4b2:	6013      	str	r3, [r2, #0]
            {
                /* Reserved */
            }
            break;
    }
}
     4b4:	4770      	bx	lr
     4b6:	bf00      	nop
     4b8:	40054000 	andmi	r4, r5, r0
     4bc:	1fff8000 	svcne	0x00ff8000
     4c0:	00f42400 	rscseq	r2, r4, r0, lsl #8
     4c4:	007a1200 	rsbseq	r1, sl, r0, lsl #4

000004c8 <SystemInit>:
{
     4c8:	b508      	push	{r3, lr}
    SystemCoreClockUpdate();
     4ca:	f7ff ffa9 	bl	420 <SystemCoreClockUpdate>
}
     4ce:	bd08      	pop	{r3, pc}

000004d0 <enNvicBackup>:
 **
 ** retval Ok                           Ok, Backup and disable sucessfully.
 **
 *****************************************************************************/
en_result_t enNvicBackup(void)
{
     4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    en_result_t enRet = Ok;

    /* Backup NVIC set enable register for IRQ0~143*/
    for (u8Cnt = 0u; u8Cnt < 5u; u8Cnt++)
    {
        NVIC_ISER_BAK[u8Cnt] = NVIC->ISER[u8Cnt];
     4d4:	4aca      	ldr	r2, [pc, #808]	; (800 <enNvicBackup+0x330>)
     4d6:	6811      	ldr	r1, [r2, #0]
     4d8:	4bca      	ldr	r3, [pc, #808]	; (804 <enNvicBackup+0x334>)
     4da:	6019      	str	r1, [r3, #0]
     4dc:	6851      	ldr	r1, [r2, #4]
     4de:	6059      	str	r1, [r3, #4]
     4e0:	6891      	ldr	r1, [r2, #8]
     4e2:	6099      	str	r1, [r3, #8]
     4e4:	68d1      	ldr	r1, [r2, #12]
     4e6:	60d9      	str	r1, [r3, #12]
     4e8:	6912      	ldr	r2, [r2, #16]
     4ea:	611a      	str	r2, [r3, #16]
     4ec:	2200      	movs	r2, #0
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     4ee:	2401      	movs	r4, #1
     4f0:	48c3      	ldr	r0, [pc, #780]	; (800 <enNvicBackup+0x330>)
     4f2:	f102 0380 	add.w	r3, r2, #128	; 0x80
     4f6:	095b      	lsrs	r3, r3, #5
     4f8:	fa04 f102 	lsl.w	r1, r4, r2
     4fc:	3320      	adds	r3, #32
     4fe:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     502:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     506:	f3bf 8f6f 	isb	sy
     50a:	3201      	adds	r2, #1
    }

    /* Disable share vector */
    for (u8Cnt = 128u; u8Cnt < 144u; u8Cnt++)
     50c:	2a10      	cmp	r2, #16
     50e:	d1f0      	bne.n	4f2 <enNvicBackup+0x22>
     510:	2200      	movs	r2, #0
        NVIC_DisableIRQ((IRQn_Type)u8Cnt);
    }

    for (u8Cnt = 0u; u8Cnt < 128u; u8Cnt++)
    {
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * u8Cnt));
     512:	48bd      	ldr	r0, [pc, #756]	; (808 <enNvicBackup+0x338>)
                    {
                        NVIC_DisableIRQ((IRQn_Type)u8Cnt);
                    }
                    break;
                case INT_PORT_EIRQ12:
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     514:	f8df 9324 	ldr.w	r9, [pc, #804]	; 83c <enNvicBackup+0x36c>
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     518:	f8df 8324 	ldr.w	r8, [pc, #804]	; 840 <enNvicBackup+0x370>
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     51c:	f8df e324 	ldr.w	lr, [pc, #804]	; 844 <enNvicBackup+0x374>
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     520:	f8df c324 	ldr.w	ip, [pc, #804]	; 848 <enNvicBackup+0x378>
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     524:	4fb9      	ldr	r7, [pc, #740]	; (80c <enNvicBackup+0x33c>)
                    if (Reset == bM4_INTC_WUPEN_SCIWEN)
     526:	4eba      	ldr	r6, [pc, #744]	; (810 <enNvicBackup+0x340>)
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     528:	4dba      	ldr	r5, [pc, #744]	; (814 <enNvicBackup+0x344>)
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     52a:	4cbb      	ldr	r4, [pc, #748]	; (818 <enNvicBackup+0x348>)
     52c:	e069      	b.n	602 <enNvicBackup+0x132>
            switch (stcIntSel->INTSEL)
     52e:	2b02      	cmp	r3, #2
     530:	f000 81ca 	beq.w	8c8 <enNvicBackup+0x3f8>
     534:	d918      	bls.n	568 <enNvicBackup+0x98>
     536:	2b03      	cmp	r3, #3
     538:	f000 81db 	beq.w	8f2 <enNvicBackup+0x422>
     53c:	2b04      	cmp	r3, #4
     53e:	d15b      	bne.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN4)
     540:	4bb6      	ldr	r3, [pc, #728]	; (81c <enNvicBackup+0x34c>)
     542:	681b      	ldr	r3, [r3, #0]
     544:	2b00      	cmp	r3, #0
     546:	d157      	bne.n	5f8 <enNvicBackup+0x128>
     548:	094b      	lsrs	r3, r1, #5
     54a:	f001 0a1f 	and.w	sl, r1, #31
     54e:	2101      	movs	r1, #1
     550:	fa01 f10a 	lsl.w	r1, r1, sl
     554:	3320      	adds	r3, #32
     556:	f8df a2a8 	ldr.w	sl, [pc, #680]	; 800 <enNvicBackup+0x330>
     55a:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     55e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     562:	f3bf 8f6f 	isb	sy
     566:	e047      	b.n	5f8 <enNvicBackup+0x128>
            switch (stcIntSel->INTSEL)
     568:	2b00      	cmp	r3, #0
     56a:	f000 8198 	beq.w	89e <enNvicBackup+0x3ce>
     56e:	2b01      	cmp	r3, #1
     570:	d142      	bne.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN1)
     572:	4bab      	ldr	r3, [pc, #684]	; (820 <enNvicBackup+0x350>)
     574:	681b      	ldr	r3, [r3, #0]
     576:	2b00      	cmp	r3, #0
     578:	d13e      	bne.n	5f8 <enNvicBackup+0x128>
     57a:	094b      	lsrs	r3, r1, #5
     57c:	f001 0a1f 	and.w	sl, r1, #31
     580:	2101      	movs	r1, #1
     582:	fa01 f10a 	lsl.w	r1, r1, sl
     586:	3320      	adds	r3, #32
     588:	f8df a274 	ldr.w	sl, [pc, #628]	; 800 <enNvicBackup+0x330>
     58c:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     594:	f3bf 8f6f 	isb	sy
     598:	e02e      	b.n	5f8 <enNvicBackup+0x128>
            switch (stcIntSel->INTSEL)
     59a:	2b06      	cmp	r3, #6
     59c:	f000 81d3 	beq.w	946 <enNvicBackup+0x476>
     5a0:	2b07      	cmp	r3, #7
     5a2:	d129      	bne.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN7)
     5a4:	4b9f      	ldr	r3, [pc, #636]	; (824 <enNvicBackup+0x354>)
     5a6:	681b      	ldr	r3, [r3, #0]
     5a8:	bb33      	cbnz	r3, 5f8 <enNvicBackup+0x128>
     5aa:	094b      	lsrs	r3, r1, #5
     5ac:	f001 0a1f 	and.w	sl, r1, #31
     5b0:	2101      	movs	r1, #1
     5b2:	fa01 f10a 	lsl.w	r1, r1, sl
     5b6:	3320      	adds	r3, #32
     5b8:	f8df a244 	ldr.w	sl, [pc, #580]	; 800 <enNvicBackup+0x330>
     5bc:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     5c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     5c4:	f3bf 8f6f 	isb	sy
     5c8:	e016      	b.n	5f8 <enNvicBackup+0x128>
            switch (stcIntSel->INTSEL)
     5ca:	2b52      	cmp	r3, #82	; 0x52
     5cc:	f000 80d9 	beq.w	782 <enNvicBackup+0x2b2>
     5d0:	d960      	bls.n	694 <enNvicBackup+0x1c4>
     5d2:	f5b3 7fd0 	cmp.w	r3, #416	; 0x1a0
     5d6:	f000 80fd 	beq.w	7d4 <enNvicBackup+0x304>
     5da:	f240 8090 	bls.w	6fe <enNvicBackup+0x22e>
     5de:	f240 1ab1 	movw	sl, #433	; 0x1b1
     5e2:	4553      	cmp	r3, sl
     5e4:	f000 8132 	beq.w	84c <enNvicBackup+0x37c>
     5e8:	f5b3 7fd9 	cmp.w	r3, #434	; 0x1b2
     5ec:	f000 8143 	beq.w	876 <enNvicBackup+0x3a6>
     5f0:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
     5f4:	f000 809c 	beq.w	730 <enNvicBackup+0x260>
     5f8:	3201      	adds	r2, #1
    for (u8Cnt = 0u; u8Cnt < 128u; u8Cnt++)
     5fa:	f012 0f80 	tst.w	r2, #128	; 0x80
     5fe:	f040 8235 	bne.w	a6c <enNvicBackup+0x59c>
     602:	b2d1      	uxtb	r1, r2
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * u8Cnt));
     604:	eb01 0a00 	add.w	sl, r1, r0
     608:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        u32WakeupSrc = stcIntSel->INTSEL;
     60c:	f8da 3000 	ldr.w	r3, [sl]
     610:	f3c3 0308 	ubfx	r3, r3, #0, #9
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     614:	f103 0b50 	add.w	fp, r3, #80	; 0x50
     618:	f3cb 0b08 	ubfx	fp, fp, #0, #9
     61c:	f1bb 0f02 	cmp.w	fp, #2
     620:	d90e      	bls.n	640 <enNvicBackup+0x170>
     622:	f503 7be0 	add.w	fp, r3, #448	; 0x1c0
     626:	f3cb 0b08 	ubfx	fp, fp, #0, #9
     62a:	f1bb 0f17 	cmp.w	fp, #23
     62e:	f200 8222 	bhi.w	a76 <enNvicBackup+0x5a6>
     632:	4b7d      	ldr	r3, [pc, #500]	; (828 <enNvicBackup+0x358>)
     634:	fa23 fb0b 	lsr.w	fp, r3, fp
     638:	f01b 0f01 	tst.w	fp, #1
     63c:	f000 8222 	beq.w	a84 <enNvicBackup+0x5b4>
            switch (stcIntSel->INTSEL)
     640:	f8da 3000 	ldr.w	r3, [sl]
     644:	f3c3 0308 	ubfx	r3, r3, #0, #9
     648:	2b0c      	cmp	r3, #12
     64a:	f000 81d0 	beq.w	9ee <enNvicBackup+0x51e>
     64e:	d8bc      	bhi.n	5ca <enNvicBackup+0xfa>
     650:	2b05      	cmp	r3, #5
     652:	f000 8163 	beq.w	91c <enNvicBackup+0x44c>
     656:	f67f af6a 	bls.w	52e <enNvicBackup+0x5e>
     65a:	2b08      	cmp	r3, #8
     65c:	f000 8188 	beq.w	970 <enNvicBackup+0x4a0>
     660:	d99b      	bls.n	59a <enNvicBackup+0xca>
     662:	2b0a      	cmp	r3, #10
     664:	f000 8199 	beq.w	99a <enNvicBackup+0x4ca>
     668:	f200 81ac 	bhi.w	9c4 <enNvicBackup+0x4f4>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN9)
     66c:	4b6f      	ldr	r3, [pc, #444]	; (82c <enNvicBackup+0x35c>)
     66e:	681b      	ldr	r3, [r3, #0]
     670:	2b00      	cmp	r3, #0
     672:	d1c1      	bne.n	5f8 <enNvicBackup+0x128>
     674:	094b      	lsrs	r3, r1, #5
     676:	f001 0a1f 	and.w	sl, r1, #31
     67a:	2101      	movs	r1, #1
     67c:	fa01 f10a 	lsl.w	r1, r1, sl
     680:	3320      	adds	r3, #32
     682:	f8df a17c 	ldr.w	sl, [pc, #380]	; 800 <enNvicBackup+0x330>
     686:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     68a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     68e:	f3bf 8f6f 	isb	sy
     692:	e7b1      	b.n	5f8 <enNvicBackup+0x128>
            switch (stcIntSel->INTSEL)
     694:	2b0f      	cmp	r3, #15
     696:	f000 81d4 	beq.w	a42 <enNvicBackup+0x572>
     69a:	d917      	bls.n	6cc <enNvicBackup+0x1fc>
     69c:	2b40      	cmp	r3, #64	; 0x40
     69e:	d05b      	beq.n	758 <enNvicBackup+0x288>
     6a0:	2b51      	cmp	r3, #81	; 0x51
     6a2:	d1a9      	bne.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_RTCALMWUEN)
     6a4:	4b62      	ldr	r3, [pc, #392]	; (830 <enNvicBackup+0x360>)
     6a6:	681b      	ldr	r3, [r3, #0]
     6a8:	2b00      	cmp	r3, #0
     6aa:	d1a5      	bne.n	5f8 <enNvicBackup+0x128>
     6ac:	094b      	lsrs	r3, r1, #5
     6ae:	f001 0a1f 	and.w	sl, r1, #31
     6b2:	2101      	movs	r1, #1
     6b4:	fa01 f10a 	lsl.w	r1, r1, sl
     6b8:	3320      	adds	r3, #32
     6ba:	f8df a144 	ldr.w	sl, [pc, #324]	; 800 <enNvicBackup+0x330>
     6be:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     6c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     6c6:	f3bf 8f6f 	isb	sy
     6ca:	e795      	b.n	5f8 <enNvicBackup+0x128>
            switch (stcIntSel->INTSEL)
     6cc:	2b0d      	cmp	r3, #13
     6ce:	f000 81a3 	beq.w	a18 <enNvicBackup+0x548>
     6d2:	2b0e      	cmp	r3, #14
     6d4:	d190      	bne.n	5f8 <enNvicBackup+0x128>
                    {
                        NVIC_DisableIRQ((IRQn_Type)u8Cnt);
                    }
                    break;
                case INT_PORT_EIRQ14:
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN14)
     6d6:	4b57      	ldr	r3, [pc, #348]	; (834 <enNvicBackup+0x364>)
     6d8:	681b      	ldr	r3, [r3, #0]
     6da:	2b00      	cmp	r3, #0
     6dc:	d18c      	bne.n	5f8 <enNvicBackup+0x128>
     6de:	094b      	lsrs	r3, r1, #5
     6e0:	f001 0a1f 	and.w	sl, r1, #31
     6e4:	2101      	movs	r1, #1
     6e6:	fa01 f10a 	lsl.w	r1, r1, sl
     6ea:	3320      	adds	r3, #32
     6ec:	f8df a110 	ldr.w	sl, [pc, #272]	; 800 <enNvicBackup+0x330>
     6f0:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     6f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     6f8:	f3bf 8f6f 	isb	sy
     6fc:	e77c      	b.n	5f8 <enNvicBackup+0x128>
            switch (stcIntSel->INTSEL)
     6fe:	2b56      	cmp	r3, #86	; 0x56
     700:	d054      	beq.n	7ac <enNvicBackup+0x2dc>
     702:	2b57      	cmp	r3, #87	; 0x57
     704:	f47f af78 	bne.w	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     708:	6823      	ldr	r3, [r4, #0]
     70a:	2b00      	cmp	r3, #0
     70c:	f47f af74 	bne.w	5f8 <enNvicBackup+0x128>
     710:	094b      	lsrs	r3, r1, #5
     712:	f001 0a1f 	and.w	sl, r1, #31
     716:	2101      	movs	r1, #1
     718:	fa01 f10a 	lsl.w	r1, r1, sl
     71c:	3320      	adds	r3, #32
     71e:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 800 <enNvicBackup+0x330>
     722:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     726:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     72a:	f3bf 8f6f 	isb	sy
     72e:	e763      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_SCIWEN)
     730:	6833      	ldr	r3, [r6, #0]
     732:	2b00      	cmp	r3, #0
     734:	f47f af60 	bne.w	5f8 <enNvicBackup+0x128>
     738:	094b      	lsrs	r3, r1, #5
     73a:	f001 0a1f 	and.w	sl, r1, #31
     73e:	2101      	movs	r1, #1
     740:	fa01 f10a 	lsl.w	r1, r1, sl
     744:	3320      	adds	r3, #32
     746:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800 <enNvicBackup+0x330>
     74a:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     74e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     752:	f3bf 8f6f 	isb	sy
     756:	e74f      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_TMR0WUEN)
     758:	4b37      	ldr	r3, [pc, #220]	; (838 <enNvicBackup+0x368>)
     75a:	681b      	ldr	r3, [r3, #0]
     75c:	2b00      	cmp	r3, #0
     75e:	f47f af4b 	bne.w	5f8 <enNvicBackup+0x128>
     762:	094b      	lsrs	r3, r1, #5
     764:	f001 0a1f 	and.w	sl, r1, #31
     768:	2101      	movs	r1, #1
     76a:	fa01 f10a 	lsl.w	r1, r1, sl
     76e:	3320      	adds	r3, #32
     770:	f8df a08c 	ldr.w	sl, [pc, #140]	; 800 <enNvicBackup+0x330>
     774:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     778:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     77c:	f3bf 8f6f 	isb	sy
     780:	e73a      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     782:	f8d8 3000 	ldr.w	r3, [r8]
     786:	2b00      	cmp	r3, #0
     788:	f47f af36 	bne.w	5f8 <enNvicBackup+0x128>
     78c:	094b      	lsrs	r3, r1, #5
     78e:	f001 0a1f 	and.w	sl, r1, #31
     792:	2101      	movs	r1, #1
     794:	fa01 f10a 	lsl.w	r1, r1, sl
     798:	3320      	adds	r3, #32
     79a:	f8df a064 	ldr.w	sl, [pc, #100]	; 800 <enNvicBackup+0x330>
     79e:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     7a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     7a6:	f3bf 8f6f 	isb	sy
     7aa:	e725      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     7ac:	682b      	ldr	r3, [r5, #0]
     7ae:	2b00      	cmp	r3, #0
     7b0:	f47f af22 	bne.w	5f8 <enNvicBackup+0x128>
     7b4:	094b      	lsrs	r3, r1, #5
     7b6:	f001 0a1f 	and.w	sl, r1, #31
     7ba:	2101      	movs	r1, #1
     7bc:	fa01 f10a 	lsl.w	r1, r1, sl
     7c0:	3320      	adds	r3, #32
     7c2:	f8df a03c 	ldr.w	sl, [pc, #60]	; 800 <enNvicBackup+0x330>
     7c6:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     7ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     7ce:	f3bf 8f6f 	isb	sy
     7d2:	e711      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     7d4:	f8de 3000 	ldr.w	r3, [lr]
     7d8:	2b00      	cmp	r3, #0
     7da:	f47f af0d 	bne.w	5f8 <enNvicBackup+0x128>
     7de:	094b      	lsrs	r3, r1, #5
     7e0:	f001 0a1f 	and.w	sl, r1, #31
     7e4:	2101      	movs	r1, #1
     7e6:	fa01 f10a 	lsl.w	r1, r1, sl
     7ea:	3320      	adds	r3, #32
     7ec:	f8df a010 	ldr.w	sl, [pc, #16]	; 800 <enNvicBackup+0x330>
     7f0:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     7f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     7f8:	f3bf 8f6f 	isb	sy
     7fc:	e6fc      	b.n	5f8 <enNvicBackup+0x128>
     7fe:	bf00      	nop
     800:	e000e100 	and	lr, r0, r0, lsl #2
     804:	1fff8208 	svcne	0x00ff8208
     808:	10014417 	andne	r4, r1, r7, lsl r4
     80c:	42a20a48 	adcmi	r0, r2, #72, 20	; 0x48000
     810:	42a20a64 	adcmi	r0, r2, #100, 20	; 0x64000
     814:	42a20a50 	adcmi	r0, r2, #80, 20	; 0x50000
     818:	42a20a40 	adcmi	r0, r2, #64, 20	; 0x40000
     81c:	42a20a10 	adcmi	r0, r2, #16, 20	; 0x10000
     820:	42a20a04 	adcmi	r0, r2, #4, 20	; 0x4000
     824:	42a20a1c 	adcmi	r0, r2, #28, 20	; 0x1c000
     828:	00c60001 	sbceq	r0, r6, r1
     82c:	42a20a24 	adcmi	r0, r2, #36, 20	; 0x24000
     830:	42a20a54 	adcmi	r0, r2, #84, 20	; 0x54000
     834:	42a20a38 	adcmi	r0, r2, #56, 20	; 0x38000
     838:	42a20a5c 	adcmi	r0, r2, #92, 20	; 0x5c000
     83c:	42a20a30 	adcmi	r0, r2, #48, 20	; 0x30000
     840:	42a20a58 	adcmi	r0, r2, #88, 20	; 0x58000
     844:	42a20a4c 	adcmi	r0, r2, #76, 20	; 0x4c000
     848:	42a20a44 	adcmi	r0, r2, #68, 20	; 0x44000
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     84c:	f8dc 3000 	ldr.w	r3, [ip]
     850:	2b00      	cmp	r3, #0
     852:	f47f aed1 	bne.w	5f8 <enNvicBackup+0x128>
     856:	094b      	lsrs	r3, r1, #5
     858:	f001 0a1f 	and.w	sl, r1, #31
     85c:	2101      	movs	r1, #1
     85e:	fa01 f10a 	lsl.w	r1, r1, sl
     862:	3320      	adds	r3, #32
     864:	f8df a274 	ldr.w	sl, [pc, #628]	; adc <enNvicBackup+0x60c>
     868:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     86c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     870:	f3bf 8f6f 	isb	sy
     874:	e6c0      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     876:	683b      	ldr	r3, [r7, #0]
     878:	2b00      	cmp	r3, #0
     87a:	f47f aebd 	bne.w	5f8 <enNvicBackup+0x128>
     87e:	094b      	lsrs	r3, r1, #5
     880:	f001 0a1f 	and.w	sl, r1, #31
     884:	2101      	movs	r1, #1
     886:	fa01 f10a 	lsl.w	r1, r1, sl
     88a:	3320      	adds	r3, #32
     88c:	f8df a24c 	ldr.w	sl, [pc, #588]	; adc <enNvicBackup+0x60c>
     890:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     894:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     898:	f3bf 8f6f 	isb	sy
     89c:	e6ac      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN0)
     89e:	4b85      	ldr	r3, [pc, #532]	; (ab4 <enNvicBackup+0x5e4>)
     8a0:	681b      	ldr	r3, [r3, #0]
     8a2:	2b00      	cmp	r3, #0
     8a4:	f47f aea8 	bne.w	5f8 <enNvicBackup+0x128>
     8a8:	094b      	lsrs	r3, r1, #5
     8aa:	f001 0a1f 	and.w	sl, r1, #31
     8ae:	2101      	movs	r1, #1
     8b0:	fa01 f10a 	lsl.w	r1, r1, sl
     8b4:	3320      	adds	r3, #32
     8b6:	f8df a224 	ldr.w	sl, [pc, #548]	; adc <enNvicBackup+0x60c>
     8ba:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     8be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     8c2:	f3bf 8f6f 	isb	sy
     8c6:	e697      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN2)
     8c8:	4b7b      	ldr	r3, [pc, #492]	; (ab8 <enNvicBackup+0x5e8>)
     8ca:	681b      	ldr	r3, [r3, #0]
     8cc:	2b00      	cmp	r3, #0
     8ce:	f47f ae93 	bne.w	5f8 <enNvicBackup+0x128>
     8d2:	094b      	lsrs	r3, r1, #5
     8d4:	f001 0a1f 	and.w	sl, r1, #31
     8d8:	2101      	movs	r1, #1
     8da:	fa01 f10a 	lsl.w	r1, r1, sl
     8de:	3320      	adds	r3, #32
     8e0:	f8df a1f8 	ldr.w	sl, [pc, #504]	; adc <enNvicBackup+0x60c>
     8e4:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     8e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     8ec:	f3bf 8f6f 	isb	sy
     8f0:	e682      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN3)
     8f2:	4b72      	ldr	r3, [pc, #456]	; (abc <enNvicBackup+0x5ec>)
     8f4:	681b      	ldr	r3, [r3, #0]
     8f6:	2b00      	cmp	r3, #0
     8f8:	f47f ae7e 	bne.w	5f8 <enNvicBackup+0x128>
     8fc:	094b      	lsrs	r3, r1, #5
     8fe:	f001 0a1f 	and.w	sl, r1, #31
     902:	2101      	movs	r1, #1
     904:	fa01 f10a 	lsl.w	r1, r1, sl
     908:	3320      	adds	r3, #32
     90a:	f8df a1d0 	ldr.w	sl, [pc, #464]	; adc <enNvicBackup+0x60c>
     90e:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     912:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     916:	f3bf 8f6f 	isb	sy
     91a:	e66d      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN5)
     91c:	4b68      	ldr	r3, [pc, #416]	; (ac0 <enNvicBackup+0x5f0>)
     91e:	681b      	ldr	r3, [r3, #0]
     920:	2b00      	cmp	r3, #0
     922:	f47f ae69 	bne.w	5f8 <enNvicBackup+0x128>
     926:	094b      	lsrs	r3, r1, #5
     928:	f001 0a1f 	and.w	sl, r1, #31
     92c:	2101      	movs	r1, #1
     92e:	fa01 f10a 	lsl.w	r1, r1, sl
     932:	3320      	adds	r3, #32
     934:	f8df a1a4 	ldr.w	sl, [pc, #420]	; adc <enNvicBackup+0x60c>
     938:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     93c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     940:	f3bf 8f6f 	isb	sy
     944:	e658      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN6)
     946:	4b5f      	ldr	r3, [pc, #380]	; (ac4 <enNvicBackup+0x5f4>)
     948:	681b      	ldr	r3, [r3, #0]
     94a:	2b00      	cmp	r3, #0
     94c:	f47f ae54 	bne.w	5f8 <enNvicBackup+0x128>
     950:	094b      	lsrs	r3, r1, #5
     952:	f001 0a1f 	and.w	sl, r1, #31
     956:	2101      	movs	r1, #1
     958:	fa01 f10a 	lsl.w	r1, r1, sl
     95c:	3320      	adds	r3, #32
     95e:	f8df a17c 	ldr.w	sl, [pc, #380]	; adc <enNvicBackup+0x60c>
     962:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     966:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     96a:	f3bf 8f6f 	isb	sy
     96e:	e643      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN8)
     970:	4b55      	ldr	r3, [pc, #340]	; (ac8 <enNvicBackup+0x5f8>)
     972:	681b      	ldr	r3, [r3, #0]
     974:	2b00      	cmp	r3, #0
     976:	f47f ae3f 	bne.w	5f8 <enNvicBackup+0x128>
     97a:	094b      	lsrs	r3, r1, #5
     97c:	f001 0a1f 	and.w	sl, r1, #31
     980:	2101      	movs	r1, #1
     982:	fa01 f10a 	lsl.w	r1, r1, sl
     986:	3320      	adds	r3, #32
     988:	f8df a150 	ldr.w	sl, [pc, #336]	; adc <enNvicBackup+0x60c>
     98c:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     990:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     994:	f3bf 8f6f 	isb	sy
     998:	e62e      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN10)
     99a:	4b4c      	ldr	r3, [pc, #304]	; (acc <enNvicBackup+0x5fc>)
     99c:	681b      	ldr	r3, [r3, #0]
     99e:	2b00      	cmp	r3, #0
     9a0:	f47f ae2a 	bne.w	5f8 <enNvicBackup+0x128>
     9a4:	094b      	lsrs	r3, r1, #5
     9a6:	f001 0a1f 	and.w	sl, r1, #31
     9aa:	2101      	movs	r1, #1
     9ac:	fa01 f10a 	lsl.w	r1, r1, sl
     9b0:	3320      	adds	r3, #32
     9b2:	f8df a128 	ldr.w	sl, [pc, #296]	; adc <enNvicBackup+0x60c>
     9b6:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     9ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     9be:	f3bf 8f6f 	isb	sy
     9c2:	e619      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN11)
     9c4:	4b42      	ldr	r3, [pc, #264]	; (ad0 <enNvicBackup+0x600>)
     9c6:	681b      	ldr	r3, [r3, #0]
     9c8:	2b00      	cmp	r3, #0
     9ca:	f47f ae15 	bne.w	5f8 <enNvicBackup+0x128>
     9ce:	094b      	lsrs	r3, r1, #5
     9d0:	f001 0a1f 	and.w	sl, r1, #31
     9d4:	2101      	movs	r1, #1
     9d6:	fa01 f10a 	lsl.w	r1, r1, sl
     9da:	3320      	adds	r3, #32
     9dc:	f8df a0fc 	ldr.w	sl, [pc, #252]	; adc <enNvicBackup+0x60c>
     9e0:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     9e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     9e8:	f3bf 8f6f 	isb	sy
     9ec:	e604      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     9ee:	f8d9 3000 	ldr.w	r3, [r9]
     9f2:	2b00      	cmp	r3, #0
     9f4:	f47f ae00 	bne.w	5f8 <enNvicBackup+0x128>
     9f8:	094b      	lsrs	r3, r1, #5
     9fa:	f001 0a1f 	and.w	sl, r1, #31
     9fe:	2101      	movs	r1, #1
     a00:	fa01 f10a 	lsl.w	r1, r1, sl
     a04:	3320      	adds	r3, #32
     a06:	f8df a0d4 	ldr.w	sl, [pc, #212]	; adc <enNvicBackup+0x60c>
     a0a:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     a0e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     a12:	f3bf 8f6f 	isb	sy
     a16:	e5ef      	b.n	5f8 <enNvicBackup+0x128>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN13)
     a18:	4b2e      	ldr	r3, [pc, #184]	; (ad4 <enNvicBackup+0x604>)
     a1a:	681b      	ldr	r3, [r3, #0]
     a1c:	2b00      	cmp	r3, #0
     a1e:	f47f adeb 	bne.w	5f8 <enNvicBackup+0x128>
     a22:	094b      	lsrs	r3, r1, #5
     a24:	f001 0a1f 	and.w	sl, r1, #31
     a28:	2101      	movs	r1, #1
     a2a:	fa01 f10a 	lsl.w	r1, r1, sl
     a2e:	3320      	adds	r3, #32
     a30:	f8df a0a8 	ldr.w	sl, [pc, #168]	; adc <enNvicBackup+0x60c>
     a34:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     a38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     a3c:	f3bf 8f6f 	isb	sy
     a40:	e5da      	b.n	5f8 <enNvicBackup+0x128>
                    {
                        NVIC_DisableIRQ((IRQn_Type)u8Cnt);
                    }
                    break;
                case INT_PORT_EIRQ15:
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN15)
     a42:	4b25      	ldr	r3, [pc, #148]	; (ad8 <enNvicBackup+0x608>)
     a44:	681b      	ldr	r3, [r3, #0]
     a46:	2b00      	cmp	r3, #0
     a48:	f47f add6 	bne.w	5f8 <enNvicBackup+0x128>
     a4c:	094b      	lsrs	r3, r1, #5
     a4e:	f001 0a1f 	and.w	sl, r1, #31
     a52:	2101      	movs	r1, #1
     a54:	fa01 f10a 	lsl.w	r1, r1, sl
     a58:	3320      	adds	r3, #32
     a5a:	f8df a080 	ldr.w	sl, [pc, #128]	; adc <enNvicBackup+0x60c>
     a5e:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     a62:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     a66:	f3bf 8f6f 	isb	sy
     a6a:	e5c5      	b.n	5f8 <enNvicBackup+0x128>
    en_result_t enRet = Ok;
     a6c:	2000      	movs	r0, #0
            enRet = ErrorInvalidParameter;
            break;
        }
    }
    return enRet;
}
     a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            enRet = ErrorInvalidParameter;
     a72:	2004      	movs	r0, #4
    return enRet;
     a74:	e7fb      	b.n	a6e <enNvicBackup+0x59e>
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     a76:	f5b3 7fd0 	cmp.w	r3, #416	; 0x1a0
     a7a:	f43f ade1 	beq.w	640 <enNvicBackup+0x170>
     a7e:	2b0f      	cmp	r3, #15
     a80:	f67f adde 	bls.w	640 <enNvicBackup+0x170>
        else if (INT_MAX != stcIntSel->INTSEL)
     a84:	f8da 3000 	ldr.w	r3, [sl]
     a88:	f3c3 0308 	ubfx	r3, r3, #0, #9
     a8c:	f240 1aff 	movw	sl, #511	; 0x1ff
     a90:	4553      	cmp	r3, sl
     a92:	d0ee      	beq.n	a72 <enNvicBackup+0x5a2>
     a94:	094b      	lsrs	r3, r1, #5
     a96:	f001 0a1f 	and.w	sl, r1, #31
     a9a:	2101      	movs	r1, #1
     a9c:	fa01 f10a 	lsl.w	r1, r1, sl
     aa0:	3320      	adds	r3, #32
     aa2:	f8df a038 	ldr.w	sl, [pc, #56]	; adc <enNvicBackup+0x60c>
     aa6:	f84a 1023 	str.w	r1, [sl, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
     aaa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     aae:	f3bf 8f6f 	isb	sy
     ab2:	e5a1      	b.n	5f8 <enNvicBackup+0x128>
     ab4:	42a20a00 	adcmi	r0, r2, #0, 20
     ab8:	42a20a08 	adcmi	r0, r2, #8, 20	; 0x8000
     abc:	42a20a0c 	adcmi	r0, r2, #12, 20	; 0xc000
     ac0:	42a20a14 	adcmi	r0, r2, #20, 20	; 0x14000
     ac4:	42a20a18 	adcmi	r0, r2, #24, 20	; 0x18000
     ac8:	42a20a20 	adcmi	r0, r2, #32, 20	; 0x20000
     acc:	42a20a28 	adcmi	r0, r2, #40, 20	; 0x28000
     ad0:	42a20a2c 	adcmi	r0, r2, #44, 20	; 0x2c000
     ad4:	42a20a34 	adcmi	r0, r2, #52, 20	; 0x34000
     ad8:	42a20a3c 	adcmi	r0, r2, #60, 20	; 0x3c000
     adc:	e000e100 	and	lr, r0, r0, lsl #2

00000ae0 <enNvicRecover>:
{
    uint8_t u8Cnt;

    for (u8Cnt = 0u; u8Cnt < sizeof(NVIC_ISER_BAK)/sizeof(uint32_t); u8Cnt++)
    {
        NVIC->ISER[u8Cnt] = NVIC_ISER_BAK[u8Cnt];
     ae0:	4a06      	ldr	r2, [pc, #24]	; (afc <enNvicRecover+0x1c>)
     ae2:	6811      	ldr	r1, [r2, #0]
     ae4:	4b06      	ldr	r3, [pc, #24]	; (b00 <enNvicRecover+0x20>)
     ae6:	6019      	str	r1, [r3, #0]
     ae8:	6851      	ldr	r1, [r2, #4]
     aea:	6059      	str	r1, [r3, #4]
     aec:	6891      	ldr	r1, [r2, #8]
     aee:	6099      	str	r1, [r3, #8]
     af0:	68d1      	ldr	r1, [r2, #12]
     af2:	60d9      	str	r1, [r3, #12]
     af4:	6912      	ldr	r2, [r2, #16]
     af6:	611a      	str	r2, [r3, #16]
    }
    return Ok;
}
     af8:	2000      	movs	r0, #0
     afa:	4770      	bx	lr
     afc:	1fff8208 	svcne	0x00ff8208
     b00:	e000e100 	and	lr, r0, r0, lsl #2

00000b04 <enIrqRegistration>:
 **                                     Interrupt select register (INTSEL) is
 **                                     default value (0x1FFu) before setting.
 **
 *****************************************************************************/
en_result_t enIrqRegistration(const stc_irq_regi_conf_t *pstcIrqRegiConf)
{
     b04:	b410      	push	{r4}

    //DDL_ASSERT(NULL != pstcIrqRegiConf->pfnCallback);
    DDL_ASSERT(IS_NULL_POINT(pstcIrqRegiConf->pfnCallback));

    /* IRQ032~128 whether out of range */
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b06:	8801      	ldrh	r1, [r0, #0]
     b08:	094b      	lsrs	r3, r1, #5
     b0a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
     b0e:	005b      	lsls	r3, r3, #1
     b10:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
     b14:	f103 0420 	add.w	r4, r3, #32
     b18:	4294      	cmp	r4, r2
     b1a:	d802      	bhi.n	b22 <enIrqRegistration+0x1e>
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b1c:	3325      	adds	r3, #37	; 0x25
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b1e:	429a      	cmp	r2, r3
     b20:	d902      	bls.n	b28 <enIrqRegistration+0x24>
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b22:	b293      	uxth	r3, r2
     b24:	2b1f      	cmp	r3, #31
     b26:	d819      	bhi.n	b5c <enIrqRegistration+0x58>
    {
        enRet = ErrorInvalidParameter;
    }
    else
    {
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0)         +   \
     b28:	4b0d      	ldr	r3, [pc, #52]	; (b60 <enIrqRegistration+0x5c>)
     b2a:	4413      	add	r3, r2
     b2c:	009b      	lsls	r3, r3, #2
                                             (4u * pstcIrqRegiConf->enIRQn));
        if (0x1FFu == stcIntSel->INTSEL)
     b2e:	681a      	ldr	r2, [r3, #0]
     b30:	f3c2 0208 	ubfx	r2, r2, #0, #9
     b34:	f240 14ff 	movw	r4, #511	; 0x1ff
     b38:	42a2      	cmp	r2, r4
     b3a:	d003      	beq.n	b44 <enIrqRegistration+0x40>
            stcIntSel->INTSEL = pstcIrqRegiConf->enIntSrc;
            IrqHandler[pstcIrqRegiConf->enIRQn] = pstcIrqRegiConf->pfnCallback;
        }
        else
        {
            enRet = ErrorUninitialized;
     b3c:	2007      	movs	r0, #7
        }
    }
    return enRet;
}
     b3e:	f85d 4b04 	ldr.w	r4, [sp], #4
     b42:	4770      	bx	lr
            stcIntSel->INTSEL = pstcIrqRegiConf->enIntSrc;
     b44:	681a      	ldr	r2, [r3, #0]
     b46:	f361 0208 	bfi	r2, r1, #0, #9
     b4a:	601a      	str	r2, [r3, #0]
            IrqHandler[pstcIrqRegiConf->enIRQn] = pstcIrqRegiConf->pfnCallback;
     b4c:	6841      	ldr	r1, [r0, #4]
     b4e:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
     b52:	4b04      	ldr	r3, [pc, #16]	; (b64 <enIrqRegistration+0x60>)
     b54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    en_result_t enRet = Ok;
     b58:	2000      	movs	r0, #0
     b5a:	e7f0      	b.n	b3e <enIrqRegistration+0x3a>
        enRet = ErrorInvalidParameter;
     b5c:	2004      	movs	r0, #4
     b5e:	e7ee      	b.n	b3e <enIrqRegistration+0x3a>
     b60:	10014417 	andne	r4, r1, r7, lsl r4
     b64:	1fff8004 	svcne	0x00ff8004

00000b68 <enIrqResign>:
en_result_t enIrqResign(IRQn_Type enIRQn)
{
    stc_intc_sel_field_t *stcIntSel;
    en_result_t enRet = Ok;

    if ((enIRQn < Int000_IRQn) || (enIRQn > Int127_IRQn))
     b68:	b283      	uxth	r3, r0
     b6a:	2b7f      	cmp	r3, #127	; 0x7f
     b6c:	d80e      	bhi.n	b8c <enIrqResign+0x24>
    {
        enRet = ErrorInvalidParameter;
    }
    else
    {
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * enIRQn));
     b6e:	4b08      	ldr	r3, [pc, #32]	; (b90 <enIrqResign+0x28>)
     b70:	4403      	add	r3, r0
     b72:	009b      	lsls	r3, r3, #2
        stcIntSel->INTSEL = 0x1FFu;
     b74:	681a      	ldr	r2, [r3, #0]
     b76:	f240 11ff 	movw	r1, #511	; 0x1ff
     b7a:	f361 0208 	bfi	r2, r1, #0, #9
     b7e:	601a      	str	r2, [r3, #0]
        IrqHandler[enIRQn] = NULL;
     b80:	2300      	movs	r3, #0
     b82:	4a04      	ldr	r2, [pc, #16]	; (b94 <enIrqResign+0x2c>)
     b84:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    en_result_t enRet = Ok;
     b88:	4618      	mov	r0, r3
     b8a:	4770      	bx	lr
        enRet = ErrorInvalidParameter;
     b8c:	2004      	movs	r0, #4
    }
    return enRet;
}
     b8e:	4770      	bx	lr
     b90:	10014417 	andne	r4, r1, r7, lsl r4
     b94:	1fff8004 	svcne	0x00ff8004

00000b98 <enShareIrqEnable>:
{
    uint32_t *VSSELx;

    //todo assert

    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     b98:	4b06      	ldr	r3, [pc, #24]	; (bb4 <enShareIrqEnable+0x1c>)
     b9a:	eb03 1350 	add.w	r3, r3, r0, lsr #5
     b9e:	009b      	lsls	r3, r3, #2
    *VSSELx |= (uint32_t)(1ul << (enIntSrc & 0x1Fu));
     ba0:	f000 001f 	and.w	r0, r0, #31
     ba4:	2201      	movs	r2, #1
     ba6:	fa02 f000 	lsl.w	r0, r2, r0
     baa:	681a      	ldr	r2, [r3, #0]
     bac:	4302      	orrs	r2, r0
     bae:	601a      	str	r2, [r3, #0]

    return Ok;
}
     bb0:	2000      	movs	r0, #0
     bb2:	4770      	bx	lr
     bb4:	10014497 	mulne	r1, r7, r4

00000bb8 <enShareIrqDisable>:
{
    uint32_t *VSSELx;

    //todo assert

    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     bb8:	4b07      	ldr	r3, [pc, #28]	; (bd8 <enShareIrqDisable+0x20>)
     bba:	eb03 1350 	add.w	r3, r3, r0, lsr #5
     bbe:	009b      	lsls	r3, r3, #2
    *VSSELx &= ~(uint32_t)(1ul << (enIntSrc & 0x1Fu));
     bc0:	f000 001f 	and.w	r0, r0, #31
     bc4:	2201      	movs	r2, #1
     bc6:	fa02 f000 	lsl.w	r0, r2, r0
     bca:	681a      	ldr	r2, [r3, #0]
     bcc:	ea22 0200 	bic.w	r2, r2, r0
     bd0:	601a      	str	r2, [r3, #0]

    return Ok;
}
     bd2:	2000      	movs	r0, #0
     bd4:	4770      	bx	lr
     bd6:	bf00      	nop
     bd8:	10014497 	mulne	r1, r7, r4

00000bdc <enIntWakeupEnable>:
 **
 ******************************************************************************/
en_result_t enIntWakeupEnable(uint32_t u32WakeupSrc)
{
    en_result_t enRet = Ok;
    if (0ul != (u32WakeupSrc & 0xFD000000ul))
     bdc:	f010 4f7d 	tst.w	r0, #4244635648	; 0xfd000000
     be0:	d105      	bne.n	bee <enIntWakeupEnable+0x12>
    {
        enRet = ErrorInvalidParameter;
    }
    else
    {
        M4_INTC->WUPEN |= u32WakeupSrc;
     be2:	4a04      	ldr	r2, [pc, #16]	; (bf4 <enIntWakeupEnable+0x18>)
     be4:	6d13      	ldr	r3, [r2, #80]	; 0x50
     be6:	4318      	orrs	r0, r3
     be8:	6510      	str	r0, [r2, #80]	; 0x50
    en_result_t enRet = Ok;
     bea:	2000      	movs	r0, #0
     bec:	4770      	bx	lr
        enRet = ErrorInvalidParameter;
     bee:	2004      	movs	r0, #4
    }
    return enRet;
}
     bf0:	4770      	bx	lr
     bf2:	bf00      	nop
     bf4:	40051000 	andmi	r1, r5, r0

00000bf8 <enIntWakeupDisable>:
 **
 ******************************************************************************/
en_result_t enIntWakeupDisable(uint32_t u32WakeupSrc)
{
    en_result_t enRet = Ok;
    if (0ul != (u32WakeupSrc & 0xFD000000u))
     bf8:	f010 4f7d 	tst.w	r0, #4244635648	; 0xfd000000
     bfc:	d106      	bne.n	c0c <Heap_Size+0xc>
    {
        enRet = ErrorInvalidParameter;
    }
    else
    {
        M4_INTC->WUPEN &= ~u32WakeupSrc;
     bfe:	4a04      	ldr	r2, [pc, #16]	; (c10 <Heap_Size+0x10>)
     c00:	6d13      	ldr	r3, [r2, #80]	; 0x50
     c02:	ea23 0000 	bic.w	r0, r3, r0
     c06:	6510      	str	r0, [r2, #80]	; 0x50
    en_result_t enRet = Ok;
     c08:	2000      	movs	r0, #0
     c0a:	4770      	bx	lr
        enRet = ErrorInvalidParameter;
     c0c:	2004      	movs	r0, #4
    }
    return enRet;
}
     c0e:	4770      	bx	lr
     c10:	40051000 	andmi	r1, r5, r0

00000c14 <enEventEnable>:
 ** retval                              Ok, corresponding event Ch. be enabled
 **
 ******************************************************************************/
en_result_t enEventEnable(uint32_t u32Event)
{
    M4_INTC->EVTER |= u32Event;
     c14:	4a03      	ldr	r2, [pc, #12]	; (c24 <enEventEnable+0x10>)
     c16:	f8d2 32a0 	ldr.w	r3, [r2, #672]	; 0x2a0
     c1a:	4318      	orrs	r0, r3
     c1c:	f8c2 02a0 	str.w	r0, [r2, #672]	; 0x2a0
    return Ok;
}
     c20:	2000      	movs	r0, #0
     c22:	4770      	bx	lr
     c24:	40051000 	andmi	r1, r5, r0

00000c28 <enEventDisable>:
 ** retval                              Ok, corresponding event Ch. be disabled
 **
 ******************************************************************************/
en_result_t enEventDisable(uint32_t u32Event)
{
    M4_INTC->EVTER &= ~u32Event;
     c28:	4a04      	ldr	r2, [pc, #16]	; (c3c <enEventDisable+0x14>)
     c2a:	f8d2 32a0 	ldr.w	r3, [r2, #672]	; 0x2a0
     c2e:	ea23 0000 	bic.w	r0, r3, r0
     c32:	f8c2 02a0 	str.w	r0, [r2, #672]	; 0x2a0
    return Ok;
}
     c36:	2000      	movs	r0, #0
     c38:	4770      	bx	lr
     c3a:	bf00      	nop
     c3c:	40051000 	andmi	r1, r5, r0

00000c40 <enIntEnable>:
 ** retval                              Ok, corresponding interrupt vector be enabled
 **
 ******************************************************************************/
en_result_t enIntEnable(uint32_t u32Int)
{
    M4_INTC->IER |= u32Int;
     c40:	4a03      	ldr	r2, [pc, #12]	; (c50 <enIntEnable+0x10>)
     c42:	f8d2 32a4 	ldr.w	r3, [r2, #676]	; 0x2a4
     c46:	4318      	orrs	r0, r3
     c48:	f8c2 02a4 	str.w	r0, [r2, #676]	; 0x2a4
    return Ok;
}
     c4c:	2000      	movs	r0, #0
     c4e:	4770      	bx	lr
     c50:	40051000 	andmi	r1, r5, r0

00000c54 <enIntDisable>:
 ** retval                              Ok, corresponding interrupt vector be disabled
 **
 ******************************************************************************/
en_result_t enIntDisable(uint32_t u32Int)
{
    M4_INTC->IER &= ~u32Int;
     c54:	4a04      	ldr	r2, [pc, #16]	; (c68 <enIntDisable+0x14>)
     c56:	f8d2 32a4 	ldr.w	r3, [r2, #676]	; 0x2a4
     c5a:	ea23 0000 	bic.w	r0, r3, r0
     c5e:	f8c2 02a4 	str.w	r0, [r2, #676]	; 0x2a4
    return Ok;
}
     c62:	2000      	movs	r0, #0
     c64:	4770      	bx	lr
     c66:	bf00      	nop
     c68:	40051000 	andmi	r1, r5, r0

00000c6c <NMI_Handler>:
 *******************************************************************************
 ** \brief NMI IRQ handler
 **
 ******************************************************************************/
void NMI_Handler(void)
{
     c6c:	b508      	push	{r3, lr}
    NMI_IrqHandler();
     c6e:	f002 fd09 	bl	3684 <NMI_IrqHandler>
}
     c72:	bd08      	pop	{r3, pc}

00000c74 <HardFault_Handler>:
 *******************************************************************************
 ** \brief Hard Fault IRQ handler
 **
 ******************************************************************************/
void HardFault_Handler(void)
{
     c74:	b508      	push	{r3, lr}
    HardFault_IrqHandler();
     c76:	f3af 8000 	nop.w
}
     c7a:	bd08      	pop	{r3, pc}

00000c7c <MemManage_Handler>:
 *******************************************************************************
 ** \brief MPU Fault IRQ handler
 **
 ******************************************************************************/
void MemManage_Handler(void)
{
     c7c:	b508      	push	{r3, lr}
    MemManage_IrqHandler();
     c7e:	f3af 8000 	nop.w
}
     c82:	bd08      	pop	{r3, pc}

00000c84 <BusFault_Handler>:
 *******************************************************************************
 ** \brief Bus Fault IRQ handler
 **
 ******************************************************************************/
void BusFault_Handler(void)
{
     c84:	b508      	push	{r3, lr}
    BusFault_IrqHandler();
     c86:	f3af 8000 	nop.w
}
     c8a:	bd08      	pop	{r3, pc}

00000c8c <UsageFault_Handler>:
 *******************************************************************************
 ** \brief Usage Fault IRQ handler
 **
 ******************************************************************************/
void UsageFault_Handler(void)
{
     c8c:	b508      	push	{r3, lr}
    UsageFault_IrqHandler();
     c8e:	f3af 8000 	nop.w
}
     c92:	bd08      	pop	{r3, pc}

00000c94 <SVC_Handler>:
 *******************************************************************************
 ** \brief SVCall IRQ handler
 **
 ******************************************************************************/
void SVC_Handler(void)
{
     c94:	b508      	push	{r3, lr}
    SVC_IrqHandler();
     c96:	f3af 8000 	nop.w
}
     c9a:	bd08      	pop	{r3, pc}

00000c9c <DebugMon_Handler>:
 *******************************************************************************
 ** \brief DebugMon IRQ handler
 **
 ******************************************************************************/
void DebugMon_Handler(void)
{
     c9c:	b508      	push	{r3, lr}
    DebugMon_IrqHandler();
     c9e:	f3af 8000 	nop.w
}
     ca2:	bd08      	pop	{r3, pc}

00000ca4 <PendSV_Handler>:
 *******************************************************************************
 ** \brief PendSV IRQ handler
 **
 ******************************************************************************/
void PendSV_Handler(void)
{
     ca4:	b508      	push	{r3, lr}
    PendSV_IrqHandler();
     ca6:	f3af 8000 	nop.w
}
     caa:	bd08      	pop	{r3, pc}

00000cac <SysTick_Handler>:
 *******************************************************************************
 ** \brief Systick IRQ handler
 **
 ******************************************************************************/
void SysTick_Handler(void)
{
     cac:	b508      	push	{r3, lr}
    SysTick_IrqHandler();
     cae:	f3af 8000 	nop.w
}
     cb2:	bd08      	pop	{r3, pc}

00000cb4 <IRQ000_Handler>:
 *******************************************************************************
 ** \brief Int No.000 IRQ handler
 **
 ******************************************************************************/
void IRQ000_Handler(void)
{
     cb4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int000_IRQn])
     cb6:	4b02      	ldr	r3, [pc, #8]	; (cc0 <IRQ000_Handler+0xc>)
     cb8:	681b      	ldr	r3, [r3, #0]
     cba:	b103      	cbz	r3, cbe <IRQ000_Handler+0xa>
    {
        IrqHandler[Int000_IRQn]();
     cbc:	4798      	blx	r3
    }
}
     cbe:	bd08      	pop	{r3, pc}
     cc0:	1fff8004 	svcne	0x00ff8004

00000cc4 <IRQ001_Handler>:
 *******************************************************************************
 ** \brief Int No.001 IRQ handler
 **
 ******************************************************************************/
void IRQ001_Handler(void)
{
     cc4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int001_IRQn])
     cc6:	4b02      	ldr	r3, [pc, #8]	; (cd0 <IRQ001_Handler+0xc>)
     cc8:	685b      	ldr	r3, [r3, #4]
     cca:	b103      	cbz	r3, cce <IRQ001_Handler+0xa>
    {
        IrqHandler[Int001_IRQn]();
     ccc:	4798      	blx	r3
    }
}
     cce:	bd08      	pop	{r3, pc}
     cd0:	1fff8004 	svcne	0x00ff8004

00000cd4 <IRQ002_Handler>:
 *******************************************************************************
 ** \brief Int No.002 IRQ handler
 **
 ******************************************************************************/
void IRQ002_Handler(void)
{
     cd4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int002_IRQn])
     cd6:	4b02      	ldr	r3, [pc, #8]	; (ce0 <IRQ002_Handler+0xc>)
     cd8:	689b      	ldr	r3, [r3, #8]
     cda:	b103      	cbz	r3, cde <IRQ002_Handler+0xa>
    {
        IrqHandler[Int002_IRQn]();
     cdc:	4798      	blx	r3
    }
}
     cde:	bd08      	pop	{r3, pc}
     ce0:	1fff8004 	svcne	0x00ff8004

00000ce4 <IRQ003_Handler>:
 *******************************************************************************
 ** \brief Int No.003 IRQ handler
 **
 ******************************************************************************/
void IRQ003_Handler(void)
{
     ce4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int003_IRQn])
     ce6:	4b02      	ldr	r3, [pc, #8]	; (cf0 <IRQ003_Handler+0xc>)
     ce8:	68db      	ldr	r3, [r3, #12]
     cea:	b103      	cbz	r3, cee <IRQ003_Handler+0xa>
    {
        IrqHandler[Int003_IRQn]();
     cec:	4798      	blx	r3
    }
}
     cee:	bd08      	pop	{r3, pc}
     cf0:	1fff8004 	svcne	0x00ff8004

00000cf4 <IRQ004_Handler>:
 *******************************************************************************
 ** \brief Int No.004 IRQ handler
 **
 ******************************************************************************/
void IRQ004_Handler(void)
{
     cf4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int004_IRQn])
     cf6:	4b02      	ldr	r3, [pc, #8]	; (d00 <IRQ004_Handler+0xc>)
     cf8:	691b      	ldr	r3, [r3, #16]
     cfa:	b103      	cbz	r3, cfe <IRQ004_Handler+0xa>
    {
        IrqHandler[Int004_IRQn]();
     cfc:	4798      	blx	r3
    }
}
     cfe:	bd08      	pop	{r3, pc}
     d00:	1fff8004 	svcne	0x00ff8004

00000d04 <IRQ005_Handler>:
 *******************************************************************************
 ** \brief Int No.005 IRQ handler
 **
 ******************************************************************************/
void IRQ005_Handler(void)
{
     d04:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int005_IRQn])
     d06:	4b02      	ldr	r3, [pc, #8]	; (d10 <IRQ005_Handler+0xc>)
     d08:	695b      	ldr	r3, [r3, #20]
     d0a:	b103      	cbz	r3, d0e <IRQ005_Handler+0xa>
    {
        IrqHandler[Int005_IRQn]();
     d0c:	4798      	blx	r3
    }
}
     d0e:	bd08      	pop	{r3, pc}
     d10:	1fff8004 	svcne	0x00ff8004

00000d14 <IRQ006_Handler>:
 *******************************************************************************
 ** \brief Int No.006 IRQ handler
 **
 ******************************************************************************/
void IRQ006_Handler(void)
{
     d14:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int006_IRQn])
     d16:	4b02      	ldr	r3, [pc, #8]	; (d20 <IRQ006_Handler+0xc>)
     d18:	699b      	ldr	r3, [r3, #24]
     d1a:	b103      	cbz	r3, d1e <IRQ006_Handler+0xa>
    {
        IrqHandler[Int006_IRQn]();
     d1c:	4798      	blx	r3
    }
}
     d1e:	bd08      	pop	{r3, pc}
     d20:	1fff8004 	svcne	0x00ff8004

00000d24 <IRQ007_Handler>:
 *******************************************************************************
 ** \brief Int No.007 IRQ handler
 **
 ******************************************************************************/
void IRQ007_Handler(void)
{
     d24:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int007_IRQn])
     d26:	4b02      	ldr	r3, [pc, #8]	; (d30 <IRQ007_Handler+0xc>)
     d28:	69db      	ldr	r3, [r3, #28]
     d2a:	b103      	cbz	r3, d2e <IRQ007_Handler+0xa>
    {
        IrqHandler[Int007_IRQn]();
     d2c:	4798      	blx	r3
    }
}
     d2e:	bd08      	pop	{r3, pc}
     d30:	1fff8004 	svcne	0x00ff8004

00000d34 <IRQ008_Handler>:
 *******************************************************************************
 ** \brief Int No.008 IRQ handler
 **
 ******************************************************************************/
void IRQ008_Handler(void)
{
     d34:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int008_IRQn])
     d36:	4b02      	ldr	r3, [pc, #8]	; (d40 <IRQ008_Handler+0xc>)
     d38:	6a1b      	ldr	r3, [r3, #32]
     d3a:	b103      	cbz	r3, d3e <IRQ008_Handler+0xa>
    {
        IrqHandler[Int008_IRQn]();
     d3c:	4798      	blx	r3
    }
}
     d3e:	bd08      	pop	{r3, pc}
     d40:	1fff8004 	svcne	0x00ff8004

00000d44 <IRQ009_Handler>:
 *******************************************************************************
 ** \brief Int No.009 IRQ handler
 **
 ******************************************************************************/
void IRQ009_Handler(void)
{
     d44:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int009_IRQn])
     d46:	4b02      	ldr	r3, [pc, #8]	; (d50 <IRQ009_Handler+0xc>)
     d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     d4a:	b103      	cbz	r3, d4e <IRQ009_Handler+0xa>
    {
        IrqHandler[Int009_IRQn]();
     d4c:	4798      	blx	r3
    }
}
     d4e:	bd08      	pop	{r3, pc}
     d50:	1fff8004 	svcne	0x00ff8004

00000d54 <IRQ010_Handler>:
 *******************************************************************************
 ** \brief Int No.010 IRQ handler
 **
 ******************************************************************************/
void IRQ010_Handler(void)
{
     d54:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int010_IRQn])
     d56:	4b02      	ldr	r3, [pc, #8]	; (d60 <IRQ010_Handler+0xc>)
     d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     d5a:	b103      	cbz	r3, d5e <IRQ010_Handler+0xa>
    {
        IrqHandler[Int010_IRQn]();
     d5c:	4798      	blx	r3
    }
}
     d5e:	bd08      	pop	{r3, pc}
     d60:	1fff8004 	svcne	0x00ff8004

00000d64 <IRQ011_Handler>:
 *******************************************************************************
 ** \brief Int No.011 IRQ handler
 **
 ******************************************************************************/
void IRQ011_Handler(void)
{
     d64:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int011_IRQn])
     d66:	4b02      	ldr	r3, [pc, #8]	; (d70 <IRQ011_Handler+0xc>)
     d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
     d6a:	b103      	cbz	r3, d6e <IRQ011_Handler+0xa>
    {
        IrqHandler[Int011_IRQn]();
     d6c:	4798      	blx	r3
    }
}
     d6e:	bd08      	pop	{r3, pc}
     d70:	1fff8004 	svcne	0x00ff8004

00000d74 <IRQ012_Handler>:
 *******************************************************************************
 ** \brief Int No.012 IRQ handler
 **
 ******************************************************************************/
void IRQ012_Handler(void)
{
     d74:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int012_IRQn])
     d76:	4b02      	ldr	r3, [pc, #8]	; (d80 <IRQ012_Handler+0xc>)
     d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
     d7a:	b103      	cbz	r3, d7e <IRQ012_Handler+0xa>
    {
        IrqHandler[Int012_IRQn]();
     d7c:	4798      	blx	r3
    }
}
     d7e:	bd08      	pop	{r3, pc}
     d80:	1fff8004 	svcne	0x00ff8004

00000d84 <IRQ013_Handler>:
 *******************************************************************************
 ** \brief Int No.013 IRQ handler
 **
 ******************************************************************************/
void IRQ013_Handler(void)
{
     d84:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int013_IRQn])
     d86:	4b02      	ldr	r3, [pc, #8]	; (d90 <IRQ013_Handler+0xc>)
     d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     d8a:	b103      	cbz	r3, d8e <IRQ013_Handler+0xa>
    {
        IrqHandler[Int013_IRQn]();
     d8c:	4798      	blx	r3
    }
}
     d8e:	bd08      	pop	{r3, pc}
     d90:	1fff8004 	svcne	0x00ff8004

00000d94 <IRQ014_Handler>:
 *******************************************************************************
 ** \brief Int No.014 IRQ handler
 **
 ******************************************************************************/
void IRQ014_Handler(void)
{
     d94:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int014_IRQn])
     d96:	4b02      	ldr	r3, [pc, #8]	; (da0 <IRQ014_Handler+0xc>)
     d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     d9a:	b103      	cbz	r3, d9e <IRQ014_Handler+0xa>
    {
        IrqHandler[Int014_IRQn]();
     d9c:	4798      	blx	r3
    }
}
     d9e:	bd08      	pop	{r3, pc}
     da0:	1fff8004 	svcne	0x00ff8004

00000da4 <IRQ015_Handler>:
 *******************************************************************************
 ** \brief Int No.015 IRQ handler
 **
 ******************************************************************************/
void IRQ015_Handler(void)
{
     da4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int015_IRQn])
     da6:	4b02      	ldr	r3, [pc, #8]	; (db0 <IRQ015_Handler+0xc>)
     da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
     daa:	b103      	cbz	r3, dae <IRQ015_Handler+0xa>
    {
        IrqHandler[Int015_IRQn]();
     dac:	4798      	blx	r3
    }
}
     dae:	bd08      	pop	{r3, pc}
     db0:	1fff8004 	svcne	0x00ff8004

00000db4 <IRQ016_Handler>:
 *******************************************************************************
 ** \brief Int No.016 IRQ handler
 **
 ******************************************************************************/
void IRQ016_Handler(void)
{
     db4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int016_IRQn])
     db6:	4b02      	ldr	r3, [pc, #8]	; (dc0 <IRQ016_Handler+0xc>)
     db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
     dba:	b103      	cbz	r3, dbe <IRQ016_Handler+0xa>
    {
        IrqHandler[Int016_IRQn]();
     dbc:	4798      	blx	r3
    }
}
     dbe:	bd08      	pop	{r3, pc}
     dc0:	1fff8004 	svcne	0x00ff8004

00000dc4 <IRQ017_Handler>:
 *******************************************************************************
 ** \brief Int No.017 IRQ handler
 **
 ******************************************************************************/
void IRQ017_Handler(void)
{
     dc4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int017_IRQn])
     dc6:	4b02      	ldr	r3, [pc, #8]	; (dd0 <IRQ017_Handler+0xc>)
     dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
     dca:	b103      	cbz	r3, dce <IRQ017_Handler+0xa>
    {
        IrqHandler[Int017_IRQn]();
     dcc:	4798      	blx	r3
    }
}
     dce:	bd08      	pop	{r3, pc}
     dd0:	1fff8004 	svcne	0x00ff8004

00000dd4 <IRQ018_Handler>:
 *******************************************************************************
 ** \brief Int No.018 IRQ handler
 **
 ******************************************************************************/
void IRQ018_Handler(void)
{
     dd4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int018_IRQn])
     dd6:	4b02      	ldr	r3, [pc, #8]	; (de0 <IRQ018_Handler+0xc>)
     dd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     dda:	b103      	cbz	r3, dde <IRQ018_Handler+0xa>
    {
        IrqHandler[Int018_IRQn]();
     ddc:	4798      	blx	r3
    }
}
     dde:	bd08      	pop	{r3, pc}
     de0:	1fff8004 	svcne	0x00ff8004

00000de4 <IRQ019_Handler>:
 *******************************************************************************
 ** \brief Int No.019 IRQ handler
 **
 ******************************************************************************/
void IRQ019_Handler(void)
{
     de4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int019_IRQn])
     de6:	4b02      	ldr	r3, [pc, #8]	; (df0 <IRQ019_Handler+0xc>)
     de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
     dea:	b103      	cbz	r3, dee <IRQ019_Handler+0xa>
    {
        IrqHandler[Int019_IRQn]();
     dec:	4798      	blx	r3
    }
}
     dee:	bd08      	pop	{r3, pc}
     df0:	1fff8004 	svcne	0x00ff8004

00000df4 <IRQ020_Handler>:
 *******************************************************************************
 ** \brief Int No.020 IRQ handler
 **
 ******************************************************************************/
void IRQ020_Handler(void)
{
     df4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int020_IRQn])
     df6:	4b02      	ldr	r3, [pc, #8]	; (e00 <IRQ020_Handler+0xc>)
     df8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
     dfa:	b103      	cbz	r3, dfe <IRQ020_Handler+0xa>
    {
        IrqHandler[Int020_IRQn]();
     dfc:	4798      	blx	r3
    }
}
     dfe:	bd08      	pop	{r3, pc}
     e00:	1fff8004 	svcne	0x00ff8004

00000e04 <IRQ021_Handler>:
 *******************************************************************************
 ** \brief Int No.021 IRQ handler
 **
 ******************************************************************************/
void IRQ021_Handler(void)
{
     e04:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int021_IRQn])
     e06:	4b02      	ldr	r3, [pc, #8]	; (e10 <IRQ021_Handler+0xc>)
     e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
     e0a:	b103      	cbz	r3, e0e <IRQ021_Handler+0xa>
    {
        IrqHandler[Int021_IRQn]();
     e0c:	4798      	blx	r3
    }
}
     e0e:	bd08      	pop	{r3, pc}
     e10:	1fff8004 	svcne	0x00ff8004

00000e14 <IRQ022_Handler>:
 *******************************************************************************
 ** \brief Int No.022 IRQ handler
 **
 ******************************************************************************/
void IRQ022_Handler(void)
{
     e14:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int022_IRQn])
     e16:	4b02      	ldr	r3, [pc, #8]	; (e20 <IRQ022_Handler+0xc>)
     e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     e1a:	b103      	cbz	r3, e1e <IRQ022_Handler+0xa>
    {
        IrqHandler[Int022_IRQn]();
     e1c:	4798      	blx	r3
    }
}
     e1e:	bd08      	pop	{r3, pc}
     e20:	1fff8004 	svcne	0x00ff8004

00000e24 <IRQ023_Handler>:
 *******************************************************************************
 ** \brief Int No.023 IRQ handler
 **
 ******************************************************************************/
void IRQ023_Handler(void)
{
     e24:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int023_IRQn])
     e26:	4b02      	ldr	r3, [pc, #8]	; (e30 <IRQ023_Handler+0xc>)
     e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
     e2a:	b103      	cbz	r3, e2e <IRQ023_Handler+0xa>
    {
        IrqHandler[Int023_IRQn]();
     e2c:	4798      	blx	r3
    }
}
     e2e:	bd08      	pop	{r3, pc}
     e30:	1fff8004 	svcne	0x00ff8004

00000e34 <IRQ024_Handler>:
 *******************************************************************************
 ** \brief Int No.024 IRQ handler
 **
 ******************************************************************************/
void IRQ024_Handler(void)
{
     e34:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int024_IRQn])
     e36:	4b02      	ldr	r3, [pc, #8]	; (e40 <IRQ024_Handler+0xc>)
     e38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
     e3a:	b103      	cbz	r3, e3e <IRQ024_Handler+0xa>
    {
        IrqHandler[Int024_IRQn]();
     e3c:	4798      	blx	r3
    }
}
     e3e:	bd08      	pop	{r3, pc}
     e40:	1fff8004 	svcne	0x00ff8004

00000e44 <IRQ025_Handler>:
 *******************************************************************************
 ** \brief Int No.025 IRQ handler
 **
 ******************************************************************************/
void IRQ025_Handler(void)
{
     e44:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int025_IRQn])
     e46:	4b02      	ldr	r3, [pc, #8]	; (e50 <IRQ025_Handler+0xc>)
     e48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
     e4a:	b103      	cbz	r3, e4e <IRQ025_Handler+0xa>
    {
        IrqHandler[Int025_IRQn]();
     e4c:	4798      	blx	r3
    }
}
     e4e:	bd08      	pop	{r3, pc}
     e50:	1fff8004 	svcne	0x00ff8004

00000e54 <IRQ026_Handler>:
 *******************************************************************************
 ** \brief Int No.026 IRQ handler
 **
 ******************************************************************************/
void IRQ026_Handler(void)
{
     e54:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int026_IRQn])
     e56:	4b02      	ldr	r3, [pc, #8]	; (e60 <IRQ026_Handler+0xc>)
     e58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
     e5a:	b103      	cbz	r3, e5e <IRQ026_Handler+0xa>
    {
        IrqHandler[Int026_IRQn]();
     e5c:	4798      	blx	r3
    }
}
     e5e:	bd08      	pop	{r3, pc}
     e60:	1fff8004 	svcne	0x00ff8004

00000e64 <IRQ027_Handler>:
 *******************************************************************************
 ** \brief Int No.027 IRQ handler
 **
 ******************************************************************************/
void IRQ027_Handler(void)
{
     e64:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int027_IRQn])
     e66:	4b02      	ldr	r3, [pc, #8]	; (e70 <IRQ027_Handler+0xc>)
     e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
     e6a:	b103      	cbz	r3, e6e <IRQ027_Handler+0xa>
    {
        IrqHandler[Int027_IRQn]();
     e6c:	4798      	blx	r3
    }
}
     e6e:	bd08      	pop	{r3, pc}
     e70:	1fff8004 	svcne	0x00ff8004

00000e74 <IRQ028_Handler>:
 *******************************************************************************
 ** \brief Int No.028 IRQ handler
 **
 ******************************************************************************/
void IRQ028_Handler(void)
{
     e74:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int028_IRQn])
     e76:	4b02      	ldr	r3, [pc, #8]	; (e80 <IRQ028_Handler+0xc>)
     e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
     e7a:	b103      	cbz	r3, e7e <IRQ028_Handler+0xa>
    {
        IrqHandler[Int028_IRQn]();
     e7c:	4798      	blx	r3
    }
}
     e7e:	bd08      	pop	{r3, pc}
     e80:	1fff8004 	svcne	0x00ff8004

00000e84 <IRQ029_Handler>:
 *******************************************************************************
 ** \brief Int No.029 IRQ handler
 **
 ******************************************************************************/
void IRQ029_Handler(void)
{
     e84:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int029_IRQn])
     e86:	4b02      	ldr	r3, [pc, #8]	; (e90 <IRQ029_Handler+0xc>)
     e88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
     e8a:	b103      	cbz	r3, e8e <IRQ029_Handler+0xa>
    {
        IrqHandler[Int029_IRQn]();
     e8c:	4798      	blx	r3
    }
}
     e8e:	bd08      	pop	{r3, pc}
     e90:	1fff8004 	svcne	0x00ff8004

00000e94 <IRQ030_Handler>:
 *******************************************************************************
 ** \brief Int No.030 IRQ handler
 **
 ******************************************************************************/
void IRQ030_Handler(void)
{
     e94:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int030_IRQn])
     e96:	4b02      	ldr	r3, [pc, #8]	; (ea0 <IRQ030_Handler+0xc>)
     e98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
     e9a:	b103      	cbz	r3, e9e <IRQ030_Handler+0xa>
    {
        IrqHandler[Int030_IRQn]();
     e9c:	4798      	blx	r3
    }
}
     e9e:	bd08      	pop	{r3, pc}
     ea0:	1fff8004 	svcne	0x00ff8004

00000ea4 <IRQ031_Handler>:
 *******************************************************************************
 ** \brief Int No.031 IRQ handler
 **
 ******************************************************************************/
void IRQ031_Handler(void)
{
     ea4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int031_IRQn])
     ea6:	4b02      	ldr	r3, [pc, #8]	; (eb0 <IRQ031_Handler+0xc>)
     ea8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
     eaa:	b103      	cbz	r3, eae <IRQ031_Handler+0xa>
    {
        IrqHandler[Int031_IRQn]();
     eac:	4798      	blx	r3
    }
}
     eae:	bd08      	pop	{r3, pc}
     eb0:	1fff8004 	svcne	0x00ff8004

00000eb4 <IRQ032_Handler>:
 *******************************************************************************
 ** \brief Int No.032 IRQ handler
 **
 ******************************************************************************/
void IRQ032_Handler(void)
{
     eb4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int032_IRQn])
     eb6:	4b03      	ldr	r3, [pc, #12]	; (ec4 <IRQ032_Handler+0x10>)
     eb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
     ebc:	b103      	cbz	r3, ec0 <IRQ032_Handler+0xc>
    {
        IrqHandler[Int032_IRQn]();
     ebe:	4798      	blx	r3
    }
}
     ec0:	bd08      	pop	{r3, pc}
     ec2:	bf00      	nop
     ec4:	1fff8004 	svcne	0x00ff8004

00000ec8 <IRQ033_Handler>:
 *******************************************************************************
 ** \brief Int No.033 IRQ handler
 **
 ******************************************************************************/
void IRQ033_Handler(void)
{
     ec8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int033_IRQn])
     eca:	4b03      	ldr	r3, [pc, #12]	; (ed8 <IRQ033_Handler+0x10>)
     ecc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
     ed0:	b103      	cbz	r3, ed4 <IRQ033_Handler+0xc>
    {
        IrqHandler[Int033_IRQn]();
     ed2:	4798      	blx	r3
    }
}
     ed4:	bd08      	pop	{r3, pc}
     ed6:	bf00      	nop
     ed8:	1fff8004 	svcne	0x00ff8004

00000edc <IRQ034_Handler>:
 *******************************************************************************
 ** \brief Int No.034 IRQ handler
 **
 ******************************************************************************/
void IRQ034_Handler(void)
{
     edc:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int034_IRQn])
     ede:	4b03      	ldr	r3, [pc, #12]	; (eec <IRQ034_Handler+0x10>)
     ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
     ee4:	b103      	cbz	r3, ee8 <IRQ034_Handler+0xc>
    {
        IrqHandler[Int034_IRQn]();
     ee6:	4798      	blx	r3
    }
}
     ee8:	bd08      	pop	{r3, pc}
     eea:	bf00      	nop
     eec:	1fff8004 	svcne	0x00ff8004

00000ef0 <IRQ035_Handler>:
 *******************************************************************************
 ** \brief Int No.035 IRQ handler
 **
 ******************************************************************************/
void IRQ035_Handler(void)
{
     ef0:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int035_IRQn])
     ef2:	4b03      	ldr	r3, [pc, #12]	; (f00 <IRQ035_Handler+0x10>)
     ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
     ef8:	b103      	cbz	r3, efc <IRQ035_Handler+0xc>
    {
        IrqHandler[Int035_IRQn]();
     efa:	4798      	blx	r3
    }
}
     efc:	bd08      	pop	{r3, pc}
     efe:	bf00      	nop
     f00:	1fff8004 	svcne	0x00ff8004

00000f04 <IRQ036_Handler>:
 *******************************************************************************
 ** \brief Int No.036 IRQ handler
 **
 ******************************************************************************/
void IRQ036_Handler(void)
{
     f04:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int036_IRQn])
     f06:	4b03      	ldr	r3, [pc, #12]	; (f14 <IRQ036_Handler+0x10>)
     f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
     f0c:	b103      	cbz	r3, f10 <IRQ036_Handler+0xc>
    {
        IrqHandler[Int036_IRQn]();
     f0e:	4798      	blx	r3
    }
}
     f10:	bd08      	pop	{r3, pc}
     f12:	bf00      	nop
     f14:	1fff8004 	svcne	0x00ff8004

00000f18 <IRQ037_Handler>:
 *******************************************************************************
 ** \brief Int No.037 IRQ handler
 **
 ******************************************************************************/
void IRQ037_Handler(void)
{
     f18:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int037_IRQn])
     f1a:	4b03      	ldr	r3, [pc, #12]	; (f28 <IRQ037_Handler+0x10>)
     f1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
     f20:	b103      	cbz	r3, f24 <IRQ037_Handler+0xc>
    {
        IrqHandler[Int037_IRQn]();
     f22:	4798      	blx	r3
    }
}
     f24:	bd08      	pop	{r3, pc}
     f26:	bf00      	nop
     f28:	1fff8004 	svcne	0x00ff8004

00000f2c <IRQ038_Handler>:
 *******************************************************************************
 ** \brief Int No.038 IRQ handler
 **
 ******************************************************************************/
void IRQ038_Handler(void)
{
     f2c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int038_IRQn])
     f2e:	4b03      	ldr	r3, [pc, #12]	; (f3c <IRQ038_Handler+0x10>)
     f30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
     f34:	b103      	cbz	r3, f38 <IRQ038_Handler+0xc>
    {
        IrqHandler[Int038_IRQn]();
     f36:	4798      	blx	r3
    }
}
     f38:	bd08      	pop	{r3, pc}
     f3a:	bf00      	nop
     f3c:	1fff8004 	svcne	0x00ff8004

00000f40 <IRQ039_Handler>:
 *******************************************************************************
 ** \brief Int No.039 IRQ handler
 **
 ******************************************************************************/
void IRQ039_Handler(void)
{
     f40:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int039_IRQn])
     f42:	4b03      	ldr	r3, [pc, #12]	; (f50 <IRQ039_Handler+0x10>)
     f44:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
     f48:	b103      	cbz	r3, f4c <IRQ039_Handler+0xc>
    {
        IrqHandler[Int039_IRQn]();
     f4a:	4798      	blx	r3
    }
}
     f4c:	bd08      	pop	{r3, pc}
     f4e:	bf00      	nop
     f50:	1fff8004 	svcne	0x00ff8004

00000f54 <IRQ040_Handler>:
 *******************************************************************************
 ** \brief Int No.040 IRQ handler
 **
 ******************************************************************************/
void IRQ040_Handler(void)
{
     f54:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int040_IRQn])
     f56:	4b03      	ldr	r3, [pc, #12]	; (f64 <IRQ040_Handler+0x10>)
     f58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
     f5c:	b103      	cbz	r3, f60 <IRQ040_Handler+0xc>
    {
        IrqHandler[Int040_IRQn]();
     f5e:	4798      	blx	r3
    }
}
     f60:	bd08      	pop	{r3, pc}
     f62:	bf00      	nop
     f64:	1fff8004 	svcne	0x00ff8004

00000f68 <IRQ041_Handler>:
 *******************************************************************************
 ** \brief Int No.041 IRQ handler
 **
 ******************************************************************************/
void IRQ041_Handler(void)
{
     f68:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int041_IRQn])
     f6a:	4b03      	ldr	r3, [pc, #12]	; (f78 <IRQ041_Handler+0x10>)
     f6c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
     f70:	b103      	cbz	r3, f74 <IRQ041_Handler+0xc>
    {
        IrqHandler[Int041_IRQn]();
     f72:	4798      	blx	r3
    }
}
     f74:	bd08      	pop	{r3, pc}
     f76:	bf00      	nop
     f78:	1fff8004 	svcne	0x00ff8004

00000f7c <IRQ042_Handler>:
 *******************************************************************************
 ** \brief Int No.042 IRQ handler
 **
 ******************************************************************************/
void IRQ042_Handler(void)
{
     f7c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int042_IRQn])
     f7e:	4b03      	ldr	r3, [pc, #12]	; (f8c <IRQ042_Handler+0x10>)
     f80:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
     f84:	b103      	cbz	r3, f88 <IRQ042_Handler+0xc>
    {
        IrqHandler[Int042_IRQn]();
     f86:	4798      	blx	r3
    }
}
     f88:	bd08      	pop	{r3, pc}
     f8a:	bf00      	nop
     f8c:	1fff8004 	svcne	0x00ff8004

00000f90 <IRQ043_Handler>:
 *******************************************************************************
 ** \brief Int No.043 IRQ handler
 **
 ******************************************************************************/
void IRQ043_Handler(void)
{
     f90:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int043_IRQn])
     f92:	4b03      	ldr	r3, [pc, #12]	; (fa0 <IRQ043_Handler+0x10>)
     f94:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
     f98:	b103      	cbz	r3, f9c <IRQ043_Handler+0xc>
    {
        IrqHandler[Int043_IRQn]();
     f9a:	4798      	blx	r3
    }
}
     f9c:	bd08      	pop	{r3, pc}
     f9e:	bf00      	nop
     fa0:	1fff8004 	svcne	0x00ff8004

00000fa4 <IRQ044_Handler>:
 *******************************************************************************
 ** \brief Int No.044 IRQ handler
 **
 ******************************************************************************/
void IRQ044_Handler(void)
{
     fa4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int044_IRQn])
     fa6:	4b03      	ldr	r3, [pc, #12]	; (fb4 <IRQ044_Handler+0x10>)
     fa8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
     fac:	b103      	cbz	r3, fb0 <IRQ044_Handler+0xc>
    {
        IrqHandler[Int044_IRQn]();
     fae:	4798      	blx	r3
    }
}
     fb0:	bd08      	pop	{r3, pc}
     fb2:	bf00      	nop
     fb4:	1fff8004 	svcne	0x00ff8004

00000fb8 <IRQ045_Handler>:
 *******************************************************************************
 ** \brief Int No.045 IRQ handler
 **
 ******************************************************************************/
void IRQ045_Handler(void)
{
     fb8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int045_IRQn])
     fba:	4b03      	ldr	r3, [pc, #12]	; (fc8 <IRQ045_Handler+0x10>)
     fbc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
     fc0:	b103      	cbz	r3, fc4 <IRQ045_Handler+0xc>
    {
        IrqHandler[Int045_IRQn]();
     fc2:	4798      	blx	r3
    }
}
     fc4:	bd08      	pop	{r3, pc}
     fc6:	bf00      	nop
     fc8:	1fff8004 	svcne	0x00ff8004

00000fcc <IRQ046_Handler>:
 *******************************************************************************
 ** \brief Int No.046 IRQ handler
 **
 ******************************************************************************/
void IRQ046_Handler(void)
{
     fcc:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int046_IRQn])
     fce:	4b03      	ldr	r3, [pc, #12]	; (fdc <IRQ046_Handler+0x10>)
     fd0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
     fd4:	b103      	cbz	r3, fd8 <IRQ046_Handler+0xc>
    {
        IrqHandler[Int046_IRQn]();
     fd6:	4798      	blx	r3
    }
}
     fd8:	bd08      	pop	{r3, pc}
     fda:	bf00      	nop
     fdc:	1fff8004 	svcne	0x00ff8004

00000fe0 <IRQ047_Handler>:
 *******************************************************************************
 ** \brief Int No.047 IRQ handler
 **
 ******************************************************************************/
void IRQ047_Handler(void)
{
     fe0:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int047_IRQn])
     fe2:	4b03      	ldr	r3, [pc, #12]	; (ff0 <IRQ047_Handler+0x10>)
     fe4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
     fe8:	b103      	cbz	r3, fec <IRQ047_Handler+0xc>
    {
        IrqHandler[Int047_IRQn]();
     fea:	4798      	blx	r3
    }
}
     fec:	bd08      	pop	{r3, pc}
     fee:	bf00      	nop
     ff0:	1fff8004 	svcne	0x00ff8004

00000ff4 <IRQ048_Handler>:
 *******************************************************************************
 ** \brief Int No.048 IRQ handler
 **
 ******************************************************************************/
void IRQ048_Handler(void)
{
     ff4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int048_IRQn])
     ff6:	4b03      	ldr	r3, [pc, #12]	; (1004 <IRQ048_Handler+0x10>)
     ff8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
     ffc:	b103      	cbz	r3, 1000 <IRQ048_Handler+0xc>
    {
        IrqHandler[Int048_IRQn]();
     ffe:	4798      	blx	r3
    }
}
    1000:	bd08      	pop	{r3, pc}
    1002:	bf00      	nop
    1004:	1fff8004 	svcne	0x00ff8004

00001008 <IRQ049_Handler>:
 *******************************************************************************
 ** \brief Int No.049 IRQ handler
 **
 ******************************************************************************/
void IRQ049_Handler(void)
{
    1008:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int049_IRQn])
    100a:	4b03      	ldr	r3, [pc, #12]	; (1018 <IRQ049_Handler+0x10>)
    100c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    1010:	b103      	cbz	r3, 1014 <IRQ049_Handler+0xc>
    {
        IrqHandler[Int049_IRQn]();
    1012:	4798      	blx	r3
    }
}
    1014:	bd08      	pop	{r3, pc}
    1016:	bf00      	nop
    1018:	1fff8004 	svcne	0x00ff8004

0000101c <IRQ050_Handler>:
 *******************************************************************************
 ** \brief Int No.050 IRQ handler
 **
 ******************************************************************************/
void IRQ050_Handler(void)
{
    101c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int050_IRQn])
    101e:	4b03      	ldr	r3, [pc, #12]	; (102c <IRQ050_Handler+0x10>)
    1020:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    1024:	b103      	cbz	r3, 1028 <IRQ050_Handler+0xc>
    {
        IrqHandler[Int050_IRQn]();
    1026:	4798      	blx	r3
    }
}
    1028:	bd08      	pop	{r3, pc}
    102a:	bf00      	nop
    102c:	1fff8004 	svcne	0x00ff8004

00001030 <IRQ051_Handler>:
 *******************************************************************************
 ** \brief Int No.051 IRQ handler
 **
 ******************************************************************************/
void IRQ051_Handler(void)
{
    1030:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int051_IRQn])
    1032:	4b03      	ldr	r3, [pc, #12]	; (1040 <IRQ051_Handler+0x10>)
    1034:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    1038:	b103      	cbz	r3, 103c <IRQ051_Handler+0xc>
    {
        IrqHandler[Int051_IRQn]();
    103a:	4798      	blx	r3
    }
}
    103c:	bd08      	pop	{r3, pc}
    103e:	bf00      	nop
    1040:	1fff8004 	svcne	0x00ff8004

00001044 <IRQ052_Handler>:
 *******************************************************************************
 ** \brief Int No.052 IRQ handler
 **
 ******************************************************************************/
void IRQ052_Handler(void)
{
    1044:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int052_IRQn])
    1046:	4b03      	ldr	r3, [pc, #12]	; (1054 <IRQ052_Handler+0x10>)
    1048:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    104c:	b103      	cbz	r3, 1050 <IRQ052_Handler+0xc>
    {
        IrqHandler[Int052_IRQn]();
    104e:	4798      	blx	r3
    }
}
    1050:	bd08      	pop	{r3, pc}
    1052:	bf00      	nop
    1054:	1fff8004 	svcne	0x00ff8004

00001058 <IRQ053_Handler>:
 *******************************************************************************
 ** \brief Int No.053 IRQ handler
 **
 ******************************************************************************/
void IRQ053_Handler(void)
{
    1058:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int053_IRQn])
    105a:	4b03      	ldr	r3, [pc, #12]	; (1068 <IRQ053_Handler+0x10>)
    105c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    1060:	b103      	cbz	r3, 1064 <IRQ053_Handler+0xc>
    {
        IrqHandler[Int053_IRQn]();
    1062:	4798      	blx	r3
    }
}
    1064:	bd08      	pop	{r3, pc}
    1066:	bf00      	nop
    1068:	1fff8004 	svcne	0x00ff8004

0000106c <IRQ054_Handler>:
 *******************************************************************************
 ** \brief Int No.054 IRQ handler
 **
 ******************************************************************************/
void IRQ054_Handler(void)
{
    106c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int054_IRQn])
    106e:	4b03      	ldr	r3, [pc, #12]	; (107c <IRQ054_Handler+0x10>)
    1070:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    1074:	b103      	cbz	r3, 1078 <IRQ054_Handler+0xc>
    {
        IrqHandler[Int054_IRQn]();
    1076:	4798      	blx	r3
    }
}
    1078:	bd08      	pop	{r3, pc}
    107a:	bf00      	nop
    107c:	1fff8004 	svcne	0x00ff8004

00001080 <IRQ055_Handler>:
 *******************************************************************************
 ** \brief Int No.055 IRQ handler
 **
 ******************************************************************************/
void IRQ055_Handler(void)
{
    1080:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int055_IRQn])
    1082:	4b03      	ldr	r3, [pc, #12]	; (1090 <IRQ055_Handler+0x10>)
    1084:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    1088:	b103      	cbz	r3, 108c <IRQ055_Handler+0xc>
    {
        IrqHandler[Int055_IRQn]();
    108a:	4798      	blx	r3
    }
}
    108c:	bd08      	pop	{r3, pc}
    108e:	bf00      	nop
    1090:	1fff8004 	svcne	0x00ff8004

00001094 <IRQ056_Handler>:
 *******************************************************************************
 ** \brief Int No.056 IRQ handler
 **
 ******************************************************************************/
void IRQ056_Handler(void)
{
    1094:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int056_IRQn])
    1096:	4b03      	ldr	r3, [pc, #12]	; (10a4 <IRQ056_Handler+0x10>)
    1098:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    109c:	b103      	cbz	r3, 10a0 <IRQ056_Handler+0xc>
    {
        IrqHandler[Int056_IRQn]();
    109e:	4798      	blx	r3
    }
}
    10a0:	bd08      	pop	{r3, pc}
    10a2:	bf00      	nop
    10a4:	1fff8004 	svcne	0x00ff8004

000010a8 <IRQ057_Handler>:
 *******************************************************************************
 ** \brief Int No.057 IRQ handler
 **
 ******************************************************************************/
void IRQ057_Handler(void)
{
    10a8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int057_IRQn])
    10aa:	4b03      	ldr	r3, [pc, #12]	; (10b8 <IRQ057_Handler+0x10>)
    10ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
    10b0:	b103      	cbz	r3, 10b4 <IRQ057_Handler+0xc>
    {
        IrqHandler[Int057_IRQn]();
    10b2:	4798      	blx	r3
    }
}
    10b4:	bd08      	pop	{r3, pc}
    10b6:	bf00      	nop
    10b8:	1fff8004 	svcne	0x00ff8004

000010bc <IRQ058_Handler>:
 *******************************************************************************
 ** \brief Int No.058 IRQ handler
 **
 ******************************************************************************/
void IRQ058_Handler(void)
{
    10bc:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int058_IRQn])
    10be:	4b03      	ldr	r3, [pc, #12]	; (10cc <IRQ058_Handler+0x10>)
    10c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
    10c4:	b103      	cbz	r3, 10c8 <IRQ058_Handler+0xc>
    {
        IrqHandler[Int058_IRQn]();
    10c6:	4798      	blx	r3
    }
}
    10c8:	bd08      	pop	{r3, pc}
    10ca:	bf00      	nop
    10cc:	1fff8004 	svcne	0x00ff8004

000010d0 <IRQ059_Handler>:
 *******************************************************************************
 ** \brief Int No.059 IRQ handler
 **
 ******************************************************************************/
void IRQ059_Handler(void)
{
    10d0:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int059_IRQn])
    10d2:	4b03      	ldr	r3, [pc, #12]	; (10e0 <IRQ059_Handler+0x10>)
    10d4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
    10d8:	b103      	cbz	r3, 10dc <IRQ059_Handler+0xc>
    {
        IrqHandler[Int059_IRQn]();
    10da:	4798      	blx	r3
    }
}
    10dc:	bd08      	pop	{r3, pc}
    10de:	bf00      	nop
    10e0:	1fff8004 	svcne	0x00ff8004

000010e4 <IRQ060_Handler>:
 *******************************************************************************
 ** \brief Int No.060 IRQ handler
 **
 ******************************************************************************/
void IRQ060_Handler(void)
{
    10e4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int060_IRQn])
    10e6:	4b03      	ldr	r3, [pc, #12]	; (10f4 <IRQ060_Handler+0x10>)
    10e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
    10ec:	b103      	cbz	r3, 10f0 <IRQ060_Handler+0xc>
    {
        IrqHandler[Int060_IRQn]();
    10ee:	4798      	blx	r3
    }
}
    10f0:	bd08      	pop	{r3, pc}
    10f2:	bf00      	nop
    10f4:	1fff8004 	svcne	0x00ff8004

000010f8 <IRQ061_Handler>:
 *******************************************************************************
 ** \brief Int No.061 IRQ handler
 **
 ******************************************************************************/
void IRQ061_Handler(void)
{
    10f8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int061_IRQn])
    10fa:	4b03      	ldr	r3, [pc, #12]	; (1108 <IRQ061_Handler+0x10>)
    10fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
    1100:	b103      	cbz	r3, 1104 <IRQ061_Handler+0xc>
    {
        IrqHandler[Int061_IRQn]();
    1102:	4798      	blx	r3
    }
}
    1104:	bd08      	pop	{r3, pc}
    1106:	bf00      	nop
    1108:	1fff8004 	svcne	0x00ff8004

0000110c <IRQ062_Handler>:
 *******************************************************************************
 ** \brief Int No.062 IRQ handler
 **
 ******************************************************************************/
void IRQ062_Handler(void)
{
    110c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int062_IRQn])
    110e:	4b03      	ldr	r3, [pc, #12]	; (111c <IRQ062_Handler+0x10>)
    1110:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
    1114:	b103      	cbz	r3, 1118 <IRQ062_Handler+0xc>
    {
        IrqHandler[Int062_IRQn]();
    1116:	4798      	blx	r3
    }
}
    1118:	bd08      	pop	{r3, pc}
    111a:	bf00      	nop
    111c:	1fff8004 	svcne	0x00ff8004

00001120 <IRQ063_Handler>:
 *******************************************************************************
 ** \brief Int No.063 IRQ handler
 **
 ******************************************************************************/
void IRQ063_Handler(void)
{
    1120:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int063_IRQn])
    1122:	4b03      	ldr	r3, [pc, #12]	; (1130 <IRQ063_Handler+0x10>)
    1124:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
    1128:	b103      	cbz	r3, 112c <IRQ063_Handler+0xc>
    {
        IrqHandler[Int063_IRQn]();
    112a:	4798      	blx	r3
    }
}
    112c:	bd08      	pop	{r3, pc}
    112e:	bf00      	nop
    1130:	1fff8004 	svcne	0x00ff8004

00001134 <IRQ064_Handler>:
 *******************************************************************************
 ** \brief Int No.064 IRQ handler
 **
 ******************************************************************************/
void IRQ064_Handler(void)
{
    1134:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int064_IRQn])
    1136:	4b03      	ldr	r3, [pc, #12]	; (1144 <IRQ064_Handler+0x10>)
    1138:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    113c:	b103      	cbz	r3, 1140 <IRQ064_Handler+0xc>
    {
        IrqHandler[Int064_IRQn]();
    113e:	4798      	blx	r3
    }
}
    1140:	bd08      	pop	{r3, pc}
    1142:	bf00      	nop
    1144:	1fff8004 	svcne	0x00ff8004

00001148 <IRQ065_Handler>:
 *******************************************************************************
 ** \brief Int No.065 IRQ handler
 **
 ******************************************************************************/
void IRQ065_Handler(void)
{
    1148:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int065_IRQn])
    114a:	4b03      	ldr	r3, [pc, #12]	; (1158 <IRQ065_Handler+0x10>)
    114c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    1150:	b103      	cbz	r3, 1154 <IRQ065_Handler+0xc>
    {
        IrqHandler[Int065_IRQn]();
    1152:	4798      	blx	r3
    }
}
    1154:	bd08      	pop	{r3, pc}
    1156:	bf00      	nop
    1158:	1fff8004 	svcne	0x00ff8004

0000115c <IRQ066_Handler>:
 *******************************************************************************
 ** \brief Int No.066 IRQ handler
 **
 ******************************************************************************/
void IRQ066_Handler(void)
{
    115c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int066_IRQn])
    115e:	4b03      	ldr	r3, [pc, #12]	; (116c <IRQ066_Handler+0x10>)
    1160:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    1164:	b103      	cbz	r3, 1168 <IRQ066_Handler+0xc>
    {
        IrqHandler[Int066_IRQn]();
    1166:	4798      	blx	r3
    }
}
    1168:	bd08      	pop	{r3, pc}
    116a:	bf00      	nop
    116c:	1fff8004 	svcne	0x00ff8004

00001170 <IRQ067_Handler>:
 *******************************************************************************
 ** \brief Int No.067 IRQ handler
 **
 ******************************************************************************/
void IRQ067_Handler(void)
{
    1170:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int067_IRQn])
    1172:	4b03      	ldr	r3, [pc, #12]	; (1180 <IRQ067_Handler+0x10>)
    1174:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
    1178:	b103      	cbz	r3, 117c <IRQ067_Handler+0xc>
    {
        IrqHandler[Int067_IRQn]();
    117a:	4798      	blx	r3
    }
}
    117c:	bd08      	pop	{r3, pc}
    117e:	bf00      	nop
    1180:	1fff8004 	svcne	0x00ff8004

00001184 <IRQ068_Handler>:
 *******************************************************************************
 ** \brief Int No.068 IRQ handler
 **
 ******************************************************************************/
void IRQ068_Handler(void)
{
    1184:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int068_IRQn])
    1186:	4b03      	ldr	r3, [pc, #12]	; (1194 <IRQ068_Handler+0x10>)
    1188:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
    118c:	b103      	cbz	r3, 1190 <IRQ068_Handler+0xc>
    {
        IrqHandler[Int068_IRQn]();
    118e:	4798      	blx	r3
    }
}
    1190:	bd08      	pop	{r3, pc}
    1192:	bf00      	nop
    1194:	1fff8004 	svcne	0x00ff8004

00001198 <IRQ069_Handler>:
 *******************************************************************************
 ** \brief Int No.069 IRQ handler
 **
 ******************************************************************************/
void IRQ069_Handler(void)
{
    1198:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int069_IRQn])
    119a:	4b03      	ldr	r3, [pc, #12]	; (11a8 <IRQ069_Handler+0x10>)
    119c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
    11a0:	b103      	cbz	r3, 11a4 <IRQ069_Handler+0xc>
    {
        IrqHandler[Int069_IRQn]();
    11a2:	4798      	blx	r3
    }
}
    11a4:	bd08      	pop	{r3, pc}
    11a6:	bf00      	nop
    11a8:	1fff8004 	svcne	0x00ff8004

000011ac <IRQ070_Handler>:
 *******************************************************************************
 ** \brief Int No.070 IRQ handler
 **
 ******************************************************************************/
void IRQ070_Handler(void)
{
    11ac:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int070_IRQn])
    11ae:	4b03      	ldr	r3, [pc, #12]	; (11bc <IRQ070_Handler+0x10>)
    11b0:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
    11b4:	b103      	cbz	r3, 11b8 <IRQ070_Handler+0xc>
    {
        IrqHandler[Int070_IRQn]();
    11b6:	4798      	blx	r3
    }
}
    11b8:	bd08      	pop	{r3, pc}
    11ba:	bf00      	nop
    11bc:	1fff8004 	svcne	0x00ff8004

000011c0 <IRQ071_Handler>:
 *******************************************************************************
 ** \brief Int No.071 IRQ handler
 **
 ******************************************************************************/
void IRQ071_Handler(void)
{
    11c0:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int071_IRQn])
    11c2:	4b03      	ldr	r3, [pc, #12]	; (11d0 <IRQ071_Handler+0x10>)
    11c4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
    11c8:	b103      	cbz	r3, 11cc <IRQ071_Handler+0xc>
    {
        IrqHandler[Int071_IRQn]();
    11ca:	4798      	blx	r3
    }
}
    11cc:	bd08      	pop	{r3, pc}
    11ce:	bf00      	nop
    11d0:	1fff8004 	svcne	0x00ff8004

000011d4 <IRQ072_Handler>:
 *******************************************************************************
 ** \brief Int No.072 IRQ handler
 **
 ******************************************************************************/
void IRQ072_Handler(void)
{
    11d4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int072_IRQn])
    11d6:	4b03      	ldr	r3, [pc, #12]	; (11e4 <IRQ072_Handler+0x10>)
    11d8:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
    11dc:	b103      	cbz	r3, 11e0 <IRQ072_Handler+0xc>
    {
        IrqHandler[Int072_IRQn]();
    11de:	4798      	blx	r3
    }
}
    11e0:	bd08      	pop	{r3, pc}
    11e2:	bf00      	nop
    11e4:	1fff8004 	svcne	0x00ff8004

000011e8 <IRQ073_Handler>:
 *******************************************************************************
 ** \brief Int No.073 IRQ handler
 **
 ******************************************************************************/
void IRQ073_Handler(void)
{
    11e8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int073_IRQn])
    11ea:	4b03      	ldr	r3, [pc, #12]	; (11f8 <IRQ073_Handler+0x10>)
    11ec:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
    11f0:	b103      	cbz	r3, 11f4 <IRQ073_Handler+0xc>
    {
        IrqHandler[Int073_IRQn]();
    11f2:	4798      	blx	r3
    }
}
    11f4:	bd08      	pop	{r3, pc}
    11f6:	bf00      	nop
    11f8:	1fff8004 	svcne	0x00ff8004

000011fc <IRQ074_Handler>:
 *******************************************************************************
 ** \brief Int No.074 IRQ handler
 **
 ******************************************************************************/
void IRQ074_Handler(void)
{
    11fc:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int074_IRQn])
    11fe:	4b03      	ldr	r3, [pc, #12]	; (120c <IRQ074_Handler+0x10>)
    1200:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
    1204:	b103      	cbz	r3, 1208 <IRQ074_Handler+0xc>
    {
        IrqHandler[Int074_IRQn]();
    1206:	4798      	blx	r3
    }
}
    1208:	bd08      	pop	{r3, pc}
    120a:	bf00      	nop
    120c:	1fff8004 	svcne	0x00ff8004

00001210 <IRQ075_Handler>:
 *******************************************************************************
 ** \brief Int No.075 IRQ handler
 **
 ******************************************************************************/
void IRQ075_Handler(void)
{
    1210:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int075_IRQn])
    1212:	4b03      	ldr	r3, [pc, #12]	; (1220 <IRQ075_Handler+0x10>)
    1214:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
    1218:	b103      	cbz	r3, 121c <IRQ075_Handler+0xc>
    {
        IrqHandler[Int075_IRQn]();
    121a:	4798      	blx	r3
    }
}
    121c:	bd08      	pop	{r3, pc}
    121e:	bf00      	nop
    1220:	1fff8004 	svcne	0x00ff8004

00001224 <IRQ076_Handler>:
 *******************************************************************************
 ** \brief Int No.076 IRQ handler
 **
 ******************************************************************************/
void IRQ076_Handler(void)
{
    1224:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int076_IRQn])
    1226:	4b03      	ldr	r3, [pc, #12]	; (1234 <IRQ076_Handler+0x10>)
    1228:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    122c:	b103      	cbz	r3, 1230 <IRQ076_Handler+0xc>
    {
        IrqHandler[Int076_IRQn]();
    122e:	4798      	blx	r3
    }
}
    1230:	bd08      	pop	{r3, pc}
    1232:	bf00      	nop
    1234:	1fff8004 	svcne	0x00ff8004

00001238 <IRQ077_Handler>:
 *******************************************************************************
 ** \brief Int No.077 IRQ handler
 **
 ******************************************************************************/
void IRQ077_Handler(void)
{
    1238:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int077_IRQn])
    123a:	4b03      	ldr	r3, [pc, #12]	; (1248 <IRQ077_Handler+0x10>)
    123c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    1240:	b103      	cbz	r3, 1244 <IRQ077_Handler+0xc>
    {
        IrqHandler[Int077_IRQn]();
    1242:	4798      	blx	r3
    }
}
    1244:	bd08      	pop	{r3, pc}
    1246:	bf00      	nop
    1248:	1fff8004 	svcne	0x00ff8004

0000124c <IRQ078_Handler>:
 *******************************************************************************
 ** \brief Int No.078 IRQ handler
 **
 ******************************************************************************/
void IRQ078_Handler(void)
{
    124c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int078_IRQn])
    124e:	4b03      	ldr	r3, [pc, #12]	; (125c <IRQ078_Handler+0x10>)
    1250:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
    1254:	b103      	cbz	r3, 1258 <IRQ078_Handler+0xc>
    {
        IrqHandler[Int078_IRQn]();
    1256:	4798      	blx	r3
    }
}
    1258:	bd08      	pop	{r3, pc}
    125a:	bf00      	nop
    125c:	1fff8004 	svcne	0x00ff8004

00001260 <IRQ079_Handler>:
 *******************************************************************************
 ** \brief Int No.079 IRQ handler
 **
 ******************************************************************************/
void IRQ079_Handler(void)
{
    1260:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int079_IRQn])
    1262:	4b03      	ldr	r3, [pc, #12]	; (1270 <IRQ079_Handler+0x10>)
    1264:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
    1268:	b103      	cbz	r3, 126c <IRQ079_Handler+0xc>
    {
        IrqHandler[Int079_IRQn]();
    126a:	4798      	blx	r3
    }
}
    126c:	bd08      	pop	{r3, pc}
    126e:	bf00      	nop
    1270:	1fff8004 	svcne	0x00ff8004

00001274 <IRQ080_Handler>:
 *******************************************************************************
 ** \brief Int No.080 IRQ handler
 **
 ******************************************************************************/
void IRQ080_Handler(void)
{
    1274:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int080_IRQn])
    1276:	4b03      	ldr	r3, [pc, #12]	; (1284 <IRQ080_Handler+0x10>)
    1278:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
    127c:	b103      	cbz	r3, 1280 <IRQ080_Handler+0xc>
    {
        IrqHandler[Int080_IRQn]();
    127e:	4798      	blx	r3
    }
}
    1280:	bd08      	pop	{r3, pc}
    1282:	bf00      	nop
    1284:	1fff8004 	svcne	0x00ff8004

00001288 <IRQ081_Handler>:
 *******************************************************************************
 ** \brief Int No.081 IRQ handler
 **
 ******************************************************************************/
void IRQ081_Handler(void)
{
    1288:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int081_IRQn])
    128a:	4b03      	ldr	r3, [pc, #12]	; (1298 <IRQ081_Handler+0x10>)
    128c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
    1290:	b103      	cbz	r3, 1294 <IRQ081_Handler+0xc>
    {
        IrqHandler[Int081_IRQn]();
    1292:	4798      	blx	r3
    }
}
    1294:	bd08      	pop	{r3, pc}
    1296:	bf00      	nop
    1298:	1fff8004 	svcne	0x00ff8004

0000129c <IRQ082_Handler>:
 *******************************************************************************
 ** \brief Int No.082 IRQ handler
 **
 ******************************************************************************/
void IRQ082_Handler(void)
{
    129c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int082_IRQn])
    129e:	4b03      	ldr	r3, [pc, #12]	; (12ac <IRQ082_Handler+0x10>)
    12a0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
    12a4:	b103      	cbz	r3, 12a8 <IRQ082_Handler+0xc>
    {
        IrqHandler[Int082_IRQn]();
    12a6:	4798      	blx	r3
    }
}
    12a8:	bd08      	pop	{r3, pc}
    12aa:	bf00      	nop
    12ac:	1fff8004 	svcne	0x00ff8004

000012b0 <IRQ083_Handler>:
 *******************************************************************************
 ** \brief Int No.083 IRQ handler
 **
 ******************************************************************************/
void IRQ083_Handler(void)
{
    12b0:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int083_IRQn])
    12b2:	4b03      	ldr	r3, [pc, #12]	; (12c0 <IRQ083_Handler+0x10>)
    12b4:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    12b8:	b103      	cbz	r3, 12bc <IRQ083_Handler+0xc>
    {
        IrqHandler[Int083_IRQn]();
    12ba:	4798      	blx	r3
    }
}
    12bc:	bd08      	pop	{r3, pc}
    12be:	bf00      	nop
    12c0:	1fff8004 	svcne	0x00ff8004

000012c4 <IRQ084_Handler>:
 *******************************************************************************
 ** \brief Int No.084 IRQ handler
 **
 ******************************************************************************/
void IRQ084_Handler(void)
{
    12c4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int084_IRQn])
    12c6:	4b03      	ldr	r3, [pc, #12]	; (12d4 <IRQ084_Handler+0x10>)
    12c8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
    12cc:	b103      	cbz	r3, 12d0 <IRQ084_Handler+0xc>
    {
        IrqHandler[Int084_IRQn]();
    12ce:	4798      	blx	r3
    }
}
    12d0:	bd08      	pop	{r3, pc}
    12d2:	bf00      	nop
    12d4:	1fff8004 	svcne	0x00ff8004

000012d8 <IRQ085_Handler>:
 *******************************************************************************
 ** \brief Int No.085 IRQ handler
 **
 ******************************************************************************/
void IRQ085_Handler(void)
{
    12d8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int085_IRQn])
    12da:	4b03      	ldr	r3, [pc, #12]	; (12e8 <IRQ085_Handler+0x10>)
    12dc:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
    12e0:	b103      	cbz	r3, 12e4 <IRQ085_Handler+0xc>
    {
        IrqHandler[Int085_IRQn]();
    12e2:	4798      	blx	r3
    }
}
    12e4:	bd08      	pop	{r3, pc}
    12e6:	bf00      	nop
    12e8:	1fff8004 	svcne	0x00ff8004

000012ec <IRQ086_Handler>:
 *******************************************************************************
 ** \brief Int No.086 IRQ handler
 **
 ******************************************************************************/
void IRQ086_Handler(void)
{
    12ec:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int086_IRQn])
    12ee:	4b03      	ldr	r3, [pc, #12]	; (12fc <IRQ086_Handler+0x10>)
    12f0:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
    12f4:	b103      	cbz	r3, 12f8 <IRQ086_Handler+0xc>
    {
        IrqHandler[Int086_IRQn]();
    12f6:	4798      	blx	r3
    }
}
    12f8:	bd08      	pop	{r3, pc}
    12fa:	bf00      	nop
    12fc:	1fff8004 	svcne	0x00ff8004

00001300 <IRQ087_Handler>:
 *******************************************************************************
 ** \brief Int No.087 IRQ handler
 **
 ******************************************************************************/
void IRQ087_Handler(void)
{
    1300:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int087_IRQn])
    1302:	4b03      	ldr	r3, [pc, #12]	; (1310 <IRQ087_Handler+0x10>)
    1304:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
    1308:	b103      	cbz	r3, 130c <IRQ087_Handler+0xc>
    {
        IrqHandler[Int087_IRQn]();
    130a:	4798      	blx	r3
    }
}
    130c:	bd08      	pop	{r3, pc}
    130e:	bf00      	nop
    1310:	1fff8004 	svcne	0x00ff8004

00001314 <IRQ088_Handler>:
 *******************************************************************************
 ** \brief Int No.088 IRQ handler
 **
 ******************************************************************************/
void IRQ088_Handler(void)
{
    1314:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int088_IRQn])
    1316:	4b03      	ldr	r3, [pc, #12]	; (1324 <IRQ088_Handler+0x10>)
    1318:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
    131c:	b103      	cbz	r3, 1320 <IRQ088_Handler+0xc>
    {
        IrqHandler[Int088_IRQn]();
    131e:	4798      	blx	r3
    }
}
    1320:	bd08      	pop	{r3, pc}
    1322:	bf00      	nop
    1324:	1fff8004 	svcne	0x00ff8004

00001328 <IRQ089_Handler>:
 *******************************************************************************
 ** \brief Int No.089 IRQ handler
 **
 ******************************************************************************/
void IRQ089_Handler(void)
{
    1328:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int089_IRQn])
    132a:	4b03      	ldr	r3, [pc, #12]	; (1338 <IRQ089_Handler+0x10>)
    132c:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
    1330:	b103      	cbz	r3, 1334 <IRQ089_Handler+0xc>
    {
        IrqHandler[Int089_IRQn]();
    1332:	4798      	blx	r3
    }
}
    1334:	bd08      	pop	{r3, pc}
    1336:	bf00      	nop
    1338:	1fff8004 	svcne	0x00ff8004

0000133c <IRQ090_Handler>:
 *******************************************************************************
 ** \brief Int No.090 IRQ handler
 **
 ******************************************************************************/
void IRQ090_Handler(void)
{
    133c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int090_IRQn])
    133e:	4b03      	ldr	r3, [pc, #12]	; (134c <IRQ090_Handler+0x10>)
    1340:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
    1344:	b103      	cbz	r3, 1348 <IRQ090_Handler+0xc>
    {
        IrqHandler[Int090_IRQn]();
    1346:	4798      	blx	r3
    }
}
    1348:	bd08      	pop	{r3, pc}
    134a:	bf00      	nop
    134c:	1fff8004 	svcne	0x00ff8004

00001350 <IRQ091_Handler>:
 *******************************************************************************
 ** \brief Int No.091 IRQ handler
 **
 ******************************************************************************/
void IRQ091_Handler(void)
{
    1350:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int091_IRQn])
    1352:	4b03      	ldr	r3, [pc, #12]	; (1360 <IRQ091_Handler+0x10>)
    1354:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
    1358:	b103      	cbz	r3, 135c <IRQ091_Handler+0xc>
    {
        IrqHandler[Int091_IRQn]();
    135a:	4798      	blx	r3
    }
}
    135c:	bd08      	pop	{r3, pc}
    135e:	bf00      	nop
    1360:	1fff8004 	svcne	0x00ff8004

00001364 <IRQ092_Handler>:
 *******************************************************************************
 ** \brief Int No.092 IRQ handler
 **
 ******************************************************************************/
void IRQ092_Handler(void)
{
    1364:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int092_IRQn])
    1366:	4b03      	ldr	r3, [pc, #12]	; (1374 <IRQ092_Handler+0x10>)
    1368:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
    136c:	b103      	cbz	r3, 1370 <IRQ092_Handler+0xc>
    {
        IrqHandler[Int092_IRQn]();
    136e:	4798      	blx	r3
    }
}
    1370:	bd08      	pop	{r3, pc}
    1372:	bf00      	nop
    1374:	1fff8004 	svcne	0x00ff8004

00001378 <IRQ093_Handler>:
 *******************************************************************************
 ** \brief Int No.093 IRQ handler
 **
 ******************************************************************************/
void IRQ093_Handler(void)
{
    1378:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int093_IRQn])
    137a:	4b03      	ldr	r3, [pc, #12]	; (1388 <IRQ093_Handler+0x10>)
    137c:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
    1380:	b103      	cbz	r3, 1384 <IRQ093_Handler+0xc>
    {
        IrqHandler[Int093_IRQn]();
    1382:	4798      	blx	r3
    }
}
    1384:	bd08      	pop	{r3, pc}
    1386:	bf00      	nop
    1388:	1fff8004 	svcne	0x00ff8004

0000138c <IRQ094_Handler>:
 *******************************************************************************
 ** \brief Int No.094 IRQ handler
 **
 ******************************************************************************/
void IRQ094_Handler(void)
{
    138c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int094_IRQn])
    138e:	4b03      	ldr	r3, [pc, #12]	; (139c <IRQ094_Handler+0x10>)
    1390:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
    1394:	b103      	cbz	r3, 1398 <IRQ094_Handler+0xc>
    {
        IrqHandler[Int094_IRQn]();
    1396:	4798      	blx	r3
    }
}
    1398:	bd08      	pop	{r3, pc}
    139a:	bf00      	nop
    139c:	1fff8004 	svcne	0x00ff8004

000013a0 <IRQ095_Handler>:
 *******************************************************************************
 ** \brief Int No.095 IRQ handler
 **
 ******************************************************************************/
void IRQ095_Handler(void)
{
    13a0:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int095_IRQn])
    13a2:	4b03      	ldr	r3, [pc, #12]	; (13b0 <IRQ095_Handler+0x10>)
    13a4:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    13a8:	b103      	cbz	r3, 13ac <IRQ095_Handler+0xc>
    {
        IrqHandler[Int095_IRQn]();
    13aa:	4798      	blx	r3
    }
}
    13ac:	bd08      	pop	{r3, pc}
    13ae:	bf00      	nop
    13b0:	1fff8004 	svcne	0x00ff8004

000013b4 <IRQ096_Handler>:
 *******************************************************************************
 ** \brief Int No.096 IRQ handler
 **
 ******************************************************************************/
void IRQ096_Handler(void)
{
    13b4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int096_IRQn])
    13b6:	4b03      	ldr	r3, [pc, #12]	; (13c4 <IRQ096_Handler+0x10>)
    13b8:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
    13bc:	b103      	cbz	r3, 13c0 <IRQ096_Handler+0xc>
    {
        IrqHandler[Int096_IRQn]();
    13be:	4798      	blx	r3
    }
}
    13c0:	bd08      	pop	{r3, pc}
    13c2:	bf00      	nop
    13c4:	1fff8004 	svcne	0x00ff8004

000013c8 <IRQ097_Handler>:
 *******************************************************************************
 ** \brief Int No.097 IRQ handler
 **
 ******************************************************************************/
void IRQ097_Handler(void)
{
    13c8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int097_IRQn])
    13ca:	4b03      	ldr	r3, [pc, #12]	; (13d8 <IRQ097_Handler+0x10>)
    13cc:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
    13d0:	b103      	cbz	r3, 13d4 <IRQ097_Handler+0xc>
    {
        IrqHandler[Int097_IRQn]();
    13d2:	4798      	blx	r3
    }
}
    13d4:	bd08      	pop	{r3, pc}
    13d6:	bf00      	nop
    13d8:	1fff8004 	svcne	0x00ff8004

000013dc <IRQ098_Handler>:
 *******************************************************************************
 ** \brief Int No.098 IRQ handler
 **
 ******************************************************************************/
void IRQ098_Handler(void)
{
    13dc:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int098_IRQn])
    13de:	4b03      	ldr	r3, [pc, #12]	; (13ec <IRQ098_Handler+0x10>)
    13e0:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
    13e4:	b103      	cbz	r3, 13e8 <IRQ098_Handler+0xc>
    {
        IrqHandler[Int098_IRQn]();
    13e6:	4798      	blx	r3
    }
}
    13e8:	bd08      	pop	{r3, pc}
    13ea:	bf00      	nop
    13ec:	1fff8004 	svcne	0x00ff8004

000013f0 <IRQ099_Handler>:
 *******************************************************************************
 ** \brief Int No.099 IRQ handler
 **
 ******************************************************************************/
void IRQ099_Handler(void)
{
    13f0:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int099_IRQn])
    13f2:	4b03      	ldr	r3, [pc, #12]	; (1400 <IRQ099_Handler+0x10>)
    13f4:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
    13f8:	b103      	cbz	r3, 13fc <IRQ099_Handler+0xc>
    {
        IrqHandler[Int099_IRQn]();
    13fa:	4798      	blx	r3
    }
}
    13fc:	bd08      	pop	{r3, pc}
    13fe:	bf00      	nop
    1400:	1fff8004 	svcne	0x00ff8004

00001404 <IRQ100_Handler>:
 *******************************************************************************
 ** \brief Int No.100 IRQ handler
 **
 ******************************************************************************/
void IRQ100_Handler(void)
{
    1404:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int100_IRQn])
    1406:	4b03      	ldr	r3, [pc, #12]	; (1414 <IRQ100_Handler+0x10>)
    1408:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
    140c:	b103      	cbz	r3, 1410 <IRQ100_Handler+0xc>
    {
        IrqHandler[Int100_IRQn]();
    140e:	4798      	blx	r3
    }
}
    1410:	bd08      	pop	{r3, pc}
    1412:	bf00      	nop
    1414:	1fff8004 	svcne	0x00ff8004

00001418 <IRQ101_Handler>:
 *******************************************************************************
 ** \brief Int No.101 IRQ handler
 **
 ******************************************************************************/
void IRQ101_Handler(void)
{
    1418:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int101_IRQn])
    141a:	4b03      	ldr	r3, [pc, #12]	; (1428 <IRQ101_Handler+0x10>)
    141c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
    1420:	b103      	cbz	r3, 1424 <IRQ101_Handler+0xc>
    {
        IrqHandler[Int101_IRQn]();
    1422:	4798      	blx	r3
    }
}
    1424:	bd08      	pop	{r3, pc}
    1426:	bf00      	nop
    1428:	1fff8004 	svcne	0x00ff8004

0000142c <IRQ102_Handler>:
 *******************************************************************************
 ** \brief Int No.102 IRQ handler
 **
 ******************************************************************************/
void IRQ102_Handler(void)
{
    142c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int102_IRQn])
    142e:	4b03      	ldr	r3, [pc, #12]	; (143c <IRQ102_Handler+0x10>)
    1430:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
    1434:	b103      	cbz	r3, 1438 <IRQ102_Handler+0xc>
    {
        IrqHandler[Int102_IRQn]();
    1436:	4798      	blx	r3
    }
}
    1438:	bd08      	pop	{r3, pc}
    143a:	bf00      	nop
    143c:	1fff8004 	svcne	0x00ff8004

00001440 <IRQ103_Handler>:
 *******************************************************************************
 ** \brief Int No.103 IRQ handler
 **
 ******************************************************************************/
void IRQ103_Handler(void)
{
    1440:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int103_IRQn])
    1442:	4b03      	ldr	r3, [pc, #12]	; (1450 <IRQ103_Handler+0x10>)
    1444:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
    1448:	b103      	cbz	r3, 144c <IRQ103_Handler+0xc>
    {
        IrqHandler[Int103_IRQn]();
    144a:	4798      	blx	r3
    }
}
    144c:	bd08      	pop	{r3, pc}
    144e:	bf00      	nop
    1450:	1fff8004 	svcne	0x00ff8004

00001454 <IRQ104_Handler>:
 *******************************************************************************
 ** \brief Int No.104 IRQ handler
 **
 ******************************************************************************/
void IRQ104_Handler(void)
{
    1454:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int104_IRQn])
    1456:	4b03      	ldr	r3, [pc, #12]	; (1464 <IRQ104_Handler+0x10>)
    1458:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
    145c:	b103      	cbz	r3, 1460 <IRQ104_Handler+0xc>
    {
        IrqHandler[Int104_IRQn]();
    145e:	4798      	blx	r3
    }
}
    1460:	bd08      	pop	{r3, pc}
    1462:	bf00      	nop
    1464:	1fff8004 	svcne	0x00ff8004

00001468 <IRQ105_Handler>:
 *******************************************************************************
 ** \brief Int No.105 IRQ handler
 **
 ******************************************************************************/
void IRQ105_Handler(void)
{
    1468:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int105_IRQn])
    146a:	4b03      	ldr	r3, [pc, #12]	; (1478 <IRQ105_Handler+0x10>)
    146c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
    1470:	b103      	cbz	r3, 1474 <IRQ105_Handler+0xc>
    {
        IrqHandler[Int105_IRQn]();
    1472:	4798      	blx	r3
    }
}
    1474:	bd08      	pop	{r3, pc}
    1476:	bf00      	nop
    1478:	1fff8004 	svcne	0x00ff8004

0000147c <IRQ106_Handler>:
 *******************************************************************************
 ** \brief Int No.106 IRQ handler
 **
 ******************************************************************************/
void IRQ106_Handler(void)
{
    147c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int106_IRQn])
    147e:	4b03      	ldr	r3, [pc, #12]	; (148c <IRQ106_Handler+0x10>)
    1480:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
    1484:	b103      	cbz	r3, 1488 <IRQ106_Handler+0xc>
    {
        IrqHandler[Int106_IRQn]();
    1486:	4798      	blx	r3
    }
}
    1488:	bd08      	pop	{r3, pc}
    148a:	bf00      	nop
    148c:	1fff8004 	svcne	0x00ff8004

00001490 <IRQ107_Handler>:
 *******************************************************************************
 ** \brief Int No.107 IRQ handler
 **
 ******************************************************************************/
void IRQ107_Handler(void)
{
    1490:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int107_IRQn])
    1492:	4b03      	ldr	r3, [pc, #12]	; (14a0 <IRQ107_Handler+0x10>)
    1494:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
    1498:	b103      	cbz	r3, 149c <IRQ107_Handler+0xc>
    {
        IrqHandler[Int107_IRQn]();
    149a:	4798      	blx	r3
    }
}
    149c:	bd08      	pop	{r3, pc}
    149e:	bf00      	nop
    14a0:	1fff8004 	svcne	0x00ff8004

000014a4 <IRQ108_Handler>:
 *******************************************************************************
 ** \brief Int No.108 IRQ handler
 **
 ******************************************************************************/
void IRQ108_Handler(void)
{
    14a4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int108_IRQn])
    14a6:	4b03      	ldr	r3, [pc, #12]	; (14b4 <IRQ108_Handler+0x10>)
    14a8:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
    14ac:	b103      	cbz	r3, 14b0 <IRQ108_Handler+0xc>
    {
        IrqHandler[Int108_IRQn]();
    14ae:	4798      	blx	r3
    }
}
    14b0:	bd08      	pop	{r3, pc}
    14b2:	bf00      	nop
    14b4:	1fff8004 	svcne	0x00ff8004

000014b8 <IRQ109_Handler>:
 *******************************************************************************
 ** \brief Int No.109 IRQ handler
 **
 ******************************************************************************/
void IRQ109_Handler(void)
{
    14b8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int109_IRQn])
    14ba:	4b03      	ldr	r3, [pc, #12]	; (14c8 <IRQ109_Handler+0x10>)
    14bc:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
    14c0:	b103      	cbz	r3, 14c4 <IRQ109_Handler+0xc>
    {
        IrqHandler[Int109_IRQn]();
    14c2:	4798      	blx	r3
    }
}
    14c4:	bd08      	pop	{r3, pc}
    14c6:	bf00      	nop
    14c8:	1fff8004 	svcne	0x00ff8004

000014cc <IRQ110_Handler>:
 *******************************************************************************
 ** \brief Int No.110 IRQ handler
 **
 ******************************************************************************/
void IRQ110_Handler(void)
{
    14cc:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int110_IRQn])
    14ce:	4b03      	ldr	r3, [pc, #12]	; (14dc <IRQ110_Handler+0x10>)
    14d0:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
    14d4:	b103      	cbz	r3, 14d8 <IRQ110_Handler+0xc>
    {
        IrqHandler[Int110_IRQn]();
    14d6:	4798      	blx	r3
    }
}
    14d8:	bd08      	pop	{r3, pc}
    14da:	bf00      	nop
    14dc:	1fff8004 	svcne	0x00ff8004

000014e0 <IRQ111_Handler>:
 *******************************************************************************
 ** \brief Int No.111 IRQ handler
 **
 ******************************************************************************/
void IRQ111_Handler(void)
{
    14e0:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int111_IRQn])
    14e2:	4b03      	ldr	r3, [pc, #12]	; (14f0 <IRQ111_Handler+0x10>)
    14e4:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
    14e8:	b103      	cbz	r3, 14ec <IRQ111_Handler+0xc>
    {
        IrqHandler[Int111_IRQn]();
    14ea:	4798      	blx	r3
    }
}
    14ec:	bd08      	pop	{r3, pc}
    14ee:	bf00      	nop
    14f0:	1fff8004 	svcne	0x00ff8004

000014f4 <IRQ112_Handler>:
 *******************************************************************************
 ** \brief Int No.112 IRQ handler
 **
 ******************************************************************************/
void IRQ112_Handler(void)
{
    14f4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int112_IRQn])
    14f6:	4b03      	ldr	r3, [pc, #12]	; (1504 <IRQ112_Handler+0x10>)
    14f8:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
    14fc:	b103      	cbz	r3, 1500 <IRQ112_Handler+0xc>
    {
        IrqHandler[Int112_IRQn]();
    14fe:	4798      	blx	r3
    }
}
    1500:	bd08      	pop	{r3, pc}
    1502:	bf00      	nop
    1504:	1fff8004 	svcne	0x00ff8004

00001508 <IRQ113_Handler>:
 *******************************************************************************
 ** \brief Int No.113 IRQ handler
 **
 ******************************************************************************/
void IRQ113_Handler(void)
{
    1508:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int113_IRQn])
    150a:	4b03      	ldr	r3, [pc, #12]	; (1518 <IRQ113_Handler+0x10>)
    150c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
    1510:	b103      	cbz	r3, 1514 <IRQ113_Handler+0xc>
    {
        IrqHandler[Int113_IRQn]();
    1512:	4798      	blx	r3
    }
}
    1514:	bd08      	pop	{r3, pc}
    1516:	bf00      	nop
    1518:	1fff8004 	svcne	0x00ff8004

0000151c <IRQ114_Handler>:
 *******************************************************************************
 ** \brief Int No.114 IRQ handler
 **
 ******************************************************************************/
void IRQ114_Handler(void)
{
    151c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int114_IRQn])
    151e:	4b03      	ldr	r3, [pc, #12]	; (152c <IRQ114_Handler+0x10>)
    1520:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
    1524:	b103      	cbz	r3, 1528 <IRQ114_Handler+0xc>
    {
        IrqHandler[Int114_IRQn]();
    1526:	4798      	blx	r3
    }
}
    1528:	bd08      	pop	{r3, pc}
    152a:	bf00      	nop
    152c:	1fff8004 	svcne	0x00ff8004

00001530 <IRQ115_Handler>:
 *******************************************************************************
 ** \brief Int No.115 IRQ handler
 **
 ******************************************************************************/
void IRQ115_Handler(void)
{
    1530:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int115_IRQn])
    1532:	4b03      	ldr	r3, [pc, #12]	; (1540 <IRQ115_Handler+0x10>)
    1534:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
    1538:	b103      	cbz	r3, 153c <IRQ115_Handler+0xc>
    {
        IrqHandler[Int115_IRQn]();
    153a:	4798      	blx	r3
    }
}
    153c:	bd08      	pop	{r3, pc}
    153e:	bf00      	nop
    1540:	1fff8004 	svcne	0x00ff8004

00001544 <IRQ116_Handler>:
 *******************************************************************************
 ** \brief Int No.116 IRQ handler
 **
 ******************************************************************************/
void IRQ116_Handler(void)
{
    1544:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int116_IRQn])
    1546:	4b03      	ldr	r3, [pc, #12]	; (1554 <IRQ116_Handler+0x10>)
    1548:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
    154c:	b103      	cbz	r3, 1550 <IRQ116_Handler+0xc>
    {
        IrqHandler[Int116_IRQn]();
    154e:	4798      	blx	r3
    }
}
    1550:	bd08      	pop	{r3, pc}
    1552:	bf00      	nop
    1554:	1fff8004 	svcne	0x00ff8004

00001558 <IRQ117_Handler>:
 *******************************************************************************
 ** \brief Int No.117 IRQ handler
 **
 ******************************************************************************/
void IRQ117_Handler(void)
{
    1558:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int117_IRQn])
    155a:	4b03      	ldr	r3, [pc, #12]	; (1568 <IRQ117_Handler+0x10>)
    155c:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
    1560:	b103      	cbz	r3, 1564 <IRQ117_Handler+0xc>
    {
        IrqHandler[Int117_IRQn]();
    1562:	4798      	blx	r3
    }
}
    1564:	bd08      	pop	{r3, pc}
    1566:	bf00      	nop
    1568:	1fff8004 	svcne	0x00ff8004

0000156c <IRQ118_Handler>:
 *******************************************************************************
 ** \brief Int No.118 IRQ handler
 **
 ******************************************************************************/
void IRQ118_Handler(void)
{
    156c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int118_IRQn])
    156e:	4b03      	ldr	r3, [pc, #12]	; (157c <IRQ118_Handler+0x10>)
    1570:	f8d3 31d8 	ldr.w	r3, [r3, #472]	; 0x1d8
    1574:	b103      	cbz	r3, 1578 <IRQ118_Handler+0xc>
    {
        IrqHandler[Int118_IRQn]();
    1576:	4798      	blx	r3
    }
}
    1578:	bd08      	pop	{r3, pc}
    157a:	bf00      	nop
    157c:	1fff8004 	svcne	0x00ff8004

00001580 <IRQ119_Handler>:
 *******************************************************************************
 ** \brief Int No.119 IRQ handler
 **
 ******************************************************************************/
void IRQ119_Handler(void)
{
    1580:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int119_IRQn])
    1582:	4b03      	ldr	r3, [pc, #12]	; (1590 <IRQ119_Handler+0x10>)
    1584:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
    1588:	b103      	cbz	r3, 158c <IRQ119_Handler+0xc>
    {
        IrqHandler[Int119_IRQn]();
    158a:	4798      	blx	r3
    }
}
    158c:	bd08      	pop	{r3, pc}
    158e:	bf00      	nop
    1590:	1fff8004 	svcne	0x00ff8004

00001594 <IRQ120_Handler>:
 *******************************************************************************
 ** \brief Int No.120 IRQ handler
 **
 ******************************************************************************/
void IRQ120_Handler(void)
{
    1594:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int120_IRQn])
    1596:	4b03      	ldr	r3, [pc, #12]	; (15a4 <IRQ120_Handler+0x10>)
    1598:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
    159c:	b103      	cbz	r3, 15a0 <IRQ120_Handler+0xc>
    {
        IrqHandler[Int120_IRQn]();
    159e:	4798      	blx	r3
    }
}
    15a0:	bd08      	pop	{r3, pc}
    15a2:	bf00      	nop
    15a4:	1fff8004 	svcne	0x00ff8004

000015a8 <IRQ121_Handler>:
 *******************************************************************************
 ** \brief Int No.121 IRQ handler
 **
 ******************************************************************************/
void IRQ121_Handler(void)
{
    15a8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int121_IRQn])
    15aa:	4b03      	ldr	r3, [pc, #12]	; (15b8 <IRQ121_Handler+0x10>)
    15ac:	f8d3 31e4 	ldr.w	r3, [r3, #484]	; 0x1e4
    15b0:	b103      	cbz	r3, 15b4 <IRQ121_Handler+0xc>
    {
        IrqHandler[Int121_IRQn]();
    15b2:	4798      	blx	r3
    }
}
    15b4:	bd08      	pop	{r3, pc}
    15b6:	bf00      	nop
    15b8:	1fff8004 	svcne	0x00ff8004

000015bc <IRQ122_Handler>:
 *******************************************************************************
 ** \brief Int No.122 IRQ handler
 **
 ******************************************************************************/
void IRQ122_Handler(void)
{
    15bc:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int122_IRQn])
    15be:	4b03      	ldr	r3, [pc, #12]	; (15cc <IRQ122_Handler+0x10>)
    15c0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
    15c4:	b103      	cbz	r3, 15c8 <IRQ122_Handler+0xc>
    {
        IrqHandler[Int122_IRQn]();
    15c6:	4798      	blx	r3
    }
}
    15c8:	bd08      	pop	{r3, pc}
    15ca:	bf00      	nop
    15cc:	1fff8004 	svcne	0x00ff8004

000015d0 <IRQ123_Handler>:
 *******************************************************************************
 ** \brief Int No.123 IRQ handler
 **
 ******************************************************************************/
void IRQ123_Handler(void)
{
    15d0:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int123_IRQn])
    15d2:	4b03      	ldr	r3, [pc, #12]	; (15e0 <IRQ123_Handler+0x10>)
    15d4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
    15d8:	b103      	cbz	r3, 15dc <IRQ123_Handler+0xc>
    {
        IrqHandler[Int123_IRQn]();
    15da:	4798      	blx	r3
    }
}
    15dc:	bd08      	pop	{r3, pc}
    15de:	bf00      	nop
    15e0:	1fff8004 	svcne	0x00ff8004

000015e4 <IRQ124_Handler>:
 *******************************************************************************
 ** \brief Int No.124 IRQ handler
 **
 ******************************************************************************/
void IRQ124_Handler(void)
{
    15e4:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int124_IRQn])
    15e6:	4b03      	ldr	r3, [pc, #12]	; (15f4 <IRQ124_Handler+0x10>)
    15e8:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
    15ec:	b103      	cbz	r3, 15f0 <IRQ124_Handler+0xc>
    {
        IrqHandler[Int124_IRQn]();
    15ee:	4798      	blx	r3
    }
}
    15f0:	bd08      	pop	{r3, pc}
    15f2:	bf00      	nop
    15f4:	1fff8004 	svcne	0x00ff8004

000015f8 <IRQ125_Handler>:
 *******************************************************************************
 ** \brief Int No.125 IRQ handler
 **
 ******************************************************************************/
void IRQ125_Handler(void)
{
    15f8:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int125_IRQn])
    15fa:	4b03      	ldr	r3, [pc, #12]	; (1608 <IRQ125_Handler+0x10>)
    15fc:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
    1600:	b103      	cbz	r3, 1604 <IRQ125_Handler+0xc>
    {
        IrqHandler[Int125_IRQn]();
    1602:	4798      	blx	r3
    }
}
    1604:	bd08      	pop	{r3, pc}
    1606:	bf00      	nop
    1608:	1fff8004 	svcne	0x00ff8004

0000160c <IRQ126_Handler>:
 *******************************************************************************
 ** \brief Int No.126 IRQ handler
 **
 ******************************************************************************/
void IRQ126_Handler(void)
{
    160c:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int126_IRQn])
    160e:	4b03      	ldr	r3, [pc, #12]	; (161c <IRQ126_Handler+0x10>)
    1610:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
    1614:	b103      	cbz	r3, 1618 <IRQ126_Handler+0xc>
    {
        IrqHandler[Int126_IRQn]();
    1616:	4798      	blx	r3
    }
}
    1618:	bd08      	pop	{r3, pc}
    161a:	bf00      	nop
    161c:	1fff8004 	svcne	0x00ff8004

00001620 <IRQ127_Handler>:
 *******************************************************************************
 ** \brief Int No.127 IRQ handler
 **
 ******************************************************************************/
void IRQ127_Handler(void)
{
    1620:	b508      	push	{r3, lr}
    if (NULL != IrqHandler[Int127_IRQn])
    1622:	4b03      	ldr	r3, [pc, #12]	; (1630 <IRQ127_Handler+0x10>)
    1624:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
    1628:	b103      	cbz	r3, 162c <IRQ127_Handler+0xc>
    {
        IrqHandler[Int127_IRQn]();
    162a:	4798      	blx	r3
    }
}
    162c:	bd08      	pop	{r3, pc}
    162e:	bf00      	nop
    1630:	1fff8004 	svcne	0x00ff8004

00001634 <IRQ128_Handler>:
 *******************************************************************************
 ** \brief Int No.128 share IRQ handler
 **
 ******************************************************************************/
void IRQ128_Handler(void)
{
    1634:	b510      	push	{r4, lr}
    uint32_t VSSEL128 = M4_INTC->VSSEL128;
    1636:	4b52      	ldr	r3, [pc, #328]	; (1780 <IRQ128_Handler+0x14c>)
    1638:	f8d3 425c 	ldr.w	r4, [r3, #604]	; 0x25c

    /* external interrupt 00 */
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    163c:	4b51      	ldr	r3, [pc, #324]	; (1784 <IRQ128_Handler+0x150>)
    163e:	681b      	ldr	r3, [r3, #0]
    1640:	2b01      	cmp	r3, #1
    1642:	d03c      	beq.n	16be <IRQ128_Handler+0x8a>
    {
        Extint00_IrqHandler();
    }
    /* external interrupt 01 */
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    1644:	4b50      	ldr	r3, [pc, #320]	; (1788 <IRQ128_Handler+0x154>)
    1646:	681b      	ldr	r3, [r3, #0]
    1648:	2b01      	cmp	r3, #1
    164a:	d03e      	beq.n	16ca <IRQ128_Handler+0x96>
    {
        Extint01_IrqHandler();
    }
    /* external interrupt 02 */
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    164c:	4b4f      	ldr	r3, [pc, #316]	; (178c <IRQ128_Handler+0x158>)
    164e:	681b      	ldr	r3, [r3, #0]
    1650:	2b01      	cmp	r3, #1
    1652:	d040      	beq.n	16d6 <IRQ128_Handler+0xa2>
    {
        Extint02_IrqHandler();
    }
    /* external interrupt 03 */
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    1654:	4b4e      	ldr	r3, [pc, #312]	; (1790 <IRQ128_Handler+0x15c>)
    1656:	681b      	ldr	r3, [r3, #0]
    1658:	2b01      	cmp	r3, #1
    165a:	d042      	beq.n	16e2 <IRQ128_Handler+0xae>
    {
        Extint03_IrqHandler();
    }
    /* external interrupt 04 */
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    165c:	4b4d      	ldr	r3, [pc, #308]	; (1794 <IRQ128_Handler+0x160>)
    165e:	681b      	ldr	r3, [r3, #0]
    1660:	2b01      	cmp	r3, #1
    1662:	d044      	beq.n	16ee <IRQ128_Handler+0xba>
    {
        Extint04_IrqHandler();
    }
    /* external interrupt 05 */
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    1664:	4b4c      	ldr	r3, [pc, #304]	; (1798 <IRQ128_Handler+0x164>)
    1666:	681b      	ldr	r3, [r3, #0]
    1668:	2b01      	cmp	r3, #1
    166a:	d046      	beq.n	16fa <IRQ128_Handler+0xc6>
    {
        Extint05_IrqHandler();
    }
    /* external interrupt 06 */
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    166c:	4b4b      	ldr	r3, [pc, #300]	; (179c <IRQ128_Handler+0x168>)
    166e:	681b      	ldr	r3, [r3, #0]
    1670:	2b01      	cmp	r3, #1
    1672:	d048      	beq.n	1706 <IRQ128_Handler+0xd2>
    {
        Extint06_IrqHandler();
    }
    /* external interrupt 07 */
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1674:	4b4a      	ldr	r3, [pc, #296]	; (17a0 <IRQ128_Handler+0x16c>)
    1676:	681b      	ldr	r3, [r3, #0]
    1678:	2b01      	cmp	r3, #1
    167a:	d04a      	beq.n	1712 <IRQ128_Handler+0xde>
    {
        Extint07_IrqHandler();
    }
    /* external interrupt 08 */
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    167c:	4b49      	ldr	r3, [pc, #292]	; (17a4 <IRQ128_Handler+0x170>)
    167e:	681b      	ldr	r3, [r3, #0]
    1680:	2b01      	cmp	r3, #1
    1682:	d04c      	beq.n	171e <IRQ128_Handler+0xea>
    {
        Extint08_IrqHandler();
    }
    /* external interrupt 09 */
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    1684:	4b48      	ldr	r3, [pc, #288]	; (17a8 <IRQ128_Handler+0x174>)
    1686:	681b      	ldr	r3, [r3, #0]
    1688:	2b01      	cmp	r3, #1
    168a:	d04e      	beq.n	172a <IRQ128_Handler+0xf6>
    {
        Extint09_IrqHandler();
    }
    /* external interrupt 10 */
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    168c:	4b47      	ldr	r3, [pc, #284]	; (17ac <IRQ128_Handler+0x178>)
    168e:	681b      	ldr	r3, [r3, #0]
    1690:	2b01      	cmp	r3, #1
    1692:	d050      	beq.n	1736 <IRQ128_Handler+0x102>
    {
        Extint10_IrqHandler();
    }
    /* external interrupt 11 */
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1694:	4b46      	ldr	r3, [pc, #280]	; (17b0 <IRQ128_Handler+0x17c>)
    1696:	681b      	ldr	r3, [r3, #0]
    1698:	2b01      	cmp	r3, #1
    169a:	d052      	beq.n	1742 <IRQ128_Handler+0x10e>
    {
        Extint11_IrqHandler();
    }
    /* external interrupt 12 */
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    169c:	4b45      	ldr	r3, [pc, #276]	; (17b4 <IRQ128_Handler+0x180>)
    169e:	681b      	ldr	r3, [r3, #0]
    16a0:	2b01      	cmp	r3, #1
    16a2:	d054      	beq.n	174e <IRQ128_Handler+0x11a>
    {
        Extint12_IrqHandler();
    }
    /* external interrupt 13 */
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    16a4:	4b44      	ldr	r3, [pc, #272]	; (17b8 <IRQ128_Handler+0x184>)
    16a6:	681b      	ldr	r3, [r3, #0]
    16a8:	2b01      	cmp	r3, #1
    16aa:	d056      	beq.n	175a <IRQ128_Handler+0x126>
    {
        Extint13_IrqHandler();
    }
    /* external interrupt 14 */
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    16ac:	4b43      	ldr	r3, [pc, #268]	; (17bc <IRQ128_Handler+0x188>)
    16ae:	681b      	ldr	r3, [r3, #0]
    16b0:	2b01      	cmp	r3, #1
    16b2:	d058      	beq.n	1766 <IRQ128_Handler+0x132>
    {
        Extint14_IrqHandler();
    }
    /* external interrupt 15 */
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    16b4:	4b42      	ldr	r3, [pc, #264]	; (17c0 <IRQ128_Handler+0x18c>)
    16b6:	681b      	ldr	r3, [r3, #0]
    16b8:	2b01      	cmp	r3, #1
    16ba:	d05a      	beq.n	1772 <IRQ128_Handler+0x13e>
    {
        Extint15_IrqHandler();
    }
}
    16bc:	bd10      	pop	{r4, pc}
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    16be:	f014 0f01 	tst.w	r4, #1
    16c2:	d0bf      	beq.n	1644 <IRQ128_Handler+0x10>
        Extint00_IrqHandler();
    16c4:	f3af 8000 	nop.w
    16c8:	e7bc      	b.n	1644 <IRQ128_Handler+0x10>
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    16ca:	f014 0f02 	tst.w	r4, #2
    16ce:	d0bd      	beq.n	164c <IRQ128_Handler+0x18>
        Extint01_IrqHandler();
    16d0:	f3af 8000 	nop.w
    16d4:	e7ba      	b.n	164c <IRQ128_Handler+0x18>
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    16d6:	f014 0f04 	tst.w	r4, #4
    16da:	d0bb      	beq.n	1654 <IRQ128_Handler+0x20>
        Extint02_IrqHandler();
    16dc:	f3af 8000 	nop.w
    16e0:	e7b8      	b.n	1654 <IRQ128_Handler+0x20>
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    16e2:	f014 0f08 	tst.w	r4, #8
    16e6:	d0b9      	beq.n	165c <IRQ128_Handler+0x28>
        Extint03_IrqHandler();
    16e8:	f3af 8000 	nop.w
    16ec:	e7b6      	b.n	165c <IRQ128_Handler+0x28>
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    16ee:	f014 0f10 	tst.w	r4, #16
    16f2:	d0b7      	beq.n	1664 <IRQ128_Handler+0x30>
        Extint04_IrqHandler();
    16f4:	f3af 8000 	nop.w
    16f8:	e7b4      	b.n	1664 <IRQ128_Handler+0x30>
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    16fa:	f014 0f20 	tst.w	r4, #32
    16fe:	d0b5      	beq.n	166c <IRQ128_Handler+0x38>
        Extint05_IrqHandler();
    1700:	f3af 8000 	nop.w
    1704:	e7b2      	b.n	166c <IRQ128_Handler+0x38>
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    1706:	f014 0f40 	tst.w	r4, #64	; 0x40
    170a:	d0b3      	beq.n	1674 <IRQ128_Handler+0x40>
        Extint06_IrqHandler();
    170c:	f3af 8000 	nop.w
    1710:	e7b0      	b.n	1674 <IRQ128_Handler+0x40>
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1712:	f014 0f80 	tst.w	r4, #128	; 0x80
    1716:	d0b1      	beq.n	167c <IRQ128_Handler+0x48>
        Extint07_IrqHandler();
    1718:	f3af 8000 	nop.w
    171c:	e7ae      	b.n	167c <IRQ128_Handler+0x48>
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    171e:	f414 7f80 	tst.w	r4, #256	; 0x100
    1722:	d0af      	beq.n	1684 <IRQ128_Handler+0x50>
        Extint08_IrqHandler();
    1724:	f3af 8000 	nop.w
    1728:	e7ac      	b.n	1684 <IRQ128_Handler+0x50>
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    172a:	f414 7f00 	tst.w	r4, #512	; 0x200
    172e:	d0ad      	beq.n	168c <IRQ128_Handler+0x58>
        Extint09_IrqHandler();
    1730:	f3af 8000 	nop.w
    1734:	e7aa      	b.n	168c <IRQ128_Handler+0x58>
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    1736:	f414 6f80 	tst.w	r4, #1024	; 0x400
    173a:	d0ab      	beq.n	1694 <IRQ128_Handler+0x60>
        Extint10_IrqHandler();
    173c:	f3af 8000 	nop.w
    1740:	e7a8      	b.n	1694 <IRQ128_Handler+0x60>
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1742:	f414 6f00 	tst.w	r4, #2048	; 0x800
    1746:	d0a9      	beq.n	169c <IRQ128_Handler+0x68>
        Extint11_IrqHandler();
    1748:	f3af 8000 	nop.w
    174c:	e7a6      	b.n	169c <IRQ128_Handler+0x68>
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    174e:	f414 5f80 	tst.w	r4, #4096	; 0x1000
    1752:	d0a7      	beq.n	16a4 <IRQ128_Handler+0x70>
        Extint12_IrqHandler();
    1754:	f3af 8000 	nop.w
    1758:	e7a4      	b.n	16a4 <IRQ128_Handler+0x70>
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    175a:	f414 5f00 	tst.w	r4, #8192	; 0x2000
    175e:	d0a5      	beq.n	16ac <IRQ128_Handler+0x78>
        Extint13_IrqHandler();
    1760:	f3af 8000 	nop.w
    1764:	e7a2      	b.n	16ac <IRQ128_Handler+0x78>
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    1766:	f414 4f80 	tst.w	r4, #16384	; 0x4000
    176a:	d0a3      	beq.n	16b4 <IRQ128_Handler+0x80>
        Extint14_IrqHandler();
    176c:	f3af 8000 	nop.w
    1770:	e7a0      	b.n	16b4 <IRQ128_Handler+0x80>
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    1772:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    1776:	d0a1      	beq.n	16bc <IRQ128_Handler+0x88>
        Extint15_IrqHandler();
    1778:	f3af 8000 	nop.w
}
    177c:	e79e      	b.n	16bc <IRQ128_Handler+0x88>
    177e:	bf00      	nop
    1780:	40051000 	andmi	r1, r5, r0
    1784:	42a20a80 	adcmi	r0, r2, #128, 20	; 0x80000
    1788:	42a20a84 	adcmi	r0, r2, #132, 20	; 0x84000
    178c:	42a20a88 	adcmi	r0, r2, #136, 20	; 0x88000
    1790:	42a20a8c 	adcmi	r0, r2, #140, 20	; 0x8c000
    1794:	42a20a90 	adcmi	r0, r2, #144, 20	; 0x90000
    1798:	42a20a94 	adcmi	r0, r2, #148, 20	; 0x94000
    179c:	42a20a98 	adcmi	r0, r2, #152, 20	; 0x98000
    17a0:	42a20a9c 	adcmi	r0, r2, #156, 20	; 0x9c000
    17a4:	42a20aa0 	adcmi	r0, r2, #160, 20	; 0xa0000
    17a8:	42a20aa4 	adcmi	r0, r2, #164, 20	; 0xa4000
    17ac:	42a20aa8 	adcmi	r0, r2, #168, 20	; 0xa8000
    17b0:	42a20aac 	adcmi	r0, r2, #172, 20	; 0xac000
    17b4:	42a20ab0 	adcmi	r0, r2, #176, 20	; 0xb0000
    17b8:	42a20ab4 	adcmi	r0, r2, #180, 20	; 0xb4000
    17bc:	42a20ab8 	adcmi	r0, r2, #184, 20	; 0xb8000
    17c0:	42a20abc 	adcmi	r0, r2, #188, 20	; 0xbc000

000017c4 <IRQ129_Handler>:
 *******************************************************************************
 ** \brief Int No.129 share IRQ handler
 **
 ******************************************************************************/
void IRQ129_Handler(void)
{
    17c4:	b510      	push	{r4, lr}
    uint32_t VSSEL129 =M4_INTC->VSSEL129;
    17c6:	4ba8      	ldr	r3, [pc, #672]	; (1a68 <IRQ129_Handler+0x2a4>)
    17c8:	f8d3 4260 	ldr.w	r4, [r3, #608]	; 0x260
    uint32_t u32Tmp1 = 0ul;
    uint32_t u32Tmp2 = 0ul;
    /* DMA1 ch.0 Tx completed */
    if (Reset == bM4_DMA1_INTMASK1_MSKTC0)
    17cc:	f103 7328 	add.w	r3, r3, #44040192	; 0x2a00000
    17d0:	f503 4372 	add.w	r3, r3, #61952	; 0xf200
    17d4:	681b      	ldr	r3, [r3, #0]
    17d6:	b923      	cbnz	r3, 17e2 <IRQ129_Handler+0x1e>
    {
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    17d8:	4ba4      	ldr	r3, [pc, #656]	; (1a6c <IRQ129_Handler+0x2a8>)
    17da:	681b      	ldr	r3, [r3, #0]
    17dc:	2b01      	cmp	r3, #1
    17de:	f000 80c9 	beq.w	1974 <IRQ129_Handler+0x1b0>
        {
            Dma1Tc0_IrqHandler();
        }
    }
    /* DMA1 ch.1 Tx completed */
    if (Reset == bM4_DMA1_INTMASK1_MSKTC1)
    17e2:	4ba3      	ldr	r3, [pc, #652]	; (1a70 <IRQ129_Handler+0x2ac>)
    17e4:	681b      	ldr	r3, [r3, #0]
    17e6:	b923      	cbnz	r3, 17f2 <IRQ129_Handler+0x2e>
    {
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    17e8:	4ba2      	ldr	r3, [pc, #648]	; (1a74 <IRQ129_Handler+0x2b0>)
    17ea:	681b      	ldr	r3, [r3, #0]
    17ec:	2b01      	cmp	r3, #1
    17ee:	f000 80c8 	beq.w	1982 <IRQ129_Handler+0x1be>
        {
            Dma1Tc1_IrqHandler();
        }
    }
    /* DMA1 ch.2 Tx completed */
    if (Reset == bM4_DMA1_INTMASK1_MSKTC2)
    17f2:	4ba1      	ldr	r3, [pc, #644]	; (1a78 <IRQ129_Handler+0x2b4>)
    17f4:	681b      	ldr	r3, [r3, #0]
    17f6:	b923      	cbnz	r3, 1802 <IRQ129_Handler+0x3e>
    {
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    17f8:	4ba0      	ldr	r3, [pc, #640]	; (1a7c <IRQ129_Handler+0x2b8>)
    17fa:	681b      	ldr	r3, [r3, #0]
    17fc:	2b01      	cmp	r3, #1
    17fe:	f000 80c7 	beq.w	1990 <IRQ129_Handler+0x1cc>
        {
            Dma1Tc2_IrqHandler();
        }
    }
    /* DMA1 ch.3 Tx completed */
    if (Reset == bM4_DMA1_INTMASK1_MSKTC3)
    1802:	4b9f      	ldr	r3, [pc, #636]	; (1a80 <IRQ129_Handler+0x2bc>)
    1804:	681b      	ldr	r3, [r3, #0]
    1806:	b923      	cbnz	r3, 1812 <IRQ129_Handler+0x4e>
    {
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    1808:	4b9e      	ldr	r3, [pc, #632]	; (1a84 <IRQ129_Handler+0x2c0>)
    180a:	681b      	ldr	r3, [r3, #0]
    180c:	2b01      	cmp	r3, #1
    180e:	f000 80c6 	beq.w	199e <IRQ129_Handler+0x1da>
        {
            Dma1Tc3_IrqHandler();
        }
    }
    /* DMA2 ch.0 Tx completed */
    if (Reset == bM4_DMA2_INTMASK1_MSKTC0)
    1812:	4b9d      	ldr	r3, [pc, #628]	; (1a88 <IRQ129_Handler+0x2c4>)
    1814:	681b      	ldr	r3, [r3, #0]
    1816:	b923      	cbnz	r3, 1822 <IRQ129_Handler+0x5e>
    {
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    1818:	4b9c      	ldr	r3, [pc, #624]	; (1a8c <IRQ129_Handler+0x2c8>)
    181a:	681b      	ldr	r3, [r3, #0]
    181c:	2b01      	cmp	r3, #1
    181e:	f000 80c5 	beq.w	19ac <IRQ129_Handler+0x1e8>
        {
            Dma2Tc0_IrqHandler();
        }
    }
    /* DMA2 ch.1 Tx completed */
    if (Reset == bM4_DMA2_INTMASK1_MSKTC1)
    1822:	4b9b      	ldr	r3, [pc, #620]	; (1a90 <IRQ129_Handler+0x2cc>)
    1824:	681b      	ldr	r3, [r3, #0]
    1826:	b923      	cbnz	r3, 1832 <IRQ129_Handler+0x6e>
    {
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    1828:	4b9a      	ldr	r3, [pc, #616]	; (1a94 <IRQ129_Handler+0x2d0>)
    182a:	681b      	ldr	r3, [r3, #0]
    182c:	2b01      	cmp	r3, #1
    182e:	f000 80c4 	beq.w	19ba <IRQ129_Handler+0x1f6>
        {
            Dma2Tc1_IrqHandler();
        }
    }
    /* DMA2 ch.2 Tx completed */
    if (Reset == bM4_DMA2_INTMASK1_MSKTC2)
    1832:	4b99      	ldr	r3, [pc, #612]	; (1a98 <IRQ129_Handler+0x2d4>)
    1834:	681b      	ldr	r3, [r3, #0]
    1836:	b923      	cbnz	r3, 1842 <IRQ129_Handler+0x7e>
    {
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    1838:	4b98      	ldr	r3, [pc, #608]	; (1a9c <IRQ129_Handler+0x2d8>)
    183a:	681b      	ldr	r3, [r3, #0]
    183c:	2b01      	cmp	r3, #1
    183e:	f000 80c3 	beq.w	19c8 <IRQ129_Handler+0x204>
        {
            Dma2Tc2_IrqHandler();
        }
    }
    /* DMA2 ch.3 Tx completed */
    if (Reset == bM4_DMA2_INTMASK1_MSKTC3)
    1842:	4b97      	ldr	r3, [pc, #604]	; (1aa0 <IRQ129_Handler+0x2dc>)
    1844:	681b      	ldr	r3, [r3, #0]
    1846:	b923      	cbnz	r3, 1852 <IRQ129_Handler+0x8e>
    {
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    1848:	4b96      	ldr	r3, [pc, #600]	; (1aa4 <IRQ129_Handler+0x2e0>)
    184a:	681b      	ldr	r3, [r3, #0]
    184c:	2b01      	cmp	r3, #1
    184e:	f000 80c2 	beq.w	19d6 <IRQ129_Handler+0x212>
        {
            Dma2Tc3_IrqHandler();
        }
    }
    /* DMA1 ch.0 Block Tx completed */
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC0)
    1852:	4b95      	ldr	r3, [pc, #596]	; (1aa8 <IRQ129_Handler+0x2e4>)
    1854:	681b      	ldr	r3, [r3, #0]
    1856:	b923      	cbnz	r3, 1862 <IRQ129_Handler+0x9e>
    {
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    1858:	4b94      	ldr	r3, [pc, #592]	; (1aac <IRQ129_Handler+0x2e8>)
    185a:	681b      	ldr	r3, [r3, #0]
    185c:	2b01      	cmp	r3, #1
    185e:	f000 80c1 	beq.w	19e4 <IRQ129_Handler+0x220>
        {
            Dma1Btc0_IrqHandler();
        }
    }
    /* DMA1 ch.1 Block Tx completed */
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC1)
    1862:	4b93      	ldr	r3, [pc, #588]	; (1ab0 <IRQ129_Handler+0x2ec>)
    1864:	681b      	ldr	r3, [r3, #0]
    1866:	b923      	cbnz	r3, 1872 <IRQ129_Handler+0xae>
    {
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    1868:	4b92      	ldr	r3, [pc, #584]	; (1ab4 <IRQ129_Handler+0x2f0>)
    186a:	681b      	ldr	r3, [r3, #0]
    186c:	2b01      	cmp	r3, #1
    186e:	f000 80c0 	beq.w	19f2 <IRQ129_Handler+0x22e>
        {
            Dma1Btc1_IrqHandler();
        }
    }
    /* DMA1 ch.2 Block Tx completed */
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC2)
    1872:	4b91      	ldr	r3, [pc, #580]	; (1ab8 <IRQ129_Handler+0x2f4>)
    1874:	681b      	ldr	r3, [r3, #0]
    1876:	b923      	cbnz	r3, 1882 <IRQ129_Handler+0xbe>
    {
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1878:	4b90      	ldr	r3, [pc, #576]	; (1abc <IRQ129_Handler+0x2f8>)
    187a:	681b      	ldr	r3, [r3, #0]
    187c:	2b01      	cmp	r3, #1
    187e:	f000 80bf 	beq.w	1a00 <IRQ129_Handler+0x23c>
        {
            Dma1Btc2_IrqHandler();
        }
    }
    /* DMA1 ch.3 Block Tx completed */
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC3)
    1882:	4b8f      	ldr	r3, [pc, #572]	; (1ac0 <IRQ129_Handler+0x2fc>)
    1884:	681b      	ldr	r3, [r3, #0]
    1886:	b923      	cbnz	r3, 1892 <IRQ129_Handler+0xce>
    {
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1888:	4b8e      	ldr	r3, [pc, #568]	; (1ac4 <IRQ129_Handler+0x300>)
    188a:	681b      	ldr	r3, [r3, #0]
    188c:	2b01      	cmp	r3, #1
    188e:	f000 80be 	beq.w	1a0e <IRQ129_Handler+0x24a>
        {
            Dma1Btc3_IrqHandler();
        }
    }
    /* DMA2 ch.0 Block Tx completed */
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC0)
    1892:	4b8d      	ldr	r3, [pc, #564]	; (1ac8 <IRQ129_Handler+0x304>)
    1894:	681b      	ldr	r3, [r3, #0]
    1896:	b923      	cbnz	r3, 18a2 <IRQ129_Handler+0xde>
    {
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1898:	4b8c      	ldr	r3, [pc, #560]	; (1acc <IRQ129_Handler+0x308>)
    189a:	681b      	ldr	r3, [r3, #0]
    189c:	2b01      	cmp	r3, #1
    189e:	f000 80bd 	beq.w	1a1c <IRQ129_Handler+0x258>
        {
            Dma2Btc0_IrqHandler();
        }
    }
    /* DMA2 ch.1 Block Tx completed */
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC1)
    18a2:	4b8b      	ldr	r3, [pc, #556]	; (1ad0 <IRQ129_Handler+0x30c>)
    18a4:	681b      	ldr	r3, [r3, #0]
    18a6:	b923      	cbnz	r3, 18b2 <IRQ129_Handler+0xee>
    {
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    18a8:	4b82      	ldr	r3, [pc, #520]	; (1ab4 <IRQ129_Handler+0x2f0>)
    18aa:	681b      	ldr	r3, [r3, #0]
    18ac:	2b01      	cmp	r3, #1
    18ae:	f000 80bc 	beq.w	1a2a <IRQ129_Handler+0x266>
        {
            Dma2Btc1_IrqHandler();
        }
    }
    /* DMA2 ch.2 Block Tx completed */
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC2)
    18b2:	4b88      	ldr	r3, [pc, #544]	; (1ad4 <IRQ129_Handler+0x310>)
    18b4:	681b      	ldr	r3, [r3, #0]
    18b6:	b923      	cbnz	r3, 18c2 <IRQ129_Handler+0xfe>
    {
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    18b8:	4b80      	ldr	r3, [pc, #512]	; (1abc <IRQ129_Handler+0x2f8>)
    18ba:	681b      	ldr	r3, [r3, #0]
    18bc:	2b01      	cmp	r3, #1
    18be:	f000 80bb 	beq.w	1a38 <IRQ129_Handler+0x274>
        {
            Dma2Btc2_IrqHandler();
        }
    }
    /* DMA2 ch.3 Block Tx completed */
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC3)
    18c2:	4b85      	ldr	r3, [pc, #532]	; (1ad8 <IRQ129_Handler+0x314>)
    18c4:	681b      	ldr	r3, [r3, #0]
    18c6:	b923      	cbnz	r3, 18d2 <IRQ129_Handler+0x10e>
    {
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    18c8:	4b7e      	ldr	r3, [pc, #504]	; (1ac4 <IRQ129_Handler+0x300>)
    18ca:	681b      	ldr	r3, [r3, #0]
    18cc:	2b01      	cmp	r3, #1
    18ce:	f000 80ba 	beq.w	1a46 <IRQ129_Handler+0x282>
        {
            Dma2Btc3_IrqHandler();
        }
    }
    /* DMA1 Transfer/Request Error */
    u32Tmp1 = M4_DMA1->INTSTAT0;
    18d2:	4b82      	ldr	r3, [pc, #520]	; (1adc <IRQ129_Handler+0x318>)
    18d4:	685a      	ldr	r2, [r3, #4]
    u32Tmp2 = M4_DMA1->INTMASK0;
    18d6:	68db      	ldr	r3, [r3, #12]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_16))
    18d8:	421a      	tst	r2, r3
    18da:	d003      	beq.n	18e4 <IRQ129_Handler+0x120>
    18dc:	f414 3f80 	tst.w	r4, #65536	; 0x10000
    18e0:	f040 80b8 	bne.w	1a54 <IRQ129_Handler+0x290>
    {
        Dma1Err_IrqHandler();
    }
    /* DMA2 Transfer/Request Error */
    u32Tmp1 = M4_DMA2->INTSTAT0;
    18e4:	4b7e      	ldr	r3, [pc, #504]	; (1ae0 <IRQ129_Handler+0x31c>)
    18e6:	685a      	ldr	r2, [r3, #4]
    u32Tmp2 = M4_DMA2->INTMASK0;
    18e8:	68db      	ldr	r3, [r3, #12]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_17))
    18ea:	421a      	tst	r2, r3
    18ec:	d003      	beq.n	18f6 <IRQ129_Handler+0x132>
    18ee:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    18f2:	f040 80b2 	bne.w	1a5a <IRQ129_Handler+0x296>
    {
        Dma2Err_IrqHandler();
    }
    /* EFM program/erase Error */
    if ((M4_EFM->FSR & 0x0Fu) && (VSSEL129 & BIT_MASK_18))
    18f6:	4b7b      	ldr	r3, [pc, #492]	; (1ae4 <IRQ129_Handler+0x320>)
    18f8:	691b      	ldr	r3, [r3, #16]
    18fa:	f013 0f0f 	tst.w	r3, #15
    18fe:	d003      	beq.n	1908 <IRQ129_Handler+0x144>
    1900:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    1904:	f040 80ac 	bne.w	1a60 <IRQ129_Handler+0x29c>
    {
        EfmPgmEraseErr_IrqHandler();
    }
    /* EFM collision Error */
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1908:	4b77      	ldr	r3, [pc, #476]	; (1ae8 <IRQ129_Handler+0x324>)
    190a:	681b      	ldr	r3, [r3, #0]
    190c:	2b01      	cmp	r3, #1
    190e:	f000 80f7 	beq.w	1b00 <IRQ129_Handler+0x33c>
    {
        EfmColErr_IrqHandler();
    }
    /* EFM operate end */
    if ((Set == bM4_EFM_FSR_OPTEND) && (VSSEL129 & BIT_MASK_20))
    1912:	4b76      	ldr	r3, [pc, #472]	; (1aec <IRQ129_Handler+0x328>)
    1914:	681b      	ldr	r3, [r3, #0]
    1916:	2b01      	cmp	r3, #1
    1918:	f000 80f9 	beq.w	1b0e <IRQ129_Handler+0x34a>
    {
        EfmOpEnd_IrqHandler();
    }
    /* QSPI interrupt */
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    191c:	f04f 431c 	mov.w	r3, #2617245696	; 0x9c000000
    1920:	68db      	ldr	r3, [r3, #12]
    1922:	f013 0f80 	tst.w	r3, #128	; 0x80
    1926:	f040 80f9 	bne.w	1b1c <IRQ129_Handler+0x358>
    {
        QspiInt_IrqHandler();
    }
    /* DCU ch.1 */
    u32Tmp1 = M4_DCU1->INTSEL;
    192a:	4b71      	ldr	r3, [pc, #452]	; (1af0 <IRQ129_Handler+0x32c>)
    192c:	699a      	ldr	r2, [r3, #24]
    u32Tmp2 = M4_DCU1->FLAG;
    192e:	685b      	ldr	r3, [r3, #4]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_23))
    1930:	421a      	tst	r2, r3
    1932:	d003      	beq.n	193c <IRQ129_Handler+0x178>
    1934:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    1938:	f040 80f7 	bne.w	1b2a <IRQ129_Handler+0x366>
    {
        Dcu1_IrqHandler();
    }
    /* DCU ch.2 */
    u32Tmp1 = M4_DCU2->INTSEL;
    193c:	4b6d      	ldr	r3, [pc, #436]	; (1af4 <IRQ129_Handler+0x330>)
    193e:	699a      	ldr	r2, [r3, #24]
    u32Tmp2 = M4_DCU2->FLAG;
    1940:	685b      	ldr	r3, [r3, #4]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_24))
    1942:	421a      	tst	r2, r3
    1944:	d003      	beq.n	194e <IRQ129_Handler+0x18a>
    1946:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    194a:	f040 80f1 	bne.w	1b30 <IRQ129_Handler+0x36c>
    {
        Dcu2_IrqHandler();
    }
    /* DCU ch.3 */
    u32Tmp1 = M4_DCU3->INTSEL;
    194e:	4b6a      	ldr	r3, [pc, #424]	; (1af8 <IRQ129_Handler+0x334>)
    1950:	699a      	ldr	r2, [r3, #24]
    u32Tmp2 = M4_DCU3->FLAG;
    1952:	685b      	ldr	r3, [r3, #4]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_25))
    1954:	421a      	tst	r2, r3
    1956:	d003      	beq.n	1960 <IRQ129_Handler+0x19c>
    1958:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
    195c:	f040 80eb 	bne.w	1b36 <IRQ129_Handler+0x372>
    {
        Dcu3_IrqHandler();
    }
    /* DCU ch.4 */
    u32Tmp1 = M4_DCU4->INTSEL;
    1960:	4b66      	ldr	r3, [pc, #408]	; (1afc <IRQ129_Handler+0x338>)
    1962:	699a      	ldr	r2, [r3, #24]
    u32Tmp2 = M4_DCU4->FLAG;
    1964:	685b      	ldr	r3, [r3, #4]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_26))
    1966:	421a      	tst	r2, r3
    1968:	d003      	beq.n	1972 <IRQ129_Handler+0x1ae>
    196a:	f014 6f80 	tst.w	r4, #67108864	; 0x4000000
    196e:	f040 80e5 	bne.w	1b3c <IRQ129_Handler+0x378>
    {
        Dcu4_IrqHandler();
    }
}
    1972:	bd10      	pop	{r4, pc}
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    1974:	f014 0f01 	tst.w	r4, #1
    1978:	f43f af33 	beq.w	17e2 <IRQ129_Handler+0x1e>
            Dma1Tc0_IrqHandler();
    197c:	f3af 8000 	nop.w
    1980:	e72f      	b.n	17e2 <IRQ129_Handler+0x1e>
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    1982:	f014 0f02 	tst.w	r4, #2
    1986:	f43f af34 	beq.w	17f2 <IRQ129_Handler+0x2e>
            Dma1Tc1_IrqHandler();
    198a:	f3af 8000 	nop.w
    198e:	e730      	b.n	17f2 <IRQ129_Handler+0x2e>
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    1990:	f014 0f04 	tst.w	r4, #4
    1994:	f43f af35 	beq.w	1802 <IRQ129_Handler+0x3e>
            Dma1Tc2_IrqHandler();
    1998:	f3af 8000 	nop.w
    199c:	e731      	b.n	1802 <IRQ129_Handler+0x3e>
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    199e:	f014 0f08 	tst.w	r4, #8
    19a2:	f43f af36 	beq.w	1812 <IRQ129_Handler+0x4e>
            Dma1Tc3_IrqHandler();
    19a6:	f3af 8000 	nop.w
    19aa:	e732      	b.n	1812 <IRQ129_Handler+0x4e>
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    19ac:	f014 0f10 	tst.w	r4, #16
    19b0:	f43f af37 	beq.w	1822 <IRQ129_Handler+0x5e>
            Dma2Tc0_IrqHandler();
    19b4:	f3af 8000 	nop.w
    19b8:	e733      	b.n	1822 <IRQ129_Handler+0x5e>
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    19ba:	f014 0f20 	tst.w	r4, #32
    19be:	f43f af38 	beq.w	1832 <IRQ129_Handler+0x6e>
            Dma2Tc1_IrqHandler();
    19c2:	f3af 8000 	nop.w
    19c6:	e734      	b.n	1832 <IRQ129_Handler+0x6e>
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    19c8:	f014 0f40 	tst.w	r4, #64	; 0x40
    19cc:	f43f af39 	beq.w	1842 <IRQ129_Handler+0x7e>
            Dma2Tc2_IrqHandler();
    19d0:	f3af 8000 	nop.w
    19d4:	e735      	b.n	1842 <IRQ129_Handler+0x7e>
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    19d6:	f014 0f80 	tst.w	r4, #128	; 0x80
    19da:	f43f af3a 	beq.w	1852 <IRQ129_Handler+0x8e>
            Dma2Tc3_IrqHandler();
    19de:	f3af 8000 	nop.w
    19e2:	e736      	b.n	1852 <IRQ129_Handler+0x8e>
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    19e4:	f414 7f80 	tst.w	r4, #256	; 0x100
    19e8:	f43f af3b 	beq.w	1862 <IRQ129_Handler+0x9e>
            Dma1Btc0_IrqHandler();
    19ec:	f3af 8000 	nop.w
    19f0:	e737      	b.n	1862 <IRQ129_Handler+0x9e>
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    19f2:	f414 7f00 	tst.w	r4, #512	; 0x200
    19f6:	f43f af3c 	beq.w	1872 <IRQ129_Handler+0xae>
            Dma1Btc1_IrqHandler();
    19fa:	f3af 8000 	nop.w
    19fe:	e738      	b.n	1872 <IRQ129_Handler+0xae>
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1a00:	f414 6f80 	tst.w	r4, #1024	; 0x400
    1a04:	f43f af3d 	beq.w	1882 <IRQ129_Handler+0xbe>
            Dma1Btc2_IrqHandler();
    1a08:	f3af 8000 	nop.w
    1a0c:	e739      	b.n	1882 <IRQ129_Handler+0xbe>
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1a0e:	f414 6f00 	tst.w	r4, #2048	; 0x800
    1a12:	f43f af3e 	beq.w	1892 <IRQ129_Handler+0xce>
            Dma1Btc3_IrqHandler();
    1a16:	f3af 8000 	nop.w
    1a1a:	e73a      	b.n	1892 <IRQ129_Handler+0xce>
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1a1c:	f414 5f80 	tst.w	r4, #4096	; 0x1000
    1a20:	f43f af3f 	beq.w	18a2 <IRQ129_Handler+0xde>
            Dma2Btc0_IrqHandler();
    1a24:	f3af 8000 	nop.w
    1a28:	e73b      	b.n	18a2 <IRQ129_Handler+0xde>
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    1a2a:	f414 5f00 	tst.w	r4, #8192	; 0x2000
    1a2e:	f43f af40 	beq.w	18b2 <IRQ129_Handler+0xee>
            Dma2Btc1_IrqHandler();
    1a32:	f3af 8000 	nop.w
    1a36:	e73c      	b.n	18b2 <IRQ129_Handler+0xee>
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    1a38:	f414 4f80 	tst.w	r4, #16384	; 0x4000
    1a3c:	f43f af41 	beq.w	18c2 <IRQ129_Handler+0xfe>
            Dma2Btc2_IrqHandler();
    1a40:	f3af 8000 	nop.w
    1a44:	e73d      	b.n	18c2 <IRQ129_Handler+0xfe>
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    1a46:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    1a4a:	f43f af42 	beq.w	18d2 <IRQ129_Handler+0x10e>
            Dma2Btc3_IrqHandler();
    1a4e:	f3af 8000 	nop.w
    1a52:	e73e      	b.n	18d2 <IRQ129_Handler+0x10e>
        Dma1Err_IrqHandler();
    1a54:	f3af 8000 	nop.w
    1a58:	e744      	b.n	18e4 <IRQ129_Handler+0x120>
        Dma2Err_IrqHandler();
    1a5a:	f3af 8000 	nop.w
    1a5e:	e74a      	b.n	18f6 <IRQ129_Handler+0x132>
        EfmPgmEraseErr_IrqHandler();
    1a60:	f3af 8000 	nop.w
    1a64:	e750      	b.n	1908 <IRQ129_Handler+0x144>
    1a66:	bf00      	nop
    1a68:	40051000 	andmi	r1, r5, r0
    1a6c:	42a60100 	adcmi	r0, r6, #0, 2
    1a70:	42a60204 	adcmi	r0, r6, #4, 4	; 0x40000000
    1a74:	42a60104 	adcmi	r0, r6, #4, 2
    1a78:	42a60208 	adcmi	r0, r6, #8, 4	; 0x80000000
    1a7c:	42a60108 	adcmi	r0, r6, #8, 2
    1a80:	42a6020c 	adcmi	r0, r6, #12, 4	; 0xc0000000
    1a84:	42a6010c 	adcmi	r0, r6, #12, 2
    1a88:	42a68200 	adcmi	r8, r6, #0, 4
    1a8c:	42a68100 	adcmi	r8, r6, #0, 2
    1a90:	42a68204 	adcmi	r8, r6, #4, 4	; 0x40000000
    1a94:	42a68104 	adcmi	r8, r6, #4, 2
    1a98:	42a68208 	adcmi	r8, r6, #8, 4	; 0x80000000
    1a9c:	42a68108 	adcmi	r8, r6, #8, 2
    1aa0:	42a6820c 	adcmi	r8, r6, #12, 4	; 0xc0000000
    1aa4:	42a6810c 	adcmi	r8, r6, #12, 2
    1aa8:	42a60240 	adcmi	r0, r6, #64, 4
    1aac:	42a60140 	adcmi	r0, r6, #64, 2
    1ab0:	42a60244 	adcmi	r0, r6, #68, 4	; 0x40000004
    1ab4:	42a60144 	adcmi	r0, r6, #68, 2
    1ab8:	42a60248 	adcmi	r0, r6, #72, 4	; 0x80000004
    1abc:	42a60148 	adcmi	r0, r6, #72, 2
    1ac0:	42a6024c 	adcmi	r0, r6, #76, 4	; 0xc0000004
    1ac4:	42a6014c 	adcmi	r0, r6, #76, 2
    1ac8:	42a68240 	adcmi	r8, r6, #64, 4
    1acc:	42a68140 	adcmi	r8, r6, #64, 2
    1ad0:	42a68244 	adcmi	r8, r6, #68, 4	; 0x40000004
    1ad4:	42a68248 	adcmi	r8, r6, #72, 4	; 0x80000004
    1ad8:	42a6824c 	adcmi	r8, r6, #76, 4	; 0xc0000004
    1adc:	40053000 	andmi	r3, r5, r0
    1ae0:	40053400 	andmi	r3, r5, r0, lsl #8
    1ae4:	40010400 	andmi	r0, r1, r0, lsl #8
    1ae8:	42208214 	eormi	r8, r0, #20, 4	; 0x40000001
    1aec:	42208210 	eormi	r8, r0, #16, 4
    1af0:	40052000 	andmi	r2, r5, r0
    1af4:	40052400 	andmi	r2, r5, r0, lsl #8
    1af8:	40052800 	andmi	r2, r5, r0, lsl #16
    1afc:	40052c00 	andmi	r2, r5, r0, lsl #24
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1b00:	f414 2f00 	tst.w	r4, #524288	; 0x80000
    1b04:	f43f af05 	beq.w	1912 <IRQ129_Handler+0x14e>
        EfmColErr_IrqHandler();
    1b08:	f3af 8000 	nop.w
    1b0c:	e701      	b.n	1912 <IRQ129_Handler+0x14e>
    if ((Set == bM4_EFM_FSR_OPTEND) && (VSSEL129 & BIT_MASK_20))
    1b0e:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
    1b12:	f43f af03 	beq.w	191c <IRQ129_Handler+0x158>
        EfmOpEnd_IrqHandler();
    1b16:	f3af 8000 	nop.w
    1b1a:	e6ff      	b.n	191c <IRQ129_Handler+0x158>
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    1b1c:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
    1b20:	f43f af03 	beq.w	192a <IRQ129_Handler+0x166>
        QspiInt_IrqHandler();
    1b24:	f3af 8000 	nop.w
    1b28:	e6ff      	b.n	192a <IRQ129_Handler+0x166>
        Dcu1_IrqHandler();
    1b2a:	f3af 8000 	nop.w
    1b2e:	e705      	b.n	193c <IRQ129_Handler+0x178>
        Dcu2_IrqHandler();
    1b30:	f3af 8000 	nop.w
    1b34:	e70b      	b.n	194e <IRQ129_Handler+0x18a>
        Dcu3_IrqHandler();
    1b36:	f3af 8000 	nop.w
    1b3a:	e711      	b.n	1960 <IRQ129_Handler+0x19c>
        Dcu4_IrqHandler();
    1b3c:	f3af 8000 	nop.w
}
    1b40:	e717      	b.n	1972 <IRQ129_Handler+0x1ae>

00001b42 <IRQ130_Handler>:
 *******************************************************************************
 ** \brief Int No.130 share IRQ handler
 **
 ******************************************************************************/
void IRQ130_Handler(void)
{
    1b42:	b510      	push	{r4, lr}
    uint32_t VSSEL130 = M4_INTC->VSSEL130;
    1b44:	4b2f      	ldr	r3, [pc, #188]	; (1c04 <IRQ130_Handler+0xc2>)
    1b46:	f8d3 4264 	ldr.w	r4, [r3, #612]	; 0x264
    /* Timer0 Ch. 1 A compare match */
    if (Set == bM4_TMR01_BCONR_INTENA)
    1b4a:	4b2f      	ldr	r3, [pc, #188]	; (1c08 <IRQ130_Handler+0xc6>)
    1b4c:	681b      	ldr	r3, [r3, #0]
    1b4e:	2b01      	cmp	r3, #1
    1b50:	d01c      	beq.n	1b8c <IRQ130_Handler+0x4a>
        {
            Timer01GCMA_IrqHandler();
        }
    }
    /* Timer0 Ch. 1 B compare match */
    if (Set == bM4_TMR01_BCONR_INTENB)
    1b52:	4b2e      	ldr	r3, [pc, #184]	; (1c0c <IRQ130_Handler+0xca>)
    1b54:	681b      	ldr	r3, [r3, #0]
    1b56:	2b01      	cmp	r3, #1
    1b58:	d022      	beq.n	1ba0 <IRQ130_Handler+0x5e>
        {
            Timer01GCMB_IrqHandler();
        }
    }
    /* Timer0 Ch. 2 A compare match */
    if (Set == bM4_TMR02_BCONR_INTENA)
    1b5a:	4b2d      	ldr	r3, [pc, #180]	; (1c10 <IRQ130_Handler+0xce>)
    1b5c:	681b      	ldr	r3, [r3, #0]
    1b5e:	2b01      	cmp	r3, #1
    1b60:	d028      	beq.n	1bb4 <IRQ130_Handler+0x72>
        {
            Timer02GCMA_IrqHandler();
        }
    }
    /* Timer0 Ch. 2 B compare match */
    if (Set == bM4_TMR02_BCONR_INTENB)
    1b62:	4b2c      	ldr	r3, [pc, #176]	; (1c14 <IRQ130_Handler+0xd2>)
    1b64:	681b      	ldr	r3, [r3, #0]
    1b66:	2b01      	cmp	r3, #1
    1b68:	d02e      	beq.n	1bc8 <IRQ130_Handler+0x86>
        {
            Timer02GCMB_IrqHandler();
        }
    }
    /* Main-OSC stop */
    if (Set == bM4_SYSREG_CMU_XTALSTDCR_XTALSTDIE)
    1b6a:	4b2b      	ldr	r3, [pc, #172]	; (1c18 <IRQ130_Handler+0xd6>)
    1b6c:	681b      	ldr	r3, [r3, #0]
    1b6e:	2b01      	cmp	r3, #1
    1b70:	d034      	beq.n	1bdc <IRQ130_Handler+0x9a>
        {
            MainOscStop_IrqHandler();
        }
    }
    /* Wakeup timer */
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1b72:	4b2a      	ldr	r3, [pc, #168]	; (1c1c <IRQ130_Handler+0xda>)
    1b74:	681b      	ldr	r3, [r3, #0]
    1b76:	2b01      	cmp	r3, #1
    1b78:	d03a      	beq.n	1bf0 <IRQ130_Handler+0xae>
    {
        WakeupTimer_IrqHandler();
    }
    /* SWDT */
    if ((M4_SWDT->SR & (BIT_MASK_16 | BIT_MASK_17)) && (VSSEL130 & BIT_MASK_23))
    1b7a:	4b29      	ldr	r3, [pc, #164]	; (1c20 <IRQ130_Handler+0xde>)
    1b7c:	685b      	ldr	r3, [r3, #4]
    1b7e:	f413 3f40 	tst.w	r3, #196608	; 0x30000
    1b82:	d002      	beq.n	1b8a <IRQ130_Handler+0x48>
    1b84:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    1b88:	d138      	bne.n	1bfc <IRQ130_Handler+0xba>
    {
        Swdt_IrqHandler();
    }
}
    1b8a:	bd10      	pop	{r4, pc}
        if ((Set == bM4_TMR01_STFLR_CMAF) && (VSSEL130 & BIT_MASK_00))
    1b8c:	4b25      	ldr	r3, [pc, #148]	; (1c24 <IRQ130_Handler+0xe2>)
    1b8e:	681b      	ldr	r3, [r3, #0]
    1b90:	2b01      	cmp	r3, #1
    1b92:	d1de      	bne.n	1b52 <IRQ130_Handler+0x10>
    1b94:	f014 0f01 	tst.w	r4, #1
    1b98:	d0db      	beq.n	1b52 <IRQ130_Handler+0x10>
            Timer01GCMA_IrqHandler();
    1b9a:	f3af 8000 	nop.w
    1b9e:	e7d8      	b.n	1b52 <IRQ130_Handler+0x10>
        if ((Set == bM4_TMR01_STFLR_CMBF) && (VSSEL130 & BIT_MASK_01))
    1ba0:	4b21      	ldr	r3, [pc, #132]	; (1c28 <IRQ130_Handler+0xe6>)
    1ba2:	681b      	ldr	r3, [r3, #0]
    1ba4:	2b01      	cmp	r3, #1
    1ba6:	d1d8      	bne.n	1b5a <IRQ130_Handler+0x18>
    1ba8:	f014 0f02 	tst.w	r4, #2
    1bac:	d0d5      	beq.n	1b5a <IRQ130_Handler+0x18>
            Timer01GCMB_IrqHandler();
    1bae:	f3af 8000 	nop.w
    1bb2:	e7d2      	b.n	1b5a <IRQ130_Handler+0x18>
        if ((Set == bM4_TMR02_STFLR_CMAF) && (VSSEL130 & BIT_MASK_02))
    1bb4:	4b1d      	ldr	r3, [pc, #116]	; (1c2c <IRQ130_Handler+0xea>)
    1bb6:	681b      	ldr	r3, [r3, #0]
    1bb8:	2b01      	cmp	r3, #1
    1bba:	d1d2      	bne.n	1b62 <IRQ130_Handler+0x20>
    1bbc:	f014 0f04 	tst.w	r4, #4
    1bc0:	d0cf      	beq.n	1b62 <IRQ130_Handler+0x20>
            Timer02GCMA_IrqHandler();
    1bc2:	f3af 8000 	nop.w
    1bc6:	e7cc      	b.n	1b62 <IRQ130_Handler+0x20>
        if ((Set == bM4_TMR02_STFLR_CMBF) && (VSSEL130 & BIT_MASK_03))
    1bc8:	4b19      	ldr	r3, [pc, #100]	; (1c30 <IRQ130_Handler+0xee>)
    1bca:	681b      	ldr	r3, [r3, #0]
    1bcc:	2b01      	cmp	r3, #1
    1bce:	d1cc      	bne.n	1b6a <IRQ130_Handler+0x28>
    1bd0:	f014 0f08 	tst.w	r4, #8
    1bd4:	d0c9      	beq.n	1b6a <IRQ130_Handler+0x28>
            Timer02GCMB_IrqHandler();
    1bd6:	f3af 8000 	nop.w
    1bda:	e7c6      	b.n	1b6a <IRQ130_Handler+0x28>
        if ((Set == bM4_SYSREG_CMU_XTALSTDSR_XTALSTDF) && (VSSEL130 & BIT_MASK_21))
    1bdc:	4b15      	ldr	r3, [pc, #84]	; (1c34 <IRQ130_Handler+0xf2>)
    1bde:	681b      	ldr	r3, [r3, #0]
    1be0:	2b01      	cmp	r3, #1
    1be2:	d1c6      	bne.n	1b72 <IRQ130_Handler+0x30>
    1be4:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
    1be8:	d0c3      	beq.n	1b72 <IRQ130_Handler+0x30>
            MainOscStop_IrqHandler();
    1bea:	f3af 8000 	nop.w
    1bee:	e7c0      	b.n	1b72 <IRQ130_Handler+0x30>
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1bf0:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
    1bf4:	d0c1      	beq.n	1b7a <IRQ130_Handler+0x38>
        WakeupTimer_IrqHandler();
    1bf6:	f3af 8000 	nop.w
    1bfa:	e7be      	b.n	1b7a <IRQ130_Handler+0x38>
        Swdt_IrqHandler();
    1bfc:	f3af 8000 	nop.w
}
    1c00:	e7c3      	b.n	1b8a <IRQ130_Handler+0x48>
    1c02:	bf00      	nop
    1c04:	40051000 	andmi	r1, r5, r0
    1c08:	42480208 	submi	r0, r8, #8, 4	; 0x80000000
    1c0c:	42480248 	submi	r0, r8, #72, 4	; 0x80000004
    1c10:	42488208 	submi	r8, r8, #8, 4	; 0x80000000
    1c14:	42488248 	submi	r8, r8, #72, 4	; 0x80000004
    1c18:	42a80800 	adcmi	r0, r8, #0, 16
    1c1c:	42988030 	addsmi	r8, r8, #48	; 0x30
    1c20:	40049400 	andmi	r9, r4, r0, lsl #8
    1c24:	42480280 	submi	r0, r8, #128, 4
    1c28:	424802c0 	submi	r0, r8, #192, 4
    1c2c:	42488280 	submi	r8, r8, #128, 4
    1c30:	424882c0 	submi	r8, r8, #192, 4
    1c34:	42a80820 	adcmi	r0, r8, #32, 16	; 0x200000

00001c38 <IRQ131_Handler>:
 *******************************************************************************
 ** \brief Int No.131 share IRQ handler
 **
 ******************************************************************************/
void IRQ131_Handler(void)
{
    1c38:	b510      	push	{r4, lr}
    uint32_t VSSEL131 = M4_INTC->VSSEL131;
    1c3a:	4bb9      	ldr	r3, [pc, #740]	; (1f20 <IRQ131_Handler+0x2e8>)
    1c3c:	f8d3 4268 	ldr.w	r4, [r3, #616]	; 0x268
    uint32_t u32Tmp1 = 0ul;
    uint32_t u32Tmp2 = 0ul;
    /* Timer6 Ch.1 A compare match */
    if (Set == bM4_TMR61_ICONR_INTENA)
    1c40:	4bb8      	ldr	r3, [pc, #736]	; (1f24 <IRQ131_Handler+0x2ec>)
    1c42:	681b      	ldr	r3, [r3, #0]
    1c44:	2b01      	cmp	r3, #1
    1c46:	f000 8086 	beq.w	1d56 <IRQ131_Handler+0x11e>
        {
            Timer61GCMA_IrqHandler();
        }
    }
    /* Timer6 Ch.1 B compare match */
    if (Set == bM4_TMR61_ICONR_INTENB)
    1c4a:	4bb7      	ldr	r3, [pc, #732]	; (1f28 <IRQ131_Handler+0x2f0>)
    1c4c:	681b      	ldr	r3, [r3, #0]
    1c4e:	2b01      	cmp	r3, #1
    1c50:	f000 808d 	beq.w	1d6e <IRQ131_Handler+0x136>
        {
            Timer61GCMB_IrqHandler();
        }
    }
    /* Timer6 Ch.1 C compare match */
    if (Set == bM4_TMR61_ICONR_INTENC)
    1c54:	4bb5      	ldr	r3, [pc, #724]	; (1f2c <IRQ131_Handler+0x2f4>)
    1c56:	681b      	ldr	r3, [r3, #0]
    1c58:	2b01      	cmp	r3, #1
    1c5a:	f000 8094 	beq.w	1d86 <IRQ131_Handler+0x14e>
        {
            Timer61GCMC_IrqHandler();
        }
    }
    /* Timer6 Ch.1 D compare match */
    if (Set == bM4_TMR61_ICONR_INTEND)
    1c5e:	4bb4      	ldr	r3, [pc, #720]	; (1f30 <IRQ131_Handler+0x2f8>)
    1c60:	681b      	ldr	r3, [r3, #0]
    1c62:	2b01      	cmp	r3, #1
    1c64:	f000 809b 	beq.w	1d9e <IRQ131_Handler+0x166>
        {
            Timer61GCMD_IrqHandler();
        }
    }
    /* Timer6 Ch.1 E compare match */
    if (Set == bM4_TMR61_ICONR_INTENE)
    1c68:	4bb2      	ldr	r3, [pc, #712]	; (1f34 <IRQ131_Handler+0x2fc>)
    1c6a:	681b      	ldr	r3, [r3, #0]
    1c6c:	2b01      	cmp	r3, #1
    1c6e:	f000 80a2 	beq.w	1db6 <IRQ131_Handler+0x17e>
        {
            Timer61GCME_IrqHandler();
        }
    }
    /* Timer6 Ch.1 F compare match */
    if (Set == bM4_TMR61_ICONR_INTENF)
    1c72:	4bb1      	ldr	r3, [pc, #708]	; (1f38 <IRQ131_Handler+0x300>)
    1c74:	681b      	ldr	r3, [r3, #0]
    1c76:	2b01      	cmp	r3, #1
    1c78:	f000 80a9 	beq.w	1dce <IRQ131_Handler+0x196>
        {
            Timer61GCMF_IrqHandler();
        }
    }
    /* Timer6 Ch.1 overflow */
    if (Set == bM4_TMR61_ICONR_INTENOVF)
    1c7c:	4baf      	ldr	r3, [pc, #700]	; (1f3c <IRQ131_Handler+0x304>)
    1c7e:	681b      	ldr	r3, [r3, #0]
    1c80:	2b01      	cmp	r3, #1
    1c82:	f000 80b0 	beq.w	1de6 <IRQ131_Handler+0x1ae>
        {
            Timer61GOV_IrqHandler();
        }
    }
    /* Timer6 Ch.1 underflow */
    if (Set == bM4_TMR61_ICONR_INTENUDF)
    1c86:	4bae      	ldr	r3, [pc, #696]	; (1f40 <IRQ131_Handler+0x308>)
    1c88:	681b      	ldr	r3, [r3, #0]
    1c8a:	2b01      	cmp	r3, #1
    1c8c:	f000 80b7 	beq.w	1dfe <IRQ131_Handler+0x1c6>
        {
            Timer61GUD_IrqHandler();
        }
    }
    /* Timer6 Ch.1 dead time */
    if (Set == bM4_TMR61_ICONR_INTENDTE)
    1c90:	4bac      	ldr	r3, [pc, #688]	; (1f44 <IRQ131_Handler+0x30c>)
    1c92:	681b      	ldr	r3, [r3, #0]
    1c94:	2b01      	cmp	r3, #1
    1c96:	f000 80be 	beq.w	1e16 <IRQ131_Handler+0x1de>
        {
            Timer61GDT_IrqHandler();
        }
    }
    /* Timer6 Ch.1 A up-down compare match */
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1c9a:	4aab      	ldr	r2, [pc, #684]	; (1f48 <IRQ131_Handler+0x310>)
    1c9c:	6d51      	ldr	r1, [r2, #84]	; 0x54
    u32Tmp2 = M4_TMR61->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    1c9e:	6f13      	ldr	r3, [r2, #112]	; 0x70
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_11))
    1ca0:	ea03 13d1 	and.w	r3, r3, r1, lsr #7
    1ca4:	f413 6fc0 	tst.w	r3, #1536	; 0x600
    1ca8:	d003      	beq.n	1cb2 <IRQ131_Handler+0x7a>
    1caa:	f414 6f00 	tst.w	r4, #2048	; 0x800
    1cae:	f040 80be 	bne.w	1e2e <IRQ131_Handler+0x1f6>
    {
        Timer61SCMA_IrqHandler();
    }
    /* Timer6 Ch.1 B up-down compare match */
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1cb2:	4aa5      	ldr	r2, [pc, #660]	; (1f48 <IRQ131_Handler+0x310>)
    1cb4:	6d51      	ldr	r1, [r2, #84]	; 0x54
    u32Tmp2 = M4_TMR61->STFLR & (BIT_MASK_11 | BIT_MASK_12);
    1cb6:	6f13      	ldr	r3, [r2, #112]	; 0x70
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_12))
    1cb8:	ea03 13d1 	and.w	r3, r3, r1, lsr #7
    1cbc:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
    1cc0:	d003      	beq.n	1cca <IRQ131_Handler+0x92>
    1cc2:	f414 5f80 	tst.w	r4, #4096	; 0x1000
    1cc6:	f040 80b5 	bne.w	1e34 <IRQ131_Handler+0x1fc>
    {
        Timer61SCMB_IrqHandler();
    }
    /* Timer6 Ch.2 A compare match */
    if (Set == bM4_TMR62_ICONR_INTENA)
    1cca:	4ba0      	ldr	r3, [pc, #640]	; (1f4c <IRQ131_Handler+0x314>)
    1ccc:	681b      	ldr	r3, [r3, #0]
    1cce:	2b01      	cmp	r3, #1
    1cd0:	f000 80b3 	beq.w	1e3a <IRQ131_Handler+0x202>
        {
            Timer62GCMA_IrqHandler();
        }
    }
    /* Timer6 Ch.2 B compare match */
    if (Set == bM4_TMR62_ICONR_INTENB)
    1cd4:	4b9e      	ldr	r3, [pc, #632]	; (1f50 <IRQ131_Handler+0x318>)
    1cd6:	681b      	ldr	r3, [r3, #0]
    1cd8:	2b01      	cmp	r3, #1
    1cda:	f000 80ba 	beq.w	1e52 <IRQ131_Handler+0x21a>
        {
            Timer62GCMB_IrqHandler();
        }
    }
    /* Timer6 Ch.2 C compare match */
    if (Set == bM4_TMR62_ICONR_INTENC)
    1cde:	4b9d      	ldr	r3, [pc, #628]	; (1f54 <IRQ131_Handler+0x31c>)
    1ce0:	681b      	ldr	r3, [r3, #0]
    1ce2:	2b01      	cmp	r3, #1
    1ce4:	f000 80c1 	beq.w	1e6a <IRQ131_Handler+0x232>
        {
            Timer62GCMC_IrqHandler();
        }
    }
    /* Timer6 Ch.2 D compare match */
    if (Set == bM4_TMR62_ICONR_INTEND)
    1ce8:	4b9b      	ldr	r3, [pc, #620]	; (1f58 <IRQ131_Handler+0x320>)
    1cea:	681b      	ldr	r3, [r3, #0]
    1cec:	2b01      	cmp	r3, #1
    1cee:	f000 80c8 	beq.w	1e82 <IRQ131_Handler+0x24a>
        {
            Timer62GCMD_IrqHandler();
        }
    }
    /* Timer6 Ch.2 E compare match */
    if (Set == bM4_TMR62_ICONR_INTENE)
    1cf2:	4b9a      	ldr	r3, [pc, #616]	; (1f5c <IRQ131_Handler+0x324>)
    1cf4:	681b      	ldr	r3, [r3, #0]
    1cf6:	2b01      	cmp	r3, #1
    1cf8:	f000 80cf 	beq.w	1e9a <IRQ131_Handler+0x262>
        {
            Timer62GCME_IrqHandler();
        }
    }
    /* Timer6 Ch.2 F compare match */
    if (Set == bM4_TMR62_ICONR_INTENF)
    1cfc:	4b98      	ldr	r3, [pc, #608]	; (1f60 <IRQ131_Handler+0x328>)
    1cfe:	681b      	ldr	r3, [r3, #0]
    1d00:	2b01      	cmp	r3, #1
    1d02:	f000 80d6 	beq.w	1eb2 <IRQ131_Handler+0x27a>
        {
            Timer62GCMF_IrqHandler();
        }
    }
    /* Timer6 Ch.2 overflow */
    if (Set == bM4_TMR62_ICONR_INTENOVF)
    1d06:	4b97      	ldr	r3, [pc, #604]	; (1f64 <IRQ131_Handler+0x32c>)
    1d08:	681b      	ldr	r3, [r3, #0]
    1d0a:	2b01      	cmp	r3, #1
    1d0c:	f000 80dd 	beq.w	1eca <IRQ131_Handler+0x292>
        {
            Timer62GOV_IrqHandler();
        }
    }
    /* Timer6 Ch.2 underflow */
    if (Set == bM4_TMR62_ICONR_INTENUDF)
    1d10:	4b95      	ldr	r3, [pc, #596]	; (1f68 <IRQ131_Handler+0x330>)
    1d12:	681b      	ldr	r3, [r3, #0]
    1d14:	2b01      	cmp	r3, #1
    1d16:	f000 80e4 	beq.w	1ee2 <IRQ131_Handler+0x2aa>
        {
            Timer62GUD_IrqHandler();
        }
    }
    /* Timer6 Ch.2 dead time */
    if (Set == bM4_TMR62_ICONR_INTENDTE)
    1d1a:	4b94      	ldr	r3, [pc, #592]	; (1f6c <IRQ131_Handler+0x334>)
    1d1c:	681b      	ldr	r3, [r3, #0]
    1d1e:	2b01      	cmp	r3, #1
    1d20:	f000 80eb 	beq.w	1efa <IRQ131_Handler+0x2c2>
        {
            Timer62GDT_IrqHandler();
        }
    }
    /* Timer6 Ch.2 A up-down compare match */
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1d24:	4a92      	ldr	r2, [pc, #584]	; (1f70 <IRQ131_Handler+0x338>)
    1d26:	6d51      	ldr	r1, [r2, #84]	; 0x54
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    1d28:	6f13      	ldr	r3, [r2, #112]	; 0x70
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_27))
    1d2a:	ea03 13d1 	and.w	r3, r3, r1, lsr #7
    1d2e:	f413 6fc0 	tst.w	r3, #1536	; 0x600
    1d32:	d003      	beq.n	1d3c <IRQ131_Handler+0x104>
    1d34:	f014 6f00 	tst.w	r4, #134217728	; 0x8000000
    1d38:	f040 80eb 	bne.w	1f12 <IRQ131_Handler+0x2da>
    {
        Timer62SCMA_IrqHandler();
    }
    /* Timer6 Ch.2 B up-down compare match */
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1d3c:	4a8c      	ldr	r2, [pc, #560]	; (1f70 <IRQ131_Handler+0x338>)
    1d3e:	6d51      	ldr	r1, [r2, #84]	; 0x54
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_11 | BIT_MASK_12);
    1d40:	6f13      	ldr	r3, [r2, #112]	; 0x70
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_28))
    1d42:	ea03 13d1 	and.w	r3, r3, r1, lsr #7
    1d46:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
    1d4a:	d003      	beq.n	1d54 <IRQ131_Handler+0x11c>
    1d4c:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
    1d50:	f040 80e2 	bne.w	1f18 <IRQ131_Handler+0x2e0>
    {
        Timer62SCMB_IrqHandler();
    }
}
    1d54:	bd10      	pop	{r4, pc}
        if ((Set == bM4_TMR61_STFLR_CMAF) && (VSSEL131 & BIT_MASK_00))
    1d56:	4b87      	ldr	r3, [pc, #540]	; (1f74 <IRQ131_Handler+0x33c>)
    1d58:	681b      	ldr	r3, [r3, #0]
    1d5a:	2b01      	cmp	r3, #1
    1d5c:	f47f af75 	bne.w	1c4a <IRQ131_Handler+0x12>
    1d60:	f014 0f01 	tst.w	r4, #1
    1d64:	f43f af71 	beq.w	1c4a <IRQ131_Handler+0x12>
            Timer61GCMA_IrqHandler();
    1d68:	f3af 8000 	nop.w
    1d6c:	e76d      	b.n	1c4a <IRQ131_Handler+0x12>
        if ((Set == bM4_TMR61_STFLR_CMBF) && (VSSEL131 & BIT_MASK_01))
    1d6e:	4b82      	ldr	r3, [pc, #520]	; (1f78 <IRQ131_Handler+0x340>)
    1d70:	681b      	ldr	r3, [r3, #0]
    1d72:	2b01      	cmp	r3, #1
    1d74:	f47f af6e 	bne.w	1c54 <IRQ131_Handler+0x1c>
    1d78:	f014 0f02 	tst.w	r4, #2
    1d7c:	f43f af6a 	beq.w	1c54 <IRQ131_Handler+0x1c>
            Timer61GCMB_IrqHandler();
    1d80:	f3af 8000 	nop.w
    1d84:	e766      	b.n	1c54 <IRQ131_Handler+0x1c>
        if ((Set == bM4_TMR61_STFLR_CMCF) && (VSSEL131 & BIT_MASK_02))
    1d86:	4b7d      	ldr	r3, [pc, #500]	; (1f7c <IRQ131_Handler+0x344>)
    1d88:	681b      	ldr	r3, [r3, #0]
    1d8a:	2b01      	cmp	r3, #1
    1d8c:	f47f af67 	bne.w	1c5e <IRQ131_Handler+0x26>
    1d90:	f014 0f04 	tst.w	r4, #4
    1d94:	f43f af63 	beq.w	1c5e <IRQ131_Handler+0x26>
            Timer61GCMC_IrqHandler();
    1d98:	f3af 8000 	nop.w
    1d9c:	e75f      	b.n	1c5e <IRQ131_Handler+0x26>
        if ((Set == bM4_TMR61_STFLR_CMDF) && (VSSEL131 & BIT_MASK_03))
    1d9e:	4b78      	ldr	r3, [pc, #480]	; (1f80 <IRQ131_Handler+0x348>)
    1da0:	681b      	ldr	r3, [r3, #0]
    1da2:	2b01      	cmp	r3, #1
    1da4:	f47f af60 	bne.w	1c68 <IRQ131_Handler+0x30>
    1da8:	f014 0f08 	tst.w	r4, #8
    1dac:	f43f af5c 	beq.w	1c68 <IRQ131_Handler+0x30>
            Timer61GCMD_IrqHandler();
    1db0:	f3af 8000 	nop.w
    1db4:	e758      	b.n	1c68 <IRQ131_Handler+0x30>
        if ((Set == bM4_TMR61_STFLR_CMEF) && (VSSEL131 & BIT_MASK_04))
    1db6:	4b73      	ldr	r3, [pc, #460]	; (1f84 <IRQ131_Handler+0x34c>)
    1db8:	681b      	ldr	r3, [r3, #0]
    1dba:	2b01      	cmp	r3, #1
    1dbc:	f47f af59 	bne.w	1c72 <IRQ131_Handler+0x3a>
    1dc0:	f014 0f10 	tst.w	r4, #16
    1dc4:	f43f af55 	beq.w	1c72 <IRQ131_Handler+0x3a>
            Timer61GCME_IrqHandler();
    1dc8:	f3af 8000 	nop.w
    1dcc:	e751      	b.n	1c72 <IRQ131_Handler+0x3a>
        if ((Set == bM4_TMR61_STFLR_CMFF) && (VSSEL131 & BIT_MASK_05))
    1dce:	4b6e      	ldr	r3, [pc, #440]	; (1f88 <IRQ131_Handler+0x350>)
    1dd0:	681b      	ldr	r3, [r3, #0]
    1dd2:	2b01      	cmp	r3, #1
    1dd4:	f47f af52 	bne.w	1c7c <IRQ131_Handler+0x44>
    1dd8:	f014 0f20 	tst.w	r4, #32
    1ddc:	f43f af4e 	beq.w	1c7c <IRQ131_Handler+0x44>
            Timer61GCMF_IrqHandler();
    1de0:	f3af 8000 	nop.w
    1de4:	e74a      	b.n	1c7c <IRQ131_Handler+0x44>
        if ((Set == bM4_TMR61_STFLR_OVFF) && (VSSEL131 & BIT_MASK_06))
    1de6:	4b69      	ldr	r3, [pc, #420]	; (1f8c <IRQ131_Handler+0x354>)
    1de8:	681b      	ldr	r3, [r3, #0]
    1dea:	2b01      	cmp	r3, #1
    1dec:	f47f af4b 	bne.w	1c86 <IRQ131_Handler+0x4e>
    1df0:	f014 0f40 	tst.w	r4, #64	; 0x40
    1df4:	f43f af47 	beq.w	1c86 <IRQ131_Handler+0x4e>
            Timer61GOV_IrqHandler();
    1df8:	f3af 8000 	nop.w
    1dfc:	e743      	b.n	1c86 <IRQ131_Handler+0x4e>
        if ((Set == bM4_TMR61_STFLR_UDFF) && (VSSEL131 & BIT_MASK_07))
    1dfe:	4b64      	ldr	r3, [pc, #400]	; (1f90 <IRQ131_Handler+0x358>)
    1e00:	681b      	ldr	r3, [r3, #0]
    1e02:	2b01      	cmp	r3, #1
    1e04:	f47f af44 	bne.w	1c90 <IRQ131_Handler+0x58>
    1e08:	f014 0f80 	tst.w	r4, #128	; 0x80
    1e0c:	f43f af40 	beq.w	1c90 <IRQ131_Handler+0x58>
            Timer61GUD_IrqHandler();
    1e10:	f3af 8000 	nop.w
    1e14:	e73c      	b.n	1c90 <IRQ131_Handler+0x58>
        if (((Set == bM4_TMR61_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_08))
    1e16:	4b5f      	ldr	r3, [pc, #380]	; (1f94 <IRQ131_Handler+0x35c>)
    1e18:	681b      	ldr	r3, [r3, #0]
    1e1a:	2b01      	cmp	r3, #1
    1e1c:	f47f af3d 	bne.w	1c9a <IRQ131_Handler+0x62>
    1e20:	f414 7f80 	tst.w	r4, #256	; 0x100
    1e24:	f43f af39 	beq.w	1c9a <IRQ131_Handler+0x62>
            Timer61GDT_IrqHandler();
    1e28:	f3af 8000 	nop.w
    1e2c:	e735      	b.n	1c9a <IRQ131_Handler+0x62>
        Timer61SCMA_IrqHandler();
    1e2e:	f3af 8000 	nop.w
    1e32:	e73e      	b.n	1cb2 <IRQ131_Handler+0x7a>
        Timer61SCMB_IrqHandler();
    1e34:	f3af 8000 	nop.w
    1e38:	e747      	b.n	1cca <IRQ131_Handler+0x92>
        if ((Set == bM4_TMR62_STFLR_CMAF) && (VSSEL131 & BIT_MASK_16))
    1e3a:	4b57      	ldr	r3, [pc, #348]	; (1f98 <IRQ131_Handler+0x360>)
    1e3c:	681b      	ldr	r3, [r3, #0]
    1e3e:	2b01      	cmp	r3, #1
    1e40:	f47f af48 	bne.w	1cd4 <IRQ131_Handler+0x9c>
    1e44:	f414 3f80 	tst.w	r4, #65536	; 0x10000
    1e48:	f43f af44 	beq.w	1cd4 <IRQ131_Handler+0x9c>
            Timer62GCMA_IrqHandler();
    1e4c:	f3af 8000 	nop.w
    1e50:	e740      	b.n	1cd4 <IRQ131_Handler+0x9c>
        if ((Set == bM4_TMR62_STFLR_CMBF) && (VSSEL131 & BIT_MASK_17))
    1e52:	4b52      	ldr	r3, [pc, #328]	; (1f9c <IRQ131_Handler+0x364>)
    1e54:	681b      	ldr	r3, [r3, #0]
    1e56:	2b01      	cmp	r3, #1
    1e58:	f47f af41 	bne.w	1cde <IRQ131_Handler+0xa6>
    1e5c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    1e60:	f43f af3d 	beq.w	1cde <IRQ131_Handler+0xa6>
            Timer62GCMB_IrqHandler();
    1e64:	f3af 8000 	nop.w
    1e68:	e739      	b.n	1cde <IRQ131_Handler+0xa6>
        if ((Set == bM4_TMR62_STFLR_CMCF) && (VSSEL131 & BIT_MASK_18))
    1e6a:	4b4d      	ldr	r3, [pc, #308]	; (1fa0 <IRQ131_Handler+0x368>)
    1e6c:	681b      	ldr	r3, [r3, #0]
    1e6e:	2b01      	cmp	r3, #1
    1e70:	f47f af3a 	bne.w	1ce8 <IRQ131_Handler+0xb0>
    1e74:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    1e78:	f43f af36 	beq.w	1ce8 <IRQ131_Handler+0xb0>
            Timer62GCMC_IrqHandler();
    1e7c:	f3af 8000 	nop.w
    1e80:	e732      	b.n	1ce8 <IRQ131_Handler+0xb0>
        if ((Set == bM4_TMR62_STFLR_CMDF) && (VSSEL131 & BIT_MASK_19))
    1e82:	4b48      	ldr	r3, [pc, #288]	; (1fa4 <IRQ131_Handler+0x36c>)
    1e84:	681b      	ldr	r3, [r3, #0]
    1e86:	2b01      	cmp	r3, #1
    1e88:	f47f af33 	bne.w	1cf2 <IRQ131_Handler+0xba>
    1e8c:	f414 2f00 	tst.w	r4, #524288	; 0x80000
    1e90:	f43f af2f 	beq.w	1cf2 <IRQ131_Handler+0xba>
            Timer62GCMD_IrqHandler();
    1e94:	f3af 8000 	nop.w
    1e98:	e72b      	b.n	1cf2 <IRQ131_Handler+0xba>
        if ((Set == bM4_TMR62_STFLR_CMEF) && (VSSEL131 & BIT_MASK_20))
    1e9a:	4b43      	ldr	r3, [pc, #268]	; (1fa8 <IRQ131_Handler+0x370>)
    1e9c:	681b      	ldr	r3, [r3, #0]
    1e9e:	2b01      	cmp	r3, #1
    1ea0:	f47f af2c 	bne.w	1cfc <IRQ131_Handler+0xc4>
    1ea4:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
    1ea8:	f43f af28 	beq.w	1cfc <IRQ131_Handler+0xc4>
            Timer62GCME_IrqHandler();
    1eac:	f3af 8000 	nop.w
    1eb0:	e724      	b.n	1cfc <IRQ131_Handler+0xc4>
        if ((Set == bM4_TMR62_STFLR_CMFF) && (VSSEL131 & BIT_MASK_21))
    1eb2:	4b3e      	ldr	r3, [pc, #248]	; (1fac <IRQ131_Handler+0x374>)
    1eb4:	681b      	ldr	r3, [r3, #0]
    1eb6:	2b01      	cmp	r3, #1
    1eb8:	f47f af25 	bne.w	1d06 <IRQ131_Handler+0xce>
    1ebc:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
    1ec0:	f43f af21 	beq.w	1d06 <IRQ131_Handler+0xce>
            Timer62GCMF_IrqHandler();
    1ec4:	f3af 8000 	nop.w
    1ec8:	e71d      	b.n	1d06 <IRQ131_Handler+0xce>
        if ((Set == bM4_TMR62_STFLR_OVFF) && (VSSEL131 & BIT_MASK_22))
    1eca:	4b39      	ldr	r3, [pc, #228]	; (1fb0 <IRQ131_Handler+0x378>)
    1ecc:	681b      	ldr	r3, [r3, #0]
    1ece:	2b01      	cmp	r3, #1
    1ed0:	f47f af1e 	bne.w	1d10 <IRQ131_Handler+0xd8>
    1ed4:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
    1ed8:	f43f af1a 	beq.w	1d10 <IRQ131_Handler+0xd8>
            Timer62GOV_IrqHandler();
    1edc:	f3af 8000 	nop.w
    1ee0:	e716      	b.n	1d10 <IRQ131_Handler+0xd8>
        if ((Set == bM4_TMR62_STFLR_UDFF) && (VSSEL131 & BIT_MASK_23))
    1ee2:	4b34      	ldr	r3, [pc, #208]	; (1fb4 <IRQ131_Handler+0x37c>)
    1ee4:	681b      	ldr	r3, [r3, #0]
    1ee6:	2b01      	cmp	r3, #1
    1ee8:	f47f af17 	bne.w	1d1a <IRQ131_Handler+0xe2>
    1eec:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    1ef0:	f43f af13 	beq.w	1d1a <IRQ131_Handler+0xe2>
            Timer62GUD_IrqHandler();
    1ef4:	f3af 8000 	nop.w
    1ef8:	e70f      	b.n	1d1a <IRQ131_Handler+0xe2>
        if (((Set == bM4_TMR62_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_24))
    1efa:	4b2f      	ldr	r3, [pc, #188]	; (1fb8 <IRQ131_Handler+0x380>)
    1efc:	681b      	ldr	r3, [r3, #0]
    1efe:	2b01      	cmp	r3, #1
    1f00:	f47f af10 	bne.w	1d24 <IRQ131_Handler+0xec>
    1f04:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    1f08:	f43f af0c 	beq.w	1d24 <IRQ131_Handler+0xec>
            Timer62GDT_IrqHandler();
    1f0c:	f3af 8000 	nop.w
    1f10:	e708      	b.n	1d24 <IRQ131_Handler+0xec>
        Timer62SCMA_IrqHandler();
    1f12:	f3af 8000 	nop.w
    1f16:	e711      	b.n	1d3c <IRQ131_Handler+0x104>
        Timer62SCMB_IrqHandler();
    1f18:	f3af 8000 	nop.w
}
    1f1c:	e71a      	b.n	1d54 <IRQ131_Handler+0x11c>
    1f1e:	bf00      	nop
    1f20:	40051000 	andmi	r1, r5, r0
    1f24:	42300a80 	eorsmi	r0, r0, #128, 20	; 0x80000
    1f28:	42300a84 	eorsmi	r0, r0, #132, 20	; 0x84000
    1f2c:	42300a88 	eorsmi	r0, r0, #136, 20	; 0x88000
    1f30:	42300a8c 	eorsmi	r0, r0, #140, 20	; 0x8c000
    1f34:	42300a90 	eorsmi	r0, r0, #144, 20	; 0x90000
    1f38:	42300a94 	eorsmi	r0, r0, #148, 20	; 0x94000
    1f3c:	42300a98 	eorsmi	r0, r0, #152, 20	; 0x98000
    1f40:	42300a9c 	eorsmi	r0, r0, #156, 20	; 0x9c000
    1f44:	42300aa0 	eorsmi	r0, r0, #160, 20	; 0xa0000
    1f48:	40018000 	andmi	r8, r1, r0
    1f4c:	42308a80 	eorsmi	r8, r0, #128, 20	; 0x80000
    1f50:	42308a84 	eorsmi	r8, r0, #132, 20	; 0x84000
    1f54:	42308a88 	eorsmi	r8, r0, #136, 20	; 0x88000
    1f58:	42308a8c 	eorsmi	r8, r0, #140, 20	; 0x8c000
    1f5c:	42308a90 	eorsmi	r8, r0, #144, 20	; 0x90000
    1f60:	42308a94 	eorsmi	r8, r0, #148, 20	; 0x94000
    1f64:	42308a98 	eorsmi	r8, r0, #152, 20	; 0x98000
    1f68:	42308a9c 	eorsmi	r8, r0, #156, 20	; 0x9c000
    1f6c:	42308aa0 	eorsmi	r8, r0, #160, 20	; 0xa0000
    1f70:	40018400 	andmi	r8, r1, r0, lsl #8
    1f74:	42300e00 	eorsmi	r0, r0, #0, 28
    1f78:	42300e04 	eorsmi	r0, r0, #4, 28	; 0x40
    1f7c:	42300e08 	eorsmi	r0, r0, #8, 28	; 0x80
    1f80:	42300e0c 	eorsmi	r0, r0, #12, 28	; 0xc0
    1f84:	42300e10 	eorsmi	r0, r0, #16, 28	; 0x100
    1f88:	42300e14 	eorsmi	r0, r0, #20, 28	; 0x140
    1f8c:	42300e18 	eorsmi	r0, r0, #24, 28	; 0x180
    1f90:	42300e1c 	eorsmi	r0, r0, #28, 28	; 0x1c0
    1f94:	42300e20 	eorsmi	r0, r0, #32, 28	; 0x200
    1f98:	42308e00 	eorsmi	r8, r0, #0, 28
    1f9c:	42308e04 	eorsmi	r8, r0, #4, 28	; 0x40
    1fa0:	42308e08 	eorsmi	r8, r0, #8, 28	; 0x80
    1fa4:	42308e0c 	eorsmi	r8, r0, #12, 28	; 0xc0
    1fa8:	42308e10 	eorsmi	r8, r0, #16, 28	; 0x100
    1fac:	42308e14 	eorsmi	r8, r0, #20, 28	; 0x140
    1fb0:	42308e18 	eorsmi	r8, r0, #24, 28	; 0x180
    1fb4:	42308e1c 	eorsmi	r8, r0, #28, 28	; 0x1c0
    1fb8:	42308e20 	eorsmi	r8, r0, #32, 28	; 0x200

00001fbc <IRQ132_Handler>:
 *******************************************************************************
 ** \brief Int No.132 share IRQ handler
 **
 ******************************************************************************/
void IRQ132_Handler(void)
{
    1fbc:	b510      	push	{r4, lr}
    uint32_t VSSEL132 = M4_INTC->VSSEL132;
    1fbe:	4b4f      	ldr	r3, [pc, #316]	; (20fc <IRQ132_Handler+0x140>)
    1fc0:	f8d3 426c 	ldr.w	r4, [r3, #620]	; 0x26c
    uint32_t u32Tmp1 = 0ul;
    uint32_t u32Tmp2 = 0ul;
    /* Timer6 Ch.3 A compare match */
    if (Set == bM4_TMR63_ICONR_INTENA)
    1fc4:	4b4e      	ldr	r3, [pc, #312]	; (2100 <IRQ132_Handler+0x144>)
    1fc6:	681b      	ldr	r3, [r3, #0]
    1fc8:	2b01      	cmp	r3, #1
    1fca:	d036      	beq.n	203a <IRQ132_Handler+0x7e>
        {
            Timer63GCMA_IrqHandler();
        }
    }
    /* Timer6 Ch.3 B compare match */
    if (Set == bM4_TMR63_ICONR_INTENB)
    1fcc:	4b4d      	ldr	r3, [pc, #308]	; (2104 <IRQ132_Handler+0x148>)
    1fce:	681b      	ldr	r3, [r3, #0]
    1fd0:	2b01      	cmp	r3, #1
    1fd2:	d03c      	beq.n	204e <IRQ132_Handler+0x92>
        {
            Timer63GCMB_IrqHandler();
        }
    }
    /* Timer6 Ch.3 C compare match */
    if (Set == bM4_TMR63_ICONR_INTENC)
    1fd4:	4b4c      	ldr	r3, [pc, #304]	; (2108 <IRQ132_Handler+0x14c>)
    1fd6:	681b      	ldr	r3, [r3, #0]
    1fd8:	2b01      	cmp	r3, #1
    1fda:	d042      	beq.n	2062 <IRQ132_Handler+0xa6>
        {
            Timer63GCMC_IrqHandler();
        }
    }
    /* Timer6 Ch.3 D compare match */
    if (Set == bM4_TMR63_ICONR_INTEND)
    1fdc:	4b4b      	ldr	r3, [pc, #300]	; (210c <IRQ132_Handler+0x150>)
    1fde:	681b      	ldr	r3, [r3, #0]
    1fe0:	2b01      	cmp	r3, #1
    1fe2:	d048      	beq.n	2076 <IRQ132_Handler+0xba>
        {
            Timer63GCMD_IrqHandler();
        }
    }
    /* Timer6 Ch.3 E compare match */
    if (Set == bM4_TMR63_ICONR_INTENE)
    1fe4:	4b4a      	ldr	r3, [pc, #296]	; (2110 <IRQ132_Handler+0x154>)
    1fe6:	681b      	ldr	r3, [r3, #0]
    1fe8:	2b01      	cmp	r3, #1
    1fea:	d04e      	beq.n	208a <IRQ132_Handler+0xce>
        {
            Timer63GCME_IrqHandler();
        }
    }
    /* Timer6 Ch.3 F compare match */
    if (Set == bM4_TMR63_ICONR_INTENF)
    1fec:	4b49      	ldr	r3, [pc, #292]	; (2114 <IRQ132_Handler+0x158>)
    1fee:	681b      	ldr	r3, [r3, #0]
    1ff0:	2b01      	cmp	r3, #1
    1ff2:	d054      	beq.n	209e <IRQ132_Handler+0xe2>
        {
            Timer63GCMF_IrqHandler();
        }
    }
    /* Timer6 Ch.3 overflow */
    if (Set == bM4_TMR63_ICONR_INTENOVF)
    1ff4:	4b48      	ldr	r3, [pc, #288]	; (2118 <IRQ132_Handler+0x15c>)
    1ff6:	681b      	ldr	r3, [r3, #0]
    1ff8:	2b01      	cmp	r3, #1
    1ffa:	d05a      	beq.n	20b2 <IRQ132_Handler+0xf6>
        {
            Timer63GOV_IrqHandler();
        }
    }
    /* Timer6 Ch.3 underflow */
    if (Set == bM4_TMR63_ICONR_INTENUDF)
    1ffc:	4b47      	ldr	r3, [pc, #284]	; (211c <IRQ132_Handler+0x160>)
    1ffe:	681b      	ldr	r3, [r3, #0]
    2000:	2b01      	cmp	r3, #1
    2002:	d060      	beq.n	20c6 <IRQ132_Handler+0x10a>
        {
            Timer63GUD_IrqHandler();
        }
    }
    /* Timer6 Ch.3 dead time */
    if (Set == bM4_TMR63_ICONR_INTENDTE)
    2004:	4b46      	ldr	r3, [pc, #280]	; (2120 <IRQ132_Handler+0x164>)
    2006:	681b      	ldr	r3, [r3, #0]
    2008:	2b01      	cmp	r3, #1
    200a:	d066      	beq.n	20da <IRQ132_Handler+0x11e>
        {
            Timer63GDT_IrqHandler();
        }
    }
    /* Timer6 Ch.3 A up-down compare match */
    u32Tmp1 = (M4_TMR63->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    200c:	4a45      	ldr	r2, [pc, #276]	; (2124 <IRQ132_Handler+0x168>)
    200e:	6d51      	ldr	r1, [r2, #84]	; 0x54
    u32Tmp2 = M4_TMR63->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    2010:	6f13      	ldr	r3, [r2, #112]	; 0x70
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_11))
    2012:	ea03 13d1 	and.w	r3, r3, r1, lsr #7
    2016:	f413 6fc0 	tst.w	r3, #1536	; 0x600
    201a:	d002      	beq.n	2022 <IRQ132_Handler+0x66>
    201c:	f414 6f00 	tst.w	r4, #2048	; 0x800
    2020:	d165      	bne.n	20ee <IRQ132_Handler+0x132>
    {
        Timer63SCMA_IrqHandler();
    }
    /* Timer6 Ch.3 B up-down compare match */
    u32Tmp1 = (M4_TMR63->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    2022:	4a40      	ldr	r2, [pc, #256]	; (2124 <IRQ132_Handler+0x168>)
    2024:	6d51      	ldr	r1, [r2, #84]	; 0x54
    u32Tmp2 = M4_TMR63->STFLR & (BIT_MASK_11 | BIT_MASK_12);
    2026:	6f13      	ldr	r3, [r2, #112]	; 0x70
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_12))
    2028:	ea03 13d1 	and.w	r3, r3, r1, lsr #7
    202c:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
    2030:	d002      	beq.n	2038 <IRQ132_Handler+0x7c>
    2032:	f414 5f80 	tst.w	r4, #4096	; 0x1000
    2036:	d15d      	bne.n	20f4 <IRQ132_Handler+0x138>
    {
        Timer63SCMB_IrqHandler();
    }
}
    2038:	bd10      	pop	{r4, pc}
        if ((Set == bM4_TMR63_STFLR_CMAF) && (VSSEL132 & BIT_MASK_00))
    203a:	4b3b      	ldr	r3, [pc, #236]	; (2128 <IRQ132_Handler+0x16c>)
    203c:	681b      	ldr	r3, [r3, #0]
    203e:	2b01      	cmp	r3, #1
    2040:	d1c4      	bne.n	1fcc <IRQ132_Handler+0x10>
    2042:	f014 0f01 	tst.w	r4, #1
    2046:	d0c1      	beq.n	1fcc <IRQ132_Handler+0x10>
            Timer63GCMA_IrqHandler();
    2048:	f3af 8000 	nop.w
    204c:	e7be      	b.n	1fcc <IRQ132_Handler+0x10>
        if ((Set == bM4_TMR63_STFLR_CMBF) && (VSSEL132 & BIT_MASK_01))
    204e:	4b37      	ldr	r3, [pc, #220]	; (212c <IRQ132_Handler+0x170>)
    2050:	681b      	ldr	r3, [r3, #0]
    2052:	2b01      	cmp	r3, #1
    2054:	d1be      	bne.n	1fd4 <IRQ132_Handler+0x18>
    2056:	f014 0f02 	tst.w	r4, #2
    205a:	d0bb      	beq.n	1fd4 <IRQ132_Handler+0x18>
            Timer63GCMB_IrqHandler();
    205c:	f3af 8000 	nop.w
    2060:	e7b8      	b.n	1fd4 <IRQ132_Handler+0x18>
        if ((Set == bM4_TMR63_STFLR_CMCF) && (VSSEL132 & BIT_MASK_02))
    2062:	4b33      	ldr	r3, [pc, #204]	; (2130 <IRQ132_Handler+0x174>)
    2064:	681b      	ldr	r3, [r3, #0]
    2066:	2b01      	cmp	r3, #1
    2068:	d1b8      	bne.n	1fdc <IRQ132_Handler+0x20>
    206a:	f014 0f04 	tst.w	r4, #4
    206e:	d0b5      	beq.n	1fdc <IRQ132_Handler+0x20>
            Timer63GCMC_IrqHandler();
    2070:	f3af 8000 	nop.w
    2074:	e7b2      	b.n	1fdc <IRQ132_Handler+0x20>
        if ((Set == bM4_TMR63_STFLR_CMDF) && (VSSEL132 & BIT_MASK_03))
    2076:	4b2f      	ldr	r3, [pc, #188]	; (2134 <IRQ132_Handler+0x178>)
    2078:	681b      	ldr	r3, [r3, #0]
    207a:	2b01      	cmp	r3, #1
    207c:	d1b2      	bne.n	1fe4 <IRQ132_Handler+0x28>
    207e:	f014 0f08 	tst.w	r4, #8
    2082:	d0af      	beq.n	1fe4 <IRQ132_Handler+0x28>
            Timer63GCMD_IrqHandler();
    2084:	f3af 8000 	nop.w
    2088:	e7ac      	b.n	1fe4 <IRQ132_Handler+0x28>
        if ((Set == bM4_TMR63_STFLR_CMEF) && (VSSEL132 & BIT_MASK_04))
    208a:	4b2b      	ldr	r3, [pc, #172]	; (2138 <IRQ132_Handler+0x17c>)
    208c:	681b      	ldr	r3, [r3, #0]
    208e:	2b01      	cmp	r3, #1
    2090:	d1ac      	bne.n	1fec <IRQ132_Handler+0x30>
    2092:	f014 0f10 	tst.w	r4, #16
    2096:	d0a9      	beq.n	1fec <IRQ132_Handler+0x30>
            Timer63GCME_IrqHandler();
    2098:	f3af 8000 	nop.w
    209c:	e7a6      	b.n	1fec <IRQ132_Handler+0x30>
        if ((Set == bM4_TMR63_STFLR_CMFF) && (VSSEL132 & BIT_MASK_05))
    209e:	4b27      	ldr	r3, [pc, #156]	; (213c <IRQ132_Handler+0x180>)
    20a0:	681b      	ldr	r3, [r3, #0]
    20a2:	2b01      	cmp	r3, #1
    20a4:	d1a6      	bne.n	1ff4 <IRQ132_Handler+0x38>
    20a6:	f014 0f20 	tst.w	r4, #32
    20aa:	d0a3      	beq.n	1ff4 <IRQ132_Handler+0x38>
            Timer63GCMF_IrqHandler();
    20ac:	f3af 8000 	nop.w
    20b0:	e7a0      	b.n	1ff4 <IRQ132_Handler+0x38>
        if ((Set == bM4_TMR63_STFLR_OVFF) && (VSSEL132 & BIT_MASK_06))
    20b2:	4b23      	ldr	r3, [pc, #140]	; (2140 <IRQ132_Handler+0x184>)
    20b4:	681b      	ldr	r3, [r3, #0]
    20b6:	2b01      	cmp	r3, #1
    20b8:	d1a0      	bne.n	1ffc <IRQ132_Handler+0x40>
    20ba:	f014 0f40 	tst.w	r4, #64	; 0x40
    20be:	d09d      	beq.n	1ffc <IRQ132_Handler+0x40>
            Timer63GOV_IrqHandler();
    20c0:	f3af 8000 	nop.w
    20c4:	e79a      	b.n	1ffc <IRQ132_Handler+0x40>
        if ((Set == bM4_TMR63_STFLR_UDFF) && (VSSEL132 & BIT_MASK_07))
    20c6:	4b1f      	ldr	r3, [pc, #124]	; (2144 <IRQ132_Handler+0x188>)
    20c8:	681b      	ldr	r3, [r3, #0]
    20ca:	2b01      	cmp	r3, #1
    20cc:	d19a      	bne.n	2004 <IRQ132_Handler+0x48>
    20ce:	f014 0f80 	tst.w	r4, #128	; 0x80
    20d2:	d097      	beq.n	2004 <IRQ132_Handler+0x48>
            Timer63GUD_IrqHandler();
    20d4:	f3af 8000 	nop.w
    20d8:	e794      	b.n	2004 <IRQ132_Handler+0x48>
        if (((Set == bM4_TMR63_STFLR_DTEF)) && (VSSEL132 & BIT_MASK_08))
    20da:	4b1b      	ldr	r3, [pc, #108]	; (2148 <IRQ132_Handler+0x18c>)
    20dc:	681b      	ldr	r3, [r3, #0]
    20de:	2b01      	cmp	r3, #1
    20e0:	d194      	bne.n	200c <IRQ132_Handler+0x50>
    20e2:	f414 7f80 	tst.w	r4, #256	; 0x100
    20e6:	d091      	beq.n	200c <IRQ132_Handler+0x50>
            Timer63GDT_IrqHandler();
    20e8:	f3af 8000 	nop.w
    20ec:	e78e      	b.n	200c <IRQ132_Handler+0x50>
        Timer63SCMA_IrqHandler();
    20ee:	f3af 8000 	nop.w
    20f2:	e796      	b.n	2022 <IRQ132_Handler+0x66>
        Timer63SCMB_IrqHandler();
    20f4:	f3af 8000 	nop.w
}
    20f8:	e79e      	b.n	2038 <IRQ132_Handler+0x7c>
    20fa:	bf00      	nop
    20fc:	40051000 	andmi	r1, r5, r0
    2100:	42310a80 	eorsmi	r0, r1, #128, 20	; 0x80000
    2104:	42310a84 	eorsmi	r0, r1, #132, 20	; 0x84000
    2108:	42310a88 	eorsmi	r0, r1, #136, 20	; 0x88000
    210c:	42310a8c 	eorsmi	r0, r1, #140, 20	; 0x8c000
    2110:	42310a90 	eorsmi	r0, r1, #144, 20	; 0x90000
    2114:	42310a94 	eorsmi	r0, r1, #148, 20	; 0x94000
    2118:	42310a98 	eorsmi	r0, r1, #152, 20	; 0x98000
    211c:	42310a9c 	eorsmi	r0, r1, #156, 20	; 0x9c000
    2120:	42310aa0 	eorsmi	r0, r1, #160, 20	; 0xa0000
    2124:	40018800 	andmi	r8, r1, r0, lsl #16
    2128:	42310e00 	eorsmi	r0, r1, #0, 28
    212c:	42310e04 	eorsmi	r0, r1, #4, 28	; 0x40
    2130:	42310e08 	eorsmi	r0, r1, #8, 28	; 0x80
    2134:	42310e0c 	eorsmi	r0, r1, #12, 28	; 0xc0
    2138:	42310e10 	eorsmi	r0, r1, #16, 28	; 0x100
    213c:	42310e14 	eorsmi	r0, r1, #20, 28	; 0x140
    2140:	42310e18 	eorsmi	r0, r1, #24, 28	; 0x180
    2144:	42310e1c 	eorsmi	r0, r1, #28, 28	; 0x1c0
    2148:	42310e20 	eorsmi	r0, r1, #32, 28	; 0x200

0000214c <IRQ136_Handler>:
 *******************************************************************************
 ** \brief Int No.136 share IRQ handler
 **
 ******************************************************************************/
void IRQ136_Handler(void)
{
    214c:	b570      	push	{r4, r5, r6, lr}
    uint32_t u32Tmp1 = 0ul;
    uint32_t u32Tmp2 = 0ul;
    uint32_t VSSEL136 = M4_INTC->VSSEL136;
    214e:	4bc1      	ldr	r3, [pc, #772]	; (2454 <IRQ136_Handler+0x308>)
    2150:	f8d3 427c 	ldr.w	r4, [r3, #636]	; 0x27c

    u32Tmp1 = M4_TMRA1->BCSTR;
    2154:	f5a3 3370 	sub.w	r3, r3, #245760	; 0x3c000
    2158:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
    /* TiemrA Ch.1 overflow */
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    215c:	f405 43a0 	and.w	r3, r5, #20480	; 0x5000
    2160:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
    2164:	f000 80e2 	beq.w	232c <IRQ136_Handler+0x1e0>
    {
        TimerA1OV_IrqHandler();
    }
    /* TiemrA Ch.1 underflow */
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    2168:	f405 4520 	and.w	r5, r5, #40960	; 0xa000
    216c:	f5b5 4f20 	cmp.w	r5, #40960	; 0xa000
    2170:	f000 80e3 	beq.w	233a <IRQ136_Handler+0x1ee>
    {
        TimerA1UD_IrqHandler();
    }
    u32Tmp1 = M4_TMRA1->ICONR;
    2174:	4bb8      	ldr	r3, [pc, #736]	; (2458 <IRQ136_Handler+0x30c>)
    2176:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
    u32Tmp2 = M4_TMRA1->STFLR;
    217a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    /* TiemrA Ch.1 compare match */
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_02))
    217e:	421a      	tst	r2, r3
    2180:	d003      	beq.n	218a <IRQ136_Handler+0x3e>
    2182:	f014 0f04 	tst.w	r4, #4
    2186:	f040 80df 	bne.w	2348 <IRQ136_Handler+0x1fc>
    {
        TimerA1CMP_IrqHandler();
    }

    u32Tmp1 = M4_TMRA2->BCSTR;
    218a:	4bb4      	ldr	r3, [pc, #720]	; (245c <IRQ136_Handler+0x310>)
    218c:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
    /* TiemrA Ch.2 overflow */
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    2190:	f405 43a0 	and.w	r3, r5, #20480	; 0x5000
    2194:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
    2198:	f000 80d9 	beq.w	234e <IRQ136_Handler+0x202>
    {
        TimerA2OV_IrqHandler();
    }
    /* TiemrA Ch.2 underflow */
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    219c:	f405 4520 	and.w	r5, r5, #40960	; 0xa000
    21a0:	f5b5 4f20 	cmp.w	r5, #40960	; 0xa000
    21a4:	f000 80da 	beq.w	235c <IRQ136_Handler+0x210>
    {
        TimerA2UD_IrqHandler();
    }
    u32Tmp1 = M4_TMRA2->ICONR;
    21a8:	4bac      	ldr	r3, [pc, #688]	; (245c <IRQ136_Handler+0x310>)
    21aa:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
    u32Tmp2 = M4_TMRA2->STFLR;
    21ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    /* TiemrA Ch.2 compare match */
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_05))
    21b2:	421a      	tst	r2, r3
    21b4:	d003      	beq.n	21be <IRQ136_Handler+0x72>
    21b6:	f014 0f20 	tst.w	r4, #32
    21ba:	f040 80d6 	bne.w	236a <IRQ136_Handler+0x21e>
    {
        TimerA2CMP_IrqHandler();
    }

    u32Tmp1 = M4_TMRA3->BCSTR;
    21be:	4ba8      	ldr	r3, [pc, #672]	; (2460 <IRQ136_Handler+0x314>)
    21c0:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
    /* TiemrA Ch.3 overflow */
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    21c4:	f405 43a0 	and.w	r3, r5, #20480	; 0x5000
    21c8:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
    21cc:	f000 80d0 	beq.w	2370 <IRQ136_Handler+0x224>
    {
        TimerA3OV_IrqHandler();
    }
    /* TiemrA Ch.3 underflow */
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    21d0:	f405 4520 	and.w	r5, r5, #40960	; 0xa000
    21d4:	f5b5 4f20 	cmp.w	r5, #40960	; 0xa000
    21d8:	f000 80d1 	beq.w	237e <IRQ136_Handler+0x232>
    {
        TimerA3UD_IrqHandler();
    }
    u32Tmp1 = M4_TMRA3->ICONR;
    21dc:	4ba0      	ldr	r3, [pc, #640]	; (2460 <IRQ136_Handler+0x314>)
    21de:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
    u32Tmp2 = M4_TMRA3->STFLR;
    21e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    /* TiemrA Ch.3 compare match */
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_08))
    21e6:	421a      	tst	r2, r3
    21e8:	d003      	beq.n	21f2 <IRQ136_Handler+0xa6>
    21ea:	f414 7f80 	tst.w	r4, #256	; 0x100
    21ee:	f040 80cd 	bne.w	238c <IRQ136_Handler+0x240>
    {
        TimerA3CMP_IrqHandler();
    }

    u32Tmp1 = M4_TMRA4->BCSTR;
    21f2:	4b9c      	ldr	r3, [pc, #624]	; (2464 <IRQ136_Handler+0x318>)
    21f4:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
    /* TiemrA Ch.4 overflow */
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    21f8:	f405 43a0 	and.w	r3, r5, #20480	; 0x5000
    21fc:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
    2200:	f000 80c7 	beq.w	2392 <IRQ136_Handler+0x246>
    {
        TimerA4OV_IrqHandler();
    }
    /* TiemrA Ch.4 underflow */
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    2204:	f405 4520 	and.w	r5, r5, #40960	; 0xa000
    2208:	f5b5 4f20 	cmp.w	r5, #40960	; 0xa000
    220c:	f000 80c8 	beq.w	23a0 <IRQ136_Handler+0x254>
    {
        TimerA4UD_IrqHandler();
    }
    u32Tmp1 = M4_TMRA4->ICONR;
    2210:	4b94      	ldr	r3, [pc, #592]	; (2464 <IRQ136_Handler+0x318>)
    2212:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
    u32Tmp2 = M4_TMRA4->STFLR;
    2216:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    /* TiemrA Ch.4 compare match */
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_11))
    221a:	421a      	tst	r2, r3
    221c:	d003      	beq.n	2226 <IRQ136_Handler+0xda>
    221e:	f414 6f00 	tst.w	r4, #2048	; 0x800
    2222:	f040 80c4 	bne.w	23ae <IRQ136_Handler+0x262>
    {
        TimerA4CMP_IrqHandler();
    }

    u32Tmp1 = M4_TMRA5->BCSTR;
    2226:	4b90      	ldr	r3, [pc, #576]	; (2468 <IRQ136_Handler+0x31c>)
    2228:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
    /* TiemrA Ch.5 overflow */
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    222c:	f405 43a0 	and.w	r3, r5, #20480	; 0x5000
    2230:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
    2234:	f000 80be 	beq.w	23b4 <IRQ136_Handler+0x268>
    {
        TimerA5OV_IrqHandler();
    }
    /* TiemrA Ch.5 underflow */
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    2238:	f405 4520 	and.w	r5, r5, #40960	; 0xa000
    223c:	f5b5 4f20 	cmp.w	r5, #40960	; 0xa000
    2240:	f000 80bf 	beq.w	23c2 <IRQ136_Handler+0x276>
    {
        TimerA5UD_IrqHandler();
    }
    u32Tmp1 = M4_TMRA5->ICONR;
    2244:	4b88      	ldr	r3, [pc, #544]	; (2468 <IRQ136_Handler+0x31c>)
    2246:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
    u32Tmp2 = M4_TMRA5->STFLR;
    224a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    /* TiemrA Ch.5 compare match */
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_14))
    224e:	421a      	tst	r2, r3
    2250:	d003      	beq.n	225a <IRQ136_Handler+0x10e>
    2252:	f414 4f80 	tst.w	r4, #16384	; 0x4000
    2256:	f040 80bb 	bne.w	23d0 <IRQ136_Handler+0x284>
    {
        TimerA5CMP_IrqHandler();
    }

    u32Tmp1 = M4_TMRA6->BCSTR;
    225a:	4b84      	ldr	r3, [pc, #528]	; (246c <IRQ136_Handler+0x320>)
    225c:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
    /* TiemrA Ch.6 overflow */
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    2260:	f405 43a0 	and.w	r3, r5, #20480	; 0x5000
    2264:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
    2268:	f000 80b5 	beq.w	23d6 <IRQ136_Handler+0x28a>
    {
        TimerA6OV_IrqHandler();
    }
    /* TiemrA Ch.6 underflow */
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    226c:	f405 4520 	and.w	r5, r5, #40960	; 0xa000
    2270:	f5b5 4f20 	cmp.w	r5, #40960	; 0xa000
    2274:	f000 80b6 	beq.w	23e4 <IRQ136_Handler+0x298>
    {
        TimerA6UD_IrqHandler();
    }
    u32Tmp1 = M4_TMRA6->ICONR;
    2278:	4b7c      	ldr	r3, [pc, #496]	; (246c <IRQ136_Handler+0x320>)
    227a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
    u32Tmp2 = M4_TMRA6->STFLR;
    227e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    /* TiemrA Ch.6 compare match */
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_18))
    2282:	421a      	tst	r2, r3
    2284:	d003      	beq.n	228e <IRQ136_Handler+0x142>
    2286:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    228a:	f040 80b2 	bne.w	23f2 <IRQ136_Handler+0x2a6>
    {
        TimerA6CMP_IrqHandler();
    }
    /* USBFS global interrupt */
    if(Set == bM4_USBFS_GAHBCFG_GINTMSK)
    228e:	4b78      	ldr	r3, [pc, #480]	; (2470 <IRQ136_Handler+0x324>)
    2290:	681b      	ldr	r3, [r3, #0]
    2292:	2b01      	cmp	r3, #1
    2294:	f000 80b0 	beq.w	23f8 <IRQ136_Handler+0x2ac>
        {
            UsbGlobal_IrqHandler();
        }
    }

    u32Tmp1 = M4_USART1->SR;
    2298:	4b76      	ldr	r3, [pc, #472]	; (2474 <IRQ136_Handler+0x328>)
    229a:	681e      	ldr	r6, [r3, #0]
    u32Tmp2 = M4_USART1->CR1;
    229c:	68dd      	ldr	r5, [r3, #12]
    /* USART Ch.1 Receive error */
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_22))
    229e:	f015 0f20 	tst.w	r5, #32
    22a2:	d006      	beq.n	22b2 <IRQ136_Handler+0x166>
    22a4:	f016 0f0b 	tst.w	r6, #11
    22a8:	d003      	beq.n	22b2 <IRQ136_Handler+0x166>
    22aa:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
    22ae:	f040 80b3 	bne.w	2418 <IRQ136_Handler+0x2cc>
    {
        Usart1RxErr_IrqHandler();
    }
    /* USART Ch.1 Receive completed */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_23))
    22b2:	422e      	tst	r6, r5
    22b4:	d00b      	beq.n	22ce <IRQ136_Handler+0x182>
    22b6:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    22ba:	f040 80b0 	bne.w	241e <IRQ136_Handler+0x2d2>
    {
        Usart1RxEnd_IrqHandler();
    }
    /* USART Ch.1 Transmit data empty */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_24))
    22be:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    22c2:	f040 80af 	bne.w	2424 <IRQ136_Handler+0x2d8>
    {
        Usart1TxEmpty_IrqHandler();
    }
    /* USART Ch.1 Transmit completed */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_25))
    22c6:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
    22ca:	f040 80ae 	bne.w	242a <IRQ136_Handler+0x2de>
    {
        Usart1TxEnd_IrqHandler();
    }
    /* USART Ch.1 Receive timeout */
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_26))
    22ce:	f015 0f02 	tst.w	r5, #2
    22d2:	d006      	beq.n	22e2 <IRQ136_Handler+0x196>
    22d4:	f416 7f80 	tst.w	r6, #256	; 0x100
    22d8:	d003      	beq.n	22e2 <IRQ136_Handler+0x196>
    22da:	f014 6f80 	tst.w	r4, #67108864	; 0x4000000
    22de:	f040 80a7 	bne.w	2430 <IRQ136_Handler+0x2e4>
    {
        Usart1RxTO_IrqHandler();
    }

    u32Tmp1 = M4_USART2->SR;
    22e2:	4b65      	ldr	r3, [pc, #404]	; (2478 <IRQ136_Handler+0x32c>)
    22e4:	681e      	ldr	r6, [r3, #0]
    u32Tmp2 = M4_USART2->CR1;
    22e6:	68dd      	ldr	r5, [r3, #12]
    /* USART Ch.2 Receive error */
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_27))
    22e8:	f015 0f20 	tst.w	r5, #32
    22ec:	d006      	beq.n	22fc <IRQ136_Handler+0x1b0>
    22ee:	f016 0f0b 	tst.w	r6, #11
    22f2:	d003      	beq.n	22fc <IRQ136_Handler+0x1b0>
    22f4:	f014 6f00 	tst.w	r4, #134217728	; 0x8000000
    22f8:	f040 809d 	bne.w	2436 <IRQ136_Handler+0x2ea>
    {
        Usart2RxErr_IrqHandler();
    }
    /* USART Ch.2 Receive completed */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_28))
    22fc:	422e      	tst	r6, r5
    22fe:	d00b      	beq.n	2318 <IRQ136_Handler+0x1cc>
    2300:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
    2304:	f040 809a 	bne.w	243c <IRQ136_Handler+0x2f0>
    {
        Usart2RxEnd_IrqHandler();
    }
    /* USART Ch.2 Transmit data empty */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_29))
    2308:	f014 5f00 	tst.w	r4, #536870912	; 0x20000000
    230c:	f040 8099 	bne.w	2442 <IRQ136_Handler+0x2f6>
    {
        Usart2TxEmpty_IrqHandler();
    }
    /* USART Ch.2 Transmit completed */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_30))
    2310:	f014 4f80 	tst.w	r4, #1073741824	; 0x40000000
    2314:	f040 8098 	bne.w	2448 <IRQ136_Handler+0x2fc>
    {
        Usart2TxEnd_IrqHandler();
    }
    /* USART Ch.2 Receive timeout */
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_31))
    2318:	f015 0f02 	tst.w	r5, #2
    231c:	d005      	beq.n	232a <IRQ136_Handler+0x1de>
    231e:	f416 7f80 	tst.w	r6, #256	; 0x100
    2322:	d002      	beq.n	232a <IRQ136_Handler+0x1de>
    2324:	2c00      	cmp	r4, #0
    2326:	f2c0 8092 	blt.w	244e <IRQ136_Handler+0x302>
    {
        Usart2RxTO_IrqHandler();
    }
}
    232a:	bd70      	pop	{r4, r5, r6, pc}
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    232c:	f014 0f01 	tst.w	r4, #1
    2330:	f43f af1a 	beq.w	2168 <IRQ136_Handler+0x1c>
        TimerA1OV_IrqHandler();
    2334:	f3af 8000 	nop.w
    2338:	e716      	b.n	2168 <IRQ136_Handler+0x1c>
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    233a:	f014 0f02 	tst.w	r4, #2
    233e:	f43f af19 	beq.w	2174 <IRQ136_Handler+0x28>
        TimerA1UD_IrqHandler();
    2342:	f3af 8000 	nop.w
    2346:	e715      	b.n	2174 <IRQ136_Handler+0x28>
        TimerA1CMP_IrqHandler();
    2348:	f3af 8000 	nop.w
    234c:	e71d      	b.n	218a <IRQ136_Handler+0x3e>
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    234e:	f014 0f08 	tst.w	r4, #8
    2352:	f43f af23 	beq.w	219c <IRQ136_Handler+0x50>
        TimerA2OV_IrqHandler();
    2356:	f3af 8000 	nop.w
    235a:	e71f      	b.n	219c <IRQ136_Handler+0x50>
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    235c:	f014 0f10 	tst.w	r4, #16
    2360:	f43f af22 	beq.w	21a8 <IRQ136_Handler+0x5c>
        TimerA2UD_IrqHandler();
    2364:	f3af 8000 	nop.w
    2368:	e71e      	b.n	21a8 <IRQ136_Handler+0x5c>
        TimerA2CMP_IrqHandler();
    236a:	f3af 8000 	nop.w
    236e:	e726      	b.n	21be <IRQ136_Handler+0x72>
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    2370:	f014 0f40 	tst.w	r4, #64	; 0x40
    2374:	f43f af2c 	beq.w	21d0 <IRQ136_Handler+0x84>
        TimerA3OV_IrqHandler();
    2378:	f3af 8000 	nop.w
    237c:	e728      	b.n	21d0 <IRQ136_Handler+0x84>
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    237e:	f014 0f80 	tst.w	r4, #128	; 0x80
    2382:	f43f af2b 	beq.w	21dc <IRQ136_Handler+0x90>
        TimerA3UD_IrqHandler();
    2386:	f3af 8000 	nop.w
    238a:	e727      	b.n	21dc <IRQ136_Handler+0x90>
        TimerA3CMP_IrqHandler();
    238c:	f3af 8000 	nop.w
    2390:	e72f      	b.n	21f2 <IRQ136_Handler+0xa6>
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    2392:	f414 7f00 	tst.w	r4, #512	; 0x200
    2396:	f43f af35 	beq.w	2204 <IRQ136_Handler+0xb8>
        TimerA4OV_IrqHandler();
    239a:	f3af 8000 	nop.w
    239e:	e731      	b.n	2204 <IRQ136_Handler+0xb8>
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    23a0:	f414 6f80 	tst.w	r4, #1024	; 0x400
    23a4:	f43f af34 	beq.w	2210 <IRQ136_Handler+0xc4>
        TimerA4UD_IrqHandler();
    23a8:	f3af 8000 	nop.w
    23ac:	e730      	b.n	2210 <IRQ136_Handler+0xc4>
        TimerA4CMP_IrqHandler();
    23ae:	f3af 8000 	nop.w
    23b2:	e738      	b.n	2226 <IRQ136_Handler+0xda>
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    23b4:	f414 5f80 	tst.w	r4, #4096	; 0x1000
    23b8:	f43f af3e 	beq.w	2238 <IRQ136_Handler+0xec>
        TimerA5OV_IrqHandler();
    23bc:	f3af 8000 	nop.w
    23c0:	e73a      	b.n	2238 <IRQ136_Handler+0xec>
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    23c2:	f414 5f00 	tst.w	r4, #8192	; 0x2000
    23c6:	f43f af3d 	beq.w	2244 <IRQ136_Handler+0xf8>
        TimerA5UD_IrqHandler();
    23ca:	f3af 8000 	nop.w
    23ce:	e739      	b.n	2244 <IRQ136_Handler+0xf8>
        TimerA5CMP_IrqHandler();
    23d0:	f3af 8000 	nop.w
    23d4:	e741      	b.n	225a <IRQ136_Handler+0x10e>
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    23d6:	f414 3f80 	tst.w	r4, #65536	; 0x10000
    23da:	f43f af47 	beq.w	226c <IRQ136_Handler+0x120>
        TimerA6OV_IrqHandler();
    23de:	f3af 8000 	nop.w
    23e2:	e743      	b.n	226c <IRQ136_Handler+0x120>
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    23e4:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    23e8:	f43f af46 	beq.w	2278 <IRQ136_Handler+0x12c>
        TimerA6UD_IrqHandler();
    23ec:	f3af 8000 	nop.w
    23f0:	e742      	b.n	2278 <IRQ136_Handler+0x12c>
        TimerA6CMP_IrqHandler();
    23f2:	f3af 8000 	nop.w
    23f6:	e74a      	b.n	228e <IRQ136_Handler+0x142>
        u32Tmp1 = M4_USBFS->GINTMSK & 0xF77CFCFBul;
    23f8:	4b20      	ldr	r3, [pc, #128]	; (247c <IRQ136_Handler+0x330>)
    23fa:	699a      	ldr	r2, [r3, #24]
        u32Tmp2 = M4_USBFS->GINTSTS & 0xF77CFCFBul;
    23fc:	695b      	ldr	r3, [r3, #20]
        if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_19))
    23fe:	401a      	ands	r2, r3
    2400:	4b1f      	ldr	r3, [pc, #124]	; (2480 <IRQ136_Handler+0x334>)
    2402:	4013      	ands	r3, r2
    2404:	2b00      	cmp	r3, #0
    2406:	f43f af47 	beq.w	2298 <IRQ136_Handler+0x14c>
    240a:	f414 2f00 	tst.w	r4, #524288	; 0x80000
    240e:	f43f af43 	beq.w	2298 <IRQ136_Handler+0x14c>
            UsbGlobal_IrqHandler();
    2412:	f3af 8000 	nop.w
    2416:	e73f      	b.n	2298 <IRQ136_Handler+0x14c>
        Usart1RxErr_IrqHandler();
    2418:	f3af 8000 	nop.w
    241c:	e749      	b.n	22b2 <IRQ136_Handler+0x166>
        Usart1RxEnd_IrqHandler();
    241e:	f3af 8000 	nop.w
    2422:	e74c      	b.n	22be <IRQ136_Handler+0x172>
        Usart1TxEmpty_IrqHandler();
    2424:	f3af 8000 	nop.w
    2428:	e74d      	b.n	22c6 <IRQ136_Handler+0x17a>
        Usart1TxEnd_IrqHandler();
    242a:	f3af 8000 	nop.w
    242e:	e74e      	b.n	22ce <IRQ136_Handler+0x182>
        Usart1RxTO_IrqHandler();
    2430:	f3af 8000 	nop.w
    2434:	e755      	b.n	22e2 <IRQ136_Handler+0x196>
        Usart2RxErr_IrqHandler();
    2436:	f3af 8000 	nop.w
    243a:	e75f      	b.n	22fc <IRQ136_Handler+0x1b0>
        Usart2RxEnd_IrqHandler();
    243c:	f3af 8000 	nop.w
    2440:	e762      	b.n	2308 <IRQ136_Handler+0x1bc>
        Usart2TxEmpty_IrqHandler();
    2442:	f3af 8000 	nop.w
    2446:	e763      	b.n	2310 <IRQ136_Handler+0x1c4>
        Usart2TxEnd_IrqHandler();
    2448:	f3af 8000 	nop.w
    244c:	e764      	b.n	2318 <IRQ136_Handler+0x1cc>
        Usart2RxTO_IrqHandler();
    244e:	f3af 8000 	nop.w
}
    2452:	e76a      	b.n	232a <IRQ136_Handler+0x1de>
    2454:	40051000 	andmi	r1, r5, r0
    2458:	40015000 	andmi	r5, r1, r0
    245c:	40015400 	andmi	r5, r1, r0, lsl #8
    2460:	40015800 	andmi	r5, r1, r0, lsl #16
    2464:	40015c00 	andmi	r5, r1, r0, lsl #24
    2468:	40016000 	andmi	r6, r1, r0
    246c:	40016400 	andmi	r6, r1, r0, lsl #8
    2470:	43800100 	orrmi	r0, r0, #0, 2
    2474:	4001d000 	andmi	sp, r1, r0
    2478:	4001d400 	andmi	sp, r1, r0, lsl #8
    247c:	400c0000 	andmi	r0, ip, r0
    2480:	f77cfcfb 			; <UNDEFINED> instruction: 0xf77cfcfb

00002484 <IRQ137_Handler>:
 *******************************************************************************
 ** \brief Int No.137 share IRQ handler
 **
 ******************************************************************************/
void IRQ137_Handler(void)
{
    2484:	b570      	push	{r4, r5, r6, lr}
    uint32_t u32Tmp1 = 0ul;
    uint32_t u32Tmp2 = 0ul;
    uint32_t VSSEL137 = M4_INTC->VSSEL137;
    2486:	4ba0      	ldr	r3, [pc, #640]	; (2708 <IRQ137_Handler+0x284>)
    2488:	f8d3 4280 	ldr.w	r4, [r3, #640]	; 0x280

    u32Tmp1 = M4_USART3->SR;
    248c:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
    2490:	681e      	ldr	r6, [r3, #0]
    u32Tmp2 = M4_USART3->CR1;
    2492:	68dd      	ldr	r5, [r3, #12]
    /* USART Ch.3 Receive error */
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_00))
    2494:	f015 0f20 	tst.w	r5, #32
    2498:	d006      	beq.n	24a8 <IRQ137_Handler+0x24>
    249a:	f016 0f0b 	tst.w	r6, #11
    249e:	d003      	beq.n	24a8 <IRQ137_Handler+0x24>
    24a0:	f014 0f01 	tst.w	r4, #1
    24a4:	f040 80e2 	bne.w	266c <IRQ137_Handler+0x1e8>
    {
        Usart3RxErr_IrqHandler();
    }
    /* USART Ch.3 Receive completed */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_01))
    24a8:	422e      	tst	r6, r5
    24aa:	d00b      	beq.n	24c4 <IRQ137_Handler+0x40>
    24ac:	f014 0f02 	tst.w	r4, #2
    24b0:	f040 80df 	bne.w	2672 <IRQ137_Handler+0x1ee>
    {
        Usart3RxEnd_IrqHandler();
    }
    /* USART Ch.3 Transmit data empty */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_02))
    24b4:	f014 0f04 	tst.w	r4, #4
    24b8:	f040 80de 	bne.w	2678 <IRQ137_Handler+0x1f4>
    {
        Usart3TxEmpty_IrqHandler();
    }
    /* USART Ch.3 Transmit completed */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_03))
    24bc:	f014 0f08 	tst.w	r4, #8
    24c0:	f040 80dd 	bne.w	267e <IRQ137_Handler+0x1fa>
    {
        Usart3TxEnd_IrqHandler();
    }
    /* USART Ch.3 Receive timeout */
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_04))
    24c4:	f015 0f02 	tst.w	r5, #2
    24c8:	d006      	beq.n	24d8 <IRQ137_Handler+0x54>
    24ca:	f416 7f80 	tst.w	r6, #256	; 0x100
    24ce:	d003      	beq.n	24d8 <IRQ137_Handler+0x54>
    24d0:	f014 0f10 	tst.w	r4, #16
    24d4:	f040 80d6 	bne.w	2684 <IRQ137_Handler+0x200>
    {
        Usart3RxTO_IrqHandler();
    }

    u32Tmp1 = M4_USART4->SR;
    24d8:	4b8c      	ldr	r3, [pc, #560]	; (270c <IRQ137_Handler+0x288>)
    24da:	681e      	ldr	r6, [r3, #0]
    u32Tmp2 = M4_USART4->CR1;
    24dc:	68dd      	ldr	r5, [r3, #12]
    /* USART Ch.4 Receive error */
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_05))
    24de:	f015 0f20 	tst.w	r5, #32
    24e2:	d006      	beq.n	24f2 <IRQ137_Handler+0x6e>
    24e4:	f016 0f0b 	tst.w	r6, #11
    24e8:	d003      	beq.n	24f2 <IRQ137_Handler+0x6e>
    24ea:	f014 0f20 	tst.w	r4, #32
    24ee:	f040 80cc 	bne.w	268a <IRQ137_Handler+0x206>
    {
        Usart4RxErr_IrqHandler();
    }
    /* USART Ch.4 Receive completed */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_06))
    24f2:	422e      	tst	r6, r5
    24f4:	d00b      	beq.n	250e <IRQ137_Handler+0x8a>
    24f6:	f014 0f40 	tst.w	r4, #64	; 0x40
    24fa:	f040 80c9 	bne.w	2690 <IRQ137_Handler+0x20c>
    {
        Usart4RxEnd_IrqHandler();
    }
    /* USART Ch.4 Transmit data empty */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_07))
    24fe:	f014 0f80 	tst.w	r4, #128	; 0x80
    2502:	f040 80c8 	bne.w	2696 <IRQ137_Handler+0x212>
    {
        Usart4TxEmpty_IrqHandler();
    }
    /* USART Ch.4 Transmit completed */
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_08))
    2506:	f414 7f80 	tst.w	r4, #256	; 0x100
    250a:	f040 80c7 	bne.w	269c <IRQ137_Handler+0x218>
    {
        Usart4TxEnd_IrqHandler();
    }
    /* USART Ch.4 Receive timeout */
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_09))
    250e:	f015 0f02 	tst.w	r5, #2
    2512:	d006      	beq.n	2522 <IRQ137_Handler+0x9e>
    2514:	f416 7f80 	tst.w	r6, #256	; 0x100
    2518:	d003      	beq.n	2522 <IRQ137_Handler+0x9e>
    251a:	f414 7f00 	tst.w	r4, #512	; 0x200
    251e:	f040 80c0 	bne.w	26a2 <IRQ137_Handler+0x21e>
    {
        Usart4RxTO_IrqHandler();
    }

    u32Tmp1 = M4_SPI1->CR1;
    2522:	4b7b      	ldr	r3, [pc, #492]	; (2710 <IRQ137_Handler+0x28c>)
    2524:	685d      	ldr	r5, [r3, #4]
    u32Tmp2 = M4_SPI1->SR;
    2526:	695e      	ldr	r6, [r3, #20]
    /* SPI Ch.1 Receive completed */
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_11))
    2528:	f415 6f80 	tst.w	r5, #1024	; 0x400
    252c:	d006      	beq.n	253c <IRQ137_Handler+0xb8>
    252e:	f016 0f80 	tst.w	r6, #128	; 0x80
    2532:	d003      	beq.n	253c <IRQ137_Handler+0xb8>
    2534:	f414 6f00 	tst.w	r4, #2048	; 0x800
    2538:	f040 80b6 	bne.w	26a8 <IRQ137_Handler+0x224>
    {
        Spi1RxEnd_IrqHandler();
    }
    /* SPI Ch.1 Transmit buf empty */
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_12))
    253c:	f415 7f00 	tst.w	r5, #512	; 0x200
    2540:	d006      	beq.n	2550 <IRQ137_Handler+0xcc>
    2542:	f016 0f20 	tst.w	r6, #32
    2546:	d003      	beq.n	2550 <IRQ137_Handler+0xcc>
    2548:	f414 5f80 	tst.w	r4, #4096	; 0x1000
    254c:	f040 80af 	bne.w	26ae <IRQ137_Handler+0x22a>
    {
        Spi1TxEmpty_IrqHandler();
    }
    /* SPI Ch.1 bus idle */
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_13))
    2550:	f415 6f00 	tst.w	r5, #2048	; 0x800
    2554:	d006      	beq.n	2564 <IRQ137_Handler+0xe0>
    2556:	f016 0f01 	tst.w	r6, #1
    255a:	d103      	bne.n	2564 <IRQ137_Handler+0xe0>
    255c:	f414 5f00 	tst.w	r4, #8192	; 0x2000
    2560:	f040 80a8 	bne.w	26b4 <IRQ137_Handler+0x230>
    {
        Spi1Idle_IrqHandler();
    }
    /* SPI Ch.1 parity/overflow/underflow/mode error */
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2564:	f415 7f80 	tst.w	r5, #256	; 0x100
    2568:	d006      	beq.n	2578 <IRQ137_Handler+0xf4>
    256a:	f016 0f1d 	tst.w	r6, #29
    256e:	d003      	beq.n	2578 <IRQ137_Handler+0xf4>
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2570:	f414 4f80 	tst.w	r4, #16384	; 0x4000
    2574:	f040 80a1 	bne.w	26ba <IRQ137_Handler+0x236>
        (VSSEL137 & BIT_MASK_14))
    {
        Spi1Err_IrqHandler();
    }

    u32Tmp1 = M4_SPI2->CR1;
    2578:	4b66      	ldr	r3, [pc, #408]	; (2714 <IRQ137_Handler+0x290>)
    257a:	685d      	ldr	r5, [r3, #4]
    u32Tmp2 = M4_SPI2->SR;
    257c:	695e      	ldr	r6, [r3, #20]
    /* SPI Ch.2 Receive completed */
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_16))
    257e:	f415 6f80 	tst.w	r5, #1024	; 0x400
    2582:	d006      	beq.n	2592 <IRQ137_Handler+0x10e>
    2584:	f016 0f80 	tst.w	r6, #128	; 0x80
    2588:	d003      	beq.n	2592 <IRQ137_Handler+0x10e>
    258a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
    258e:	f040 8097 	bne.w	26c0 <IRQ137_Handler+0x23c>
    {
        Spi2RxEnd_IrqHandler();
    }
    /* SPI Ch.2 Transmit buf empty */
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_17))
    2592:	f415 7f00 	tst.w	r5, #512	; 0x200
    2596:	d006      	beq.n	25a6 <IRQ137_Handler+0x122>
    2598:	f016 0f20 	tst.w	r6, #32
    259c:	d003      	beq.n	25a6 <IRQ137_Handler+0x122>
    259e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    25a2:	f040 8090 	bne.w	26c6 <IRQ137_Handler+0x242>
    {
        Spi2TxEmpty_IrqHandler();
    }
    /* SPI Ch.2 bus idle */
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_18))
    25a6:	f415 6f00 	tst.w	r5, #2048	; 0x800
    25aa:	d006      	beq.n	25ba <IRQ137_Handler+0x136>
    25ac:	f016 0f01 	tst.w	r6, #1
    25b0:	d103      	bne.n	25ba <IRQ137_Handler+0x136>
    25b2:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    25b6:	f040 8089 	bne.w	26cc <IRQ137_Handler+0x248>
    {
        Spi2Idle_IrqHandler();
    }
    /* SPI Ch.2 parity/overflow/underflow/mode error */
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    25ba:	f415 7f80 	tst.w	r5, #256	; 0x100
    25be:	d006      	beq.n	25ce <IRQ137_Handler+0x14a>
    25c0:	f016 0f1d 	tst.w	r6, #29
    25c4:	d003      	beq.n	25ce <IRQ137_Handler+0x14a>
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    25c6:	f414 2f00 	tst.w	r4, #524288	; 0x80000
    25ca:	f040 8082 	bne.w	26d2 <IRQ137_Handler+0x24e>
        (VSSEL137 & BIT_MASK_19))
    {
        Spi2Err_IrqHandler();
    }

    u32Tmp1 = M4_SPI3->CR1;
    25ce:	4b52      	ldr	r3, [pc, #328]	; (2718 <IRQ137_Handler+0x294>)
    25d0:	685d      	ldr	r5, [r3, #4]
    u32Tmp2 = M4_SPI3->SR;
    25d2:	695e      	ldr	r6, [r3, #20]
    /* SPI Ch.3 Receive completed */
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_21))
    25d4:	f415 6f80 	tst.w	r5, #1024	; 0x400
    25d8:	d005      	beq.n	25e6 <IRQ137_Handler+0x162>
    25da:	f016 0f80 	tst.w	r6, #128	; 0x80
    25de:	d002      	beq.n	25e6 <IRQ137_Handler+0x162>
    25e0:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
    25e4:	d178      	bne.n	26d8 <IRQ137_Handler+0x254>
    {
        Spi3RxEnd_IrqHandler();
    }
    /* SPI Ch.3 Transmit buf empty */
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_22))
    25e6:	f415 7f00 	tst.w	r5, #512	; 0x200
    25ea:	d005      	beq.n	25f8 <IRQ137_Handler+0x174>
    25ec:	f016 0f20 	tst.w	r6, #32
    25f0:	d002      	beq.n	25f8 <IRQ137_Handler+0x174>
    25f2:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
    25f6:	d172      	bne.n	26de <IRQ137_Handler+0x25a>
    {
        Spi3TxEmpty_IrqHandler();
    }
    /* SPI Ch.3 bus idle */
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_23))
    25f8:	f415 6f00 	tst.w	r5, #2048	; 0x800
    25fc:	d005      	beq.n	260a <IRQ137_Handler+0x186>
    25fe:	f016 0f01 	tst.w	r6, #1
    2602:	d102      	bne.n	260a <IRQ137_Handler+0x186>
    2604:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    2608:	d16c      	bne.n	26e4 <IRQ137_Handler+0x260>
    {
        Spi3Idle_IrqHandler();
    }
    /* SPI Ch.3 parity/overflow/underflow/mode error */
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    260a:	f415 7f80 	tst.w	r5, #256	; 0x100
    260e:	d005      	beq.n	261c <IRQ137_Handler+0x198>
    2610:	f016 0f1d 	tst.w	r6, #29
    2614:	d002      	beq.n	261c <IRQ137_Handler+0x198>
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2616:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    261a:	d166      	bne.n	26ea <IRQ137_Handler+0x266>
        (VSSEL137 & BIT_MASK_24))
    {
        Spi3Err_IrqHandler();
    }

    u32Tmp1 = M4_SPI4->CR1;
    261c:	4b3f      	ldr	r3, [pc, #252]	; (271c <IRQ137_Handler+0x298>)
    261e:	685d      	ldr	r5, [r3, #4]
    u32Tmp2 = M4_SPI4->SR;
    2620:	695e      	ldr	r6, [r3, #20]
   /* SPI Ch.4 Receive completed */
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_26))
    2622:	f415 6f80 	tst.w	r5, #1024	; 0x400
    2626:	d005      	beq.n	2634 <IRQ137_Handler+0x1b0>
    2628:	f016 0f80 	tst.w	r6, #128	; 0x80
    262c:	d002      	beq.n	2634 <IRQ137_Handler+0x1b0>
    262e:	f014 6f80 	tst.w	r4, #67108864	; 0x4000000
    2632:	d15d      	bne.n	26f0 <IRQ137_Handler+0x26c>
    {
        Spi4RxEnd_IrqHandler();
    }
    /* SPI Ch.4 Transmit buf empty */
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_27))
    2634:	f415 7f00 	tst.w	r5, #512	; 0x200
    2638:	d005      	beq.n	2646 <IRQ137_Handler+0x1c2>
    263a:	f016 0f20 	tst.w	r6, #32
    263e:	d002      	beq.n	2646 <IRQ137_Handler+0x1c2>
    2640:	f014 6f00 	tst.w	r4, #134217728	; 0x8000000
    2644:	d157      	bne.n	26f6 <IRQ137_Handler+0x272>
    {
        Spi4TxEmpty_IrqHandler();
    }
    /* SPI Ch.4 bus idle */
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_28))
    2646:	f415 6f00 	tst.w	r5, #2048	; 0x800
    264a:	d005      	beq.n	2658 <IRQ137_Handler+0x1d4>
    264c:	f016 0f01 	tst.w	r6, #1
    2650:	d102      	bne.n	2658 <IRQ137_Handler+0x1d4>
    2652:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
    2656:	d151      	bne.n	26fc <IRQ137_Handler+0x278>
    {
        Spi4Idle_IrqHandler();
    }
    /* SPI Ch.4 parity/overflow/underflow/mode error */
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2658:	f415 7f80 	tst.w	r5, #256	; 0x100
    265c:	d005      	beq.n	266a <IRQ137_Handler+0x1e6>
    265e:	f016 0f1d 	tst.w	r6, #29
    2662:	d002      	beq.n	266a <IRQ137_Handler+0x1e6>
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2664:	f014 5f00 	tst.w	r4, #536870912	; 0x20000000
    2668:	d14b      	bne.n	2702 <IRQ137_Handler+0x27e>
        (VSSEL137 & BIT_MASK_29))
    {
        Spi4Err_IrqHandler();
    }
}
    266a:	bd70      	pop	{r4, r5, r6, pc}
        Usart3RxErr_IrqHandler();
    266c:	f3af 8000 	nop.w
    2670:	e71a      	b.n	24a8 <IRQ137_Handler+0x24>
        Usart3RxEnd_IrqHandler();
    2672:	f3af 8000 	nop.w
    2676:	e71d      	b.n	24b4 <IRQ137_Handler+0x30>
        Usart3TxEmpty_IrqHandler();
    2678:	f3af 8000 	nop.w
    267c:	e71e      	b.n	24bc <IRQ137_Handler+0x38>
        Usart3TxEnd_IrqHandler();
    267e:	f3af 8000 	nop.w
    2682:	e71f      	b.n	24c4 <IRQ137_Handler+0x40>
        Usart3RxTO_IrqHandler();
    2684:	f3af 8000 	nop.w
    2688:	e726      	b.n	24d8 <IRQ137_Handler+0x54>
        Usart4RxErr_IrqHandler();
    268a:	f3af 8000 	nop.w
    268e:	e730      	b.n	24f2 <IRQ137_Handler+0x6e>
        Usart4RxEnd_IrqHandler();
    2690:	f3af 8000 	nop.w
    2694:	e733      	b.n	24fe <IRQ137_Handler+0x7a>
        Usart4TxEmpty_IrqHandler();
    2696:	f3af 8000 	nop.w
    269a:	e734      	b.n	2506 <IRQ137_Handler+0x82>
        Usart4TxEnd_IrqHandler();
    269c:	f3af 8000 	nop.w
    26a0:	e735      	b.n	250e <IRQ137_Handler+0x8a>
        Usart4RxTO_IrqHandler();
    26a2:	f3af 8000 	nop.w
    26a6:	e73c      	b.n	2522 <IRQ137_Handler+0x9e>
        Spi1RxEnd_IrqHandler();
    26a8:	f3af 8000 	nop.w
    26ac:	e746      	b.n	253c <IRQ137_Handler+0xb8>
        Spi1TxEmpty_IrqHandler();
    26ae:	f3af 8000 	nop.w
    26b2:	e74d      	b.n	2550 <IRQ137_Handler+0xcc>
        Spi1Idle_IrqHandler();
    26b4:	f3af 8000 	nop.w
    26b8:	e754      	b.n	2564 <IRQ137_Handler+0xe0>
        Spi1Err_IrqHandler();
    26ba:	f3af 8000 	nop.w
    26be:	e75b      	b.n	2578 <IRQ137_Handler+0xf4>
        Spi2RxEnd_IrqHandler();
    26c0:	f3af 8000 	nop.w
    26c4:	e765      	b.n	2592 <IRQ137_Handler+0x10e>
        Spi2TxEmpty_IrqHandler();
    26c6:	f3af 8000 	nop.w
    26ca:	e76c      	b.n	25a6 <IRQ137_Handler+0x122>
        Spi2Idle_IrqHandler();
    26cc:	f3af 8000 	nop.w
    26d0:	e773      	b.n	25ba <IRQ137_Handler+0x136>
        Spi2Err_IrqHandler();
    26d2:	f3af 8000 	nop.w
    26d6:	e77a      	b.n	25ce <IRQ137_Handler+0x14a>
        Spi3RxEnd_IrqHandler();
    26d8:	f3af 8000 	nop.w
    26dc:	e783      	b.n	25e6 <IRQ137_Handler+0x162>
        Spi3TxEmpty_IrqHandler();
    26de:	f3af 8000 	nop.w
    26e2:	e789      	b.n	25f8 <IRQ137_Handler+0x174>
        Spi3Idle_IrqHandler();
    26e4:	f3af 8000 	nop.w
    26e8:	e78f      	b.n	260a <IRQ137_Handler+0x186>
        Spi3Err_IrqHandler();
    26ea:	f3af 8000 	nop.w
    26ee:	e795      	b.n	261c <IRQ137_Handler+0x198>
        Spi4RxEnd_IrqHandler();
    26f0:	f3af 8000 	nop.w
    26f4:	e79e      	b.n	2634 <IRQ137_Handler+0x1b0>
        Spi4TxEmpty_IrqHandler();
    26f6:	f3af 8000 	nop.w
    26fa:	e7a4      	b.n	2646 <IRQ137_Handler+0x1c2>
        Spi4Idle_IrqHandler();
    26fc:	f3af 8000 	nop.w
    2700:	e7aa      	b.n	2658 <IRQ137_Handler+0x1d4>
        Spi4Err_IrqHandler();
    2702:	f3af 8000 	nop.w
}
    2706:	e7b0      	b.n	266a <IRQ137_Handler+0x1e6>
    2708:	40051000 	andmi	r1, r5, r0
    270c:	40021400 	andmi	r1, r2, r0, lsl #8
    2710:	4001c000 	andmi	ip, r1, r0
    2714:	4001c400 	andmi	ip, r1, r0, lsl #8
    2718:	40020000 	andmi	r0, r2, r0
    271c:	40020400 	andmi	r0, r2, r0, lsl #8

00002720 <IRQ138_Handler>:
 *******************************************************************************
 ** \brief Int No.138 share IRQ handler
 **
 ******************************************************************************/
void IRQ138_Handler(void)
{
    2720:	b538      	push	{r3, r4, r5, lr}
    uint32_t u32Tmp1 = 0u;
    uint32_t VSSEL138 = M4_INTC->VSSEL138;
    2722:	4b89      	ldr	r3, [pc, #548]	; (2948 <IRQ138_Handler+0x228>)
    2724:	f8d3 4284 	ldr.w	r4, [r3, #644]	; 0x284

    u32Tmp1 = M4_TMR41->OCSRU;
    2728:	f5a3 3368 	sub.w	r3, r3, #237568	; 0x3a000
    272c:	8b1d      	ldrh	r5, [r3, #24]
    272e:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.1 U phase higher compare match */
    if ((VSSEL138 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2730:	f014 0f01 	tst.w	r4, #1
    2734:	d004      	beq.n	2740 <IRQ138_Handler+0x20>
    2736:	f005 0350 	and.w	r3, r5, #80	; 0x50
    273a:	2b50      	cmp	r3, #80	; 0x50
    273c:	f000 80c2 	beq.w	28c4 <IRQ138_Handler+0x1a4>
    {
        Timer41GCMUH_IrqHandler();
    }
    /* Timer4 Ch.1 U phase lower compare match */
    if ((VSSEL138 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2740:	f014 0f02 	tst.w	r4, #2
    2744:	d004      	beq.n	2750 <IRQ138_Handler+0x30>
    2746:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
    274a:	2da0      	cmp	r5, #160	; 0xa0
    274c:	f000 80bd 	beq.w	28ca <IRQ138_Handler+0x1aa>
    {
        Timer41GCMUL_IrqHandler();
    }

    u32Tmp1 = M4_TMR41->OCSRV;
    2750:	4b7e      	ldr	r3, [pc, #504]	; (294c <IRQ138_Handler+0x22c>)
    2752:	8b9d      	ldrh	r5, [r3, #28]
    2754:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.1 V phase higher compare match */
    if ((VSSEL138 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2756:	f014 0f04 	tst.w	r4, #4
    275a:	d004      	beq.n	2766 <IRQ138_Handler+0x46>
    275c:	f005 0350 	and.w	r3, r5, #80	; 0x50
    2760:	2b50      	cmp	r3, #80	; 0x50
    2762:	f000 80b5 	beq.w	28d0 <IRQ138_Handler+0x1b0>
    {
        Timer41GCMVH_IrqHandler();
    }
    /* Timer4 Ch.1 V phase lower compare match */
    if ((VSSEL138 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2766:	f014 0f08 	tst.w	r4, #8
    276a:	d004      	beq.n	2776 <IRQ138_Handler+0x56>
    276c:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
    2770:	2da0      	cmp	r5, #160	; 0xa0
    2772:	f000 80b0 	beq.w	28d6 <IRQ138_Handler+0x1b6>
    {
        Timer41GCMVL_IrqHandler();
    }

    u32Tmp1 = M4_TMR41->OCSRW;
    2776:	4b75      	ldr	r3, [pc, #468]	; (294c <IRQ138_Handler+0x22c>)
    2778:	8c1d      	ldrh	r5, [r3, #32]
    277a:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.1 W phase higher compare match */
    if ((VSSEL138 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    277c:	f014 0f10 	tst.w	r4, #16
    2780:	d004      	beq.n	278c <IRQ138_Handler+0x6c>
    2782:	f005 0350 	and.w	r3, r5, #80	; 0x50
    2786:	2b50      	cmp	r3, #80	; 0x50
    2788:	f000 80a8 	beq.w	28dc <IRQ138_Handler+0x1bc>
    {
        Timer41GCMWH_IrqHandler();
    }
    /* Timer4 Ch.1 W phase lower compare match */
    if ((VSSEL138 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    278c:	f014 0f20 	tst.w	r4, #32
    2790:	d004      	beq.n	279c <IRQ138_Handler+0x7c>
    2792:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
    2796:	2da0      	cmp	r5, #160	; 0xa0
    2798:	f000 80a3 	beq.w	28e2 <IRQ138_Handler+0x1c2>
    {
        Timer41GCMWL_IrqHandler();
    }

    u32Tmp1 = M4_TMR41->CCSR;
    279c:	4b6b      	ldr	r3, [pc, #428]	; (294c <IRQ138_Handler+0x22c>)
    279e:	f8b3 5048 	ldrh.w	r5, [r3, #72]	; 0x48
    27a2:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.1 overflow */
    if ((VSSEL138 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    27a4:	f014 0f40 	tst.w	r4, #64	; 0x40
    27a8:	d005      	beq.n	27b6 <IRQ138_Handler+0x96>
    27aa:	f405 7340 	and.w	r3, r5, #768	; 0x300
    27ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    27b2:	f000 8099 	beq.w	28e8 <IRQ138_Handler+0x1c8>
    {
        Timer41GOV_IrqHandler();
    }
    /* Timer4 Ch.1 underflow */
    if ((VSSEL138 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    27b6:	f014 0f80 	tst.w	r4, #128	; 0x80
    27ba:	d005      	beq.n	27c8 <IRQ138_Handler+0xa8>
    27bc:	f405 45c0 	and.w	r5, r5, #24576	; 0x6000
    27c0:	f5b5 4fc0 	cmp.w	r5, #24576	; 0x6000
    27c4:	f000 8093 	beq.w	28ee <IRQ138_Handler+0x1ce>
    {
        Timer41GUD_IrqHandler();
    }

    u32Tmp1 = M4_TMR41->RCSR;
    27c8:	4b60      	ldr	r3, [pc, #384]	; (294c <IRQ138_Handler+0x22c>)
    27ca:	f8b3 50a4 	ldrh.w	r5, [r3, #164]	; 0xa4
    27ce:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.1 U phase reload */
    if ((VSSEL138 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    27d0:	f414 7f80 	tst.w	r4, #256	; 0x100
    27d4:	d004      	beq.n	27e0 <IRQ138_Handler+0xc0>
    27d6:	f005 0311 	and.w	r3, r5, #17
    27da:	2b11      	cmp	r3, #17
    27dc:	f000 808a 	beq.w	28f4 <IRQ138_Handler+0x1d4>
    {
        Timer41ReloadU_IrqHandler();
    }
    /* Timer4 Ch.1 V phase reload */
    if ((VSSEL138 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    27e0:	f414 7f00 	tst.w	r4, #512	; 0x200
    27e4:	d005      	beq.n	27f2 <IRQ138_Handler+0xd2>
    27e6:	f405 7381 	and.w	r3, r5, #258	; 0x102
    27ea:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
    27ee:	f000 8084 	beq.w	28fa <IRQ138_Handler+0x1da>
    {
        Timer41ReloadV_IrqHandler();
    }
    /* Timer4 Ch.1 W phase reload */
    if ((VSSEL138 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    27f2:	f414 6f80 	tst.w	r4, #1024	; 0x400
    27f6:	d003      	beq.n	2800 <IRQ138_Handler+0xe0>
    27f8:	f241 0304 	movw	r3, #4100	; 0x1004
    27fc:	43ab      	bics	r3, r5
    27fe:	d07f      	beq.n	2900 <IRQ138_Handler+0x1e0>
    {
        Timer41ReloadW_IrqHandler();
    }

    u32Tmp1 = M4_TMR42->OCSRU;
    2800:	4b53      	ldr	r3, [pc, #332]	; (2950 <IRQ138_Handler+0x230>)
    2802:	8b1d      	ldrh	r5, [r3, #24]
    2804:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.2 U phase higher compare match */
    if ((VSSEL138 & BIT_MASK_16) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2806:	f414 3f80 	tst.w	r4, #65536	; 0x10000
    280a:	d003      	beq.n	2814 <IRQ138_Handler+0xf4>
    280c:	f005 0350 	and.w	r3, r5, #80	; 0x50
    2810:	2b50      	cmp	r3, #80	; 0x50
    2812:	d078      	beq.n	2906 <IRQ138_Handler+0x1e6>
    {
        Timer41GCMUH_IrqHandler();
    }
    /* Timer4 Ch.2 U phase lower compare match */
    if ((VSSEL138 & BIT_MASK_17) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2814:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    2818:	d003      	beq.n	2822 <IRQ138_Handler+0x102>
    281a:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
    281e:	2da0      	cmp	r5, #160	; 0xa0
    2820:	d074      	beq.n	290c <IRQ138_Handler+0x1ec>
    {
        Timer41GCMUL_IrqHandler();
    }

    u32Tmp1 = M4_TMR42->OCSRV;
    2822:	4b4b      	ldr	r3, [pc, #300]	; (2950 <IRQ138_Handler+0x230>)
    2824:	8b9d      	ldrh	r5, [r3, #28]
    2826:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.2 V phase higher compare match */
    if ((VSSEL138 & BIT_MASK_18) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2828:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    282c:	d003      	beq.n	2836 <IRQ138_Handler+0x116>
    282e:	f005 0350 	and.w	r3, r5, #80	; 0x50
    2832:	2b50      	cmp	r3, #80	; 0x50
    2834:	d06d      	beq.n	2912 <IRQ138_Handler+0x1f2>
    {
        Timer42GCMVH_IrqHandler();
    }
    /* Timer4 Ch.2 V phase lower compare match */
    if ((VSSEL138 & BIT_MASK_19) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2836:	f414 2f00 	tst.w	r4, #524288	; 0x80000
    283a:	d003      	beq.n	2844 <IRQ138_Handler+0x124>
    283c:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
    2840:	2da0      	cmp	r5, #160	; 0xa0
    2842:	d069      	beq.n	2918 <IRQ138_Handler+0x1f8>
    {
        Timer42GCMVL_IrqHandler();
    }

    u32Tmp1 = M4_TMR42->OCSRW;
    2844:	4b42      	ldr	r3, [pc, #264]	; (2950 <IRQ138_Handler+0x230>)
    2846:	8c1d      	ldrh	r5, [r3, #32]
    2848:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.2 W phase higher compare match */
    if ((VSSEL138 & BIT_MASK_20) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    284a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
    284e:	d003      	beq.n	2858 <IRQ138_Handler+0x138>
    2850:	f005 0350 	and.w	r3, r5, #80	; 0x50
    2854:	2b50      	cmp	r3, #80	; 0x50
    2856:	d062      	beq.n	291e <IRQ138_Handler+0x1fe>
    {
        Timer42GCMWH_IrqHandler();
    }
    /* Timer4 Ch.2 W phase lower compare match */
    if ((VSSEL138 & BIT_MASK_21) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2858:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
    285c:	d003      	beq.n	2866 <IRQ138_Handler+0x146>
    285e:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
    2862:	2da0      	cmp	r5, #160	; 0xa0
    2864:	d05e      	beq.n	2924 <IRQ138_Handler+0x204>
    {
        Timer42GCMWL_IrqHandler();
    }

    u32Tmp1 = M4_TMR42->CCSR;
    2866:	4b3a      	ldr	r3, [pc, #232]	; (2950 <IRQ138_Handler+0x230>)
    2868:	f8b3 5048 	ldrh.w	r5, [r3, #72]	; 0x48
    286c:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.2 overflow */
    if ((VSSEL138 & BIT_MASK_22) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    286e:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
    2872:	d004      	beq.n	287e <IRQ138_Handler+0x15e>
    2874:	f405 7340 	and.w	r3, r5, #768	; 0x300
    2878:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    287c:	d055      	beq.n	292a <IRQ138_Handler+0x20a>
    {
        Timer42GOV_IrqHandler();
    }
    /* Timer4 Ch.2 underflow */
    if ((VSSEL138 & BIT_MASK_23) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    287e:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    2882:	d004      	beq.n	288e <IRQ138_Handler+0x16e>
    2884:	f405 45c0 	and.w	r5, r5, #24576	; 0x6000
    2888:	f5b5 4fc0 	cmp.w	r5, #24576	; 0x6000
    288c:	d050      	beq.n	2930 <IRQ138_Handler+0x210>
    {
        Timer42GUD_IrqHandler();
    }

    u32Tmp1 = M4_TMR42->RCSR;
    288e:	4b30      	ldr	r3, [pc, #192]	; (2950 <IRQ138_Handler+0x230>)
    2890:	f8b3 50a4 	ldrh.w	r5, [r3, #164]	; 0xa4
    2894:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.2 U phase reload */
    if ((VSSEL138 & BIT_MASK_24) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    2896:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    289a:	d003      	beq.n	28a4 <IRQ138_Handler+0x184>
    289c:	f005 0311 	and.w	r3, r5, #17
    28a0:	2b11      	cmp	r3, #17
    28a2:	d048      	beq.n	2936 <IRQ138_Handler+0x216>
    {
        Timer42ReloadU_IrqHandler();
    }
    /* Timer4 Ch.2 V phase reload */
    if ((VSSEL138 & BIT_MASK_25) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    28a4:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
    28a8:	d004      	beq.n	28b4 <IRQ138_Handler+0x194>
    28aa:	f405 7381 	and.w	r3, r5, #258	; 0x102
    28ae:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
    28b2:	d043      	beq.n	293c <IRQ138_Handler+0x21c>
    {
        Timer42ReloadV_IrqHandler();
    }
    /* Timer4 Ch.2 W phase reload */
    if ((VSSEL138 & BIT_MASK_26) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    28b4:	f014 6f80 	tst.w	r4, #67108864	; 0x4000000
    28b8:	d003      	beq.n	28c2 <IRQ138_Handler+0x1a2>
    28ba:	f241 0304 	movw	r3, #4100	; 0x1004
    28be:	43ab      	bics	r3, r5
    28c0:	d03f      	beq.n	2942 <IRQ138_Handler+0x222>
    {
        Timer42ReloadW_IrqHandler();
    }
}
    28c2:	bd38      	pop	{r3, r4, r5, pc}
        Timer41GCMUH_IrqHandler();
    28c4:	f3af 8000 	nop.w
    28c8:	e73a      	b.n	2740 <IRQ138_Handler+0x20>
        Timer41GCMUL_IrqHandler();
    28ca:	f3af 8000 	nop.w
    28ce:	e73f      	b.n	2750 <IRQ138_Handler+0x30>
        Timer41GCMVH_IrqHandler();
    28d0:	f3af 8000 	nop.w
    28d4:	e747      	b.n	2766 <IRQ138_Handler+0x46>
        Timer41GCMVL_IrqHandler();
    28d6:	f3af 8000 	nop.w
    28da:	e74c      	b.n	2776 <IRQ138_Handler+0x56>
        Timer41GCMWH_IrqHandler();
    28dc:	f3af 8000 	nop.w
    28e0:	e754      	b.n	278c <IRQ138_Handler+0x6c>
        Timer41GCMWL_IrqHandler();
    28e2:	f3af 8000 	nop.w
    28e6:	e759      	b.n	279c <IRQ138_Handler+0x7c>
        Timer41GOV_IrqHandler();
    28e8:	f3af 8000 	nop.w
    28ec:	e763      	b.n	27b6 <IRQ138_Handler+0x96>
        Timer41GUD_IrqHandler();
    28ee:	f3af 8000 	nop.w
    28f2:	e769      	b.n	27c8 <IRQ138_Handler+0xa8>
        Timer41ReloadU_IrqHandler();
    28f4:	f3af 8000 	nop.w
    28f8:	e772      	b.n	27e0 <IRQ138_Handler+0xc0>
        Timer41ReloadV_IrqHandler();
    28fa:	f3af 8000 	nop.w
    28fe:	e778      	b.n	27f2 <IRQ138_Handler+0xd2>
        Timer41ReloadW_IrqHandler();
    2900:	f3af 8000 	nop.w
    2904:	e77c      	b.n	2800 <IRQ138_Handler+0xe0>
        Timer41GCMUH_IrqHandler();
    2906:	f3af 8000 	nop.w
    290a:	e783      	b.n	2814 <IRQ138_Handler+0xf4>
        Timer41GCMUL_IrqHandler();
    290c:	f3af 8000 	nop.w
    2910:	e787      	b.n	2822 <IRQ138_Handler+0x102>
        Timer42GCMVH_IrqHandler();
    2912:	f3af 8000 	nop.w
    2916:	e78e      	b.n	2836 <IRQ138_Handler+0x116>
        Timer42GCMVL_IrqHandler();
    2918:	f3af 8000 	nop.w
    291c:	e792      	b.n	2844 <IRQ138_Handler+0x124>
        Timer42GCMWH_IrqHandler();
    291e:	f3af 8000 	nop.w
    2922:	e799      	b.n	2858 <IRQ138_Handler+0x138>
        Timer42GCMWL_IrqHandler();
    2924:	f3af 8000 	nop.w
    2928:	e79d      	b.n	2866 <IRQ138_Handler+0x146>
        Timer42GOV_IrqHandler();
    292a:	f3af 8000 	nop.w
    292e:	e7a6      	b.n	287e <IRQ138_Handler+0x15e>
        Timer42GUD_IrqHandler();
    2930:	f3af 8000 	nop.w
    2934:	e7ab      	b.n	288e <IRQ138_Handler+0x16e>
        Timer42ReloadU_IrqHandler();
    2936:	f3af 8000 	nop.w
    293a:	e7b3      	b.n	28a4 <IRQ138_Handler+0x184>
        Timer42ReloadV_IrqHandler();
    293c:	f3af 8000 	nop.w
    2940:	e7b8      	b.n	28b4 <IRQ138_Handler+0x194>
        Timer42ReloadW_IrqHandler();
    2942:	f3af 8000 	nop.w
}
    2946:	e7bc      	b.n	28c2 <IRQ138_Handler+0x1a2>
    2948:	40051000 	andmi	r1, r5, r0
    294c:	40017000 	andmi	r7, r1, r0
    2950:	40024800 	andmi	r4, r2, r0, lsl #16

00002954 <IRQ139_Handler>:
 *******************************************************************************
 ** \brief Int No.139 share IRQ handler
 **
 ******************************************************************************/
void IRQ139_Handler(void)
{
    2954:	b538      	push	{r3, r4, r5, lr}
    uint32_t u32Tmp1 = 0u;
    uint32_t VSSEL139 = M4_INTC->VSSEL139;
    2956:	4b43      	ldr	r3, [pc, #268]	; (2a64 <IRQ139_Handler+0x110>)
    2958:	f8d3 4288 	ldr.w	r4, [r3, #648]	; 0x288

    u32Tmp1 = M4_TMR43->OCSRU;
    295c:	f5a3 3331 	sub.w	r3, r3, #181248	; 0x2c400
    2960:	8b1d      	ldrh	r5, [r3, #24]
    2962:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.3 U phase higher compare match */
    if ((VSSEL139 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2964:	f014 0f01 	tst.w	r4, #1
    2968:	d003      	beq.n	2972 <IRQ139_Handler+0x1e>
    296a:	f005 0350 	and.w	r3, r5, #80	; 0x50
    296e:	2b50      	cmp	r3, #80	; 0x50
    2970:	d057      	beq.n	2a22 <IRQ139_Handler+0xce>
    {
        Timer43GCMUH_IrqHandler();
    }
    /* Timer4 Ch.3 U phase lower compare match */
    if ((VSSEL139 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2972:	f014 0f02 	tst.w	r4, #2
    2976:	d003      	beq.n	2980 <IRQ139_Handler+0x2c>
    2978:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
    297c:	2da0      	cmp	r5, #160	; 0xa0
    297e:	d053      	beq.n	2a28 <IRQ139_Handler+0xd4>
    {
        Timer43GCMUL_IrqHandler();
    }

    u32Tmp1 = M4_TMR43->OCSRV;
    2980:	4b39      	ldr	r3, [pc, #228]	; (2a68 <IRQ139_Handler+0x114>)
    2982:	8b9d      	ldrh	r5, [r3, #28]
    2984:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.3 V phase higher compare match */
    if ((VSSEL139 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2986:	f014 0f04 	tst.w	r4, #4
    298a:	d003      	beq.n	2994 <IRQ139_Handler+0x40>
    298c:	f005 0350 	and.w	r3, r5, #80	; 0x50
    2990:	2b50      	cmp	r3, #80	; 0x50
    2992:	d04c      	beq.n	2a2e <IRQ139_Handler+0xda>
    {
        Timer43GCMVH_IrqHandler();
    }
    /* Timer4 Ch.3 V phase lower compare match */
    if ((VSSEL139 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2994:	f014 0f08 	tst.w	r4, #8
    2998:	d003      	beq.n	29a2 <IRQ139_Handler+0x4e>
    299a:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
    299e:	2da0      	cmp	r5, #160	; 0xa0
    29a0:	d048      	beq.n	2a34 <IRQ139_Handler+0xe0>
    {
        Timer43GCMVL_IrqHandler();
    }

    u32Tmp1 = M4_TMR43->OCSRW;
    29a2:	4b31      	ldr	r3, [pc, #196]	; (2a68 <IRQ139_Handler+0x114>)
    29a4:	8c1d      	ldrh	r5, [r3, #32]
    29a6:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.3 W phase higher compare match */
    if ((VSSEL139 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    29a8:	f014 0f10 	tst.w	r4, #16
    29ac:	d003      	beq.n	29b6 <IRQ139_Handler+0x62>
    29ae:	f005 0350 	and.w	r3, r5, #80	; 0x50
    29b2:	2b50      	cmp	r3, #80	; 0x50
    29b4:	d041      	beq.n	2a3a <IRQ139_Handler+0xe6>
    {
        Timer43GCMWH_IrqHandler();
    }
    /* Timer4 Ch.3 W phase lower compare match */
    if ((VSSEL139 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    29b6:	f014 0f20 	tst.w	r4, #32
    29ba:	d003      	beq.n	29c4 <IRQ139_Handler+0x70>
    29bc:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
    29c0:	2da0      	cmp	r5, #160	; 0xa0
    29c2:	d03d      	beq.n	2a40 <IRQ139_Handler+0xec>
    {
        Timer43GCMWL_IrqHandler();
    }

    u32Tmp1 = M4_TMR43->CCSR;
    29c4:	4b28      	ldr	r3, [pc, #160]	; (2a68 <IRQ139_Handler+0x114>)
    29c6:	f8b3 5048 	ldrh.w	r5, [r3, #72]	; 0x48
    29ca:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.3 overflow */
    if ((VSSEL139 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    29cc:	f014 0f40 	tst.w	r4, #64	; 0x40
    29d0:	d004      	beq.n	29dc <IRQ139_Handler+0x88>
    29d2:	f405 7340 	and.w	r3, r5, #768	; 0x300
    29d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    29da:	d034      	beq.n	2a46 <IRQ139_Handler+0xf2>
    {
        Timer43GOV_IrqHandler();
    }
    /* Timer4 Ch.3 underflow */
    if ((VSSEL139 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    29dc:	f014 0f80 	tst.w	r4, #128	; 0x80
    29e0:	d004      	beq.n	29ec <IRQ139_Handler+0x98>
    29e2:	f405 45c0 	and.w	r5, r5, #24576	; 0x6000
    29e6:	f5b5 4fc0 	cmp.w	r5, #24576	; 0x6000
    29ea:	d02f      	beq.n	2a4c <IRQ139_Handler+0xf8>
    {
        Timer43GUD_IrqHandler();
    }

    u32Tmp1 = M4_TMR43->RCSR;
    29ec:	4b1e      	ldr	r3, [pc, #120]	; (2a68 <IRQ139_Handler+0x114>)
    29ee:	f8b3 50a4 	ldrh.w	r5, [r3, #164]	; 0xa4
    29f2:	b2ad      	uxth	r5, r5
    /* Timer4 Ch.3 U phase reload */
    if ((VSSEL139 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    29f4:	f414 7f80 	tst.w	r4, #256	; 0x100
    29f8:	d003      	beq.n	2a02 <IRQ139_Handler+0xae>
    29fa:	f005 0311 	and.w	r3, r5, #17
    29fe:	2b11      	cmp	r3, #17
    2a00:	d027      	beq.n	2a52 <IRQ139_Handler+0xfe>
    {
        Timer41ReloadU_IrqHandler();
    }
    /* Timer4 Ch.3 V phase reload */
    if ((VSSEL139 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    2a02:	f414 7f00 	tst.w	r4, #512	; 0x200
    2a06:	d004      	beq.n	2a12 <IRQ139_Handler+0xbe>
    2a08:	f405 7381 	and.w	r3, r5, #258	; 0x102
    2a0c:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
    2a10:	d022      	beq.n	2a58 <IRQ139_Handler+0x104>
    {
        Timer43ReloadV_IrqHandler();
    }
    /* Timer4 Ch.3 W phase reload */
    if ((VSSEL139 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    2a12:	f414 6f80 	tst.w	r4, #1024	; 0x400
    2a16:	d003      	beq.n	2a20 <IRQ139_Handler+0xcc>
    2a18:	f241 0304 	movw	r3, #4100	; 0x1004
    2a1c:	43ab      	bics	r3, r5
    2a1e:	d01e      	beq.n	2a5e <IRQ139_Handler+0x10a>
    {
        Timer43ReloadW_IrqHandler();
    }
}
    2a20:	bd38      	pop	{r3, r4, r5, pc}
        Timer43GCMUH_IrqHandler();
    2a22:	f3af 8000 	nop.w
    2a26:	e7a4      	b.n	2972 <IRQ139_Handler+0x1e>
        Timer43GCMUL_IrqHandler();
    2a28:	f3af 8000 	nop.w
    2a2c:	e7a8      	b.n	2980 <IRQ139_Handler+0x2c>
        Timer43GCMVH_IrqHandler();
    2a2e:	f3af 8000 	nop.w
    2a32:	e7af      	b.n	2994 <IRQ139_Handler+0x40>
        Timer43GCMVL_IrqHandler();
    2a34:	f3af 8000 	nop.w
    2a38:	e7b3      	b.n	29a2 <IRQ139_Handler+0x4e>
        Timer43GCMWH_IrqHandler();
    2a3a:	f3af 8000 	nop.w
    2a3e:	e7ba      	b.n	29b6 <IRQ139_Handler+0x62>
        Timer43GCMWL_IrqHandler();
    2a40:	f3af 8000 	nop.w
    2a44:	e7be      	b.n	29c4 <IRQ139_Handler+0x70>
        Timer43GOV_IrqHandler();
    2a46:	f3af 8000 	nop.w
    2a4a:	e7c7      	b.n	29dc <IRQ139_Handler+0x88>
        Timer43GUD_IrqHandler();
    2a4c:	f3af 8000 	nop.w
    2a50:	e7cc      	b.n	29ec <IRQ139_Handler+0x98>
        Timer41ReloadU_IrqHandler();
    2a52:	f3af 8000 	nop.w
    2a56:	e7d4      	b.n	2a02 <IRQ139_Handler+0xae>
        Timer43ReloadV_IrqHandler();
    2a58:	f3af 8000 	nop.w
    2a5c:	e7d9      	b.n	2a12 <IRQ139_Handler+0xbe>
        Timer43ReloadW_IrqHandler();
    2a5e:	f3af 8000 	nop.w
}
    2a62:	e7dd      	b.n	2a20 <IRQ139_Handler+0xcc>
    2a64:	40051000 	andmi	r1, r5, r0
    2a68:	40024c00 	andmi	r4, r2, r0, lsl #24

00002a6c <IRQ140_Handler>:
 *******************************************************************************
 ** \brief Int No.140 share IRQ handler
 **
 ******************************************************************************/
void IRQ140_Handler(void)
{
    2a6c:	b510      	push	{r4, lr}
    uint32_t VSSEL140 = M4_INTC->VSSEL140;
    2a6e:	4b6f      	ldr	r3, [pc, #444]	; (2c2c <IRQ140_Handler+0x1c0>)
    2a70:	f8d3 428c 	ldr.w	r4, [r3, #652]	; 0x28c
    uint32_t u32Tmp1 = 0u;
    uint32_t u32Tmp2 = 0u;
    /* EMB1 */
    u32Tmp1 = M4_EMB1->STAT;
    2a74:	f5a3 3365 	sub.w	r3, r3, #234496	; 0x39400
    2a78:	68da      	ldr	r2, [r3, #12]
    u32Tmp2 = M4_EMB1->INTEN;
    2a7a:	695b      	ldr	r3, [r3, #20]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_06))
    2a7c:	421a      	tst	r2, r3
    2a7e:	d002      	beq.n	2a86 <IRQ140_Handler+0x1a>
    2a80:	f014 0f40 	tst.w	r4, #64	; 0x40
    2a84:	d148      	bne.n	2b18 <IRQ140_Handler+0xac>
    {
        Emb1_IrqHandler();
    }
    /* EMB2 */
    u32Tmp1 = M4_EMB2->STAT;
    2a86:	4b6a      	ldr	r3, [pc, #424]	; (2c30 <IRQ140_Handler+0x1c4>)
    2a88:	68da      	ldr	r2, [r3, #12]
    u32Tmp2 = M4_EMB2->INTEN;
    2a8a:	695b      	ldr	r3, [r3, #20]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_07))
    2a8c:	421a      	tst	r2, r3
    2a8e:	d002      	beq.n	2a96 <IRQ140_Handler+0x2a>
    2a90:	f014 0f80 	tst.w	r4, #128	; 0x80
    2a94:	d143      	bne.n	2b1e <IRQ140_Handler+0xb2>
    {
        Emb2_IrqHandler();
    }
    /* EMB3 */
    u32Tmp1 = M4_EMB3->STAT;
    2a96:	4b67      	ldr	r3, [pc, #412]	; (2c34 <IRQ140_Handler+0x1c8>)
    2a98:	68da      	ldr	r2, [r3, #12]
    u32Tmp2 = M4_EMB3->INTEN;
    2a9a:	695b      	ldr	r3, [r3, #20]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_08))
    2a9c:	421a      	tst	r2, r3
    2a9e:	d002      	beq.n	2aa6 <IRQ140_Handler+0x3a>
    2aa0:	f414 7f80 	tst.w	r4, #256	; 0x100
    2aa4:	d13e      	bne.n	2b24 <IRQ140_Handler+0xb8>
    {
        Emb3_IrqHandler();
    }
    /* EMB4*/
    u32Tmp1 = M4_EMB4->STAT;
    2aa6:	4b64      	ldr	r3, [pc, #400]	; (2c38 <IRQ140_Handler+0x1cc>)
    2aa8:	68da      	ldr	r2, [r3, #12]
    u32Tmp2 = M4_EMB4->INTEN;
    2aaa:	695b      	ldr	r3, [r3, #20]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_09))
    2aac:	421a      	tst	r2, r3
    2aae:	d002      	beq.n	2ab6 <IRQ140_Handler+0x4a>
    2ab0:	f414 7f00 	tst.w	r4, #512	; 0x200
    2ab4:	d139      	bne.n	2b2a <IRQ140_Handler+0xbe>
    {
        Emb4_IrqHandler();
    }

    /* I2S Ch.1 Transmit */
    if(Set == bM4_I2S1_CTRL_TXIE)
    2ab6:	4b61      	ldr	r3, [pc, #388]	; (2c3c <IRQ140_Handler+0x1d0>)
    2ab8:	681b      	ldr	r3, [r3, #0]
    2aba:	2b01      	cmp	r3, #1
    2abc:	d038      	beq.n	2b30 <IRQ140_Handler+0xc4>
        {
            I2s1Tx_IrqHandler();
        }
    }
    /* I2S Ch.1 Receive */
    if(Set == bM4_I2S1_CTRL_RXIE)
    2abe:	4b60      	ldr	r3, [pc, #384]	; (2c40 <IRQ140_Handler+0x1d4>)
    2ac0:	681b      	ldr	r3, [r3, #0]
    2ac2:	2b01      	cmp	r3, #1
    2ac4:	d03e      	beq.n	2b44 <IRQ140_Handler+0xd8>
        {
            I2s1Rx_IrqHandler();
        }
    }
    /* I2S Ch.1 Error */
    if(Set == bM4_I2S1_CTRL_EIE)
    2ac6:	4b5f      	ldr	r3, [pc, #380]	; (2c44 <IRQ140_Handler+0x1d8>)
    2ac8:	681b      	ldr	r3, [r3, #0]
    2aca:	2b01      	cmp	r3, #1
    2acc:	d044      	beq.n	2b58 <IRQ140_Handler+0xec>
        {
            I2s1Err_IrqHandler();
        }
    }
    /* I2S Ch.2 Transmit */
    if(Set == bM4_I2S2_CTRL_TXIE)
    2ace:	4b5e      	ldr	r3, [pc, #376]	; (2c48 <IRQ140_Handler+0x1dc>)
    2ad0:	681b      	ldr	r3, [r3, #0]
    2ad2:	2b01      	cmp	r3, #1
    2ad4:	d04b      	beq.n	2b6e <IRQ140_Handler+0x102>
        {
            I2s2Tx_IrqHandler();
        }
    }
    /* I2S Ch.2 Receive */
    if(Set == bM4_I2S2_CTRL_RXIE)
    2ad6:	4b5d      	ldr	r3, [pc, #372]	; (2c4c <IRQ140_Handler+0x1e0>)
    2ad8:	681b      	ldr	r3, [r3, #0]
    2ada:	2b01      	cmp	r3, #1
    2adc:	d051      	beq.n	2b82 <IRQ140_Handler+0x116>
        {
            I2s2Rx_IrqHandler();
        }
    }
    /* I2S Ch.2 Error */
    if(Set == bM4_I2S2_CTRL_EIE)
    2ade:	4b5c      	ldr	r3, [pc, #368]	; (2c50 <IRQ140_Handler+0x1e4>)
    2ae0:	681b      	ldr	r3, [r3, #0]
    2ae2:	2b01      	cmp	r3, #1
    2ae4:	d057      	beq.n	2b96 <IRQ140_Handler+0x12a>
        {
            I2s2Err_IrqHandler();
        }
    }
    /* I2S Ch.3 Transmit */
    if(Set == bM4_I2S3_CTRL_TXIE)
    2ae6:	4b5b      	ldr	r3, [pc, #364]	; (2c54 <IRQ140_Handler+0x1e8>)
    2ae8:	681b      	ldr	r3, [r3, #0]
    2aea:	2b01      	cmp	r3, #1
    2aec:	d05e      	beq.n	2bac <IRQ140_Handler+0x140>
        {
            I2s3Tx_IrqHandler();
        }
    }
    /* I2S Ch.3 Receive */
    if(Set == bM4_I2S3_CTRL_RXIE)
    2aee:	4b5a      	ldr	r3, [pc, #360]	; (2c58 <IRQ140_Handler+0x1ec>)
    2af0:	681b      	ldr	r3, [r3, #0]
    2af2:	2b01      	cmp	r3, #1
    2af4:	d064      	beq.n	2bc0 <IRQ140_Handler+0x154>
        {
            I2s3Rx_IrqHandler();
        }
    }
    /* I2S Ch.3 Error */
    if(Set == bM4_I2S3_CTRL_EIE)
    2af6:	4b59      	ldr	r3, [pc, #356]	; (2c5c <IRQ140_Handler+0x1f0>)
    2af8:	681b      	ldr	r3, [r3, #0]
    2afa:	2b01      	cmp	r3, #1
    2afc:	d06a      	beq.n	2bd4 <IRQ140_Handler+0x168>
        {
            I2s3Err_IrqHandler();
        }
    }
    /* I2S Ch.4 Transmit */
    if(Set == bM4_I2S4_CTRL_TXIE)
    2afe:	4b58      	ldr	r3, [pc, #352]	; (2c60 <IRQ140_Handler+0x1f4>)
    2b00:	681b      	ldr	r3, [r3, #0]
    2b02:	2b01      	cmp	r3, #1
    2b04:	d071      	beq.n	2bea <IRQ140_Handler+0x17e>
        {
            I2s4Tx_IrqHandler();
        }
    }
    /* I2S Ch.4 Receive */
    if(Set == bM4_I2S4_CTRL_RXIE)
    2b06:	4b57      	ldr	r3, [pc, #348]	; (2c64 <IRQ140_Handler+0x1f8>)
    2b08:	681b      	ldr	r3, [r3, #0]
    2b0a:	2b01      	cmp	r3, #1
    2b0c:	d077      	beq.n	2bfe <IRQ140_Handler+0x192>
        {
            I2s4Rx_IrqHandler();
        }
    }
    /* I2S Ch.4 Error */
    if(Set == bM4_I2S4_CTRL_EIE)
    2b0e:	4b56      	ldr	r3, [pc, #344]	; (2c68 <IRQ140_Handler+0x1fc>)
    2b10:	681b      	ldr	r3, [r3, #0]
    2b12:	2b01      	cmp	r3, #1
    2b14:	d07d      	beq.n	2c12 <IRQ140_Handler+0x1a6>
        if ((M4_I2S4->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_27))
        {
            I2s4Err_IrqHandler();
        }
    }
}
    2b16:	bd10      	pop	{r4, pc}
        Emb1_IrqHandler();
    2b18:	f3af 8000 	nop.w
    2b1c:	e7b3      	b.n	2a86 <IRQ140_Handler+0x1a>
        Emb2_IrqHandler();
    2b1e:	f3af 8000 	nop.w
    2b22:	e7b8      	b.n	2a96 <IRQ140_Handler+0x2a>
        Emb3_IrqHandler();
    2b24:	f3af 8000 	nop.w
    2b28:	e7bd      	b.n	2aa6 <IRQ140_Handler+0x3a>
        Emb4_IrqHandler();
    2b2a:	f3af 8000 	nop.w
    2b2e:	e7c2      	b.n	2ab6 <IRQ140_Handler+0x4a>
        if ((Set == bM4_I2S1_SR_TXBA) && (VSSEL140 & BIT_MASK_16))
    2b30:	4b4e      	ldr	r3, [pc, #312]	; (2c6c <IRQ140_Handler+0x200>)
    2b32:	681b      	ldr	r3, [r3, #0]
    2b34:	2b01      	cmp	r3, #1
    2b36:	d1c2      	bne.n	2abe <IRQ140_Handler+0x52>
    2b38:	f414 3f80 	tst.w	r4, #65536	; 0x10000
    2b3c:	d0bf      	beq.n	2abe <IRQ140_Handler+0x52>
            I2s1Tx_IrqHandler();
    2b3e:	f3af 8000 	nop.w
    2b42:	e7bc      	b.n	2abe <IRQ140_Handler+0x52>
        if ((Set == bM4_I2S1_SR_RXBA) && (VSSEL140 & BIT_MASK_17))
    2b44:	4b4a      	ldr	r3, [pc, #296]	; (2c70 <IRQ140_Handler+0x204>)
    2b46:	681b      	ldr	r3, [r3, #0]
    2b48:	2b01      	cmp	r3, #1
    2b4a:	d1bc      	bne.n	2ac6 <IRQ140_Handler+0x5a>
    2b4c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    2b50:	d0b9      	beq.n	2ac6 <IRQ140_Handler+0x5a>
            I2s1Rx_IrqHandler();
    2b52:	f3af 8000 	nop.w
    2b56:	e7b6      	b.n	2ac6 <IRQ140_Handler+0x5a>
        if ((M4_I2S1->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_18))
    2b58:	4b46      	ldr	r3, [pc, #280]	; (2c74 <IRQ140_Handler+0x208>)
    2b5a:	689b      	ldr	r3, [r3, #8]
    2b5c:	f013 0f03 	tst.w	r3, #3
    2b60:	d0b5      	beq.n	2ace <IRQ140_Handler+0x62>
    2b62:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    2b66:	d0b2      	beq.n	2ace <IRQ140_Handler+0x62>
            I2s1Err_IrqHandler();
    2b68:	f3af 8000 	nop.w
    2b6c:	e7af      	b.n	2ace <IRQ140_Handler+0x62>
        if ((Set == bM4_I2S2_SR_TXBA) && (VSSEL140 & BIT_MASK_19))
    2b6e:	4b42      	ldr	r3, [pc, #264]	; (2c78 <IRQ140_Handler+0x20c>)
    2b70:	681b      	ldr	r3, [r3, #0]
    2b72:	2b01      	cmp	r3, #1
    2b74:	d1af      	bne.n	2ad6 <IRQ140_Handler+0x6a>
    2b76:	f414 2f00 	tst.w	r4, #524288	; 0x80000
    2b7a:	d0ac      	beq.n	2ad6 <IRQ140_Handler+0x6a>
            I2s2Tx_IrqHandler();
    2b7c:	f3af 8000 	nop.w
    2b80:	e7a9      	b.n	2ad6 <IRQ140_Handler+0x6a>
        if ((Set == bM4_I2S2_SR_RXBA) && (VSSEL140 & BIT_MASK_20))
    2b82:	4b3e      	ldr	r3, [pc, #248]	; (2c7c <IRQ140_Handler+0x210>)
    2b84:	681b      	ldr	r3, [r3, #0]
    2b86:	2b01      	cmp	r3, #1
    2b88:	d1a9      	bne.n	2ade <IRQ140_Handler+0x72>
    2b8a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
    2b8e:	d0a6      	beq.n	2ade <IRQ140_Handler+0x72>
            I2s2Rx_IrqHandler();
    2b90:	f3af 8000 	nop.w
    2b94:	e7a3      	b.n	2ade <IRQ140_Handler+0x72>
        if ((M4_I2S2->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_21))
    2b96:	4b3a      	ldr	r3, [pc, #232]	; (2c80 <IRQ140_Handler+0x214>)
    2b98:	689b      	ldr	r3, [r3, #8]
    2b9a:	f013 0f03 	tst.w	r3, #3
    2b9e:	d0a2      	beq.n	2ae6 <IRQ140_Handler+0x7a>
    2ba0:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
    2ba4:	d09f      	beq.n	2ae6 <IRQ140_Handler+0x7a>
            I2s2Err_IrqHandler();
    2ba6:	f3af 8000 	nop.w
    2baa:	e79c      	b.n	2ae6 <IRQ140_Handler+0x7a>
        if ((Set == bM4_I2S3_SR_TXBA) && (VSSEL140 & BIT_MASK_22))
    2bac:	4b35      	ldr	r3, [pc, #212]	; (2c84 <IRQ140_Handler+0x218>)
    2bae:	681b      	ldr	r3, [r3, #0]
    2bb0:	2b01      	cmp	r3, #1
    2bb2:	d19c      	bne.n	2aee <IRQ140_Handler+0x82>
    2bb4:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
    2bb8:	d099      	beq.n	2aee <IRQ140_Handler+0x82>
            I2s3Tx_IrqHandler();
    2bba:	f3af 8000 	nop.w
    2bbe:	e796      	b.n	2aee <IRQ140_Handler+0x82>
        if ((Set == bM4_I2S3_SR_RXBA) && (VSSEL140 & BIT_MASK_23))
    2bc0:	4b31      	ldr	r3, [pc, #196]	; (2c88 <IRQ140_Handler+0x21c>)
    2bc2:	681b      	ldr	r3, [r3, #0]
    2bc4:	2b01      	cmp	r3, #1
    2bc6:	d196      	bne.n	2af6 <IRQ140_Handler+0x8a>
    2bc8:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    2bcc:	d093      	beq.n	2af6 <IRQ140_Handler+0x8a>
            I2s3Rx_IrqHandler();
    2bce:	f3af 8000 	nop.w
    2bd2:	e790      	b.n	2af6 <IRQ140_Handler+0x8a>
        if ((M4_I2S3->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_24))
    2bd4:	4b2d      	ldr	r3, [pc, #180]	; (2c8c <IRQ140_Handler+0x220>)
    2bd6:	689b      	ldr	r3, [r3, #8]
    2bd8:	f013 0f03 	tst.w	r3, #3
    2bdc:	d08f      	beq.n	2afe <IRQ140_Handler+0x92>
    2bde:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    2be2:	d08c      	beq.n	2afe <IRQ140_Handler+0x92>
            I2s3Err_IrqHandler();
    2be4:	f3af 8000 	nop.w
    2be8:	e789      	b.n	2afe <IRQ140_Handler+0x92>
        if ((Set == bM4_I2S4_SR_TXBA) && (VSSEL140 & BIT_MASK_25))
    2bea:	4b29      	ldr	r3, [pc, #164]	; (2c90 <IRQ140_Handler+0x224>)
    2bec:	681b      	ldr	r3, [r3, #0]
    2bee:	2b01      	cmp	r3, #1
    2bf0:	d189      	bne.n	2b06 <IRQ140_Handler+0x9a>
    2bf2:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
    2bf6:	d086      	beq.n	2b06 <IRQ140_Handler+0x9a>
            I2s4Tx_IrqHandler();
    2bf8:	f3af 8000 	nop.w
    2bfc:	e783      	b.n	2b06 <IRQ140_Handler+0x9a>
        if ((Set == bM4_I2S4_SR_RXBA) && (VSSEL140 & BIT_MASK_26))
    2bfe:	4b25      	ldr	r3, [pc, #148]	; (2c94 <IRQ140_Handler+0x228>)
    2c00:	681b      	ldr	r3, [r3, #0]
    2c02:	2b01      	cmp	r3, #1
    2c04:	d183      	bne.n	2b0e <IRQ140_Handler+0xa2>
    2c06:	f014 6f80 	tst.w	r4, #67108864	; 0x4000000
    2c0a:	d080      	beq.n	2b0e <IRQ140_Handler+0xa2>
            I2s4Rx_IrqHandler();
    2c0c:	f3af 8000 	nop.w
    2c10:	e77d      	b.n	2b0e <IRQ140_Handler+0xa2>
        if ((M4_I2S4->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_27))
    2c12:	4b21      	ldr	r3, [pc, #132]	; (2c98 <IRQ140_Handler+0x22c>)
    2c14:	689b      	ldr	r3, [r3, #8]
    2c16:	f013 0f03 	tst.w	r3, #3
    2c1a:	f43f af7c 	beq.w	2b16 <IRQ140_Handler+0xaa>
    2c1e:	f014 6f00 	tst.w	r4, #134217728	; 0x8000000
    2c22:	f43f af78 	beq.w	2b16 <IRQ140_Handler+0xaa>
            I2s4Err_IrqHandler();
    2c26:	f3af 8000 	nop.w
}
    2c2a:	e774      	b.n	2b16 <IRQ140_Handler+0xaa>
    2c2c:	40051000 	andmi	r1, r5, r0
    2c30:	40017c20 	andmi	r7, r1, r0, lsr #24
    2c34:	40017c40 	andmi	r7, r1, r0, asr #24
    2c38:	40017c60 	andmi	r7, r1, r0, ror #24
    2c3c:	423c0004 	eorsmi	r0, ip, #4
    2c40:	423c000c 	eorsmi	r0, ip, #12
    2c44:	423c0010 	eorsmi	r0, ip, #16
    2c48:	423c8004 	eorsmi	r8, ip, #4
    2c4c:	423c800c 	eorsmi	r8, ip, #12
    2c50:	423c8010 	eorsmi	r8, ip, #16
    2c54:	42440004 	submi	r0, r4, #4
    2c58:	4244000c 	submi	r0, r4, #12
    2c5c:	42440010 	submi	r0, r4, #16
    2c60:	42448004 	submi	r8, r4, #4
    2c64:	4244800c 	submi	r8, r4, #12
    2c68:	42448010 	submi	r8, r4, #16
    2c6c:	423c0080 	eorsmi	r0, ip, #128	; 0x80
    2c70:	423c0084 	eorsmi	r0, ip, #132	; 0x84
    2c74:	4001e000 	andmi	lr, r1, r0
    2c78:	423c8080 	eorsmi	r8, ip, #128	; 0x80
    2c7c:	423c8084 	eorsmi	r8, ip, #132	; 0x84
    2c80:	4001e400 	andmi	lr, r1, r0, lsl #8
    2c84:	42440080 	submi	r0, r4, #128	; 0x80
    2c88:	42440084 	submi	r0, r4, #132	; 0x84
    2c8c:	40022000 	andmi	r2, r2, r0
    2c90:	42448080 	submi	r8, r4, #128	; 0x80
    2c94:	42448084 	submi	r8, r4, #132	; 0x84
    2c98:	40022400 	andmi	r2, r2, r0, lsl #8

00002c9c <IRQ141_Handler>:
 *******************************************************************************
 ** \brief Int No.141 share IRQ handler
 **
 ******************************************************************************/
void IRQ141_Handler(void)
{
    2c9c:	b510      	push	{r4, lr}
    uint32_t  VSSEL141 = M4_INTC->VSSEL141;
    2c9e:	4b84      	ldr	r3, [pc, #528]	; (2eb0 <IRQ141_Handler+0x214>)
    2ca0:	f8d3 4290 	ldr.w	r4, [r3, #656]	; 0x290
    uint32_t u32Tmp1 = 0ul;
    uint32_t u32Tmp2 = 0ul;
    /* I2C Ch.1 Receive completed */
    if(Set == bM4_I2C1_CR2_RFULLIE)
    2ca4:	4b83      	ldr	r3, [pc, #524]	; (2eb4 <IRQ141_Handler+0x218>)
    2ca6:	681b      	ldr	r3, [r3, #0]
    2ca8:	2b01      	cmp	r3, #1
    2caa:	d063      	beq.n	2d74 <IRQ141_Handler+0xd8>
        {
            I2c1RxEnd_IrqHandler();
        }
    }
    /* I2C Ch.1 Transmit completed */
    if(Set == bM4_I2C1_CR2_TENDIE)
    2cac:	4b82      	ldr	r3, [pc, #520]	; (2eb8 <IRQ141_Handler+0x21c>)
    2cae:	681b      	ldr	r3, [r3, #0]
    2cb0:	2b01      	cmp	r3, #1
    2cb2:	d069      	beq.n	2d88 <IRQ141_Handler+0xec>
        {
            I2c1TxEnd_IrqHandler();
        }
    }
    /* I2C Ch.1 Transmit data empty */
    if(Set == bM4_I2C1_CR2_TEMPTYIE)
    2cb4:	4b81      	ldr	r3, [pc, #516]	; (2ebc <IRQ141_Handler+0x220>)
    2cb6:	681b      	ldr	r3, [r3, #0]
    2cb8:	2b01      	cmp	r3, #1
    2cba:	d06f      	beq.n	2d9c <IRQ141_Handler+0x100>
        {
            I2c1TxEmpty_IrqHandler();
        }
    }
    /* I2C Ch.1 Error */
    u32Tmp1 = M4_I2C1->CR2 & 0x00F05217ul;
    2cbc:	4b80      	ldr	r3, [pc, #512]	; (2ec0 <IRQ141_Handler+0x224>)
    2cbe:	685a      	ldr	r2, [r3, #4]
    u32Tmp2 = M4_I2C1->SR & 0x00F05217ul;
    2cc0:	69db      	ldr	r3, [r3, #28]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_07))
    2cc2:	401a      	ands	r2, r3
    2cc4:	4b7f      	ldr	r3, [pc, #508]	; (2ec4 <IRQ141_Handler+0x228>)
    2cc6:	4013      	ands	r3, r2
    2cc8:	b113      	cbz	r3, 2cd0 <IRQ141_Handler+0x34>
    2cca:	f014 0f80 	tst.w	r4, #128	; 0x80
    2cce:	d16f      	bne.n	2db0 <IRQ141_Handler+0x114>
    {
        I2c1Err_IrqHandler();
    }
    /* I2C Ch.2 Receive completed */
    if(Set == bM4_I2C2_CR2_RFULLIE)
    2cd0:	4b7d      	ldr	r3, [pc, #500]	; (2ec8 <IRQ141_Handler+0x22c>)
    2cd2:	681b      	ldr	r3, [r3, #0]
    2cd4:	2b01      	cmp	r3, #1
    2cd6:	d06e      	beq.n	2db6 <IRQ141_Handler+0x11a>
        {
            I2c2RxEnd_IrqHandler();
        }
    }
    /* I2C Ch.2 Transmit completed */
    if(Set == bM4_I2C2_CR2_TENDIE)
    2cd8:	4b7c      	ldr	r3, [pc, #496]	; (2ecc <IRQ141_Handler+0x230>)
    2cda:	681b      	ldr	r3, [r3, #0]
    2cdc:	2b01      	cmp	r3, #1
    2cde:	d074      	beq.n	2dca <IRQ141_Handler+0x12e>
        {
            I2c2TxEnd_IrqHandler();
        }
    }
    /* I2C Ch.2 Transmit data empty */
    if(Set == bM4_I2C2_CR2_TEMPTYIE)
    2ce0:	4b7b      	ldr	r3, [pc, #492]	; (2ed0 <IRQ141_Handler+0x234>)
    2ce2:	681b      	ldr	r3, [r3, #0]
    2ce4:	2b01      	cmp	r3, #1
    2ce6:	d07a      	beq.n	2dde <IRQ141_Handler+0x142>
        {
            I2c2TxEmpty_IrqHandler();
        }
    }
    /* I2C Ch.2 Error */
    u32Tmp1 = M4_I2C2->CR2 & 0x00F05217ul;
    2ce8:	4b7a      	ldr	r3, [pc, #488]	; (2ed4 <IRQ141_Handler+0x238>)
    2cea:	685a      	ldr	r2, [r3, #4]
    u32Tmp2 = M4_I2C2->SR & 0x00F05217ul;
    2cec:	69db      	ldr	r3, [r3, #28]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_11))
    2cee:	401a      	ands	r2, r3
    2cf0:	4b74      	ldr	r3, [pc, #464]	; (2ec4 <IRQ141_Handler+0x228>)
    2cf2:	4013      	ands	r3, r2
    2cf4:	b113      	cbz	r3, 2cfc <IRQ141_Handler+0x60>
    2cf6:	f414 6f00 	tst.w	r4, #2048	; 0x800
    2cfa:	d17b      	bne.n	2df4 <IRQ141_Handler+0x158>
    {
        I2c2Err_IrqHandler();
    }
    /* I2C Ch.3 Receive completed */
    if(Set == bM4_I2C3_CR2_RFULLIE)
    2cfc:	4b76      	ldr	r3, [pc, #472]	; (2ed8 <IRQ141_Handler+0x23c>)
    2cfe:	681b      	ldr	r3, [r3, #0]
    2d00:	2b01      	cmp	r3, #1
    2d02:	d07a      	beq.n	2dfa <IRQ141_Handler+0x15e>
        {
            I2c3RxEnd_IrqHandler();
        }
    }
    /* I2C Ch.3 Transmit completed */
    if(Set == bM4_I2C3_CR2_TENDIE)
    2d04:	4b75      	ldr	r3, [pc, #468]	; (2edc <IRQ141_Handler+0x240>)
    2d06:	681b      	ldr	r3, [r3, #0]
    2d08:	2b01      	cmp	r3, #1
    2d0a:	f000 8081 	beq.w	2e10 <IRQ141_Handler+0x174>
        {
            I2c3TxEnd_IrqHandler();
        }
    }
    /* I2C Ch.3 Transmit data empty */
    if(Set == bM4_I2C3_CR2_TEMPTYIE)
    2d0e:	4b74      	ldr	r3, [pc, #464]	; (2ee0 <IRQ141_Handler+0x244>)
    2d10:	681b      	ldr	r3, [r3, #0]
    2d12:	2b01      	cmp	r3, #1
    2d14:	f000 8088 	beq.w	2e28 <IRQ141_Handler+0x18c>
        {
            I2c3TxEmpty_IrqHandler();
        }
    }
    /* I2C Ch.3 Error */
    u32Tmp1 = M4_I2C3->CR2 & 0x00F05217ul;
    2d18:	4b72      	ldr	r3, [pc, #456]	; (2ee4 <IRQ141_Handler+0x248>)
    2d1a:	685a      	ldr	r2, [r3, #4]
    u32Tmp2 = M4_I2C3->SR & 0x00F05217ul;
    2d1c:	69db      	ldr	r3, [r3, #28]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_15))
    2d1e:	401a      	ands	r2, r3
    2d20:	4b68      	ldr	r3, [pc, #416]	; (2ec4 <IRQ141_Handler+0x228>)
    2d22:	4013      	ands	r3, r2
    2d24:	b11b      	cbz	r3, 2d2e <IRQ141_Handler+0x92>
    2d26:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    2d2a:	f040 8089 	bne.w	2e40 <IRQ141_Handler+0x1a4>
    {
        I2c3Err_IrqHandler();
    }

    /* LVD Ch.1 detected */
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD1DETFLG) && (VSSEL141 & BIT_MASK_17))
    2d2e:	4b6e      	ldr	r3, [pc, #440]	; (2ee8 <IRQ141_Handler+0x24c>)
    2d30:	681b      	ldr	r3, [r3, #0]
    2d32:	2b01      	cmp	r3, #1
    2d34:	f000 8087 	beq.w	2e46 <IRQ141_Handler+0x1aa>
    {
        Lvd1_IrqHandler();
    }
    /* LVD Ch.2 detected */
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD2DETFLG) && (VSSEL141 & BIT_MASK_18))
    2d38:	4b6c      	ldr	r3, [pc, #432]	; (2eec <IRQ141_Handler+0x250>)
    2d3a:	681b      	ldr	r3, [r3, #0]
    2d3c:	2b01      	cmp	r3, #1
    2d3e:	f000 8089 	beq.w	2e54 <IRQ141_Handler+0x1b8>
    {
        Lvd2_IrqHandler();
    }

    /* Freq. calculate error detected */
    if(Set == bM4_FCM_RIER_ERRIE)
    2d42:	4b6b      	ldr	r3, [pc, #428]	; (2ef0 <IRQ141_Handler+0x254>)
    2d44:	681b      	ldr	r3, [r3, #0]
    2d46:	2b01      	cmp	r3, #1
    2d48:	f000 808b 	beq.w	2e62 <IRQ141_Handler+0x1c6>
        {
            FcmErr_IrqHandler();
        }
    }
    /* Freq. calculate completed */
    if(Set == bM4_FCM_RIER_MENDIE)
    2d4c:	4b69      	ldr	r3, [pc, #420]	; (2ef4 <IRQ141_Handler+0x258>)
    2d4e:	681b      	ldr	r3, [r3, #0]
    2d50:	2b01      	cmp	r3, #1
    2d52:	f000 8092 	beq.w	2e7a <IRQ141_Handler+0x1de>
        {
            FcmEnd_IrqHandler();
        }
    }
    /* Freq. calculate overflow */
    if(Set == bM4_FCM_RIER_OVFIE)
    2d56:	4b68      	ldr	r3, [pc, #416]	; (2ef8 <IRQ141_Handler+0x25c>)
    2d58:	681b      	ldr	r3, [r3, #0]
    2d5a:	2b01      	cmp	r3, #1
    2d5c:	f000 8099 	beq.w	2e92 <IRQ141_Handler+0x1f6>
            FcmOV_IrqHandler();
        }
    }

    /* WDT */
    if ((M4_WDT->SR & (BIT_MASK_16 | BIT_MASK_17)) && (VSSEL141 & BIT_MASK_23))
    2d60:	4b66      	ldr	r3, [pc, #408]	; (2efc <IRQ141_Handler+0x260>)
    2d62:	685b      	ldr	r3, [r3, #4]
    2d64:	f413 3f40 	tst.w	r3, #196608	; 0x30000
    2d68:	d003      	beq.n	2d72 <IRQ141_Handler+0xd6>
    2d6a:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    2d6e:	f040 809c 	bne.w	2eaa <IRQ141_Handler+0x20e>
    {
        Wdt_IrqHandler();
    }
}
    2d72:	bd10      	pop	{r4, pc}
        if ((Set == bM4_I2C1_SR_RFULLF) && (VSSEL141 & BIT_MASK_04))
    2d74:	4b62      	ldr	r3, [pc, #392]	; (2f00 <IRQ141_Handler+0x264>)
    2d76:	681b      	ldr	r3, [r3, #0]
    2d78:	2b01      	cmp	r3, #1
    2d7a:	d197      	bne.n	2cac <IRQ141_Handler+0x10>
    2d7c:	f014 0f10 	tst.w	r4, #16
    2d80:	d094      	beq.n	2cac <IRQ141_Handler+0x10>
            I2c1RxEnd_IrqHandler();
    2d82:	f3af 8000 	nop.w
    2d86:	e791      	b.n	2cac <IRQ141_Handler+0x10>
        if ((Set == bM4_I2C1_SR_TENDF) && (VSSEL141 & BIT_MASK_05))
    2d88:	4b5e      	ldr	r3, [pc, #376]	; (2f04 <IRQ141_Handler+0x268>)
    2d8a:	681b      	ldr	r3, [r3, #0]
    2d8c:	2b01      	cmp	r3, #1
    2d8e:	d191      	bne.n	2cb4 <IRQ141_Handler+0x18>
    2d90:	f014 0f20 	tst.w	r4, #32
    2d94:	d08e      	beq.n	2cb4 <IRQ141_Handler+0x18>
            I2c1TxEnd_IrqHandler();
    2d96:	f3af 8000 	nop.w
    2d9a:	e78b      	b.n	2cb4 <IRQ141_Handler+0x18>
        if ((Set == bM4_I2C1_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_06))
    2d9c:	4b5a      	ldr	r3, [pc, #360]	; (2f08 <IRQ141_Handler+0x26c>)
    2d9e:	681b      	ldr	r3, [r3, #0]
    2da0:	2b01      	cmp	r3, #1
    2da2:	d18b      	bne.n	2cbc <IRQ141_Handler+0x20>
    2da4:	f014 0f40 	tst.w	r4, #64	; 0x40
    2da8:	d088      	beq.n	2cbc <IRQ141_Handler+0x20>
            I2c1TxEmpty_IrqHandler();
    2daa:	f3af 8000 	nop.w
    2dae:	e785      	b.n	2cbc <IRQ141_Handler+0x20>
        I2c1Err_IrqHandler();
    2db0:	f3af 8000 	nop.w
    2db4:	e78c      	b.n	2cd0 <IRQ141_Handler+0x34>
        if ((Set == bM4_I2C2_SR_RFULLF) && (VSSEL141 & BIT_MASK_08))
    2db6:	4b55      	ldr	r3, [pc, #340]	; (2f0c <IRQ141_Handler+0x270>)
    2db8:	681b      	ldr	r3, [r3, #0]
    2dba:	2b01      	cmp	r3, #1
    2dbc:	d18c      	bne.n	2cd8 <IRQ141_Handler+0x3c>
    2dbe:	f414 7f80 	tst.w	r4, #256	; 0x100
    2dc2:	d089      	beq.n	2cd8 <IRQ141_Handler+0x3c>
            I2c2RxEnd_IrqHandler();
    2dc4:	f3af 8000 	nop.w
    2dc8:	e786      	b.n	2cd8 <IRQ141_Handler+0x3c>
        if ((Set == bM4_I2C2_SR_TENDF)  && (VSSEL141 & BIT_MASK_09))
    2dca:	4b51      	ldr	r3, [pc, #324]	; (2f10 <IRQ141_Handler+0x274>)
    2dcc:	681b      	ldr	r3, [r3, #0]
    2dce:	2b01      	cmp	r3, #1
    2dd0:	d186      	bne.n	2ce0 <IRQ141_Handler+0x44>
    2dd2:	f414 7f00 	tst.w	r4, #512	; 0x200
    2dd6:	d083      	beq.n	2ce0 <IRQ141_Handler+0x44>
            I2c2TxEnd_IrqHandler();
    2dd8:	f3af 8000 	nop.w
    2ddc:	e780      	b.n	2ce0 <IRQ141_Handler+0x44>
        if ((Set == bM4_I2C2_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_10))
    2dde:	4b4d      	ldr	r3, [pc, #308]	; (2f14 <IRQ141_Handler+0x278>)
    2de0:	681b      	ldr	r3, [r3, #0]
    2de2:	2b01      	cmp	r3, #1
    2de4:	d180      	bne.n	2ce8 <IRQ141_Handler+0x4c>
    2de6:	f414 6f80 	tst.w	r4, #1024	; 0x400
    2dea:	f43f af7d 	beq.w	2ce8 <IRQ141_Handler+0x4c>
            I2c2TxEmpty_IrqHandler();
    2dee:	f3af 8000 	nop.w
    2df2:	e779      	b.n	2ce8 <IRQ141_Handler+0x4c>
        I2c2Err_IrqHandler();
    2df4:	f3af 8000 	nop.w
    2df8:	e780      	b.n	2cfc <IRQ141_Handler+0x60>
        if ((Set == bM4_I2C3_SR_RFULLF) && (VSSEL141 & BIT_MASK_12))
    2dfa:	4b47      	ldr	r3, [pc, #284]	; (2f18 <IRQ141_Handler+0x27c>)
    2dfc:	681b      	ldr	r3, [r3, #0]
    2dfe:	2b01      	cmp	r3, #1
    2e00:	d180      	bne.n	2d04 <IRQ141_Handler+0x68>
    2e02:	f414 5f80 	tst.w	r4, #4096	; 0x1000
    2e06:	f43f af7d 	beq.w	2d04 <IRQ141_Handler+0x68>
            I2c3RxEnd_IrqHandler();
    2e0a:	f3af 8000 	nop.w
    2e0e:	e779      	b.n	2d04 <IRQ141_Handler+0x68>
        if ((Set == bM4_I2C3_SR_TENDF)  && (VSSEL141 & BIT_MASK_13))
    2e10:	4b42      	ldr	r3, [pc, #264]	; (2f1c <IRQ141_Handler+0x280>)
    2e12:	681b      	ldr	r3, [r3, #0]
    2e14:	2b01      	cmp	r3, #1
    2e16:	f47f af7a 	bne.w	2d0e <IRQ141_Handler+0x72>
    2e1a:	f414 5f00 	tst.w	r4, #8192	; 0x2000
    2e1e:	f43f af76 	beq.w	2d0e <IRQ141_Handler+0x72>
            I2c3TxEnd_IrqHandler();
    2e22:	f3af 8000 	nop.w
    2e26:	e772      	b.n	2d0e <IRQ141_Handler+0x72>
        if ((Set == bM4_I2C3_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_14))
    2e28:	4b3d      	ldr	r3, [pc, #244]	; (2f20 <IRQ141_Handler+0x284>)
    2e2a:	681b      	ldr	r3, [r3, #0]
    2e2c:	2b01      	cmp	r3, #1
    2e2e:	f47f af73 	bne.w	2d18 <IRQ141_Handler+0x7c>
    2e32:	f414 4f80 	tst.w	r4, #16384	; 0x4000
    2e36:	f43f af6f 	beq.w	2d18 <IRQ141_Handler+0x7c>
            I2c3TxEmpty_IrqHandler();
    2e3a:	f3af 8000 	nop.w
    2e3e:	e76b      	b.n	2d18 <IRQ141_Handler+0x7c>
        I2c3Err_IrqHandler();
    2e40:	f3af 8000 	nop.w
    2e44:	e773      	b.n	2d2e <IRQ141_Handler+0x92>
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD1DETFLG) && (VSSEL141 & BIT_MASK_17))
    2e46:	f414 3f00 	tst.w	r4, #131072	; 0x20000
    2e4a:	f43f af75 	beq.w	2d38 <IRQ141_Handler+0x9c>
        Lvd1_IrqHandler();
    2e4e:	f3af 8000 	nop.w
    2e52:	e771      	b.n	2d38 <IRQ141_Handler+0x9c>
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD2DETFLG) && (VSSEL141 & BIT_MASK_18))
    2e54:	f414 2f80 	tst.w	r4, #262144	; 0x40000
    2e58:	f43f af73 	beq.w	2d42 <IRQ141_Handler+0xa6>
        Lvd2_IrqHandler();
    2e5c:	f3af 8000 	nop.w
    2e60:	e76f      	b.n	2d42 <IRQ141_Handler+0xa6>
        if((Set == bM4_FCM_SR_ERRF) && (VSSEL141 & BIT_MASK_20))
    2e62:	4b30      	ldr	r3, [pc, #192]	; (2f24 <IRQ141_Handler+0x288>)
    2e64:	681b      	ldr	r3, [r3, #0]
    2e66:	2b01      	cmp	r3, #1
    2e68:	f47f af70 	bne.w	2d4c <IRQ141_Handler+0xb0>
    2e6c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
    2e70:	f43f af6c 	beq.w	2d4c <IRQ141_Handler+0xb0>
            FcmErr_IrqHandler();
    2e74:	f3af 8000 	nop.w
    2e78:	e768      	b.n	2d4c <IRQ141_Handler+0xb0>
        if((Set == bM4_FCM_SR_MENDF) && (VSSEL141 & BIT_MASK_21))
    2e7a:	4b2b      	ldr	r3, [pc, #172]	; (2f28 <IRQ141_Handler+0x28c>)
    2e7c:	681b      	ldr	r3, [r3, #0]
    2e7e:	2b01      	cmp	r3, #1
    2e80:	f47f af69 	bne.w	2d56 <IRQ141_Handler+0xba>
    2e84:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
    2e88:	f43f af65 	beq.w	2d56 <IRQ141_Handler+0xba>
            FcmEnd_IrqHandler();
    2e8c:	f3af 8000 	nop.w
    2e90:	e761      	b.n	2d56 <IRQ141_Handler+0xba>
        if((Set == bM4_FCM_SR_OVF) && (VSSEL141 & BIT_MASK_22))
    2e92:	4b26      	ldr	r3, [pc, #152]	; (2f2c <IRQ141_Handler+0x290>)
    2e94:	681b      	ldr	r3, [r3, #0]
    2e96:	2b01      	cmp	r3, #1
    2e98:	f47f af62 	bne.w	2d60 <IRQ141_Handler+0xc4>
    2e9c:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
    2ea0:	f43f af5e 	beq.w	2d60 <IRQ141_Handler+0xc4>
            FcmOV_IrqHandler();
    2ea4:	f3af 8000 	nop.w
    2ea8:	e75a      	b.n	2d60 <IRQ141_Handler+0xc4>
        Wdt_IrqHandler();
    2eaa:	f3af 8000 	nop.w
}
    2eae:	e760      	b.n	2d72 <IRQ141_Handler+0xd6>
    2eb0:	40051000 	andmi	r1, r5, r0
    2eb4:	429c0098 	addsmi	r0, ip, #152	; 0x98
    2eb8:	429c008c 	addsmi	r0, ip, #140	; 0x8c
    2ebc:	429c009c 	addsmi	r0, ip, #156	; 0x9c
    2ec0:	4004e000 	andmi	lr, r4, r0
    2ec4:	00f05217 	rscseq	r5, r0, r7, lsl r2
    2ec8:	429c8098 	addsmi	r8, ip, #152	; 0x98
    2ecc:	429c808c 	addsmi	r8, ip, #140	; 0x8c
    2ed0:	429c809c 	addsmi	r8, ip, #156	; 0x9c
    2ed4:	4004e400 	andmi	lr, r4, r0, lsl #8
    2ed8:	429d0098 	addsmi	r0, sp, #152	; 0x98
    2edc:	429d008c 	addsmi	r0, sp, #140	; 0x8c
    2ee0:	429d009c 	addsmi	r0, sp, #156	; 0x9c
    2ee4:	4004e800 	andmi	lr, r4, r0, lsl #16
    2ee8:	42a81c24 	adcmi	r1, r8, #36, 24	; 0x2400
    2eec:	42a81c34 	adcmi	r1, r8, #52, 24	; 0x3400
    2ef0:	42908300 	addsmi	r8, r0, #0, 6
    2ef4:	42908304 	addsmi	r8, r0, #4, 6	; 0x10000000
    2ef8:	42908308 	addsmi	r8, r0, #8, 6	; 0x20000000
    2efc:	40049000 	andmi	r9, r4, r0
    2f00:	429c0398 	addsmi	r0, ip, #152, 6	; 0x60000002
    2f04:	429c038c 	addsmi	r0, ip, #140, 6	; 0x30000002
    2f08:	429c039c 	addsmi	r0, ip, #156, 6	; 0x70000002
    2f0c:	429c8398 	addsmi	r8, ip, #152, 6	; 0x60000002
    2f10:	429c838c 	addsmi	r8, ip, #140, 6	; 0x30000002
    2f14:	429c839c 	addsmi	r8, ip, #156, 6	; 0x70000002
    2f18:	429d0398 	addsmi	r0, sp, #152, 6	; 0x60000002
    2f1c:	429d038c 	addsmi	r0, sp, #140, 6	; 0x30000002
    2f20:	429d039c 	addsmi	r0, sp, #156, 6	; 0x70000002
    2f24:	42908380 	addsmi	r8, r0, #128, 6
    2f28:	42908384 	addsmi	r8, r0, #132, 6	; 0x10000002
    2f2c:	42908388 	addsmi	r8, r0, #136, 6	; 0x20000002

00002f30 <IRQ142_Handler>:
 *******************************************************************************
 ** \brief Int No.142 share IRQ handler
 **
 ******************************************************************************/
void IRQ142_Handler(void)
{
    2f30:	b538      	push	{r3, r4, r5, lr}
    uint32_t u32VSSEL142 = M4_INTC->VSSEL142;
    2f32:	4b41      	ldr	r3, [pc, #260]	; (3038 <IRQ142_Handler+0x108>)
    2f34:	f8d3 4294 	ldr.w	r4, [r3, #660]	; 0x294
    uint16_t u16Tmp = 0u;
    /* ADC unit.1 seq. A */
    if (Set == bM4_ADC1_ICR_EOCAIEN)
    2f38:	4b40      	ldr	r3, [pc, #256]	; (303c <IRQ142_Handler+0x10c>)
    2f3a:	681b      	ldr	r3, [r3, #0]
    2f3c:	2b01      	cmp	r3, #1
    2f3e:	d020      	beq.n	2f82 <IRQ142_Handler+0x52>
        {
            ADC1A_IrqHandler();
        }
    }
    /* ADC unit.1 seq. B */
    if (Set == bM4_ADC1_ICR_EOCBIEN)
    2f40:	4b3f      	ldr	r3, [pc, #252]	; (3040 <IRQ142_Handler+0x110>)
    2f42:	681b      	ldr	r3, [r3, #0]
    2f44:	2b01      	cmp	r3, #1
    2f46:	d026      	beq.n	2f96 <IRQ142_Handler+0x66>
        {
            ADC1B_IrqHandler();
        }
    }
    /* ADC unit.1 seq. A */
    u16Tmp = M4_ADC1->AWDSR0;
    2f48:	4b3e      	ldr	r3, [pc, #248]	; (3044 <IRQ142_Handler+0x114>)
    2f4a:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
    2f4e:	b29d      	uxth	r5, r3
    if (Set == bM4_ADC1_AWDCR_AWDIEN)
    2f50:	4b3d      	ldr	r3, [pc, #244]	; (3048 <IRQ142_Handler+0x118>)
    2f52:	681b      	ldr	r3, [r3, #0]
    2f54:	2b01      	cmp	r3, #1
    2f56:	d028      	beq.n	2faa <IRQ142_Handler+0x7a>
        {
            ADC1ChCmp_IrqHandler();
        }
    }
    /* ADC unit.1 seq. cmp */
    if (Set == bM4_ADC1_AWDCR_AWDIEN)
    2f58:	4b3b      	ldr	r3, [pc, #236]	; (3048 <IRQ142_Handler+0x118>)
    2f5a:	681b      	ldr	r3, [r3, #0]
    2f5c:	2b01      	cmp	r3, #1
    2f5e:	d030      	beq.n	2fc2 <IRQ142_Handler+0x92>
            ADC1SeqCmp_IrqHandler();
        }
    }

    /* ADC unit.2 seq. A */
    if (Set == bM4_ADC2_ICR_EOCAIEN)
    2f60:	4b3a      	ldr	r3, [pc, #232]	; (304c <IRQ142_Handler+0x11c>)
    2f62:	681b      	ldr	r3, [r3, #0]
    2f64:	2b01      	cmp	r3, #1
    2f66:	d038      	beq.n	2fda <IRQ142_Handler+0xaa>
        {
            ADC2A_IrqHandler();
        }
    }
    /* ADC unit.2 seq. B */
    if (Set == bM4_ADC2_ICR_EOCBIEN)
    2f68:	4b39      	ldr	r3, [pc, #228]	; (3050 <IRQ142_Handler+0x120>)
    2f6a:	681b      	ldr	r3, [r3, #0]
    2f6c:	2b01      	cmp	r3, #1
    2f6e:	d03e      	beq.n	2fee <IRQ142_Handler+0xbe>
        {
            ADC2B_IrqHandler();
        }
    }
    /* ADC unit.2 seq. A */
    if (Set == bM4_ADC2_AWDCR_AWDIEN)
    2f70:	4b38      	ldr	r3, [pc, #224]	; (3054 <IRQ142_Handler+0x124>)
    2f72:	681b      	ldr	r3, [r3, #0]
    2f74:	2b01      	cmp	r3, #1
    2f76:	d044      	beq.n	3002 <IRQ142_Handler+0xd2>
        {
            ADC2ChCmp_IrqHandler();
        }
    }
    /* ADC unit.2 seq. cmp */
    if (Set == bM4_ADC2_AWDCR_AWDIEN)
    2f78:	4b36      	ldr	r3, [pc, #216]	; (3054 <IRQ142_Handler+0x124>)
    2f7a:	681b      	ldr	r3, [r3, #0]
    2f7c:	2b01      	cmp	r3, #1
    2f7e:	d04d      	beq.n	301c <IRQ142_Handler+0xec>
        if ((M4_ADC2->AWDSR0 & 0x1FFu) && (u32VSSEL142 & BIT_MASK_07))
        {
            ADC2SeqCmp_IrqHandler();
        }
    }
}
    2f80:	bd38      	pop	{r3, r4, r5, pc}
        if ((Set == bM4_ADC1_ISR_EOCAF) && (u32VSSEL142 & BIT_MASK_00))
    2f82:	4b35      	ldr	r3, [pc, #212]	; (3058 <IRQ142_Handler+0x128>)
    2f84:	681b      	ldr	r3, [r3, #0]
    2f86:	2b01      	cmp	r3, #1
    2f88:	d1da      	bne.n	2f40 <IRQ142_Handler+0x10>
    2f8a:	f014 0f01 	tst.w	r4, #1
    2f8e:	d0d7      	beq.n	2f40 <IRQ142_Handler+0x10>
            ADC1A_IrqHandler();
    2f90:	f3af 8000 	nop.w
    2f94:	e7d4      	b.n	2f40 <IRQ142_Handler+0x10>
        if ((Set == bM4_ADC1_ISR_EOCBF) && (u32VSSEL142 & BIT_MASK_01))
    2f96:	4b31      	ldr	r3, [pc, #196]	; (305c <IRQ142_Handler+0x12c>)
    2f98:	681b      	ldr	r3, [r3, #0]
    2f9a:	2b01      	cmp	r3, #1
    2f9c:	d1d4      	bne.n	2f48 <IRQ142_Handler+0x18>
    2f9e:	f014 0f02 	tst.w	r4, #2
    2fa2:	d0d1      	beq.n	2f48 <IRQ142_Handler+0x18>
            ADC1B_IrqHandler();
    2fa4:	f3af 8000 	nop.w
    2fa8:	e7ce      	b.n	2f48 <IRQ142_Handler+0x18>
        if (((Set == bM4_ADC1_AWDSR1_AWDF16) || (u16Tmp)) && (u32VSSEL142 & BIT_MASK_02))
    2faa:	4b2d      	ldr	r3, [pc, #180]	; (3060 <IRQ142_Handler+0x130>)
    2fac:	681b      	ldr	r3, [r3, #0]
    2fae:	2b01      	cmp	r3, #1
    2fb0:	d001      	beq.n	2fb6 <IRQ142_Handler+0x86>
    2fb2:	2d00      	cmp	r5, #0
    2fb4:	d0d0      	beq.n	2f58 <IRQ142_Handler+0x28>
    2fb6:	f014 0f04 	tst.w	r4, #4
    2fba:	d0cd      	beq.n	2f58 <IRQ142_Handler+0x28>
            ADC1ChCmp_IrqHandler();
    2fbc:	f3af 8000 	nop.w
    2fc0:	e7ca      	b.n	2f58 <IRQ142_Handler+0x28>
        if (((Set == bM4_ADC1_AWDSR1_AWDF16) || (u16Tmp)) && (u32VSSEL142 & BIT_MASK_03))
    2fc2:	4b27      	ldr	r3, [pc, #156]	; (3060 <IRQ142_Handler+0x130>)
    2fc4:	681b      	ldr	r3, [r3, #0]
    2fc6:	2b01      	cmp	r3, #1
    2fc8:	d001      	beq.n	2fce <IRQ142_Handler+0x9e>
    2fca:	2d00      	cmp	r5, #0
    2fcc:	d0c8      	beq.n	2f60 <IRQ142_Handler+0x30>
    2fce:	f014 0f08 	tst.w	r4, #8
    2fd2:	d0c5      	beq.n	2f60 <IRQ142_Handler+0x30>
            ADC1SeqCmp_IrqHandler();
    2fd4:	f3af 8000 	nop.w
    2fd8:	e7c2      	b.n	2f60 <IRQ142_Handler+0x30>
        if ((Set == bM4_ADC2_ISR_EOCAF) && (u32VSSEL142 & BIT_MASK_04))
    2fda:	4b22      	ldr	r3, [pc, #136]	; (3064 <IRQ142_Handler+0x134>)
    2fdc:	681b      	ldr	r3, [r3, #0]
    2fde:	2b01      	cmp	r3, #1
    2fe0:	d1c2      	bne.n	2f68 <IRQ142_Handler+0x38>
    2fe2:	f014 0f10 	tst.w	r4, #16
    2fe6:	d0bf      	beq.n	2f68 <IRQ142_Handler+0x38>
            ADC2A_IrqHandler();
    2fe8:	f3af 8000 	nop.w
    2fec:	e7bc      	b.n	2f68 <IRQ142_Handler+0x38>
        if ((Set == bM4_ADC2_ISR_EOCBF) && (u32VSSEL142 & BIT_MASK_05))
    2fee:	4b1e      	ldr	r3, [pc, #120]	; (3068 <IRQ142_Handler+0x138>)
    2ff0:	681b      	ldr	r3, [r3, #0]
    2ff2:	2b01      	cmp	r3, #1
    2ff4:	d1bc      	bne.n	2f70 <IRQ142_Handler+0x40>
    2ff6:	f014 0f20 	tst.w	r4, #32
    2ffa:	d0b9      	beq.n	2f70 <IRQ142_Handler+0x40>
            ADC2B_IrqHandler();
    2ffc:	f3af 8000 	nop.w
    3000:	e7b6      	b.n	2f70 <IRQ142_Handler+0x40>
        if ((M4_ADC2->AWDSR0 & 0x1FFu) && (u32VSSEL142 & BIT_MASK_06))
    3002:	4b1a      	ldr	r3, [pc, #104]	; (306c <IRQ142_Handler+0x13c>)
    3004:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
    3008:	f3c3 0308 	ubfx	r3, r3, #0, #9
    300c:	2b00      	cmp	r3, #0
    300e:	d0b3      	beq.n	2f78 <IRQ142_Handler+0x48>
    3010:	f014 0f40 	tst.w	r4, #64	; 0x40
    3014:	d0b0      	beq.n	2f78 <IRQ142_Handler+0x48>
            ADC2ChCmp_IrqHandler();
    3016:	f3af 8000 	nop.w
    301a:	e7ad      	b.n	2f78 <IRQ142_Handler+0x48>
        if ((M4_ADC2->AWDSR0 & 0x1FFu) && (u32VSSEL142 & BIT_MASK_07))
    301c:	4b13      	ldr	r3, [pc, #76]	; (306c <IRQ142_Handler+0x13c>)
    301e:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
    3022:	f3c3 0308 	ubfx	r3, r3, #0, #9
    3026:	2b00      	cmp	r3, #0
    3028:	d0aa      	beq.n	2f80 <IRQ142_Handler+0x50>
    302a:	f014 0f80 	tst.w	r4, #128	; 0x80
    302e:	d0a7      	beq.n	2f80 <IRQ142_Handler+0x50>
            ADC2SeqCmp_IrqHandler();
    3030:	f3af 8000 	nop.w
}
    3034:	e7a4      	b.n	2f80 <IRQ142_Handler+0x50>
    3036:	bf00      	nop
    3038:	40051000 	andmi	r1, r5, r0
    303c:	428008e0 	addmi	r0, r0, #224, 16	; 0xe00000
    3040:	428008e4 	addmi	r0, r0, #228, 16	; 0xe40000
    3044:	40040000 	andmi	r0, r4, r0
    3048:	42801420 	addmi	r1, r0, #32, 8	; 0x20000000
    304c:	428088e0 	addmi	r8, r0, #224, 16	; 0xe00000
    3050:	428088e4 	addmi	r8, r0, #228, 16	; 0xe40000
    3054:	42809420 	addmi	r9, r0, #32, 8	; 0x20000000
    3058:	428008c0 	addmi	r0, r0, #192, 16	; 0xc00000
    305c:	428008c4 	addmi	r0, r0, #196, 16	; 0xc40000
    3060:	42801640 	addmi	r1, r0, #64, 12	; 0x4000000
    3064:	428088c0 	addmi	r8, r0, #192, 16	; 0xc00000
    3068:	428088c4 	addmi	r8, r0, #196, 16	; 0xc40000
    306c:	40040400 	andmi	r0, r4, r0, lsl #8

00003070 <IRQ143_Handler>:
 *******************************************************************************
 ** \brief Int No.143 share IRQ handler
 **
 ******************************************************************************/
void IRQ143_Handler(void)
{
    3070:	b508      	push	{r3, lr}
    uint16_t NORINTSGEN = 0u;
    uint16_t ERRINTST = 0u;
    uint16_t ERRINTSGEN = 0u;

    /* SDIO Ch.1 */
    if (Set == bM4_INTC_VSSEL143_VSEL2)
    3072:	4b27      	ldr	r3, [pc, #156]	; (3110 <IRQ143_Handler+0xa0>)
    3074:	681b      	ldr	r3, [r3, #0]
    3076:	2b01      	cmp	r3, #1
    3078:	d008      	beq.n	308c <IRQ143_Handler+0x1c>
            Sdio1_IrqHandler();
        }
    }

    /* SDIO Ch.2 */
    if (Set == bM4_INTC_VSSEL143_VSEL5)
    307a:	4b26      	ldr	r3, [pc, #152]	; (3114 <IRQ143_Handler+0xa4>)
    307c:	681b      	ldr	r3, [r3, #0]
    307e:	2b01      	cmp	r3, #1
    3080:	d010      	beq.n	30a4 <IRQ143_Handler+0x34>
        }

    }

    /* CAN */
    if (Set == bM4_INTC_VSSEL143_VSEL6)
    3082:	4b25      	ldr	r3, [pc, #148]	; (3118 <IRQ143_Handler+0xa8>)
    3084:	681b      	ldr	r3, [r3, #0]
    3086:	2b01      	cmp	r3, #1
    3088:	d018      	beq.n	30bc <IRQ143_Handler+0x4c>
             ((TTCFG & BIT_MASK_06) && (TTCFG & BIT_MASK_07)))
        {
            Can_IrqHandler();
        }
    }
}
    308a:	bd08      	pop	{r3, pc}
        NORINTST = M4_SDIOC1->NORINTST;
    308c:	4b23      	ldr	r3, [pc, #140]	; (311c <IRQ143_Handler+0xac>)
    308e:	8e18      	ldrh	r0, [r3, #48]	; 0x30
        NORINTSGEN = M4_SDIOC1->NORINTSGEN;
    3090:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
        ERRINTST = M4_SDIOC1->ERRINTST;
    3092:	8e59      	ldrh	r1, [r3, #50]	; 0x32
        ERRINTSGEN = M4_SDIOC1->ERRINTSGEN;
    3094:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
        if ((NORINTST & NORINTSGEN) || (ERRINTST & ERRINTSGEN))
    3096:	4002      	ands	r2, r0
    3098:	400b      	ands	r3, r1
    309a:	4313      	orrs	r3, r2
    309c:	d0ed      	beq.n	307a <IRQ143_Handler+0xa>
            Sdio1_IrqHandler();
    309e:	f3af 8000 	nop.w
    30a2:	e7ea      	b.n	307a <IRQ143_Handler+0xa>
        NORINTST = M4_SDIOC2->NORINTST;
    30a4:	4b1e      	ldr	r3, [pc, #120]	; (3120 <IRQ143_Handler+0xb0>)
    30a6:	8e18      	ldrh	r0, [r3, #48]	; 0x30
        NORINTSGEN = M4_SDIOC2->NORINTSGEN;
    30a8:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
        ERRINTST = M4_SDIOC2->ERRINTST;
    30aa:	8e59      	ldrh	r1, [r3, #50]	; 0x32
        ERRINTSGEN = M4_SDIOC2->ERRINTSGEN;
    30ac:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
        if ((NORINTST & NORINTSGEN) || (ERRINTST & ERRINTSGEN))
    30ae:	4002      	ands	r2, r0
    30b0:	400b      	ands	r3, r1
    30b2:	4313      	orrs	r3, r2
    30b4:	d0e5      	beq.n	3082 <IRQ143_Handler+0x12>
            Sdio2_IrqHandler();
    30b6:	f3af 8000 	nop.w
    30ba:	e7e2      	b.n	3082 <IRQ143_Handler+0x12>
        RTIF = M4_CAN->RTIF;
    30bc:	4b19      	ldr	r3, [pc, #100]	; (3124 <IRQ143_Handler+0xb4>)
    30be:	f893 00a5 	ldrb.w	r0, [r3, #165]	; 0xa5
        RTIE = M4_CAN->RTIE;
    30c2:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
        ERRINT = M4_CAN->ERRINT;
    30c6:	f893 10a6 	ldrb.w	r1, [r3, #166]	; 0xa6
    30ca:	b2c9      	uxtb	r1, r1
        TTCFG = M4_CAN->TTCFG;
    30cc:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
    30d0:	b2db      	uxtb	r3, r3
        if ( (RTIF & RTIE)                                          ||         \
    30d2:	4002      	ands	r2, r0
    30d4:	f003 0020 	and.w	r0, r3, #32
    30d8:	4302      	orrs	r2, r0
    30da:	d115      	bne.n	3108 <IRQ143_Handler+0x98>
             (TTCFG & BIT_MASK_05)                                  ||         \
    30dc:	f001 0203 	and.w	r2, r1, #3
    30e0:	2a03      	cmp	r2, #3
    30e2:	d011      	beq.n	3108 <IRQ143_Handler+0x98>
             ((ERRINT & BIT_MASK_00) && (ERRINT & BIT_MASK_01))     ||         \
    30e4:	f001 020c 	and.w	r2, r1, #12
    30e8:	2a0c      	cmp	r2, #12
    30ea:	d00d      	beq.n	3108 <IRQ143_Handler+0x98>
             ((ERRINT & BIT_MASK_02) && (ERRINT & BIT_MASK_03))     ||         \
    30ec:	f001 0130 	and.w	r1, r1, #48	; 0x30
    30f0:	2930      	cmp	r1, #48	; 0x30
    30f2:	d009      	beq.n	3108 <IRQ143_Handler+0x98>
             ((ERRINT & BIT_MASK_04) && (ERRINT & BIT_MASK_05))     ||         \
    30f4:	f003 0218 	and.w	r2, r3, #24
    30f8:	2a18      	cmp	r2, #24
    30fa:	d005      	beq.n	3108 <IRQ143_Handler+0x98>
             ((TTCFG & BIT_MASK_03) && (TTCFG & BIT_MASK_04))       ||         \
    30fc:	f013 0f40 	tst.w	r3, #64	; 0x40
    3100:	d0c3      	beq.n	308a <IRQ143_Handler+0x1a>
             ((TTCFG & BIT_MASK_06) && (TTCFG & BIT_MASK_07)))
    3102:	f013 0f80 	tst.w	r3, #128	; 0x80
    3106:	d0c0      	beq.n	308a <IRQ143_Handler+0x1a>
            Can_IrqHandler();
    3108:	f3af 8000 	nop.w
}
    310c:	e7bd      	b.n	308a <IRQ143_Handler+0x1a>
    310e:	bf00      	nop
    3110:	42a25308 	adcmi	r5, r2, #8, 6	; 0x20000000
    3114:	42a25314 	adcmi	r5, r2, #20, 6	; 0x50000000
    3118:	42a25318 	adcmi	r5, r2, #24, 6	; 0x60000000
    311c:	4006fc00 	andmi	pc, r6, r0, lsl #24
    3120:	40070000 	andmi	r0, r7, r0
    3124:	40070400 	andmi	r0, r7, r0, lsl #8

00003128 <PORT_Init>:
 **
 ** \retval  Ok                         Port initial successful
 **
 ******************************************************************************/
en_result_t PORT_Init(en_port_t enPort, uint16_t u16Pin, const stc_port_init_t *pstcPortInit)
{
    3128:	b4f0      	push	{r4, r5, r6, r7}
 ** \retval  None
 **
 ******************************************************************************/
void PORT_Unlock(void)
{
    M4_PORT->PWPR = 0xA501u;
    312a:	4b36      	ldr	r3, [pc, #216]	; (3204 <PORT_Init+0xdc>)
    312c:	f24a 5401 	movw	r4, #42241	; 0xa501
    3130:	f8a3 43fc 	strh.w	r4, [r3, #1020]	; 0x3fc
                                            enPort * 0x40ul + u8PinPos * 0x04ul);
    3134:	4b34      	ldr	r3, [pc, #208]	; (3208 <PORT_Init+0xe0>)
    3136:	4403      	add	r3, r0
    3138:	0198      	lsls	r0, r3, #6
    313a:	2300      	movs	r3, #0
    313c:	1c86      	adds	r6, r0, #2
    313e:	e00f      	b.n	3160 <PORT_Init+0x38>
                    PCRx->DDIS  = 0u;
    3140:	5b05      	ldrh	r5, [r0, r4]
    3142:	f36f 35cf 	bfc	r5, #15, #1
    3146:	5305      	strh	r5, [r0, r4]
                    PCRx->POUTE = 0u;
    3148:	5b05      	ldrh	r5, [r0, r4]
    314a:	f36f 0541 	bfc	r5, #1, #1
    314e:	5305      	strh	r5, [r0, r4]
            PFSRx->BFE = pstcPortInit->enPinSubFunc;
    3150:	79d7      	ldrb	r7, [r2, #7]
    3152:	5b35      	ldrh	r5, [r6, r4]
    3154:	f367 2508 	bfi	r5, r7, #8, #1
    3158:	5335      	strh	r5, [r6, r4]
    315a:	3301      	adds	r3, #1
    for (u8PinPos = 0u; u8PinPos < 16u; u8PinPos ++)
    315c:	2b10      	cmp	r3, #16
    315e:	d049      	beq.n	31f4 <PORT_Init+0xcc>
        if (u16Pin & (1ul<<u8PinPos))
    3160:	fa21 f403 	lsr.w	r4, r1, r3
    3164:	f014 0f01 	tst.w	r4, #1
    3168:	d0f7      	beq.n	315a <PORT_Init+0x32>
            PCRx = (stc_port_pcr_field_t *)((uint32_t)(&M4_PORT->PCRA0) +      \
    316a:	009c      	lsls	r4, r3, #2
            PCRx->LTE = pstcPortInit->enLatch;
    316c:	7857      	ldrb	r7, [r2, #1]
    316e:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
    3172:	f367 358e 	bfi	r5, r7, #14, #1
    3176:	f820 5023 	strh.w	r5, [r0, r3, lsl #2]
            PCRx->INTE = pstcPortInit->enExInt;
    317a:	7897      	ldrb	r7, [r2, #2]
    317c:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
    3180:	f367 350c 	bfi	r5, r7, #12, #1
    3184:	f820 5023 	strh.w	r5, [r0, r3, lsl #2]
            PCRx->INVE = pstcPortInit->enInvert;
    3188:	78d7      	ldrb	r7, [r2, #3]
    318a:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
    318e:	f367 2549 	bfi	r5, r7, #9, #1
    3192:	f820 5023 	strh.w	r5, [r0, r3, lsl #2]
            PCRx->PUU = pstcPortInit->enPullUp;
    3196:	7917      	ldrb	r7, [r2, #4]
    3198:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
    319c:	f367 1586 	bfi	r5, r7, #6, #1
    31a0:	f820 5023 	strh.w	r5, [r0, r3, lsl #2]
            PCRx->NOD = pstcPortInit->enPinOType;
    31a4:	7997      	ldrb	r7, [r2, #6]
    31a6:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
    31aa:	f367 0582 	bfi	r5, r7, #2, #1
    31ae:	f820 5023 	strh.w	r5, [r0, r3, lsl #2]
            PCRx->DRV = pstcPortInit->enPinDrv;
    31b2:	7957      	ldrb	r7, [r2, #5]
    31b4:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
    31b8:	f367 1505 	bfi	r5, r7, #4, #2
    31bc:	f820 5023 	strh.w	r5, [r0, r3, lsl #2]
            switch (pstcPortInit->enPinMode)
    31c0:	7815      	ldrb	r5, [r2, #0]
    31c2:	2d01      	cmp	r5, #1
    31c4:	d009      	beq.n	31da <PORT_Init+0xb2>
    31c6:	b26f      	sxtb	r7, r5
    31c8:	2f00      	cmp	r7, #0
    31ca:	d0b9      	beq.n	3140 <PORT_Init+0x18>
    31cc:	2d02      	cmp	r5, #2
    31ce:	d1bf      	bne.n	3150 <PORT_Init+0x28>
                    PCRx->DDIS  = 1u;
    31d0:	5b05      	ldrh	r5, [r0, r4]
    31d2:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
    31d6:	5305      	strh	r5, [r0, r4]
                break;
    31d8:	e7ba      	b.n	3150 <PORT_Init+0x28>
                    PCRx->DDIS  = 0u;
    31da:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
    31de:	f36f 35cf 	bfc	r5, #15, #1
    31e2:	f820 5023 	strh.w	r5, [r0, r3, lsl #2]
                    PCRx->POUTE = 1u;
    31e6:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
    31ea:	f045 0502 	orr.w	r5, r5, #2
    31ee:	f820 5023 	strh.w	r5, [r0, r3, lsl #2]
                break;
    31f2:	e7ad      	b.n	3150 <PORT_Init+0x28>
 ** \retval None
 **
 ******************************************************************************/
void PORT_Lock(void)
{
    M4_PORT->PWPR = 0xA500u;
    31f4:	4b03      	ldr	r3, [pc, #12]	; (3204 <PORT_Init+0xdc>)
    31f6:	f44f 4225 	mov.w	r2, #42240	; 0xa500
    31fa:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
}
    31fe:	2000      	movs	r0, #0
    3200:	bcf0      	pop	{r4, r5, r6, r7}
    3202:	4770      	bx	lr
    3204:	40053800 	andmi	r3, r5, r0, lsl #16
    3208:	010014f0 	strdeq	r1, [r0, -r0]

0000320c <PORT_DeInit>:
{
    320c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    M4_PORT->PWPR = 0xA501u;
    3210:	4b26      	ldr	r3, [pc, #152]	; (32ac <PORT_DeInit+0xa0>)
    3212:	f24a 5201 	movw	r2, #42241	; 0xa501
    3216:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
    321a:	f8df e09c 	ldr.w	lr, [pc, #156]	; 32b8 <PORT_DeInit+0xac>
    321e:	4f24      	ldr	r7, [pc, #144]	; (32b0 <PORT_DeInit+0xa4>)
    3220:	f04f 0c00 	mov.w	ip, #0
        *(uint16_t *)(GPIO_BASE + PODR_BASE + u8PortIdx * 0x10ul) = 0u;
    3224:	f8df b094 	ldr.w	fp, [pc, #148]	; 32bc <PORT_DeInit+0xb0>
    3228:	4661      	mov	r1, ip
        *(uint16_t *)(GPIO_BASE + POER_BASE + u8PortIdx * 0x10ul) = 0u;
    322a:	f8df a094 	ldr.w	sl, [pc, #148]	; 32c0 <PORT_DeInit+0xb4>
        *(uint16_t *)(GPIO_BASE + POSR_BASE + u8PortIdx * 0x10ul) = 0u;
    322e:	f8df 9094 	ldr.w	r9, [pc, #148]	; 32c4 <PORT_DeInit+0xb8>
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3232:	f8df 8094 	ldr.w	r8, [pc, #148]	; 32c8 <PORT_DeInit+0xbc>
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3236:	4e1f      	ldr	r6, [pc, #124]	; (32b4 <PORT_DeInit+0xa8>)
    3238:	e018      	b.n	326c <PORT_DeInit+0x60>
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    323a:	2b04      	cmp	r3, #4
    323c:	d026      	beq.n	328c <PORT_DeInit+0x80>
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    323e:	1815      	adds	r5, r2, r0
    3240:	53a9      	strh	r1, [r5, r6]
            *(uint16_t *)(GPIO_BASE + PFSR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3242:	8011      	strh	r1, [r2, #0]
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    3244:	2b0f      	cmp	r3, #15
    3246:	d821      	bhi.n	328c <PORT_DeInit+0x80>
    3248:	3301      	adds	r3, #1
    324a:	b2db      	uxtb	r3, r3
    324c:	3204      	adds	r2, #4
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    324e:	2c05      	cmp	r4, #5
    3250:	d0f3      	beq.n	323a <PORT_DeInit+0x2e>
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3252:	1815      	adds	r5, r2, r0
    3254:	53a9      	strh	r1, [r5, r6]
            *(uint16_t *)(GPIO_BASE + PFSR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3256:	8011      	strh	r1, [r2, #0]
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    3258:	2b0f      	cmp	r3, #15
    325a:	d9f5      	bls.n	3248 <PORT_DeInit+0x3c>
    325c:	f10c 0c01 	add.w	ip, ip, #1
    3260:	3710      	adds	r7, #16
    3262:	f10e 0e40 	add.w	lr, lr, #64	; 0x40
    for (u8PortIdx = PortA; u8PortIdx <= PortH; u8PortIdx++)
    3266:	f1bc 0f06 	cmp.w	ip, #6
    326a:	d00f      	beq.n	328c <PORT_DeInit+0x80>
        *(uint16_t *)(GPIO_BASE + PODR_BASE + u8PortIdx * 0x10ul) = 0u;
    326c:	f827 100b 	strh.w	r1, [r7, fp]
        *(uint16_t *)(GPIO_BASE + POER_BASE + u8PortIdx * 0x10ul) = 0u;
    3270:	f827 100a 	strh.w	r1, [r7, sl]
        *(uint16_t *)(GPIO_BASE + POSR_BASE + u8PortIdx * 0x10ul) = 0u;
    3274:	f827 1009 	strh.w	r1, [r7, r9]
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3278:	f827 1008 	strh.w	r1, [r7, r8]
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    327c:	eba7 100c 	sub.w	r0, r7, ip, lsl #4
    3280:	0080      	lsls	r0, r0, #2
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3282:	4672      	mov	r2, lr
    3284:	2301      	movs	r3, #1
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    3286:	fa5f f48c 	uxtb.w	r4, ip
    328a:	e7e0      	b.n	324e <PORT_DeInit+0x42>
    M4_PORT->PCCR   = 0u;
    328c:	4b07      	ldr	r3, [pc, #28]	; (32ac <PORT_DeInit+0xa0>)
    328e:	2000      	movs	r0, #0
    3290:	f8a3 03f8 	strh.w	r0, [r3, #1016]	; 0x3f8
    M4_PORT->PINAER = 0u;
    3294:	f8a3 03fa 	strh.w	r0, [r3, #1018]	; 0x3fa
    M4_PORT->PSPCR  = 0x1Fu;
    3298:	221f      	movs	r2, #31
    329a:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4
    M4_PORT->PWPR = 0xA500u;
    329e:	f44f 4225 	mov.w	r2, #42240	; 0xa500
    32a2:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
}
    32a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    32aa:	bf00      	nop
    32ac:	40053800 	andmi	r3, r5, r0, lsl #16
    32b0:	10014f00 	andne	r4, r1, r0, lsl #30
    32b4:	bffac3fe 	svclt	0x00fac3fe
    32b8:	40053c02 	andmi	r3, r5, r2, lsl #24
    32bc:	3003e904 	andcc	lr, r3, r4, lsl #18
    32c0:	3003e906 	andcc	lr, r3, r6, lsl #18
    32c4:	3003e908 	andcc	lr, r3, r8, lsl #18
    32c8:	3003e90a 	andcc	lr, r3, sl, lsl #18

000032cc <PORT_DebugPortSetting>:
    M4_PORT->PWPR = 0xA501u;
    32cc:	4b0f      	ldr	r3, [pc, #60]	; (330c <PORT_DebugPortSetting+0x40>)
    32ce:	f24a 5201 	movw	r2, #42241	; 0xa501
    32d2:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
    if (Enable == enFunc)
    32d6:	2901      	cmp	r1, #1
    32d8:	d00f      	beq.n	32fa <PORT_DebugPortSetting+0x2e>
        M4_PORT->PSPCR &= (uint16_t)(~(u8DebugPort & 0x1Ful));
    32da:	4a0c      	ldr	r2, [pc, #48]	; (330c <PORT_DebugPortSetting+0x40>)
    32dc:	f8b2 33f4 	ldrh.w	r3, [r2, #1012]	; 0x3f4
    32e0:	f000 001f 	and.w	r0, r0, #31
    32e4:	ea23 0000 	bic.w	r0, r3, r0
    32e8:	f8a2 03f4 	strh.w	r0, [r2, #1012]	; 0x3f4
    M4_PORT->PWPR = 0xA500u;
    32ec:	4b07      	ldr	r3, [pc, #28]	; (330c <PORT_DebugPortSetting+0x40>)
    32ee:	f44f 4225 	mov.w	r2, #42240	; 0xa500
    32f2:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
}
    32f6:	2000      	movs	r0, #0
    32f8:	4770      	bx	lr
        M4_PORT->PSPCR |= (uint16_t)(u8DebugPort & 0x1Ful);
    32fa:	f8b3 23f4 	ldrh.w	r2, [r3, #1012]	; 0x3f4
    32fe:	f000 001f 	and.w	r0, r0, #31
    3302:	4310      	orrs	r0, r2
    3304:	f8a3 03f4 	strh.w	r0, [r3, #1012]	; 0x3f4
    3308:	e7f0      	b.n	32ec <PORT_DebugPortSetting+0x20>
    330a:	bf00      	nop
    330c:	40053800 	andmi	r3, r5, r0, lsl #16

00003310 <PORT_PubSetting>:
    M4_PORT->PWPR = 0xA501u;
    3310:	4b0c      	ldr	r3, [pc, #48]	; (3344 <PORT_PubSetting+0x34>)
    3312:	f24a 5201 	movw	r2, #42241	; 0xa501
    3316:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
    M4_PORT->PCCR_f.BFSEL = pstcPortPubSet->enSubFuncSel;
    331a:	7801      	ldrb	r1, [r0, #0]
    331c:	f8b3 23f8 	ldrh.w	r2, [r3, #1016]	; 0x3f8
    3320:	f361 0203 	bfi	r2, r1, #0, #4
    3324:	f8a3 23f8 	strh.w	r2, [r3, #1016]	; 0x3f8
    M4_PORT->PCCR_f.RDWT = pstcPortPubSet->enReadWait;
    3328:	7841      	ldrb	r1, [r0, #1]
    332a:	f8b3 23f8 	ldrh.w	r2, [r3, #1016]	; 0x3f8
    332e:	f361 328f 	bfi	r2, r1, #14, #2
    3332:	f8a3 23f8 	strh.w	r2, [r3, #1016]	; 0x3f8
    M4_PORT->PWPR = 0xA500u;
    3336:	f44f 4225 	mov.w	r2, #42240	; 0xa500
    333a:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
}
    333e:	2000      	movs	r0, #0
    3340:	4770      	bx	lr
    3342:	bf00      	nop
    3344:	40053800 	andmi	r3, r5, r0, lsl #16

00003348 <PORT_Unlock>:
    M4_PORT->PWPR = 0xA501u;
    3348:	4b02      	ldr	r3, [pc, #8]	; (3354 <PORT_Unlock+0xc>)
    334a:	f24a 5201 	movw	r2, #42241	; 0xa501
    334e:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
}
    3352:	4770      	bx	lr
    3354:	40053800 	andmi	r3, r5, r0, lsl #16

00003358 <PORT_Lock>:
    M4_PORT->PWPR = 0xA500u;
    3358:	4b02      	ldr	r3, [pc, #8]	; (3364 <PORT_Lock+0xc>)
    335a:	f44f 4225 	mov.w	r2, #42240	; 0xa500
    335e:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
}
    3362:	4770      	bx	lr
    3364:	40053800 	andmi	r3, r5, r0, lsl #16

00003368 <PORT_GetData>:
    /* parameter check */
    DDL_ASSERT(IS_VALID_PORT(enPort));

    uint32_t *PIDRx;
    PIDRx = (uint32_t *)((uint32_t)(&M4_PORT->PIDRA) + 0x10 * enPort);
    return (uint16_t)(*PIDRx);
    3368:	0100      	lsls	r0, r0, #4
    336a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    336e:	f500 20a7 	add.w	r0, r0, #342016	; 0x53800
}
    3372:	8800      	ldrh	r0, [r0, #0]
    3374:	4770      	bx	lr

00003376 <PORT_GetBit>:
    /* parameter check */
    DDL_ASSERT(IS_VALID_PORT(enPort));
    DDL_ASSERT(IS_VALID_PIN(enPin));

    PIDRx = (uint32_t *)((uint32_t)(&M4_PORT->PIDRA) + 0x10 * enPort);
    return (en_flag_status_t)((bool)(!!(*PIDRx & (enPin))));
    3376:	0100      	lsls	r0, r0, #4
    3378:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    337c:	f500 20a7 	add.w	r0, r0, #342016	; 0x53800
    3380:	6803      	ldr	r3, [r0, #0]
    3382:	4219      	tst	r1, r3
}
    3384:	bf14      	ite	ne
    3386:	2001      	movne	r0, #1
    3388:	2000      	moveq	r0, #0
    338a:	4770      	bx	lr

0000338c <PORT_SetPortData>:
    uint32_t *PODRx;

    /* parameter check */
    DDL_ASSERT(IS_VALID_PORT(enPort));

    PODRx = (uint32_t *)((uint32_t)(&M4_PORT->PODRA) + 0x10 * enPort);
    338c:	0100      	lsls	r0, r0, #4
    338e:	4a03      	ldr	r2, [pc, #12]	; (339c <PORT_SetPortData+0x10>)
    *PODRx |= u16Pin;
    3390:	5883      	ldr	r3, [r0, r2]
    3392:	4319      	orrs	r1, r3
    3394:	5081      	str	r1, [r0, r2]
    return Ok;
}
    3396:	2000      	movs	r0, #0
    3398:	4770      	bx	lr
    339a:	bf00      	nop
    339c:	40053804 	andmi	r3, r5, r4, lsl #16

000033a0 <PORT_ResetPortData>:
    uint32_t *PODRx;

    /* parameter check */
    DDL_ASSERT(IS_VALID_PORT(enPort));

    PODRx = (uint32_t *)((uint32_t)(&M4_PORT->PODRA) + 0x10 * enPort);
    33a0:	0100      	lsls	r0, r0, #4
    33a2:	4a04      	ldr	r2, [pc, #16]	; (33b4 <PORT_ResetPortData+0x14>)
    *PODRx &= (uint16_t)(~u16Pin);
    33a4:	43c9      	mvns	r1, r1
    33a6:	b289      	uxth	r1, r1
    33a8:	5883      	ldr	r3, [r0, r2]
    33aa:	400b      	ands	r3, r1
    33ac:	5083      	str	r3, [r0, r2]
    return Ok;
}
    33ae:	2000      	movs	r0, #0
    33b0:	4770      	bx	lr
    33b2:	bf00      	nop
    33b4:	40053804 	andmi	r3, r5, r4, lsl #16

000033b8 <PORT_OE>:
 ** \param   [in]  enNewState           The new state of pin direction setting
 ** \retval  Ok                         Set successful to corresponding port/pin
 **
 ******************************************************************************/
en_result_t PORT_OE(en_port_t enPort, uint16_t u16Pin, en_functional_state_t enNewState)
{
    33b8:	b410      	push	{r4}
    uint32_t *POERx;

    /* parameter check */
    DDL_ASSERT(IS_VALID_PORT(enPort));

    POERx = (uint32_t *)((uint32_t)(&M4_PORT->POERA) + 0x10ul * enPort);
    33ba:	0100      	lsls	r0, r0, #4
    33bc:	4c06      	ldr	r4, [pc, #24]	; (33d8 <PORT_OE+0x20>)
    33be:	1903      	adds	r3, r0, r4
    if (Enable == enNewState)
    33c0:	2a01      	cmp	r2, #1
    {
        *POERx |= u16Pin;
    33c2:	681b      	ldr	r3, [r3, #0]
    33c4:	bf0f      	iteee	eq
    33c6:	4319      	orreq	r1, r3
    }
    else
    {
        *POERx &= (uint16_t)((~u16Pin) & 0xFFFFu);
    33c8:	43c9      	mvnne	r1, r1
    33ca:	b289      	uxthne	r1, r1
    33cc:	4019      	andne	r1, r3
    33ce:	5101      	str	r1, [r0, r4]
    }
    return Ok;

}
    33d0:	2000      	movs	r0, #0
    33d2:	f85d 4b04 	ldr.w	r4, [sp], #4
    33d6:	4770      	bx	lr
    33d8:	40053806 	andmi	r3, r5, r6, lsl #16

000033dc <PORT_SetBits>:
    uint32_t *POSRx;

    /* parameter check */
    DDL_ASSERT(IS_VALID_PORT(enPort));

    POSRx = (uint32_t *)((uint32_t)(&M4_PORT->POSRA) + 0x10 * enPort);
    33dc:	0100      	lsls	r0, r0, #4
    33de:	4a03      	ldr	r2, [pc, #12]	; (33ec <PORT_SetBits+0x10>)
    *POSRx |= u16Pin;
    33e0:	5883      	ldr	r3, [r0, r2]
    33e2:	4319      	orrs	r1, r3
    33e4:	5081      	str	r1, [r0, r2]
    return Ok;

}
    33e6:	2000      	movs	r0, #0
    33e8:	4770      	bx	lr
    33ea:	bf00      	nop
    33ec:	40053808 	andmi	r3, r5, r8, lsl #16

000033f0 <PORT_ResetBits>:
    uint32_t *PORRx;

    /* parameter check */
    DDL_ASSERT(IS_VALID_PORT(enPort));

    PORRx = (uint32_t *)((uint32_t)(&M4_PORT->PORRA) + 0x10 * enPort);
    33f0:	0100      	lsls	r0, r0, #4
    33f2:	4a03      	ldr	r2, [pc, #12]	; (3400 <PORT_ResetBits+0x10>)
    *PORRx |= u16Pin;
    33f4:	5883      	ldr	r3, [r0, r2]
    33f6:	4319      	orrs	r1, r3
    33f8:	5081      	str	r1, [r0, r2]
    return Ok;
}
    33fa:	2000      	movs	r0, #0
    33fc:	4770      	bx	lr
    33fe:	bf00      	nop
    3400:	4005380a 	andmi	r3, r5, sl, lsl #16

00003404 <PORT_Toggle>:
    uint32_t *POTRx;

    /* parameter check */
    DDL_ASSERT(IS_VALID_PORT(enPort));

    POTRx = (uint32_t *)((uint32_t)(&M4_PORT->POTRA) + 0x10 * enPort);
    3404:	0100      	lsls	r0, r0, #4
    3406:	4a03      	ldr	r2, [pc, #12]	; (3414 <PORT_Toggle+0x10>)
    *POTRx |= u16Pin;
    3408:	5883      	ldr	r3, [r0, r2]
    340a:	4319      	orrs	r1, r3
    340c:	5081      	str	r1, [r0, r2]
    return Ok;
}
    340e:	2000      	movs	r0, #0
    3410:	4770      	bx	lr
    3412:	bf00      	nop
    3414:	4005380c 	andmi	r3, r5, ip, lsl #16

00003418 <PORT_AlwaysOn>:
    M4_PORT->PWPR = 0xA501u;
    3418:	4b11      	ldr	r3, [pc, #68]	; (3460 <PORT_AlwaysOn+0x48>)
    341a:	f24a 5201 	movw	r2, #42241	; 0xa501
    341e:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
    DDL_ASSERT(IS_VALID_PORT(enPort));
    DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState));

    PORT_Unlock();

    if (Enable == enNewState)
    3422:	2901      	cmp	r1, #1
    3424:	d011      	beq.n	344a <PORT_AlwaysOn+0x32>
    {
        M4_PORT->PINAER |= Enable << (uint8_t)enPort;
    }
    else
    {
        M4_PORT->PINAER &= (uint16_t)(~(((1ul << (uint8_t)enPort)) & 0x1Ful));
    3426:	4a0e      	ldr	r2, [pc, #56]	; (3460 <PORT_AlwaysOn+0x48>)
    3428:	f8b2 13fa 	ldrh.w	r1, [r2, #1018]	; 0x3fa
    342c:	2301      	movs	r3, #1
    342e:	4083      	lsls	r3, r0
    3430:	f003 031f 	and.w	r3, r3, #31
    3434:	ea21 0303 	bic.w	r3, r1, r3
    3438:	f8a2 33fa 	strh.w	r3, [r2, #1018]	; 0x3fa
    M4_PORT->PWPR = 0xA500u;
    343c:	4b08      	ldr	r3, [pc, #32]	; (3460 <PORT_AlwaysOn+0x48>)
    343e:	f44f 4225 	mov.w	r2, #42240	; 0xa500
    3442:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
    }

    PORT_Lock();
    return Ok;
}
    3446:	2000      	movs	r0, #0
    3448:	4770      	bx	lr
        M4_PORT->PINAER |= Enable << (uint8_t)enPort;
    344a:	4619      	mov	r1, r3
    344c:	f8b3 33fa 	ldrh.w	r3, [r3, #1018]	; 0x3fa
    3450:	2201      	movs	r2, #1
    3452:	4082      	lsls	r2, r0
    3454:	431a      	orrs	r2, r3
    3456:	b292      	uxth	r2, r2
    3458:	f8a1 23fa 	strh.w	r2, [r1, #1018]	; 0x3fa
    345c:	e7ee      	b.n	343c <PORT_AlwaysOn+0x24>
    345e:	bf00      	nop
    3460:	40053800 	andmi	r3, r5, r0, lsl #16

00003464 <PORT_SetFunc>:
 ** \retval  Ok                         Set successful to corresponding pins
 **
 ******************************************************************************/
en_result_t PORT_SetFunc(en_port_t enPort, uint16_t u16Pin, en_port_func_t enFuncSel,  \
                  en_functional_state_t enSubFunc)
{
    3464:	b4f0      	push	{r4, r5, r6, r7}
    M4_PORT->PWPR = 0xA501u;
    3466:	4c16      	ldr	r4, [pc, #88]	; (34c0 <PORT_SetFunc+0x5c>)
    3468:	f24a 5501 	movw	r5, #42241	; 0xa501
    346c:	f8a4 53fc 	strh.w	r5, [r4, #1020]	; 0x3fc
    for (u8PinPos = 0u; u8PinPos < 16u; u8PinPos ++)
    {
        if (u16Pin & (uint16_t)(1ul<<u8PinPos))
        {
            PFSRx = (stc_port_pfsr_field_t *)((uint32_t)(&M4_PORT->PFSRA0) \
                    + 0x40ul * enPort + 0x4ul * u8PinPos);
    3470:	2400      	movs	r4, #0
        if (u16Pin & (uint16_t)(1ul<<u8PinPos))
    3472:	2601      	movs	r6, #1
    3474:	4d13      	ldr	r5, [pc, #76]	; (34c4 <PORT_SetFunc+0x60>)
    3476:	eb05 1080 	add.w	r0, r5, r0, lsl #6

            /* main function setting */
            PFSRx->FSEL = enFuncSel;
    347a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    347e:	e002      	b.n	3486 <PORT_SetFunc+0x22>
    3480:	3401      	adds	r4, #1
    for (u8PinPos = 0u; u8PinPos < 16u; u8PinPos ++)
    3482:	2c10      	cmp	r4, #16
    3484:	d014      	beq.n	34b0 <PORT_SetFunc+0x4c>
        if (u16Pin & (uint16_t)(1ul<<u8PinPos))
    3486:	fa06 f504 	lsl.w	r5, r6, r4
    348a:	4229      	tst	r1, r5
    348c:	d0f8      	beq.n	3480 <PORT_SetFunc+0x1c>
            PFSRx->FSEL = enFuncSel;
    348e:	f830 5024 	ldrh.w	r5, [r0, r4, lsl #2]
    3492:	f362 0505 	bfi	r5, r2, #0, #6
    3496:	f820 5024 	strh.w	r5, [r0, r4, lsl #2]

            /* sub function enable setting */
            PFSRx->BFE = (Enable == enSubFunc ? Enable : Disable);
    349a:	2b01      	cmp	r3, #1
    349c:	bf14      	ite	ne
    349e:	2700      	movne	r7, #0
    34a0:	2701      	moveq	r7, #1
    34a2:	f830 5024 	ldrh.w	r5, [r0, r4, lsl #2]
    34a6:	f367 2508 	bfi	r5, r7, #8, #1
    34aa:	f820 5024 	strh.w	r5, [r0, r4, lsl #2]
    34ae:	e7e7      	b.n	3480 <PORT_SetFunc+0x1c>
    M4_PORT->PWPR = 0xA500u;
    34b0:	4b03      	ldr	r3, [pc, #12]	; (34c0 <PORT_SetFunc+0x5c>)
    34b2:	f44f 4225 	mov.w	r2, #42240	; 0xa500
    34b6:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
        }
    }

    PORT_Lock();
    return Ok;
}
    34ba:	2000      	movs	r0, #0
    34bc:	bcf0      	pop	{r4, r5, r6, r7}
    34be:	4770      	bx	lr
    34c0:	40053800 	andmi	r3, r5, r0, lsl #16
    34c4:	40053c02 	andmi	r3, r5, r2, lsl #24

000034c8 <PORT_SetSubFunc>:
    M4_PORT->PWPR = 0xA501u;
    34c8:	4b08      	ldr	r3, [pc, #32]	; (34ec <PORT_SetSubFunc+0x24>)
    34ca:	f24a 5201 	movw	r2, #42241	; 0xa501
    34ce:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
    /* parameter check */
    DDL_ASSERT(IS_VALID_SUBFUNC(enFuncSel));

    PORT_Unlock();

    M4_PORT->PCCR_f.BFSEL = enFuncSel;
    34d2:	f8b3 23f8 	ldrh.w	r2, [r3, #1016]	; 0x3f8
    34d6:	f360 0203 	bfi	r2, r0, #0, #4
    34da:	f8a3 23f8 	strh.w	r2, [r3, #1016]	; 0x3f8
    M4_PORT->PWPR = 0xA500u;
    34de:	f44f 4225 	mov.w	r2, #42240	; 0xa500
    34e2:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc

    PORT_Lock();
    return Ok;
}
    34e6:	2000      	movs	r0, #0
    34e8:	4770      	bx	lr
    34ea:	bf00      	nop
    34ec:	40053800 	andmi	r3, r5, r0, lsl #16

000034f0 <Ddl_Delay1ms>:
 **
 ** \retval Ok                          Process successfully done
 **
 ******************************************************************************/
en_result_t Ddl_Delay1ms(uint32_t u32Cnt)
{
    34f0:	b082      	sub	sp, #8
    en_result_t enRet = Ok;
    volatile uint32_t i = 0ul;
    34f2:	2300      	movs	r3, #0
    34f4:	9301      	str	r3, [sp, #4]
    uint32_t u32Cyc = 0ul;

    u32Cyc = SystemCoreClock;
    34f6:	4b0a      	ldr	r3, [pc, #40]	; (3520 <Ddl_Delay1ms+0x30>)
    34f8:	6819      	ldr	r1, [r3, #0]
    u32Cyc = u32Cyc / 10000ul;
    34fa:	4b0a      	ldr	r3, [pc, #40]	; (3524 <Ddl_Delay1ms+0x34>)
    34fc:	fba3 3101 	umull	r3, r1, r3, r1
    3500:	0b49      	lsrs	r1, r1, #13
    while (u32Cnt-- > 0ul)
    3502:	3801      	subs	r0, #1
    3504:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    3508:	d006      	beq.n	3518 <Ddl_Delay1ms+0x28>
    {
        i = u32Cyc;
    350a:	9101      	str	r1, [sp, #4]
        while (i-- > 0ul)
    350c:	9b01      	ldr	r3, [sp, #4]
    350e:	1e5a      	subs	r2, r3, #1
    3510:	9201      	str	r2, [sp, #4]
    3512:	2b00      	cmp	r3, #0
    3514:	d1fa      	bne.n	350c <Ddl_Delay1ms+0x1c>
    3516:	e7f4      	b.n	3502 <Ddl_Delay1ms+0x12>
            ;
        }
    }

    return enRet;
}
    3518:	2000      	movs	r0, #0
    351a:	b002      	add	sp, #8
    351c:	4770      	bx	lr
    351e:	bf00      	nop
    3520:	1fff8000 	svcne	0x00ff8000
    3524:	d1b71759 			; <UNDEFINED> instruction: 0xd1b71759

00003528 <EXINT_Init>:
    stc_intc_eirqcr_field_t *EIRQCRx;

    DDL_ASSERT(IS_VALID_CH(pstcExtiConfig->enExitCh));

    EIRQCRx = (stc_intc_eirqcr_field_t *)((uint32_t)(&M4_INTC->EIRQCR0) +      \
                                          (uint32_t)(4ul * (uint32_t)(pstcExtiConfig->enExitCh)));
    3528:	7802      	ldrb	r2, [r0, #0]
    EIRQCRx = (stc_intc_eirqcr_field_t *)((uint32_t)(&M4_INTC->EIRQCR0) +      \
    352a:	4b0a      	ldr	r3, [pc, #40]	; (3554 <EXINT_Init+0x2c>)
    352c:	4413      	add	r3, r2
    352e:	009b      	lsls	r3, r3, #2

    /* Set filter function */
    EIRQCRx->EFEN = pstcExtiConfig->enFilterEn;
    3530:	7841      	ldrb	r1, [r0, #1]
    3532:	681a      	ldr	r2, [r3, #0]
    3534:	f361 12c7 	bfi	r2, r1, #7, #1
    3538:	601a      	str	r2, [r3, #0]
    EIRQCRx->EISMPCLK = pstcExtiConfig->enFltClk;
    353a:	7881      	ldrb	r1, [r0, #2]
    353c:	681a      	ldr	r2, [r3, #0]
    353e:	f361 1205 	bfi	r2, r1, #4, #2
    3542:	601a      	str	r2, [r3, #0]

    /* Set detection level */
    EIRQCRx->EIRQTRG = pstcExtiConfig->enExtiLvl;
    3544:	78c1      	ldrb	r1, [r0, #3]
    3546:	681a      	ldr	r2, [r3, #0]
    3548:	f361 0201 	bfi	r2, r1, #0, #2
    354c:	601a      	str	r2, [r3, #0]

    return Ok;
}
    354e:	2000      	movs	r0, #0
    3550:	4770      	bx	lr
    3552:	bf00      	nop
    3554:	10014404 	andne	r4, r1, r4, lsl #8

00003558 <EXINT_IrqFlgGet>:
en_int_status_t EXINT_IrqFlgGet(en_exti_ch_t enExint)
{
    en_int_status_t enRet;
    DDL_ASSERT(IS_VALID_CH(enExint));

    enRet = (1u == !!(M4_INTC->EIFR & (1ul<<enExint)) ? Set : Reset);
    3558:	4b03      	ldr	r3, [pc, #12]	; (3568 <EXINT_IrqFlgGet+0x10>)
    355a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    355c:	fa23 f000 	lsr.w	r0, r3, r0

    return enRet;
}
    3560:	f000 0001 	and.w	r0, r0, #1
    3564:	4770      	bx	lr
    3566:	bf00      	nop
    3568:	40051000 	andmi	r1, r5, r0

0000356c <EXINT_IrqFlgClr>:
 ** \retval Ok                          Interrupt source be cleared
 **
 ******************************************************************************/
en_result_t EXINT_IrqFlgClr(en_exti_ch_t enExint)
{
    M4_INTC->EICFR |= (uint32_t)(1ul << enExint);
    356c:	4a04      	ldr	r2, [pc, #16]	; (3580 <EXINT_IrqFlgClr+0x14>)
    356e:	6d91      	ldr	r1, [r2, #88]	; 0x58
    3570:	2301      	movs	r3, #1
    3572:	fa03 f000 	lsl.w	r0, r3, r0
    3576:	4308      	orrs	r0, r1
    3578:	6590      	str	r0, [r2, #88]	; 0x58
    return Ok;
}
    357a:	2000      	movs	r0, #0
    357c:	4770      	bx	lr
    357e:	bf00      	nop
    3580:	40051000 	andmi	r1, r5, r0

00003584 <NMI_Init>:
 **
 ******************************************************************************/
en_result_t NMI_Init(const stc_nmi_config_t *pstcNmiConfig)
{
    /* NMI callback function  */
    pfnNmiCallback = pstcNmiConfig->pfnNmiCallback;
    3584:	6882      	ldr	r2, [r0, #8]
    3586:	4b0b      	ldr	r3, [pc, #44]	; (35b4 <NMI_Init+0x30>)
    3588:	601a      	str	r2, [r3, #0]
    /* Set filter function */
    M4_INTC->NMICR_f.NFEN = pstcNmiConfig->enFilterEn;
    358a:	7801      	ldrb	r1, [r0, #0]
    358c:	4b0a      	ldr	r3, [pc, #40]	; (35b8 <NMI_Init+0x34>)
    358e:	681a      	ldr	r2, [r3, #0]
    3590:	f361 12c7 	bfi	r2, r1, #7, #1
    3594:	601a      	str	r2, [r3, #0]
    /* Set filter clock */
    M4_INTC->NMICR_f.NSMPCLK = pstcNmiConfig->enFilterClk;
    3596:	7841      	ldrb	r1, [r0, #1]
    3598:	681a      	ldr	r2, [r3, #0]
    359a:	f361 1205 	bfi	r2, r1, #4, #2
    359e:	601a      	str	r2, [r3, #0]
    /* Set detection level */
    M4_INTC->NMICR_f.NMITRG = pstcNmiConfig->enNmiLvl;
    35a0:	7881      	ldrb	r1, [r0, #2]
    35a2:	681a      	ldr	r2, [r3, #0]
    35a4:	f361 0200 	bfi	r2, r1, #0, #1
    35a8:	601a      	str	r2, [r3, #0]
    /* Set NMI source */
    M4_INTC->NMIENR = (uint32_t)pstcNmiConfig->u16NmiSrc;
    35aa:	8882      	ldrh	r2, [r0, #4]
    35ac:	605a      	str	r2, [r3, #4]

    return Ok;
}
    35ae:	2000      	movs	r0, #0
    35b0:	4770      	bx	lr
    35b2:	bf00      	nop
    35b4:	1fff8204 	svcne	0x00ff8204
    35b8:	40051000 	andmi	r1, r5, r0

000035bc <NMI_DeInit>:
 **
 ******************************************************************************/
en_result_t NMI_DeInit(void)
{
    /* Set internal data */
    pfnNmiCallback = NULL;
    35bc:	2000      	movs	r0, #0
    35be:	4b03      	ldr	r3, [pc, #12]	; (35cc <NMI_DeInit+0x10>)
    35c0:	6018      	str	r0, [r3, #0]

    /* clear NMI control register */
    M4_INTC->NMICR = 0u;
    35c2:	4b03      	ldr	r3, [pc, #12]	; (35d0 <NMI_DeInit+0x14>)
    35c4:	6018      	str	r0, [r3, #0]

    /* clear NMI enable register */
    M4_INTC->NMIENR = 0u;
    35c6:	6058      	str	r0, [r3, #4]

    /* clear all NMI flags */
    M4_INTC->NMIFR = 0u;
    35c8:	6098      	str	r0, [r3, #8]

    return Ok;
}
    35ca:	4770      	bx	lr
    35cc:	1fff8204 	svcne	0x00ff8204
    35d0:	40051000 	andmi	r1, r5, r0

000035d4 <NMI_IrqFlgGet>:
en_int_status_t NMI_IrqFlgGet(en_nmi_src_t enNmiSrc)
{
    DDL_ASSERT(IS_VALID_NMI_SRC(enNmiSrc));

    en_int_status_t enRet = Reset;
    switch (enNmiSrc)
    35d4:	2820      	cmp	r0, #32
    35d6:	d03c      	beq.n	3652 <NMI_IrqFlgGet+0x7e>
    35d8:	d90e      	bls.n	35f8 <NMI_IrqFlgGet+0x24>
    35da:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    35de:	d03d      	beq.n	365c <NMI_IrqFlgGet+0x88>
    35e0:	d921      	bls.n	3626 <NMI_IrqFlgGet+0x52>
    35e2:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    35e6:	d03e      	beq.n	3666 <NMI_IrqFlgGet+0x92>
    35e8:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
    35ec:	d125      	bne.n	363a <NMI_IrqFlgGet+0x66>
        break;
        case NmiSrcMpu:
            enRet = (1u == M4_INTC->NMIFR_f.BUSMFR) ? Set : Reset;
        break;
        case NmiSrcWdt:
            enRet = (1u == M4_INTC->NMIFR_f.WDTFR) ? Set : Reset;
    35ee:	4b20      	ldr	r3, [pc, #128]	; (3670 <NMI_IrqFlgGet+0x9c>)
    35f0:	6898      	ldr	r0, [r3, #8]
    35f2:	f3c0 20c0 	ubfx	r0, r0, #11, #1
        break;
    }
    return enRet;
}
    35f6:	4770      	bx	lr
    switch (enNmiSrc)
    35f8:	2802      	cmp	r0, #2
    35fa:	d020      	beq.n	363e <NMI_IrqFlgGet+0x6a>
    35fc:	d908      	bls.n	3610 <NMI_IrqFlgGet+0x3c>
    35fe:	2804      	cmp	r0, #4
    3600:	d022      	beq.n	3648 <NMI_IrqFlgGet+0x74>
    3602:	2808      	cmp	r0, #8
    3604:	d10d      	bne.n	3622 <NMI_IrqFlgGet+0x4e>
            enRet = (1u == M4_INTC->NMIFR_f.PVD2FR) ? Set : Reset;
    3606:	4b1a      	ldr	r3, [pc, #104]	; (3670 <NMI_IrqFlgGet+0x9c>)
    3608:	6898      	ldr	r0, [r3, #8]
    360a:	f3c0 00c0 	ubfx	r0, r0, #3, #1
        break;
    360e:	4770      	bx	lr
    switch (enNmiSrc)
    3610:	2801      	cmp	r0, #1
    3612:	d104      	bne.n	361e <NMI_IrqFlgGet+0x4a>
            enRet = (1u == M4_INTC->NMIFR_f.NMIFR) ? Set : Reset;
    3614:	4b16      	ldr	r3, [pc, #88]	; (3670 <NMI_IrqFlgGet+0x9c>)
    3616:	6898      	ldr	r0, [r3, #8]
    3618:	f000 0001 	and.w	r0, r0, #1
        break;
    361c:	4770      	bx	lr
    en_int_status_t enRet = Reset;
    361e:	2000      	movs	r0, #0
    3620:	4770      	bx	lr
    3622:	2000      	movs	r0, #0
    3624:	4770      	bx	lr
    switch (enNmiSrc)
    3626:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    362a:	d104      	bne.n	3636 <NMI_IrqFlgGet+0x62>
            enRet = (1u == M4_INTC->NMIFR_f.REPFR) ? Set : Reset;
    362c:	4b10      	ldr	r3, [pc, #64]	; (3670 <NMI_IrqFlgGet+0x9c>)
    362e:	6898      	ldr	r0, [r3, #8]
    3630:	f3c0 2000 	ubfx	r0, r0, #8, #1
        break;
    3634:	4770      	bx	lr
    en_int_status_t enRet = Reset;
    3636:	2000      	movs	r0, #0
    3638:	4770      	bx	lr
    363a:	2000      	movs	r0, #0
    363c:	4770      	bx	lr
            enRet = (1u == M4_INTC->NMIFR_f.SWDTFR) ? Set : Reset;
    363e:	4b0c      	ldr	r3, [pc, #48]	; (3670 <NMI_IrqFlgGet+0x9c>)
    3640:	6898      	ldr	r0, [r3, #8]
    3642:	f3c0 0040 	ubfx	r0, r0, #1, #1
        break;
    3646:	4770      	bx	lr
            enRet = (1u == M4_INTC->NMIFR_f.PVD1FR) ? Set : Reset;
    3648:	4b09      	ldr	r3, [pc, #36]	; (3670 <NMI_IrqFlgGet+0x9c>)
    364a:	6898      	ldr	r0, [r3, #8]
    364c:	f3c0 0080 	ubfx	r0, r0, #2, #1
        break;
    3650:	4770      	bx	lr
            enRet = (1u == M4_INTC->NMIFR_f.XTALSTPFR) ? Set : Reset;
    3652:	4b07      	ldr	r3, [pc, #28]	; (3670 <NMI_IrqFlgGet+0x9c>)
    3654:	6898      	ldr	r0, [r3, #8]
    3656:	f3c0 1040 	ubfx	r0, r0, #5, #1
        break;
    365a:	4770      	bx	lr
            enRet = (1u == M4_INTC->NMIFR_f.RECCFR) ? Set : Reset;
    365c:	4b04      	ldr	r3, [pc, #16]	; (3670 <NMI_IrqFlgGet+0x9c>)
    365e:	6898      	ldr	r0, [r3, #8]
    3660:	f3c0 2040 	ubfx	r0, r0, #9, #1
        break;
    3664:	4770      	bx	lr
            enRet = (1u == M4_INTC->NMIFR_f.BUSMFR) ? Set : Reset;
    3666:	4b02      	ldr	r3, [pc, #8]	; (3670 <NMI_IrqFlgGet+0x9c>)
    3668:	6898      	ldr	r0, [r3, #8]
    366a:	f3c0 2080 	ubfx	r0, r0, #10, #1
        break;
    366e:	4770      	bx	lr
    3670:	40051000 	andmi	r1, r5, r0

00003674 <NMI_IrqFlgClr>:
 ** \retval Ok                          Interrupt source be cleared
 **
 ******************************************************************************/
en_result_t NMI_IrqFlgClr(uint16_t u16NmiSrc)
{
    M4_INTC->NMICFR |= u16NmiSrc;
    3674:	4a02      	ldr	r2, [pc, #8]	; (3680 <NMI_IrqFlgClr+0xc>)
    3676:	68d3      	ldr	r3, [r2, #12]
    3678:	4318      	orrs	r0, r3
    367a:	60d0      	str	r0, [r2, #12]
    return Ok;
}
    367c:	2000      	movs	r0, #0
    367e:	4770      	bx	lr
    3680:	40051000 	andmi	r1, r5, r0

00003684 <NMI_IrqHandler>:
 *******************************************************************************
 ** \brief ISR for NMI
 **
 ******************************************************************************/
void NMI_IrqHandler(void)
{
    3684:	b508      	push	{r3, lr}
    DDL_ASSERT(IS_NULL_POINT(pfnNmiCallback));

    pfnNmiCallback();
    3686:	4b02      	ldr	r3, [pc, #8]	; (3690 <NMI_IrqHandler+0xc>)
    3688:	681b      	ldr	r3, [r3, #0]
    368a:	4798      	blx	r3
}
    368c:	bd08      	pop	{r3, pc}
    368e:	bf00      	nop
    3690:	1fff8204 	svcne	0x00ff8204

00003694 <SWI_Enable>:
 ** \retval Ok                          SWI initialized
 **
 ******************************************************************************/
en_result_t SWI_Enable(uint32_t u32SwiCh)
{
    M4_INTC->SWIER |= u32SwiCh;
    3694:	4a03      	ldr	r2, [pc, #12]	; (36a4 <SWI_Enable+0x10>)
    3696:	f8d2 329c 	ldr.w	r3, [r2, #668]	; 0x29c
    369a:	4318      	orrs	r0, r3
    369c:	f8c2 029c 	str.w	r0, [r2, #668]	; 0x29c
    return Ok;
}
    36a0:	2000      	movs	r0, #0
    36a2:	4770      	bx	lr
    36a4:	40051000 	andmi	r1, r5, r0

000036a8 <SWI_Disable>:
 **
 ******************************************************************************/
en_result_t SWI_Disable(uint32_t u32SwiCh)
{
    /* clear software interrupt enable register */
    M4_INTC->SWIER &=  ~u32SwiCh;
    36a8:	4a04      	ldr	r2, [pc, #16]	; (36bc <SWI_Disable+0x14>)
    36aa:	f8d2 329c 	ldr.w	r3, [r2, #668]	; 0x29c
    36ae:	ea23 0000 	bic.w	r0, r3, r0
    36b2:	f8c2 029c 	str.w	r0, [r2, #668]	; 0x29c

    return Ok;
}
    36b6:	2000      	movs	r0, #0
    36b8:	4770      	bx	lr
    36ba:	bf00      	nop
    36bc:	40051000 	andmi	r1, r5, r0

000036c0 <main>:
 **
 ** \retval int32_t Return value, if needed
 **
 ******************************************************************************/
int32_t main(void)
{
    36c0:	b580      	push	{r7, lr}
    36c2:	b082      	sub	sp, #8
    stc_port_init_t stcPortInit = 
    36c4:	4b4c      	ldr	r3, [pc, #304]	; (37f8 <main+0x138>)
    36c6:	466c      	mov	r4, sp
    36c8:	e893 0003 	ldmia.w	r3, {r0, r1}
    36cc:	e884 0003 	stmia.w	r4, {r0, r1}

    /* LED3 Port/Pin initialization */
    PORT_InitNew(LED3_PORT, LED3_PIN, &stcPortInit);
#else
    /* LED0 Port/Pin initialization */
    PORT_Init(LED0_PORT, LED0_PIN, &stcPortInit);
    36d0:	4622      	mov	r2, r4
    36d2:	2140      	movs	r1, #64	; 0x40
    36d4:	2004      	movs	r0, #4
    36d6:	f7ff fd27 	bl	3128 <PORT_Init>

    /* LED1 Port/Pin initialization */
    PORT_Init(LED1_PORT, LED1_PIN, &stcPortInit);
    36da:	4622      	mov	r2, r4
    36dc:	2180      	movs	r1, #128	; 0x80
    36de:	2000      	movs	r0, #0
    36e0:	f7ff fd22 	bl	3128 <PORT_Init>

    /* LED2 Port/Pin initialization */
    PORT_Init(LED2_PORT, LED2_PIN, &stcPortInit);
    36e4:	4622      	mov	r2, r4
    36e6:	2120      	movs	r1, #32
    36e8:	2001      	movs	r0, #1
    36ea:	f7ff fd1d 	bl	3128 <PORT_Init>

    /* LED3 Port/Pin initialization */
    PORT_Init(LED3_PORT, LED3_PIN, &stcPortInit);
    36ee:	4622      	mov	r2, r4
    36f0:	f44f 7100 	mov.w	r1, #512	; 0x200
    36f4:	2001      	movs	r0, #1
    36f6:	f7ff fd17 	bl	3128 <PORT_Init>
#endif
    while(1)
    {
        LED0_TOGGLE();
    36fa:	f04f 0940 	mov.w	r9, #64	; 0x40
    36fe:	f04f 0804 	mov.w	r8, #4
        Ddl_Delay1ms(DLY_MS);
    3702:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
        LED1_TOGGLE();
    3706:	2780      	movs	r7, #128	; 0x80
        Ddl_Delay1ms(DLY_MS);
        LED2_TOGGLE();
    3708:	2501      	movs	r5, #1
        Ddl_Delay1ms(DLY_MS);
        LED3_TOGGLE();
        Ddl_Delay1ms(DLY_MS);

        LED0_TOGGLE();
        Ddl_Delay1ms(DLY_MS/4);
    370a:	247d      	movs	r4, #125	; 0x7d
        LED0_TOGGLE();
    370c:	4649      	mov	r1, r9
    370e:	4640      	mov	r0, r8
    3710:	f7ff fe78 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS);
    3714:	4630      	mov	r0, r6
    3716:	f7ff feeb 	bl	34f0 <Ddl_Delay1ms>
        LED1_TOGGLE();
    371a:	4639      	mov	r1, r7
    371c:	2000      	movs	r0, #0
    371e:	f7ff fe71 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS);
    3722:	4630      	mov	r0, r6
    3724:	f7ff fee4 	bl	34f0 <Ddl_Delay1ms>
        LED2_TOGGLE();
    3728:	2120      	movs	r1, #32
    372a:	4628      	mov	r0, r5
    372c:	f7ff fe6a 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS);
    3730:	4630      	mov	r0, r6
    3732:	f7ff fedd 	bl	34f0 <Ddl_Delay1ms>
        LED3_TOGGLE();
    3736:	f44f 7100 	mov.w	r1, #512	; 0x200
    373a:	4628      	mov	r0, r5
    373c:	f7ff fe62 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS);
    3740:	4630      	mov	r0, r6
    3742:	f7ff fed5 	bl	34f0 <Ddl_Delay1ms>
        LED0_TOGGLE();
    3746:	4649      	mov	r1, r9
    3748:	4640      	mov	r0, r8
    374a:	f7ff fe5b 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS);
    374e:	4630      	mov	r0, r6
    3750:	f7ff fece 	bl	34f0 <Ddl_Delay1ms>
        LED1_TOGGLE();
    3754:	4639      	mov	r1, r7
    3756:	2000      	movs	r0, #0
    3758:	f7ff fe54 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS);
    375c:	4630      	mov	r0, r6
    375e:	f7ff fec7 	bl	34f0 <Ddl_Delay1ms>
        LED2_TOGGLE();
    3762:	2120      	movs	r1, #32
    3764:	4628      	mov	r0, r5
    3766:	f7ff fe4d 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS);
    376a:	4630      	mov	r0, r6
    376c:	f7ff fec0 	bl	34f0 <Ddl_Delay1ms>
        LED3_TOGGLE();
    3770:	f44f 7100 	mov.w	r1, #512	; 0x200
    3774:	4628      	mov	r0, r5
    3776:	f7ff fe45 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS);
    377a:	4630      	mov	r0, r6
    377c:	f7ff feb8 	bl	34f0 <Ddl_Delay1ms>
        LED0_TOGGLE();
    3780:	4649      	mov	r1, r9
    3782:	4640      	mov	r0, r8
    3784:	f7ff fe3e 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS/4);
    3788:	4620      	mov	r0, r4
    378a:	f7ff feb1 	bl	34f0 <Ddl_Delay1ms>
        LED1_TOGGLE();
    378e:	4639      	mov	r1, r7
    3790:	2000      	movs	r0, #0
    3792:	f7ff fe37 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS/4);
    3796:	4620      	mov	r0, r4
    3798:	f7ff feaa 	bl	34f0 <Ddl_Delay1ms>
        LED2_TOGGLE();
    379c:	2120      	movs	r1, #32
    379e:	4628      	mov	r0, r5
    37a0:	f7ff fe30 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS/4);
    37a4:	4620      	mov	r0, r4
    37a6:	f7ff fea3 	bl	34f0 <Ddl_Delay1ms>
        LED3_TOGGLE();
    37aa:	f44f 7100 	mov.w	r1, #512	; 0x200
    37ae:	4628      	mov	r0, r5
    37b0:	f7ff fe28 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS/4);
    37b4:	4620      	mov	r0, r4
    37b6:	f7ff fe9b 	bl	34f0 <Ddl_Delay1ms>

        LED0_TOGGLE();
    37ba:	4649      	mov	r1, r9
    37bc:	4640      	mov	r0, r8
    37be:	f7ff fe21 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS/4);
    37c2:	4620      	mov	r0, r4
    37c4:	f7ff fe94 	bl	34f0 <Ddl_Delay1ms>
        LED1_TOGGLE();
    37c8:	4639      	mov	r1, r7
    37ca:	2000      	movs	r0, #0
    37cc:	f7ff fe1a 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS/4);
    37d0:	4620      	mov	r0, r4
    37d2:	f7ff fe8d 	bl	34f0 <Ddl_Delay1ms>
        LED2_TOGGLE();
    37d6:	2120      	movs	r1, #32
    37d8:	4628      	mov	r0, r5
    37da:	f7ff fe13 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS/4);
    37de:	4620      	mov	r0, r4
    37e0:	f7ff fe86 	bl	34f0 <Ddl_Delay1ms>
        LED3_TOGGLE();
    37e4:	f44f 7100 	mov.w	r1, #512	; 0x200
    37e8:	4628      	mov	r0, r5
    37ea:	f7ff fe0b 	bl	3404 <PORT_Toggle>
        Ddl_Delay1ms(DLY_MS/4);
    37ee:	4620      	mov	r0, r4
    37f0:	f7ff fe7e 	bl	34f0 <Ddl_Delay1ms>
    37f4:	e78a      	b.n	370c <main+0x4c>
    37f6:	bf00      	nop
    37f8:	00003884 	andeq	r3, r0, r4, lsl #17

000037fc <Reset_Handler>:
    37fc:	f8df d054 	ldr.w	sp, [pc, #84]	; 3854 <ClearLoop1+0x16>

00003800 <CopyData>:
    3800:	4915      	ldr	r1, [pc, #84]	; (3858 <ClearLoop1+0x1a>)
    3802:	4a16      	ldr	r2, [pc, #88]	; (385c <ClearLoop1+0x1e>)
    3804:	4b16      	ldr	r3, [pc, #88]	; (3860 <ClearLoop1+0x22>)

00003806 <CopyLoop>:
    3806:	429a      	cmp	r2, r3
    3808:	bfbe      	ittt	lt
    380a:	f851 0b04 	ldrlt.w	r0, [r1], #4
    380e:	f842 0b04 	strlt.w	r0, [r2], #4
    3812:	e7f8      	blt.n	3806 <CopyLoop>

00003814 <CopyData1>:
    3814:	4913      	ldr	r1, [pc, #76]	; (3864 <ClearLoop1+0x26>)
    3816:	4a14      	ldr	r2, [pc, #80]	; (3868 <ClearLoop1+0x2a>)
    3818:	4b14      	ldr	r3, [pc, #80]	; (386c <ClearLoop1+0x2e>)

0000381a <CopyLoop1>:
    381a:	429a      	cmp	r2, r3
    381c:	bfbe      	ittt	lt
    381e:	f851 0b04 	ldrlt.w	r0, [r1], #4
    3822:	f842 0b04 	strlt.w	r0, [r2], #4
    3826:	e7f8      	blt.n	381a <CopyLoop1>

00003828 <ClearBss>:
    3828:	4911      	ldr	r1, [pc, #68]	; (3870 <ClearLoop1+0x32>)
    382a:	4a12      	ldr	r2, [pc, #72]	; (3874 <ClearLoop1+0x36>)
    382c:	2000      	movs	r0, #0

0000382e <ClearLoop>:
    382e:	4291      	cmp	r1, r2
    3830:	bfbc      	itt	lt
    3832:	f841 0b04 	strlt.w	r0, [r1], #4
    3836:	e7fa      	blt.n	382e <ClearLoop>

00003838 <ClearBss1>:
    3838:	490f      	ldr	r1, [pc, #60]	; (3878 <ClearLoop1+0x3a>)
    383a:	4a10      	ldr	r2, [pc, #64]	; (387c <ClearLoop1+0x3e>)
    383c:	2000      	movs	r0, #0

0000383e <ClearLoop1>:
    383e:	4291      	cmp	r1, r2
    3840:	bfbc      	itt	lt
    3842:	f841 0b04 	strlt.w	r0, [r1], #4
    3846:	e7fa      	blt.n	383e <ClearLoop1>
    3848:	f7fc fe3e 	bl	4c8 <SystemInit>
    384c:	f7ff ff38 	bl	36c0 <main>
    3850:	4770      	bx	lr
    3852:	70000000 	andvc	r0, r0, r0
    3856:	388c2002 	stmcc	ip, {r1, sp}
    385a:	80000000 	andhi	r0, r0, r0
    385e:	80041fff 	strdhi	r1, [r4], -pc	; <UNPREDICTABLE>
    3862:	38901fff 	ldmcc	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
    3866:	00000000 	andeq	r0, r0, r0
    386a:	0000200f 	andeq	r2, r0, pc
    386e:	8004200f 	andhi	r2, r4, pc
    3872:	821c1fff 	andshi	r1, ip, #1020	; 0x3fc
    3876:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    387a:	0000200f 	andeq	r2, r0, pc
    387e:	 	ldrb	r2, [lr, pc]!

00003880 <IRQ133_Handler>:
    3880:	e7fe      	b.n	3880 <IRQ133_Handler>
    3882:	bf00      	nop

Disassembly of section .rodata:

00003884 <__exidx_end-0x8>:
    3884:	00010001 	andeq	r0, r1, r1
    3888:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

1fff8000 <SystemCoreClock>:
1fff8000:	007a1200 	rsbseq	r1, sl, r0, lsl #4

Disassembly of section .bss:

1fff8004 <IrqHandler>:
	...

1fff8204 <pfnNmiCallback>:
static func_ptr_t pfnNmiCallback;
1fff8204:	00000000 	andeq	r0, r0, r0

1fff8208 <NVIC_ISER_BAK>:
	...

Disassembly of section .heap:

1fff8220 <__HeapBase>:
	...

Disassembly of section .stack_dummy:

1fff8220 <.stack_dummy>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	12060a02 	andne	r0, r6, #8192	; 0x2000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1b011a01 	blne	46838 <__ram_ret_data_start+0x42fa8>
  30:	22011c01 	andcs	r1, r1, #256	; 0x100
  34:	Address 0x0000000000000034 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__ram_ret_data_start+0x10cd494>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d38 	eorscc	r2, r2, r8, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	70752d33 	rsbsvc	r2, r5, r3, lsr sp
  38:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
  3c:	2e382029 	cdpcs	0, 3, cr2, cr8, cr9, {1}
  40:	20312e33 	eorscs	r2, r1, r3, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	33303730 	teqcc	r0, #48, 14	; 0xc00000
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <__ram_ret_data_start+0x806d60>
  58:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  5c:	72622d38 	rsbvc	r2, r2, #56, 26	; 0xe00
  60:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  64:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  68:	6f697369 	svcvs	0x00697369
  6c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  70:	37323033 			; <UNDEFINED> instruction: 0x37323033
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00002a17 	andeq	r2, r0, r7, lsl sl
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	0000035f 	andeq	r0, r0, pc, asr r3
      10:	0011b90c 	andseq	fp, r1, ip, lsl #18
      14:	000c5d00 	andeq	r5, ip, r0, lsl #26
      18:	00042000 	andeq	r2, r4, r0
      1c:	0000b000 	andeq	fp, r0, r0
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	00000546 	andeq	r0, r0, r6, asr #10
      2c:	00029303 	andeq	r9, r2, r3, lsl #6
      30:	182b0200 	stmdane	fp!, {r9}
      34:	00000038 	andeq	r0, r0, r8, lsr r0
      38:	44080102 	strmi	r0, [r8], #-258	; 0xfffffefe
      3c:	02000005 	andeq	r0, r0, #5
      40:	02050502 	andeq	r0, r5, #8388608	; 0x800000
      44:	1b030000 	blne	c004c <__ram_ret_data_start+0xbc7bc>
      48:	0200000e 	andeq	r0, r0, #14
      4c:	00521939 	subseq	r1, r2, r9, lsr r9
      50:	02020000 	andeq	r0, r2, #0
      54:	00159d07 	andseq	r9, r5, r7, lsl #26
      58:	16330300 	ldrtne	r0, [r3], -r0, lsl #6
      5c:	4d020000 	stcmi	0, cr0, [r2, #-0]
      60:	00006518 	andeq	r6, r0, r8, lsl r5
      64:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      68:	00000ad4 	ldrdeq	r0, [r0], -r4
      6c:	000aa903 	andeq	sl, sl, r3, lsl #18
      70:	194f0200 	stmdbne	pc, {r9}^	; <UNPREDICTABLE>
      74:	00000078 	andeq	r0, r0, r8, ror r0
      78:	66070402 	strvs	r0, [r7], -r2, lsl #8
      7c:	0200000f 	andeq	r0, r0, #15
      80:	0acf0508 	beq	ff3c14a8 <__data_end_ram_ret__+0xdf2d14a8>
      84:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      88:	000f6107 	andeq	r6, pc, r7, lsl #2
      8c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
      90:	00746e69 	rsbseq	r6, r4, r9, ror #28
      94:	6b070402 	blvs	1c10a4 <__ram_ret_data_start+0x1bd814>
      98:	0200000f 	andeq	r0, r0, #15
      9c:	0e570408 	cdpeq	4, 5, cr0, cr7, cr8, {0}
      a0:	04050000 	streq	r0, [r5], #-0
      a4:	00114806 	andseq	r4, r1, r6, lsl #16
      a8:	01650300 	cmneq	r5, r0, lsl #6
      ac:	00009417 	andeq	r9, r0, r7, lsl r4
      b0:	15650300 	strbne	r0, [r5, #-768]!	; 0xfffffd00
      b4:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
      b8:	0000650e 	andeq	r6, r0, lr, lsl #10
      bc:	0f040300 	svceq	0x00040300
      c0:	74040000 	strvc	r0, [r4], #-0
      c4:	0000650e 	andeq	r6, r0, lr, lsl #10
      c8:	04040700 	streq	r0, [r4], #-1792	; 0xfffff900
      cc:	00eb03a5 	rsceq	r0, fp, r5, lsr #7
      d0:	8d080000 	stchi	0, cr0, [r8, #-0]
      d4:	04000002 	streq	r0, [r0], #-2
      d8:	00a40ca7 	adceq	r0, r4, r7, lsr #25
      dc:	0c080000 	stceq	0, cr0, [r8], {-0}
      e0:	0400000f 	streq	r0, [r0], #-15
      e4:	00eb13a8 	rsceq	r1, fp, r8, lsr #7
      e8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      ec:	00000038 	andeq	r0, r0, r8, lsr r0
      f0:	000000fb 	strdeq	r0, [r0], -fp
      f4:	0000940a 	andeq	r9, r0, sl, lsl #8
      f8:	0b000300 	bleq	d00 <IRQ004_Handler+0xc>
      fc:	09a20408 	stmibeq	r2!, {r3, sl}
     100:	0000011f 	andeq	r0, r0, pc, lsl r1
     104:	0002710c 	andeq	r7, r2, ip, lsl #2
     108:	07a40400 	streq	r0, [r4, r0, lsl #8]!
     10c:	0000008d 	andeq	r0, r0, sp, lsl #1
     110:	00a00c00 	adceq	r0, r0, r0, lsl #24
     114:	a9040000 	stmdbge	r4, {}	; <UNPREDICTABLE>
     118:	0000c905 	andeq	ip, r0, r5, lsl #18
     11c:	03000400 	movweq	r0, #1024	; 0x400
     120:	00001107 	andeq	r1, r0, r7, lsl #2
     124:	fb03aa04 	blx	ea93e <__ram_ret_data_start+0xe70ae>
     128:	03000000 	movweq	r0, #0
     12c:	00000c8a 	andeq	r0, r0, sl, lsl #25
     130:	78191605 	ldmdavc	r9, {r0, r2, r9, sl, ip}
     134:	03000000 	movweq	r0, #0
     138:	0000148c 	andeq	r1, r0, ip, lsl #9
     13c:	43192206 	tstmi	r9, #1610612736	; 0x60000000
     140:	0d000001 	stceq	0, cr0, [r0, #-4]
     144:	00014904 	andeq	r4, r1, r4, lsl #18
     148:	084b0e00 	stmdaeq	fp, {r9, sl, fp}^
     14c:	b0030000 	andlt	r0, r3, r0
     150:	05000010 	streq	r0, [r0, #-16]
     154:	01371b23 	teqeq	r7, r3, lsr #22
     158:	200f0000 	andcs	r0, pc, r0
     15c:	1800000a 	stmdane	r0, {r1, r3}
     160:	b4083405 	strlt	r3, [r8], #-1029	; 0xfffffbfb
     164:	0c000001 	stceq	0, cr0, [r0], {1}
     168:	00000652 	andeq	r0, r0, r2, asr r6
     16c:	b4133605 	ldrlt	r3, [r3], #-1541	; 0xfffff9fb
     170:	00000001 	andeq	r0, r0, r1
     174:	006b5f10 	rsbeq	r5, fp, r0, lsl pc
     178:	8d073705 	stchi	7, cr3, [r7, #-20]	; 0xffffffec
     17c:	04000000 	streq	r0, [r0], #-0
     180:	000a3d0c 	andeq	r3, sl, ip, lsl #26
     184:	0b370500 	bleq	dc158c <__ram_ret_data_start+0xdbdcfc>
     188:	0000008d 	andeq	r0, r0, sp, lsl #1
     18c:	0bcd0c08 	bleq	ff3431b4 <__data_end_ram_ret__+0xdf2531b4>
     190:	37050000 	strcc	r0, [r5, -r0]
     194:	00008d14 	andeq	r8, r0, r4, lsl sp
     198:	010c0c00 	tsteq	ip, r0, lsl #24
     19c:	05000008 	streq	r0, [r0, #-8]
     1a0:	008d1b37 	addeq	r1, sp, r7, lsr fp
     1a4:	10100000 	andsne	r0, r0, r0
     1a8:	0500785f 	streq	r7, [r0, #-2143]	; 0xfffff7a1
     1ac:	01ba0b38 			; <UNDEFINED> instruction: 0x01ba0b38
     1b0:	00140000 	andseq	r0, r4, r0
     1b4:	015a040d 	cmpeq	sl, sp, lsl #8
     1b8:	2b090000 	blcs	2401c0 <__ram_ret_data_start+0x23c930>
     1bc:	ca000001 	bgt	1c8 <__Vectors+0x1c8>
     1c0:	0a000001 	beq	1cc <__Vectors+0x1cc>
     1c4:	00000094 	muleq	r0, r4, r0
     1c8:	390f0000 	stmdbcc	pc, {}	; <UNPREDICTABLE>
     1cc:	24000001 	strcs	r0, [r0], #-1
     1d0:	4d083c05 	stcmi	12, cr3, [r8, #-20]	; 0xffffffec
     1d4:	0c000002 	stceq	0, cr0, [r0], {2}
     1d8:	00000155 	andeq	r0, r0, r5, asr r1
     1dc:	8d093e05 	stchi	14, cr3, [r9, #-20]	; 0xffffffec
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	0006300c 	andeq	r3, r6, ip
     1e8:	093f0500 	ldmdbeq	pc!, {r8, sl}	; <UNPREDICTABLE>
     1ec:	0000008d 	andeq	r0, r0, sp, lsl #1
     1f0:	15b80c04 	ldrne	r0, [r8, #3076]!	; 0xc04
     1f4:	40050000 	andmi	r0, r5, r0
     1f8:	00008d09 	andeq	r8, r0, r9, lsl #26
     1fc:	1e0c0800 	cdpne	8, 0, cr0, cr12, cr0, {0}
     200:	0500000d 	streq	r0, [r0, #-13]
     204:	008d0941 	addeq	r0, sp, r1, asr #18
     208:	0c0c0000 	stceq	0, cr0, [ip], {-0}
     20c:	00000e8a 	andeq	r0, r0, sl, lsl #29
     210:	8d094205 	sfmhi	f4, 4, [r9, #-20]	; 0xffffffec
     214:	10000000 	andne	r0, r0, r0
     218:	0013b70c 	andseq	fp, r3, ip, lsl #14
     21c:	09430500 	stmdbeq	r3, {r8, sl}^
     220:	0000008d 	andeq	r0, r0, sp, lsl #1
     224:	0e460c14 	mcreq	12, 2, r0, cr6, cr4, {0}
     228:	44050000 	strmi	r0, [r5], #-0
     22c:	00008d09 	andeq	r8, r0, r9, lsl #26
     230:	6a0c1800 	bvs	306238 <__ram_ret_data_start+0x3029a8>
     234:	0500000e 	streq	r0, [r0, #-14]
     238:	008d0945 	addeq	r0, sp, r5, asr #18
     23c:	0c1c0000 	ldceq	0, cr0, [ip], {-0}
     240:	00001692 	muleq	r0, r2, r6
     244:	8d094605 	stchi	6, cr4, [r9, #-20]	; 0xffffffec
     248:	20000000 	andcs	r0, r0, r0
     24c:	02a31100 	adceq	r1, r3, #0, 2
     250:	01080000 	mrseq	r0, (UNDEF: 8)
     254:	92084f05 	andls	r4, r8, #5, 30
     258:	0c000002 	stceq	0, cr0, [r0], {2}
     25c:	00001685 	andeq	r1, r0, r5, lsl #13
     260:	920a5005 	andls	r5, sl, #5
     264:	00000002 	andeq	r0, r0, r2
     268:	000f8b0c 	andeq	r8, pc, ip, lsl #22
     26c:	09510500 	ldmdbeq	r1, {r8, sl}^
     270:	00000292 	muleq	r0, r2, r2
     274:	13881280 	orrne	r1, r8, #128, 4
     278:	53050000 	movwpl	r0, #20480	; 0x5000
     27c:	00012b0a 	andeq	r2, r1, sl, lsl #22
     280:	12010000 	andne	r0, r1, #0
     284:	00001484 	andeq	r1, r0, r4, lsl #9
     288:	2b0a5605 	blcs	295aa4 <__ram_ret_data_start+0x292214>
     28c:	04000001 	streq	r0, [r0], #-1
     290:	a2090001 	andge	r0, r9, #1
     294:	a2000000 	andge	r0, r0, #0
     298:	0a000002 	beq	2a8 <__Vectors_Size+0x28>
     29c:	00000094 	muleq	r0, r4, r0
     2a0:	e011001f 	ands	r0, r1, pc, lsl r0
     2a4:	9000000d 	andls	r0, r0, sp
     2a8:	08620501 	stmdaeq	r2!, {r0, r8, sl}^
     2ac:	000002e5 	andeq	r0, r0, r5, ror #5
     2b0:	0006520c 	andeq	r5, r6, ip, lsl #4
     2b4:	12630500 	rsbne	r0, r3, #0, 10
     2b8:	000002e5 	andeq	r0, r0, r5, ror #5
     2bc:	14410c00 	strbne	r0, [r1], #-3072	; 0xfffff400
     2c0:	64050000 	strvs	r0, [r5], #-0
     2c4:	00008d06 	andeq	r8, r0, r6, lsl #26
     2c8:	650c0400 	strvs	r0, [ip, #-1024]	; 0xfffffc00
     2cc:	05000006 	streq	r0, [r0, #-6]
     2d0:	02eb0966 	rsceq	r0, fp, #1671168	; 0x198000
     2d4:	0c080000 	stceq	0, cr0, [r8], {-0}
     2d8:	000002a3 	andeq	r0, r0, r3, lsr #5
     2dc:	4d1e6705 	ldcmi	7, cr6, [lr, #-20]	; 0xffffffec
     2e0:	88000002 	stmdahi	r0, {r1}
     2e4:	a2040d00 	andge	r0, r4, #0, 26
     2e8:	09000002 	stmdbeq	r0, {r1}
     2ec:	000002fb 	strdeq	r0, [r0], -fp
     2f0:	000002fb 	strdeq	r0, [r0], -fp
     2f4:	0000940a 	andeq	r9, r0, sl, lsl #8
     2f8:	0d001f00 	stceq	15, cr1, [r0, #-0]
     2fc:	00030104 	andeq	r0, r3, r4, lsl #2
     300:	7d0f1300 	stcvc	3, cr1, [pc, #-0]	; 308 <__Vectors_Size+0x88>
     304:	08000014 	stmdaeq	r0, {r2, r4}
     308:	2a087a05 	bcs	21eb24 <__ram_ret_data_start+0x21b294>
     30c:	0c000003 	stceq	0, cr0, [r0], {3}
     310:	00001054 	andeq	r1, r0, r4, asr r0
     314:	2a117b05 	bcs	45ef30 <__ram_ret_data_start+0x45b6a0>
     318:	00000003 	andeq	r0, r0, r3
     31c:	0003120c 	andeq	r1, r3, ip, lsl #4
     320:	067c0500 	ldrbteq	r0, [ip], -r0, lsl #10
     324:	0000008d 	andeq	r0, r0, sp, lsl #1
     328:	040d0004 	streq	r0, [sp], #-4
     32c:	00000038 	andeq	r0, r0, r8, lsr r0
     330:	0015cd0f 	andseq	ip, r5, pc, lsl #26
     334:	ba056800 	blt	15a33c <__ram_ret_data_start+0x156aac>
     338:	00047308 	andeq	r7, r4, r8, lsl #6
     33c:	705f1000 	subsvc	r1, pc, r0
     340:	12bb0500 	adcsne	r0, fp, #0, 10
     344:	0000032a 	andeq	r0, r0, sl, lsr #6
     348:	725f1000 	subsvc	r1, pc, #0
     34c:	07bc0500 	ldreq	r0, [ip, r0, lsl #10]!
     350:	0000008d 	andeq	r0, r0, sp, lsl #1
     354:	775f1004 	ldrbvc	r1, [pc, -r4]
     358:	07bd0500 	ldreq	r0, [sp, r0, lsl #10]!
     35c:	0000008d 	andeq	r0, r0, sp, lsl #1
     360:	0dd20c08 	ldcleq	12, cr0, [r2, #32]
     364:	be050000 	cdplt	0, 0, cr0, cr5, cr0, {0}
     368:	00003f09 	andeq	r3, r0, r9, lsl #30
     36c:	9d0c0c00 	stcls	12, cr0, [ip, #-0]
     370:	05000002 	streq	r0, [r0, #-2]
     374:	003f09bf 	ldrhteq	r0, [pc], -pc
     378:	100e0000 	andne	r0, lr, r0
     37c:	0066625f 	rsbeq	r6, r6, pc, asr r2
     380:	0211c005 	andseq	ip, r1, #5
     384:	10000003 	andne	r0, r0, r3
     388:	0014330c 	andseq	r3, r4, ip, lsl #6
     38c:	07c10500 	strbeq	r0, [r1, r0, lsl #10]
     390:	0000008d 	andeq	r0, r0, sp, lsl #1
     394:	07dc0c18 	bfieq	r0, r8, #24, #5
     398:	c8050000 	stmdagt	r5, {}	; <UNPREDICTABLE>
     39c:	0000a20a 	andeq	sl, r0, sl, lsl #4
     3a0:	ad0c1c00 	stcge	12, cr1, [ip, #-0]
     3a4:	05000000 	streq	r0, [r0, #-0]
     3a8:	05f71dca 	ldrbeq	r1, [r7, #3530]!	; 0xdca
     3ac:	0c200000 	stceq	0, cr0, [r0], #-0
     3b0:	000000b3 	strheq	r0, [r0], -r3
     3b4:	211dcc05 	tstcs	sp, r5, lsl #24
     3b8:	24000006 	strcs	r0, [r0], #-6
     3bc:	000ed20c 	andeq	sp, lr, ip, lsl #4
     3c0:	0dcf0500 	cfstr64eq	mvdx0, [pc]	; 3c8 <__Vectors_Size+0x148>
     3c4:	00000645 	andeq	r0, r0, r5, asr #12
     3c8:	066f0c28 	strbteq	r0, [pc], -r8, lsr #24
     3cc:	d0050000 	andle	r0, r5, r0
     3d0:	00065f09 	andeq	r5, r6, r9, lsl #30
     3d4:	5f102c00 	svcpl	0x00102c00
     3d8:	05006275 	streq	r6, [r0, #-629]	; 0xfffffd8b
     3dc:	030211d3 	movweq	r1, #8659	; 0x21d3
     3e0:	10300000 	eorsne	r0, r0, r0
     3e4:	0070755f 	rsbseq	r7, r0, pc, asr r5
     3e8:	2a12d405 	bcs	4b5404 <__ram_ret_data_start+0x4b1b74>
     3ec:	38000003 	stmdacc	r0, {r0, r1}
     3f0:	72755f10 	rsbsvc	r5, r5, #16, 30	; 0x40
     3f4:	07d50500 	ldrbeq	r0, [r5, r0, lsl #10]
     3f8:	0000008d 	andeq	r0, r0, sp, lsl #1
     3fc:	0d2d0c3c 	stceq	12, cr0, [sp, #-240]!	; 0xffffff10
     400:	d8050000 	stmdale	r5, {}	; <UNPREDICTABLE>
     404:	00066511 	andeq	r6, r6, r1, lsl r5
     408:	4f0c4000 	svcmi	0x000c4000
     40c:	05000001 	streq	r0, [r0, #-1]
     410:	067511d9 			; <UNDEFINED> instruction: 0x067511d9
     414:	10430000 	subne	r0, r3, r0
     418:	00626c5f 	rsbeq	r6, r2, pc, asr ip
     41c:	0211dc05 	andseq	sp, r1, #1280	; 0x500
    tmp = M4_SYSREG->CMU_CKSWR_f.CKSW;
     420:	44000003 	strmi	r0, [r0], #-3
     424:	00104b0c 	andseq	r4, r0, ip, lsl #22
     428:	07df0500 	ldrbeq	r0, [pc, r0, lsl #10]
    switch (tmp)
     42c:	0000008d 	andeq	r0, r0, sp, lsl #1
     430:	08ab0c4c 	stmiaeq	fp!, {r2, r3, r6, sl, fp}
     434:	e0050000 	and	r0, r5, r0
            SystemCoreClock = HRC_VALUE;
     438:	0000b10a 	andeq	fp, r0, sl, lsl #2
     43c:	720c5000 	andvc	r5, ip, #0
            SystemCoreClock = MRC_VALUE;
     440:	05000011 	streq	r0, [r0, #-17]	; 0xffffffef
     444:	049112e3 	ldreq	r1, [r1], #739	; 0x2e3
            SystemCoreClock = LRC_VALUE;
     448:	0c540000 	mraeq	r0, r4, acc0
     44c:	0000084c 	andeq	r0, r0, ip, asr #16
            break;
     450:	4e0ce705 	cdpmi	7, 0, cr14, cr12, cr5, {0}
            SystemCoreClock = XTAL_VALUE;
     454:	58000001 	stmdapl	r0, {r0}
            break;
     458:	000d960c 	andeq	r9, sp, ip, lsl #12
            SystemCoreClock = XTAL32_VALUE;
     45c:	0ee90500 	cdpeq	5, 14, cr0, cr9, cr0, {0}
     460:	0000011f 	andeq	r0, r0, pc, lsl r1
            pllsource = M4_SYSREG->CMU_PLLCFGR_f.PLLSRC;
     464:	09210c5c 	stmdbeq	r1!, {r2, r3, r4, r6, sl, fp}
     468:	ea050000 	b	140470 <__ram_ret_data_start+0x13cbe0>
            plln = M4_SYSREG->CMU_PLLCFGR_f.MPLLN;
     46c:	00008d09 	andeq	r8, r0, r9, lsl #26
     470:	14006400 	strne	r6, [r0], #-1024	; 0xfffffc00
            pllp = M4_SYSREG->CMU_PLLCFGR_f.MPLLP;
     474:	0000008d 	andeq	r0, r0, sp, lsl #1
            pllm = M4_SYSREG->CMU_PLLCFGR_f.MPLLM;
     478:	00000491 	muleq	r0, r1, r4
     47c:	00049115 	andeq	r9, r4, r5, lsl r1
            if (0ul == pllsource)
     480:	00a21500 	adceq	r1, r2, r0, lsl #10
     484:	e5150000 	ldr	r0, [r5, #-0]
                SystemCoreClock = (XTAL_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     488:	15000005 	strne	r0, [r0, #-5]
     48c:	0000008d 	andeq	r0, r0, sp, lsl #1
     490:	9c040d00 	stcls	13, cr0, [r4], {-0}
     494:	16000004 	strne	r0, [r0], -r4
     498:	00000491 	muleq	r0, r1, r4
     49c:	0005e917 	andeq	lr, r5, r7, lsl r9
                SystemCoreClock = (HRC_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     4a0:	05042800 	streq	r2, [r4, #-2048]	; 0xfffff800
     4a4:	e5080265 	str	r0, [r8, #-613]	; 0xfffffd9b
     4a8:	18000005 	stmdane	r0, {r0, r2}
     4ac:	00000cb2 			; <UNDEFINED> instruction: 0x00000cb2
     4b0:	07026705 	streq	r6, [r2, -r5, lsl #14]
}
     4b4:	0000008d 	andeq	r0, r0, sp, lsl #1
     4b8:	06d51800 	ldrbeq	r1, [r5], r0, lsl #16
     4bc:	6c050000 	stcvs	0, cr0, [r5], {-0}
     4c0:	06d10b02 	ldrbeq	r0, [r1], r2, lsl #22
     4c4:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
{
     4c8:	000004f8 	strdeq	r0, [r0], -r8
    SystemCoreClockUpdate();
     4cc:	14026c05 	strne	r6, [r2], #-3077	; 0xfffff3fb
{
     4d0:	000006d1 	ldrdeq	r0, [r0], -r1
        NVIC_ISER_BAK[u8Cnt] = NVIC->ISER[u8Cnt];
     4d4:	0d751808 	ldcleq	8, cr1, [r5, #-32]!	; 0xffffffe0
     4d8:	6c050000 	stcvs	0, cr0, [r5], {-0}
     4dc:	06d11e02 	ldrbeq	r1, [r1], r2, lsl #28
     4e0:	180c0000 	stmdane	ip, {}	; <UNPREDICTABLE>
     4e4:	0000143c 	andeq	r1, r0, ip, lsr r4
     4e8:	08026e05 	stmdaeq	r2, {r0, r2, r9, sl, fp, sp, lr}
     4ec:	0000008d 	andeq	r0, r0, sp, lsl #1
     4f0:	0ab41810 	beq	fed06538 <__data_end_ram_ret__+0xdec16538>
     4f4:	6f050000 	svcvs	0x00050000
     4f8:	08d10802 	ldmeq	r1, {r1, fp}^
     4fc:	18140000 	ldmdane	r4, {}	; <UNPREDICTABLE>
     500:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
  __ASM volatile ("dsb 0xF":::"memory");
     504:	07027205 	streq	r7, [r2, -r5, lsl #4]
  __ASM volatile ("isb 0xF":::"memory");
     508:	0000008d 	andeq	r0, r0, sp, lsl #1
    for (u8Cnt = 128u; u8Cnt < 144u; u8Cnt++)
     50c:	14c61830 	strbne	r1, [r6], #2096	; 0x830
     510:	73050000 	movwvc	r0, #20480	; 0x5000
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     514:	08e61602 	stmiaeq	r6!, {r1, r9, sl, ip}^
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     518:	18340000 	ldmdane	r4!, {}	; <UNPREDICTABLE>
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     51c:	00000916 	andeq	r0, r0, r6, lsl r9
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     520:	07027505 	streq	r7, [r2, -r5, lsl #10]
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     524:	0000008d 	andeq	r0, r0, sp, lsl #1
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     528:	0a451838 	beq	1146610 <__ram_ret_data_start+0x1142d80>
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     52c:	77050000 	strvc	r0, [r5, -r0]
            switch (stcIntSel->INTSEL)
     530:	08f70a02 	ldmeq	r7!, {r1, r9, fp}^
     534:	183c0000 	ldmdane	ip!, {}	; <UNPREDICTABLE>
     538:	0000506c 	andeq	r5, r0, ip, rrx
     53c:	13027a05 	movwne	r7, #10757	; 0x2a05
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN4)
     540:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     544:	03021840 	movweq	r1, #10304	; 0x2840
     548:	7b050000 	blvc	140550 <__ram_ret_data_start+0x13ccc0>
     54c:	008d0702 	addeq	r0, sp, r2, lsl #14
     550:	18440000 	stmdane	r4, {}^	; <UNPREDICTABLE>
     554:	00000903 	andeq	r0, r0, r3, lsl #18
     558:	13027c05 	movwne	r7, #11269	; 0x2c05
     55c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
  __ASM volatile ("dsb 0xF":::"memory");
     560:	0b921848 	bleq	fe486688 <__data_end_ram_ret__+0xde396688>
  __ASM volatile ("isb 0xF":::"memory");
     564:	7d050000 	stcvc	0, cr0, [r5, #-0]
            switch (stcIntSel->INTSEL)
     568:	08fd1402 	ldmeq	sp!, {r1, sl, ip}^
     56c:	184c0000 	stmdane	ip, {}^	; <UNPREDICTABLE>
     570:	000000d6 	ldrdeq	r0, [r0], -r6
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN1)
     574:	07028005 	streq	r8, [r2, -r5]
     578:	0000008d 	andeq	r0, r0, sp, lsl #1
     57c:	08b31850 	ldmeq	r3!, {r4, r6, fp, ip}
     580:	81050000 	mrshi	r0, (UNDEF: 5)
     584:	05e50902 	strbeq	r0, [r5, #2306]!	; 0x902
     588:	18540000 	ldmdane	r4, {}^	; <UNPREDICTABLE>
     58c:	00000d28 	andeq	r0, r0, r8, lsr #26
  __ASM volatile ("dsb 0xF":::"memory");
     590:	0702a405 	streq	sl, [r2, -r5, lsl #8]
  __ASM volatile ("isb 0xF":::"memory");
     594:	000008ac 	andeq	r0, r0, ip, lsr #17
     598:	0de01958 			; <UNDEFINED> instruction: 0x0de01958
            switch (stcIntSel->INTSEL)
     59c:	a8050000 	stmdage	r5, {}	; <UNPREDICTABLE>
     5a0:	02e51302 	rsceq	r1, r5, #134217728	; 0x8000000
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN7)
     5a4:	01480000 	mrseq	r0, (UNDEF: 72)
     5a8:	000c1e19 	andeq	r1, ip, r9, lsl lr
     5ac:	02a90500 	adceq	r0, r9, #0, 10
     5b0:	0002a212 	andeq	sl, r2, r2, lsl r2
     5b4:	19014c00 	stmdbne	r1, {sl, fp, lr}
     5b8:	0000086e 	andeq	r0, r0, lr, ror #16
     5bc:	0c02ad05 	stceq	13, cr10, [r2], {5}
  __ASM volatile ("dsb 0xF":::"memory");
     5c0:	0000090e 	andeq	r0, r0, lr, lsl #18
  __ASM volatile ("isb 0xF":::"memory");
     5c4:	411902dc 			; <UNDEFINED> instruction: 0x411902dc
     5c8:	0500000b 	streq	r0, [r0, #-11]
            switch (stcIntSel->INTSEL)
     5cc:	921002b2 	andsls	r0, r0, #536870923	; 0x2000000b
     5d0:	e0000006 	and	r0, r0, r6
     5d4:	00a81902 	adceq	r1, r8, r2, lsl #18
     5d8:	b4050000 	strlt	r0, [r5], #-0
     5dc:	091a0a02 	ldmdbeq	sl, {r1, r9, fp}
     5e0:	02ec0000 	rsceq	r0, ip, #0
     5e4:	eb040d00 	bl	1039ec <__ram_ret_data_start+0x10015c>
     5e8:	02000005 	andeq	r0, r0, #5
     5ec:	054d0801 	strbeq	r0, [sp, #-2049]	; 0xfffff7ff
     5f0:	eb160000 	bl	5805f8 <__ram_ret_data_start+0x57cd68>
     5f4:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
     5f8:	00047304 	andeq	r7, r4, r4, lsl #6
    for (u8Cnt = 0u; u8Cnt < 128u; u8Cnt++)
     5fc:	008d1400 	addeq	r1, sp, r0, lsl #8
     600:	061b0000 	ldreq	r0, [fp], -r0
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * u8Cnt));
     604:	91150000 	tstls	r5, r0
     608:	15000004 	strne	r0, [r0, #-4]
        u32WakeupSrc = stcIntSel->INTSEL;
     60c:	000000a2 	andeq	r0, r0, r2, lsr #1
     610:	00061b15 	andeq	r1, r6, r5, lsl fp
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     614:	008d1500 	addeq	r1, sp, r0, lsl #10
     618:	0d000000 	stceq	0, cr0, [r0, #-0]
     61c:	0005f204 	andeq	pc, r5, r4, lsl #4
     620:	fd040d00 	stc2	13, cr0, [r4, #-0]
     624:	14000005 	strne	r0, [r0], #-5
     628:	000000bd 	strheq	r0, [r0], -sp
     62c:	00000645 	andeq	r0, r0, r5, asr #12
     630:	00049115 	andeq	r9, r4, r5, lsl r1
     634:	00a21500 	adceq	r1, r2, r0, lsl #10
     638:	bd150000 	ldclt	0, cr0, [r5, #-0]
     63c:	15000000 	strne	r0, [r0, #-0]
            switch (stcIntSel->INTSEL)
     640:	0000008d 	andeq	r0, r0, sp, lsl #1
     644:	27040d00 	strcs	r0, [r4, -r0, lsl #26]
     648:	14000006 	strne	r0, [r0], #-6
     64c:	0000008d 	andeq	r0, r0, sp, lsl #1
     650:	0000065f 	andeq	r0, r0, pc, asr r6
     654:	00049115 	andeq	r9, r4, r5, lsl r1
     658:	00a21500 	adceq	r1, r2, r0, lsl #10
     65c:	0d000000 	stceq	0, cr0, [r0, #-0]
     660:	00064b04 	andeq	r4, r6, r4, lsl #22
     664:	00380900 	eorseq	r0, r8, r0, lsl #18
     668:	06750000 	ldrbteq	r0, [r5], -r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN9)
     66c:	940a0000 	strls	r0, [sl], #-0
     670:	02000000 	andeq	r0, r0, #0
     674:	00380900 	eorseq	r0, r8, r0, lsl #18
     678:	06850000 	streq	r0, [r5], r0
     67c:	940a0000 	strls	r0, [sl], #-0
     680:	00000000 	andeq	r0, r0, r0
     684:	10da0600 	sbcsne	r0, sl, r0, lsl #12
     688:	24050000 	strcs	r0, [r5], #-0
  __ASM volatile ("dsb 0xF":::"memory");
     68c:	03301a01 	teqeq	r0, #4096	; 0x1000
  __ASM volatile ("isb 0xF":::"memory");
     690:	ba1a0000 	blt	680698 <__ram_ret_data_start+0x67ce08>
            switch (stcIntSel->INTSEL)
     694:	0c00000b 	stceq	0, cr0, [r0], {11}
     698:	08012805 	stmdaeq	r1, {r0, r2, fp, sp}
     69c:	000006cb 	andeq	r0, r0, fp, asr #13
     6a0:	00065218 	andeq	r5, r6, r8, lsl r2
                    if (Reset == bM4_INTC_WUPEN_RTCALMWUEN)
     6a4:	012a0500 			; <UNDEFINED> instruction: 0x012a0500
     6a8:	0006cb11 	andeq	ip, r6, r1, lsl fp
     6ac:	06180000 	ldreq	r0, [r8], -r0
     6b0:	0500000b 	streq	r0, [r0, #-11]
     6b4:	8d07012b 	stfhis	f0, [r7, #-172]	; 0xffffff54
     6b8:	04000000 	streq	r0, [r0], #-0
     6bc:	0008c218 	andeq	ip, r8, r8, lsl r2
     6c0:	012c0500 			; <UNDEFINED> instruction: 0x012c0500
  __ASM volatile ("dsb 0xF":::"memory");
     6c4:	0006d10b 	andeq	sp, r6, fp, lsl #2
  __ASM volatile ("isb 0xF":::"memory");
     6c8:	0d000800 	stceq	8, cr0, [r0, #-0]
            switch (stcIntSel->INTSEL)
     6cc:	00069204 	andeq	r9, r6, r4, lsl #4
     6d0:	85040d00 	strhi	r0, [r4, #-3328]	; 0xfffff300
     6d4:	1a000006 	bne	6f4 <enNvicBackup+0x224>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN14)
     6d8:	000002cf 	andeq	r0, r0, pc, asr #5
     6dc:	0144050e 	cmpeq	r4, lr, lsl #10
     6e0:	00071008 	andeq	r1, r7, r8
     6e4:	01841800 	orreq	r1, r4, r0, lsl #16
     6e8:	45050000 	strmi	r0, [r5, #-0]
     6ec:	07101201 	ldreq	r1, [r0, -r1, lsl #4]
     6f0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  __ASM volatile ("dsb 0xF":::"memory");
     6f4:	0000022d 	andeq	r0, r0, sp, lsr #4
  __ASM volatile ("isb 0xF":::"memory");
     6f8:	12014605 	andne	r4, r1, #5242880	; 0x500000
     6fc:	00000710 	andeq	r0, r0, r0, lsl r7
            switch (stcIntSel->INTSEL)
     700:	156c1806 	strbne	r1, [ip, #-2054]!	; 0xfffff7fa
     704:	47050000 	strmi	r0, [r5, -r0]
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     708:	00521201 	subseq	r1, r2, r1, lsl #4
     70c:	000c0000 	andeq	r0, ip, r0
     710:	00005209 	andeq	r5, r0, r9, lsl #4
     714:	00072000 	andeq	r2, r7, r0
     718:	00940a00 	addseq	r0, r4, r0, lsl #20
     71c:	00020000 	andeq	r0, r2, r0
     720:	8505d01b 	strhi	sp, [r5, #-27]	; 0xffffffe5
     724:	08350702 	ldmdaeq	r5!, {r1, r8, r9, sl}
  __ASM volatile ("dsb 0xF":::"memory");
     728:	b6180000 	ldrlt	r0, [r8], -r0
  __ASM volatile ("isb 0xF":::"memory");
     72c:	05000004 	streq	r0, [r0, #-4]
                    if (Reset == bM4_INTC_WUPEN_SCIWEN)
     730:	94180287 	ldrls	r0, [r8], #-647	; 0xfffffd79
     734:	00000000 	andeq	r0, r0, r0
     738:	00106c18 	andseq	r6, r0, r8, lsl ip
     73c:	02880500 	addeq	r0, r8, #0, 10
     740:	0005e512 	andeq	lr, r5, r2, lsl r5
     744:	c9180400 	ldmdbgt	r8, {sl}
     748:	05000000 	streq	r0, [r0, #-0]
     74c:	35100289 	ldrcc	r0, [r0, #-649]	; 0xfffffd77
  __ASM volatile ("dsb 0xF":::"memory");
     750:	08000008 	stmdaeq	r0, {r3}
  __ASM volatile ("isb 0xF":::"memory");
     754:	00035018 	andeq	r5, r3, r8, lsl r0
                    if (Reset == bM4_INTC_WUPEN_TMR0WUEN)
     758:	028a0500 	addeq	r0, sl, #0, 10
     75c:	0001ca17 	andeq	ip, r1, r7, lsl sl
     760:	22182400 	andscs	r2, r8, #0, 8
     764:	05000001 	streq	r0, [r0, #-1]
     768:	8d0f028b 	sfmhi	f0, 4, [pc, #-556]	; 544 <enNvicBackup+0x74>
     76c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     770:	00064d18 	andeq	r4, r6, r8, lsl sp
     774:	028c0500 	addeq	r0, ip, #0, 10
  __ASM volatile ("dsb 0xF":::"memory");
     778:	0000862c 	andeq	r8, r0, ip, lsr #12
  __ASM volatile ("isb 0xF":::"memory");
     77c:	43185000 	tstmi	r8, #0
     780:	05000011 	streq	r0, [r0, #-17]	; 0xffffffef
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     784:	d71a028d 	ldrle	r0, [sl, -sp, lsl #5]
     788:	58000006 	stmdapl	r0, {r1, r2}
     78c:	00131118 	andseq	r1, r3, r8, lsl r1
     790:	028e0500 	addeq	r0, lr, #0, 10
     794:	00011f16 	andeq	r1, r1, r6, lsl pc
     798:	24186800 	ldrcs	r6, [r8], #-2048	; 0xfffff800
     79c:	0500000f 	streq	r0, [r0, #-15]
     7a0:	1f16028f 	svcne	0x0016028f
  __ASM volatile ("dsb 0xF":::"memory");
     7a4:	70000001 	andvc	r0, r0, r1
  __ASM volatile ("isb 0xF":::"memory");
     7a8:	000d8818 	andeq	r8, sp, r8, lsl r8
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     7ac:	02900500 	addseq	r0, r0, #0, 10
     7b0:	00011f16 	andeq	r1, r1, r6, lsl pc
     7b4:	5e187800 	cdppl	8, 1, cr7, cr8, cr0, {0}
     7b8:	05000001 	streq	r0, [r0, #-1]
     7bc:	45100291 	ldrmi	r0, [r0, #-657]	; 0xfffffd6f
     7c0:	80000008 	andhi	r0, r0, r8
     7c4:	00000a18 	andeq	r0, r0, r8, lsl sl
     7c8:	02920500 	addseq	r0, r2, #0, 10
  __ASM volatile ("dsb 0xF":::"memory");
     7cc:	00085510 	andeq	r5, r8, r0, lsl r5
  __ASM volatile ("isb 0xF":::"memory");
     7d0:	f8188800 			; <UNDEFINED> instruction: 0xf8188800
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     7d4:	05000001 	streq	r0, [r0, #-1]
     7d8:	8d0f0293 	sfmhi	f0, 4, [pc, #-588]	; 594 <enNvicBackup+0xc4>
     7dc:	a0000000 	andge	r0, r0, r0
     7e0:	0002d718 	andeq	sp, r2, r8, lsl r7
     7e4:	02940500 	addseq	r0, r4, #0, 10
     7e8:	00011f16 	andeq	r1, r1, r6, lsl pc
     7ec:	8d18a400 	cfldrshi	mvf10, [r8, #-0]
     7f0:	05000010 	streq	r0, [r0, #-16]
  __ASM volatile ("dsb 0xF":::"memory");
     7f4:	1f160295 	svcne	0x00160295
  __ASM volatile ("isb 0xF":::"memory");
     7f8:	ac000001 	stcge	0, cr0, [r0], {1}
     7fc:	0005d818 	andeq	sp, r5, r8, lsl r8
     800:	02960500 	addseq	r0, r6, #0, 10
     804:	00011f16 	andeq	r1, r1, r6, lsl pc
     808:	f818b400 			; <UNDEFINED> instruction: 0xf818b400
     80c:	0500000c 	streq	r0, [r0, #-12]
     810:	1f160297 	svcne	0x00160297
     814:	bc000001 	stclt	0, cr0, [r0], {1}
     818:	00013e18 	andeq	r3, r1, r8, lsl lr
     81c:	02980500 	addseq	r0, r8, #0, 10
     820:	00011f16 	andeq	r1, r1, r6, lsl pc
     824:	b018c400 	andslt	ip, r8, r0, lsl #8
     828:	0500000c 	streq	r0, [r0, #-12]
     82c:	8d080299 	sfmhi	f0, 4, [r8, #-612]	; 0xfffffd9c
     830:	cc000000 	stcgt	0, cr0, [r0], {-0}
     834:	05eb0900 	strbeq	r0, [fp, #2304]!	; 0x900
     838:	08450000 	stmdaeq	r5, {}^	; <UNPREDICTABLE>
     83c:	940a0000 	strls	r0, [sl], #-0
     840:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     844:	05eb0900 	strbeq	r0, [fp, #2304]!	; 0x900
     848:	08550000 	ldmdaeq	r5, {}^	; <UNPREDICTABLE>
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     84c:	940a0000 	strls	r0, [sl], #-0
     850:	07000000 	streq	r0, [r0, -r0]
     854:	05eb0900 	strbeq	r0, [fp, #2304]!	; 0x900
     858:	08650000 	stmdaeq	r5!, {}^	; <UNPREDICTABLE>
     85c:	940a0000 	strls	r0, [sl], #-0
     860:	17000000 	strne	r0, [r0, -r0]
     864:	05f01b00 	ldrbeq	r1, [r0, #2816]!	; 0xb00
     868:	8c07029e 	sfmhi	f0, 4, [r7], {158}	; 0x9e
  __ASM volatile ("dsb 0xF":::"memory");
     86c:	18000008 	stmdane	r0, {r3}
  __ASM volatile ("isb 0xF":::"memory");
     870:	000014a2 	andeq	r1, r0, r2, lsr #9
     874:	1b02a105 	blne	a8c90 <__ram_ret_data_start+0xa5400>
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     878:	0000088c 	andeq	r0, r0, ip, lsl #17
     87c:	0b491800 	bleq	1246884 <__ram_ret_data_start+0x1242ff4>
     880:	a2050000 	andge	r0, r5, #0
     884:	089c1802 	ldmeq	ip, {r1, fp, ip}
     888:	00780000 	rsbseq	r0, r8, r0
     88c:	00032a09 	andeq	r2, r3, r9, lsl #20
     890:	00089c00 	andeq	r9, r8, r0, lsl #24
  __ASM volatile ("dsb 0xF":::"memory");
     894:	00940a00 	addseq	r0, r4, r0, lsl #20
  __ASM volatile ("isb 0xF":::"memory");
     898:	001d0000 	andseq	r0, sp, r0
     89c:	00009409 	andeq	r9, r0, r9, lsl #8
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN0)
     8a0:	0008ac00 	andeq	sl, r8, r0, lsl #24
     8a4:	00940a00 	addseq	r0, r4, r0, lsl #20
     8a8:	001d0000 	andseq	r0, sp, r0
     8ac:	8305f01c 	movwhi	pc, #20508	; 0x501c	; <UNPREDICTABLE>
     8b0:	08d10302 	ldmeq	r1, {r1, r8, r9}^
     8b4:	e91d0000 	ldmdb	sp, {}	; <UNPREDICTABLE>
     8b8:	05000005 	streq	r0, [r0, #-5]
     8bc:	200b029a 	mulcs	fp, sl, r2
  __ASM volatile ("dsb 0xF":::"memory");
     8c0:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
  __ASM volatile ("isb 0xF":::"memory");
     8c4:	00000131 	andeq	r0, r0, r1, lsr r1
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN2)
     8c8:	0b02a305 	bleq	a94e4 <__ram_ret_data_start+0xa5c54>
     8cc:	00000865 	andeq	r0, r0, r5, ror #16
     8d0:	05eb0900 	strbeq	r0, [fp, #2304]!	; 0x900
     8d4:	08e10000 	stmiaeq	r1!, {}^	; <UNPREDICTABLE>
     8d8:	940a0000 	strls	r0, [sl], #-0
     8dc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     8e0:	00950e00 	addseq	r0, r5, r0, lsl #28
     8e4:	040d0000 	streq	r0, [sp], #-0
  __ASM volatile ("dsb 0xF":::"memory");
     8e8:	000008e1 	andeq	r0, r0, r1, ror #17
  __ASM volatile ("isb 0xF":::"memory");
     8ec:	0008f71e 	andeq	pc, r8, lr, lsl r7	; <UNPREDICTABLE>
     8f0:	04911500 	ldreq	r1, [r1], #1280	; 0x500
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN3)
     8f4:	0d000000 	stceq	0, cr0, [r0, #-0]
     8f8:	0008ec04 	andeq	lr, r8, r4, lsl #24
     8fc:	b4040d00 	strlt	r0, [r4], #-3328	; 0xfffff300
     900:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
     904:	0000090e 	andeq	r0, r0, lr, lsl #18
     908:	00008d15 	andeq	r8, r0, r5, lsl sp
     90c:	040d0000 	streq	r0, [sp], #-0
     910:	00000914 	andeq	r0, r0, r4, lsl r9
  __ASM volatile ("dsb 0xF":::"memory");
     914:	0903040d 	stmdbeq	r3, {r0, r2, r3, sl}
  __ASM volatile ("isb 0xF":::"memory");
     918:	85090000 	strhi	r0, [r9, #-0]
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN5)
     91c:	2a000006 	bcs	93c <enNvicBackup+0x46c>
     920:	0a000009 	beq	94c <enNvicBackup+0x47c>
     924:	00000094 	muleq	r0, r4, r0
     928:	fc1f0002 	ldc2	0, cr0, [pc], {2}
     92c:	05000005 	streq	r0, [r0, #-5]
     930:	91170333 	tstls	r7, r3, lsr r3
     934:	1f000004 	svcne	0x00000004
     938:	000005f5 	strdeq	r0, [r0], -r5
  __ASM volatile ("dsb 0xF":::"memory");
     93c:	1d033405 	cfstrsne	mvf3, [r3, #-20]	; 0xffffffec
  __ASM volatile ("isb 0xF":::"memory");
     940:	00000497 	muleq	r0, r7, r4
     944:	00029503 	andeq	r9, r2, r3, lsl #10
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN6)
     948:	13180700 	tstne	r8, #0, 14
     94c:	0000002c 	andeq	r0, r0, ip, lsr #32
     950:	00094420 	andeq	r4, r9, r0, lsr #8
     954:	0e1d0300 	cdpeq	3, 1, cr0, cr13, cr0, {0}
     958:	24070000 	strcs	r0, [r7], #-0
     95c:	00004614 	andeq	r4, r0, r4, lsl r6
     960:	09552000 	ldmdbeq	r5, {sp}^
     964:	35030000 	strcc	r0, [r3, #-0]
  __ASM volatile ("dsb 0xF":::"memory");
     968:	07000016 	smladeq	r0, r6, r0, r0
  __ASM volatile ("isb 0xF":::"memory");
     96c:	0059132c 	subseq	r1, r9, ip, lsr #6
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN8)
     970:	66200000 	strtvs	r0, [r0], -r0
     974:	03000009 	movweq	r0, #9
     978:	00000aab 	andeq	r0, r0, fp, lsr #21
     97c:	6c143007 	ldcvs	0, cr3, [r4], {7}
     980:	20000000 	andcs	r0, r0, r0
     984:	00000977 	andeq	r0, r0, r7, ror r9
     988:	0c040402 	cfstrseq	mvf0, [r4], {2}
     98c:	02000003 	andeq	r0, r0, #3
  __ASM volatile ("dsb 0xF":::"memory");
     990:	0e5c0408 	cdpeq	4, 5, cr0, cr12, cr8, {0}
  __ASM volatile ("isb 0xF":::"memory");
     994:	c01f0000 	andsgt	r0, pc, r0
     998:	0800000b 	stmdaeq	r0, {r0, r1, r3}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN10)
     99c:	72190804 	andsvc	r0, r9, #4, 16	; 0x40000
     9a0:	1b000009 	blne	9cc <enNvicBackup+0x4fc>
     9a4:	0ff30902 	svceq	0x00f30902
     9a8:	0009f209 	andeq	pc, r9, r9, lsl #4
     9ac:	10662100 	rsbne	r2, r6, r0, lsl #2
     9b0:	f5090000 			; <UNDEFINED> instruction: 0xf5090000
     9b4:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
     9b8:	01020000 	mrseq	r0, (UNDEF: 2)
  __ASM volatile ("dsb 0xF":::"memory");
     9bc:	4021000f 	eormi	r0, r1, pc
  __ASM volatile ("isb 0xF":::"memory");
     9c0:	09000015 	stmdbeq	r0, {r0, r2, r4}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN11)
     9c4:	61130ff6 			; <UNDEFINED> instruction: 0x61130ff6
     9c8:	02000009 	andeq	r0, r0, #9
     9cc:	21000e01 	tstcs	r0, r1, lsl #28
     9d0:	00000626 	andeq	r0, r0, r6, lsr #12
     9d4:	0e0ff709 	cdpeq	7, 0, cr15, cr15, cr9, {0}
     9d8:	00000955 	andeq	r0, r0, r5, asr r9
     9dc:	00010d02 	andeq	r0, r1, r2, lsl #26
     9e0:	009a1021 	addseq	r1, sl, r1, lsr #32
  __ASM volatile ("dsb 0xF":::"memory");
     9e4:	0ff80900 	svceq	0x00f80900
  __ASM volatile ("isb 0xF":::"memory");
     9e8:	00096113 	andeq	r6, r9, r3, lsl r1
     9ec:	00010200 	andeq	r0, r1, r0, lsl #4
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     9f0:	ec060000 	stc	0, cr0, [r6], {-0}
     9f4:	09000013 	stmdbeq	r0, {r0, r1, r4}
     9f8:	a3030ff9 	movwge	r0, #16377	; 0x3ff9
     9fc:	1b000009 	blne	a28 <enNvicBackup+0x558>
     a00:	0ffb0902 	svceq	0x00fb0902
     a04:	000a2c09 	andeq	r2, sl, r9, lsl #24
     a08:	00842100 	addeq	r2, r4, r0, lsl #2
     a0c:	fd090000 	stc2	0, cr0, [r9, #-0]
  __ASM volatile ("dsb 0xF":::"memory");
     a10:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
  __ASM volatile ("isb 0xF":::"memory");
     a14:	04020000 	streq	r0, [r2], #-0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN13)
     a18:	5c21000c 	stcpl	0, cr0, [r1], #-48	; 0xffffffd0
     a1c:	09000005 	stmdbeq	r0, {r0, r2}
     a20:	550e0ffe 	strpl	r0, [lr, #-4094]	; 0xfffff002
     a24:	02000009 	andeq	r0, r0, #9
     a28:	0000000c 	andeq	r0, r0, ip
     a2c:	0007bb06 	andeq	fp, r7, r6, lsl #22
     a30:	0fff0900 	svceq	0x00ff0900
     a34:	0009ff03 	andeq	pc, r9, r3, lsl #30
  __ASM volatile ("dsb 0xF":::"memory");
     a38:	09021b00 	stmdbeq	r2, {r8, r9, fp, ip}
  __ASM volatile ("isb 0xF":::"memory");
     a3c:	88091001 	stmdahi	r9, {r0, ip}
     a40:	2100000a 	tstcs	r0, sl
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN15)
     a44:	00001473 	andeq	r1, r0, r3, ror r4
     a48:	13100309 	tstne	r0, #603979776	; 0x24000000
     a4c:	00000961 	andeq	r0, r0, r1, ror #18
     a50:	000c0402 	andeq	r0, ip, r2, lsl #8
     a54:	000ac521 	andeq	ip, sl, r1, lsr #10
     a58:	10040900 	andne	r0, r4, r0, lsl #18
     a5c:	00096113 	andeq	r6, r9, r3, lsl r1
     a60:	08040200 	stmdaeq	r4, {r9}
  __ASM volatile ("dsb 0xF":::"memory");
     a64:	02672100 	rsbeq	r2, r7, #0, 2
  __ASM volatile ("isb 0xF":::"memory");
     a68:	05090000 	streq	r0, [r9, #-0]
    en_result_t enRet = Ok;
     a6c:	09611310 	stmdbeq	r1!, {r4, r8, r9, ip}^
}
     a70:	04020000 	streq	r0, [r2], #-0
    return enRet;
     a74:	c5210004 	strgt	r0, [r1, #-4]!
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     a78:	09000002 	stmdbeq	r0, {r1}
     a7c:	61131006 	tstvs	r3, r6
     a80:	02000009 	andeq	r0, r0, #9
        else if (INT_MAX != stcIntSel->INTSEL)
     a84:	00000004 	andeq	r0, r0, r4
     a88:	00160506 	andseq	r0, r6, r6, lsl #10
     a8c:	10070900 	andne	r0, r7, r0, lsl #18
     a90:	000a3903 	andeq	r3, sl, r3, lsl #18
     a94:	09041b00 	stmdbeq	r4, {r8, r9, fp, ip}
     a98:	4a091009 	bmi	244ac4 <__ram_ret_data_start+0x241234>
     a9c:	2100000b 	tstcs	r0, fp
     aa0:	00000823 	andeq	r0, r0, r3, lsr #16
     aa4:	13100b09 	tstne	r0, #9216	; 0x2400
     aa8:	00000983 	andeq	r0, r0, r3, lsl #19
  __ASM volatile ("dsb 0xF":::"memory");
     aac:	001f0104 	andseq	r0, pc, r4, lsl #2
  __ASM volatile ("isb 0xF":::"memory");
     ab0:	00082b21 	andeq	r2, r8, r1, lsr #22
     ab4:	100c0900 	andne	r0, ip, r0, lsl #18
     ab8:	00098313 	andeq	r8, r9, r3, lsl r3
     abc:	1e010400 	cfcpysne	mvf0, mvf1
     ac0:	08332100 	ldmdaeq	r3!, {r8, sp}
     ac4:	0d090000 	stceq	0, cr0, [r9, #-0]
     ac8:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
     acc:	01040000 	mrseq	r0, (UNDEF: 4)
     ad0:	3b21001d 	blcc	840b4c <__ram_ret_data_start+0x83d2bc>
     ad4:	09000008 	stmdbeq	r0, {r3}
     ad8:	8313100e 	tsthi	r3, #14
     adc:	04000009 	streq	r0, [r0], #-9
        NVIC->ISER[u8Cnt] = NVIC_ISER_BAK[u8Cnt];
     ae0:	21001c01 	tstcs	r0, r1, lsl #24
     ae4:	00000843 	andeq	r0, r0, r3, asr #16
     ae8:	13100f09 	tstne	r0, #9, 30	; 0x24
     aec:	00000983 	andeq	r0, r0, r3, lsl #19
     af0:	001b0104 	andseq	r0, fp, r4, lsl #2
     af4:	00098f21 	andeq	r8, r9, r1, lsr #30
}
     af8:	10100900 	andsne	r0, r0, r0, lsl #18
     afc:	00098313 	andeq	r8, r9, r3, lsl r3
     b00:	1a010400 	bne	41b08 <__ram_ret_data_start+0x3e278>
{
     b04:	08522100 	ldmdaeq	r2, {r8, sp}^
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b08:	11090000 	mrsne	r0, (UNDEF: 9)
     b0c:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
     b10:	01040000 	mrseq	r0, (UNDEF: 4)
     b14:	a1210019 			; <UNDEFINED> instruction: 0xa1210019
     b18:	09000009 	stmdbeq	r0, {r0, r3}
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b1c:	83131012 	tsthi	r3, #18
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b20:	04000009 	streq	r0, [r0], #-9
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b24:	21001801 	tstcs	r0, r1, lsl #16
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0)         +   \
     b28:	00000866 	andeq	r0, r0, r6, ror #16
     b2c:	13101309 	tstne	r0, #603979776	; 0x24000000
        if (0x1FFu == stcIntSel->INTSEL)
     b30:	00000983 	andeq	r0, r0, r3, lsl #19
     b34:	00170104 	andseq	r0, r7, r4, lsl #2
     b38:	00058e21 	andeq	r8, r5, r1, lsr #28
            enRet = ErrorUninitialized;
     b3c:	10140900 	andsne	r0, r4, r0, lsl #18
}
     b40:	0009770e 	andeq	r7, r9, lr, lsl #14
            stcIntSel->INTSEL = pstcIrqRegiConf->enIntSrc;
     b44:	00170400 	andseq	r0, r7, r0, lsl #8
     b48:	92060000 	andls	r0, r6, #0
            IrqHandler[pstcIrqRegiConf->enIRQn] = pstcIrqRegiConf->pfnCallback;
     b4c:	0900000c 	stmdbeq	r0, {r2, r3}
     b50:	95031015 	strls	r1, [r3, #-21]	; 0xffffffeb
     b54:	1b00000a 	blne	b84 <enIrqResign+0x1c>
    en_result_t enRet = Ok;
     b58:	10170904 	andsne	r0, r7, r4, lsl #18
        enRet = ErrorInvalidParameter;
     b5c:	000b8409 	andeq	r8, fp, r9, lsl #8
     b60:	14f02100 	ldrbtne	r2, [r0], #256	; 0x100
     b64:	19090000 	stmdbne	r9, {}	; <UNPREDICTABLE>
    if ((enIRQn < Int000_IRQn) || (enIRQn > Int127_IRQn))
     b68:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
     b6c:	10040000 	andne	r0, r4, r0
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * enIRQn));
     b70:	f9210010 			; <UNDEFINED> instruction: 0xf9210010
        stcIntSel->INTSEL = 0x1FFu;
     b74:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
     b78:	770e101a 	smladvc	lr, sl, r0, r1
     b7c:	04000009 	streq	r0, [r0], #-9
        IrqHandler[enIRQn] = NULL;
     b80:	00000010 	andeq	r0, r0, r0, lsl r0
     b84:	00020f06 	andeq	r0, r2, r6, lsl #30
    en_result_t enRet = Ok;
     b88:	101b0900 	andsne	r0, fp, r0, lsl #18
        enRet = ErrorInvalidParameter;
     b8c:	000b5703 	andeq	r5, fp, r3, lsl #14
}
     b90:	09041b00 	stmdbeq	r4, {r8, r9, fp, ip}
     b94:	ab09101d 	blge	244c10 <__ram_ret_data_start+0x241380>
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     b98:	2100000d 	tstcs	r0, sp
     b9c:	00000470 	andeq	r0, r0, r0, ror r4
    *VSSELx |= (uint32_t)(1ul << (enIntSrc & 0x1Fu));
     ba0:	13101f09 	tstne	r0, #9, 30	; 0x24
     ba4:	00000983 	andeq	r0, r0, r3, lsl #19
     ba8:	001f0104 	andseq	r0, pc, r4, lsl #2
     bac:	000e9f21 	andeq	r9, lr, r1, lsr #30
}
     bb0:	10200900 	eorne	r0, r0, r0, lsl #18
     bb4:	00098313 	andeq	r8, r9, r3, lsl r3
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     bb8:	1e010400 	cfcpysne	mvf0, mvf1
     bbc:	10a82100 	adcne	r2, r8, r0, lsl #2
    *VSSELx &= ~(uint32_t)(1ul << (enIntSrc & 0x1Fu));
     bc0:	21090000 	mrscs	r0, (UNDEF: 9)
     bc4:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
     bc8:	01040000 	mrseq	r0, (UNDEF: 4)
     bcc:	a221001d 	eorge	r0, r1, #29
     bd0:	09000005 	stmdbeq	r0, {r0, r2}
}
     bd4:	83131022 	tsthi	r3, #34	; 0x22
     bd8:	04000009 	streq	r0, [r0], #-9
    if (0ul != (u32WakeupSrc & 0xFD000000ul))
     bdc:	21001c01 	tstcs	r0, r1, lsl #24
     be0:	000000f9 	strdeq	r0, [r0], -r9
        M4_INTC->WUPEN |= u32WakeupSrc;
     be4:	13102309 	tstne	r0, #603979776	; 0x24000000
     be8:	00000983 	andeq	r0, r0, r3, lsl #19
    en_result_t enRet = Ok;
     bec:	001b0104 	andseq	r0, fp, r4, lsl #2
}
     bf0:	000b5221 	andeq	r5, fp, r1, lsr #4
     bf4:	10240900 	eorne	r0, r4, r0, lsl #18
    if (0ul != (u32WakeupSrc & 0xFD000000u))
     bf8:	00098313 	andeq	r8, r9, r3, lsl r3
     bfc:	1a010400 	bne	41c04 <__ram_ret_data_start+0x3e374>
        M4_INTC->WUPEN &= ~u32WakeupSrc;
     c00:	0e632100 	poweqs	f2, f3, f0
     c04:	25090000 	strcs	r0, [r9, #-0]
    en_result_t enRet = Ok;
     c08:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
        enRet = ErrorInvalidParameter;
     c0c:	01040000 	mrseq	r0, (UNDEF: 4)
}
     c10:	79210019 	stmdbvc	r1!, {r0, r3, r4}
    M4_INTC->EVTER |= u32Event;
     c14:	09000002 	stmdbeq	r0, {r1}
     c18:	83131026 	tsthi	r3, #38	; 0x26
     c1c:	04000009 	streq	r0, [r0], #-9
}
     c20:	21001801 	tstcs	r0, r1, lsl #16
     c24:	00000d6e 	andeq	r0, r0, lr, ror #26
    M4_INTC->EVTER &= ~u32Event;
     c28:	13102709 	tstne	r0, #2359296	; 0x240000
     c2c:	00000983 	andeq	r0, r0, r3, lsl #19
     c30:	00170104 	andseq	r0, r7, r4, lsl #2
     c34:	00016821 	andeq	r6, r1, r1, lsr #16
}
     c38:	10280900 	eorne	r0, r8, r0, lsl #18
     c3c:	00098313 	andeq	r8, r9, r3, lsl r3
    M4_INTC->IER |= u32Int;
     c40:	16010400 	strne	r0, [r1], -r0, lsl #8
     c44:	0fb72100 	svceq	0x00b72100
     c48:	29090000 	stmdbcs	r9, {}	; <UNPREDICTABLE>
}
     c4c:	09770e10 	ldmdbeq	r7!, {r4, r9, sl, fp}^
     c50:	02040000 	andeq	r0, r4, #0
    M4_INTC->IER &= ~u32Int;
     c54:	49210014 	stmdbmi	r1!, {r2, r4}
     c58:	09000003 	stmdbeq	r0, {r0, r1}
     c5c:	8313102a 	tsthi	r3, #42	; 0x2a
     c60:	04000009 	streq	r0, [r0], #-9
}
     c64:	21001301 	tstcs	r0, r1, lsl #6
     c68:	000016e0 	andeq	r1, r0, r0, ror #13
{
     c6c:	13102b09 	tstne	r0, #9216	; 0x2400
    NMI_IrqHandler();
     c70:	00000983 	andeq	r0, r0, r3, lsl #19
{
     c74:	00120104 	andseq	r0, r2, r4, lsl #2
    HardFault_IrqHandler();
     c78:	00034821 	andeq	r4, r3, r1, lsr #16
{
     c7c:	102c0900 	eorne	r0, ip, r0, lsl #18
    MemManage_IrqHandler();
     c80:	00098313 	andeq	r8, r9, r3, lsl r3
{
     c84:	11010400 	tstne	r1, r0, lsl #8
    BusFault_IrqHandler();
     c88:	16df2100 	ldrbne	r2, [pc], r0, lsl #2
{
     c8c:	2d090000 	stccs	0, cr0, [r9, #-0]
    UsageFault_IrqHandler();
     c90:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
{
     c94:	01040000 	mrseq	r0, (UNDEF: 4)
    SVC_IrqHandler();
     c98:	d6210010 			; <UNDEFINED> instruction: 0xd6210010
{
     c9c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    DebugMon_IrqHandler();
     ca0:	8313102e 	tsthi	r3, #46	; 0x2e
{
     ca4:	04000009 	streq	r0, [r0], #-9
    PendSV_IrqHandler();
     ca8:	21000f01 	tstcs	r0, r1, lsl #30
{
     cac:	0000071c 	andeq	r0, r0, ip, lsl r7
    SysTick_IrqHandler();
     cb0:	13102f09 	tstne	r0, #9, 30	; 0x24
{
     cb4:	00000983 	andeq	r0, r0, r3, lsl #19
    if (NULL != IrqHandler[Int000_IRQn])
     cb8:	000e0104 	andeq	r0, lr, r4, lsl #2
        IrqHandler[Int000_IRQn]();
     cbc:	00047721 	andeq	r7, r4, r1, lsr #14
}
     cc0:	10300900 	eorsne	r0, r0, r0, lsl #18
{
     cc4:	00098313 	andeq	r8, r9, r3, lsl r3
    if (NULL != IrqHandler[Int001_IRQn])
     cc8:	0d010400 	cfstrseq	mvf0, [r1, #-0]
        IrqHandler[Int001_IRQn]();
     ccc:	0ea62100 	fdveqs	f2, f6, f0
}
     cd0:	31090000 	mrscc	r0, (UNDEF: 9)
{
     cd4:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
    if (NULL != IrqHandler[Int002_IRQn])
     cd8:	01040000 	mrseq	r0, (UNDEF: 4)
        IrqHandler[Int002_IRQn]();
     cdc:	6521000c 	strvs	r0, [r1, #-12]!
}
     ce0:	09000016 	stmdbeq	r0, {r1, r2, r4}
{
     ce4:	83131032 	tsthi	r3, #50	; 0x32
    if (NULL != IrqHandler[Int003_IRQn])
     ce8:	04000009 	streq	r0, [r0], #-9
        IrqHandler[Int003_IRQn]();
     cec:	21000b01 	tstcs	r0, r1, lsl #22
}
     cf0:	00000974 	andeq	r0, r0, r4, ror r9
{
     cf4:	13103309 	tstne	r0, #603979776	; 0x24000000
    if (NULL != IrqHandler[Int004_IRQn])
     cf8:	00000983 	andeq	r0, r0, r3, lsl #19
        IrqHandler[Int004_IRQn]();
     cfc:	000a0104 	andeq	r0, sl, r4, lsl #2
}
     d00:	000de821 	andeq	lr, sp, r1, lsr #16
{
     d04:	10340900 	eorsne	r0, r4, r0, lsl #18
    if (NULL != IrqHandler[Int005_IRQn])
     d08:	00098313 	andeq	r8, r9, r3, lsl r3
        IrqHandler[Int005_IRQn]();
     d0c:	09010400 	stmdbeq	r1, {sl}
}
     d10:	01ab2100 			; <UNDEFINED> instruction: 0x01ab2100
{
     d14:	35090000 	strcc	r0, [r9, #-0]
    if (NULL != IrqHandler[Int006_IRQn])
     d18:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
        IrqHandler[Int006_IRQn]();
     d1c:	01040000 	mrseq	r0, (UNDEF: 4)
}
     d20:	a9210008 	stmdbge	r1!, {r3}
{
     d24:	09000009 	stmdbeq	r0, {r0, r3}
    if (NULL != IrqHandler[Int007_IRQn])
     d28:	83131036 	tsthi	r3, #54	; 0x36
        IrqHandler[Int007_IRQn]();
     d2c:	04000009 	streq	r0, [r0], #-9
}
     d30:	21000701 	tstcs	r0, r1, lsl #14
{
     d34:	00001501 	andeq	r1, r0, r1, lsl #10
    if (NULL != IrqHandler[Int008_IRQn])
     d38:	13103709 	tstne	r0, #2359296	; 0x240000
        IrqHandler[Int008_IRQn]();
     d3c:	00000983 	andeq	r0, r0, r3, lsl #19
}
     d40:	00060104 	andeq	r0, r6, r4, lsl #2
{
     d44:	00034021 	andeq	r4, r3, r1, lsr #32
    if (NULL != IrqHandler[Int009_IRQn])
     d48:	10380900 	eorsne	r0, r8, r0, lsl #18
        IrqHandler[Int009_IRQn]();
     d4c:	00098313 	andeq	r8, r9, r3, lsl r3
}
     d50:	05010400 	streq	r0, [r1, #-1024]	; 0xfffffc00
{
     d54:	0e302100 	rsfeqs	f2, f0, f0
    if (NULL != IrqHandler[Int010_IRQn])
     d58:	39090000 	stmdbcc	r9, {}	; <UNPREDICTABLE>
        IrqHandler[Int010_IRQn]();
     d5c:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
}
     d60:	01040000 	mrseq	r0, (UNDEF: 4)
{
     d64:	b0210004 	eorlt	r0, r1, r4
    if (NULL != IrqHandler[Int011_IRQn])
     d68:	09000015 	stmdbeq	r0, {r0, r2, r4}
        IrqHandler[Int011_IRQn]();
     d6c:	8313103a 	tsthi	r3, #58	; 0x3a
}
     d70:	04000009 	streq	r0, [r0], #-9
{
     d74:	21000301 	tstcs	r0, r1, lsl #6
    if (NULL != IrqHandler[Int012_IRQn])
     d78:	000008cf 	andeq	r0, r0, pc, asr #17
        IrqHandler[Int012_IRQn]();
     d7c:	13103b09 	tstne	r0, #9216	; 0x2400
}
     d80:	00000983 	andeq	r0, r0, r3, lsl #19
{
     d84:	00020104 	andeq	r0, r2, r4, lsl #2
    if (NULL != IrqHandler[Int013_IRQn])
     d88:	0011ae21 	andseq	sl, r1, r1, lsr #28
        IrqHandler[Int013_IRQn]();
     d8c:	103c0900 	eorsne	r0, ip, r0, lsl #18
}
     d90:	0009770e 	andeq	r7, r9, lr, lsl #14
{
     d94:	01010400 	tsteq	r1, r0, lsl #8
    if (NULL != IrqHandler[Int014_IRQn])
     d98:	0ee32100 	cdpeq	1, 14, cr2, cr3, cr0, {0}
        IrqHandler[Int014_IRQn]();
     d9c:	3d090000 	stccc	0, cr0, [r9, #-0]
}
     da0:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
{
     da4:	01040000 	mrseq	r0, (UNDEF: 4)
    if (NULL != IrqHandler[Int015_IRQn])
     da8:	06000000 	streq	r0, [r0], -r0
        IrqHandler[Int015_IRQn]();
     dac:	000009be 			; <UNDEFINED> instruction: 0x000009be
}
     db0:	03103e09 	tsteq	r0, #9, 28	; 0x90
{
     db4:	00000b91 	muleq	r0, r1, fp
    if (NULL != IrqHandler[Int016_IRQn])
     db8:	4009041b 	andmi	r0, r9, fp, lsl r4
        IrqHandler[Int016_IRQn]();
     dbc:	0eb10910 			; <UNDEFINED> instruction: 0x0eb10910
}
     dc0:	46210000 	strtmi	r0, [r1], -r0
{
     dc4:	09000006 	stmdbeq	r0, {r1, r2}
    if (NULL != IrqHandler[Int017_IRQn])
     dc8:	83131042 	tsthi	r3, #66	; 0x42
        IrqHandler[Int017_IRQn]();
     dcc:	04000009 	streq	r0, [r0], #-9
}
     dd0:	21001d03 	tstcs	r0, r3, lsl #26
{
     dd4:	00000552 	andeq	r0, r0, r2, asr r5
    if (NULL != IrqHandler[Int018_IRQn])
     dd8:	0e104309 	cdpeq	3, 1, cr4, cr0, cr9, {0}
        IrqHandler[Int018_IRQn]();
     ddc:	00000977 	andeq	r0, r0, r7, ror r9
}
     de0:	001c0104 	andseq	r0, ip, r4, lsl #2
{
     de4:	0011f221 	andseq	pc, r1, r1, lsr #4
    if (NULL != IrqHandler[Int019_IRQn])
     de8:	10440900 	subne	r0, r4, r0, lsl #18
        IrqHandler[Int019_IRQn]();
     dec:	00098313 	andeq	r8, r9, r3, lsl r3
}
     df0:	19030400 	stmdbne	r3, {sl}
{
     df4:	057a2100 	ldrbeq	r2, [sl, #-256]!	; 0xffffff00
    if (NULL != IrqHandler[Int020_IRQn])
     df8:	45090000 	strmi	r0, [r9, #-0]
        IrqHandler[Int020_IRQn]();
     dfc:	09770e10 	ldmdbeq	r7!, {r4, r9, sl, fp}^
}
     e00:	01040000 	mrseq	r0, (UNDEF: 4)
{
     e04:	c8210018 	stmdagt	r1!, {r3, r4}
    if (NULL != IrqHandler[Int021_IRQn])
     e08:	09000008 	stmdbeq	r0, {r3}
        IrqHandler[Int021_IRQn]();
     e0c:	83131046 	tsthi	r3, #70	; 0x46
}
     e10:	04000009 	streq	r0, [r0], #-9
{
     e14:	21001503 	tstcs	r0, r3, lsl #10
    if (NULL != IrqHandler[Int022_IRQn])
     e18:	00000fc2 	andeq	r0, r0, r2, asr #31
        IrqHandler[Int022_IRQn]();
     e1c:	0e104709 	cdpeq	7, 1, cr4, cr0, cr9, {0}
}
     e20:	00000977 	andeq	r0, r0, r7, ror r9
{
     e24:	00140104 	andseq	r0, r4, r4, lsl #2
    if (NULL != IrqHandler[Int023_IRQn])
     e28:	0013c121 	andseq	ip, r3, r1, lsr #2
        IrqHandler[Int023_IRQn]();
     e2c:	10480900 	subne	r0, r8, r0, lsl #18
}
     e30:	00098313 	andeq	r8, r9, r3, lsl r3
{
     e34:	11030400 	tstne	r3, r0, lsl #8
    if (NULL != IrqHandler[Int024_IRQn])
     e38:	0fee2100 	svceq	0x00ee2100
        IrqHandler[Int024_IRQn]();
     e3c:	49090000 	stmdbmi	r9, {}	; <UNPREDICTABLE>
}
     e40:	09770e10 	ldmdbeq	r7!, {r4, r9, sl, fp}^
{
     e44:	01040000 	mrseq	r0, (UNDEF: 4)
    if (NULL != IrqHandler[Int025_IRQn])
     e48:	9b210010 	blls	840e90 <__ram_ret_data_start+0x83d600>
        IrqHandler[Int025_IRQn]();
     e4c:	09000014 	stmdbeq	r0, {r2, r4}
}
     e50:	8313104a 	tsthi	r3, #74	; 0x4a
{
     e54:	04000009 	streq	r0, [r0], #-9
    if (NULL != IrqHandler[Int026_IRQn])
     e58:	21000d03 	tstcs	r0, r3, lsl #26
        IrqHandler[Int026_IRQn]();
     e5c:	00001017 	andeq	r1, r0, r7, lsl r0
}
     e60:	0e104b09 	vnmlseq.f64	d4, d0, d9
{
     e64:	00000977 	andeq	r0, r0, r7, ror r9
    if (NULL != IrqHandler[Int027_IRQn])
     e68:	000c0104 	andeq	r0, ip, r4, lsl #2
        IrqHandler[Int027_IRQn]();
     e6c:	00076821 	andeq	r6, r7, r1, lsr #16
}
     e70:	104c0900 	subne	r0, ip, r0, lsl #18
{
     e74:	00098313 	andeq	r8, r9, r3, lsl r3
    if (NULL != IrqHandler[Int028_IRQn])
     e78:	09030400 	stmdbeq	r3, {sl}
        IrqHandler[Int028_IRQn]();
     e7c:	10c42100 	sbcne	r2, r4, r0, lsl #2
}
     e80:	4d090000 	stcmi	0, cr0, [r9, #-0]
{
     e84:	09770e10 	ldmdbeq	r7!, {r4, r9, sl, fp}^
    if (NULL != IrqHandler[Int029_IRQn])
     e88:	01040000 	mrseq	r0, (UNDEF: 4)
        IrqHandler[Int029_IRQn]();
     e8c:	9e210008 	cdpls	0, 2, cr0, cr1, cr8, {0}
}
     e90:	09000001 	stmdbeq	r0, {r0}
{
     e94:	8313104e 	tsthi	r3, #78	; 0x4e
    if (NULL != IrqHandler[Int030_IRQn])
     e98:	04000009 	streq	r0, [r0], #-9
        IrqHandler[Int030_IRQn]();
     e9c:	21000503 	tstcs	r0, r3, lsl #10
}
     ea0:	000010e1 	andeq	r1, r0, r1, ror #1
{
     ea4:	0e104f09 	cdpeq	15, 1, cr4, cr0, cr9, {0}
    if (NULL != IrqHandler[Int031_IRQn])
     ea8:	00000977 	andeq	r0, r0, r7, ror r9
        IrqHandler[Int031_IRQn]();
     eac:	00000504 	andeq	r0, r0, r4, lsl #10
}
     eb0:	069b0600 	ldreq	r0, [fp], r0, lsl #12
{
     eb4:	50090000 	andpl	r0, r9, r0
    if (NULL != IrqHandler[Int032_IRQn])
     eb8:	0db80310 	ldceq	3, cr0, [r8, #64]!	; 0x40
     ebc:	011b0000 	tsteq	fp, r0
}
     ec0:	09105209 	ldmdbeq	r0, {r0, r3, r9, ip, lr}
     ec4:	00000eeb 	andeq	r0, r0, fp, ror #29
{
     ec8:	00053021 	andeq	r3, r5, r1, lsr #32
    if (NULL != IrqHandler[Int033_IRQn])
     ecc:	10540900 	subsne	r0, r4, r0, lsl #18
     ed0:	0009440d 	andeq	r4, r9, sp, lsl #8
}
     ed4:	04040100 	streq	r0, [r4], #-256	; 0xffffff00
     ed8:	05082100 	streq	r2, [r8, #-256]	; 0xffffff00
{
     edc:	55090000 	strpl	r0, [r9, #-0]
    if (NULL != IrqHandler[Int034_IRQn])
     ee0:	09501210 	ldmdbeq	r0, {r4, r9, ip}^
     ee4:	04010000 	streq	r0, [r1], #-0
}
     ee8:	06000000 	streq	r0, [r0], -r0
     eec:	00001452 	andeq	r1, r0, r2, asr r4
{
     ef0:	03105609 	tsteq	r0, #9437184	; 0x900000
    if (NULL != IrqHandler[Int035_IRQn])
     ef4:	00000ebe 			; <UNDEFINED> instruction: 0x00000ebe
     ef8:	5809011b 	stmdapl	r9, {r0, r1, r3, r4, r8}
}
     efc:	0f250910 	svceq	0x00250910
     f00:	8f210000 	svchi	0x00210000
{
     f04:	09000007 	stmdbeq	r0, {r0, r1, r2}
    if (NULL != IrqHandler[Int036_IRQn])
     f08:	5012105a 	andspl	r1, r2, sl, asr r0
     f0c:	01000009 	tsteq	r0, r9
}
     f10:	21000503 	tstcs	r0, r3, lsl #10
     f14:	00000552 	andeq	r0, r0, r2, asr r5
{
     f18:	0d105b09 	vldreq	d5, [r0, #-36]	; 0xffffffdc
    if (NULL != IrqHandler[Int037_IRQn])
     f1c:	00000944 	andeq	r0, r0, r4, asr #18
     f20:	00000501 	andeq	r0, r0, r1, lsl #10
}
     f24:	06b80600 	ldrteq	r0, [r8], r0, lsl #12
     f28:	5c090000 	stcpl	0, cr0, [r9], {-0}
{
     f2c:	0ef80310 	mrceq	3, 7, r0, cr8, cr0, {0}
    if (NULL != IrqHandler[Int038_IRQn])
     f30:	011b0000 	tsteq	fp, r0
     f34:	09105e09 	ldmdbeq	r0, {r0, r3, r9, sl, fp, ip, lr}
}
     f38:	00000f5f 	andeq	r0, r0, pc, asr pc
     f3c:	00097c21 	andeq	r7, r9, r1, lsr #24
{
     f40:	10600900 	rsbne	r0, r0, r0, lsl #18
    if (NULL != IrqHandler[Int039_IRQn])
     f44:	00095012 	andeq	r5, r9, r2, lsl r0
     f48:	07010100 	streq	r0, [r1, -r0, lsl #2]
}
     f4c:	053a2100 	ldreq	r2, [sl, #-256]!	; 0xffffff00
     f50:	61090000 	mrsvs	r0, (UNDEF: 9)
{
     f54:	09440d10 	stmdbeq	r4, {r4, r8, sl, fp}^
    if (NULL != IrqHandler[Int040_IRQn])
     f58:	07010000 	streq	r0, [r1, -r0]
     f5c:	06000000 	streq	r0, [r0], -r0
}
     f60:	000004c3 	andeq	r0, r0, r3, asr #9
     f64:	03106209 	tsteq	r0, #-1879048192	; 0x90000000
{
     f68:	00000f32 	andeq	r0, r0, r2, lsr pc
    if (NULL != IrqHandler[Int041_IRQn])
     f6c:	6409011b 	strvs	r0, [r9], #-283	; 0xfffffee5
     f70:	0f990910 	svceq	0x00990910
}
     f74:	6c210000 	stcvs	0, cr0, [r1], #-0
     f78:	09000013 	stmdbeq	r0, {r0, r1, r4}
{
     f7c:	50121066 	andspl	r1, r2, r6, rrx
    if (NULL != IrqHandler[Int042_IRQn])
     f80:	01000009 	tsteq	r0, r9
     f84:	21000701 	tstcs	r0, r1, lsl #14
}
     f88:	0000053a 	andeq	r0, r0, sl, lsr r5
     f8c:	0d106709 	ldceq	7, cr6, [r0, #-36]	; 0xffffffdc
{
     f90:	00000944 	andeq	r0, r0, r4, asr #18
    if (NULL != IrqHandler[Int043_IRQn])
     f94:	00000701 	andeq	r0, r0, r1, lsl #14
     f98:	0d500600 	ldcleq	6, cr0, [r0, #-0]
}
     f9c:	68090000 	stmdavs	r9, {}	; <UNPREDICTABLE>
     fa0:	0f6c0310 	svceq	0x006c0310
{
     fa4:	011b0000 	tsteq	fp, r0
    if (NULL != IrqHandler[Int044_IRQn])
     fa8:	09106a09 	ldmdbeq	r0, {r0, r3, r9, fp, sp, lr}
     fac:	00000fd3 	ldrdeq	r0, [r0], -r3
}
     fb0:	00018a21 	andeq	r8, r1, r1, lsr #20
     fb4:	106c0900 	rsbne	r0, ip, r0, lsl #18
{
     fb8:	00095012 	andeq	r5, r9, r2, lsl r0
    if (NULL != IrqHandler[Int045_IRQn])
     fbc:	07010100 	streq	r0, [r1, -r0, lsl #2]
     fc0:	053a2100 	ldreq	r2, [sl, #-256]!	; 0xffffff00
}
     fc4:	6d090000 	stcvs	0, cr0, [r9, #-0]
     fc8:	09440d10 	stmdbeq	r4, {r4, r8, sl, fp}^
{
     fcc:	07010000 	streq	r0, [r1, -r0]
    if (NULL != IrqHandler[Int046_IRQn])
     fd0:	06000000 	streq	r0, [r0], -r0
     fd4:	0000126d 	andeq	r1, r0, sp, ror #4
}
     fd8:	03106e09 	tsteq	r0, #9, 28	; 0x90
     fdc:	00000fa6 	andeq	r0, r0, r6, lsr #31
{
     fe0:	7009011b 	andvc	r0, r9, fp, lsl r1
    if (NULL != IrqHandler[Int047_IRQn])
     fe4:	100d0910 	andne	r0, sp, r0, lsl r9
     fe8:	de210000 	cdple	0, 2, cr0, cr1, cr0, {0}
}
     fec:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     ff0:	50121072 	andspl	r1, r2, r2, ror r0
{
     ff4:	01000009 	tsteq	r0, r9
    if (NULL != IrqHandler[Int048_IRQn])
     ff8:	21000701 	tstcs	r0, r1, lsl #14
     ffc:	0000053a 	andeq	r0, r0, sl, lsr r5
}
    1000:	0d107309 	ldceq	3, cr7, [r0, #-36]	; 0xffffffdc
    1004:	00000944 	andeq	r0, r0, r4, asr #18
{
    1008:	00000701 	andeq	r0, r0, r1, lsl #14
    if (NULL != IrqHandler[Int049_IRQn])
    100c:	08060600 	stmdaeq	r6, {r9, sl}
    1010:	74090000 	strvc	r0, [r9], #-0
}
    1014:	0fe00310 	svceq	0x00e00310
    1018:	011b0000 	tsteq	fp, r0
{
    101c:	09107609 	ldmdbeq	r0, {r0, r3, r9, sl, ip, sp, lr}
    if (NULL != IrqHandler[Int050_IRQn])
    1020:	00001047 	andeq	r1, r0, r7, asr #32
    1024:	000aff21 	andeq	pc, sl, r1, lsr #30
}
    1028:	10780900 	rsbsne	r0, r8, r0, lsl #18
    102c:	00095012 	andeq	r5, r9, r2, lsl r0
{
    1030:	07010100 	streq	r0, [r1, -r0, lsl #2]
    if (NULL != IrqHandler[Int051_IRQn])
    1034:	053a2100 	ldreq	r2, [sl, #-256]!	; 0xffffff00
    1038:	79090000 	stmdbvc	r9, {}	; <UNPREDICTABLE>
}
    103c:	09440d10 	stmdbeq	r4, {r4, r8, sl, fp}^
    1040:	07010000 	streq	r0, [r1, -r0]
{
    1044:	06000000 	streq	r0, [r0], -r0
    if (NULL != IrqHandler[Int052_IRQn])
    1048:	0000024a 	andeq	r0, r0, sl, asr #4
    104c:	03107a09 	tsteq	r0, #36864	; 0x9000
}
    1050:	0000101a 	andeq	r1, r0, sl, lsl r0
    1054:	7c09011b 	stfvcs	f0, [r9], {27}
{
    1058:	10d60910 	sbcsne	r0, r6, r0, lsl r9
    if (NULL != IrqHandler[Int053_IRQn])
    105c:	28210000 	stmdacs	r1!, {}	; <UNPREDICTABLE>
    1060:	09000005 	stmdbeq	r0, {r0, r2}
}
    1064:	5012107e 	andspl	r1, r2, lr, ror r0
    1068:	01000009 	tsteq	r0, r9
{
    106c:	21000701 	tstcs	r0, r1, lsl #14
    if (NULL != IrqHandler[Int054_IRQn])
    1070:	0000053a 	andeq	r0, r0, sl, lsr r5
    1074:	0d107f09 	ldceq	15, cr7, [r0, #-36]	; 0xffffffdc
}
    1078:	00000944 	andeq	r0, r0, r4, asr #18
    107c:	00050201 	andeq	r0, r5, r1, lsl #4
{
    1080:	000a2821 	andeq	r2, sl, r1, lsr #16
    if (NULL != IrqHandler[Int055_IRQn])
    1084:	10800900 	addne	r0, r0, r0, lsl #18
    1088:	00095012 	andeq	r5, r9, r2, lsl r0
}
    108c:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    1090:	055c2100 	ldrbeq	r2, [ip, #-256]	; 0xffffff00
{
    1094:	81090000 	mrshi	r0, (UNDEF: 9)
    if (NULL != IrqHandler[Int056_IRQn])
    1098:	09440d10 	stmdbeq	r4, {r4, r8, sl, fp}^
    109c:	01010000 	mrseq	r0, (UNDEF: 1)
}
    10a0:	3c210003 	stccc	0, cr0, [r1], #-12
    10a4:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
{
    10a8:	50121082 	andspl	r1, r2, r2, lsl #1
    if (NULL != IrqHandler[Int057_IRQn])
    10ac:	01000009 	tsteq	r0, r9
    10b0:	21000201 	tstcs	r0, r1, lsl #4
}
    10b4:	00000233 	andeq	r0, r0, r3, lsr r2
    10b8:	12108309 	andsne	r8, r0, #603979776	; 0x24000000
{
    10bc:	00000950 	andeq	r0, r0, r0, asr r9
    if (NULL != IrqHandler[Int058_IRQn])
    10c0:	00010101 	andeq	r0, r1, r1, lsl #2
    10c4:	00057a21 	andeq	r7, r5, r1, lsr #20
}
    10c8:	10840900 	addne	r0, r4, r0, lsl #18
    10cc:	0009440d 	andeq	r4, r9, sp, lsl #8
{
    10d0:	00010100 	andeq	r0, r1, r0, lsl #2
    if (NULL != IrqHandler[Int059_IRQn])
    10d4:	13060000 	movwne	r0, #24576	; 0x6000
    10d8:	09000014 	stmdbeq	r0, {r2, r4}
}
    10dc:	54031085 	strpl	r1, [r3], #-133	; 0xffffff7b
    10e0:	1b000010 	blne	1128 <IRQ063_Handler+0x8>
{
    10e4:	10870901 	addne	r0, r7, r1, lsl #18
    if (NULL != IrqHandler[Int060_IRQn])
    10e8:	00112109 	andseq	r2, r1, r9, lsl #2
    10ec:	12e82100 	rscne	r2, r8, #0, 2
}
    10f0:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
    10f4:	09501210 	ldmdbeq	r0, {r4, r9, ip}^
{
    10f8:	04010000 	streq	r0, [r1], #-0
    if (NULL != IrqHandler[Int061_IRQn])
    10fc:	63210004 			; <UNDEFINED> instruction: 0x63210004
    1100:	09000011 	stmdbeq	r0, {r0, r4}
}
    1104:	5012108a 	andspl	r1, r2, sl, lsl #1
    1108:	01000009 	tsteq	r0, r9
{
    110c:	21000103 	tstcs	r0, r3, lsl #2
    if (NULL != IrqHandler[Int062_IRQn])
    1110:	00000016 	andeq	r0, r0, r6, lsl r0
    1114:	12108b09 	andsne	r8, r0, #9216	; 0x2400
}
    1118:	00000950 	andeq	r0, r0, r0, asr r9
    111c:	00000101 	andeq	r0, r0, r1, lsl #2
{
    1120:	07940600 	ldreq	r0, [r4, r0, lsl #12]
    if (NULL != IrqHandler[Int063_IRQn])
    1124:	8c090000 	stchi	0, cr0, [r9], {-0}
    1128:	10e30310 	rscne	r0, r3, r0, lsl r3
}
    112c:	011b0000 	tsteq	fp, r0
    1130:	09108e09 	ldmdbeq	r0, {r0, r3, r9, sl, fp, pc}
{
    1134:	0000116c 	andeq	r1, r0, ip, ror #2
    if (NULL != IrqHandler[Int064_IRQn])
    1138:	0006fe21 	andeq	pc, r6, r1, lsr #28
    113c:	10900900 	addsne	r0, r0, r0, lsl #18
}
    1140:	00095012 	andeq	r5, r9, r2, lsl r0
    1144:	04040100 	streq	r0, [r4], #-256	; 0xffffff00
{
    1148:	09292100 	stmdbeq	r9!, {r8, sp}
    if (NULL != IrqHandler[Int065_IRQn])
    114c:	91090000 	mrsls	r0, (UNDEF: 9)
    1150:	09501210 	ldmdbeq	r0, {r4, r9, ip}^
}
    1154:	03010000 	movweq	r0, #4096	; 0x1000
    1158:	d7210001 	strle	r0, [r1, -r1]!
{
    115c:	09000008 	stmdbeq	r0, {r3}
    if (NULL != IrqHandler[Int066_IRQn])
    1160:	50121092 	mulspl	r2, r2, r0
    1164:	01000009 	tsteq	r0, r9
}
    1168:	00000001 	andeq	r0, r0, r1
    116c:	00164506 	andseq	r4, r6, r6, lsl #10
{
    1170:	10930900 	addsne	r0, r3, r0, lsl #18
    if (NULL != IrqHandler[Int067_IRQn])
    1174:	00112e03 	andseq	r2, r1, r3, lsl #28
    1178:	09011b00 	stmdbeq	r1, {r8, r9, fp, ip}
}
    117c:	b7091095 			; <UNDEFINED> instruction: 0xb7091095
    1180:	21000011 	tstcs	r0, r1, lsl r0
{
    1184:	00000c27 	andeq	r0, r0, r7, lsr #24
    if (NULL != IrqHandler[Int068_IRQn])
    1188:	12109709 	andsne	r9, r0, #2359296	; 0x240000
    118c:	00000950 	andeq	r0, r0, r0, asr r9
}
    1190:	00060201 	andeq	r0, r6, r1, lsl #4
    1194:	00062621 	andeq	r2, r6, r1, lsr #12
{
    1198:	10980900 	addsne	r0, r8, r0, lsl #18
    if (NULL != IrqHandler[Int069_IRQn])
    119c:	0009440d 	andeq	r4, r9, sp, lsl #8
    11a0:	01050100 	mrseq	r0, (UNDEF: 21)
}
    11a4:	095d2100 	ldmdbeq	sp, {r8, sp}^
    11a8:	99090000 	stmdbls	r9, {}	; <UNPREDICTABLE>
{
    11ac:	09501210 	ldmdbeq	r0, {r4, r9, ip}^
    if (NULL != IrqHandler[Int070_IRQn])
    11b0:	01010000 	mrseq	r0, (UNDEF: 1)
    11b4:	06000000 	streq	r0, [r0], -r0
}
    11b8:	00000add 	ldrdeq	r0, [r0], -sp
    11bc:	03109a09 	tsteq	r0, #36864	; 0x9000
{
    11c0:	00001179 	andeq	r1, r0, r9, ror r1
    if (NULL != IrqHandler[Int071_IRQn])
    11c4:	9c09011b 	stflss	f0, [r9], {27}
    11c8:	12240910 	eorne	r0, r4, #16, 18	; 0x40000
}
    11cc:	91210000 			; <UNDEFINED> instruction: 0x91210000
    11d0:	09000006 	stmdbeq	r0, {r1, r2}
{
    11d4:	5012109e 	mulspl	r2, lr, r0
    if (NULL != IrqHandler[Int072_IRQn])
    11d8:	01000009 	tsteq	r0, r9
    11dc:	21000701 	tstcs	r0, r1, lsl #14
}
    11e0:	00000d14 	andeq	r0, r0, r4, lsl sp
    11e4:	12109f09 	andsne	r9, r0, #9, 30	; 0x24
{
    11e8:	00000950 	andeq	r0, r0, r0, asr r9
    if (NULL != IrqHandler[Int073_IRQn])
    11ec:	00060101 	andeq	r0, r6, r1, lsl #2
    11f0:	0005cd21 	andeq	ip, r5, r1, lsr #26
}
    11f4:	10a00900 	adcne	r0, r0, r0, lsl #18
    11f8:	00095012 	andeq	r5, r9, r2, lsl r0
{
    11fc:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
    if (NULL != IrqHandler[Int074_IRQn])
    1200:	05522100 	ldrbeq	r2, [r2, #-256]	; 0xffffff00
    1204:	a1090000 	mrsge	r0, (UNDEF: 9)
}
    1208:	09440d10 	stmdbeq	r4, {r4, r8, sl, fp}^
    120c:	04010000 	streq	r0, [r1], #-0
{
    1210:	a8210001 	stmdage	r1!, {r0}
    if (NULL != IrqHandler[Int075_IRQn])
    1214:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    1218:	501210a2 	andspl	r1, r2, r2, lsr #1
}
    121c:	01000009 	tsteq	r0, r9
    1220:	00000001 	andeq	r0, r0, r1
{
    1224:	00002806 	andeq	r2, r0, r6, lsl #16
    if (NULL != IrqHandler[Int076_IRQn])
    1228:	10a30900 	adcne	r0, r3, r0, lsl #18
    122c:	0011c403 	andseq	ip, r1, r3, lsl #8
}
    1230:	09011b00 	stmdbeq	r1, {r8, r9, fp, ip}
    1234:	5e0910a5 	cdppl	0, 0, cr1, cr9, cr5, {5}
{
    1238:	21000012 	tstcs	r0, r2, lsl r0
    if (NULL != IrqHandler[Int077_IRQn])
    123c:	00000bb1 			; <UNDEFINED> instruction: 0x00000bb1
    1240:	1210a709 	andsne	sl, r0, #2359296	; 0x240000
}
    1244:	00000950 	andeq	r0, r0, r0, asr r9
    1248:	00070101 	andeq	r0, r7, r1, lsl #2
{
    124c:	00053a21 	andeq	r3, r5, r1, lsr #20
    if (NULL != IrqHandler[Int078_IRQn])
    1250:	10a80900 	adcne	r0, r8, r0, lsl #18
    1254:	0009440d 	andeq	r4, r9, sp, lsl #8
}
    1258:	00070100 	andeq	r0, r7, r0, lsl #2
    125c:	4c060000 	stcmi	0, cr0, [r6], {-0}
{
    1260:	09000012 	stmdbeq	r0, {r1, r4}
    if (NULL != IrqHandler[Int079_IRQn])
    1264:	310310a9 	smlatbcc	r3, r9, r0, r1
    1268:	1b000012 	blne	12b8 <IRQ083_Handler+0x8>
}
    126c:	10ab0901 	adcne	r0, fp, r1, lsl #18
    1270:	00129809 	andseq	r9, r2, r9, lsl #16
{
    1274:	016f2100 	cmneq	pc, r0, lsl #2
    if (NULL != IrqHandler[Int080_IRQn])
    1278:	ad090000 	stcge	0, cr0, [r9, #-0]
    127c:	09501210 	ldmdbeq	r0, {r4, r9, ip}^
}
    1280:	04010000 	streq	r0, [r1], #-0
    1284:	5c210004 	stcpl	0, cr0, [r1], #-16
{
    1288:	09000005 	stmdbeq	r0, {r0, r2}
    if (NULL != IrqHandler[Int081_IRQn])
    128c:	440d10ae 	strmi	r1, [sp], #-174	; 0xffffff52
    1290:	01000009 	tsteq	r0, r9
}
    1294:	00000004 	andeq	r0, r0, r4
    1298:	00102206 	andseq	r2, r0, r6, lsl #4
{
    129c:	10af0900 	adcne	r0, pc, r0, lsl #18
    if (NULL != IrqHandler[Int082_IRQn])
    12a0:	00126b03 	andseq	r6, r2, r3, lsl #22
    12a4:	09021b00 	stmdbeq	r2, {r8, r9, fp, ip}
}
    12a8:	c00910b1 	strhgt	r1, [r9], -r1	; <UNPREDICTABLE>
    12ac:	21000013 	tstcs	r0, r3, lsl r0
{
    12b0:	00000b82 	andeq	r0, r0, r2, lsl #23
    if (NULL != IrqHandler[Int083_IRQn])
    12b4:	1310b309 	tstne	r0, #603979776	; 0x24000000
    12b8:	00000961 	andeq	r0, r0, r1, ror #18
}
    12bc:	000f0102 	andeq	r0, pc, r2, lsl #2
    12c0:	000abf21 	andeq	fp, sl, r1, lsr #30
{
    12c4:	10b40900 	adcsne	r0, r4, r0, lsl #18
    if (NULL != IrqHandler[Int084_IRQn])
    12c8:	00096113 	andeq	r6, r9, r3, lsl r1
    12cc:	0e010200 	cdpeq	2, 0, cr0, cr1, cr0, {0}
}
    12d0:	00e52100 	rsceq	r2, r5, r0, lsl #2
    12d4:	b5090000 	strlt	r0, [r9, #-0]
{
    12d8:	09611310 	stmdbeq	r1!, {r4, r8, r9, ip}^
    if (NULL != IrqHandler[Int085_IRQn])
    12dc:	01020000 	mrseq	r0, (UNDEF: 2)
    12e0:	3f21000d 	svccc	0x0021000d
}
    12e4:	0900000e 	stmdbeq	r0, {r1, r2, r3}
    12e8:	611310b6 	ldrhvs	r1, [r3, -r6]
{
    12ec:	02000009 	andeq	r0, r0, #9
    if (NULL != IrqHandler[Int086_IRQn])
    12f0:	21000c01 	tstcs	r0, r1, lsl #24
    12f4:	00001374 	andeq	r1, r0, r4, ror r3
}
    12f8:	1310b709 	tstne	r0, #2359296	; 0x240000
    12fc:	00000961 	andeq	r0, r0, r1, ror #18
{
    1300:	000b0102 	andeq	r0, fp, r2, lsl #2
    if (NULL != IrqHandler[Int087_IRQn])
    1304:	0001bc21 	andeq	fp, r1, r1, lsr #24
    1308:	10b80900 	adcsne	r0, r8, r0, lsl #18
}
    130c:	00096113 	andeq	r6, r9, r3, lsl r1
    1310:	0a010200 	beq	41b18 <__ram_ret_data_start+0x3e288>
{
    1314:	01bb2100 			; <UNDEFINED> instruction: 0x01bb2100
    if (NULL != IrqHandler[Int088_IRQn])
    1318:	b9090000 	stmdblt	r9, {}	; <UNPREDICTABLE>
    131c:	09611310 	stmdbeq	r1!, {r4, r8, r9, ip}^
}
    1320:	01020000 	mrseq	r0, (UNDEF: 2)
    1324:	7f210009 	svcvc	0x00210009
{
    1328:	09000001 	stmdbeq	r0, {r0}
    if (NULL != IrqHandler[Int089_IRQn])
    132c:	611310ba 	ldrhvs	r1, [r3, -sl]
    1330:	02000009 	andeq	r0, r0, #9
}
    1334:	21000801 	tstcs	r0, r1, lsl #16
    1338:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
{
    133c:	1310bb09 	tstne	r0, #9216	; 0x2400
    if (NULL != IrqHandler[Int090_IRQn])
    1340:	00000961 	andeq	r0, r0, r1, ror #18
    1344:	00070102 	andeq	r0, r7, r2, lsl #2
}
    1348:	00008e21 	andeq	r8, r0, r1, lsr #28
    134c:	10bc0900 	adcsne	r0, ip, r0, lsl #18
{
    1350:	00096113 	andeq	r6, r9, r3, lsl r1
    if (NULL != IrqHandler[Int091_IRQn])
    1354:	06010200 	streq	r0, [r1], -r0, lsl #4
    1358:	0bd32100 	bleq	ff4c9760 <__data_end_ram_ret__+0xdf3d9760>
}
    135c:	bd090000 	stclt	0, cr0, [r9, #-0]
    1360:	09611310 	stmdbeq	r1!, {r4, r8, r9, ip}^
{
    1364:	01020000 	mrseq	r0, (UNDEF: 2)
    if (NULL != IrqHandler[Int092_IRQn])
    1368:	e6210005 	strt	r0, [r1], -r5
    136c:	0900000c 	stmdbeq	r0, {r2, r3}
}
    1370:	611310be 	ldrhvs	r1, [r3, -lr]
    1374:	02000009 	andeq	r0, r0, #9
{
    1378:	21000401 	tstcs	r0, r1, lsl #8
    if (NULL != IrqHandler[Int093_IRQn])
    137c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    1380:	1310bf09 	tstne	r0, #9, 30	; 0x24
}
    1384:	00000961 	andeq	r0, r0, r1, ror #18
    1388:	00030102 	andeq	r0, r3, r2, lsl #2
{
    138c:	00043421 	andeq	r3, r4, r1, lsr #8
    if (NULL != IrqHandler[Int094_IRQn])
    1390:	10c00900 	sbcne	r0, r0, r0, lsl #18
    1394:	00096113 	andeq	r6, r9, r3, lsl r1
}
    1398:	02010200 	andeq	r0, r1, #0, 4
    139c:	01772100 	cmneq	r7, r0, lsl #2
{
    13a0:	c1090000 	mrsgt	r0, (UNDEF: 9)
    if (NULL != IrqHandler[Int095_IRQn])
    13a4:	09611310 	stmdbeq	r1!, {r4, r8, r9, ip}^
    13a8:	01020000 	mrseq	r0, (UNDEF: 2)
}
    13ac:	f4210001 	vld4.8	{d0-d3}, [r1], r1
    13b0:	09000015 	stmdbeq	r0, {r0, r2, r4}
{
    13b4:	611310c2 	tstvs	r3, r2, asr #1
    if (NULL != IrqHandler[Int096_IRQn])
    13b8:	02000009 	andeq	r0, r0, #9
    13bc:	00000001 	andeq	r0, r0, r1
}
    13c0:	000dfe06 	andeq	pc, sp, r6, lsl #28
    13c4:	10c30900 	sbcne	r0, r3, r0, lsl #18
{
    13c8:	0012a503 	andseq	sl, r2, r3, lsl #10
    if (NULL != IrqHandler[Int097_IRQn])
    13cc:	09011b00 	stmdbeq	r1, {r8, r9, fp, ip}
    13d0:	1c0910c5 	stcne	0, cr1, [r9], {197}	; 0xc5
}
    13d4:	21000014 	tstcs	r0, r4, lsl r0
    13d8:	000012d4 	ldrdeq	r1, [r0], -r4
{
    13dc:	1210c709 	andsne	ip, r0, #2359296	; 0x240000
    if (NULL != IrqHandler[Int098_IRQn])
    13e0:	00000950 	andeq	r0, r0, r0, asr r9
    13e4:	00070101 	andeq	r0, r7, r1, lsl #2
}
    13e8:	00053a21 	andeq	r3, r5, r1, lsr #20
    13ec:	10c80900 	sbcne	r0, r8, r0, lsl #18
{
    13f0:	0009440d 	andeq	r4, r9, sp, lsl #8
    if (NULL != IrqHandler[Int099_IRQn])
    13f4:	04030100 	streq	r0, [r3], #-256	; 0xffffff00
    13f8:	0e812100 	rmfeqs	f2, f1, f0
}
    13fc:	c9090000 	stmdbgt	r9, {}	; <UNPREDICTABLE>
    1400:	09501210 	ldmdbeq	r0, {r4, r9, ip}^
{
    1404:	01010000 	mrseq	r0, (UNDEF: 1)
    if (NULL != IrqHandler[Int100_IRQn])
    1408:	66210003 	strtvs	r0, [r1], -r3
    140c:	09000005 	stmdbeq	r0, {r0, r2}
}
    1410:	440d10ca 	strmi	r1, [sp], #-202	; 0xffffff36
    1414:	01000009 	tsteq	r0, r9
{
    1418:	00000003 	andeq	r0, r0, r3
    if (NULL != IrqHandler[Int101_IRQn])
    141c:	00154706 	andseq	r4, r5, r6, lsl #14
    1420:	10cb0900 	sbcne	r0, fp, r0, lsl #18
}
    1424:	0013cd03 	andseq	ip, r3, r3, lsl #26
    1428:	09011b00 	stmdbeq	r1, {r8, r9, fp, ip}
{
    142c:	890910cd 	stmdbhi	r9, {r0, r2, r3, r6, r7, ip}
    if (NULL != IrqHandler[Int102_IRQn])
    1430:	21000014 	tstcs	r0, r4, lsl r0
    1434:	00000530 	andeq	r0, r0, r0, lsr r5
}
    1438:	0d10cf09 	ldceq	15, cr12, [r0, #-36]	; 0xffffffdc
    143c:	00000944 	andeq	r0, r0, r4, asr #18
{
    1440:	00070101 	andeq	r0, r7, r1, lsl #2
    if (NULL != IrqHandler[Int103_IRQn])
    1444:	00153521 	andseq	r3, r5, r1, lsr #10
    1448:	10d00900 	sbcsne	r0, r0, r0, lsl #18
}
    144c:	00095012 	andeq	r5, r9, r2, lsl r0
    1450:	06010100 	streq	r0, [r1], -r0, lsl #2
{
    1454:	06262100 	strteq	r2, [r6], -r0, lsl #2
    if (NULL != IrqHandler[Int104_IRQn])
    1458:	d1090000 	mrsle	r0, (UNDEF: 9)
    145c:	09440d10 	stmdbeq	r4, {r4, r8, sl, fp}^
}
    1460:	03010000 	movweq	r0, #4096	; 0x1000
    1464:	6d210003 	stcvs	0, cr0, [r1, #-12]!
{
    1468:	09000016 	stmdbeq	r0, {r1, r2, r4}
    if (NULL != IrqHandler[Int105_IRQn])
    146c:	501210d2 	ldrsbpl	r1, [r2], -r2
    1470:	01000009 	tsteq	r0, r9
}
    1474:	21000201 	tstcs	r0, r1, lsl #4
    1478:	00000570 	andeq	r0, r0, r0, ror r5
{
    147c:	0d10d309 	ldceq	3, cr13, [r0, #-36]	; 0xffffffdc
    if (NULL != IrqHandler[Int106_IRQn])
    1480:	00000944 	andeq	r0, r0, r4, asr #18
    1484:	00000201 	andeq	r0, r0, r1, lsl #4
}
    1488:	04160600 	ldreq	r0, [r6], #-1536	; 0xfffffa00
    148c:	d4090000 	strle	r0, [r9], #-0
{
    1490:	14290310 	strtne	r0, [r9], #-784	; 0xfffffcf0
    if (NULL != IrqHandler[Int107_IRQn])
    1494:	041b0000 	ldreq	r0, [fp], #-0
    1498:	0910d609 	ldmdbeq	r0, {r0, r3, r9, sl, ip, lr, pc}
}
    149c:	00001529 	andeq	r1, r0, r9, lsr #10
    14a0:	0014ce21 	andseq	ip, r4, r1, lsr #28
{
    14a4:	10d80900 	sbcsne	r0, r8, r0, lsl #18
    if (NULL != IrqHandler[Int108_IRQn])
    14a8:	00098313 	andeq	r8, r9, r3, lsl r3
    14ac:	1b050400 	blne	1424b4 <__ram_ret_data_start+0x13ec24>
}
    14b0:	05662100 	strbeq	r2, [r6, #-256]!	; 0xffffff00
    14b4:	d9090000 	stmdble	r9, {}	; <UNPREDICTABLE>
{
    14b8:	09770e10 	ldmdbeq	r7!, {r4, r9, sl, fp}^
    if (NULL != IrqHandler[Int109_IRQn])
    14bc:	02040000 	andeq	r0, r4, #0
    14c0:	a4210019 	strtge	r0, [r1], #-25	; 0xffffffe7
}
    14c4:	09000001 	stmdbeq	r0, {r0}
    14c8:	831310da 	tsthi	r3, #218	; 0xda
{
    14cc:	04000009 	streq	r0, [r0], #-9
    if (NULL != IrqHandler[Int110_IRQn])
    14d0:	21001801 	tstcs	r0, r1, lsl #16
    14d4:	000014d4 	ldrdeq	r1, [r0], -r4
}
    14d8:	1310db09 	tstne	r0, #9216	; 0x2400
    14dc:	00000983 	andeq	r0, r0, r3, lsl #19
{
    14e0:	000f0904 	andeq	r0, pc, r4, lsl #18
    if (NULL != IrqHandler[Int111_IRQn])
    14e4:	00100421 	andseq	r0, r0, r1, lsr #8
    14e8:	10dc0900 	sbcsne	r0, ip, r0, lsl #18
}
    14ec:	0009770e 	andeq	r7, r9, lr, lsl #14
    14f0:	0c030400 	cfstrseq	mvf0, [r3], {-0}
{
    14f4:	14e62100 	strbtne	r2, [r6], #256	; 0x100
    if (NULL != IrqHandler[Int112_IRQn])
    14f8:	dd090000 	stcle	0, cr0, [r9, #-0]
    14fc:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
}
    1500:	04040000 	streq	r0, [r4], #-0
    1504:	e0210008 	eor	r0, r1, r8
{
    1508:	09000014 	stmdbeq	r0, {r2, r4}
    if (NULL != IrqHandler[Int113_IRQn])
    150c:	831310de 	tsthi	r3, #222	; 0xde
    1510:	04000009 	streq	r0, [r0], #-9
}
    1514:	21000404 	tstcs	r0, r4, lsl #8
    1518:	000014da 	ldrdeq	r1, [r0], -sl
{
    151c:	1310df09 	tstne	r0, #9, 30	; 0x24
    if (NULL != IrqHandler[Int114_IRQn])
    1520:	00000983 	andeq	r0, r0, r3, lsl #19
    1524:	00000404 	andeq	r0, r0, r4, lsl #8
}
    1528:	09ea0600 	stmibeq	sl!, {r9, sl}^
    152c:	e0090000 	and	r0, r9, r0
{
    1530:	14960310 	ldrne	r0, [r6], #784	; 0x310
    if (NULL != IrqHandler[Int115_IRQn])
    1534:	041b0000 	ldreq	r0, [fp], #-0
    1538:	0910e209 	ldmdbeq	r0, {r0, r3, r9, sp, lr, pc}
}
    153c:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
    1540:	000e9321 	andeq	r9, lr, r1, lsr #6
{
    1544:	10e40900 	rscne	r0, r4, r0, lsl #18
    if (NULL != IrqHandler[Int116_IRQn])
    1548:	00098313 	andeq	r8, r9, r3, lsl r3
    154c:	1b050400 	blne	142554 <__ram_ret_data_start+0x13ecc4>
}
    1550:	05662100 	strbeq	r2, [r6, #-256]!	; 0xffffff00
    1554:	e5090000 	str	r0, [r9, #-0]
{
    1558:	09770e10 	ldmdbeq	r7!, {r4, r9, sl, fp}^
    if (NULL != IrqHandler[Int117_IRQn])
    155c:	03040000 	movweq	r0, #16384	; 0x4000
    1560:	99210018 	stmdbls	r1!, {r3, r4}
}
    1564:	0900000e 	stmdbeq	r0, {r1, r2, r3}
    1568:	831310e6 	tsthi	r3, #230	; 0xe6
{
    156c:	04000009 	streq	r0, [r0], #-9
    if (NULL != IrqHandler[Int118_IRQn])
    1570:	21000f09 	tstcs	r0, r9, lsl #30
    1574:	00001004 	andeq	r1, r0, r4
}
    1578:	0e10e709 	cdpeq	7, 1, cr14, cr0, cr9, {0}
    157c:	00000977 	andeq	r0, r0, r7, ror r9
{
    1580:	000c0304 	andeq	r0, ip, r4, lsl #6
    if (NULL != IrqHandler[Int119_IRQn])
    1584:	00152421 	andseq	r2, r5, r1, lsr #8
    1588:	10e80900 	rscne	r0, r8, r0, lsl #18
}
    158c:	00098313 	andeq	r8, r9, r3, lsl r3
    1590:	08040400 	stmdaeq	r4, {sl}
{
    1594:	151e2100 	ldrne	r2, [lr, #-256]	; 0xffffff00
    if (NULL != IrqHandler[Int120_IRQn])
    1598:	e9090000 	stmdb	r9, {}	; <UNPREDICTABLE>
    159c:	09831310 	stmibeq	r3, {r4, r8, r9, ip}
}
    15a0:	04040000 	streq	r0, [r4], #-0
    15a4:	18210004 	stmdane	r1!, {r2}
{
    15a8:	09000015 	stmdbeq	r0, {r0, r2, r4}
    if (NULL != IrqHandler[Int121_IRQn])
    15ac:	831310ea 	tsthi	r3, #234	; 0xea
    15b0:	04000009 	streq	r0, [r0], #-9
}
    15b4:	00000004 	andeq	r0, r0, r4
    15b8:	000c3d06 	andeq	r3, ip, r6, lsl #26
{
    15bc:	10eb0900 	rscne	r0, fp, r0, lsl #18
    if (NULL != IrqHandler[Int122_IRQn])
    15c0:	00153603 	andseq	r3, r5, r3, lsl #12
    15c4:	09021b00 	stmdbeq	r2, {r8, r9, fp, ip}
}
    15c8:	360910ed 	strcc	r1, [r9], -sp, ror #1
    15cc:	21000016 	tstcs	r0, r6, lsl r0
{
    15d0:	00000db6 			; <UNDEFINED> instruction: 0x00000db6
    if (NULL != IrqHandler[Int123_IRQn])
    15d4:	1310ef09 	tstne	r0, #9, 30	; 0x24
    15d8:	00000961 	andeq	r0, r0, r1, ror #18
}
    15dc:	000f0102 	andeq	r0, pc, r2, lsl #2
    15e0:	000dbd21 	andeq	fp, sp, r1, lsr #26
{
    15e4:	10f00900 	rscsne	r0, r0, r0, lsl #18
    if (NULL != IrqHandler[Int124_IRQn])
    15e8:	00096113 	andeq	r6, r9, r3, lsl r1
    15ec:	0e010200 	cdpeq	2, 0, cr0, cr1, cr0, {0}
}
    15f0:	0dc42100 	stfeqe	f2, [r4]
    15f4:	f1090000 			; <UNDEFINED> instruction: 0xf1090000
{
    15f8:	09611310 	stmdbeq	r1!, {r4, r8, r9, ip}^
    if (NULL != IrqHandler[Int125_IRQn])
    15fc:	01020000 	mrseq	r0, (UNDEF: 2)
    1600:	cb21000d 	blgt	84163c <__ram_ret_data_start+0x83ddac>
}
    1604:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1608:	611310f2 	ldrshvs	r1, [r3, -r2]
{
    160c:	02000009 	andeq	r0, r0, #9
    if (NULL != IrqHandler[Int126_IRQn])
    1610:	21000c01 	tstcs	r0, r1, lsl #24
    1614:	0000055c 	andeq	r0, r0, ip, asr r5
}
    1618:	0e10f309 	cdpeq	3, 1, cr15, cr0, cr9, {0}
    161c:	00000955 	andeq	r0, r0, r5, asr r9
{
    1620:	00080402 	andeq	r0, r8, r2, lsl #8
    if (NULL != IrqHandler[Int127_IRQn])
    1624:	0006dc21 	andeq	sp, r6, r1, lsr #24
    1628:	10f40900 	rscsne	r0, r4, r0, lsl #18
}
    162c:	00096113 	andeq	r6, r9, r3, lsl r1
    1630:	00080200 	andeq	r0, r8, r0, lsl #4
{
    1634:	45060000 	strmi	r0, [r6, #-0]
    uint32_t VSSEL128 = M4_INTC->VSSEL128;
    1638:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    163c:	c50310f5 	strgt	r1, [r3, #-245]	; 0xffffff0b
    1640:	1b000015 	blne	169c <IRQ128_Handler+0x68>
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    1644:	10f70901 	rscsne	r0, r7, r1, lsl #18
    1648:	0016b409 	andseq	fp, r6, r9, lsl #8
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    164c:	06f82100 	ldrbteq	r2, [r8], r0, lsl #2
    1650:	f9090000 			; <UNDEFINED> instruction: 0xf9090000
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    1654:	09501210 	ldmdbeq	r0, {r4, r9, ip}^
    1658:	02010000 	andeq	r0, r1, #0
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    165c:	cb210006 	blgt	84167c <__ram_ret_data_start+0x83ddec>
    1660:	0900000e 	stmdbeq	r0, {r1, r2, r3}
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    1664:	501210fa 	ldrshpl	r1, [r2], -sl
    1668:	01000009 	tsteq	r0, r9
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    166c:	21000501 	tstcs	r0, r1, lsl #10
    1670:	0000076e 	andeq	r0, r0, lr, ror #14
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1674:	1210fb09 	andsne	pc, r0, #9216	; 0x2400
    1678:	00000950 	andeq	r0, r0, r0, asr r9
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    167c:	00040101 	andeq	r0, r4, r1, lsl #2
    1680:	000a8b21 	andeq	r8, sl, r1, lsr #22
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    1684:	10fc0900 	rscsne	r0, ip, r0, lsl #18
    1688:	00095012 	andeq	r5, r9, r2, lsl r0
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    168c:	02020100 	andeq	r0, r2, #0, 2
    1690:	05702100 	ldrbeq	r2, [r0, #-256]!	; 0xffffff00
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1694:	fd090000 	stc2	0, cr0, [r9, #-0]
    1698:	09440d10 	stmdbeq	r4, {r4, r8, sl, fp}^
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    169c:	01010000 	mrseq	r0, (UNDEF: 1)
    16a0:	6a210001 	bvs	8416ac <__ram_ret_data_start+0x83de1c>
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    16a4:	09000006 	stmdbeq	r0, {r1, r2}
    16a8:	501210fe 	ldrshpl	r1, [r2], -lr
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    16ac:	01000009 	tsteq	r0, r9
    16b0:	00000001 	andeq	r0, r0, r1
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    16b4:	00157106 	andseq	r7, r5, r6, lsl #2
    16b8:	10ff0900 	rscsne	r0, pc, r0, lsl #18
}
    16bc:	00164303 	andseq	r4, r6, r3, lsl #6
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    16c0:	09011b00 	stmdbeq	r1, {r8, r9, fp, ip}
        Extint00_IrqHandler();
    16c4:	10091101 	andne	r1, r9, r1, lsl #2
    16c8:	21000017 	tstcs	r0, r7, lsl r0
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    16cc:	00000908 	andeq	r0, r0, r8, lsl #18
        Extint01_IrqHandler();
    16d0:	12110309 	andsne	r0, r1, #603979776	; 0x24000000
    16d4:	00000950 	andeq	r0, r0, r0, asr r9
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    16d8:	00070101 	andeq	r0, r7, r1, lsl #2
        Extint02_IrqHandler();
    16dc:	00075a21 	andeq	r5, r7, r1, lsr #20
    16e0:	11040900 	tstne	r4, r0, lsl #18
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    16e4:	00095012 	andeq	r5, r9, r2, lsl r0
        Extint03_IrqHandler();
    16e8:	06010100 	streq	r0, [r1], -r0, lsl #2
    16ec:	06262100 	strteq	r2, [r6], -r0, lsl #2
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    16f0:	05090000 	streq	r0, [r9, #-0]
        Extint04_IrqHandler();
    16f4:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
    16f8:	04010000 	streq	r0, [r1], #-0
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    16fc:	61210002 			; <UNDEFINED> instruction: 0x61210002
        Extint05_IrqHandler();
    1700:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1704:	50121106 	andspl	r1, r2, r6, lsl #2
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    1708:	01000009 	tsteq	r0, r9
        Extint06_IrqHandler();
    170c:	00000002 	andeq	r0, r0, r2
    1710:	0002e506 	andeq	lr, r2, r6, lsl #10
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1714:	11070900 	tstne	r7, r0, lsl #18
        Extint07_IrqHandler();
    1718:	0016c103 	andseq	ip, r6, r3, lsl #2
    171c:	09011b00 	stmdbeq	r1, {r8, r9, fp, ip}
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    1720:	5b091109 	blpl	245b4c <__ram_ret_data_start+0x2422bc>
        Extint08_IrqHandler();
    1724:	21000017 	tstcs	r0, r7, lsl r0
    1728:	00000682 	andeq	r0, r0, r2, lsl #13
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    172c:	12110b09 	andsne	r0, r1, #9216	; 0x2400
        Extint09_IrqHandler();
    1730:	00000950 	andeq	r0, r0, r0, asr r9
    1734:	00040401 	andeq	r0, r4, r1, lsl #8
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    1738:	53564422 	cmppl	r6, #570425344	; 0x22000000
        Extint10_IrqHandler();
    173c:	110c0900 	tstne	ip, r0, lsl #18
    1740:	00095012 	andeq	r5, r9, r2, lsl r0
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1744:	02020100 	andeq	r0, r2, #0, 2
        Extint11_IrqHandler();
    1748:	05702100 	ldrbeq	r2, [r0, #-256]!	; 0xffffff00
    174c:	0d090000 	stceq	0, cr0, [r9, #-0]
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    1750:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
        Extint12_IrqHandler();
    1754:	02010000 	andeq	r0, r1, #0
    1758:	06000000 	streq	r0, [r0], -r0
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    175c:	00000c01 	andeq	r0, r0, r1, lsl #24
        Extint13_IrqHandler();
    1760:	03110e09 	tsteq	r1, #9, 28	; 0x90
    1764:	0000171d 	andeq	r1, r0, sp, lsl r7
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    1768:	1009011b 	andne	r0, r9, fp, lsl r1
        Extint14_IrqHandler();
    176c:	17a60911 			; <UNDEFINED> instruction: 0x17a60911
    1770:	30210000 	eorcc	r0, r1, r0
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    1774:	09000005 	stmdbeq	r0, {r0, r2}
        Extint15_IrqHandler();
    1778:	440d1112 	strmi	r1, [sp], #-274	; 0xfffffeee
}
    177c:	01000009 	tsteq	r0, r9
    1780:	21000602 	tstcs	r0, r2, lsl #12
    1784:	0000168d 	andeq	r1, r0, sp, lsl #13
    1788:	12111309 	andsne	r1, r1, #603979776	; 0x24000000
    178c:	00000950 	andeq	r0, r0, r0, asr r9
    1790:	00050101 	andeq	r0, r5, r1, lsl #2
    1794:	00055221 	andeq	r5, r5, r1, lsr #4
    1798:	11140900 	tstne	r4, r0, lsl #18
    179c:	0009440d 	andeq	r4, r9, sp, lsl #8
    17a0:	00050100 	andeq	r0, r5, r0, lsl #2
    17a4:	33060000 	movwcc	r0, #24576	; 0x6000
    17a8:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    17ac:	68031115 	stmdavs	r3, {r0, r2, r4, r8, ip}
    17b0:	1b000017 	blne	1814 <IRQ129_Handler+0x50>
    17b4:	11170901 	tstne	r7, r1, lsl #18
    17b8:	00184609 	andseq	r4, r8, r9, lsl #12
    17bc:	0a4f2100 	beq	13c9bc4 <__ram_ret_data_start+0x13c6334>
    17c0:	19090000 	stmdbne	r9, {}	; <UNPREDICTABLE>
{
    17c4:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
    uint32_t VSSEL129 =M4_INTC->VSSEL129;
    17c8:	01010000 	mrseq	r0, (UNDEF: 1)
    if (Reset == bM4_DMA1_INTMASK1_MSKTC0)
    17cc:	55210007 	strpl	r0, [r1, #-7]!
    17d0:	0900000a 	stmdbeq	r0, {r1, r3}
    17d4:	5012111a 	andspl	r1, r2, sl, lsl r1
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    17d8:	01000009 	tsteq	r0, r9
    17dc:	21000601 	tstcs	r0, r1, lsl #12
    17e0:	00000a5b 	andeq	r0, r0, fp, asr sl
    if (Reset == bM4_DMA1_INTMASK1_MSKTC1)
    17e4:	12111b09 	andsne	r1, r1, #9216	; 0x2400
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    17e8:	00000950 	andeq	r0, r0, r0, asr r9
    17ec:	00050101 	andeq	r0, r5, r1, lsl #2
    17f0:	000a6121 	andeq	r6, sl, r1, lsr #2
    if (Reset == bM4_DMA1_INTMASK1_MSKTC2)
    17f4:	111c0900 	tstne	ip, r0, lsl #18
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    17f8:	00095012 	andeq	r5, r9, r2, lsl r0
    17fc:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    1800:	0b292100 	bleq	a49c08 <__ram_ret_data_start+0xa46378>
    if (Reset == bM4_DMA1_INTMASK1_MSKTC3)
    1804:	1d090000 	stcne	0, cr0, [r9, #-0]
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    1808:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
    180c:	01010000 	mrseq	r0, (UNDEF: 1)
    1810:	2f210003 	svccs	0x00210003
    if (Reset == bM4_DMA2_INTMASK1_MSKTC0)
    1814:	0900000b 	stmdbeq	r0, {r0, r1, r3}
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    1818:	5012111e 	andspl	r1, r2, lr, lsl r1
    181c:	01000009 	tsteq	r0, r9
    1820:	21000201 	tstcs	r0, r1, lsl #4
    if (Reset == bM4_DMA2_INTMASK1_MSKTC1)
    1824:	00000b35 	andeq	r0, r0, r5, lsr fp
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    1828:	12111f09 	andsne	r1, r1, #9, 30	; 0x24
    182c:	00000950 	andeq	r0, r0, r0, asr r9
    1830:	00010101 	andeq	r0, r1, r1, lsl #2
    if (Reset == bM4_DMA2_INTMASK1_MSKTC2)
    1834:	000b3b21 	andeq	r3, fp, r1, lsr #22
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    1838:	11200900 			; <UNDEFINED> instruction: 0x11200900
    183c:	00095012 	andeq	r5, r9, r2, lsl r0
    1840:	00010100 	andeq	r0, r1, r0, lsl #2
    if (Reset == bM4_DMA2_INTMASK1_MSKTC3)
    1844:	aa060000 	bge	18184c <__ram_ret_data_start+0x17dfbc>
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    1848:	09000016 	stmdbeq	r0, {r1, r2, r4}
    184c:	b3031121 	movwlt	r1, #12577	; 0x3121
    1850:	1b000017 	blne	18b4 <IRQ129_Handler+0xf0>
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC0)
    1854:	11230901 			; <UNDEFINED> instruction: 0x11230901
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    1858:	0018e609 	andseq	lr, r8, r9, lsl #12
    185c:	0be92100 	bleq	ffa49c64 <__data_end_ram_ret__+0xdf959c64>
    1860:	25090000 	strcs	r0, [r9, #-0]
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC1)
    1864:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    1868:	01010000 	mrseq	r0, (UNDEF: 1)
    186c:	ef210007 	svc	0x00210007
    1870:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC2)
    1874:	50121126 	andspl	r1, r2, r6, lsr #2
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1878:	01000009 	tsteq	r0, r9
    187c:	21000601 	tstcs	r0, r1, lsl #12
    1880:	00000bf5 	strdeq	r0, [r0], -r5
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC3)
    1884:	12112709 	andsne	r2, r1, #2359296	; 0x240000
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1888:	00000950 	andeq	r0, r0, r0, asr r9
    188c:	00050101 	andeq	r0, r5, r1, lsl #2
    1890:	000bfb21 	andeq	pc, fp, r1, lsr #22
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC0)
    1894:	11280900 			; <UNDEFINED> instruction: 0x11280900
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1898:	00095012 	andeq	r5, r9, r2, lsl r0
    189c:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    18a0:	0cce2100 	stfeqe	f2, [lr], {0}
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC1)
    18a4:	29090000 	stmdbcs	r9, {}	; <UNPREDICTABLE>
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    18a8:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
    18ac:	01010000 	mrseq	r0, (UNDEF: 1)
    18b0:	d4210003 	strtle	r0, [r1], #-3
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC2)
    18b4:	0900000c 	stmdbeq	r0, {r2, r3}
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    18b8:	5012112a 	andspl	r1, r2, sl, lsr #2
    18bc:	01000009 	tsteq	r0, r9
    18c0:	21000201 	tstcs	r0, r1, lsl #4
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC3)
    18c4:	00000cda 	ldrdeq	r0, [r0], -sl
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    18c8:	12112b09 	andsne	r2, r1, #9216	; 0x2400
    18cc:	00000950 	andeq	r0, r0, r0, asr r9
    18d0:	00010101 	andeq	r0, r1, r1, lsl #2
    u32Tmp1 = M4_DMA1->INTSTAT0;
    18d4:	000ce021 	andeq	lr, ip, r1, lsr #32
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_16))
    18d8:	112c0900 			; <UNDEFINED> instruction: 0x112c0900
    18dc:	00095012 	andeq	r5, r9, r2, lsl r0
    18e0:	00010100 	andeq	r0, r1, r0, lsl #2
    u32Tmp1 = M4_DMA2->INTSTAT0;
    18e4:	8b060000 	blhi	1818ec <__ram_ret_data_start+0x17e05c>
    u32Tmp2 = M4_DMA2->INTMASK0;
    18e8:	09000012 	stmdbeq	r0, {r1, r4}
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_17))
    18ec:	5303112d 	movwpl	r1, #12589	; 0x312d
    18f0:	1b000018 	blne	1958 <IRQ129_Handler+0x194>
    18f4:	112f0901 			; <UNDEFINED> instruction: 0x112f0901
    if ((M4_EFM->FSR & 0x0Fu) && (VSSEL129 & BIT_MASK_18))
    18f8:	00198609 	andseq	r8, r9, r9, lsl #12
    18fc:	050f2100 	streq	r2, [pc, #-256]	; 1804 <IRQ129_Handler+0x40>
    1900:	31090000 	mrscc	r0, (UNDEF: 9)
    1904:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1908:	01010000 	mrseq	r0, (UNDEF: 1)
    190c:	3c210007 	stccc	0, cr0, [r1], #-28	; 0xffffffe4
    1910:	09000002 	stmdbeq	r0, {r1}
    if ((Set == bM4_EFM_FSR_OPTEND) && (VSSEL129 & BIT_MASK_20))
    1914:	50121132 	andspl	r1, r2, r2, lsr r1
    1918:	01000009 	tsteq	r0, r9
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    191c:	21000601 	tstcs	r0, r1, lsl #12
    1920:	00000966 	andeq	r0, r0, r6, ror #18
    1924:	12113309 	andsne	r3, r1, #603979776	; 0x24000000
    1928:	00000950 	andeq	r0, r0, r0, asr r9
    u32Tmp1 = M4_DCU1->INTSEL;
    192c:	00050101 	andeq	r0, r5, r1, lsl #2
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_23))
    1930:	00055221 	andeq	r5, r5, r1, lsr #4
    1934:	11340900 	teqne	r4, r0, lsl #18
    1938:	0009440d 	andeq	r4, r9, sp, lsl #8
    u32Tmp1 = M4_DCU2->INTSEL;
    193c:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    u32Tmp2 = M4_DCU2->FLAG;
    1940:	02b12100 	adcseq	r2, r1, #0, 2
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_24))
    1944:	35090000 	strcc	r0, [r9, #-0]
    1948:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
    194c:	01010000 	mrseq	r0, (UNDEF: 1)
    u32Tmp1 = M4_DCU3->INTSEL;
    1950:	4f210003 	svcmi	0x00210003
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_25))
    1954:	09000011 	stmdbeq	r0, {r0, r4}
    1958:	50121136 	andspl	r1, r2, r6, lsr r1
    195c:	01000009 	tsteq	r0, r9
    u32Tmp1 = M4_DCU4->INTSEL;
    1960:	21000201 	tstcs	r0, r1, lsl #4
    u32Tmp2 = M4_DCU4->FLAG;
    1964:	00000777 	andeq	r0, r0, r7, ror r7
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_26))
    1968:	12113709 	andsne	r3, r1, #2359296	; 0x240000
    196c:	00000950 	andeq	r0, r0, r0, asr r9
    1970:	00010101 	andeq	r0, r1, r1, lsl #2
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    1974:	00120f21 	andseq	r0, r2, r1, lsr #30
    1978:	11380900 	teqne	r8, r0, lsl #18
            Dma1Tc0_IrqHandler();
    197c:	00095012 	andeq	r5, r9, r2, lsl r0
    1980:	00010100 	andeq	r0, r1, r0, lsl #2
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    1984:	1e060000 	cdpne	0, 0, cr0, cr6, cr0, {0}
    1988:	09000013 	stmdbeq	r0, {r0, r1, r4}
            Dma1Tc1_IrqHandler();
    198c:	f3031139 	veor	d1, d3, d25
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    1990:	1b000018 	blne	19f8 <IRQ129_Handler+0x234>
    1994:	113b0901 	teqne	fp, r1, lsl #18
            Dma1Tc2_IrqHandler();
    1998:	001a2609 	andseq	r2, sl, r9, lsl #12
    199c:	0e382100 	rsfeqe	f2, f0, f0
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    19a0:	3d090000 	stccc	0, cr0, [r9, #-0]
    19a4:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
            Dma1Tc3_IrqHandler();
    19a8:	01010000 	mrseq	r0, (UNDEF: 1)
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    19ac:	78210007 	stmdavc	r1!, {r0, r1, r2}
    19b0:	09000008 	stmdbeq	r0, {r3}
            Dma2Tc0_IrqHandler();
    19b4:	5012113e 	andspl	r1, r2, lr, lsr r1
    19b8:	01000009 	tsteq	r0, r9
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    19bc:	21000601 	tstcs	r0, r1, lsl #12
    19c0:	00001494 	muleq	r0, r4, r4
            Dma2Tc1_IrqHandler();
    19c4:	12113f09 	andsne	r3, r1, #9, 30	; 0x24
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    19c8:	00000950 	andeq	r0, r0, r0, asr r9
    19cc:	00050101 	andeq	r0, r5, r1, lsl #2
            Dma2Tc2_IrqHandler();
    19d0:	0008bb21 	andeq	fp, r8, r1, lsr #22
    19d4:	11400900 	cmpne	r0, r0, lsl #18
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    19d8:	00095012 	andeq	r5, r9, r2, lsl r0
    19dc:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
            Dma2Tc3_IrqHandler();
    19e0:	13b02100 	movsne	r2, #0, 2
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    19e4:	41090000 	mrsmi	r0, (UNDEF: 9)
    19e8:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
            Dma1Btc0_IrqHandler();
    19ec:	01010000 	mrseq	r0, (UNDEF: 1)
    19f0:	b4210003 	strtlt	r0, [r1], #-3
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    19f4:	09000007 	stmdbeq	r0, {r0, r1, r2}
    19f8:	50121142 	andspl	r1, r2, r2, asr #2
            Dma1Btc1_IrqHandler();
    19fc:	01000009 	tsteq	r0, r9
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1a00:	21000201 	tstcs	r0, r1, lsl #4
    1a04:	00000f1d 	andeq	r0, r0, sp, lsl pc
            Dma1Btc2_IrqHandler();
    1a08:	12114309 	andsne	r4, r1, #603979776	; 0x24000000
    1a0c:	00000950 	andeq	r0, r0, r0, asr r9
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1a10:	00010101 	andeq	r0, r1, r1, lsl #2
    1a14:	00057a21 	andeq	r7, r5, r1, lsr #20
            Dma1Btc3_IrqHandler();
    1a18:	11440900 	cmpne	r4, r0, lsl #18
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1a1c:	0009440d 	andeq	r4, r9, sp, lsl #8
    1a20:	00010100 	andeq	r0, r1, r0, lsl #2
            Dma2Btc0_IrqHandler();
    1a24:	05060000 	streq	r0, [r6, #-0]
    1a28:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    1a2c:	93031145 	movwls	r1, #12613	; 0x3145
    1a30:	1b000019 	blne	1a9c <IRQ129_Handler+0x2d8>
            Dma2Btc1_IrqHandler();
    1a34:	11470901 	cmpne	r7, r1, lsl #18
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    1a38:	001ac609 	andseq	ip, sl, r9, lsl #12
    1a3c:	0e502100 	rdfeqs	f2, f0, f0
            Dma2Btc2_IrqHandler();
    1a40:	49090000 	stmdbmi	r9, {}	; <UNPREDICTABLE>
    1a44:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    1a48:	01010000 	mrseq	r0, (UNDEF: 1)
    1a4c:	84210007 	strthi	r0, [r1], #-7
            Dma2Btc3_IrqHandler();
    1a50:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
        Dma1Err_IrqHandler();
    1a54:	5012114a 	andspl	r1, r2, sl, asr #2
    1a58:	01000009 	tsteq	r0, r9
        Dma2Err_IrqHandler();
    1a5c:	21000601 	tstcs	r0, r1, lsl #12
        EfmPgmEraseErr_IrqHandler();
    1a60:	00001079 	andeq	r1, r0, r9, ror r0
    1a64:	12114b09 	andsne	r4, r1, #9216	; 0x2400
    1a68:	00000950 	andeq	r0, r0, r0, asr r9
    1a6c:	00050101 	andeq	r0, r5, r1, lsl #2
    1a70:	00116b21 	andseq	r6, r1, r1, lsr #22
    1a74:	114c0900 	cmpne	ip, r0, lsl #18
    1a78:	00095012 	andeq	r5, r9, r2, lsl r0
    1a7c:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    1a80:	0d9f2100 	ldfeqs	f2, [pc]	; 1a88 <IRQ129_Handler+0x2c4>
    1a84:	4d090000 	stcmi	0, cr0, [r9, #-0]
    1a88:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
    1a8c:	01010000 	mrseq	r0, (UNDEF: 1)
    1a90:	43210003 			; <UNDEFINED> instruction: 0x43210003
    1a94:	09000002 	stmdbeq	r0, {r1}
    1a98:	5012114e 	andspl	r1, r2, lr, asr #2
    1a9c:	01000009 	tsteq	r0, r9
    1aa0:	21000201 	tstcs	r0, r1, lsl #4
    1aa4:	0000096d 	andeq	r0, r0, sp, ror #18
    1aa8:	12114f09 	andsne	r4, r1, #9, 30	; 0x24
    1aac:	00000950 	andeq	r0, r0, r0, asr r9
    1ab0:	00010101 	andeq	r0, r1, r1, lsl #2
    1ab4:	00057a21 	andeq	r7, r5, r1, lsr #20
    1ab8:	11500900 	cmpne	r0, r0, lsl #18
    1abc:	0009440d 	andeq	r4, r9, sp, lsl #8
    1ac0:	00010100 	andeq	r0, r1, r0, lsl #2
    1ac4:	7e060000 	cdpvc	0, 0, cr0, cr6, cr0, {0}
    1ac8:	09000004 	stmdbeq	r0, {r2}
    1acc:	33031151 	movwcc	r1, #12625	; 0x3151
    1ad0:	1b00001a 	blne	1b40 <IRQ129_Handler+0x37c>
    1ad4:	11530901 	cmpne	r3, r1, lsl #18
    1ad8:	001b4409 	andseq	r4, fp, r9, lsl #8
    1adc:	05302100 	ldreq	r2, [r0, #-256]!	; 0xffffff00
    1ae0:	55090000 	strpl	r0, [r9, #-0]
    1ae4:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
    1ae8:	03010000 	movweq	r0, #4096	; 0x1000
    1aec:	e2210005 	eor	r0, r1, #5
    1af0:	09000009 	stmdbeq	r0, {r0, r3}
    1af4:	50121156 	andspl	r1, r2, r6, asr r1
    1af8:	01000009 	tsteq	r0, r9
    1afc:	21000401 	tstcs	r0, r1, lsl #8
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1b00:	000002bb 			; <UNDEFINED> instruction: 0x000002bb
    1b04:	12115709 	andsne	r5, r1, #2359296	; 0x240000
        EfmColErr_IrqHandler();
    1b08:	00000950 	andeq	r0, r0, r0, asr r9
    1b0c:	00030101 	andeq	r0, r3, r1, lsl #2
    if ((Set == bM4_EFM_FSR_OPTEND) && (VSSEL129 & BIT_MASK_20))
    1b10:	00115921 	andseq	r5, r1, r1, lsr #18
    1b14:	11580900 	cmpne	r8, r0, lsl #18
        EfmOpEnd_IrqHandler();
    1b18:	00095012 	andeq	r5, r9, r2, lsl r0
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    1b1c:	02010100 	andeq	r0, r1, #0, 2
    1b20:	07832100 	streq	r2, [r3, r0, lsl #2]
        QspiInt_IrqHandler();
    1b24:	59090000 	stmdbpl	r9, {}	; <UNPREDICTABLE>
    1b28:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
        Dcu1_IrqHandler();
    1b2c:	01010000 	mrseq	r0, (UNDEF: 1)
        Dcu2_IrqHandler();
    1b30:	17210001 	strne	r0, [r1, -r1]!
    1b34:	09000012 	stmdbeq	r0, {r1, r4}
        Dcu3_IrqHandler();
    1b38:	5012115a 	andspl	r1, r2, sl, asr r1
        Dcu4_IrqHandler();
    1b3c:	01000009 	tsteq	r0, r9
}
    1b40:	00000001 	andeq	r0, r0, r1
    uint32_t VSSEL130 = M4_INTC->VSSEL130;
    1b44:	0008de06 	andeq	sp, r8, r6, lsl #28
    1b48:	115b0900 	cmpne	fp, r0, lsl #18
    if (Set == bM4_TMR01_BCONR_INTENA)
    1b4c:	001ad303 	andseq	sp, sl, r3, lsl #6
    1b50:	09011b00 	stmdbeq	r1, {r8, r9, fp, ip}
    if (Set == bM4_TMR01_BCONR_INTENB)
    1b54:	7e09115d 	mcrvc	1, 0, r1, cr9, cr13, {2}
    1b58:	2100001b 	tstcs	r0, fp, lsl r0
    if (Set == bM4_TMR02_BCONR_INTENA)
    1b5c:	00000530 	andeq	r0, r0, r0, lsr r5
    1b60:	0d115f09 	ldceq	15, cr5, [r1, #-36]	; 0xffffffdc
    if (Set == bM4_TMR02_BCONR_INTENB)
    1b64:	00000944 	andeq	r0, r0, r4, asr #18
    1b68:	00010701 	andeq	r0, r1, r1, lsl #14
    if (Set == bM4_SYSREG_CMU_XTALSTDCR_XTALSTDIE)
    1b6c:	00090f21 	andeq	r0, r9, r1, lsr #30
    1b70:	11600900 	cmnne	r0, r0, lsl #18
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1b74:	00095012 	andeq	r5, r9, r2, lsl r0
    1b78:	00010100 	andeq	r0, r1, r0, lsl #2
    if ((M4_SWDT->SR & (BIT_MASK_16 | BIT_MASK_17)) && (VSSEL130 & BIT_MASK_23))
    1b7c:	db060000 	blle	181b84 <__ram_ret_data_start+0x17e2f4>
    1b80:	09000001 	stmdbeq	r0, {r0}
    1b84:	51031161 	tstpl	r3, r1, ror #2
    1b88:	1b00001b 	blne	1bfc <IRQ130_Handler+0xba>
        if ((Set == bM4_TMR01_STFLR_CMAF) && (VSSEL130 & BIT_MASK_00))
    1b8c:	11630901 	cmnne	r3, r1, lsl #18
    1b90:	001bda09 	andseq	sp, fp, r9, lsl #20
    1b94:	05302100 	ldreq	r2, [r0, #-256]!	; 0xffffff00
    1b98:	65090000 	strvs	r0, [r9, #-0]
            Timer01GCMA_IrqHandler();
    1b9c:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
        if ((Set == bM4_TMR01_STFLR_CMBF) && (VSSEL130 & BIT_MASK_01))
    1ba0:	04010000 	streq	r0, [r1], #-0
    1ba4:	d7210004 	strle	r0, [r1, -r4]!
    1ba8:	09000016 	stmdbeq	r0, {r1, r2, r4}
    1bac:	50121166 	andspl	r1, r2, r6, ror #2
            Timer01GCMB_IrqHandler();
    1bb0:	01000009 	tsteq	r0, r9
        if ((Set == bM4_TMR02_STFLR_CMAF) && (VSSEL130 & BIT_MASK_02))
    1bb4:	21000202 	tstcs	r0, r2, lsl #4
    1bb8:	00000dd9 	ldrdeq	r0, [r0], -r9
    1bbc:	12116709 	andsne	r6, r1, #2359296	; 0x240000
    1bc0:	00000950 	andeq	r0, r0, r0, asr r9
            Timer02GCMA_IrqHandler();
    1bc4:	00010101 	andeq	r0, r1, r1, lsl #2
        if ((Set == bM4_TMR02_STFLR_CMBF) && (VSSEL130 & BIT_MASK_03))
    1bc8:	00167e21 	andseq	r7, r6, r1, lsr #28
    1bcc:	11680900 	cmnne	r8, r0, lsl #18
    1bd0:	00095012 	andeq	r5, r9, r2, lsl r0
    1bd4:	00010100 	andeq	r0, r1, r0, lsl #2
            Timer02GCMB_IrqHandler();
    1bd8:	97060000 	strls	r0, [r6, -r0]
        if ((Set == bM4_SYSREG_CMU_XTALSTDSR_XTALSTDF) && (VSSEL130 & BIT_MASK_21))
    1bdc:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
    1be0:	8b031169 	blhi	c618c <__ram_ret_data_start+0xc28fc>
    1be4:	1b00001b 	blne	1c58 <IRQ131_Handler+0x20>
    1be8:	116b0901 	cmnne	fp, r1, lsl #18
            MainOscStop_IrqHandler();
    1bec:	001c4709 	andseq	r4, ip, r9, lsl #14
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1bf0:	0e262100 	sufeqs	f2, f6, f0
    1bf4:	6d090000 	stcvs	0, cr0, [r9, #-0]
        WakeupTimer_IrqHandler();
    1bf8:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
        Swdt_IrqHandler();
    1bfc:	01010000 	mrseq	r0, (UNDEF: 1)
}
    1c00:	3a210007 	bcc	841c24 <__ram_ret_data_start+0x83e394>
    1c04:	09000005 	stmdbeq	r0, {r0, r2}
    1c08:	440d116e 	strmi	r1, [sp], #-366	; 0xfffffe92
    1c0c:	01000009 	tsteq	r0, r9
    1c10:	21000304 	tstcs	r0, r4, lsl #6
    1c14:	000004f1 	strdeq	r0, [r0], -r1
    1c18:	12116f09 	andsne	r6, r1, #9, 30	; 0x24
    1c1c:	00000950 	andeq	r0, r0, r0, asr r9
    1c20:	00020101 	andeq	r0, r2, r1, lsl #2
    1c24:	0008fc21 	andeq	pc, r8, r1, lsr #24
    1c28:	11700900 	cmnne	r0, r0, lsl #18
    1c2c:	00095012 	andeq	r5, r9, r2, lsl r0
    1c30:	01010100 	mrseq	r0, (UNDEF: 17)
    1c34:	057a2100 	ldrbeq	r2, [sl, #-256]!	; 0xffffff00
{
    1c38:	71090000 	mrsvc	r0, (UNDEF: 9)
    uint32_t VSSEL131 = M4_INTC->VSSEL131;
    1c3c:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
    if (Set == bM4_TMR61_ICONR_INTENA)
    1c40:	01010000 	mrseq	r0, (UNDEF: 1)
    1c44:	06000000 	streq	r0, [r0], -r0
    1c48:	00001185 	andeq	r1, r0, r5, lsl #3
    if (Set == bM4_TMR61_ICONR_INTENB)
    1c4c:	03117209 	tsteq	r1, #-1879048192	; 0x90000000
    1c50:	00001be7 	andeq	r1, r0, r7, ror #23
    if (Set == bM4_TMR61_ICONR_INTENC)
    1c54:	7409011b 	strvc	r0, [r9], #-283	; 0xfffffee5
    1c58:	1ce70911 			; <UNDEFINED> instruction: 0x1ce70911
    1c5c:	0f210000 	svceq	0x00210000
    if (Set == bM4_TMR61_ICONR_INTEND)
    1c60:	09000010 	stmdbeq	r0, {r4}
    1c64:	50121176 	andspl	r1, r2, r6, ror r1
    if (Set == bM4_TMR61_ICONR_INTENE)
    1c68:	01000009 	tsteq	r0, r9
    1c6c:	21000701 	tstcs	r0, r1, lsl #14
    1c70:	00001043 	andeq	r1, r0, r3, asr #32
    if (Set == bM4_TMR61_ICONR_INTENF)
    1c74:	12117709 	andsne	r7, r1, #2359296	; 0x240000
    1c78:	00000950 	andeq	r0, r0, r0, asr r9
    if (Set == bM4_TMR61_ICONR_INTENOVF)
    1c7c:	00060101 	andeq	r0, r6, r1, lsl #2
    1c80:	00068721 	andeq	r8, r6, r1, lsr #14
    1c84:	11780900 	cmnne	r8, r0, lsl #18
    if (Set == bM4_TMR61_ICONR_INTENUDF)
    1c88:	00095012 	andeq	r5, r9, r2, lsl r0
    1c8c:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
    if (Set == bM4_TMR61_ICONR_INTENDTE)
    1c90:	05522100 	ldrbeq	r2, [r2, #-256]	; 0xffffff00
    1c94:	79090000 	stmdbvc	r9, {}	; <UNPREDICTABLE>
    1c98:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1c9c:	01010000 	mrseq	r0, (UNDEF: 1)
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_11))
    1ca0:	00210004 	eoreq	r0, r1, r4
    1ca4:	09000005 	stmdbeq	r0, {r0, r2}
    1ca8:	5012117a 	andspl	r1, r2, sl, ror r1
    1cac:	01000009 	tsteq	r0, r9
    1cb0:	21000301 	tstcs	r0, r1, lsl #6
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1cb4:	00000516 	andeq	r0, r0, r6, lsl r5
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_12))
    1cb8:	12117b09 	andsne	r7, r1, #9216	; 0x2400
    1cbc:	00000950 	andeq	r0, r0, r0, asr r9
    1cc0:	00020101 	andeq	r0, r2, r1, lsl #2
    1cc4:	00051e21 	andeq	r1, r5, r1, lsr #28
    1cc8:	117c0900 	cmnne	ip, r0, lsl #18
    if (Set == bM4_TMR62_ICONR_INTENA)
    1ccc:	00095012 	andeq	r5, r9, r2, lsl r0
    1cd0:	01010100 	mrseq	r0, (UNDEF: 17)
    if (Set == bM4_TMR62_ICONR_INTENB)
    1cd4:	057a2100 	ldrbeq	r2, [sl, #-256]!	; 0xffffff00
    1cd8:	7d090000 	stcvc	0, cr0, [r9, #-0]
    1cdc:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
    if (Set == bM4_TMR62_ICONR_INTENC)
    1ce0:	01010000 	mrseq	r0, (UNDEF: 1)
    1ce4:	06000000 	streq	r0, [r0], -r0
    if (Set == bM4_TMR62_ICONR_INTEND)
    1ce8:	000016e7 	andeq	r1, r0, r7, ror #13
    1cec:	03117e09 	tsteq	r1, #9, 28	; 0x90
    1cf0:	00001c54 	andeq	r1, r0, r4, asr ip
    if (Set == bM4_TMR62_ICONR_INTENE)
    1cf4:	8009011b 	andhi	r0, r9, fp, lsl r1
    1cf8:	1d650911 			; <UNDEFINED> instruction: 0x1d650911
    if (Set == bM4_TMR62_ICONR_INTENF)
    1cfc:	97210000 	strls	r0, [r1, -r0]!
    1d00:	09000009 	stmdbeq	r0, {r0, r3}
    1d04:	50121182 	andspl	r1, r2, r2, lsl #3
    if (Set == bM4_TMR62_ICONR_INTENOVF)
    1d08:	01000009 	tsteq	r0, r9
    1d0c:	21000701 	tstcs	r0, r1, lsl #14
    if (Set == bM4_TMR62_ICONR_INTENUDF)
    1d10:	000006e3 	andeq	r0, r0, r3, ror #13
    1d14:	12118309 	andsne	r8, r1, #603979776	; 0x24000000
    1d18:	00000950 	andeq	r0, r0, r0, asr r9
    if (Set == bM4_TMR62_ICONR_INTENDTE)
    1d1c:	00050201 	andeq	r0, r5, r1, lsl #4
    1d20:	00055221 	andeq	r5, r5, r1, lsr #4
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1d24:	11840900 	orrne	r0, r4, r0, lsl #18
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    1d28:	0009440d 	andeq	r4, r9, sp, lsl #8
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_27))
    1d2c:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    1d30:	0a912100 	beq	fe44a138 <__data_end_ram_ret__+0xde35a138>
    1d34:	85090000 	strhi	r0, [r9, #-0]
    1d38:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1d3c:	01010000 	mrseq	r0, (UNDEF: 1)
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_11 | BIT_MASK_12);
    1d40:	aa210003 	bge	841d54 <__ram_ret_data_start+0x83e4c4>
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_28))
    1d44:	09000005 	stmdbeq	r0, {r0, r2}
    1d48:	50121186 	andspl	r1, r2, r6, lsl #3
    1d4c:	01000009 	tsteq	r0, r9
    1d50:	21000102 	tstcs	r0, r2, lsl #2
}
    1d54:	0000057a 	andeq	r0, r0, sl, ror r5
        if ((Set == bM4_TMR61_STFLR_CMAF) && (VSSEL131 & BIT_MASK_00))
    1d58:	0d118709 	ldceq	7, cr8, [r1, #-36]	; 0xffffffdc
    1d5c:	00000944 	andeq	r0, r0, r4, asr #18
    1d60:	00000101 	andeq	r0, r0, r1, lsl #2
    1d64:	0ead0600 	cdpeq	6, 10, cr0, cr13, cr0, {0}
            Timer61GCMA_IrqHandler();
    1d68:	88090000 	stmdahi	r9, {}	; <UNPREDICTABLE>
    1d6c:	1cf40311 	ldclne	3, cr0, [r4], #68	; 0x44
        if ((Set == bM4_TMR61_STFLR_CMBF) && (VSSEL131 & BIT_MASK_01))
    1d70:	011b0000 	tsteq	fp, r0
    1d74:	09118a09 	ldmdbeq	r1, {r0, r3, r9, fp, pc}
    1d78:	00001dc1 	andeq	r1, r0, r1, asr #27
    1d7c:	0009da21 	andeq	sp, r9, r1, lsr #20
            Timer61GCMB_IrqHandler();
    1d80:	118c0900 	orrne	r0, ip, r0, lsl #18
    1d84:	00095012 	andeq	r5, r9, r2, lsl r0
        if ((Set == bM4_TMR61_STFLR_CMCF) && (VSSEL131 & BIT_MASK_02))
    1d88:	05030100 	streq	r0, [r3, #-256]	; 0xffffff00
    1d8c:	05522100 	ldrbeq	r2, [r2, #-256]	; 0xffffff00
    1d90:	8d090000 	stchi	0, cr0, [r9, #-0]
    1d94:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
            Timer61GCMC_IrqHandler();
    1d98:	01010000 	mrseq	r0, (UNDEF: 1)
    1d9c:	3d210004 	stccc	0, cr0, [r1, #-16]!
        if ((Set == bM4_TMR61_STFLR_CMDF) && (VSSEL131 & BIT_MASK_03))
    1da0:	09000016 	stmdbeq	r0, {r1, r2, r4}
    1da4:	5012118e 	andspl	r1, r2, lr, lsl #3
    1da8:	01000009 	tsteq	r0, r9
    1dac:	21000103 	tstcs	r0, r3, lsl #2
            Timer61GCMD_IrqHandler();
    1db0:	0000057a 	andeq	r0, r0, sl, ror r5
    1db4:	0d118f09 	ldceq	15, cr8, [r1, #-36]	; 0xffffffdc
        if ((Set == bM4_TMR61_STFLR_CMEF) && (VSSEL131 & BIT_MASK_04))
    1db8:	00000944 	andeq	r0, r0, r4, asr #18
    1dbc:	00000101 	andeq	r0, r0, r1, lsl #2
    1dc0:	04520600 	ldrbeq	r0, [r2], #-1536	; 0xfffffa00
    1dc4:	90090000 	andls	r0, r9, r0
            Timer61GCME_IrqHandler();
    1dc8:	1d720311 	ldclne	3, cr0, [r2, #-68]!	; 0xffffffbc
    1dcc:	011b0000 	tsteq	fp, r0
        if ((Set == bM4_TMR61_STFLR_CMFF) && (VSSEL131 & BIT_MASK_05))
    1dd0:	09119209 	ldmdbeq	r1, {r0, r3, r9, ip, pc}
    1dd4:	00001dfb 	strdeq	r1, [r0], -fp
    1dd8:	000a1621 	andeq	r1, sl, r1, lsr #12
    1ddc:	11940900 	orrsne	r0, r4, r0, lsl #18
            Timer61GCMF_IrqHandler();
    1de0:	00095012 	andeq	r5, r9, r2, lsl r0
    1de4:	07010100 	streq	r0, [r1, -r0, lsl #2]
        if ((Set == bM4_TMR61_STFLR_OVFF) && (VSSEL131 & BIT_MASK_06))
    1de8:	053a2100 	ldreq	r2, [sl, #-256]!	; 0xffffff00
    1dec:	95090000 	strls	r0, [r9, #-0]
    1df0:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
    1df4:	07010000 	streq	r0, [r1, -r0]
            Timer61GOV_IrqHandler();
    1df8:	06000000 	streq	r0, [r0], -r0
    1dfc:	000012a9 	andeq	r1, r0, r9, lsr #5
        if ((Set == bM4_TMR61_STFLR_UDFF) && (VSSEL131 & BIT_MASK_07))
    1e00:	03119609 	tsteq	r1, #9437184	; 0x900000
    1e04:	00001dce 	andeq	r1, r0, lr, asr #27
    1e08:	9809011b 	stmdals	r9, {r0, r1, r3, r4, r8}
    1e0c:	1e460911 			; <UNDEFINED> instruction: 0x1e460911
            Timer61GUD_IrqHandler();
    1e10:	7f210000 	svcvc	0x00210000
    1e14:	09000008 	stmdbeq	r0, {r3}
        if (((Set == bM4_TMR61_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_08))
    1e18:	5012119a 	mulspl	r2, sl, r1
    1e1c:	01000009 	tsteq	r0, r9
    1e20:	21000602 	tstcs	r0, r2, lsl #12
    1e24:	00001678 	andeq	r1, r0, r8, ror r6
            Timer61GDT_IrqHandler();
    1e28:	12119b09 	andsne	r9, r1, #9216	; 0x2400
    1e2c:	00000950 	andeq	r0, r0, r0, asr r9
        Timer61SCMA_IrqHandler();
    1e30:	00050101 	andeq	r0, r5, r1, lsl #2
        Timer61SCMB_IrqHandler();
    1e34:	00055221 	andeq	r5, r5, r1, lsr #4
    1e38:	119c0900 	orrsne	r0, ip, r0, lsl #18
        if ((Set == bM4_TMR62_STFLR_CMAF) && (VSSEL131 & BIT_MASK_16))
    1e3c:	0009440d 	andeq	r4, r9, sp, lsl #8
    1e40:	00050100 	andeq	r0, r5, r0, lsl #2
    1e44:	89060000 	stmdbhi	r6, {}	; <UNPREDICTABLE>
    1e48:	09000008 	stmdbeq	r0, {r3}
            Timer62GCMA_IrqHandler();
    1e4c:	0803119d 	stmdaeq	r3, {r0, r2, r3, r4, r7, r8, ip}
    1e50:	1b00001e 	blne	1ed0 <IRQ131_Handler+0x298>
        if ((Set == bM4_TMR62_STFLR_CMBF) && (VSSEL131 & BIT_MASK_17))
    1e54:	119f0901 	orrsne	r0, pc, r1, lsl #18
    1e58:	001e8009 	andseq	r8, lr, r9
    1e5c:	13a72100 			; <UNDEFINED> instruction: 0x13a72100
    1e60:	a1090000 	mrsge	r0, (UNDEF: 9)
            Timer62GCMB_IrqHandler();
    1e64:	09501211 	ldmdbeq	r0, {r0, r4, r9, ip}^
    1e68:	02010000 	andeq	r0, r1, #0
        if ((Set == bM4_TMR62_STFLR_CMCF) && (VSSEL131 & BIT_MASK_18))
    1e6c:	26210006 	strtcs	r0, [r1], -r6
    1e70:	09000006 	stmdbeq	r0, {r1, r2}
    1e74:	440d11a2 	strmi	r1, [sp], #-418	; 0xfffffe5e
    1e78:	01000009 	tsteq	r0, r9
            Timer62GCMC_IrqHandler();
    1e7c:	00000006 	andeq	r0, r0, r6
    1e80:	00010106 	andeq	r0, r1, r6, lsl #2
        if ((Set == bM4_TMR62_STFLR_CMDF) && (VSSEL131 & BIT_MASK_19))
    1e84:	11a30900 			; <UNDEFINED> instruction: 0x11a30900
    1e88:	001e5303 	andseq	r5, lr, r3, lsl #6
    1e8c:	09011b00 	stmdbeq	r1, {r8, r9, fp, ip}
    1e90:	ba0911a5 	blt	24652c <__ram_ret_data_start+0x242c9c>
            Timer62GCMD_IrqHandler();
    1e94:	2100001e 	tstcs	r0, lr, lsl r0
    1e98:	000014a9 	andeq	r1, r0, r9, lsr #9
        if ((Set == bM4_TMR62_STFLR_CMEF) && (VSSEL131 & BIT_MASK_20))
    1e9c:	1211a709 	andsne	sl, r1, #2359296	; 0x240000
    1ea0:	00000950 	andeq	r0, r0, r0, asr r9
    1ea4:	00070101 	andeq	r0, r7, r1, lsl #2
    1ea8:	00053a21 	andeq	r3, r5, r1, lsr #20
            Timer62GCME_IrqHandler();
    1eac:	11a80900 			; <UNDEFINED> instruction: 0x11a80900
    1eb0:	0009440d 	andeq	r4, r9, sp, lsl #8
        if ((Set == bM4_TMR62_STFLR_CMFF) && (VSSEL131 & BIT_MASK_21))
    1eb4:	00070100 	andeq	r0, r7, r0, lsl #2
    1eb8:	e4060000 	str	r0, [r6], #-0
    1ebc:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1ec0:	8d0311a9 	stfhis	f1, [r3, #-676]	; 0xfffffd5c
            Timer62GCMF_IrqHandler();
    1ec4:	1b00001e 	blne	1f44 <IRQ131_Handler+0x30c>
    1ec8:	11ab0901 			; <UNDEFINED> instruction: 0x11ab0901
        if ((Set == bM4_TMR62_STFLR_OVFF) && (VSSEL131 & BIT_MASK_22))
    1ecc:	001ef409 	andseq	pc, lr, r9, lsl #8
    1ed0:	05302100 	ldreq	r2, [r0, #-256]!	; 0xffffff00
    1ed4:	ad090000 	stcge	0, cr0, [r9, #-0]
    1ed8:	09440d11 	stmdbeq	r4, {r0, r4, r8, sl, fp}^
            Timer62GOV_IrqHandler();
    1edc:	07010000 	streq	r0, [r1, -r0]
    1ee0:	13210001 			; <UNDEFINED> instruction: 0x13210001
        if ((Set == bM4_TMR62_STFLR_UDFF) && (VSSEL131 & BIT_MASK_23))
    1ee4:	09000006 	stmdbeq	r0, {r1, r2}
    1ee8:	501211ae 	andspl	r1, r2, lr, lsr #3
    1eec:	01000009 	tsteq	r0, r9
    1ef0:	00000001 	andeq	r0, r0, r1
            Timer62GUD_IrqHandler();
    1ef4:	00121f06 	andseq	r1, r2, r6, lsl #30
    1ef8:	11af0900 			; <UNDEFINED> instruction: 0x11af0900
        if (((Set == bM4_TMR62_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_24))
    1efc:	001ec703 	andseq	ip, lr, r3, lsl #14
    1f00:	09440900 	stmdbeq	r4, {r8, fp}^
    1f04:	1f110000 	svcne	0x00110000
    1f08:	940a0000 	strls	r0, [sl], #-0
            Timer62GDT_IrqHandler();
    1f0c:	00000000 	andeq	r0, r0, r0
    1f10:	09440900 	stmdbeq	r4, {r8, fp}^
        Timer62SCMA_IrqHandler();
    1f14:	1f210000 	svcne	0x00210000
        Timer62SCMB_IrqHandler();
    1f18:	940a0000 	strls	r0, [sl], #-0
}
    1f1c:	03000000 	movweq	r0, #0
    1f20:	09440900 	stmdbeq	r4, {r8, fp}^
    1f24:	1f310000 	svcne	0x00310000
    1f28:	940a0000 	strls	r0, [sl], #-0
    1f2c:	01000000 	mrseq	r0, (UNDEF: 0)
    1f30:	09440900 	stmdbeq	r4, {r8, fp}^
    1f34:	1f410000 	svcne	0x00410000
    1f38:	940a0000 	strls	r0, [sl], #-0
    1f3c:	0b000000 	bleq	1f44 <IRQ131_Handler+0x30c>
    1f40:	09021c00 	stmdbeq	r2, {sl, fp, ip}
    1f44:	66052785 	strvs	r2, [r5], -r5, lsl #15
    1f48:	1d00001f 	stcne	0, cr0, [r0, #-124]	; 0xffffff84
    1f4c:	00000711 	andeq	r0, r0, r1, lsl r7
    1f50:	17278709 	strne	r8, [r7, -r9, lsl #14]!
    1f54:	00000961 	andeq	r0, r0, r1, ror #18
    1f58:	000eeb1d 	andeq	lr, lr, sp, lsl fp
    1f5c:	27880900 	strcs	r0, [r8, r0, lsl #18]
    1f60:	0009f227 	andeq	pc, r9, r7, lsr #4
    1f64:	021c0000 	andseq	r0, ip, #0
    1f68:	05278b09 	streq	r8, [r7, #-2825]!	; 0xfffff4f7
    1f6c:	00001f8b 	andeq	r1, r0, fp, lsl #31
    1f70:	0000801d 	andeq	r8, r0, sp, lsl r0
    1f74:	278d0900 	strcs	r0, [sp, r0, lsl #18]
    1f78:	00096117 	andeq	r6, r9, r7, lsl r1
    1f7c:	11121d00 	tstne	r2, r0, lsl #26
    1f80:	8e090000 	cdphi	0, 0, cr0, cr9, cr0, {0}
    1f84:	0a2c2a27 	beq	b0c828 <__ram_ret_data_start+0xb08f98>
    1f88:	1c000000 	stcne	0, cr0, [r0], {-0}
    1f8c:	27900902 	ldrcs	r0, [r0, r2, lsl #18]
    1f90:	001fb005 	andseq	fp, pc, r5
    1f94:	0a091d00 	beq	24939c <__ram_ret_data_start+0x245b0c>
    1f98:	92090000 	andls	r0, r9, #0
    1f9c:	09611727 	stmdbeq	r1!, {r0, r1, r2, r5, r8, r9, sl, ip}^
    1fa0:	411d0000 	tstmi	sp, r0
    1fa4:	09000009 	stmdbeq	r0, {r0, r3}
    1fa8:	88292793 	stmdahi	r9!, {r0, r1, r4, r7, r8, r9, sl, sp}
    1fac:	0000000a 	andeq	r0, r0, sl
    1fb0:	9509041c 	strls	r0, [r9, #-1052]	; 0xfffffbe4
    1fb4:	1fd50527 	svcne	0x00d50527
    1fb8:	d81d0000 	ldmdale	sp, {}	; <UNPREDICTABLE>
{
    1fbc:	0900000e 	stmdbeq	r0, {r1, r2, r3}
    uint32_t VSSEL132 = M4_INTC->VSSEL132;
    1fc0:	83172797 	tsthi	r7, #39583744	; 0x25c0000
    if (Set == bM4_TMR63_ICONR_INTENA)
    1fc4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    1fc8:	00000658 	andeq	r0, r0, r8, asr r6
    if (Set == bM4_TMR63_ICONR_INTENB)
    1fcc:	27279809 	strcs	r9, [r7, -r9, lsl #16]!
    1fd0:	00000b4a 	andeq	r0, r0, sl, asr #22
    if (Set == bM4_TMR63_ICONR_INTENC)
    1fd4:	09041c00 	stmdbeq	r4, {sl, fp, ip}
    1fd8:	fa05279a 	blx	14be48 <__ram_ret_data_start+0x1485b8>
    if (Set == bM4_TMR63_ICONR_INTEND)
    1fdc:	1d00001f 	stcne	0, cr0, [r0, #-124]	; 0xffffff84
    1fe0:	000014ec 	andeq	r1, r0, ip, ror #9
    if (Set == bM4_TMR63_ICONR_INTENE)
    1fe4:	17279c09 	strne	r9, [r7, -r9, lsl #24]!
    1fe8:	00000983 	andeq	r0, r0, r3, lsl #19
    if (Set == bM4_TMR63_ICONR_INTENF)
    1fec:	00137b1d 	andseq	r7, r3, sp, lsl fp
    1ff0:	279d0900 	ldrcs	r0, [sp, r0, lsl #18]
    if (Set == bM4_TMR63_ICONR_INTENOVF)
    1ff4:	000b8427 	andeq	r8, fp, r7, lsr #8
    1ff8:	041c0000 	ldreq	r0, [ip], #-0
    if (Set == bM4_TMR63_ICONR_INTENUDF)
    1ffc:	05279f09 	streq	r9, [r7, #-3849]!	; 0xfffff0f7
    2000:	0000201f 	andeq	r2, r0, pc, lsl r0
    if (Set == bM4_TMR63_ICONR_INTENDTE)
    2004:	00140a1d 	andseq	r0, r4, sp, lsl sl
    2008:	27a10900 	strcs	r0, [r1, r0, lsl #18]!
    u32Tmp1 = (M4_TMR63->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    200c:	00098317 	andeq	r8, r9, r7, lsl r3
    u32Tmp2 = M4_TMR63->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    2010:	0d7d1d00 	ldcleq	13, cr1, [sp, #-0]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_11))
    2014:	a2090000 	andge	r0, r9, #0
    2018:	0dab2527 	cfstr32eq	mvfx2, [fp, #156]!	; 0x9c
    201c:	1c000000 	stcne	0, cr0, [r0], {-0}
    2020:	27a40904 	strcs	r0, [r4, r4, lsl #18]!
    u32Tmp1 = (M4_TMR63->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    2024:	00204405 	eoreq	r4, r0, r5, lsl #8
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_12))
    2028:	14f71d00 	ldrbtne	r1, [r7], #3328	; 0xd00
    202c:	a6090000 	strge	r0, [r9], -r0
    2030:	09831727 	stmibeq	r3, {r0, r1, r2, r5, r8, r9, sl, ip}
    2034:	e01d0000 	ands	r0, sp, r0
}
    2038:	09000013 	stmdbeq	r0, {r0, r1, r4}
        if ((Set == bM4_TMR63_STFLR_CMAF) && (VSSEL132 & BIT_MASK_00))
    203c:	b12627a7 			; <UNDEFINED> instruction: 0xb12627a7
    2040:	0000000e 	andeq	r0, r0, lr
    2044:	a909011c 	stmdbge	r9, {r2, r3, r4, r8}
            Timer63GCMA_IrqHandler();
    2048:	20690527 	rsbcs	r0, r9, r7, lsr #10
    204c:	251d0000 	ldrcs	r0, [sp, #-0]
        if ((Set == bM4_TMR63_STFLR_CMBF) && (VSSEL132 & BIT_MASK_01))
    2050:	09000016 	stmdbeq	r0, {r1, r2, r4}
    2054:	501627ab 	andspl	r2, r6, fp, lsr #15
    2058:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
            Timer63GCMB_IrqHandler();
    205c:	000015d5 	ldrdeq	r1, [r0], -r5
    2060:	2a27ac09 	bcs	9ed08c <__ram_ret_data_start+0x9e97fc>
        if ((Set == bM4_TMR63_STFLR_CMCF) && (VSSEL132 & BIT_MASK_02))
    2064:	00000eeb 	andeq	r0, r0, fp, ror #29
    2068:	09011c00 	stmdbeq	r1, {sl, fp, ip}
    206c:	8e0527af 	cdphi	7, 0, cr2, cr5, cr15, {5}
            Timer63GCMC_IrqHandler();
    2070:	1d000020 	stcne	0, cr0, [r0, #-128]	; 0xffffff80
    2074:	00000cb9 			; <UNDEFINED> instruction: 0x00000cb9
        if ((Set == bM4_TMR63_STFLR_CMDF) && (VSSEL132 & BIT_MASK_03))
    2078:	1627b109 	strtne	fp, [r7], -r9, lsl #2
    207c:	00000950 	andeq	r0, r0, r0, asr r9
    2080:	00085a1d 	andeq	r5, r8, sp, lsl sl
            Timer63GCMD_IrqHandler();
    2084:	27b20900 	ldrcs	r0, [r2, r0, lsl #18]!
    2088:	000f2526 	andeq	r2, pc, r6, lsr #10
        if ((Set == bM4_TMR63_STFLR_CMEF) && (VSSEL132 & BIT_MASK_04))
    208c:	011c0000 	tsteq	ip, r0
    2090:	0527b509 	streq	fp, [r7, #-1289]!	; 0xfffffaf7
    2094:	000020b3 	strheq	r2, [r0], -r3
            Timer63GCME_IrqHandler();
    2098:	0017231d 	andseq	r2, r7, sp, lsl r3
    209c:	27b70900 	ldrcs	r0, [r7, r0, lsl #18]!
        if ((Set == bM4_TMR63_STFLR_CMFF) && (VSSEL132 & BIT_MASK_05))
    20a0:	00095016 	andeq	r5, r9, r6, lsl r0
    20a4:	15f91d00 	ldrbne	r1, [r9, #3328]!	; 0xd00
    20a8:	b8090000 	stmdalt	r9, {}	; <UNPREDICTABLE>
            Timer63GCMF_IrqHandler();
    20ac:	0f5f2627 	svceq	0x005f2627
    20b0:	1c000000 	stcne	0, cr0, [r0], {-0}
        if ((Set == bM4_TMR63_STFLR_OVFF) && (VSSEL132 & BIT_MASK_06))
    20b4:	27bb0901 	ldrcs	r0, [fp, r1, lsl #18]!
    20b8:	0020d805 	eoreq	sp, r0, r5, lsl #16
    20bc:	0ced1d00 	stcleq	13, cr1, [sp]
            Timer63GOV_IrqHandler();
    20c0:	bd090000 	stclt	0, cr0, [r9, #-0]
    20c4:	09501627 	ldmdbeq	r0, {r0, r1, r2, r5, r9, sl, ip}^
        if ((Set == bM4_TMR63_STFLR_UDFF) && (VSSEL132 & BIT_MASK_07))
    20c8:	551d0000 	ldrpl	r0, [sp, #-0]
    20cc:	09000013 	stmdbeq	r0, {r0, r1, r4}
    20d0:	992727be 	stmdbls	r7!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp}
            Timer63GUD_IrqHandler();
    20d4:	0000000f 	andeq	r0, r0, pc
    20d8:	c109011c 	tstgt	r9, ip, lsl r1
        if (((Set == bM4_TMR63_STFLR_DTEF)) && (VSSEL132 & BIT_MASK_08))
    20dc:	20fd0527 	rscscs	r0, sp, r7, lsr #10
    20e0:	c31d0000 	tstgt	sp, #0
    20e4:	0900000c 	stmdbeq	r0, {r2, r3}
            Timer63GDT_IrqHandler();
    20e8:	501627c3 	andspl	r2, r6, r3, asr #15
    20ec:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
        Timer63SCMA_IrqHandler();
    20f0:	0000049c 	muleq	r0, ip, r4
        Timer63SCMB_IrqHandler();
    20f4:	2727c409 	strcs	ip, [r7, -r9, lsl #8]!
}
    20f8:	00000fd3 	ldrdeq	r0, [r0], -r3
    20fc:	09011c00 	stmdbeq	r1, {sl, fp, ip}
    2100:	220527c7 	andcs	r2, r5, #52166656	; 0x31c0000
    2104:	1d000021 	stcne	0, cr0, [r0, #-132]	; 0xffffff7c
    2108:	00000f32 	andeq	r0, r0, r2, lsr pc
    210c:	1627c909 	strtne	ip, [r7], -r9, lsl #18
    2110:	00000950 	andeq	r0, r0, r0, asr r9
    2114:	0006761d 	andeq	r7, r6, sp, lsl r6
    2118:	27ca0900 	strbcs	r0, [sl, r0, lsl #18]
    211c:	00100d26 	andseq	r0, r0, r6, lsr #26
    2120:	011c0000 	tsteq	ip, r0
    2124:	0527cd09 	streq	ip, [r7, #-3337]!	; 0xfffff2f7
    2128:	00002147 	andeq	r2, r0, r7, asr #2
    212c:	000f131d 	andeq	r1, pc, sp, lsl r3	; <UNPREDICTABLE>
    2130:	27cf0900 	strbcs	r0, [pc, r0, lsl #18]
    2134:	00095016 	andeq	r5, r9, r6, lsl r0
    2138:	0b9c1d00 	bleq	fe709540 <__data_end_ram_ret__+0xde619540>
    213c:	d0090000 	andle	r0, r9, r0
    2140:	10472627 	subne	r2, r7, r7, lsr #12
    2144:	1c000000 	stcne	0, cr0, [r0], {-0}
    2148:	27d30901 	ldrbcs	r0, [r3, r1, lsl #18]
{
    214c:	00216c05 	eoreq	r6, r1, r5, lsl #24
    uint32_t VSSEL136 = M4_INTC->VSSEL136;
    2150:	0b751d00 	bleq	1d49558 <__ram_ret_data_start+0x1d45cc8>
    u32Tmp1 = M4_TMRA1->BCSTR;
    2154:	d5090000 	strle	r0, [r9, #-0]
    2158:	09501627 	ldmdbeq	r0, {r0, r1, r2, r5, r9, sl, ip}^
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    215c:	ea1d0000 	b	742164 <__ram_ret_data_start+0x73e8d4>
    2160:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2164:	d62927d6 			; <UNDEFINED> instruction: 0xd62927d6
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    2168:	00000010 	andeq	r0, r0, r0, lsl r0
    216c:	d809011c 	stmdale	r9, {r2, r3, r4, r8}
    2170:	21910527 	orrscs	r0, r1, r7, lsr #10
    u32Tmp1 = M4_TMRA1->ICONR;
    2174:	071d0000 	ldreq	r0, [sp, -r0]
    2178:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    u32Tmp2 = M4_TMRA1->STFLR;
    217c:	501627da 			; <UNDEFINED> instruction: 0x501627da
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_02))
    2180:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    2184:	000000ba 	strheq	r0, [r0], -sl
    2188:	2927db09 	stmdbcs	r7!, {r0, r3, r8, r9, fp, ip, lr, pc}
    u32Tmp1 = M4_TMRA2->BCSTR;
    218c:	00001121 	andeq	r1, r0, r1, lsr #2
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    2190:	09011c00 	stmdbeq	r1, {sl, fp, ip}
    2194:	b60527dd 			; <UNDEFINED> instruction: 0xb60527dd
    2198:	1d000021 	stcne	0, cr0, [r0, #-132]	; 0xffffff7c
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    219c:	00000950 	andeq	r0, r0, r0, asr r9
    21a0:	1627df09 	strtne	sp, [r7], -r9, lsl #30
    21a4:	00000950 	andeq	r0, r0, r0, asr r9
    u32Tmp1 = M4_TMRA2->ICONR;
    21a8:	0001cc1d 	andeq	ip, r1, sp, lsl ip
    21ac:	27e00900 	strbcs	r0, [r0, r0, lsl #18]!
    u32Tmp2 = M4_TMRA2->STFLR;
    21b0:	00116c29 	andseq	r6, r1, r9, lsr #24
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_05))
    21b4:	011c0000 	tsteq	ip, r0
    21b8:	0527e209 	streq	lr, [r7, #-521]!	; 0xfffffdf7
    21bc:	000021db 	ldrdeq	r2, [r0], -fp
    u32Tmp1 = M4_TMRA3->BCSTR;
    21c0:	0015e51d 	andseq	lr, r5, sp, lsl r5
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    21c4:	27e40900 	strbcs	r0, [r4, r0, lsl #18]!
    21c8:	00095016 	andeq	r5, r9, r6, lsl r0
    21cc:	0b0d1d00 	bleq	3495d4 <__ram_ret_data_start+0x345d44>
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    21d0:	e5090000 	str	r0, [r9, #-0]
    21d4:	11b72b27 			; <UNDEFINED> instruction: 0x11b72b27
    21d8:	1c000000 	stcne	0, cr0, [r0], {-0}
    u32Tmp1 = M4_TMRA3->ICONR;
    21dc:	27e70901 	strbcs	r0, [r7, r1, lsl #18]!
    21e0:	00220005 	eoreq	r0, r2, r5
    u32Tmp2 = M4_TMRA3->STFLR;
    21e4:	0a9b1d00 	beq	fe6c95ec <__data_end_ram_ret__+0xde5d95ec>
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_08))
    21e8:	e9090000 	stmdb	r9, {}	; <UNPREDICTABLE>
    21ec:	09501627 	ldmdbeq	r0, {r0, r1, r2, r5, r9, sl, ip}^
    21f0:	5a1d0000 	bpl	7421f8 <__ram_ret_data_start+0x73e968>
    u32Tmp1 = M4_TMRA4->BCSTR;
    21f4:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    21f8:	242a27ea 	strtcs	r2, [sl], #-2026	; 0xfffff816
    21fc:	00000012 	andeq	r0, r0, r2, lsl r0
    2200:	ec09011c 	stfs	f0, [r9], {28}
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    2204:	22250527 	eorcs	r0, r5, #163577856	; 0x9c00000
    2208:	671d0000 	ldrvs	r0, [sp, -r0]
    220c:	0900000a 	stmdbeq	r0, {r1, r3}
    u32Tmp1 = M4_TMRA4->ICONR;
    2210:	501627ee 	andspl	r2, r6, lr, ror #15
    2214:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    u32Tmp2 = M4_TMRA4->STFLR;
    2218:	00000da6 	andeq	r0, r0, r6, lsr #27
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_11))
    221c:	2a27ef09 	bcs	9fde48 <__ram_ret_data_start+0x9fa5b8>
    2220:	0000125e 	andeq	r1, r0, lr, asr r2
    2224:	09011c00 	stmdbeq	r1, {sl, fp, ip}
    u32Tmp1 = M4_TMRA5->BCSTR;
    2228:	4a0527f5 	bmi	14c204 <__ram_ret_data_start+0x148974>
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    222c:	1d000022 	stcne	0, cr0, [r0, #-136]	; 0xffffff78
    2230:	00000c2f 	andeq	r0, r0, pc, lsr #24
    2234:	1627f709 	strtne	pc, [r7], -r9, lsl #14
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    2238:	00000950 	andeq	r0, r0, r0, asr r9
    223c:	0013451d 	andseq	r4, r3, sp, lsl r5
    2240:	27f80900 	ldrbcs	r0, [r8, r0, lsl #18]!
    u32Tmp1 = M4_TMRA5->ICONR;
    2244:	0012982a 	andseq	r9, r2, sl, lsr #16
    2248:	021c0000 	andseq	r0, ip, #0
    u32Tmp2 = M4_TMRA5->STFLR;
    224c:	0527fb09 	streq	pc, [r7, #-2825]!	; 0xfffff4f7
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_14))
    2250:	0000226f 	andeq	r2, r0, pc, ror #4
    2254:	0005981d 	andeq	r9, r5, sp, lsl r8
    2258:	27fd0900 	ldrbcs	r0, [sp, r0, lsl #18]!
    u32Tmp1 = M4_TMRA6->BCSTR;
    225c:	00096117 	andeq	r6, r9, r7, lsl r1
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    2260:	109c1d00 	addsne	r1, ip, r0, lsl #26
    2264:	fe090000 	cdp2	0, 0, cr0, cr9, cr0, {0}
    2268:	13c02627 	bicne	r2, r0, #40894464	; 0x2700000
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    226c:	1c000000 	stcne	0, cr0, [r0], {-0}
    2270:	28010901 	stmdacs	r1, {r0, r8, fp}
    2274:	00229405 	eoreq	r9, r2, r5, lsl #8
    u32Tmp1 = M4_TMRA6->ICONR;
    2278:	152a1d00 	strne	r1, [sl, #-3328]!	; 0xfffff300
    227c:	03090000 	movweq	r0, #36864	; 0x9000
    u32Tmp2 = M4_TMRA6->STFLR;
    2280:	09501628 	ldmdbeq	r0, {r3, r5, r9, sl, ip}^
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_18))
    2284:	3f1d0000 	svccc	0x001d0000
    2288:	09000012 	stmdbeq	r0, {r1, r4}
    228c:	1c272804 	stcne	8, cr2, [r7], #-16
    if(Set == bM4_USBFS_GAHBCFG_GINTMSK)
    2290:	00000014 	andeq	r0, r0, r4, lsl r0
    2294:	0609011c 			; <UNDEFINED> instruction: 0x0609011c
    u32Tmp1 = M4_USART1->SR;
    2298:	22b90528 	adcscs	r0, r9, #40, 10	; 0xa000000
    u32Tmp2 = M4_USART1->CR1;
    229c:	c11d0000 	tstgt	sp, r0
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_22))
    22a0:	09000001 	stmdbeq	r0, {r0}
    22a4:	50162808 	andspl	r2, r6, r8, lsl #16
    22a8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    22ac:	000011e5 	andeq	r1, r0, r5, ror #3
    22b0:	27280909 	strcs	r0, [r8, -r9, lsl #18]!
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_23))
    22b4:	00001489 	andeq	r1, r0, r9, lsl #9
    22b8:	09041c00 	stmdbeq	r4, {sl, fp, ip}
    22bc:	de05280c 	cdple	8, 0, cr2, cr5, cr12, {0}
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_24))
    22c0:	1d000022 	stcne	0, cr0, [r0, #-136]	; 0xffffff78
    22c4:	0000105a 	andeq	r1, r0, sl, asr r0
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_25))
    22c8:	17280e09 	strne	r0, [r8, -r9, lsl #28]!
    22cc:	00000983 	andeq	r0, r0, r3, lsl #19
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_26))
    22d0:	00073f1d 	andeq	r3, r7, sp, lsl pc
    22d4:	280f0900 	stmdacs	pc, {r8, fp}	; <UNPREDICTABLE>
    22d8:	00152928 	andseq	r2, r5, r8, lsr #18
    22dc:	041c0000 	ldreq	r0, [ip], #-0
    22e0:	05281109 	streq	r1, [r8, #-265]!	; 0xfffffef7
    u32Tmp1 = M4_USART2->SR;
    22e4:	00002303 	andeq	r2, r0, r3, lsl #6
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_27))
    22e8:	000df11d 	andeq	pc, sp, sp, lsl r1	; <UNPREDICTABLE>
    22ec:	28130900 	ldmdacs	r3, {r8, fp}
    22f0:	00098317 	andeq	r8, r9, r7, lsl r3
    22f4:	15091d00 	strne	r1, [r9, #-3328]	; 0xfffff300
    22f8:	14090000 	strne	r0, [r9], #-0
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_28))
    22fc:	15b82928 	ldrne	r2, [r8, #2344]!	; 0x928
    2300:	1c000000 	stcne	0, cr0, [r0], {-0}
    2304:	28170902 	ldmdacs	r7, {r1, r8, fp}
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_29))
    2308:	00232805 	eoreq	r2, r3, r5, lsl #16
    230c:	133c1d00 	teqne	ip, #0, 26
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_30))
    2310:	19090000 	stmdbne	r9, {}	; <UNPREDICTABLE>
    2314:	09611728 	stmdbeq	r1!, {r3, r5, r8, r9, sl, ip}^
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_31))
    2318:	1e1d0000 	cdpne	0, 1, cr0, cr13, cr0, {0}
    231c:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    2320:	3625281a 			; <UNDEFINED> instruction: 0x3625281a
    2324:	00000016 	andeq	r0, r0, r6, lsl r0
    2328:	1c09011c 	stfnes	f0, [r9], {28}
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    232c:	234d0528 	movtcs	r0, #54568	; 0xd528
    2330:	181d0000 	ldmdane	sp, {}	; <UNPREDICTABLE>
        TimerA1OV_IrqHandler();
    2334:	09000003 	stmdbeq	r0, {r0, r1}
    2338:	5016281e 	andspl	r2, r6, lr, lsl r8
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    233c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    2340:	00000a31 	andeq	r0, r0, r1, lsr sl
        TimerA1UD_IrqHandler();
    2344:	26281f09 	strtcs	r1, [r8], -r9, lsl #30
        TimerA1CMP_IrqHandler();
    2348:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
    234c:	09011c00 	stmdbeq	r1, {sl, fp, ip}
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    2350:	72052821 	andvc	r2, r5, #2162688	; 0x210000
    2354:	1d000023 	stcne	0, cr0, [r0, #-140]	; 0xffffff74
        TimerA2OV_IrqHandler();
    2358:	00000322 	andeq	r0, r0, r2, lsr #6
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    235c:	16282309 	strtne	r2, [r8], -r9, lsl #6
    2360:	00000950 	andeq	r0, r0, r0, asr r9
        TimerA2UD_IrqHandler();
    2364:	000ef81d 	andeq	pc, lr, sp, lsl r8	; <UNPREDICTABLE>
    2368:	28240900 	stmdacs	r4!, {r8, fp}
        TimerA2CMP_IrqHandler();
    236c:	00171026 	andseq	r1, r7, r6, lsr #32
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    2370:	011c0000 	tsteq	ip, r0
    2374:	05282609 	streq	r2, [r8, #-1545]!	; 0xfffff9f7
        TimerA3OV_IrqHandler();
    2378:	00002397 	muleq	r0, r7, r3
    237c:	00032c1d 	andeq	r2, r3, sp, lsl ip
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    2380:	28280900 	stmdacs	r8!, {r8, fp}
    2384:	00095016 	andeq	r5, r9, r6, lsl r0
        TimerA3UD_IrqHandler();
    2388:	14461d00 	strbne	r1, [r6], #-3328	; 0xfffff300
        TimerA3CMP_IrqHandler();
    238c:	29090000 	stmdbcs	r9, {}	; <UNPREDICTABLE>
    2390:	175b2628 	ldrbne	r2, [fp, -r8, lsr #12]
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    2394:	1c000000 	stcne	0, cr0, [r0], {-0}
    2398:	282b0901 	stmdacs	fp!, {r0, r8, fp}
        TimerA4OV_IrqHandler();
    239c:	0023bc05 	eoreq	fp, r3, r5, lsl #24
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    23a0:	03361d00 	teqeq	r6, #0, 26
    23a4:	2d090000 	stccs	0, cr0, [r9, #-0]
        TimerA4UD_IrqHandler();
    23a8:	09501628 	ldmdbeq	r0, {r3, r5, r9, sl, ip}^
    23ac:	921d0000 	andsls	r0, sp, #0
        TimerA4CMP_IrqHandler();
    23b0:	09000001 	stmdbeq	r0, {r0}
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    23b4:	a626282e 	strtge	r2, [r6], -lr, lsr #16
    23b8:	00000017 	andeq	r0, r0, r7, lsl r0
        TimerA5OV_IrqHandler();
    23bc:	3009011c 	andcc	r0, r9, ip, lsl r1
    23c0:	23e10528 	mvncs	r0, #40, 10	; 0xa000000
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    23c4:	221d0000 	andscs	r0, sp, #0
    23c8:	09000011 	stmdbeq	r0, {r0, r4}
        TimerA5UD_IrqHandler();
    23cc:	50162832 	andspl	r2, r6, r2, lsr r8
        TimerA5CMP_IrqHandler();
    23d0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    23d4:	000004a9 	andeq	r0, r0, r9, lsr #9
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    23d8:	27283309 	strcs	r3, [r8, -r9, lsl #6]!
    23dc:	00001846 	andeq	r1, r0, r6, asr #16
        TimerA6OV_IrqHandler();
    23e0:	09011c00 	stmdbeq	r1, {sl, fp, ip}
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    23e4:	06052835 			; <UNDEFINED> instruction: 0x06052835
    23e8:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
        TimerA6UD_IrqHandler();
    23ec:	0000112d 	andeq	r1, r0, sp, lsr #2
    23f0:	16283709 	strtne	r3, [r8], -r9, lsl #14
        TimerA6CMP_IrqHandler();
    23f4:	00000950 	andeq	r0, r0, r0, asr r9
        u32Tmp1 = M4_USBFS->GINTMSK & 0xF77CFCFBul;
    23f8:	0006391d 	andeq	r3, r6, sp, lsl r9
        u32Tmp2 = M4_USBFS->GINTSTS & 0xF77CFCFBul;
    23fc:	28380900 	ldmdacs	r8!, {r8, fp}
        if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_19))
    2400:	0018e627 	andseq	lr, r8, r7, lsr #12
    2404:	011c0000 	tsteq	ip, r0
    2408:	05283a09 	streq	r3, [r8, #-2569]!	; 0xfffff5f7
    240c:	0000242b 	andeq	r2, r0, fp, lsr #8
    2410:	0011381d 	andseq	r3, r1, sp, lsl r8
            UsbGlobal_IrqHandler();
    2414:	283c0900 	ldmdacs	ip!, {r8, fp}
        Usart1RxErr_IrqHandler();
    2418:	00095016 	andeq	r5, r9, r6, lsl r0
    241c:	00731d00 	rsbseq	r1, r3, r0, lsl #26
        Usart1RxEnd_IrqHandler();
    2420:	3d090000 	stccc	0, cr0, [r9, #-0]
        Usart1TxEmpty_IrqHandler();
    2424:	19862728 	stmibne	r6, {r3, r5, r8, r9, sl, sp}
    2428:	1c000000 	stcne	0, cr0, [r0], {-0}
        Usart1TxEnd_IrqHandler();
    242c:	283f0901 	ldmdacs	pc!, {r0, r8, fp}	; <UNPREDICTABLE>
        Usart1RxTO_IrqHandler();
    2430:	00245005 	eoreq	r5, r4, r5
    2434:	11a31d00 			; <UNDEFINED> instruction: 0x11a31d00
        Usart2RxErr_IrqHandler();
    2438:	41090000 	mrsmi	r0, (UNDEF: 9)
        Usart2RxEnd_IrqHandler();
    243c:	09501628 	ldmdbeq	r0, {r3, r5, r9, sl, ip}^
    2440:	801d0000 	andshi	r0, sp, r0
        Usart2TxEmpty_IrqHandler();
    2444:	09000002 	stmdbeq	r0, {r1}
        Usart2TxEnd_IrqHandler();
    2448:	26272842 	strtcs	r2, [r7], -r2, asr #16
    244c:	0000001a 	andeq	r0, r0, sl, lsl r0
        Usart2RxTO_IrqHandler();
    2450:	4409011c 	strmi	r0, [r9], #-284	; 0xfffffee4
}
    2454:	24750528 	ldrbtcs	r0, [r5], #-1320	; 0xfffffad8
    2458:	f91d0000 			; <UNDEFINED> instruction: 0xf91d0000
    245c:	09000011 	stmdbeq	r0, {r0, r4}
    2460:	50162846 	andspl	r2, r6, r6, asr #16
    2464:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    2468:	00000c7d 	andeq	r0, r0, sp, ror ip
    246c:	27284709 	strcs	r4, [r8, -r9, lsl #14]!
    2470:	00001ac6 	andeq	r1, r0, r6, asr #21
    2474:	09011c00 	stmdbeq	r1, {sl, fp, ip}
    2478:	9a052849 	bls	14c5a4 <__ram_ret_data_start+0x148d14>
    247c:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
    2480:	00001204 	andeq	r1, r0, r4, lsl #4
{
    2484:	16284b09 	strtne	r4, [r8], -r9, lsl #22
    uint32_t VSSEL137 = M4_INTC->VSSEL137;
    2488:	00000950 	andeq	r0, r0, r0, asr r9
    u32Tmp1 = M4_USART3->SR;
    248c:	0011781d 	andseq	r7, r1, sp, lsl r8
    2490:	284c0900 	stmdacs	ip, {r8, fp}^
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_00))
    2494:	001b4427 	andseq	r4, fp, r7, lsr #8
    2498:	011c0000 	tsteq	ip, r0
    249c:	05284e09 	streq	r4, [r8, #-3593]!	; 0xfffff1f7
    24a0:	000024bf 			; <UNDEFINED> instruction: 0x000024bf
    24a4:	000a751d 	andeq	r7, sl, sp, lsl r5
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_01))
    24a8:	28500900 	ldmdacs	r0, {r8, fp}^
    24ac:	00095016 	andeq	r5, r9, r6, lsl r0
    24b0:	0f781d00 	svceq	0x00781d00
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_02))
    24b4:	51090000 	mrspl	r0, (UNDEF: 9)
    24b8:	1b7e2628 	blne	1f8bd60 <__ram_ret_data_start+0x1f884d0>
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_03))
    24bc:	1c000000 	stcne	0, cr0, [r0], {-0}
    24c0:	28550901 	ldmdacs	r5, {r0, r8, fp}^
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_04))
    24c4:	0024e405 	eoreq	lr, r4, r5, lsl #8
    24c8:	169d1d00 	ldrne	r1, [sp], r0, lsl #26
    24cc:	57090000 	strpl	r0, [r9, -r0]
    24d0:	09501628 	ldmdbeq	r0, {r3, r5, r9, sl, ip}^
    24d4:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
    u32Tmp1 = M4_USART4->SR;
    24d8:	09000015 	stmdbeq	r0, {r0, r2, r4}
    u32Tmp2 = M4_USART4->CR1;
    24dc:	da292858 	ble	a4c644 <__ram_ret_data_start+0xa48db4>
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_05))
    24e0:	0000001b 	andeq	r0, r0, fp, lsl r0
    24e4:	5b09011c 	blpl	24295c <__ram_ret_data_start+0x23f0cc>
    24e8:	25090528 	strcs	r0, [r9, #-1320]	; 0xfffffad8
    24ec:	3c1d0000 	ldccc	0, cr0, [sp], {-0}
    24f0:	09000004 	stmdbeq	r0, {r2}
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_06))
    24f4:	5016285d 	andspl	r2, r6, sp, asr r8
    24f8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    24fc:	000009b1 			; <UNDEFINED> instruction: 0x000009b1
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_07))
    2500:	27285e09 	strcs	r5, [r8, -r9, lsl #28]!
    2504:	00001c47 	andeq	r1, r0, r7, asr #24
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_08))
    2508:	09011c00 	stmdbeq	r1, {sl, fp, ip}
    250c:	2e052860 	cdpcs	8, 0, cr2, cr5, cr0, {3}
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_09))
    2510:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
    2514:	00000447 	andeq	r0, r0, r7, asr #8
    2518:	16286209 	strtne	r6, [r8], -r9, lsl #4
    251c:	00000950 	andeq	r0, r0, r0, asr r9
    2520:	000e741d 	andeq	r7, lr, sp, lsl r4
    u32Tmp1 = M4_SPI1->CR1;
    2524:	28630900 	stmdacs	r3!, {r8, fp}^
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_11))
    2528:	001ce727 	andseq	lr, ip, r7, lsr #14
    252c:	011c0000 	tsteq	ip, r0
    2530:	05286509 	streq	r6, [r8, #-1289]!	; 0xfffffaf7
    2534:	00002553 	andeq	r2, r0, r3, asr r5
    2538:	0006ed1d 	andeq	lr, r6, sp, lsl sp
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_12))
    253c:	28670900 	stmdacs	r7!, {r8, fp}^
    2540:	00095016 	andeq	r5, r9, r6, lsl r0
    2544:	06191d00 	ldreq	r1, [r9], -r0, lsl #26
    2548:	68090000 	stmdavs	r9, {}	; <UNPREDICTABLE>
    254c:	1d652728 	stclne	7, cr2, [r5, #-160]!	; 0xffffff60
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_13))
    2550:	1c000000 	stcne	0, cr0, [r0], {-0}
    2554:	286a0901 	stmdacs	sl!, {r0, r8, fp}^
    2558:	00257805 	eoreq	r7, r5, r5, lsl #16
    255c:	0b6a1d00 	bleq	1a89964 <__ram_ret_data_start+0x1a860d4>
    2560:	6c090000 	stcvs	0, cr0, [r9], {-0}
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2564:	09501628 	ldmdbeq	r0, {r3, r5, r9, sl, ip}^
    2568:	4d1d0000 	ldcmi	0, cr0, [sp, #-0]
    256c:	09000007 	stmdbeq	r0, {r0, r1, r2}
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2570:	c127286d 			; <UNDEFINED> instruction: 0xc127286d
    2574:	0000001d 	andeq	r0, r0, sp, lsl r0
    u32Tmp1 = M4_SPI2->CR1;
    2578:	7009011c 	andvc	r0, r9, ip, lsl r1
    u32Tmp2 = M4_SPI2->SR;
    257c:	259d0528 	ldrcs	r0, [sp, #1320]	; 0x528
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_16))
    2580:	801d0000 	andshi	r0, sp, r0
    2584:	09000010 	stmdbeq	r0, {r4}
    2588:	50162872 	andspl	r2, r6, r2, ror r8
    258c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    2590:	00000bda 	ldrdeq	r0, [r0], -sl
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_17))
    2594:	29287309 	stmdbcs	r8!, {r0, r3, r8, r9, ip, sp, lr}
    2598:	00001dfb 	strdeq	r1, [r0], -fp
    259c:	09011c00 	stmdbeq	r1, {sl, fp, ip}
    25a0:	c2052875 	andgt	r2, r5, #7667712	; 0x750000
    25a4:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_18))
    25a8:	00000726 	andeq	r0, r0, r6, lsr #14
    25ac:	16287709 	strtne	r7, [r8], -r9, lsl #14
    25b0:	00000950 	andeq	r0, r0, r0, asr r9
    25b4:	0004e01d 	andeq	lr, r4, sp, lsl r0
    25b8:	28780900 	ldmdacs	r8!, {r8, fp}^
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    25bc:	001e462b 	andseq	r4, lr, fp, lsr #12
    25c0:	011c0000 	tsteq	ip, r0
    25c4:	05287b09 	streq	r7, [r8, #-2825]!	; 0xfffff4f7
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    25c8:	000025e7 	andeq	r2, r0, r7, ror #11
    25cc:	0013c81d 	andseq	ip, r3, sp, lsl r8
    u32Tmp1 = M4_SPI3->CR1;
    25d0:	287d0900 	ldmdacs	sp!, {r8, fp}^
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_21))
    25d4:	00095016 	andeq	r5, r9, r6, lsl r0
    25d8:	10f71d00 	rscsne	r1, r7, r0, lsl #26
    25dc:	7e090000 	cdpvc	0, 0, cr0, cr9, cr0, {0}
    25e0:	1e802a28 	vdivne.f32	s4, s0, s17
    25e4:	1c000000 	stcne	0, cr0, [r0], {-0}
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_22))
    25e8:	28810901 	stmcs	r1, {r0, r8, fp}
    25ec:	00260c05 	eoreq	r0, r6, r5, lsl #24
    25f0:	13621d00 	cmnne	r2, #0, 26
    25f4:	83090000 	movwhi	r0, #36864	; 0x9000
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_23))
    25f8:	09501628 	ldmdbeq	r0, {r3, r5, r9, sl, ip}^
    25fc:	7f1d0000 	svcvc	0x001d0000
    2600:	0900000a 	stmdbeq	r0, {r1, r3}
    2604:	ba262884 	blt	98c81c <__ram_ret_data_start+0x988f8c>
    2608:	0000001e 	andeq	r0, r0, lr, lsl r0
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    260c:	8909011c 	stmdbhi	r9, {r2, r3, r4, r8}
    2610:	26310528 	ldrtcs	r0, [r1], -r8, lsr #10
    2614:	661d0000 	ldrvs	r0, [sp], -r0
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2618:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    u32Tmp1 = M4_SPI4->CR1;
    261c:	5016288b 	andspl	r2, r6, fp, lsl #17
    u32Tmp2 = M4_SPI4->SR;
    2620:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_26))
    2624:	000016c8 	andeq	r1, r0, r8, asr #13
    2628:	29288c09 	stmdbcs	r8!, {r0, r3, sl, fp, pc}
    262c:	00001ef4 	strdeq	r1, [r0], -r4
    2630:	042c2300 	strteq	r2, [ip], #-768	; 0xfffffd00
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_27))
    2634:	09278209 	stmdbeq	r7!, {r0, r3, r9, pc}
    2638:	000028eb 	andeq	r2, r0, fp, ror #17
    263c:	00053018 	andeq	r3, r5, r8, lsl r0
    2640:	27840900 	strcs	r0, [r4, r0, lsl #18]
    2644:	001f310d 	andseq	r3, pc, sp, lsl #2
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_28))
    2648:	41240000 			; <UNDEFINED> instruction: 0x41240000
    264c:	0c00001f 	stceq	0, cr0, [r0], {31}
    2650:	00053a18 	andeq	r3, r5, r8, lsl sl
    2654:	278a0900 	strcs	r0, [sl, r0, lsl #18]
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2658:	001f210d 	andseq	r2, pc, sp, lsl #2
    265c:	66240e00 	strtvs	r0, [r4], -r0, lsl #28
    2660:	1000001f 	andne	r0, r0, pc, lsl r0
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2664:	001f8b24 	andseq	r8, pc, r4, lsr #22
    2668:	b0241200 	eorlt	r1, r4, r0, lsl #4
        Usart3RxErr_IrqHandler();
    266c:	1400001f 	strne	r0, [r0], #-31	; 0xffffffe1
    2670:	001fd524 	andseq	sp, pc, r4, lsr #10
        Usart3RxEnd_IrqHandler();
    2674:	fa241800 	blx	90867c <__ram_ret_data_start+0x904dec>
        Usart3TxEmpty_IrqHandler();
    2678:	1c00001f 	stcne	0, cr0, [r0], {31}
    267c:	00201f24 	eoreq	r1, r0, r4, lsr #30
        Usart3TxEnd_IrqHandler();
    2680:	44242000 	strtmi	r2, [r4], #-0
        Usart3RxTO_IrqHandler();
    2684:	24000020 	strcs	r0, [r0], #-32	; 0xffffffe0
    2688:	00058418 	andeq	r8, r5, r8, lsl r4
        Usart4RxErr_IrqHandler();
    268c:	27ae0900 	strcs	r0, [lr, r0, lsl #18]!
        Usart4RxEnd_IrqHandler();
    2690:	001f010d 	andseq	r0, pc, sp, lsl #2
    2694:	69242500 	stmdbvs	r4!, {r8, sl, sp}
        Usart4TxEmpty_IrqHandler();
    2698:	26000020 	strcs	r0, [r0], -r0, lsr #32
        Usart4TxEnd_IrqHandler();
    269c:	00058e18 	andeq	r8, r5, r8, lsl lr
    26a0:	27b40900 	ldrcs	r0, [r4, r0, lsl #18]!
        Usart4RxTO_IrqHandler();
    26a4:	0028eb0d 	eoreq	lr, r8, sp, lsl #22
        Spi1RxEnd_IrqHandler();
    26a8:	8e242700 	cdphi	7, 2, cr2, cr4, cr0, {0}
    26ac:	2a000020 	bcs	2734 <IRQ138_Handler+0x14>
        Spi1TxEmpty_IrqHandler();
    26b0:	000fb718 	andeq	fp, pc, r8, lsl r7	; <UNPREDICTABLE>
        Spi1Idle_IrqHandler();
    26b4:	27ba0900 	ldrcs	r0, [sl, r0, lsl #18]!
    26b8:	0028eb0d 	eoreq	lr, r8, sp, lsl #22
        Spi1Err_IrqHandler();
    26bc:	b3242b00 			; <UNDEFINED> instruction: 0xb3242b00
        Spi2RxEnd_IrqHandler();
    26c0:	2e000020 	cdpcs	0, 0, cr0, cr0, cr0, {1}
    26c4:	000fc218 	andeq	ip, pc, r8, lsl r2	; <UNPREDICTABLE>
        Spi2TxEmpty_IrqHandler();
    26c8:	27c00900 	strbcs	r0, [r0, r0, lsl #18]
        Spi2Idle_IrqHandler();
    26cc:	0028eb0d 	eoreq	lr, r8, sp, lsl #22
    26d0:	d8242f00 	stmdale	r4!, {r8, r9, sl, fp, sp}
        Spi2Err_IrqHandler();
    26d4:	32000020 	andcc	r0, r0, #32
        Spi3RxEnd_IrqHandler();
    26d8:	000fcd18 	andeq	ip, pc, r8, lsl sp	; <UNPREDICTABLE>
    26dc:	27c60900 	strbcs	r0, [r6, r0, lsl #18]
        Spi3TxEmpty_IrqHandler();
    26e0:	0028eb0d 	eoreq	lr, r8, sp, lsl #22
        Spi3Idle_IrqHandler();
    26e4:	fd243300 	stc2	3, cr3, [r4, #-0]
    26e8:	36000020 	strcc	r0, [r0], -r0, lsr #32
        Spi3Err_IrqHandler();
    26ec:	000fd818 	andeq	sp, pc, r8, lsl r8	; <UNPREDICTABLE>
        Spi4RxEnd_IrqHandler();
    26f0:	27cc0900 	strbcs	r0, [ip, r0, lsl #18]
    26f4:	001f010d 	andseq	r0, pc, sp, lsl #2
        Spi4TxEmpty_IrqHandler();
    26f8:	22243700 	eorcs	r3, r4, #0, 14
        Spi4Idle_IrqHandler();
    26fc:	38000021 	stmdacc	r0, {r0, r5}
    2700:	000fe318 	andeq	lr, pc, r8, lsl r3	; <UNPREDICTABLE>
        Spi4Err_IrqHandler();
    2704:	27d20900 	ldrbcs	r0, [r2, r0, lsl #18]
}
    2708:	0028eb0d 	eoreq	lr, r8, sp, lsl #22
    270c:	47243900 	strmi	r3, [r4, -r0, lsl #18]!
    2710:	3c000021 	stccc	0, cr0, [r0], {33}	; 0x21
    2714:	00216c24 	eoreq	r6, r1, r4, lsr #24
    2718:	91243d00 			; <UNDEFINED> instruction: 0x91243d00
    271c:	3e000021 	cdpcc	0, 0, cr0, cr0, cr1, {1}
{
    2720:	0021b624 	eoreq	fp, r1, r4, lsr #12
    uint32_t VSSEL138 = M4_INTC->VSSEL138;
    2724:	db243f00 	blle	91232c <__ram_ret_data_start+0x90ea9c>
    u32Tmp1 = M4_TMR41->OCSRU;
    2728:	40000021 	andmi	r0, r0, r1, lsr #32
    272c:	00220024 	eoreq	r0, r2, r4, lsr #32
    if ((VSSEL138 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2730:	1d184100 	ldfnes	f4, [r8, #-0]
    2734:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2738:	fb0d27f1 	blx	34c706 <__ram_ret_data_start+0x348e76>
    273c:	42000028 	andmi	r0, r0, #40	; 0x28
    if ((VSSEL138 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2740:	00060818 	andeq	r0, r6, r8, lsl r8
    2744:	27f20900 	ldrbcs	r0, [r2, r0, lsl #18]!
    2748:	00095012 	andeq	r5, r9, r2, lsl r0
    274c:	87186100 	ldrhi	r6, [r8, -r0, lsl #2]
    u32Tmp1 = M4_TMR41->OCSRV;
    2750:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    2754:	501227f3 			; <UNDEFINED> instruction: 0x501227f3
    if ((VSSEL138 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2758:	62000009 	andvs	r0, r0, #9
    275c:	0010b918 	andseq	fp, r0, r8, lsl r9
    2760:	27f40900 	ldrbcs	r0, [r4, r0, lsl #18]!
    2764:	00290b0d 	eoreq	r0, r9, sp, lsl #22
    if ((VSSEL138 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2768:	25246300 	strcs	r6, [r4, #-768]!	; 0xfffffd00
    276c:	a2000022 	andge	r0, r0, #34	; 0x22
    2770:	0010c418 	andseq	ip, r0, r8, lsl r4
    2774:	27fa0900 	ldrbcs	r0, [sl, r0, lsl #18]!
    u32Tmp1 = M4_TMR41->OCSRW;
    2778:	00291b0d 	eoreq	r1, r9, sp, lsl #22
    if ((VSSEL138 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    277c:	4a24a300 	bmi	92b384 <__ram_ret_data_start+0x927af4>
    2780:	c0000022 	andgt	r0, r0, r2, lsr #32
    2784:	0010cf18 	andseq	ip, r0, r8, lsl pc
    2788:	28000900 	stmdacs	r0, {r8, fp}
    if ((VSSEL138 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    278c:	00292b0d 	eoreq	r2, r9, sp, lsl #22
    2790:	6f24c200 	svcvs	0x0024c200
    2794:	e0000022 	and	r0, r0, r2, lsr #32
    2798:	00229424 	eoreq	r9, r2, r4, lsr #8
    u32Tmp1 = M4_TMR41->CCSR;
    279c:	5b18e100 	blpl	63aba4 <__ram_ret_data_start+0x637314>
    27a0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    if ((VSSEL138 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    27a4:	2b0d280b 	blcs	34c7d8 <__ram_ret_data_start+0x348f48>
    27a8:	e2000029 	and	r0, r0, #41	; 0x29
    27ac:	0022b925 	eoreq	fp, r2, r5, lsr #18
    27b0:	25010000 	strcs	r0, [r1, #-0]
    27b4:	000022de 	ldrdeq	r2, [r0], -lr
    if ((VSSEL138 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    27b8:	ec190104 	ldfs	f0, [r9], {4}
    27bc:	09000010 	stmdbeq	r0, {r4}
    27c0:	3b0d2816 	blcc	34c820 <__ram_ret_data_start+0x348f90>
    27c4:	08000029 	stmdaeq	r0, {r0, r3, r5}
    u32Tmp1 = M4_TMR41->RCSR;
    27c8:	23032501 	movwcs	r2, #13569	; 0x3501
    27cc:	03fe0000 	mvnseq	r0, #0
    if ((VSSEL138 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    27d0:	00232825 	eoreq	r2, r3, r5, lsr #16
    27d4:	25040000 	strcs	r0, [r4, #-0]
    27d8:	0000234d 	andeq	r2, r0, sp, asr #6
    27dc:	72250401 	eorvc	r0, r5, #16777216	; 0x1000000
    if ((VSSEL138 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    27e0:	02000023 	andeq	r0, r0, #35	; 0x23
    27e4:	23972504 	orrscs	r2, r7, #4, 10	; 0x1000000
    27e8:	04030000 	streq	r0, [r3], #-0
    27ec:	0023bc25 	eoreq	fp, r3, r5, lsr #24
    27f0:	25040400 	strcs	r0, [r4, #-1024]	; 0xfffffc00
    if ((VSSEL138 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    27f4:	000023e1 	andeq	r2, r0, r1, ror #7
    27f8:	06250405 	strteq	r0, [r5], -r5, lsl #8
    27fc:	06000024 	streq	r0, [r0], -r4, lsr #32
    u32Tmp1 = M4_TMR42->OCSRU;
    2800:	242b2504 	strtcs	r2, [fp], #-1284	; 0xfffffafc
    2804:	04070000 	streq	r0, [r7], #-0
    if ((VSSEL138 & BIT_MASK_16) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2808:	00245025 	eoreq	r5, r4, r5, lsr #32
    280c:	25040800 	strcs	r0, [r4, #-2048]	; 0xfffff800
    2810:	00002475 	andeq	r2, r0, r5, ror r4
    if ((VSSEL138 & BIT_MASK_17) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2814:	9a250409 	bls	943840 <__ram_ret_data_start+0x93ffb0>
    2818:	0a000024 	beq	28b0 <IRQ138_Handler+0x190>
    281c:	12c91904 	sbcne	r1, r9, #4, 18	; 0x10000
    2820:	53090000 	movwpl	r0, #36864	; 0x9000
    u32Tmp1 = M4_TMR42->OCSRV;
    2824:	1f110d28 	svcne	0x00110d28
    if ((VSSEL138 & BIT_MASK_18) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2828:	040b0000 	streq	r0, [fp], #-0
    282c:	0015c219 	andseq	ip, r5, r9, lsl r2
    2830:	28540900 	ldmdacs	r4, {r8, fp}^
    2834:	00095012 	andeq	r5, r9, r2, lsl r0
    if ((VSSEL138 & BIT_MASK_19) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2838:	25040f00 	strcs	r0, [r4, #-3840]	; 0xfffff100
    283c:	000024bf 			; <UNDEFINED> instruction: 0x000024bf
    2840:	dd190410 	cfldrsle	mvf0, [r9, #-64]	; 0xffffffc0
    u32Tmp1 = M4_TMR42->OCSRW;
    2844:	09000012 	stmdbeq	r0, {r1, r4}
    2848:	010d285a 	tsteq	sp, sl, asr r8
    if ((VSSEL138 & BIT_MASK_20) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    284c:	1100001f 	tstne	r0, pc, lsl r0
    2850:	24e42504 	strbtcs	r2, [r4], #1284	; 0x504
    2854:	04120000 	ldreq	r0, [r2], #-0
    if ((VSSEL138 & BIT_MASK_21) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2858:	00250925 	eoreq	r0, r5, r5, lsr #18
    285c:	25041300 	strcs	r1, [r4, #-768]	; 0xfffffd00
    2860:	0000252e 	andeq	r2, r0, lr, lsr #10
    2864:	53250414 			; <UNDEFINED> instruction: 0x53250414
    u32Tmp1 = M4_TMR42->CCSR;
    2868:	15000025 	strne	r0, [r0, #-37]	; 0xffffffdb
    286c:	12f01904 	rscsne	r1, r0, #4, 18	; 0x10000
    if ((VSSEL138 & BIT_MASK_22) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    2870:	6f090000 	svcvs	0x00090000
    2874:	294c0d28 	stmdbcs	ip, {r3, r5, r8, sl, fp}^
    2878:	04160000 	ldreq	r0, [r6], #-0
    287c:	00257825 	eoreq	r7, r5, r5, lsr #16
    if ((VSSEL138 & BIT_MASK_23) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    2880:	25042000 	strcs	r2, [r4, #-0]
    2884:	0000259d 	muleq	r0, sp, r5
    2888:	fb190421 	blx	643916 <__ram_ret_data_start+0x640086>
    288c:	09000012 	stmdbeq	r0, {r1, r4}
    u32Tmp1 = M4_TMR42->RCSR;
    2890:	eb0d287a 	bl	34ca80 <__ram_ret_data_start+0x3491f0>
    2894:	22000028 	andcs	r0, r0, #40	; 0x28
    if ((VSSEL138 & BIT_MASK_24) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    2898:	25c22504 	strbcs	r2, [r2, #1284]	; 0x504
    289c:	04250000 	strteq	r0, [r5], #-0
    28a0:	00130619 	andseq	r0, r3, r9, lsl r6
    if ((VSSEL138 & BIT_MASK_25) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    28a4:	28800900 	stmcs	r0, {r8, fp}
    28a8:	001f010d 	andseq	r0, pc, sp, lsl #2
    28ac:	25042600 	strcs	r2, [r4, #-1536]	; 0xfffffa00
    28b0:	000025e7 	andeq	r2, r0, r7, ror #11
    if ((VSSEL138 & BIT_MASK_26) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    28b4:	91190427 	tstls	r9, r7, lsr #8
    28b8:	09000013 	stmdbeq	r0, {r0, r1, r4}
    28bc:	010d2886 	smlabbeq	sp, r6, r8, r2
    28c0:	2800001f 	stmdacs	r0, {r0, r1, r2, r3, r4}
        Timer41GCMUH_IrqHandler();
    28c4:	07061904 	streq	r1, [r6, -r4, lsl #18]
    28c8:	87090000 	strhi	r0, [r9, -r0]
        Timer41GCMUL_IrqHandler();
    28cc:	09501228 	ldmdbeq	r0, {r3, r5, r9, ip}^
        Timer41GCMVH_IrqHandler();
    28d0:	04290000 	strteq	r0, [r9], #-0
    28d4:	00139c19 	andseq	r9, r3, r9, lsl ip
        Timer41GCMVL_IrqHandler();
    28d8:	28880900 	stmcs	r8, {r8, fp}
        Timer41GCMWH_IrqHandler();
    28dc:	001f010d 	andseq	r0, pc, sp, lsl #2
    28e0:	25042a00 	strcs	r2, [r4, #-2560]	; 0xfffff600
        Timer41GCMWL_IrqHandler();
    28e4:	0000260c 	andeq	r2, r0, ip, lsl #12
        Timer41GOV_IrqHandler();
    28e8:	0900042b 	stmdbeq	r0, {r0, r1, r3, r5, sl}
    28ec:	00000944 	andeq	r0, r0, r4, asr #18
        Timer41GUD_IrqHandler();
    28f0:	000028fb 	strdeq	r2, [r0], -fp
        Timer41ReloadU_IrqHandler();
    28f4:	0000940a 	andeq	r9, r0, sl, lsl #8
    28f8:	09000200 	stmdbeq	r0, {r9}
        Timer41ReloadV_IrqHandler();
    28fc:	00000944 	andeq	r0, r0, r4, asr #18
        Timer41ReloadW_IrqHandler();
    2900:	0000290b 	andeq	r2, r0, fp, lsl #18
    2904:	0000940a 	andeq	r9, r0, sl, lsl #8
        Timer41GCMUH_IrqHandler();
    2908:	09001e00 	stmdbeq	r0, {r9, sl, fp, ip}
        Timer41GCMUL_IrqHandler();
    290c:	00000944 	andeq	r0, r0, r4, asr #18
    2910:	0000291b 	andeq	r2, r0, fp, lsl r9
        Timer42GCMVH_IrqHandler();
    2914:	0000940a 	andeq	r9, r0, sl, lsl #8
        Timer42GCMVL_IrqHandler();
    2918:	09003e00 	stmdbeq	r0, {r9, sl, fp, ip, sp}
    291c:	00000944 	andeq	r0, r0, r4, asr #18
        Timer42GCMWH_IrqHandler();
    2920:	0000292b 	andeq	r2, r0, fp, lsr #18
        Timer42GCMWL_IrqHandler();
    2924:	0000940a 	andeq	r9, r0, sl, lsl #8
    2928:	09001c00 	stmdbeq	r0, {sl, fp, ip}
        Timer42GOV_IrqHandler();
    292c:	00000944 	andeq	r0, r0, r4, asr #18
        Timer42GUD_IrqHandler();
    2930:	0000293b 	andeq	r2, r0, fp, lsr r9
    2934:	0000940a 	andeq	r9, r0, sl, lsl #8
        Timer42ReloadU_IrqHandler();
    2938:	09001d00 	stmdbeq	r0, {r8, sl, fp, ip}
        Timer42ReloadV_IrqHandler();
    293c:	00000944 	andeq	r0, r0, r4, asr #18
    2940:	0000294c 	andeq	r2, r0, ip, asr #18
        Timer42ReloadW_IrqHandler();
    2944:	00009426 	andeq	r9, r0, r6, lsr #8
}
    2948:	0002f500 	andeq	pc, r2, r0, lsl #10
    294c:	00094409 	andeq	r4, r9, r9, lsl #8
    2950:	00295c00 	eoreq	r5, r9, r0, lsl #24
{
    2954:	00940a00 	addseq	r0, r4, r0, lsl #20
    uint32_t VSSEL139 = M4_INTC->VSSEL139;
    2958:	00090000 	andeq	r0, r9, r0
    u32Tmp1 = M4_TMR43->OCSRU;
    295c:	00004906 	andeq	r4, r0, r6, lsl #18
    2960:	288e0900 	stmcs	lr, {r8, fp}
    if ((VSSEL139 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2964:	00263102 	eoreq	r3, r6, r2, lsl #2
    2968:	09312700 	ldmdbeq	r1!, {r8, r9, sl, sp}
    296c:	750a0000 	strvc	r0, [sl, #-0]
    2970:	00097711 	andeq	r7, r9, r1, lsl r7
    if ((VSSEL139 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2974:	29692800 	stmdbcs	r9!, {fp, sp}^
    2978:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    297c:	0003050a 	andeq	r0, r3, sl, lsl #10
    u32Tmp1 = M4_TMR43->OCSRV;
    2980:	291fff80 	ldmdbcs	pc, {r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2984:	000014b0 			; <UNDEFINED> instruction: 0x000014b0
    if ((VSSEL139 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2988:	20065701 	andcs	r5, r6, r1, lsl #14
    298c:	a8000004 	stmdage	r0, {r2}
    2990:	01000000 	mrseq	r0, (UNDEF: 0)
    if ((VSSEL139 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2994:	0029fe9c 	mlaeq	r9, ip, lr, pc	; <UNPREDICTABLE>
    2998:	6d742a00 	vldmdbvs	r4!, {s5-s4}
    299c:	59010070 	stmdbpl	r1, {r4, r5, r6}
    29a0:	0009440d 	andeq	r4, r9, sp, lsl #8
    u32Tmp1 = M4_TMR43->OCSRW;
    29a4:	00000200 	andeq	r0, r0, r0, lsl #4
    if ((VSSEL139 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    29a8:	00000000 	andeq	r0, r0, r0
    29ac:	00002b00 	andeq	r2, r0, r0, lsl #22
    29b0:	5a010000 	bpl	429b8 <__ram_ret_data_start+0x3f128>
    29b4:	0009770e 	andeq	r7, r9, lr, lsl #14
    if ((VSSEL139 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    29b8:	00001a00 	andeq	r1, r0, r0, lsl #20
    29bc:	00001600 	andeq	r1, r0, r0, lsl #12
    29c0:	00052b00 	andeq	r2, r5, r0, lsl #22
    u32Tmp1 = M4_TMR43->CCSR;
    29c4:	5a010000 	bpl	429cc <__ram_ret_data_start+0x3f13c>
    29c8:	0009771a 	andeq	r7, r9, sl, lsl r7
    if ((VSSEL139 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    29cc:	00004300 	andeq	r4, r0, r0, lsl #6
    29d0:	00003900 	andeq	r3, r0, r0, lsl #18
    29d4:	172d2b00 	strne	r2, [sp, -r0, lsl #22]!
    29d8:	5a010000 	bpl	429e0 <__ram_ret_data_start+0x3f150>
    if ((VSSEL139 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    29dc:	00097725 	andeq	r7, r9, r5, lsr #14
    29e0:	00009100 	andeq	r9, r0, r0, lsl #2
    29e4:	00008700 	andeq	r8, r0, r0, lsl #14
    29e8:	07352b00 	ldreq	r2, [r5, -r0, lsl #22]!
    u32Tmp1 = M4_TMR43->RCSR;
    29ec:	5a010000 	bpl	429f4 <__ram_ret_data_start+0x3f164>
    29f0:	00097730 	andeq	r7, r9, r0, lsr r7
    if ((VSSEL139 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    29f4:	0000db00 	andeq	sp, r0, r0, lsl #22
    29f8:	0000d500 	andeq	sp, r0, r0, lsl #10
    29fc:	842c0000 	strthi	r0, [ip], #-0
    2a00:	01000009 	tsteq	r0, r9
    if ((VSSEL139 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    2a04:	04c80652 	strbeq	r0, [r8], #1618	; 0x652
    2a08:	00080000 	andeq	r0, r8, r0
    2a0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a10:	0004ce2d 	andeq	ip, r4, sp, lsr #28
    if ((VSSEL139 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    2a14:	00298300 	eoreq	r8, r9, r0, lsl #6
    2a18:	64000000 	strvs	r0, [r0], #-0
    2a1c:	0400015e 	streq	r0, [r0], #-350	; 0xfffffea2
}
    2a20:	00028c00 	andeq	r8, r2, r0, lsl #24
        Timer43GCMUH_IrqHandler();
    2a24:	5f010400 	svcpl	0x00010400
        Timer43GCMUL_IrqHandler();
    2a28:	0c000003 	stceq	0, cr0, [r0], {3}
    2a2c:	000062d0 	ldrdeq	r6, [r0], -r0
        Timer43GCMVH_IrqHandler();
    2a30:	00000c5d 	andeq	r0, r0, sp, asr ip
        Timer43GCMVL_IrqHandler();
    2a34:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a38:	00002c58 	andeq	r2, r0, r8, asr ip
        Timer43GCMWH_IrqHandler();
    2a3c:	00000285 	andeq	r0, r0, r5, lsl #5
        Timer43GCMWL_IrqHandler();
    2a40:	46060102 	strmi	r0, [r6], -r2, lsl #2
    2a44:	03000005 	movweq	r0, #5
        Timer43GOV_IrqHandler();
    2a48:	00000293 	muleq	r0, r3, r2
        Timer43GUD_IrqHandler();
    2a4c:	38182b04 	ldmdacc	r8, {r2, r8, r9, fp, sp}
    2a50:	02000000 	andeq	r0, r0, #0
        Timer41ReloadU_IrqHandler();
    2a54:	05440801 	strbeq	r0, [r4, #-2049]	; 0xfffff7ff
        Timer43ReloadV_IrqHandler();
    2a58:	02020000 	andeq	r0, r2, #0
    2a5c:	00020505 	andeq	r0, r2, r5, lsl #10
        Timer43ReloadW_IrqHandler();
    2a60:	0e1b0300 	cdpeq	3, 1, cr0, cr11, cr0, {0}
}
    2a64:	39040000 	stmdbcc	r4, {}	; <UNPREDICTABLE>
    2a68:	00005219 	andeq	r5, r0, r9, lsl r2
{
    2a6c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    uint32_t VSSEL140 = M4_INTC->VSSEL140;
    2a70:	0000159d 	muleq	r0, sp, r5
    u32Tmp1 = M4_EMB1->STAT;
    2a74:	00163303 	andseq	r3, r6, r3, lsl #6
    2a78:	184d0400 	stmdane	sp, {sl}^
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_06))
    2a7c:	00000065 	andeq	r0, r0, r5, rrx
    2a80:	d4050402 	strle	r0, [r5], #-1026	; 0xfffffbfe
    2a84:	0300000a 	movweq	r0, #10
    u32Tmp1 = M4_EMB2->STAT;
    2a88:	00000aa9 	andeq	r0, r0, r9, lsr #21
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_07))
    2a8c:	78194f04 	ldmdavc	r9, {r2, r8, r9, sl, fp, lr}
    2a90:	02000000 	andeq	r0, r0, #0
    2a94:	0f660704 	svceq	0x00660704
    u32Tmp1 = M4_EMB3->STAT;
    2a98:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_08))
    2a9c:	000acf05 	andeq	ip, sl, r5, lsl #30
    2aa0:	07080200 	streq	r0, [r8, -r0, lsl #4]
    2aa4:	00000f61 	andeq	r0, r0, r1, ror #30
    u32Tmp1 = M4_EMB4->STAT;
    2aa8:	69050404 	stmdbvs	r5, {r2, sl}
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_09))
    2aac:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    2ab0:	0f6b0704 	svceq	0x006b0704
    2ab4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    if(Set == bM4_I2S1_CTRL_TXIE)
    2ab8:	000e5704 	andeq	r5, lr, r4, lsl #14
    2abc:	06040500 	streq	r0, [r4], -r0, lsl #10
    if(Set == bM4_I2S1_CTRL_RXIE)
    2ac0:	00001148 	andeq	r1, r0, r8, asr #2
    2ac4:	17016505 	strne	r6, [r1, -r5, lsl #10]
    if(Set == bM4_I2S1_CTRL_EIE)
    2ac8:	00000094 	muleq	r0, r4, r0
    2acc:	00156503 	andseq	r6, r5, r3, lsl #10
    if(Set == bM4_I2S2_CTRL_TXIE)
    2ad0:	0e2e0600 	cfmadda32eq	mvax0, mvax0, mvfx14, mvfx0
    2ad4:	00000065 	andeq	r0, r0, r5, rrx
    if(Set == bM4_I2S2_CTRL_RXIE)
    2ad8:	000f0403 	andeq	r0, pc, r3, lsl #8
    2adc:	0e740600 	cdpeq	6, 7, cr0, cr4, cr0, {0}
    if(Set == bM4_I2S2_CTRL_EIE)
    2ae0:	00000065 	andeq	r0, r0, r5, rrx
    2ae4:	a5060407 	strge	r0, [r6, #-1031]	; 0xfffffbf9
    if(Set == bM4_I2S3_CTRL_TXIE)
    2ae8:	0000eb03 	andeq	lr, r0, r3, lsl #22
    2aec:	028d0800 	addeq	r0, sp, #0, 16
    if(Set == bM4_I2S3_CTRL_RXIE)
    2af0:	a7060000 	strge	r0, [r6, -r0]
    2af4:	0000a40c 	andeq	sl, r0, ip, lsl #8
    if(Set == bM4_I2S3_CTRL_EIE)
    2af8:	0f0c0800 	svceq	0x000c0800
    2afc:	a8060000 	stmdage	r6, {}	; <UNPREDICTABLE>
    if(Set == bM4_I2S4_CTRL_TXIE)
    2b00:	0000eb13 	andeq	lr, r0, r3, lsl fp
    2b04:	38090000 	stmdacc	r9, {}	; <UNPREDICTABLE>
    if(Set == bM4_I2S4_CTRL_RXIE)
    2b08:	fb000000 	blx	2b12 <IRQ140_Handler+0xa6>
    2b0c:	0a000000 	beq	2b14 <IRQ140_Handler+0xa8>
    if(Set == bM4_I2S4_CTRL_EIE)
    2b10:	00000094 	muleq	r0, r4, r0
    2b14:	080b0003 	stmdaeq	fp, {r0, r1}
        Emb1_IrqHandler();
    2b18:	1f09a206 	svcne	0x0009a206
    2b1c:	0c000001 	stceq	0, cr0, [r0], {1}
        Emb2_IrqHandler();
    2b20:	00000271 	andeq	r0, r0, r1, ror r2
        Emb3_IrqHandler();
    2b24:	8d07a406 	cfstrshi	mvf10, [r7, #-24]	; 0xffffffe8
    2b28:	00000000 	andeq	r0, r0, r0
        Emb4_IrqHandler();
    2b2c:	0000a00c 	andeq	sl, r0, ip
        if ((Set == bM4_I2S1_SR_TXBA) && (VSSEL140 & BIT_MASK_16))
    2b30:	05a90600 	streq	r0, [r9, #1536]!	; 0x600
    2b34:	000000c9 	andeq	r0, r0, r9, asr #1
    2b38:	07030004 	streq	r0, [r3, -r4]
    2b3c:	06000011 			; <UNDEFINED> instruction: 0x06000011
            I2s1Tx_IrqHandler();
    2b40:	00fb03aa 	rscseq	r0, fp, sl, lsr #7
        if ((Set == bM4_I2S1_SR_RXBA) && (VSSEL140 & BIT_MASK_17))
    2b44:	8a030000 	bhi	c2b4c <__ram_ret_data_start+0xbf2bc>
    2b48:	0700000c 	streq	r0, [r0, -ip]
    2b4c:	00781916 	rsbseq	r1, r8, r6, lsl r9
    2b50:	8c030000 	stchi	0, cr0, [r3], {-0}
            I2s1Rx_IrqHandler();
    2b54:	08000014 	stmdaeq	r0, {r2, r4}
        if ((M4_I2S1->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_18))
    2b58:	01431922 	cmpeq	r3, r2, lsr #18
    2b5c:	040d0000 	streq	r0, [sp], #-0
    2b60:	00000149 	andeq	r0, r0, r9, asr #2
    2b64:	00084b0e 	andeq	r4, r8, lr, lsl #22
            I2s1Err_IrqHandler();
    2b68:	10b00300 	adcsne	r0, r0, r0, lsl #6
    2b6c:	23070000 	movwcs	r0, #28672	; 0x7000
        if ((Set == bM4_I2S2_SR_TXBA) && (VSSEL140 & BIT_MASK_19))
    2b70:	0001371b 	andeq	r3, r1, fp, lsl r7
    2b74:	0a200f00 	beq	80677c <__ram_ret_data_start+0x802eec>
    2b78:	07180000 	ldreq	r0, [r8, -r0]
            I2s2Tx_IrqHandler();
    2b7c:	01b40834 			; <UNDEFINED> instruction: 0x01b40834
    2b80:	520c0000 	andpl	r0, ip, #0
        if ((Set == bM4_I2S2_SR_RXBA) && (VSSEL140 & BIT_MASK_20))
    2b84:	07000006 	streq	r0, [r0, -r6]
    2b88:	01b41336 			; <UNDEFINED> instruction: 0x01b41336
    2b8c:	10000000 	andne	r0, r0, r0
            I2s2Rx_IrqHandler();
    2b90:	07006b5f 	smlsdeq	r0, pc, fp, r6	; <UNPREDICTABLE>
    2b94:	008d0737 	addeq	r0, sp, r7, lsr r7
        if ((M4_I2S2->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_21))
    2b98:	0c040000 	stceq	0, cr0, [r4], {-0}
    2b9c:	00000a3d 	andeq	r0, r0, sp, lsr sl
    2ba0:	8d0b3707 	stchi	7, cr3, [fp, #-28]	; 0xffffffe4
    2ba4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
            I2s2Err_IrqHandler();
    2ba8:	000bcd0c 	andeq	ip, fp, ip, lsl #26
        if ((Set == bM4_I2S3_SR_TXBA) && (VSSEL140 & BIT_MASK_22))
    2bac:	14370700 	ldrtne	r0, [r7], #-1792	; 0xfffff900
    2bb0:	0000008d 	andeq	r0, r0, sp, lsl #1
    2bb4:	08010c0c 	stmdaeq	r1, {r2, r3, sl, fp}
    2bb8:	37070000 	strcc	r0, [r7, -r0]
            I2s3Tx_IrqHandler();
    2bbc:	00008d1b 	andeq	r8, r0, fp, lsl sp
        if ((Set == bM4_I2S3_SR_RXBA) && (VSSEL140 & BIT_MASK_23))
    2bc0:	5f101000 	svcpl	0x00101000
    2bc4:	38070078 	stmdacc	r7, {r3, r4, r5, r6}
    2bc8:	0001ba0b 	andeq	fp, r1, fp, lsl #20
    2bcc:	0d001400 	cfstrseq	mvf1, [r0, #-0]
            I2s3Rx_IrqHandler();
    2bd0:	00015a04 	andeq	r5, r1, r4, lsl #20
        if ((M4_I2S3->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_24))
    2bd4:	012b0900 			; <UNDEFINED> instruction: 0x012b0900
    2bd8:	01ca0000 	biceq	r0, sl, r0
    2bdc:	940a0000 	strls	r0, [sl], #-0
    2be0:	00000000 	andeq	r0, r0, r0
            I2s3Err_IrqHandler();
    2be4:	01390f00 	teqeq	r9, r0, lsl #30
    2be8:	07240000 	streq	r0, [r4, -r0]!
        if ((Set == bM4_I2S4_SR_TXBA) && (VSSEL140 & BIT_MASK_25))
    2bec:	024d083c 	subeq	r0, sp, #60, 16	; 0x3c0000
    2bf0:	550c0000 	strpl	r0, [ip, #-0]
    2bf4:	07000001 	streq	r0, [r0, -r1]
            I2s4Tx_IrqHandler();
    2bf8:	008d093e 	addeq	r0, sp, lr, lsr r9
    2bfc:	0c000000 	stceq	0, cr0, [r0], {-0}
        if ((Set == bM4_I2S4_SR_RXBA) && (VSSEL140 & BIT_MASK_26))
    2c00:	00000630 	andeq	r0, r0, r0, lsr r6
    2c04:	8d093f07 	stchi	15, cr3, [r9, #-28]	; 0xffffffe4
    2c08:	04000000 	streq	r0, [r0], #-0
            I2s4Rx_IrqHandler();
    2c0c:	0015b80c 	andseq	fp, r5, ip, lsl #16
    2c10:	09400700 	stmdbeq	r0, {r8, r9, sl}^
        if ((M4_I2S4->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_27))
    2c14:	0000008d 	andeq	r0, r0, sp, lsl #1
    2c18:	0d1e0c08 	ldceq	12, cr0, [lr, #-32]	; 0xffffffe0
    2c1c:	41070000 	mrsmi	r0, (UNDEF: 7)
    2c20:	00008d09 	andeq	r8, r0, r9, lsl #26
    2c24:	8a0c0c00 	bhi	305c2c <__ram_ret_data_start+0x30239c>
            I2s4Err_IrqHandler();
    2c28:	0700000e 	streq	r0, [r0, -lr]
}
    2c2c:	008d0942 	addeq	r0, sp, r2, asr #18
    2c30:	0c100000 	ldceq	0, cr0, [r0], {-0}
    2c34:	000013b7 			; <UNDEFINED> instruction: 0x000013b7
    2c38:	8d094307 	stchi	3, cr4, [r9, #-28]	; 0xffffffe4
    2c3c:	14000000 	strne	r0, [r0], #-0
    2c40:	000e460c 	andeq	r4, lr, ip, lsl #12
    2c44:	09440700 	stmdbeq	r4, {r8, r9, sl}^
    2c48:	0000008d 	andeq	r0, r0, sp, lsl #1
    2c4c:	0e6a0c18 	mcreq	12, 3, r0, cr10, cr8, {0}
    2c50:	45070000 	strmi	r0, [r7, #-0]
    2c54:	00008d09 	andeq	r8, r0, r9, lsl #26
    2c58:	920c1c00 	andls	r1, ip, #0, 24
    2c5c:	07000016 	smladeq	r0, r6, r0, r0
    2c60:	008d0946 	addeq	r0, sp, r6, asr #18
    2c64:	00200000 	eoreq	r0, r0, r0
    2c68:	0002a311 	andeq	sl, r2, r1, lsl r3
    2c6c:	07010800 	streq	r0, [r1, -r0, lsl #16]
    2c70:	0292084f 	addseq	r0, r2, #5177344	; 0x4f0000
    2c74:	850c0000 	strhi	r0, [ip, #-0]
    2c78:	07000016 	smladeq	r0, r6, r0, r0
    2c7c:	02920a50 	addseq	r0, r2, #80, 20	; 0x50000
    2c80:	0c000000 	stceq	0, cr0, [r0], {-0}
    2c84:	00000f8b 	andeq	r0, r0, fp, lsl #31
    2c88:	92095107 	andls	r5, r9, #-1073741823	; 0xc0000001
    2c8c:	80000002 	andhi	r0, r0, r2
    2c90:	00138812 	andseq	r8, r3, r2, lsl r8
    2c94:	0a530700 	beq	14c489c <__ram_ret_data_start+0x14c100c>
    2c98:	0000012b 	andeq	r0, r0, fp, lsr #2
{
    2c9c:	84120100 	ldrhi	r0, [r2], #-256	; 0xffffff00
    uint32_t  VSSEL141 = M4_INTC->VSSEL141;
    2ca0:	07000014 	smladeq	r0, r4, r0, r0
    if(Set == bM4_I2C1_CR2_RFULLIE)
    2ca4:	012b0a56 			; <UNDEFINED> instruction: 0x012b0a56
    2ca8:	01040000 	mrseq	r0, (UNDEF: 4)
    if(Set == bM4_I2C1_CR2_TENDIE)
    2cac:	00a20900 	adceq	r0, r2, r0, lsl #18
    2cb0:	02a20000 	adceq	r0, r2, #0
    if(Set == bM4_I2C1_CR2_TEMPTYIE)
    2cb4:	940a0000 	strls	r0, [sl], #-0
    2cb8:	1f000000 	svcne	0x00000000
    u32Tmp1 = M4_I2C1->CR2 & 0x00F05217ul;
    2cbc:	0de01100 	stfeqe	f1, [r0]
    u32Tmp2 = M4_I2C1->SR & 0x00F05217ul;
    2cc0:	01900000 	orrseq	r0, r0, r0
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_07))
    2cc4:	e5086207 	str	r6, [r8, #-519]	; 0xfffffdf9
    2cc8:	0c000002 	stceq	0, cr0, [r0], {2}
    2ccc:	00000652 	andeq	r0, r0, r2, asr r6
    if(Set == bM4_I2C2_CR2_RFULLIE)
    2cd0:	e5126307 	ldr	r6, [r2, #-775]	; 0xfffffcf9
    2cd4:	00000002 	andeq	r0, r0, r2
    if(Set == bM4_I2C2_CR2_TENDIE)
    2cd8:	0014410c 	andseq	r4, r4, ip, lsl #2
    2cdc:	06640700 	strbteq	r0, [r4], -r0, lsl #14
    if(Set == bM4_I2C2_CR2_TEMPTYIE)
    2ce0:	0000008d 	andeq	r0, r0, sp, lsl #1
    2ce4:	06650c04 	strbteq	r0, [r5], -r4, lsl #24
    u32Tmp1 = M4_I2C2->CR2 & 0x00F05217ul;
    2ce8:	66070000 	strvs	r0, [r7], -r0
    u32Tmp2 = M4_I2C2->SR & 0x00F05217ul;
    2cec:	0002eb09 	andeq	lr, r2, r9, lsl #22
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_11))
    2cf0:	a30c0800 	movwge	r0, #51200	; 0xc800
    2cf4:	07000002 	streq	r0, [r0, -r2]
    2cf8:	024d1e67 	subeq	r1, sp, #1648	; 0x670
    if(Set == bM4_I2C3_CR2_RFULLIE)
    2cfc:	00880000 	addeq	r0, r8, r0
    2d00:	02a2040d 	adceq	r0, r2, #218103808	; 0xd000000
    if(Set == bM4_I2C3_CR2_TENDIE)
    2d04:	fb090000 	blx	242d0e <__ram_ret_data_start+0x23f47e>
    2d08:	fb000002 	blx	2d1a <IRQ141_Handler+0x7e>
    2d0c:	0a000002 	beq	2d1c <IRQ141_Handler+0x80>
    if(Set == bM4_I2C3_CR2_TEMPTYIE)
    2d10:	00000094 	muleq	r0, r4, r0
    2d14:	040d001f 	streq	r0, [sp], #-31	; 0xffffffe1
    u32Tmp1 = M4_I2C3->CR2 & 0x00F05217ul;
    2d18:	00000301 	andeq	r0, r0, r1, lsl #6
    u32Tmp2 = M4_I2C3->SR & 0x00F05217ul;
    2d1c:	147d0f13 	ldrbtne	r0, [sp], #-3859	; 0xfffff0ed
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_15))
    2d20:	07080000 	streq	r0, [r8, -r0]
    2d24:	032a087a 			; <UNDEFINED> instruction: 0x032a087a
    2d28:	540c0000 	strpl	r0, [ip], #-0
    2d2c:	07000010 	smladeq	r0, r0, r0, r0
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD1DETFLG) && (VSSEL141 & BIT_MASK_17))
    2d30:	032a117b 			; <UNDEFINED> instruction: 0x032a117b
    2d34:	0c000000 	stceq	0, cr0, [r0], {-0}
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD2DETFLG) && (VSSEL141 & BIT_MASK_18))
    2d38:	00000312 	andeq	r0, r0, r2, lsl r3
    2d3c:	8d067c07 	stchi	12, cr7, [r6, #-28]	; 0xffffffe4
    2d40:	04000000 	streq	r0, [r0], #-0
    if(Set == bM4_FCM_RIER_ERRIE)
    2d44:	38040d00 	stmdacc	r4, {r8, sl, fp}
    2d48:	0f000000 	svceq	0x00000000
    if(Set == bM4_FCM_RIER_MENDIE)
    2d4c:	000015cd 	andeq	r1, r0, sp, asr #11
    2d50:	08ba0768 	ldmeq	sl!, {r3, r5, r6, r8, r9, sl}
    2d54:	00000473 	andeq	r0, r0, r3, ror r4
    if(Set == bM4_FCM_RIER_OVFIE)
    2d58:	00705f10 	rsbseq	r5, r0, r0, lsl pc
    2d5c:	2a12bb07 	bcs	4b1980 <__ram_ret_data_start+0x4ae0f0>
    if ((M4_WDT->SR & (BIT_MASK_16 | BIT_MASK_17)) && (VSSEL141 & BIT_MASK_23))
    2d60:	00000003 	andeq	r0, r0, r3
    2d64:	00725f10 	rsbseq	r5, r2, r0, lsl pc
    2d68:	8d07bc07 	stchi	12, cr11, [r7, #-28]	; 0xffffffe4
    2d6c:	04000000 	streq	r0, [r0], #-0
    2d70:	00775f10 	rsbseq	r5, r7, r0, lsl pc
        if ((Set == bM4_I2C1_SR_RFULLF) && (VSSEL141 & BIT_MASK_04))
    2d74:	8d07bd07 	stchi	13, cr11, [r7, #-28]	; 0xffffffe4
    2d78:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2d7c:	000dd20c 	andeq	sp, sp, ip, lsl #4
    2d80:	09be0700 	ldmibeq	lr!, {r8, r9, sl}
            I2c1RxEnd_IrqHandler();
    2d84:	0000003f 	andeq	r0, r0, pc, lsr r0
        if ((Set == bM4_I2C1_SR_TENDF) && (VSSEL141 & BIT_MASK_05))
    2d88:	029d0c0c 	addseq	r0, sp, #12, 24	; 0xc00
    2d8c:	bf070000 	svclt	0x00070000
    2d90:	00003f09 	andeq	r3, r0, r9, lsl #30
    2d94:	5f100e00 	svcpl	0x00100e00
            I2c1TxEnd_IrqHandler();
    2d98:	07006662 	streq	r6, [r0, -r2, ror #12]
        if ((Set == bM4_I2C1_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_06))
    2d9c:	030211c0 	movweq	r1, #8640	; 0x21c0
    2da0:	0c100000 	ldceq	0, cr0, [r0], {-0}
    2da4:	00001433 	andeq	r1, r0, r3, lsr r4
    2da8:	8d07c107 	stfhid	f4, [r7, #-28]	; 0xffffffe4
            I2c1TxEmpty_IrqHandler();
    2dac:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
        I2c1Err_IrqHandler();
    2db0:	0007dc0c 	andeq	sp, r7, ip, lsl #24
    2db4:	0ac80700 	beq	ff2049bc <__data_end_ram_ret__+0xdf1149bc>
        if ((Set == bM4_I2C2_SR_RFULLF) && (VSSEL141 & BIT_MASK_08))
    2db8:	000000a2 	andeq	r0, r0, r2, lsr #1
    2dbc:	00ad0c1c 	adceq	r0, sp, ip, lsl ip
    2dc0:	ca070000 	bgt	1c2dc8 <__ram_ret_data_start+0x1bf538>
            I2c2RxEnd_IrqHandler();
    2dc4:	0005f71d 	andeq	pc, r5, sp, lsl r7	; <UNPREDICTABLE>
    2dc8:	b30c2000 	movwlt	r2, #49152	; 0xc000
        if ((Set == bM4_I2C2_SR_TENDF)  && (VSSEL141 & BIT_MASK_09))
    2dcc:	07000000 	streq	r0, [r0, -r0]
    2dd0:	06211dcc 	strteq	r1, [r1], -ip, asr #27
    2dd4:	0c240000 	stceq	0, cr0, [r4], #-0
            I2c2TxEnd_IrqHandler();
    2dd8:	00000ed2 	ldrdeq	r0, [r0], -r2
    2ddc:	450dcf07 	strmi	ip, [sp, #-3847]	; 0xfffff0f9
        if ((Set == bM4_I2C2_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_10))
    2de0:	28000006 	stmdacs	r0, {r1, r2}
    2de4:	00066f0c 	andeq	r6, r6, ip, lsl #30
    2de8:	09d00700 	ldmibeq	r0, {r8, r9, sl}^
    2dec:	0000065f 	andeq	r0, r0, pc, asr r6
            I2c2TxEmpty_IrqHandler();
    2df0:	755f102c 	ldrbvc	r1, [pc, #-44]	; 2dcc <IRQ141_Handler+0x130>
        I2c2Err_IrqHandler();
    2df4:	d3070062 	movwle	r0, #28770	; 0x7062
    2df8:	00030211 	andeq	r0, r3, r1, lsl r2
        if ((Set == bM4_I2C3_SR_RFULLF) && (VSSEL141 & BIT_MASK_12))
    2dfc:	5f103000 	svcpl	0x00103000
    2e00:	07007075 	smlsdxeq	r0, r5, r0, r7
    2e04:	032a12d4 			; <UNDEFINED> instruction: 0x032a12d4
    2e08:	10380000 	eorsne	r0, r8, r0
            I2c3RxEnd_IrqHandler();
    2e0c:	0072755f 	rsbseq	r7, r2, pc, asr r5
        if ((Set == bM4_I2C3_SR_TENDF)  && (VSSEL141 & BIT_MASK_13))
    2e10:	8d07d507 	cfstr32hi	mvfx13, [r7, #-28]	; 0xffffffe4
    2e14:	3c000000 	stccc	0, cr0, [r0], {-0}
    2e18:	000d2d0c 	andeq	r2, sp, ip, lsl #26
    2e1c:	11d80700 	bicsne	r0, r8, r0, lsl #14
    2e20:	00000665 	andeq	r0, r0, r5, ror #12
            I2c3TxEnd_IrqHandler();
    2e24:	014f0c40 	cmpeq	pc, r0, asr #24
        if ((Set == bM4_I2C3_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_14))
    2e28:	d9070000 	stmdble	r7, {}	; <UNPREDICTABLE>
    2e2c:	00067511 	andeq	r7, r6, r1, lsl r5
    2e30:	5f104300 	svcpl	0x00104300
    2e34:	0700626c 	streq	r6, [r0, -ip, ror #4]
    2e38:	030211dc 	movweq	r1, #8668	; 0x21dc
            I2c3TxEmpty_IrqHandler();
    2e3c:	0c440000 	mareq	acc0, r0, r4
        I2c3Err_IrqHandler();
    2e40:	0000104b 	andeq	r1, r0, fp, asr #32
    2e44:	8d07df07 	stchi	15, cr13, [r7, #-28]	; 0xffffffe4
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD1DETFLG) && (VSSEL141 & BIT_MASK_17))
    2e48:	4c000000 	stcmi	0, cr0, [r0], {-0}
    2e4c:	0008ab0c 	andeq	sl, r8, ip, lsl #22
        Lvd1_IrqHandler();
    2e50:	0ae00700 	beq	ff804a58 <__data_end_ram_ret__+0xdf714a58>
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD2DETFLG) && (VSSEL141 & BIT_MASK_18))
    2e54:	000000b1 	strheq	r0, [r0], -r1
    2e58:	11720c50 	cmnne	r2, r0, asr ip
        Lvd2_IrqHandler();
    2e5c:	e3070000 	movw	r0, #28672	; 0x7000
    2e60:	00049112 	andeq	r9, r4, r2, lsl r1
        if((Set == bM4_FCM_SR_ERRF) && (VSSEL141 & BIT_MASK_20))
    2e64:	4c0c5400 	cfstrsmi	mvf5, [ip], {-0}
    2e68:	07000008 	streq	r0, [r0, -r8]
    2e6c:	014e0ce7 	smlaltteq	r0, lr, r7, ip
    2e70:	0c580000 	mraeq	r0, r8, acc0
            FcmErr_IrqHandler();
    2e74:	00000d96 	muleq	r0, r6, sp
    2e78:	1f0ee907 	svcne	0x000ee907
        if((Set == bM4_FCM_SR_MENDF) && (VSSEL141 & BIT_MASK_21))
    2e7c:	5c000001 	stcpl	0, cr0, [r0], {1}
    2e80:	0009210c 	andeq	r2, r9, ip, lsl #2
    2e84:	09ea0700 	stmibeq	sl!, {r8, r9, sl}^
    2e88:	0000008d 	andeq	r0, r0, sp, lsl #1
            FcmEnd_IrqHandler();
    2e8c:	8d140064 	ldchi	0, cr0, [r4, #-400]	; 0xfffffe70
    2e90:	91000000 	mrsls	r0, (UNDEF: 0)
        if((Set == bM4_FCM_SR_OVF) && (VSSEL141 & BIT_MASK_22))
    2e94:	15000004 	strne	r0, [r0, #-4]
    2e98:	00000491 	muleq	r0, r1, r4
    2e9c:	0000a215 	andeq	sl, r0, r5, lsl r2
    2ea0:	05e51500 	strbeq	r1, [r5, #1280]!	; 0x500
            FcmOV_IrqHandler();
    2ea4:	8d150000 	ldchi	0, cr0, [r5, #-0]
    2ea8:	00000000 	andeq	r0, r0, r0
        Wdt_IrqHandler();
    2eac:	049c040d 	ldreq	r0, [ip], #1037	; 0x40d
}
    2eb0:	91160000 	tstls	r6, r0
    2eb4:	17000004 	strne	r0, [r0, -r4]
    2eb8:	000005e9 	andeq	r0, r0, r9, ror #11
    2ebc:	65070428 	strvs	r0, [r7, #-1064]	; 0xfffffbd8
    2ec0:	05e50802 	strbeq	r0, [r5, #2050]!	; 0x802
    2ec4:	b2180000 	andslt	r0, r8, #0
    2ec8:	0700000c 	streq	r0, [r0, -ip]
    2ecc:	8d070267 	sfmhi	f0, 4, [r7, #-412]	; 0xfffffe64
    2ed0:	00000000 	andeq	r0, r0, r0
    2ed4:	0006d518 	andeq	sp, r6, r8, lsl r5
    2ed8:	026c0700 	rsbeq	r0, ip, #0, 14
    2edc:	0006d10b 	andeq	sp, r6, fp, lsl #2
    2ee0:	f8180400 			; <UNDEFINED> instruction: 0xf8180400
    2ee4:	07000004 	streq	r0, [r0, -r4]
    2ee8:	d114026c 	tstle	r4, ip, ror #4
    2eec:	08000006 	stmdaeq	r0, {r1, r2}
    2ef0:	000d7518 	andeq	r7, sp, r8, lsl r5
    2ef4:	026c0700 	rsbeq	r0, ip, #0, 14
    2ef8:	0006d11e 	andeq	sp, r6, lr, lsl r1
    2efc:	3c180c00 	ldccc	12, cr0, [r8], {-0}
    2f00:	07000014 	smladeq	r0, r4, r0, r0
    2f04:	8d08026e 	sfmhi	f0, 4, [r8, #-440]	; 0xfffffe48
    2f08:	10000000 	andne	r0, r0, r0
    2f0c:	000ab418 	andeq	fp, sl, r8, lsl r4
    2f10:	026f0700 	rsbeq	r0, pc, #0, 14
    2f14:	0008d108 	andeq	sp, r8, r8, lsl #2
    2f18:	b4181400 	ldrlt	r1, [r8], #-1024	; 0xfffffc00
    2f1c:	07000005 	streq	r0, [r0, -r5]
    2f20:	8d070272 	sfmhi	f0, 4, [r7, #-456]	; 0xfffffe38
    2f24:	30000000 	andcc	r0, r0, r0
    2f28:	0014c618 	andseq	ip, r4, r8, lsl r6
    2f2c:	02730700 	rsbseq	r0, r3, #0, 14
{
    2f30:	0008e616 	andeq	lr, r8, r6, lsl r6
    uint32_t u32VSSEL142 = M4_INTC->VSSEL142;
    2f34:	16183400 	ldrne	r3, [r8], -r0, lsl #8
    if (Set == bM4_ADC1_ICR_EOCAIEN)
    2f38:	07000009 	streq	r0, [r0, -r9]
    2f3c:	8d070275 	sfmhi	f0, 4, [r7, #-468]	; 0xfffffe2c
    if (Set == bM4_ADC1_ICR_EOCBIEN)
    2f40:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    2f44:	000a4518 	andeq	r4, sl, r8, lsl r5
    u16Tmp = M4_ADC1->AWDSR0;
    2f48:	02770700 	rsbseq	r0, r7, #0, 14
    2f4c:	0008f70a 	andeq	pc, r8, sl, lsl #14
    if (Set == bM4_ADC1_AWDCR_AWDIEN)
    2f50:	6c183c00 	ldcvs	12, cr3, [r8], {-0}
    2f54:	07000050 	smlsdeq	r0, r0, r0, r0
    if (Set == bM4_ADC1_AWDCR_AWDIEN)
    2f58:	b413027a 	ldrlt	r0, [r3], #-634	; 0xfffffd86
    2f5c:	40000001 	andmi	r0, r0, r1
    if (Set == bM4_ADC2_ICR_EOCAIEN)
    2f60:	00030218 	andeq	r0, r3, r8, lsl r2
    2f64:	027b0700 	rsbseq	r0, fp, #0, 14
    if (Set == bM4_ADC2_ICR_EOCBIEN)
    2f68:	00008d07 	andeq	r8, r0, r7, lsl #26
    2f6c:	03184400 	tsteq	r8, #0, 8
    if (Set == bM4_ADC2_AWDCR_AWDIEN)
    2f70:	07000009 	streq	r0, [r0, -r9]
    2f74:	b413027c 	ldrlt	r0, [r3], #-636	; 0xfffffd84
    if (Set == bM4_ADC2_AWDCR_AWDIEN)
    2f78:	48000001 	stmdami	r0, {r0}
    2f7c:	000b9218 	andeq	r9, fp, r8, lsl r2
}
    2f80:	027d0700 	rsbseq	r0, sp, #0, 14
        if ((Set == bM4_ADC1_ISR_EOCAF) && (u32VSSEL142 & BIT_MASK_00))
    2f84:	0008fd14 	andeq	pc, r8, r4, lsl sp	; <UNPREDICTABLE>
    2f88:	d6184c00 	ldrle	r4, [r8], -r0, lsl #24
    2f8c:	07000000 	streq	r0, [r0, -r0]
            ADC1A_IrqHandler();
    2f90:	8d070280 	sfmhi	f0, 4, [r7, #-512]	; 0xfffffe00
    2f94:	50000000 	andpl	r0, r0, r0
        if ((Set == bM4_ADC1_ISR_EOCBF) && (u32VSSEL142 & BIT_MASK_01))
    2f98:	0008b318 	andeq	fp, r8, r8, lsl r3
    2f9c:	02810700 	addeq	r0, r1, #0, 14
    2fa0:	0005e509 	andeq	lr, r5, r9, lsl #10
            ADC1B_IrqHandler();
    2fa4:	28185400 	ldmdacs	r8, {sl, ip, lr}
    2fa8:	0700000d 	streq	r0, [r0, -sp]
        if (((Set == bM4_ADC1_AWDSR1_AWDF16) || (u16Tmp)) && (u32VSSEL142 & BIT_MASK_02))
    2fac:	ac0702a4 	sfmge	f0, 4, [r7], {164}	; 0xa4
    2fb0:	58000008 	stmdapl	r0, {r3}
    2fb4:	000de019 	andeq	lr, sp, r9, lsl r0
    2fb8:	02a80700 	adceq	r0, r8, #0, 14
            ADC1ChCmp_IrqHandler();
    2fbc:	0002e513 	andeq	lr, r2, r3, lsl r5
    2fc0:	19014800 	stmdbne	r1, {fp, lr}
        if (((Set == bM4_ADC1_AWDSR1_AWDF16) || (u16Tmp)) && (u32VSSEL142 & BIT_MASK_03))
    2fc4:	00000c1e 	andeq	r0, r0, lr, lsl ip
    2fc8:	1202a907 	andne	sl, r2, #114688	; 0x1c000
    2fcc:	000002a2 	andeq	r0, r0, r2, lsr #5
    2fd0:	6e19014c 	mufvsem	f0, f1, #4.0
            ADC1SeqCmp_IrqHandler();
    2fd4:	07000008 	streq	r0, [r0, -r8]
    2fd8:	0e0c02ad 	cdpeq	2, 0, cr0, cr12, cr13, {5}
        if ((Set == bM4_ADC2_ISR_EOCAF) && (u32VSSEL142 & BIT_MASK_04))
    2fdc:	dc000009 	stcle	0, cr0, [r0], {9}
    2fe0:	0b411902 	bleq	10493f0 <__ram_ret_data_start+0x1045b60>
    2fe4:	b2070000 	andlt	r0, r7, #0
            ADC2A_IrqHandler();
    2fe8:	06921002 	ldreq	r1, [r2], r2
    2fec:	02e00000 	rsceq	r0, r0, #0
        if ((Set == bM4_ADC2_ISR_EOCBF) && (u32VSSEL142 & BIT_MASK_05))
    2ff0:	0000a819 	andeq	sl, r0, r9, lsl r8
    2ff4:	02b40700 	adcseq	r0, r4, #0, 14
    2ff8:	00091a0a 	andeq	r1, r9, sl, lsl #20
            ADC2B_IrqHandler();
    2ffc:	0002ec00 	andeq	lr, r2, r0, lsl #24
    3000:	05eb040d 	strbeq	r0, [fp, #1037]!	; 0x40d
        if ((M4_ADC2->AWDSR0 & 0x1FFu) && (u32VSSEL142 & BIT_MASK_06))
    3004:	01020000 	mrseq	r0, (UNDEF: 2)
    3008:	00054d08 	andeq	r4, r5, r8, lsl #26
    300c:	05eb1600 	strbeq	r1, [fp, #1536]!	; 0x600
    3010:	040d0000 	streq	r0, [sp], #-0
    3014:	00000473 	andeq	r0, r0, r3, ror r4
            ADC2ChCmp_IrqHandler();
    3018:	00008d14 	andeq	r8, r0, r4, lsl sp
        if ((M4_ADC2->AWDSR0 & 0x1FFu) && (u32VSSEL142 & BIT_MASK_07))
    301c:	00061b00 	andeq	r1, r6, r0, lsl #22
    3020:	04911500 	ldreq	r1, [r1], #1280	; 0x500
    3024:	a2150000 	andsge	r0, r5, #0
    3028:	15000000 	strne	r0, [r0, #-0]
    302c:	0000061b 	andeq	r0, r0, fp, lsl r6
            ADC2SeqCmp_IrqHandler();
    3030:	00008d15 	andeq	r8, r0, r5, lsl sp
}
    3034:	040d0000 	streq	r0, [sp], #-0
    3038:	000005f2 	strdeq	r0, [r0], -r2
    303c:	05fd040d 	ldrbeq	r0, [sp, #1037]!	; 0x40d
    3040:	bd140000 	ldclt	0, cr0, [r4, #-0]
    3044:	45000000 	strmi	r0, [r0, #-0]
    3048:	15000006 	strne	r0, [r0, #-6]
    304c:	00000491 	muleq	r0, r1, r4
    3050:	0000a215 	andeq	sl, r0, r5, lsl r2
    3054:	00bd1500 	adcseq	r1, sp, r0, lsl #10
    3058:	8d150000 	ldchi	0, cr0, [r5, #-0]
    305c:	00000000 	andeq	r0, r0, r0
    3060:	0627040d 	strteq	r0, [r7], -sp, lsl #8
    3064:	8d140000 	ldchi	0, cr0, [r4, #-0]
    3068:	5f000000 	svcpl	0x00000000
    306c:	15000006 	strne	r0, [r0, #-6]
{
    3070:	00000491 	muleq	r0, r1, r4
    if (Set == bM4_INTC_VSSEL143_VSEL2)
    3074:	0000a215 	andeq	sl, r0, r5, lsl r2
    3078:	040d0000 	streq	r0, [sp], #-0
    if (Set == bM4_INTC_VSSEL143_VSEL5)
    307c:	0000064b 	andeq	r0, r0, fp, asr #12
    3080:	00003809 	andeq	r3, r0, r9, lsl #16
    if (Set == bM4_INTC_VSSEL143_VSEL6)
    3084:	00067500 	andeq	r7, r6, r0, lsl #10
    3088:	00940a00 	addseq	r0, r4, r0, lsl #20
        NORINTST = M4_SDIOC1->NORINTST;
    308c:	00020000 	andeq	r0, r2, r0
        NORINTSGEN = M4_SDIOC1->NORINTSGEN;
    3090:	00003809 	andeq	r3, r0, r9, lsl #16
        ERRINTSGEN = M4_SDIOC1->ERRINTSGEN;
    3094:	00068500 	andeq	r8, r6, r0, lsl #10
        if ((NORINTST & NORINTSGEN) || (ERRINTST & ERRINTSGEN))
    3098:	00940a00 	addseq	r0, r4, r0, lsl #20
    309c:	00000000 	andeq	r0, r0, r0
            Sdio1_IrqHandler();
    30a0:	0010da06 	andseq	sp, r0, r6, lsl #20
        NORINTST = M4_SDIOC2->NORINTST;
    30a4:	01240700 			; <UNDEFINED> instruction: 0x01240700
        NORINTSGEN = M4_SDIOC2->NORINTSGEN;
    30a8:	0003301a 	andeq	r3, r3, sl, lsl r0
        ERRINTSGEN = M4_SDIOC2->ERRINTSGEN;
    30ac:	0bba1a00 	bleq	fee898b4 <__data_end_ram_ret__+0xded998b4>
        if ((NORINTST & NORINTSGEN) || (ERRINTST & ERRINTSGEN))
    30b0:	070c0000 	streq	r0, [ip, -r0]
    30b4:	cb080128 	blgt	20355c <__ram_ret_data_start+0x1ffccc>
            Sdio2_IrqHandler();
    30b8:	18000006 	stmdane	r0, {r1, r2}
        RTIF = M4_CAN->RTIF;
    30bc:	00000652 	andeq	r0, r0, r2, asr r6
    30c0:	11012a07 	tstne	r1, r7, lsl #20
        RTIE = M4_CAN->RTIE;
    30c4:	000006cb 	andeq	r0, r0, fp, asr #13
        ERRINT = M4_CAN->ERRINT;
    30c8:	0b061800 	bleq	1890d0 <__ram_ret_data_start+0x185840>
        TTCFG = M4_CAN->TTCFG;
    30cc:	2b070000 	blcs	1c30d4 <__ram_ret_data_start+0x1bf844>
    30d0:	008d0701 	addeq	r0, sp, r1, lsl #14
        if ( (RTIF & RTIE)                                          ||         \
    30d4:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    30d8:	000008c2 	andeq	r0, r0, r2, asr #17
             (TTCFG & BIT_MASK_05)                                  ||         \
    30dc:	0b012c07 	bleq	4e100 <__ram_ret_data_start+0x4a870>
    30e0:	000006d1 	ldrdeq	r0, [r0], -r1
             ((ERRINT & BIT_MASK_00) && (ERRINT & BIT_MASK_01))     ||         \
    30e4:	040d0008 	streq	r0, [sp], #-8
    30e8:	00000692 	muleq	r0, r2, r6
             ((ERRINT & BIT_MASK_02) && (ERRINT & BIT_MASK_03))     ||         \
    30ec:	0685040d 	streq	r0, [r5], sp, lsl #8
    30f0:	cf1a0000 	svcgt	0x001a0000
             ((ERRINT & BIT_MASK_04) && (ERRINT & BIT_MASK_05))     ||         \
    30f4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    30f8:	08014407 	stmdaeq	r1, {r0, r1, r2, sl, lr}
             ((TTCFG & BIT_MASK_03) && (TTCFG & BIT_MASK_04))       ||         \
    30fc:	00000710 	andeq	r0, r0, r0, lsl r7
    3100:	00018418 	andeq	r8, r1, r8, lsl r4
             ((TTCFG & BIT_MASK_06) && (TTCFG & BIT_MASK_07)))
    3104:	01450700 	cmpeq	r5, r0, lsl #14
            Can_IrqHandler();
    3108:	00071012 	andeq	r1, r7, r2, lsl r0
}
    310c:	2d180000 	ldccs	0, cr0, [r8, #-0]
    3110:	07000002 	streq	r0, [r0, -r2]
    3114:	10120146 	andsne	r0, r2, r6, asr #2
    3118:	06000007 	streq	r0, [r0], -r7
    311c:	00156c18 	andseq	r6, r5, r8, lsl ip
    3120:	01470700 	cmpeq	r7, r0, lsl #14
    3124:	00005212 	andeq	r5, r0, r2, lsl r2
{
    3128:	09000c00 	stmdbeq	r0, {sl, fp}
    M4_PORT->PWPR = 0xA501u;
    312c:	00000052 	andeq	r0, r0, r2, asr r0
    3130:	00000720 	andeq	r0, r0, r0, lsr #14
                                            enPort * 0x40ul + u8PinPos * 0x04ul);
    3134:	0000940a 	andeq	r9, r0, sl, lsl #8
    3138:	1b000200 	blne	3940 <__ram_ret_data_start+0xb0>
    313c:	028507d0 	addeq	r0, r5, #208, 14	; 0x3400000
                    PCRx->DDIS  = 0u;
    3140:	00083507 	andeq	r3, r8, r7, lsl #10
    3144:	04b61800 	ldrteq	r1, [r6], #2048	; 0x800
                    PCRx->POUTE = 0u;
    3148:	87070000 	strhi	r0, [r7, -r0]
    314c:	00941802 	addseq	r1, r4, r2, lsl #16
            PFSRx->BFE = pstcPortInit->enPinSubFunc;
    3150:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3154:	0000106c 	andeq	r1, r0, ip, rrx
    3158:	12028807 	andne	r8, r2, #458752	; 0x70000
    for (u8PinPos = 0u; u8PinPos < 16u; u8PinPos ++)
    315c:	000005e5 	andeq	r0, r0, r5, ror #11
        if (u16Pin & (1ul<<u8PinPos))
    3160:	00c91804 	sbceq	r1, r9, r4, lsl #16
    3164:	89070000 	stmdbhi	r7, {}	; <UNPREDICTABLE>
    3168:	08351002 	ldmdaeq	r5!, {r1, ip}
            PCRx->LTE = pstcPortInit->enLatch;
    316c:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
    3170:	00000350 	andeq	r0, r0, r0, asr r3
    3174:	17028a07 	strne	r8, [r2, -r7, lsl #20]
    3178:	000001ca 	andeq	r0, r0, sl, asr #3
            PCRx->INTE = pstcPortInit->enExInt;
    317c:	01221824 			; <UNDEFINED> instruction: 0x01221824
    3180:	8b070000 	blhi	1c3188 <__ram_ret_data_start+0x1bf8f8>
    3184:	008d0f02 	addeq	r0, sp, r2, lsl #30
            PCRx->INVE = pstcPortInit->enInvert;
    3188:	18480000 	stmdane	r8, {}^	; <UNPREDICTABLE>
    318c:	0000064d 	andeq	r0, r0, sp, asr #12
    3190:	2c028c07 	stccs	12, cr8, [r2], {7}
    3194:	00000086 	andeq	r0, r0, r6, lsl #1
            PCRx->PUU = pstcPortInit->enPullUp;
    3198:	11431850 	cmpne	r3, r0, asr r8
    319c:	8d070000 	stchi	0, cr0, [r7, #-0]
    31a0:	06d71a02 	ldrbeq	r1, [r7], r2, lsl #20
            PCRx->NOD = pstcPortInit->enPinOType;
    31a4:	18580000 	ldmdane	r8, {}^	; <UNPREDICTABLE>
    31a8:	00001311 	andeq	r1, r0, r1, lsl r3
    31ac:	16028e07 	strne	r8, [r2], -r7, lsl #28
    31b0:	0000011f 	andeq	r0, r0, pc, lsl r1
            PCRx->DRV = pstcPortInit->enPinDrv;
    31b4:	0f241868 	svceq	0x00241868
    31b8:	8f070000 	svchi	0x00070000
    31bc:	011f1602 	tsteq	pc, r2, lsl #12
            switch (pstcPortInit->enPinMode)
    31c0:	18700000 	ldmdane	r0!, {}^	; <UNPREDICTABLE>
    31c4:	00000d88 	andeq	r0, r0, r8, lsl #27
    31c8:	16029007 	strne	r9, [r2], -r7
    31cc:	0000011f 	andeq	r0, r0, pc, lsl r1
                    PCRx->DDIS  = 1u;
    31d0:	015e1878 	cmpeq	lr, r8, ror r8
    31d4:	91070000 	mrsls	r0, (UNDEF: 7)
                break;
    31d8:	08451002 	stmdaeq	r5, {r1, ip}^
                    PCRx->DDIS  = 0u;
    31dc:	18800000 	stmne	r0, {}	; <UNPREDICTABLE>
    31e0:	0000000a 	andeq	r0, r0, sl
    31e4:	10029207 	andne	r9, r2, r7, lsl #4
                    PCRx->POUTE = 1u;
    31e8:	00000855 	andeq	r0, r0, r5, asr r8
    31ec:	01f81888 	mvnseq	r1, r8, lsl #17
    31f0:	93070000 	movwls	r0, #28672	; 0x7000
    M4_PORT->PWPR = 0xA500u;
    31f4:	008d0f02 	addeq	r0, sp, r2, lsl #30
    31f8:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    31fc:	000002d7 	ldrdeq	r0, [r0], -r7
}
    3200:	16029407 	strne	r9, [r2], -r7, lsl #8
    3204:	0000011f 	andeq	r0, r0, pc, lsl r1
    3208:	108d18a4 	addne	r1, sp, r4, lsr #17
{
    320c:	95070000 	strls	r0, [r7, #-0]
    M4_PORT->PWPR = 0xA501u;
    3210:	011f1602 	tsteq	pc, r2, lsl #12
    3214:	18ac0000 	stmiane	ip!, {}	; <UNPREDICTABLE>
    3218:	000005d8 	ldrdeq	r0, [r0], -r8
    321c:	16029607 	strne	r9, [r2], -r7, lsl #12
    3220:	0000011f 	andeq	r0, r0, pc, lsl r1
        *(uint16_t *)(GPIO_BASE + PODR_BASE + u8PortIdx * 0x10ul) = 0u;
    3224:	0cf818b4 	ldcleq	8, cr1, [r8], #720	; 0x2d0
    3228:	97070000 	strls	r0, [r7, -r0]
        *(uint16_t *)(GPIO_BASE + POER_BASE + u8PortIdx * 0x10ul) = 0u;
    322c:	011f1602 	tsteq	pc, r2, lsl #12
        *(uint16_t *)(GPIO_BASE + POSR_BASE + u8PortIdx * 0x10ul) = 0u;
    3230:	18bc0000 	ldmne	ip!, {}	; <UNPREDICTABLE>
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3234:	0000013e 	andeq	r0, r0, lr, lsr r1
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3238:	16029807 	strne	r9, [r2], -r7, lsl #16
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    323c:	0000011f 	andeq	r0, r0, pc, lsl r1
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3240:	0cb018c4 	ldceq	8, cr1, [r0], #784	; 0x310
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    3244:	99070000 	stmdbls	r7, {}	; <UNPREDICTABLE>
    3248:	008d0802 	addeq	r0, sp, r2, lsl #16
    324c:	00cc0000 	sbceq	r0, ip, r0
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    3250:	0005eb09 	andeq	lr, r5, r9, lsl #22
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3254:	00084500 	andeq	r4, r8, r0, lsl #10
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    3258:	00940a00 	addseq	r0, r4, r0, lsl #20
    325c:	00190000 	andseq	r0, r9, r0
    3260:	0005eb09 	andeq	lr, r5, r9, lsl #22
    3264:	00085500 	andeq	r5, r8, r0, lsl #10
    for (u8PortIdx = PortA; u8PortIdx <= PortH; u8PortIdx++)
    3268:	00940a00 	addseq	r0, r4, r0, lsl #20
        *(uint16_t *)(GPIO_BASE + PODR_BASE + u8PortIdx * 0x10ul) = 0u;
    326c:	00070000 	andeq	r0, r7, r0
        *(uint16_t *)(GPIO_BASE + POER_BASE + u8PortIdx * 0x10ul) = 0u;
    3270:	0005eb09 	andeq	lr, r5, r9, lsl #22
        *(uint16_t *)(GPIO_BASE + POSR_BASE + u8PortIdx * 0x10ul) = 0u;
    3274:	00086500 	andeq	r6, r8, r0, lsl #10
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3278:	00940a00 	addseq	r0, r4, r0, lsl #20
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    327c:	00170000 	andseq	r0, r7, r0
    3280:	9e07f01b 	mcrls	0, 0, pc, cr7, cr11, {0}	; <UNPREDICTABLE>
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3284:	088c0702 	stmeq	ip, {r1, r8, r9, sl}
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    3288:	a2180000 	andsge	r0, r8, #0
    M4_PORT->PCCR   = 0u;
    328c:	07000014 	smladeq	r0, r4, r0, r0
    3290:	8c1b02a1 	lfmhi	f0, 4, [fp], {161}	; 0xa1
    M4_PORT->PINAER = 0u;
    3294:	00000008 	andeq	r0, r0, r8
    M4_PORT->PSPCR  = 0x1Fu;
    3298:	000b4918 	andeq	r4, fp, r8, lsl r9
    329c:	02a20700 	adceq	r0, r2, #0, 14
    M4_PORT->PWPR = 0xA500u;
    32a0:	00089c18 	andeq	r9, r8, r8, lsl ip
    32a4:	09007800 	stmdbeq	r0, {fp, ip, sp, lr}
}
    32a8:	0000032a 	andeq	r0, r0, sl, lsr #6
    32ac:	0000089c 	muleq	r0, ip, r8
    32b0:	0000940a 	andeq	r9, r0, sl, lsl #8
    32b4:	09001d00 	stmdbeq	r0, {r8, sl, fp, ip}
    32b8:	00000094 	muleq	r0, r4, r0
    32bc:	000008ac 	andeq	r0, r0, ip, lsr #17
    32c0:	0000940a 	andeq	r9, r0, sl, lsl #8
    32c4:	1c001d00 	stcne	13, cr1, [r0], {-0}
    32c8:	028307f0 	addeq	r0, r3, #240, 14	; 0x3c00000
    M4_PORT->PWPR = 0xA501u;
    32cc:	0008d103 	andeq	sp, r8, r3, lsl #2
    32d0:	05e91d00 	strbeq	r1, [r9, #3328]!	; 0xd00
    32d4:	9a070000 	bls	1c32dc <__ram_ret_data_start+0x1bfa4c>
    if (Enable == enFunc)
    32d8:	07200b02 	streq	r0, [r0, -r2, lsl #22]!
        M4_PORT->PSPCR &= (uint16_t)(~(u8DebugPort & 0x1Ful));
    32dc:	311d0000 	tstcc	sp, r0
    32e0:	07000001 	streq	r0, [r0, -r1]
    32e4:	650b02a3 	strvs	r0, [fp, #-675]	; 0xfffffd5d
    32e8:	00000008 	andeq	r0, r0, r8
    M4_PORT->PWPR = 0xA500u;
    32ec:	0005eb09 	andeq	lr, r5, r9, lsl #22
    32f0:	0008e100 	andeq	lr, r8, r0, lsl #2
    32f4:	00940a00 	addseq	r0, r4, r0, lsl #20
}
    32f8:	00180000 	andseq	r0, r8, r0
        M4_PORT->PSPCR |= (uint16_t)(u8DebugPort & 0x1Ful);
    32fc:	0000950e 	andeq	r9, r0, lr, lsl #10
    3300:	e1040d00 	tst	r4, r0, lsl #26
    3304:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    3308:	000008f7 	strdeq	r0, [r0], -r7
    330c:	00049115 	andeq	r9, r4, r5, lsl r1
    M4_PORT->PWPR = 0xA501u;
    3310:	040d0000 	streq	r0, [sp], #-0
    3314:	000008ec 	andeq	r0, r0, ip, ror #17
    3318:	01b4040d 			; <UNDEFINED> instruction: 0x01b4040d
    M4_PORT->PCCR_f.BFSEL = pstcPortPubSet->enSubFuncSel;
    331c:	0e1e0000 	cdpeq	0, 1, cr0, cr14, cr0, {0}
    3320:	15000009 	strne	r0, [r0, #-9]
    3324:	0000008d 	andeq	r0, r0, sp, lsl #1
    M4_PORT->PCCR_f.RDWT = pstcPortPubSet->enReadWait;
    3328:	14040d00 	strne	r0, [r4], #-3328	; 0xfffff300
    332c:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
    3330:	00090304 	andeq	r0, r9, r4, lsl #6
    3334:	06850900 	streq	r0, [r5], r0, lsl #18
    M4_PORT->PWPR = 0xA500u;
    3338:	092a0000 	stmdbeq	sl!, {}	; <UNPREDICTABLE>
    333c:	940a0000 	strls	r0, [sl], #-0
}
    3340:	02000000 	andeq	r0, r0, #0
    3344:	05fc1f00 	ldrbeq	r1, [ip, #3840]!	; 0xf00
    M4_PORT->PWPR = 0xA501u;
    3348:	33070000 	movwcc	r0, #28672	; 0x7000
    334c:	04911703 	ldreq	r1, [r1], #1795	; 0x703
    3350:	f51f0000 			; <UNDEFINED> instruction: 0xf51f0000
}
    3354:	07000005 	streq	r0, [r0, -r5]
    M4_PORT->PWPR = 0xA500u;
    3358:	971d0334 			; <UNDEFINED> instruction: 0x971d0334
    335c:	03000004 	movweq	r0, #4
    3360:	00000295 	muleq	r0, r5, r2
}
    3364:	2c131809 	ldccs	8, cr1, [r3], {9}
    return (uint16_t)(*PIDRx);
    3368:	20000000 	andcs	r0, r0, r0
    336c:	00000944 	andeq	r0, r0, r4, asr #18
    3370:	000e1d03 	andeq	r1, lr, r3, lsl #26
}
    3374:	14240900 	strtne	r0, [r4], #-2304	; 0xfffff700
    return (en_flag_status_t)((bool)(!!(*PIDRx & (enPin))));
    3378:	00000046 	andeq	r0, r0, r6, asr #32
    337c:	00095520 	andeq	r5, r9, r0, lsr #10
    3380:	16350300 	ldrtne	r0, [r5], -r0, lsl #6
}
    3384:	2c090000 	stccs	0, cr0, [r9], {-0}
    3388:	00005913 	andeq	r5, r0, r3, lsl r9
    PODRx = (uint32_t *)((uint32_t)(&M4_PORT->PODRA) + 0x10 * enPort);
    338c:	09662000 	stmdbeq	r6!, {sp}^
    *PODRx |= u16Pin;
    3390:	ab030000 	blge	c3398 <__ram_ret_data_start+0xbfb08>
    3394:	0900000a 	stmdbeq	r0, {r1, r3}
}
    3398:	006c1430 	rsbeq	r1, ip, r0, lsr r4
    339c:	77200000 	strvc	r0, [r0, -r0]!
    PODRx = (uint32_t *)((uint32_t)(&M4_PORT->PODRA) + 0x10 * enPort);
    33a0:	02000009 	andeq	r0, r0, #9
    *PODRx &= (uint16_t)(~u16Pin);
    33a4:	030c0404 	movweq	r0, #50180	; 0xc404
    33a8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    33ac:	000e5c04 	andeq	r5, lr, r4, lsl #24
}
    33b0:	20070300 	andcs	r0, r7, r0, lsl #6
    33b4:	5f0a0000 	svcpl	0x000a0000
{
    33b8:	0002fb10 	andeq	pc, r2, r0, lsl fp	; <UNPREDICTABLE>
    POERx = (uint32_t *)((uint32_t)(&M4_PORT->POERA) + 0x10ul * enPort);
    33bc:	a66c2100 	strbtge	r2, [ip], -r0, lsl #2
    if (Enable == enNewState)
    33c0:	01070000 	mrseq	r0, (UNDEF: 7)
        *POERx |= u16Pin;
    33c4:	00000038 	andeq	r0, r0, r8, lsr r0
        *POERx &= (uint16_t)((~u16Pin) & 0xFFFFu);
    33c8:	c10e750a 	tstgt	lr, sl, lsl #10
    33cc:	22000009 	andcs	r0, r0, #9
}
    33d0:	00005cb7 			; <UNDEFINED> instruction: 0x00005cb7
    33d4:	65532300 	ldrbvs	r2, [r3, #-768]	; 0xfffffd00
    33d8:	00010074 	andeq	r0, r1, r4, ror r0
    POSRx = (uint32_t *)((uint32_t)(&M4_PORT->POSRA) + 0x10 * enPort);
    33dc:	00506a21 	subseq	r6, r0, r1, lsr #20
    *POSRx |= u16Pin;
    33e0:	38010700 	stmdacc	r1, {r8, r9, sl}
    33e4:	0a000000 	beq	33ec <PORT_SetBits+0x10>
}
    33e8:	0a1b0e7f 	beq	6c6dec <__ram_ret_data_start+0x6c355c>
    33ec:	4f230000 	svcmi	0x00230000
    PORRx = (uint32_t *)((uint32_t)(&M4_PORT->PORRA) + 0x10 * enPort);
    33f0:	2200006b 	andcs	r0, r0, #107	; 0x6b
    *PORRx |= u16Pin;
    33f4:	0000a727 	andeq	sl, r0, r7, lsr #14
    33f8:	ac302201 	lfmge	f2, 4, [r0], #-4
}
    33fc:	22020000 	andcs	r0, r2, #0
    3400:	00003b89 	andeq	r3, r0, r9, lsl #23
    POTRx = (uint32_t *)((uint32_t)(&M4_PORT->POTRA) + 0x10 * enPort);
    3404:	365b2203 	ldrbcc	r2, [fp], -r3, lsl #4
    *POTRx |= u16Pin;
    3408:	22040000 	andcs	r0, r4, #0
    340c:	00009d30 	andeq	r9, r0, r0, lsr sp
}
    3410:	7dfb2205 	lfmvc	f2, 2, [fp, #20]!
    3414:	22060000 	andcs	r0, r6, #0
    M4_PORT->PWPR = 0xA501u;
    3418:	0000656f 	andeq	r6, r0, pc, ror #10
    341c:	a2a62207 	adcge	r2, r6, #1879048192	; 0x70000000
    3420:	22080000 	andcs	r0, r8, #0
    if (Enable == enNewState)
    3424:	000083fb 	strdeq	r8, [r0], -fp
        M4_PORT->PINAER &= (uint16_t)(~(((1ul << (uint8_t)enPort)) & 0x1Ful));
    3428:	422b2209 	eormi	r2, fp, #-1879048192	; 0x90000000
    342c:	220a0000 	andcs	r0, sl, #0
    3430:	00009d35 	andeq	r9, r0, r5, lsr sp
    3434:	c503000b 	strgt	r0, [r3, #-11]
    3438:	0a000023 	beq	34cc <PORT_SetSubFunc+0x4>
    M4_PORT->PWPR = 0xA500u;
    343c:	09c1038d 	stmibeq	r1, {r0, r2, r3, r7, r8, r9}^
    3440:	7d210000 	stcvc	0, cr0, [r1, #-0]
    3444:	0500008d 	streq	r0, [r0, #-141]	; 0xffffff73
}
    3448:	00003f02 	andeq	r3, r0, r2, lsl #30
        M4_PORT->PINAER |= Enable << (uint8_t)enPort;
    344c:	0e490b00 	vmlaeq.f64	d16, d9, d0
    3450:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3454:	0089dd24 	addeq	sp, r9, r4, lsr #26
    3458:	ff247200 			; <UNDEFINED> instruction: 0xff247200
    345c:	73000087 	movwvc	r0, #135	; 0x87
    3460:	0099b124 	addseq	fp, r9, r4, lsr #2
{
    3464:	a6247400 	strtge	r7, [r4], -r0, lsl #8
    M4_PORT->PWPR = 0xA501u;
    3468:	75000036 	strvc	r0, [r0, #-54]	; 0xffffffca
    346c:	00971b24 	addseq	r1, r7, r4, lsr #22
                    + 0x40ul * enPort + 0x4ul * u8PinPos);
    3470:	58247600 	stmdapl	r4!, {r9, sl, ip, sp, lr}
        if (u16Pin & (uint16_t)(1ul<<u8PinPos))
    3474:	7b00004b 	blvc	35a8 <NMI_Init+0x24>
    3478:	00803f24 	addeq	r3, r0, r4, lsr #30
            PFSRx->FSEL = enFuncSel;
    347c:	5c247c00 	stcpl	12, cr7, [r4], #-0
    3480:	7e0000a4 	cdpvc	0, 0, cr0, cr0, cr4, {5}
    for (u8PinPos = 0u; u8PinPos < 16u; u8PinPos ++)
    3484:	00925824 	addseq	r5, r2, r4, lsr #16
        if (u16Pin & (uint16_t)(1ul<<u8PinPos))
    3488:	76227f00 	strtvc	r7, [r2], -r0, lsl #30
    348c:	0000008d 	andeq	r0, r0, sp, lsl #1
            PFSRx->FSEL = enFuncSel;
    3490:	00abb022 	adceq	fp, fp, r2, lsr #32
    3494:	17220100 	strne	r0, [r2, -r0, lsl #2]!
    3498:	0200002e 	andeq	r0, r0, #46	; 0x2e
            PFSRx->BFE = (Enable == enSubFunc ? Enable : Disable);
    349c:	004b1a22 	subeq	r1, fp, r2, lsr #20
    34a0:	c6220300 	strtgt	r0, [r2], -r0, lsl #6
    34a4:	04000066 	streq	r0, [r0], #-102	; 0xffffff9a
    34a8:	0082f322 	addeq	pc, r2, r2, lsr #6
    34ac:	b0220500 	eorlt	r0, r2, r0, lsl #10
    M4_PORT->PWPR = 0xA500u;
    34b0:	060000a0 	streq	r0, [r0], -r0, lsr #1
    34b4:	00240122 	eoreq	r0, r4, r2, lsr #2
    34b8:	e2220700 	eor	r0, r2, #0, 14
}
    34bc:	08000040 	stmdaeq	r0, {r6}
    34c0:	005b2822 	subseq	r2, fp, r2, lsr #16
    34c4:	a8220900 	stmdage	r2!, {r8, fp}
    M4_PORT->PWPR = 0xA501u;
    34c8:	0a00003a 	beq	35b8 <NMI_Init+0x34>
    34cc:	0054c122 	subseq	ip, r4, r2, lsr #2
    34d0:	f3220b00 	vqrdmulh.s32	d0, d2, d0
    M4_PORT->PCCR_f.BFSEL = enFuncSel;
    34d4:	0c000070 	stceq	0, cr0, [r0], {112}	; 0x70
    34d8:	008d1122 	addeq	r1, sp, r2, lsr #2
    34dc:	7f220d00 	svcvc	0x00220d00
    M4_PORT->PWPR = 0xA500u;
    34e0:	0e0000ab 	cdpeq	0, 0, cr0, cr0, cr11, {5}
    34e4:	002dd122 	eoreq	sp, sp, r2, lsr #2
}
    34e8:	d4220f00 	strtle	r0, [r2], #-3840	; 0xfffff100
    34ec:	1000004a 	andne	r0, r0, sl, asr #32
{
    34f0:	00669a22 	rsbeq	r9, r6, r2, lsr #20
    volatile uint32_t i = 0ul;
    34f4:	33221100 			; <UNDEFINED> instruction: 0x33221100
    u32Cyc = SystemCoreClock;
    34f8:	12000088 	andne	r0, r0, #136	; 0x88
    u32Cyc = u32Cyc / 10000ul;
    34fc:	00a04322 	adceq	r4, r0, r2, lsr #6
    3500:	88221300 	stmdahi	r2!, {r8, r9, ip}
    while (u32Cnt-- > 0ul)
    3504:	1400007d 	strne	r0, [r0], #-125	; 0xffffff83
    3508:	00991622 	addseq	r1, r9, r2, lsr #12
        while (i-- > 0ul)
    350c:	88221500 	stmdahi	r2!, {r8, sl, ip}
    3510:	1600001c 			; <UNDEFINED> instruction: 0x1600001c
    3514:	003a3f22 	eorseq	r3, sl, r2, lsr #30
}
    3518:	a9221700 	stmdbge	r2!, {r8, r9, sl, ip}
    351c:	18000054 	stmdane	r0, {r2, r4, r6}
    3520:	00702b22 	rsbseq	r2, r0, r2, lsr #22
    3524:	f8221900 			; <UNDEFINED> instruction: 0xf8221900
                                          (uint32_t)(4ul * (uint32_t)(pstcExtiConfig->enExitCh)));
    3528:	1a00008c 	bne	3760 <main+0xa0>
    EIRQCRx = (stc_intc_eirqcr_field_t *)((uint32_t)(&M4_INTC->EIRQCR0) +      \
    352c:	00ab3622 	adceq	r3, fp, r2, lsr #12
    EIRQCRx->EFEN = pstcExtiConfig->enFilterEn;
    3530:	7b221b00 	blvc	88a138 <__ram_ret_data_start+0x8868a8>
    3534:	1c00002d 	stcne	0, cr0, [r0], {45}	; 0x2d
    3538:	004ab522 	subeq	fp, sl, r2, lsr #10
    EIRQCRx->EISMPCLK = pstcExtiConfig->enFltClk;
    353c:	94221d00 	strtls	r1, [r2], #-3328	; 0xfffff300
    3540:	1e000027 	cdpne	0, 0, cr0, cr0, cr7, {1}
    EIRQCRx->EIRQTRG = pstcExtiConfig->enExtiLvl;
    3544:	00442522 	subeq	r2, r4, r2, lsr #10
    3548:	dc221f00 	stcle	15, cr1, [r2], #-0
    354c:	2000005e 	andcs	r0, r0, lr, asr r0
}
    3550:	007d1522 	rsbseq	r1, sp, r2, lsr #10
    3554:	34222100 	strtcc	r2, [r2], #-256	; 0xffffff00
    enRet = (1u == !!(M4_INTC->EIFR & (1ul<<enExint)) ? Set : Reset);
    3558:	22000097 	andcs	r0, r0, #151	; 0x97
    355c:	001c6422 	andseq	r6, ip, r2, lsr #8
}
    3560:	c7222300 	strgt	r2, [r2, -r0, lsl #6]!
    3564:	24000039 	strcs	r0, [r0], #-57	; 0xffffffc7
    3568:	00547722 	subseq	r7, r4, r2, lsr #14
    M4_INTC->EICFR |= (uint32_t)(1ul << enExint);
    356c:	da222500 	ble	88c974 <__ram_ret_data_start+0x8890e4>
    3570:	2600006f 	strcs	r0, [r0], -pc, rrx
    3574:	008cb522 	addeq	fp, ip, r2, lsr #10
    3578:	27222700 	strcs	r2, [r2, -r0, lsl #14]!
}
    357c:	2800006a 	stmdacs	r0, {r1, r3, r5, r6}
    3580:	0085f822 	addeq	pc, r5, r2, lsr #16
    pfnNmiCallback = pstcNmiConfig->pfnNmiCallback;
    3584:	de222900 	vmulle.f16	s4, s4, s0	; <UNPREDICTABLE>
    3588:	2a0000a3 	bcs	381c <CopyLoop1+0x2>
    M4_INTC->NMICR_f.NFEN = pstcNmiConfig->enFilterEn;
    358c:	00275d22 	eoreq	r5, r7, r2, lsr #26
    3590:	f5222b00 			; <UNDEFINED> instruction: 0xf5222b00
    3594:	2c000043 	stccs	0, cr0, [r0], {67}	; 0x43
    M4_INTC->NMICR_f.NSMPCLK = pstcNmiConfig->enFilterClk;
    3598:	005e4f22 	subseq	r4, lr, r2, lsr #30
    359c:	97222d00 	strls	r2, [r2, -r0, lsl #26]!
    M4_INTC->NMICR_f.NMITRG = pstcNmiConfig->enNmiLvl;
    35a0:	2e00007c 	mcrcs	0, 0, r0, cr0, cr12, {3}
    35a4:	0096f122 	addseq	pc, r6, r2, lsr #2
    35a8:	fa222f00 	blx	88f1b0 <__ram_ret_data_start+0x88b920>
    M4_INTC->NMIENR = (uint32_t)pstcNmiConfig->u16NmiSrc;
    35ac:	3000001b 	andcc	r0, r0, fp, lsl r0
}
    35b0:	00397e22 	eorseq	r7, r9, r2, lsr #28
    35b4:	7c223100 	stfvcs	f3, [r2], #-0
    35b8:	320000ae 	andcc	r0, r0, #174	; 0xae
    pfnNmiCallback = NULL;
    35bc:	0030eb22 	eorseq	lr, r0, r2, lsr #22
    35c0:	00223300 	eoreq	r3, r2, r0, lsl #6
    M4_INTC->NMICR = 0u;
    35c4:	3400004e 	strcc	r0, [r0], #-78	; 0xffffffb2
    M4_INTC->NMIFR = 0u;
    35c8:	0069c822 	rsbeq	ip, r9, r2, lsr #16
}
    35cc:	d0223500 	eorle	r3, r2, r0, lsl #10
    35d0:	36000085 	strcc	r0, [r0], -r5, lsl #1
    switch (enNmiSrc)
    35d4:	00a37422 	adceq	r7, r3, r2, lsr #8
    35d8:	08223700 	stmdaeq	r2!, {r8, r9, sl, ip, sp}
    35dc:	38000027 	stmdacc	r0, {r0, r1, r2, r5}
    35e0:	0043a722 	subeq	sl, r3, r2, lsr #14
    35e4:	18223900 	stmdane	r2!, {r8, fp, ip, sp}
    35e8:	3a00005e 	bcc	3768 <main+0xa8>
    35ec:	007c5f22 	rsbseq	r5, ip, r2, lsr #30
            enRet = (1u == M4_INTC->NMIFR_f.WDTFR) ? Set : Reset;
    35f0:	98223b00 	stmdals	r2!, {r8, r9, fp, ip, sp}
    35f4:	3c000057 	stccc	0, cr0, [r0], {87}	; 0x57
    switch (enNmiSrc)
    35f8:	00745d22 	rsbseq	r5, r4, r2, lsr #26
    35fc:	a3223d00 			; <UNDEFINED> instruction: 0xa3223d00
    3600:	3e000090 	mcrcc	0, 0, r0, cr0, cr0, {4}
    3604:	00ae4122 	adceq	r4, lr, r2, lsr #2
            enRet = (1u == M4_INTC->NMIFR_f.PVD2FR) ? Set : Reset;
    3608:	8a223f00 	bhi	893210 <__ram_ret_data_start+0x88f980>
    360c:	40000030 	andmi	r0, r0, r0, lsr r0
    switch (enNmiSrc)
    3610:	004dc422 	subeq	ip, sp, r2, lsr #8
            enRet = (1u == M4_INTC->NMIFR_f.NMIFR) ? Set : Reset;
    3614:	90224100 	eorls	r4, r2, r0, lsl #2
    3618:	42000069 	andmi	r0, r0, #105	; 0x69
        break;
    361c:	00858022 	addeq	r8, r5, r2, lsr #32
    en_int_status_t enRet = Reset;
    3620:	58224300 	stmdapl	r2!, {r8, r9, lr}
    3624:	440000a3 	strmi	r0, [r0], #-163	; 0xffffff5d
    switch (enNmiSrc)
    3628:	0026a322 	eoreq	sl, r6, r2, lsr #6
            enRet = (1u == M4_INTC->NMIFR_f.REPFR) ? Set : Reset;
    362c:	a4224500 	strtge	r4, [r2], #-1280	; 0xfffffb00
    3630:	4600009c 			; <UNDEFINED> instruction: 0x4600009c
        break;
    3634:	001f4422 	andseq	r4, pc, r2, lsr #8
    en_int_status_t enRet = Reset;
    3638:	4f224700 	svcmi	0x00224700
    363c:	4800003d 	stmdami	r0, {r0, r2, r3, r4, r5}
            enRet = (1u == M4_INTC->NMIFR_f.SWDTFR) ? Set : Reset;
    3640:	0056fc22 	subseq	pc, r6, r2, lsr #24
    3644:	3f224900 	svccc	0x00224900
            enRet = (1u == M4_INTC->NMIFR_f.PVD1FR) ? Set : Reset;
    3648:	4a000074 	bmi	3820 <CopyLoop1+0x6>
    364c:	00905922 	addseq	r5, r0, r2, lsr #18
        break;
    3650:	b3224b00 			; <UNDEFINED> instruction: 0xb3224b00
            enRet = (1u == M4_INTC->NMIFR_f.XTALSTPFR) ? Set : Reset;
    3654:	4c0000ad 	stcmi	0, cr0, [r0], {173}	; 0xad
    3658:	00306d22 	eorseq	r6, r0, r2, lsr #26
            enRet = (1u == M4_INTC->NMIFR_f.RECCFR) ? Set : Reset;
    365c:	6e224d00 	cdpvs	13, 2, cr4, cr2, cr0, {0}
    3660:	4e00004d 	cdpmi	0, 0, cr0, cr0, cr13, {2}
        break;
    3664:	00692822 	rsbeq	r2, r9, r2, lsr #16
            enRet = (1u == M4_INTC->NMIFR_f.BUSMFR) ? Set : Reset;
    3668:	50224f00 	eorpl	r4, r2, r0, lsl #30
    366c:	50000046 	andpl	r0, r0, r6, asr #32
        break;
    3670:	00616222 	rsbeq	r6, r1, r2, lsr #4
    M4_INTC->NMICFR |= u16NmiSrc;
    3674:	6a225100 	bvs	897a7c <__ram_ret_data_start+0x8941ec>
    3678:	5200007f 	andpl	r0, r0, #127	; 0x7f
}
    367c:	009c6722 	addseq	r6, ip, r2, lsr #14
    3680:	df225300 	svcle	0x00225300
{
    3684:	5400001e 	strpl	r0, [r0], #-30	; 0xffffffe2
    pfnNmiCallback();
    3688:	003d2122 	eorseq	r2, sp, r2, lsr #2
}
    368c:	a6225500 	strtge	r5, [r2], -r0, lsl #10
    3690:	56000056 			; <UNDEFINED> instruction: 0x56000056
    M4_INTC->SWIER |= u32SwiCh;
    3694:	0073ea22 	rsbseq	lr, r3, r2, lsr #20
    3698:	e3225700 			; <UNDEFINED> instruction: 0xe3225700
    369c:	5800008f 	stmdapl	r0, {r0, r1, r2, r3, r7}
}
    36a0:	00ad7822 	adceq	r7, sp, r2, lsr #16
    36a4:	c9225900 	stmdbgt	r2!, {r8, fp, ip, lr}
    M4_INTC->SWIER &=  ~u32SwiCh;
    36a8:	5a000088 	bpl	38d0 <__ram_ret_data_start+0x40>
    36ac:	00a6f722 	adceq	pc, r6, r2, lsr #14
    36b0:	b8225b00 	stmdalt	r2!, {r8, r9, fp, ip, lr}
    36b4:	5c00002a 	stcpl	0, cr0, [r0], {42}	; 0x2a
}
    36b8:	00461d22 	subeq	r1, r6, r2, lsr #26
    36bc:	f0225d00 			; <UNDEFINED> instruction: 0xf0225d00
{
    36c0:	5e000060 	cdppl	0, 0, cr0, cr0, cr0, {3}
    stc_port_init_t stcPortInit = 
    36c4:	007f4f22 	rsbseq	r4, pc, r2, lsr #30
    36c8:	f6225f00 			; <UNDEFINED> instruction: 0xf6225f00
    36cc:	6000009b 	mulvs	r0, fp, r0
    PORT_Init(LED0_PORT, LED0_PIN, &stcPortInit);
    36d0:	001eaf22 	andseq	sl, lr, r2, lsr #30
    36d4:	f4226100 	vld4.8	{d6,d8,d10,d12}, [r2], r0
    36d8:	6200003c 	andvs	r0, r0, #60	; 0x3c
    PORT_Init(LED1_PORT, LED1_PIN, &stcPortInit);
    36dc:	00567322 	subseq	r7, r6, r2, lsr #6
    36e0:	16226300 	strtne	r6, [r2], -r0, lsl #6
    PORT_Init(LED2_PORT, LED2_PIN, &stcPortInit);
    36e4:	6400004a 	strvs	r0, [r0], #-74	; 0xffffffb6
    36e8:	00658b22 	rsbeq	r8, r5, r2, lsr #22
    36ec:	ae226500 	cfsh64ge	mvdx6, mvdx2, #0
    PORT_Init(LED3_PORT, LED3_PIN, &stcPortInit);
    36f0:	66000081 	strvs	r0, [r0], -r1, lsl #1
    36f4:	009e8722 	addseq	r8, lr, r2, lsr #14
    36f8:	b7226700 	strlt	r6, [r2, -r0, lsl #14]!
        LED0_TOGGLE();
    36fc:	68000022 	stmdavs	r0, {r1, r5}
    3700:	003fb722 	eorseq	fp, pc, r2, lsr #14
        Ddl_Delay1ms(DLY_MS);
    3704:	79226900 	stmdbvc	r2!, {r8, fp, sp, lr}
        LED2_TOGGLE();
    3708:	6a000059 	bvs	3874 <ClearLoop1+0x36>
        LED0_TOGGLE();
    370c:	00771322 	rsbseq	r1, r7, r2, lsr #6
    3710:	1a226b00 	bne	89e318 <__ram_ret_data_start+0x89aa88>
        Ddl_Delay1ms(DLY_MS);
    3714:	6c000093 	stcvs	0, cr0, [r0], {147}	; 0x93
    3718:	0017ff22 	andseq	pc, r7, r2, lsr #30
        LED1_TOGGLE();
    371c:	24226d00 	strtcs	r6, [r2], #-3328	; 0xfffff300
    3720:	6e00008c 	cdpvs	0, 0, cr0, cr0, cr12, {4}
        Ddl_Delay1ms(DLY_MS);
    3724:	00a8f622 	adceq	pc, r8, r2, lsr #12
        LED2_TOGGLE();
    3728:	d5226f00 	strle	r6, [r2, #-3840]!	; 0xfffff100
    372c:	7000002c 	andvc	r0, r0, ip, lsr #32
        Ddl_Delay1ms(DLY_MS);
    3730:	00499f22 	subeq	r9, r9, r2, lsr #30
    3734:	3e227100 	sufccs	f7, f2, f0
        LED3_TOGGLE();
    3738:	72000065 	andvc	r0, r0, #101	; 0x65
    373c:	00819a22 	addeq	r9, r1, r2, lsr #20
        Ddl_Delay1ms(DLY_MS);
    3740:	33227300 			; <UNDEFINED> instruction: 0x33227300
    3744:	7400009e 	strvc	r0, [r0], #-158	; 0xffffff62
        LED0_TOGGLE();
    3748:	00229822 	eoreq	r9, r2, r2, lsr #16
    374c:	61227500 			; <UNDEFINED> instruction: 0x61227500
        Ddl_Delay1ms(DLY_MS);
    3750:	7600003f 			; <UNDEFINED> instruction: 0x7600003f
        LED1_TOGGLE();
    3754:	0058e722 	subseq	lr, r8, r2, lsr #14
    3758:	f4227700 	vld1.8	{d7}, [r2], r0
        Ddl_Delay1ms(DLY_MS);
    375c:	78000038 	stmdavc	r0, {r3, r4, r5}
    3760:	00526f22 	subseq	r6, r2, r2, lsr #30
        LED2_TOGGLE();
    3764:	c5227900 	strgt	r7, [r2, #-2304]!	; 0xfffff700
    3768:	7a00006e 	bvc	3928 <__ram_ret_data_start+0x98>
        Ddl_Delay1ms(DLY_MS);
    376c:	008c1122 	addeq	r1, ip, r2, lsr #2
        LED3_TOGGLE();
    3770:	b0227b00 	eorlt	r7, r2, r0, lsl #22
    3774:	7c0000a8 	stcvc	0, cr0, [r0], {168}	; 0xa8
    3778:	002c7f22 	eoreq	r7, ip, r2, lsr #30
        Ddl_Delay1ms(DLY_MS);
    377c:	38227d00 	stmdacc	r2!, {r8, sl, fp, ip, sp, lr}
        LED0_TOGGLE();
    3780:	7e000049 	cdpvc	0, 0, cr0, cr0, cr9, {2}
    3784:	0063cb22 	rsbeq	ip, r3, r2, lsr #22
        Ddl_Delay1ms(DLY_MS/4);
    3788:	3e227f00 	cdpcc	15, 2, cr7, cr2, cr0, {0}
    378c:	80000081 	andhi	r0, r0, r1, lsl #1
        LED1_TOGGLE();
    3790:	009dd322 	addseq	sp, sp, r2, lsr #6
    3794:	cc228100 	stfgtd	f0, [r2], #-0
        Ddl_Delay1ms(DLY_MS/4);
    3798:	8200007b 	andhi	r0, r0, #123	; 0x7b
        LED2_TOGGLE();
    379c:	00963122 	addseq	r3, r6, r2, lsr #2
    37a0:	29228300 	stmdbcs	r2!, {r8, r9, pc}
        Ddl_Delay1ms(DLY_MS/4);
    37a4:	8400001b 	strhi	r0, [r0], #-27	; 0xffffffe5
    37a8:	0038c622 	eorseq	ip, r8, r2, lsr #12
        LED3_TOGGLE();
    37ac:	33228500 			; <UNDEFINED> instruction: 0x33228500
    37b0:	86000052 			; <UNDEFINED> instruction: 0x86000052
        Ddl_Delay1ms(DLY_MS/4);
    37b4:	006e6922 	rsbeq	r6, lr, r2, lsr #18
    37b8:	cf228700 	svcgt	0x00228700
        LED0_TOGGLE();
    37bc:	8800008b 	stmdahi	r0, {r0, r1, r3, r7}
    37c0:	00a88e22 	adceq	r8, r8, r2, lsr #28
        Ddl_Delay1ms(DLY_MS/4);
    37c4:	2d228900 			; <UNDEFINED> instruction: 0x2d228900
        LED1_TOGGLE();
    37c8:	8a00002c 	bhi	3880 <IRQ133_Handler>
    37cc:	0048df22 	subeq	sp, r8, r2, lsr #30
        Ddl_Delay1ms(DLY_MS/4);
    37d0:	f5228b00 			; <UNDEFINED> instruction: 0xf5228b00
    37d4:	8c000025 	stchi	0, cr0, [r0], {37}	; 0x25
        LED2_TOGGLE();
    37d8:	0042b122 	subeq	fp, r2, r2, lsr #2
    37dc:	0c228d00 	stceq	13, cr8, [r2], #-0
        Ddl_Delay1ms(DLY_MS/4);
    37e0:	8e00005d 	mcrhi	0, 0, r0, cr0, cr13, {2}
        LED3_TOGGLE();
    37e4:	007b7922 	rsbseq	r7, fp, r2, lsr #18
    37e8:	03008f00 	movweq	r8, #3840	; 0xf00
    37ec:	00001a49 	andeq	r1, r0, r9, asr #20
        Ddl_Delay1ms(DLY_MS/4);
    37f0:	2702e50b 	strcs	lr, [r2, -fp, lsl #10]
    37f4:	2500000a 	strcs	r0, [r0, #-10]
    37f8:	96020e04 	strls	r0, [r2], -r4, lsl #28
    37fc:	0ea60901 	vfmaeq.f16	s0, s12, s2	; <UNPREDICTABLE>
    3800:	cf180000 	svcgt	0x00180000
    3804:	02000032 	andeq	r0, r0, #50	; 0x32
    3808:	b6120198 			; <UNDEFINED> instruction: 0xb6120198
    380c:	0000000e 	andeq	r0, r0, lr
    3810:	00053018 	andeq	r3, r5, r8, lsl r0
    3814:	01990200 	orrseq	r0, r9, r0, lsl #4
    3818:	000ebb12 	andeq	fp, lr, r2, lsl fp
    381c:	de182000 	cdple	0, 1, cr2, cr8, cr0, {0}
    3820:	0200008f 	andeq	r0, r0, #143	; 0x8f
    3824:	b612019a 			; <UNDEFINED> instruction: 0xb612019a
    3828:	8000000e 	andhi	r0, r0, lr
    382c:	00a67b18 	adceq	r7, r6, r8, lsl fp
    3830:	019b0200 	orrseq	r0, fp, r0, lsl #4
    3834:	000ebb12 	andeq	fp, lr, r2, lsl fp
    3838:	f719a000 			; <UNDEFINED> instruction: 0xf719a000
    383c:	0200003a 	andeq	r0, r0, #58	; 0x3a
    3840:	b612019c 			; <UNDEFINED> instruction: 0xb612019c
    3844:	0000000e 	andeq	r0, r0, lr
    3848:	06261901 	strteq	r1, [r6], -r1, lsl #18
    384c:	9d020000 	stcls	0, cr0, [r2, #-0]
    3850:	0ebb1201 	cdpeq	2, 11, cr1, cr11, cr1, {0}
    3854:	01200000 			; <UNDEFINED> instruction: 0x01200000
    3858:	0096ec19 	addseq	lr, r6, r9, lsl ip
    385c:	019e0200 	orrseq	r0, lr, r0, lsl #4
    3860:	000eb612 	andeq	fp, lr, r2, lsl r6
    3864:	19018000 	stmdbne	r1, {pc}
    3868:	00000552 	andeq	r0, r0, r2, asr r5
    386c:	12019f02 	andne	r9, r1, #2, 30
    3870:	00000ebb 			; <UNDEFINED> instruction: 0x00000ebb
    3874:	8e1901a0 	mufhi<illegal precision>p	f0, f1, f0
    3878:	0200003c 	andeq	r0, r0, #60	; 0x3c
    387c:	b61201a0 	ldrlt	r0, [r2], -r0, lsr #3
    3880:	0000000e 	andeq	r0, r0, lr
    3884:	055c1902 	ldrbeq	r1, [ip, #-2306]	; 0xfffff6fe
    3888:	a1020000 	mrsge	r0, (UNDEF: 2)
    388c:	0ecb1201 	cdpeq	2, 12, cr1, cr11, cr1, {0}
    3890:	02200000 	eoreq	r0, r0, #0
    3894:	00504926 	subseq	r4, r0, r6, lsr #18
    3898:	1201a202 	andne	sl, r1, #536870912	; 0x20000000
    389c:	00000eeb 	andeq	r0, r0, fp, ror #29
    38a0:	66190300 	ldrvs	r0, [r9], -r0, lsl #6
    38a4:	02000005 	andeq	r0, r0, #5
    38a8:	f01201a3 			; <UNDEFINED> instruction: 0xf01201a3
    38ac:	f000000e 			; <UNDEFINED> instruction: 0xf000000e
    38b0:	22b21903 	adcscs	r1, r2, #49152	; 0xc000
    38b4:	a4020000 	strge	r0, [r2], #-0
    38b8:	09831201 	stmibeq	r3, {r0, r9, ip}
    38bc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    38c0:	09830900 	stmibeq	r3, {r8, fp}
    38c4:	0eb60000 	cdpeq	0, 11, cr0, cr6, cr0, {0}
    38c8:	940a0000 	strls	r0, [sl], #-0
    38cc:	07000000 	streq	r0, [r0, -r0]
    38d0:	0ea62000 	cdpeq	0, 10, cr2, cr6, cr0, {0}
    38d4:	77090000 	strvc	r0, [r9, -r0]
    38d8:	cb000009 	blgt	3904 <__ram_ret_data_start+0x74>
    38dc:	0a00000e 	beq	391c <__ram_ret_data_start+0x8c>
    38e0:	00000094 	muleq	r0, r4, r0
    38e4:	77090017 	smladvc	r9, r7, r0, r0
    38e8:	db000009 	blle	3914 <__ram_ret_data_start+0x84>
    38ec:	0a00000e 	beq	392c <__ram_ret_data_start+0x9c>
    38f0:	00000094 	muleq	r0, r4, r0
    38f4:	50090037 	andpl	r0, r9, r7, lsr r0
    38f8:	eb000009 	bl	3924 <__ram_ret_data_start+0x94>
    38fc:	0a00000e 	beq	393c <__ram_ret_data_start+0xac>
    3900:	00000094 	muleq	r0, r4, r0
    3904:	db2000ef 	blle	803cc8 <__ram_ret_data_start+0x800438>
    3908:	0900000e 	stmdbeq	r0, {r1, r2, r3}
    390c:	00000977 	andeq	r0, r0, r7, ror r9
    3910:	00000f01 	andeq	r0, r0, r1, lsl #30
    3914:	00009427 	andeq	r9, r0, r7, lsr #8
    3918:	00028300 	andeq	r8, r2, r0, lsl #6
    391c:	00295d06 	eoreq	r5, r9, r6, lsl #26
    3920:	01a50200 			; <UNDEFINED> instruction: 0x01a50200
    3924:	000ddc04 	andeq	sp, sp, r4, lsl #24
    3928:	09770900 	ldmdbeq	r7!, {r8, fp}^
    392c:	0f1e0000 	svceq	0x001e0000
    3930:	940a0000 	strls	r0, [sl], #-0
    3934:	04000000 	streq	r0, [r0], #-0
    3938:	0bc01f00 	bleq	ff00b540 <__data_end_ram_ret__+0xdef1b540>
    393c:	04020000 	streq	r0, [r2], #-0
    3940:	09721908 	ldmdbeq	r2!, {r3, r8, fp, ip}^
    3944:	af280000 	svcge	0x00280000
    3948:	07000026 	streq	r0, [r0, -r6, lsr #32]
    394c:	00005202 	andeq	r5, r0, r2, lsl #4
    3950:	02080b00 	andeq	r0, r8, #0, 22
    3954:	0015ed0e 	andseq	lr, r5, lr, lsl #26
    3958:	31c52200 	biccc	r2, r5, r0, lsl #4
    395c:	22000000 	andcs	r0, r0, #0
    3960:	000031d2 	ldrdeq	r3, [r0], -r2
    3964:	31df2201 	bicscc	r2, pc, r1, lsl #4
    3968:	22020000 	andcs	r0, r2, #0
    396c:	000031ec 	andeq	r3, r0, ip, ror #3
    3970:	31f92203 	mvnscc	r2, r3, lsl #4
    3974:	22040000 	andcs	r0, r4, #0
    3978:	00003206 	andeq	r3, r0, r6, lsl #4
    397c:	32132205 	andscc	r2, r3, #1342177280	; 0x50000000
    3980:	22060000 	andcs	r0, r6, #0
    3984:	00003220 	andeq	r3, r0, r0, lsr #4
    3988:	322d2207 	eorcc	r2, sp, #1879048192	; 0x70000000
    398c:	22080000 	andcs	r0, r8, #0
    3990:	0000323a 	andeq	r3, r0, sl, lsr r2
    3994:	764c2209 	strbvc	r2, [ip], -r9, lsl #4
    3998:	220a0000 	andcs	r0, sl, #0
    399c:	0000765a 	andeq	r7, r0, sl, asr r6
    39a0:	7668220b 	strbtvc	r2, [r8], -fp, lsl #4
    39a4:	220c0000 	andcs	r0, ip, #0
    39a8:	00007676 	andeq	r7, r0, r6, ror r6
    39ac:	7684220d 	strvc	r2, [r4], sp, lsl #4
    39b0:	220e0000 	andcs	r0, lr, #0
    39b4:	00007692 	muleq	r0, r2, r6
    39b8:	76a0220f 	strtvc	r2, [r0], pc, lsl #4
    39bc:	22100000 	andscs	r0, r0, #0
    39c0:	000076ae 	andeq	r7, r0, lr, lsr #13
    39c4:	76bc2211 	ssatvc	r2, #29, r1, lsl #4
    39c8:	22120000 	andscs	r0, r2, #0
    39cc:	000076ca 	andeq	r7, r0, sl, asr #13
    39d0:	77422213 	smlaldvc	r2, r2, r3, r2	; <UNPREDICTABLE>
    39d4:	22140000 	andscs	r0, r4, #0
    39d8:	00007750 	andeq	r7, r0, r0, asr r7
    39dc:	775e2215 	smmlavc	lr, r5, r2, r2
    39e0:	22160000 	andscs	r0, r6, #0
    39e4:	0000776c 	andeq	r7, r0, ip, ror #14
    39e8:	777a2217 			; <UNDEFINED> instruction: 0x777a2217
    39ec:	22180000 	andscs	r0, r8, #0
    39f0:	00007788 	andeq	r7, r0, r8, lsl #15
    39f4:	77962219 			; <UNDEFINED> instruction: 0x77962219
    39f8:	221a0000 	andscs	r0, sl, #0
    39fc:	000077a4 	andeq	r7, r0, r4, lsr #15
    3a00:	77b2221b 			; <UNDEFINED> instruction: 0x77b2221b
    3a04:	221c0000 	andscs	r0, ip, #0
    3a08:	000077c0 	andeq	r7, r0, r0, asr #15
    3a0c:	785d221d 	ldmdavc	sp, {r0, r2, r3, r4, r9, sp}^
    3a10:	221e0000 	andscs	r0, lr, #0
    3a14:	0000786b 	andeq	r7, r0, fp, ror #16
    3a18:	32df221f 	sbcscc	r2, pc, #-268435455	; 0xf0000001
    3a1c:	22000000 	andcs	r0, r0, #0
    3a20:	000032ee 	andeq	r3, r0, lr, ror #5
    3a24:	32fd2201 	rscscc	r2, sp, #268435456	; 0x10000000
    3a28:	22020000 	andcs	r0, r2, #0
    3a2c:	0000330c 	andeq	r3, r0, ip, lsl #6
    3a30:	331b2203 	tstcc	fp, #805306368	; 0x30000000
    3a34:	22040000 	andcs	r0, r4, #0
    3a38:	0000332a 	andeq	r3, r0, sl, lsr #6
    3a3c:	33392205 	teqcc	r9, #1342177280	; 0x50000000
    3a40:	22060000 	andcs	r0, r6, #0
    3a44:	00003348 	andeq	r3, r0, r8, asr #6
    3a48:	33572207 	cmpcc	r7, #1879048192	; 0x70000000
    3a4c:	22080000 	andcs	r0, r8, #0
    3a50:	00003366 	andeq	r3, r0, r6, ror #6
    3a54:	3db02209 	lfmcc	f2, 4, [r0, #36]!	; 0x24
    3a58:	220a0000 	andcs	r0, sl, #0
    3a5c:	00003dc0 	andeq	r3, r0, r0, asr #27
    3a60:	3dd0220b 	lfmcc	f2, 2, [r0, #44]	; 0x2c
    3a64:	220c0000 	andcs	r0, ip, #0
    3a68:	00003de0 	andeq	r3, r0, r0, ror #27
    3a6c:	3df0220d 	lfmcc	f2, 2, [r0, #52]!	; 0x34
    3a70:	220e0000 	andcs	r0, lr, #0
    3a74:	00003e00 	andeq	r3, r0, r0, lsl #28
    3a78:	6155220f 	cmpvs	r5, pc, lsl #4
    3a7c:	22200000 	eorcs	r0, r0, #0
    3a80:	00004c1a 	andeq	r4, r0, sl, lsl ip
    3a84:	616e2221 	cmnvs	lr, r1, lsr #4
    3a88:	22220000 	eorcs	r0, r2, #0
    3a8c:	0000617b 	andeq	r6, r0, fp, ror r1
    3a90:	79cd2223 	stmibvc	sp, {r0, r1, r5, r9, sp}^
    3a94:	22240000 	eorcs	r0, r4, #0
    3a98:	000079da 	ldrdeq	r7, [r0], -sl
    3a9c:	79e72225 	stmibvc	r7!, {r0, r2, r5, r9, sp}^
    3aa0:	22260000 	eorcs	r0, r6, #0
    3aa4:	000079f4 	strdeq	r7, [r0], -r4
    3aa8:	46682227 	strbtmi	r2, [r8], -r7, lsr #4
    3aac:	22280000 	eorcs	r0, r8, #0
    3ab0:	00004676 	andeq	r4, r0, r6, ror r6
    3ab4:	46842229 	strmi	r2, [r4], r9, lsr #4
    3ab8:	222a0000 	eorcs	r0, sl, #0
    3abc:	00004692 	muleq	r0, r2, r6
    3ac0:	619c222b 	orrsvs	r2, ip, fp, lsr #4
    3ac4:	222c0000 	eorcs	r0, ip, #0
    3ac8:	000061aa 	andeq	r6, r0, sl, lsr #3
    3acc:	61b8222d 			; <UNDEFINED> instruction: 0x61b8222d
    3ad0:	222e0000 	eorcs	r0, lr, #0
    3ad4:	000061c6 	andeq	r6, r0, r6, asr #3
    3ad8:	59fe222f 	ldmibpl	lr!, {r0, r1, r2, r3, r5, r9, sp}^
    3adc:	22300000 	eorscs	r0, r0, #0
    3ae0:	0000727e 	andeq	r7, r0, lr, ror r2
    3ae4:	88bb2231 	ldmhi	fp!, {r0, r4, r5, r9, sp}
    3ae8:	22320000 	eorscs	r0, r2, #0
    3aec:	00004d51 	andeq	r4, r0, r1, asr sp
    3af0:	724b2233 	subvc	r2, fp, #805306371	; 0x30000003
    3af4:	22340000 	eorscs	r0, r4, #0
    3af8:	0000629a 	muleq	r0, sl, r2
    3afc:	725a2236 	subsvc	r2, sl, #1610612739	; 0x60000003
    3b00:	22370000 	eorscs	r0, r7, #0
    3b04:	00007263 	andeq	r7, r0, r3, ror #4
    3b08:	726c2238 	rsbvc	r2, ip, #56, 4	; 0x80000003
    3b0c:	22390000 	eorscs	r0, r9, #0
    3b10:	00007275 	andeq	r7, r0, r5, ror r2
    3b14:	7983223a 	stmibvc	r3, {r1, r3, r4, r5, r9, sp}
    3b18:	22400000 	subcs	r0, r0, #0
    3b1c:	00007992 	muleq	r0, r2, r9
    3b20:	95d82241 	ldrbls	r2, [r8, #577]	; 0x241
    3b24:	22420000 	subcs	r0, r2, #0
    3b28:	000095e7 	andeq	r9, r0, r7, ror #11
    3b2c:	34472243 	strbcc	r2, [r7], #-579	; 0xfffffdbd
    3b30:	22510000 	subscs	r0, r1, #0
    3b34:	000047ad 	andeq	r4, r0, sp, lsr #15
    3b38:	9a052252 	bls	14c488 <__ram_ret_data_start+0x148bf8>
    3b3c:	22540000 	subscs	r0, r4, #0
    3b40:	0000180b 	andeq	r1, r0, fp, lsl #16
    3b44:	8a9b2255 	bhi	fe6cc4a0 <__data_end_ram_ret__+0xde5dc4a0>
    3b48:	22560000 	subscs	r0, r6, #0
    3b4c:	00005f1a 	andeq	r5, r0, sl, lsl pc
    3b50:	44b32257 	ldrtmi	r2, [r3], #599	; 0x257
    3b54:	22600000 	rsbcs	r0, r0, #0
    3b58:	000044c2 	andeq	r4, r0, r2, asr #9
    3b5c:	44d12261 	ldrbmi	r2, [r1], #609	; 0x261
    3b60:	22620000 	rsbcs	r0, r2, #0
    3b64:	000044e0 	andeq	r4, r0, r0, ror #9
    3b68:	44ef2263 	strbtmi	r2, [pc], #611	; 3b70 <__ram_ret_data_start+0x2e0>
    3b6c:	22640000 	rsbcs	r0, r4, #0
    3b70:	000044fe 	strdeq	r4, [r0], -lr
    3b74:	750e2265 	strvc	r2, [lr, #-613]	; 0xfffffd9b
    3b78:	22660000 	rsbcs	r0, r6, #0
    3b7c:	00003567 	andeq	r3, r0, r7, ror #10
    3b80:	71fe2267 	mvnsvc	r2, r7, ror #4
    3b84:	22680000 	rsbcs	r0, r8, #0
    3b88:	0000752c 	andeq	r7, r0, ip, lsr #10
    3b8c:	753b226b 	ldrvc	r2, [fp, #-619]!	; 0xfffffd95
    3b90:	226c0000 	rsbcs	r0, ip, #0
    3b94:	00005e64 	andeq	r5, r0, r4, ror #28
    3b98:	5e732270 	mrcpl	2, 3, r2, cr3, cr0, {3}
    3b9c:	22710000 	rsbscs	r0, r1, #0
    3ba0:	00005e82 	andeq	r5, r0, r2, lsl #29
    3ba4:	5e912272 	mrcpl	2, 4, r2, cr1, cr2, {3}
    3ba8:	22730000 	rsbscs	r0, r3, #0
    3bac:	00005ea0 	andeq	r5, r0, r0, lsr #29
    3bb0:	5eaf2274 	mcrpl	2, 5, r2, cr15, cr4, {3}
    3bb4:	22750000 	rsbscs	r0, r5, #0
    3bb8:	00009076 	andeq	r9, r0, r6, ror r0
    3bbc:	4f4b2276 	svcmi	0x004b2276
    3bc0:	22770000 	rsbscs	r0, r7, #0
    3bc4:	00008ca6 	andeq	r8, r0, r6, lsr #25
    3bc8:	90852278 	addls	r2, r5, r8, ror r2
    3bcc:	227b0000 	rsbscs	r0, fp, #0
    3bd0:	00009094 	muleq	r0, r4, r0
    3bd4:	7ca3227c 	sfmvc	f2, 4, [r3], #496	; 0x1f0
    3bd8:	22800000 	addcs	r0, r0, #0
    3bdc:	00007cb2 			; <UNDEFINED> instruction: 0x00007cb2
    3be0:	7cc12281 	sfmvc	f2, 2, [r1], {129}	; 0x81
    3be4:	22820000 	addcs	r0, r2, #0
    3be8:	00007cd0 	ldrdeq	r7, [r0], -r0
    3bec:	7cdf2283 	lfmvc	f2, 2, [pc], {131}	; 0x83
    3bf0:	22840000 	addcs	r0, r4, #0
    3bf4:	00007cee 	andeq	r7, r0, lr, ror #25
    3bf8:	adf02285 	lfmge	f2, 2, [r0, #532]!	; 0x214
    3bfc:	22860000 	addcs	r0, r6, #0
    3c00:	00006bac 	andeq	r6, r0, ip, lsr #23
    3c04:	aae02287 	bge	ff80c628 <__data_end_ram_ret__+0xdf71c628>
    3c08:	22880000 	addcs	r0, r8, #0
    3c0c:	0000ae16 	andeq	sl, r0, r6, lsl lr
    3c10:	ae25228b 	cdpge	2, 2, cr2, cr5, cr11, {4}
    3c14:	298c0000 	stmibcs	ip, {}	; <UNPREDICTABLE>
    3c18:	00009e25 	andeq	r9, r0, r5, lsr #28
    3c1c:	04290100 	strteq	r0, [r9], #-256	; 0xffffff00
    3c20:	0100005c 	qaddeq	r0, ip, r0
    3c24:	6bff2901 	blvs	fffce030 <__data_end_ram_ret__+0xdfede030>
    3c28:	01020000 	mrseq	r0, (UNDEF: 2)
    3c2c:	001cef29 	andseq	lr, ip, r9, lsr #30
    3c30:	29010300 	stmdbcs	r1, {r8, r9}
    3c34:	00007401 	andeq	r7, r0, r1, lsl #8
    3c38:	bf290104 	svclt	0x00290104
    3c3c:	05000083 	streq	r0, [r0, #-131]	; 0xffffff7d
    3c40:	35392901 	ldrcc	r2, [r9, #-2305]!	; 0xfffff6ff
    3c44:	01060000 	mrseq	r0, (UNDEF: 6)
    3c48:	008aa829 	addeq	sl, sl, r9, lsr #16
    3c4c:	29010700 	stmdbcs	r1, {r8, r9, sl}
    3c50:	00009b22 	andeq	r9, r0, r2, lsr #22
    3c54:	a9290108 	stmdbge	r9!, {r3, r8}
    3c58:	0900004b 	stmdbeq	r0, {r0, r1, r3, r6}
    3c5c:	a3282901 			; <UNDEFINED> instruction: 0xa3282901
    3c60:	010a0000 	mrseq	r0, (UNDEF: 10)
    3c64:	001a1b29 	andseq	r1, sl, r9, lsr #22
    3c68:	29010b00 	stmdbcs	r1, {r8, r9, fp}
    3c6c:	00006114 	andeq	r6, r0, r4, lsl r1
    3c70:	ac29010c 	stfges	f0, [r9], #-48	; 0xffffffd0
    3c74:	0d000020 	stceq	0, cr0, [r0, #-128]	; 0xffffff80
    3c78:	30bc2901 	adcscc	r2, ip, r1, lsl #18
    3c7c:	010e0000 	mrseq	r0, (UNDEF: 14)
    3c80:	0079bf29 	rsbseq	fp, r9, r9, lsr #30
    3c84:	29011000 	stmdbcs	r1, {ip}
    3c88:	0000393c 	andeq	r3, r0, ip, lsr r9
    3c8c:	26290111 			; <UNDEFINED> instruction: 0x26290111
    3c90:	12000048 	andne	r0, r0, #72	; 0x48
    3c94:	7c0b2901 			; <UNDEFINED> instruction: 0x7c0b2901
    3c98:	01130000 	tsteq	r3, r0
    3c9c:	006be929 	rsbeq	lr, fp, r9, lsr #18
    3ca0:	29011600 	stmdbcs	r1, {r9, sl, ip}
    3ca4:	0000748b 	andeq	r7, r0, fp, lsl #9
    3ca8:	a7290117 			; <UNDEFINED> instruction: 0xa7290117
    3cac:	18000075 	stmdane	r0, {r0, r2, r4, r5, r6}
    3cb0:	ae882901 	vdivge.f16	s4, s16, s2	; <UNPREDICTABLE>
    3cb4:	01190000 	tsteq	r9, r0
    3cb8:	00646729 	rsbeq	r6, r4, r9, lsr #14
    3cbc:	29011a00 	stmdbcs	r1, {r9, fp, ip}
    3cc0:	00006ea6 	andeq	r6, r0, r6, lsr #29
    3cc4:	9f2901b0 	svcls	0x002901b0
    3cc8:	1b0000a4 	blne	3f60 <__ram_ret_data_start+0x6d0>
    3ccc:	abe52901 	blge	ff94e0d8 <__data_end_ram_ret__+0xdf85e0d8>
    3cd0:	011c0000 	tsteq	ip, r0
    3cd4:	00ad0b29 	adceq	r0, sp, r9, lsr #22
    3cd8:	29011d00 	stmdbcs	r1, {r8, sl, fp, ip}
    3cdc:	00002d18 	andeq	r2, r0, r8, lsl sp
    3ce0:	4229011e 	eormi	r0, r9, #-2147483641	; 0x80000007
    3ce4:	1f00007d 	svcne	0x0000007d
    3ce8:	43252901 			; <UNDEFINED> instruction: 0x43252901
    3cec:	01200000 			; <UNDEFINED> instruction: 0x01200000
    3cf0:	004a8f29 	subeq	r8, sl, r9, lsr #30
    3cf4:	29012100 	stmdbcs	r1, {r8, sp}
    3cf8:	00004bf3 	strdeq	r4, [r0], -r3
    3cfc:	0d290122 	stfeqs	f0, [r9, #-136]!	; 0xffffff78
    3d00:	23000045 	movwcs	r0, #69	; 0x45
    3d04:	93cb2901 	bicls	r2, fp, #16384	; 0x4000
    3d08:	01240000 			; <UNDEFINED> instruction: 0x01240000
    3d0c:	00790529 	rsbseq	r0, r9, r9, lsr #10
    3d10:	29012500 	stmdbcs	r1, {r8, sl, sp}
    3d14:	00008111 	andeq	r8, r0, r1, lsl r1
    3d18:	8c290126 	stfhis	f0, [r9], #-152	; 0xffffff68
    3d1c:	27000082 	strcs	r0, [r0, -r2, lsl #1]
    3d20:	59df2901 	ldmibpl	pc, {r0, r8, fp, sp}^	; <UNPREDICTABLE>
    3d24:	01280000 			; <UNDEFINED> instruction: 0x01280000
    3d28:	00ab7029 	adceq	r7, fp, r9, lsr #32
    3d2c:	29012900 	stmdbcs	r1, {r8, fp, sp}
    3d30:	00005051 	andeq	r5, r0, r1, asr r0
    3d34:	b629012b 	strtlt	r0, [r9], -fp, lsr #2
    3d38:	2c000051 	stccs	0, cr0, [r0], {81}	; 0x51
    3d3c:	8f122901 	svchi	0x00122901
    3d40:	012d0000 			; <UNDEFINED> instruction: 0x012d0000
    3d44:	008c9829 	addeq	r9, ip, r9, lsr #16
    3d48:	29012e00 	stmdbcs	r1, {r9, sl, fp, sp}
    3d4c:	00006b7e 	andeq	r6, r0, lr, ror fp
    3d50:	db290130 	blle	a44218 <__ram_ret_data_start+0xa40988>
    3d54:	3100006c 	tstcc	r0, ip, rrx
    3d58:	abd72901 	blge	ff5ce164 <__data_end_ram_ret__+0xdf4de164>
    3d5c:	01320000 	teqeq	r2, r0
    3d60:	00a98229 	adceq	r8, r9, r9, lsr #4
    3d64:	29013300 	stmdbcs	r1, {r8, r9, ip, sp}
    3d68:	0000887f 	andeq	r8, r0, pc, ror r8
    3d6c:	e6290135 			; <UNDEFINED> instruction: 0xe6290135
    3d70:	36000089 	strcc	r0, [r0], -r9, lsl #1
    3d74:	2f9a2901 	svccs	0x009a2901
    3d78:	01370000 	teqeq	r7, r0
    3d7c:	002d5029 	eoreq	r5, sp, r9, lsr #32
    3d80:	29013800 	stmdbcs	r1, {fp, ip, sp}
    3d84:	0000a6a3 	andeq	sl, r0, r3, lsr #13
    3d88:	b429013a 	strtlt	r0, [r9], #-314	; 0xfffffec6
    3d8c:	3b0000a7 	blcc	4030 <__ram_ret_data_start+0x7a0>
    3d90:	4cd82901 			; <UNDEFINED> instruction: 0x4cd82901
    3d94:	013c0000 	teqeq	ip, r0
    3d98:	004a5929 	subeq	r5, sl, r9, lsr #18
    3d9c:	29013d00 	stmdbcs	r1, {r8, sl, fp, ip, sp}
    3da0:	000064f7 	strdeq	r6, [r0], -r7
    3da4:	1b290140 	blne	a442ac <__ram_ret_data_start+0xa40a1c>
    3da8:	41000065 	tstmi	r0, r5, rrx
    3dac:	65ac2901 	strvs	r2, [ip, #2305]!	; 0x901
    3db0:	01420000 	mrseq	r0, (UNDEF: 66)
    3db4:	0065bc29 	rsbeq	fp, r5, r9, lsr #24
    3db8:	29014300 	stmdbcs	r1, {r8, r9, lr}
    3dbc:	0000665c 	andeq	r6, r0, ip, asr r6
    3dc0:	7b290144 	blvc	a442d8 <__ram_ret_data_start+0xa40a48>
    3dc4:	45000066 	strmi	r0, [r0, #-102]	; 0xffffff9a
    3dc8:	87a72901 	strhi	r2, [r7, r1, lsl #18]!
    3dcc:	01460000 	mrseq	r0, (UNDEF: 70)
    3dd0:	0046a029 	subeq	sl, r6, r9, lsr #32
    3dd4:	29014700 	stmdbcs	r1, {r8, r9, sl, lr}
    3dd8:	000098a1 	andeq	r9, r0, r1, lsr #17
    3ddc:	b0290148 	eorlt	r0, r9, r8, asr #2
    3de0:	49000098 	stmdbmi	r0, {r3, r4, r7}
    3de4:	98bf2901 	ldmls	pc!, {r0, r8, fp, sp}	; <UNPREDICTABLE>
    3de8:	014a0000 	mrseq	r0, (UNDEF: 74)
    3dec:	00a9cc29 	adceq	ip, r9, r9, lsr #24
    3df0:	29015000 	stmdbcs	r1, {ip, lr}
    3df4:	0000a9dc 	ldrdeq	sl, [r0], -ip
    3df8:	31290151 			; <UNDEFINED> instruction: 0x31290151
    3dfc:	520000aa 	andpl	r0, r0, #170	; 0xaa
    3e00:	aa412901 	bge	104e20c <__ram_ret_data_start+0x104a97c>
    3e04:	01530000 	cmpeq	r3, r0
    3e08:	00aaef29 	adceq	lr, sl, r9, lsr #30
    3e0c:	29015400 	stmdbcs	r1, {sl, ip, lr}
    3e10:	0000aaff 	strdeq	sl, [r0], -pc	; <UNPREDICTABLE>
    3e14:	cf290155 	svcgt	0x00290155
    3e18:	560000a3 	strpl	r0, [r0], -r3, lsr #1
    3e1c:	60612901 	rsbvs	r2, r1, r1, lsl #18
    3e20:	01570000 	cmpeq	r7, r0
    3e24:	001c4629 	andseq	r4, ip, r9, lsr #12
    3e28:	29015800 	stmdbcs	r1, {fp, ip, lr}
    3e2c:	00001c55 	andeq	r1, r0, r5, asr ip
    3e30:	1f290159 	svcne	0x00290159
    3e34:	5a000056 	bpl	3f94 <__ram_ret_data_start+0x704>
    3e38:	53482901 	movtpl	r2, #35073	; 0x8901
    3e3c:	01600000 	cmneq	r0, r0
    3e40:	00535829 	subseq	r5, r3, r9, lsr #16
    3e44:	29016100 	stmdbcs	r1, {r8, sp, lr}
    3e48:	000053ea 	andeq	r5, r0, sl, ror #7
    3e4c:	fa290162 	blx	a443dc <__ram_ret_data_start+0xa40b4c>
    3e50:	63000053 	movwvs	r0, #83	; 0x53
    3e54:	542f2901 	strtpl	r2, [pc], #-2305	; 3e5c <__ram_ret_data_start+0x5cc>
    3e58:	01640000 	cmneq	r4, r0
    3e5c:	00543f29 	subseq	r3, r4, r9, lsr #30
    3e60:	29016500 	stmdbcs	r1, {r8, sl, sp, lr}
    3e64:	00002749 	andeq	r2, r0, r9, asr #14
    3e68:	7e290166 	sufvcez	f0, f1, f6
    3e6c:	6700007e 	smlsdxvs	r0, lr, r0, r0
    3e70:	39a92901 	stmibcc	r9!, {r0, r8, fp, sp}
    3e74:	01680000 	cmneq	r8, r0
    3e78:	0039b829 	eorseq	fp, r9, r9, lsr #16
    3e7c:	29016900 	stmdbcs	r1, {r8, fp, sp, lr}
    3e80:	00009b30 	andeq	r9, r0, r0, lsr fp
    3e84:	ac29016a 	stfges	f0, [r9], #-424	; 0xfffffe58
    3e88:	8600007d 			; <UNDEFINED> instruction: 0x8600007d
    3e8c:	7db82901 			; <UNDEFINED> instruction: 0x7db82901
    3e90:	01870000 	orreq	r0, r7, r0
    3e94:	007dc429 	rsbseq	ip, sp, r9, lsr #8
    3e98:	29018800 	stmdbcs	r1, {fp, pc}
    3e9c:	00007dd0 	ldrdeq	r7, [r0], -r0
    3ea0:	d5290189 	strle	r0, [r9, #-393]!	; 0xfffffe77
    3ea4:	8a00002b 	bhi	3f58 <__ram_ret_data_start+0x6c8>
    3ea8:	2be52901 	blcs	ff94e2b4 <__data_end_ram_ret__+0xdf85e2b4>
    3eac:	018b0000 	orreq	r0, fp, r0
    3eb0:	002bf529 	eoreq	pc, fp, r9, lsr #10
    3eb4:	29018c00 	stmdbcs	r1, {sl, fp, pc}
    3eb8:	00002c05 	andeq	r2, r0, r5, lsl #24
    3ebc:	2c29018d 	stfcss	f0, [r9], #-564	; 0xfffffdcc
    3ec0:	90000034 	andls	r0, r0, r4, lsr r0
    3ec4:	25802901 	strcs	r2, [r0, #2305]	; 0x901
    3ec8:	01910000 	orrseq	r0, r1, r0
    3ecc:	0084f329 	addeq	pc, r4, r9, lsr #6
    3ed0:	29019200 	stmdbcs	r1, {r9, ip, pc}
    3ed4:	0000ac5e 	andeq	sl, r0, lr, asr ip
    3ed8:	6a290193 	bvs	a4452c <__ram_ret_data_start+0xa40c9c>
    3edc:	9400009d 	strls	r0, [r0], #-157	; 0xffffff63
    3ee0:	4bb72901 	blmi	fedce2ec <__data_end_ram_ret__+0xdecde2ec>
    3ee4:	01950000 	orrseq	r0, r5, r0
    3ee8:	008ac429 	addeq	ip, sl, r9, lsr #8
    3eec:	29019600 	stmdbcs	r1, {r9, sl, ip, pc}
    3ef0:	00007d76 	andeq	r7, r0, r6, ror sp
    3ef4:	cd290197 	stfgts	f0, [r9, #-604]!	; 0xfffffda4
    3ef8:	980000aa 	stmdals	r0, {r1, r3, r5, r7}
    3efc:	69d42901 	ldmibvs	r4, {r0, r8, fp, sp}^
    3f00:	01990000 	orrseq	r0, r9, r0
    3f04:	005aa029 	subseq	sl, sl, r9, lsr #32
    3f08:	29019a00 	stmdbcs	r1, {r9, fp, ip, pc}
    3f0c:	00006fc7 	andeq	r6, r0, r7, asr #31
    3f10:	c029019b 	mlagt	r9, fp, r1, r0
    3f14:	a000005f 	andge	r0, r0, pc, asr r0
    3f18:	5fca2901 	svcpl	0x00ca2901
    3f1c:	01a10000 			; <UNDEFINED> instruction: 0x01a10000
    3f20:	005fd429 	subseq	sp, pc, r9, lsr #8
    3f24:	2901a200 	stmdbcs	r1, {r9, sp, pc}
    3f28:	00003b7c 	andeq	r3, r0, ip, ror fp
    3f2c:	042901a4 	strteq	r0, [r9], #-420	; 0xfffffe5c
    3f30:	a500008d 	strge	r0, [r0, #-141]	; 0xffffff73
    3f34:	826d2901 	rsbhi	r2, sp, #16384	; 0x4000
    3f38:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
    3f3c:	00700c29 	rsbseq	r0, r0, r9, lsr #24
    3f40:	2901a700 	stmdbcs	r1, {r8, r9, sl, sp, pc}
    3f44:	00005151 	andeq	r5, r0, r1, asr r1
    3f48:	1d2901a8 	stfnes	f0, [r9, #-672]!	; 0xfffffd60
    3f4c:	a90000a6 	stmdbge	r0, {r1, r2, r5, r7}
    3f50:	99222901 	stmdbls	r2!, {r0, r8, fp, sp}
    3f54:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
    3f58:	00884e29 	addeq	r4, r8, r9, lsr #28
    3f5c:	2901ab00 	stmdbcs	r1, {r8, r9, fp, sp, pc}
    3f60:	00006866 	andeq	r6, r0, r6, ror #16
    3f64:	ec2901ac 	stfs	f0, [r9], #-688	; 0xfffffd50
    3f68:	ad000023 	stcge	0, cr0, [r0, #-140]	; 0xffffff74
    3f6c:	18ae2901 	stmiane	lr!, {r0, r8, fp, sp}
    3f70:	01ae0000 			; <UNDEFINED> instruction: 0x01ae0000
    3f74:	00a06629 	adceq	r6, r0, r9, lsr #12
    3f78:	2901af00 	stmdbcs	r1, {r8, r9, sl, fp, sp, pc}
    3f7c:	0000866a 	andeq	r8, r0, sl, ror #12
    3f80:	772901b1 			; <UNDEFINED> instruction: 0x772901b1
    3f84:	b2000086 	andlt	r0, r0, #134	; 0x86
    3f88:	66062901 	strvs	r2, [r6], -r1, lsl #18
    3f8c:	01b30000 			; <UNDEFINED> instruction: 0x01b30000
    3f90:	0087d229 	addeq	sp, r7, r9, lsr #4
    3f94:	2901b400 	stmdbcs	r1, {sl, ip, sp, pc}
    3f98:	00007a64 	andeq	r7, r0, r4, ror #20
    3f9c:	8e2901b5 	mcrhi	1, 1, r0, cr9, cr5, {5}
    3fa0:	b60000a6 	strlt	r0, [r0], -r6, lsr #1
    3fa4:	518b2901 	orrpl	r2, fp, r1, lsl #18
    3fa8:	01b70000 			; <UNDEFINED> instruction: 0x01b70000
    3fac:	00a50e29 	adceq	r0, r5, r9, lsr #28
    3fb0:	2901c000 	stmdbcs	r1, {lr, pc}
    3fb4:	0000a51c 	andeq	sl, r0, ip, lsl r5
    3fb8:	712901c1 	smlawtvc	r9, r1, r1, r0
    3fbc:	c200005a 	andgt	r0, r0, #90	; 0x5a
    3fc0:	91542901 	cmpls	r4, r1, lsl #18
    3fc4:	01c30000 	biceq	r0, r3, r0
    3fc8:	0028b029 	eoreq	fp, r8, r9, lsr #32
    3fcc:	2901c400 	stmdbcs	r1, {sl, lr, pc}
    3fd0:	000028be 			; <UNDEFINED> instruction: 0x000028be
    3fd4:	092901c5 	stmdbeq	r9!, {r0, r2, r6, r7, r8}
    3fd8:	c600009f 			; <UNDEFINED> instruction: 0xc600009f
    3fdc:	9e6a2901 	vmulls.f16	s5, s20, s2	; <UNPREDICTABLE>
    3fe0:	01c70000 	biceq	r0, r7, r0
    3fe4:	002dc429 	eoreq	ip, sp, r9, lsr #8
    3fe8:	2901c800 	stmdbcs	r1, {fp, lr, pc}
    3fec:	00005733 	andeq	r5, r0, r3, lsr r7
    3ff0:	7c2901e2 	stfvcs	f0, [r9], #-904	; 0xfffffc78
    3ff4:	e500008e 	str	r0, [r0, #-142]	; 0xffffff72
    3ff8:	a3ac2901 			; <UNDEFINED> instruction: 0xa3ac2901
    3ffc:	01e60000 	mvneq	r0, r0
    4000:	00a12329 	adceq	r2, r1, r9, lsr #6
    4004:	0001ff00 	andeq	pc, r1, r0, lsl #30
    4008:	001da006 	andseq	sl, sp, r6
    400c:	034c0b00 	movteq	r0, #51968	; 0xcb00
    4010:	000f2b02 	andeq	r2, pc, r2, lsl #22
    4014:	0b011b00 	bleq	4ac1c <__ram_ret_data_start+0x4738c>
    4018:	27090356 	smlsdcs	r9, r6, r3, r0
    401c:	2a000016 	bcs	407c <__ram_ret_data_start+0x7ec>
    4020:	000028d3 	ldrdeq	r2, [r0], -r3
    4024:	1203580b 	andne	r5, r3, #720896	; 0xb0000
    4028:	00000950 	andeq	r0, r0, r0, asr r9
    402c:	00070101 	andeq	r0, r7, r1, lsl #2
    4030:	00053a2a 	andeq	r3, r5, sl, lsr #20
    4034:	03590b00 	cmpeq	r9, #0, 22
    4038:	0009440d 	andeq	r4, r9, sp, lsl #8
    403c:	00070100 	andeq	r0, r7, r0, lsl #2
    4040:	99060000 	stmdbls	r6, {}	; <UNPREDICTABLE>
    4044:	0b00005f 	bleq	41c8 <__ram_ret_data_start+0x938>
    4048:	fa03035a 	blx	c4db8 <__ram_ret_data_start+0xc1528>
    404c:	1b000015 	blne	40a8 <__ram_ret_data_start+0x818>
    4050:	035c0b02 	cmpeq	ip, #2048	; 0x800
    4054:	0016b509 	andseq	fp, r6, r9, lsl #10
    4058:	534d2b00 	movtpl	r2, #56064	; 0xdb00
    405c:	035e0b00 	cmpeq	lr, #0, 22
    4060:	00096113 	andeq	r6, r9, r3, lsl r1
    4064:	0e020200 	cdpeq	2, 0, cr0, cr2, cr0, {0}
    4068:	06262a00 	strteq	r2, [r6], -r0, lsl #20
    406c:	5f0b0000 	svcpl	0x000b0000
    4070:	09550e03 	ldmdbeq	r5, {r0, r1, r9, sl, fp}^
    4074:	02020000 	andeq	r0, r2, #0
    4078:	282a000c 	stmdacs	sl!, {r2, r3}
    407c:	0b000051 	bleq	41c8 <__ram_ret_data_start+0x938>
    4080:	61130360 	tstvs	r3, r0, ror #6
    4084:	02000009 	andeq	r0, r0, #9
    4088:	2a000a02 	bcs	6898 <__ram_ret_data_start+0x3008>
    408c:	0000aee5 	andeq	sl, r0, r5, ror #29
    4090:	1303610b 	movwne	r6, #12555	; 0x310b
    4094:	00000961 	andeq	r0, r0, r1, ror #18
    4098:	00090102 	andeq	r0, r9, r2, lsl #2
    409c:	0098202a 	addseq	r2, r8, sl, lsr #32
    40a0:	03620b00 	cmneq	r2, #0, 22
    40a4:	00096113 	andeq	r6, r9, r3, lsl r1
    40a8:	08010200 	stmdaeq	r1, {r9}
    40ac:	39a32a00 	stmibcc	r3!, {r9, fp, sp}
    40b0:	630b0000 	movwvs	r0, #45056	; 0xb000
    40b4:	09611303 	stmdbeq	r1!, {r0, r1, r8, r9, ip}^
    40b8:	03020000 	movweq	r0, #8192	; 0x2000
    40bc:	c22a0005 	eorgt	r0, sl, #5
    40c0:	0b00000f 	bleq	4104 <__ram_ret_data_start+0x874>
    40c4:	550e0364 	strpl	r0, [lr, #-868]	; 0xfffffc9c
    40c8:	02000009 	andeq	r0, r0, #9
    40cc:	00000005 	andeq	r0, r0, r5
    40d0:	009eed06 	addseq	lr, lr, r6, lsl #26
    40d4:	03650b00 	cmneq	r5, #0, 22
    40d8:	00163403 	andseq	r3, r6, r3, lsl #8
    40dc:	0b021b00 	bleq	8ace4 <__ram_ret_data_start+0x87454>
    40e0:	00090367 	andeq	r0, r9, r7, ror #6
    40e4:	2a000017 	bcs	4148 <__ram_ret_data_start+0x8b8>
    40e8:	00000530 	andeq	r0, r0, r0, lsr r5
    40ec:	0e03690b 	vmlaeq.f16	s12, s6, s22	; <UNPREDICTABLE>
    40f0:	00000955 	andeq	r0, r0, r5, asr r9
    40f4:	000e0202 	andeq	r0, lr, r2, lsl #4
    40f8:	006e612a 	rsbeq	r6, lr, sl, lsr #2
    40fc:	036a0b00 	cmneq	sl, #0, 22
    4100:	00096113 	andeq	r6, r9, r3, lsl r1
    4104:	0d010200 	sfmeq	f0, 4, [r1, #-0]
    4108:	05522a00 	ldrbeq	r2, [r2, #-2560]	; 0xfffff600
    410c:	6b0b0000 	blvs	2c4114 <__ram_ret_data_start+0x2c0884>
    4110:	09550e03 	ldmdbeq	r5, {r0, r1, r9, sl, fp}^
    4114:	0d020000 	stceq	0, cr0, [r2, #-0]
    4118:	06000000 	streq	r0, [r0], -r0
    411c:	00006db6 			; <UNDEFINED> instruction: 0x00006db6
    4120:	03036c0b 	movweq	r6, #15371	; 0x3c0b
    4124:	000016c2 	andeq	r1, r0, r2, asr #13
    4128:	6e0b021b 	mcrvs	2, 0, r0, cr11, cr11, {0}
    412c:	177e0903 	ldrbne	r0, [lr, -r3, lsl #18]!
    4130:	352a0000 	strcc	r0, [sl, #-0]!
    4134:	0b00001d 	bleq	41b0 <__ram_ret_data_start+0x920>
    4138:	61130370 	tstvs	r3, r0, ror r3
    413c:	02000009 	andeq	r0, r0, #9
    4140:	2a000d03 	bcs	7554 <__ram_ret_data_start+0x3cc4>
    4144:	00000552 	andeq	r0, r0, r2, asr r5
    4148:	0e03710b 	adfeqs	f7, f3, #3.0
    414c:	00000955 	andeq	r0, r0, r5, asr r9
    4150:	00090402 	andeq	r0, r9, r2, lsl #8
    4154:	006bd12a 	rsbeq	sp, fp, sl, lsr #2
    4158:	03720b00 	cmneq	r2, #0, 22
    415c:	00096113 	andeq	r6, r9, r3, lsl r1
    4160:	08010200 	stmdaeq	r1, {r9}
    4164:	1d3d2a00 	vldmdbne	sp!, {s4-s3}
    4168:	730b0000 	movwvc	r0, #45056	; 0xb000
    416c:	09611303 	stmdbeq	r1!, {r0, r1, r8, r9, ip}^
    4170:	03020000 	movweq	r0, #8192	; 0x2000
    4174:	c22a0005 	eorgt	r0, sl, #5
    4178:	0b00000f 	bleq	41bc <__ram_ret_data_start+0x92c>
    417c:	550e0374 	strpl	r0, [lr, #-884]	; 0xfffffc8c
    4180:	02000009 	andeq	r0, r0, #9
    4184:	2a000104 	bcs	459c <__ram_ret_data_start+0xd0c>
    4188:	00007ddc 	ldrdeq	r7, [r0], -ip
    418c:	1303750b 	movwne	r7, #13579	; 0x350b
    4190:	00000961 	andeq	r0, r0, r1, ror #18
    4194:	00000102 	andeq	r0, r0, r2, lsl #2
    4198:	6ff60600 	svcvs	0x00f60600
    419c:	760b0000 	strvc	r0, [fp], -r0
    41a0:	170d0303 	strne	r0, [sp, -r3, lsl #6]
    41a4:	021b0000 	andseq	r0, fp, #0
    41a8:	0903780b 	stmdbeq	r3, {r0, r1, r3, fp, ip, sp, lr}
    41ac:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
    41b0:	0083ea2a 	addeq	lr, r3, sl, lsr #20
    41b4:	037a0b00 	cmneq	sl, #0, 22
    41b8:	00096113 	andeq	r6, r9, r3, lsl r1
    41bc:	0f010200 	svceq	0x00010200
    41c0:	053a2a00 	ldreq	r2, [sl, #-2560]!	; 0xfffff600
    41c4:	7b0b0000 	blvc	2c41cc <__ram_ret_data_start+0x2c093c>
    41c8:	09550e03 	ldmdbeq	r5, {r0, r1, r9, sl, fp}^
    41cc:	0f020000 	svceq	0x00020000
    41d0:	06000000 	streq	r0, [r0], -r0
    41d4:	00007068 	andeq	r7, r0, r8, rrx
    41d8:	03037c0b 	movweq	r7, #15371	; 0x3c0b
    41dc:	0000178b 	andeq	r1, r0, fp, lsl #15
    41e0:	7e0b021b 	mcrvc	2, 0, r0, cr11, cr11, {0}
    41e4:	17f20903 	ldrbne	r0, [r2, r3, lsl #18]!
    41e8:	e72a0000 	str	r0, [sl, -r0]!
    41ec:	0b0000ad 	bleq	44a8 <__ram_ret_data_start+0xc18>
    41f0:	61130380 	tstvs	r3, r0, lsl #7
    41f4:	02000009 	andeq	r0, r0, #9
    41f8:	2a000f01 	bcs	7e04 <__ram_ret_data_start+0x4574>
    41fc:	0000053a 	andeq	r0, r0, sl, lsr r5
    4200:	0e03810b 	mvfeqs	f0, #3.0
    4204:	00000955 	andeq	r0, r0, r5, asr r9
    4208:	00000f02 	andeq	r0, r0, r2, lsl #30
    420c:	500e0600 	andpl	r0, lr, r0, lsl #12
    4210:	820b0000 	andhi	r0, fp, #0
    4214:	17c50303 	strbne	r0, [r5, r3, lsl #6]
    4218:	021b0000 	andseq	r0, fp, #0
    421c:	0903840b 	stmdbeq	r3, {r0, r1, r3, sl, pc}
    4220:	0000182c 	andeq	r1, r0, ip, lsr #16
    4224:	0080b92a 	addeq	fp, r0, sl, lsr #18
    4228:	03860b00 	orreq	r0, r6, #0, 22
    422c:	00096113 	andeq	r6, r9, r3, lsl r1
    4230:	0f010200 	svceq	0x00010200
    4234:	053a2a00 	ldreq	r2, [sl, #-2560]!	; 0xfffff600
    4238:	870b0000 	strhi	r0, [fp, -r0]
    423c:	09550e03 	ldmdbeq	r5, {r0, r1, r9, sl, fp}^
    4240:	0f020000 	svceq	0x00020000
    4244:	06000000 	streq	r0, [r0], -r0
    4248:	00002c65 	andeq	r2, r0, r5, ror #24
    424c:	0303880b 	movweq	r8, #14347	; 0x380b
    4250:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4254:	8a0b021b 	bhi	2c4ac8 <__ram_ret_data_start+0x2c1238>
    4258:	18880903 	stmne	r8, {r0, r1, r8, fp}
    425c:	a12a0000 			; <UNDEFINED> instruction: 0xa12a0000
    4260:	0b000092 	bleq	44b0 <__ram_ret_data_start+0xc20>
    4264:	6113038c 	tstvs	r3, ip, lsl #7
    4268:	02000009 	andeq	r0, r0, #9
    426c:	2a000c04 	bcs	7284 <__ram_ret_data_start+0x39f4>
    4270:	000030ca 	andeq	r3, r0, sl, asr #1
    4274:	13038d0b 	movwne	r8, #15627	; 0x3d0b
    4278:	00000961 	andeq	r0, r0, r1, ror #18
    427c:	00080402 	andeq	r0, r8, r2, lsl #8
    4280:	00675c2a 	rsbeq	r5, r7, sl, lsr #24
    4284:	038e0b00 	orreq	r0, lr, #0, 22
    4288:	00096113 	andeq	r6, r9, r3, lsl r1
    428c:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
    4290:	9f012a00 	svcls	0x00012a00
    4294:	8f0b0000 	svchi	0x000b0000
    4298:	09611303 	stmdbeq	r1!, {r0, r1, r8, r9, ip}^
    429c:	04020000 	streq	r0, [r2], #-0
    42a0:	06000000 	streq	r0, [r0], -r0
    42a4:	0000acce 	andeq	sl, r0, lr, asr #25
    42a8:	0303900b 	movweq	r9, #12299	; 0x300b
    42ac:	00001839 	andeq	r1, r0, r9, lsr r8
    42b0:	920b021b 	andls	r0, fp, #-1342177279	; 0xb0000001
    42b4:	18e40903 	stmiane	r4!, {r0, r1, r8, fp}^
    42b8:	cf2a0000 	svcgt	0x002a0000
    42bc:	0b00003e 	bleq	43bc <__ram_ret_data_start+0xb2c>
    42c0:	61130394 			; <UNDEFINED> instruction: 0x61130394
    42c4:	02000009 	andeq	r0, r0, #9
    42c8:	2a000c04 	bcs	72e0 <__ram_ret_data_start+0x3a50>
    42cc:	00007455 	andeq	r7, r0, r5, asr r4
    42d0:	1303950b 	movwne	r9, #13579	; 0x350b
    42d4:	00000961 	andeq	r0, r0, r1, ror #18
    42d8:	00080402 	andeq	r0, r8, r2, lsl #8
    42dc:	00abcf2a 	adceq	ip, fp, sl, lsr #30
    42e0:	03960b00 	orrseq	r0, r6, #0, 22
    42e4:	00096113 	andeq	r6, r9, r3, lsl r1
    42e8:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
    42ec:	4a432a00 	bmi	10ceaf4 <__ram_ret_data_start+0x10cb264>
    42f0:	970b0000 	strls	r0, [fp, -r0]
    42f4:	09611303 	stmdbeq	r1!, {r0, r1, r8, r9, ip}^
    42f8:	04020000 	streq	r0, [r2], #-0
    42fc:	06000000 	streq	r0, [r0], -r0
    4300:	00007cfd 	strdeq	r7, [r0], -sp
    4304:	0303980b 	movweq	r9, #14347	; 0x380b
    4308:	00001895 	muleq	r0, r5, r8
    430c:	9a0b021b 	bls	2c4b80 <__ram_ret_data_start+0x2c12f0>
    4310:	19400903 	stmdbne	r0, {r0, r1, r8, fp}^
    4314:	dd2a0000 	stcle	0, cr0, [sl, #-0]
    4318:	0b000080 	bleq	4520 <__ram_ret_data_start+0xc90>
    431c:	6113039c 			; <UNDEFINED> instruction: 0x6113039c
    4320:	02000009 	andeq	r0, r0, #9
    4324:	2a000c04 	bcs	733c <__ram_ret_data_start+0x3aac>
    4328:	00001f58 	andeq	r1, r0, r8, asr pc
    432c:	13039d0b 	movwne	r9, #15627	; 0x3d0b
    4330:	00000961 	andeq	r0, r0, r1, ror #18
    4334:	00080402 	andeq	r0, r8, r2, lsl #8
    4338:	00aa132a 	adceq	r1, sl, sl, lsr #6
    433c:	039e0b00 	orrseq	r0, lr, #0, 22
    4340:	00096113 	andeq	r6, r9, r3, lsl r1
    4344:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
    4348:	48532a00 	ldmdami	r3, {r9, fp, sp}^
    434c:	9f0b0000 	svcls	0x000b0000
    4350:	09611303 	stmdbeq	r1!, {r0, r1, r8, r9, ip}^
    4354:	04020000 	streq	r0, [r2], #-0
    4358:	06000000 	streq	r0, [r0], -r0
    435c:	00004c5a 	andeq	r4, r0, sl, asr ip
    4360:	0303a00b 	movweq	sl, #12299	; 0x300b
    4364:	000018f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    4368:	a20b021b 	andge	r0, fp, #-1342177279	; 0xb0000001
    436c:	199c0903 	ldmibne	ip, {r0, r1, r8, fp}
    4370:	7a2a0000 	bvc	a84378 <__ram_ret_data_start+0xa80ae8>
    4374:	0b000082 	bleq	4584 <__ram_ret_data_start+0xcf4>
    4378:	611303a4 	tstvs	r3, r4, lsr #7
    437c:	02000009 	andeq	r0, r0, #9
    4380:	2a000c04 	bcs	7398 <__ram_ret_data_start+0x3b08>
    4384:	00001dad 	andeq	r1, r0, sp, lsr #27
    4388:	1303a50b 	movwne	sl, #13579	; 0x350b
    438c:	00000961 	andeq	r0, r0, r1, ror #18
    4390:	00080402 	andeq	r0, r8, r2, lsl #8
    4394:	0053e22a 	subseq	lr, r3, sl, lsr #4
    4398:	03a60b00 			; <UNDEFINED> instruction: 0x03a60b00
    439c:	00096113 	andeq	r6, r9, r3, lsl r1
    43a0:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
    43a4:	8ae32a00 	bhi	ff8cebac <__data_end_ram_ret__+0xdf7debac>
    43a8:	a70b0000 	strge	r0, [fp, -r0]
    43ac:	09611303 	stmdbeq	r1!, {r0, r1, r8, r9, ip}^
    43b0:	04020000 	streq	r0, [r2], #-0
    43b4:	06000000 	streq	r0, [r0], -r0
    43b8:	00001be2 	andeq	r1, r0, r2, ror #23
    43bc:	0303a80b 	movweq	sl, #14347	; 0x380b
    43c0:	0000194d 	andeq	r1, r0, sp, asr #18
    43c4:	aa0b011b 	bge	2c4838 <__ram_ret_data_start+0x2c0fa8>
    43c8:	19e70903 	stmibne	r7!, {r0, r1, r8, fp}^
    43cc:	d72a0000 	strle	r0, [sl, -r0]!
    43d0:	0b00003e 	bleq	44d0 <__ram_ret_data_start+0xc40>
    43d4:	501203ac 	andspl	r0, r2, ip, lsr #7
    43d8:	01000009 	tsteq	r0, r9
    43dc:	2a000701 	bcs	5fe8 <__ram_ret_data_start+0x2758>
    43e0:	00003f72 	andeq	r3, r0, r2, ror pc
    43e4:	1203ad0b 	andne	sl, r3, #704	; 0x2c0
    43e8:	00000950 	andeq	r0, r0, r0, asr r9
    43ec:	00060101 	andeq	r0, r6, r1, lsl #2
    43f0:	0006262a 	andeq	r2, r6, sl, lsr #12
    43f4:	03ae0b00 			; <UNDEFINED> instruction: 0x03ae0b00
    43f8:	0009440d 	andeq	r4, r9, sp, lsl #8
    43fc:	00060100 	andeq	r0, r6, r0, lsl #2
    4400:	f5060000 			; <UNDEFINED> instruction: 0xf5060000
    4404:	0b000061 	bleq	4590 <__ram_ret_data_start+0xd00>
    4408:	a90303af 	stmdbge	r3, {r0, r1, r2, r3, r5, r7, r8, r9}
    440c:	1b000019 	blne	4478 <__ram_ret_data_start+0xbe8>
    4410:	03b10b01 			; <UNDEFINED> instruction: 0x03b10b01
    4414:	001a3209 	andseq	r3, sl, r9, lsl #4
    4418:	96bc2a00 	ldrtls	r2, [ip], r0, lsl #20
    441c:	b30b0000 	movwlt	r0, #45056	; 0xb000
    4420:	09501203 	ldmdbeq	r0, {r0, r1, r9, ip}^
    4424:	01010000 	mrseq	r0, (UNDEF: 1)
    4428:	6f2a0007 	svcvs	0x002a0007
    442c:	0b000037 	bleq	4510 <__ram_ret_data_start+0xc80>
    4430:	501203b4 			; <UNDEFINED> instruction: 0x501203b4
    4434:	01000009 	tsteq	r0, r9
    4438:	2a000601 	bcs	5c44 <__ram_ret_data_start+0x23b4>
    443c:	00000626 	andeq	r0, r0, r6, lsr #12
    4440:	0d03b50b 	cfstr32eq	mvfx11, [r3, #-44]	; 0xffffffd4
    4444:	00000944 	andeq	r0, r0, r4, asr #18
    4448:	00000601 	andeq	r0, r0, r1, lsl #12
    444c:	a6580600 	ldrbge	r0, [r8], -r0, lsl #12
    4450:	b60b0000 	strlt	r0, [fp], -r0
    4454:	19f40303 	ldmibne	r4!, {r0, r1, r8, r9}^
    4458:	021b0000 	andseq	r0, fp, #0
    445c:	0903b80b 	stmdbeq	r3, {r0, r1, r3, fp, ip, sp, pc}
    4460:	00001a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    4464:	004fce2a 	subeq	ip, pc, sl, lsr #28
    4468:	03ba0b00 			; <UNDEFINED> instruction: 0x03ba0b00
    446c:	00096113 	andeq	r6, r9, r3, lsl r1
    4470:	0f010200 	svceq	0x00010200
    4474:	053a2a00 	ldreq	r2, [sl, #-2560]!	; 0xfffff600
    4478:	bb0b0000 	bllt	2c4480 <__ram_ret_data_start+0x2c0bf0>
    447c:	09550e03 	ldmdbeq	r5, {r0, r1, r9, sl, fp}^
    4480:	03020000 	movweq	r0, #8192	; 0x2000
    4484:	282a000c 	stmdacs	sl!, {r2, r3}
    4488:	0b000054 	bleq	45e0 <__ram_ret_data_start+0xd50>
    448c:	611303bc 			; <UNDEFINED> instruction: 0x611303bc
    4490:	02000009 	andeq	r0, r0, #9
    4494:	2a000903 	bcs	68a8 <__ram_ret_data_start+0x3018>
    4498:	0000057a 	andeq	r0, r0, sl, ror r5
    449c:	0e03bd0b 	cdpeq	13, 0, cr11, cr3, cr11, {0}
    44a0:	00000955 	andeq	r0, r0, r5, asr r9
    44a4:	00080102 	andeq	r0, r8, r2, lsl #2
    44a8:	00a52a2a 	adceq	r2, r5, sl, lsr #20
    44ac:	03be0b00 			; <UNDEFINED> instruction: 0x03be0b00
    44b0:	00096113 	andeq	r6, r9, r3, lsl r1
    44b4:	00080200 	andeq	r0, r8, r0, lsl #4
    44b8:	9b060000 	blls	1844c0 <__ram_ret_data_start+0x180c30>
    44bc:	0b00003b 	bleq	45b0 <__ram_ret_data_start+0xd20>
    44c0:	3f0303bf 	svccc	0x000303bf
    44c4:	1b00001a 	blne	4534 <__ram_ret_data_start+0xca4>
    44c8:	03c10b02 	biceq	r0, r1, #2048	; 0x800
    44cc:	001b2e09 	andseq	r2, fp, r9, lsl #28
    44d0:	93e92a00 	mvnls	r2, #0, 20
    44d4:	c30b0000 	movwgt	r0, #45056	; 0xb000
    44d8:	09611303 	stmdbeq	r1!, {r0, r1, r8, r9, ip}^
    44dc:	01020000 	mrseq	r0, (UNDEF: 2)
    44e0:	3a2a000f 	bcc	a84524 <__ram_ret_data_start+0xa80c94>
    44e4:	0b000005 	bleq	4500 <__ram_ret_data_start+0xc70>
    44e8:	550e03c4 	strpl	r0, [lr, #-964]	; 0xfffffc3c
    44ec:	02000009 	andeq	r0, r0, #9
    44f0:	2a000c03 	bcs	7504 <__ram_ret_data_start+0x3c74>
    44f4:	0000983c 	andeq	r9, r0, ip, lsr r8
    44f8:	1303c50b 	movwne	ip, #13579	; 0x350b
    44fc:	00000961 	andeq	r0, r0, r1, ror #18
    4500:	000b0102 	andeq	r0, fp, r2, lsl #2
    4504:	0005662a 	andeq	r6, r5, sl, lsr #12
    4508:	03c60b00 	biceq	r0, r6, #0, 22
    450c:	0009550e 	andeq	r5, r9, lr, lsl #10
    4510:	0a010200 	beq	44d18 <__ram_ret_data_start+0x41488>
    4514:	9cc02a00 	vstmials	r0, {s5-s4}
    4518:	c70b0000 	strgt	r0, [fp, -r0]
    451c:	09611303 	stmdbeq	r1!, {r0, r1, r8, r9, ip}^
    4520:	02020000 	andeq	r0, r2, #0
    4524:	f32a0008 	vhadd.u32	d0, d10, d8
    4528:	0b00008b 	bleq	475c <__ram_ret_data_start+0xecc>
    452c:	611303c8 	tstvs	r3, r8, asr #7
    4530:	02000009 	andeq	r0, r0, #9
    4534:	2a000701 	bcs	6140 <__ram_ret_data_start+0x28b0>
    4538:	0000058e 	andeq	r0, r0, lr, lsl #11
    453c:	0e03c90b 	vmlaeq.f16	s24, s6, s22	; <UNPREDICTABLE>
    4540:	00000955 	andeq	r0, r0, r5, asr r9
    4544:	00000702 	andeq	r0, r0, r2, lsl #14
    4548:	77f30600 	ldrbvc	r0, [r3, r0, lsl #12]!
    454c:	ca0b0000 	bgt	2c4554 <__ram_ret_data_start+0x2c0cc4>
    4550:	1aac0303 	bne	feb05164 <__data_end_ram_ret__+0xdea15164>
    4554:	021b0000 	andseq	r0, fp, #0
    4558:	0903cc0b 	stmdbeq	r3, {r0, r1, r3, sl, fp, lr, pc}
    455c:	00001b68 	andeq	r1, r0, r8, ror #22
    4560:	00233f2a 	eoreq	r3, r3, sl, lsr #30
    4564:	03ce0b00 	biceq	r0, lr, #0, 22
    4568:	00096113 	andeq	r6, r9, r3, lsl r1
    456c:	0f010200 	svceq	0x00010200
    4570:	053a2a00 	ldreq	r2, [sl, #-2560]!	; 0xfffff600
    4574:	cf0b0000 	svcgt	0x000b0000
    4578:	09550e03 	ldmdbeq	r5, {r0, r1, r9, sl, fp}^
    457c:	0f020000 	svceq	0x00020000
    4580:	06000000 	streq	r0, [r0], -r0
    4584:	00003386 	andeq	r3, r0, r6, lsl #7
    4588:	0303d00b 	movweq	sp, #12299	; 0x300b
    458c:	00001b3b 	andeq	r1, r0, fp, lsr fp
    4590:	d20b021b 	andle	r0, fp, #-1342177279	; 0xb0000001
    4594:	1ba20903 	blne	fe8869a8 <__data_end_ram_ret__+0xde7969a8>
    4598:	1b2a0000 	blne	a845a0 <__ram_ret_data_start+0xa80d10>
    459c:	0b00009b 	bleq	4810 <__ram_ret_data_start+0xf80>
    45a0:	611303d4 			; <UNDEFINED> instruction: 0x611303d4
    45a4:	02000009 	andeq	r0, r0, #9
    45a8:	2a000f01 	bcs	81b4 <__ram_ret_data_start+0x4924>
    45ac:	0000053a 	andeq	r0, r0, sl, lsr r5
    45b0:	0e03d50b 	cfsh32eq	mvfx13, mvfx3, #11
    45b4:	00000955 	andeq	r0, r0, r5, asr r9
    45b8:	00000f02 	andeq	r0, r0, r2, lsl #30
    45bc:	a3950600 	orrsge	r0, r5, #0, 12
    45c0:	d60b0000 	strle	r0, [fp], -r0
    45c4:	1b750303 	blne	1d451d8 <__ram_ret_data_start+0x1d41948>
    45c8:	021b0000 	andseq	r0, fp, #0
    45cc:	0903d80b 	stmdbeq	r3, {r0, r1, r3, fp, ip, lr, pc}
    45d0:	00001bdc 	ldrdeq	r1, [r0], -ip
    45d4:	005bcb2a 	subseq	ip, fp, sl, lsr #22
    45d8:	03da0b00 	bicseq	r0, sl, #0, 22
    45dc:	00096113 	andeq	r6, r9, r3, lsl r1
    45e0:	0c040200 	sfmeq	f0, 4, [r4], {-0}
    45e4:	055c2a00 	ldrbeq	r2, [ip, #-2560]	; 0xfffff600
    45e8:	db0b0000 	blle	2c45f0 <__ram_ret_data_start+0x2c0d60>
    45ec:	09550e03 	ldmdbeq	r5, {r0, r1, r9, sl, fp}^
    45f0:	0c020000 	stceq	0, cr0, [r2], {-0}
    45f4:	06000000 	streq	r0, [r0], -r0
    45f8:	00004011 	andeq	r4, r0, r1, lsl r0
    45fc:	0303dc0b 	movweq	sp, #15371	; 0x3c0b
    4600:	00001baf 	andeq	r1, r0, pc, lsr #23
    4604:	de0b021b 	mcrle	2, 0, r0, cr11, cr11, {0}
    4608:	1c160903 			; <UNDEFINED> instruction: 0x1c160903
    460c:	342a0000 	strtcc	r0, [sl], #-0
    4610:	0b000069 	bleq	47bc <__ram_ret_data_start+0xf2c>
    4614:	611303e0 	tstvs	r3, r0, ror #7
    4618:	02000009 	andeq	r0, r0, #9
    461c:	2a000c04 	bcs	7634 <__ram_ret_data_start+0x3da4>
    4620:	0000055c 	andeq	r0, r0, ip, asr r5
    4624:	0e03e10b 	mvfeqs	f6, #3.0
    4628:	00000955 	andeq	r0, r0, r5, asr r9
    462c:	00000c02 	andeq	r0, r0, r2, lsl #24
    4630:	80f20600 	rscshi	r0, r2, r0, lsl #12
    4634:	e20b0000 	and	r0, fp, #0
    4638:	1be90303 	blne	ffa4524c <__data_end_ram_ret__+0xdf95524c>
    463c:	021b0000 	andseq	r0, fp, #0
    4640:	0903e40b 	stmdbeq	r3, {r0, r1, r3, sl, sp, lr, pc}
    4644:	00001c50 	andeq	r1, r0, r0, asr ip
    4648:	00522a2a 	subseq	r2, r2, sl, lsr #20
    464c:	03e60b00 	mvneq	r0, #0, 22
    4650:	00096113 	andeq	r6, r9, r3, lsl r1
    4654:	07090200 	streq	r0, [r9, -r0, lsl #4]
    4658:	058e2a00 	streq	r2, [lr, #2560]	; 0xa00
    465c:	e70b0000 	str	r0, [fp, -r0]
    4660:	09550e03 	ldmdbeq	r5, {r0, r1, r9, sl, fp}^
    4664:	07020000 	streq	r0, [r2, -r0]
    4668:	06000000 	streq	r0, [r0], -r0
    466c:	0000932c 	andeq	r9, r0, ip, lsr #6
    4670:	0303e80b 	movweq	lr, #14347	; 0x380b
    4674:	00001c23 	andeq	r1, r0, r3, lsr #24
    4678:	ea0b021b 	b	2c4eec <__ram_ret_data_start+0x2c165c>
    467c:	1c8a0903 			; <UNDEFINED> instruction: 0x1c8a0903
    4680:	1b2a0000 	blne	a84688 <__ram_ret_data_start+0xa80df8>
    4684:	0b000031 	bleq	4750 <__ram_ret_data_start+0xec0>
    4688:	611303ec 	tstvs	r3, ip, ror #7
    468c:	02000009 	andeq	r0, r0, #9
    4690:	2a000f01 	bcs	829c <__ram_ret_data_start+0x4a0c>
    4694:	0000053a 	andeq	r0, r0, sl, lsr r5
    4698:	0e03ed0b 	cdpeq	13, 0, cr14, cr3, cr11, {0}
    469c:	00000955 	andeq	r0, r0, r5, asr r9
    46a0:	00000f02 	andeq	r0, r0, r2, lsl #30
    46a4:	62290600 	eorvs	r0, r9, #0, 12
    46a8:	ee0b0000 	cdp	0, 0, cr0, cr11, cr0, {0}
    46ac:	1c5d0303 	mrrcne	3, 0, r0, sp, cr3
    46b0:	011b0000 	tsteq	fp, r0
    46b4:	0905440b 	stmdbeq	r5, {r0, r1, r3, sl, lr}
    46b8:	00001d2a 	andeq	r1, r0, sl, lsr #26
    46bc:	0082102a 	addeq	r1, r2, sl, lsr #32
    46c0:	05460b00 	strbeq	r0, [r6, #-2816]	; 0xfffff500
    46c4:	00095012 	andeq	r5, r9, r2, lsl r0
    46c8:	07010100 	streq	r0, [r1, -r0, lsl #2]
    46cc:	8cce2a00 	vstmiahi	lr, {s5-s4}
    46d0:	470b0000 	strmi	r0, [fp, -r0]
    46d4:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    46d8:	01010000 	mrseq	r0, (UNDEF: 1)
    46dc:	8a2a0006 	bhi	a846fc <__ram_ret_data_start+0xa80e6c>
    46e0:	0b0000a0 	bleq	4968 <__ram_ret_data_start+0x10d8>
    46e4:	50120548 	andspl	r0, r2, r8, asr #10
    46e8:	01000009 	tsteq	r0, r9
    46ec:	2a000501 	bcs	5af8 <__ram_ret_data_start+0x2268>
    46f0:	000037b9 			; <UNDEFINED> instruction: 0x000037b9
    46f4:	1205490b 	andne	r4, r5, #180224	; 0x2c000
    46f8:	00000950 	andeq	r0, r0, r0, asr r9
    46fc:	00040101 	andeq	r0, r4, r1, lsl #2
    4700:	00511b2a 	subseq	r1, r1, sl, lsr #22
    4704:	054a0b00 	strbeq	r0, [sl, #-2816]	; 0xfffff500
    4708:	00095012 	andeq	r5, r9, r2, lsl r0
    470c:	03010100 	movweq	r0, #4352	; 0x1100
    4710:	78092a00 	stmdavc	r9, {r9, fp, sp}
    4714:	4b0b0000 	blmi	2c471c <__ram_ret_data_start+0x2c0e8c>
    4718:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    471c:	01010000 	mrseq	r0, (UNDEF: 1)
    4720:	ee2a0002 	cdp	0, 2, cr0, cr10, cr2, {0}
    4724:	0b000077 	bleq	4908 <__ram_ret_data_start+0x1078>
    4728:	5012054c 	andspl	r0, r2, ip, asr #10
    472c:	01000009 	tsteq	r0, r9
    4730:	2a000101 	bcs	4b3c <__ram_ret_data_start+0x12ac>
    4734:	00001b42 	andeq	r1, r0, r2, asr #22
    4738:	12054d0b 	andne	r4, r5, #704	; 0x2c0
    473c:	00000950 	andeq	r0, r0, r0, asr r9
    4740:	00000101 	andeq	r0, r0, r1, lsl #2
    4744:	30540600 	subscc	r0, r4, r0, lsl #12
    4748:	4e0b0000 	cdpmi	0, 0, cr0, cr11, cr0, {0}
    474c:	1c970305 	ldcne	3, cr0, [r7], {5}
    4750:	011b0000 	tsteq	fp, r0
    4754:	0905500b 	stmdbeq	r5, {r0, r1, r3, ip, lr}
    4758:	00001dca 	andeq	r1, r0, sl, asr #27
    475c:	4153542b 	cmpmi	r3, fp, lsr #8
    4760:	05520b00 	ldrbeq	r0, [r2, #-2816]	; 0xfffff500
    4764:	00095012 	andeq	r5, r9, r2, lsl r0
    4768:	07010100 	streq	r0, [r1, -r0, lsl #2]
    476c:	5df62a00 			; <UNDEFINED> instruction: 0x5df62a00
    4770:	530b0000 	movwpl	r0, #45056	; 0xb000
    4774:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4778:	01010000 	mrseq	r0, (UNDEF: 1)
    477c:	3b2a0006 	blcc	a8479c <__ram_ret_data_start+0xa80f0c>
    4780:	0b000047 	bleq	48a4 <__ram_ret_data_start+0x1014>
    4784:	50120554 	andspl	r0, r2, r4, asr r5
    4788:	01000009 	tsteq	r0, r9
    478c:	2b000501 	blcs	5b98 <__ram_ret_data_start+0x2308>
    4790:	00415054 	subeq	r5, r1, r4, asr r0
    4794:	1205550b 	andne	r5, r5, #46137344	; 0x2c00000
    4798:	00000950 	andeq	r0, r0, r0, asr r9
    479c:	00040101 	andeq	r0, r4, r1, lsl #2
    47a0:	4550542b 	ldrbmi	r5, [r0, #-1067]	; 0xfffffbd5
    47a4:	05560b00 	ldrbeq	r0, [r6, #-2816]	; 0xfffff500
    47a8:	00095012 	andeq	r5, r9, r2, lsl r0
    47ac:	03010100 	movweq	r0, #4352	; 0x1100
    47b0:	1e922a00 	vfnmsne.f32	s4, s4, s0
    47b4:	570b0000 	strpl	r0, [fp, -r0]
    47b8:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    47bc:	01010000 	mrseq	r0, (UNDEF: 1)
    47c0:	4c2b0002 	stcmi	0, cr0, [fp], #-8
    47c4:	0b004d4f 	bleq	17d08 <__ram_ret_data_start+0x14478>
    47c8:	50120558 	andspl	r0, r2, r8, asr r5
    47cc:	01000009 	tsteq	r0, r9
    47d0:	2a000101 	bcs	4bdc <__ram_ret_data_start+0x134c>
    47d4:	00003e2c 	andeq	r3, r0, ip, lsr #28
    47d8:	1205590b 	andne	r5, r5, #180224	; 0x2c000
    47dc:	00000950 	andeq	r0, r0, r0, asr r9
    47e0:	00000101 	andeq	r0, r0, r1, lsl #2
    47e4:	7c820600 	stcvc	6, cr0, [r2], {0}
    47e8:	5a0b0000 	bpl	2c47f0 <__ram_ret_data_start+0x2c0f60>
    47ec:	1d370305 	ldcne	3, cr0, [r7, #-20]!	; 0xffffffec
    47f0:	011b0000 	tsteq	fp, r0
    47f4:	09055c0b 	stmdbeq	r5, {r0, r1, r3, sl, fp, ip, lr}
    47f8:	00001e48 	andeq	r1, r0, r8, asr #28
    47fc:	00256b2a 	eoreq	r6, r5, sl, lsr #22
    4800:	055e0b00 	ldrbeq	r0, [lr, #-2816]	; 0xfffff500
    4804:	00095012 	andeq	r5, r9, r2, lsl r0
    4808:	06020100 	streq	r0, [r2], -r0, lsl #2
    480c:	06262a00 	strteq	r2, [r6], -r0, lsl #20
    4810:	5f0b0000 	svcpl	0x000b0000
    4814:	09440d05 	stmdbeq	r4, {r0, r2, r8, sl, fp}^
    4818:	02010000 	andeq	r0, r1, #0
    481c:	4f2a0004 	svcmi	0x002a0004
    4820:	0b000054 	bleq	4978 <__ram_ret_data_start+0x10e8>
    4824:	50120560 	andspl	r0, r2, r0, ror #10
    4828:	01000009 	tsteq	r0, r9
    482c:	2a000301 	bcs	5438 <__ram_ret_data_start+0x1ba8>
    4830:	00009a49 	andeq	r9, r0, r9, asr #20
    4834:	1205610b 	andne	r6, r5, #-1073741822	; 0xc0000002
    4838:	00000950 	andeq	r0, r0, r0, asr r9
    483c:	00020101 	andeq	r0, r2, r1, lsl #2
    4840:	0042912a 	subeq	r9, r2, sl, lsr #2
    4844:	05620b00 	strbeq	r0, [r2, #-2816]!	; 0xfffff500
    4848:	00095012 	andeq	r5, r9, r2, lsl r0
    484c:	01010100 	mrseq	r0, (UNDEF: 17)
    4850:	057a2a00 	ldrbeq	r2, [sl, #-2560]!	; 0xfffff600
    4854:	630b0000 	movwvs	r0, #45056	; 0xb000
    4858:	09440d05 	stmdbeq	r4, {r0, r2, r8, sl, fp}^
    485c:	01010000 	mrseq	r0, (UNDEF: 1)
    4860:	06000000 	streq	r0, [r0], -r0
    4864:	00003917 	andeq	r3, r0, r7, lsl r9
    4868:	0305640b 	movweq	r6, #21515	; 0x540b
    486c:	00001dd7 	ldrdeq	r1, [r0], -r7
    4870:	660b011b 			; <UNDEFINED> instruction: 0x660b011b
    4874:	1ed70905 	vfnmsne.f16	s1, s14, s10	; <UNPREDICTABLE>
    4878:	da2a0000 	ble	a84880 <__ram_ret_data_start+0xa80ff0>
    487c:	0b000084 	bleq	4a94 <__ram_ret_data_start+0x1204>
    4880:	50120568 	andspl	r0, r2, r8, ror #10
    4884:	01000009 	tsteq	r0, r9
    4888:	2a000602 	bcs	6098 <__ram_ret_data_start+0x2808>
    488c:	00000626 	andeq	r0, r0, r6, lsr #12
    4890:	0d05690b 	vstreq.16	s12, [r5, #-22]	; 0xffffffea	; <UNPREDICTABLE>
    4894:	00000944 	andeq	r0, r0, r4, asr #18
    4898:	00050101 	andeq	r0, r5, r1, lsl #2
    489c:	001d142a 	andseq	r1, sp, sl, lsr #8
    48a0:	056a0b00 	strbeq	r0, [sl, #-2816]!	; 0xfffff500
    48a4:	00095012 	andeq	r5, r9, r2, lsl r0
    48a8:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    48ac:	2e122a00 	vnmlscs.f32	s4, s4, s0
    48b0:	6b0b0000 	blvs	2c48b8 <__ram_ret_data_start+0x2c1028>
    48b4:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    48b8:	01010000 	mrseq	r0, (UNDEF: 1)
    48bc:	522b0003 	eorpl	r0, fp, #3
    48c0:	0b00564f 	bleq	1a204 <__ram_ret_data_start+0x16974>
    48c4:	5012056c 	andspl	r0, r2, ip, ror #10
    48c8:	01000009 	tsteq	r0, r9
    48cc:	2b000201 	blcs	50d8 <__ram_ret_data_start+0x1848>
    48d0:	004d4f52 	subeq	r4, sp, r2, asr pc
    48d4:	12056d0b 	andne	r6, r5, #704	; 0x2c0
    48d8:	00000950 	andeq	r0, r0, r0, asr r9
    48dc:	00010101 	andeq	r0, r1, r1, lsl #2
    48e0:	0097662a 	addseq	r6, r7, sl, lsr #12
    48e4:	056e0b00 	strbeq	r0, [lr, #-2816]!	; 0xfffff500
    48e8:	00095012 	andeq	r5, r9, r2, lsl r0
    48ec:	00010100 	andeq	r0, r1, r0, lsl #2
    48f0:	6d060000 	stcvs	0, cr0, [r6, #-0]
    48f4:	0b000084 	bleq	4b0c <__ram_ret_data_start+0x127c>
    48f8:	5503056f 	strpl	r0, [r3, #-1391]	; 0xfffffa91
    48fc:	1b00001e 	blne	497c <__ram_ret_data_start+0x10ec>
    4900:	05710b01 	ldrbeq	r0, [r1, #-2817]!	; 0xfffff4ff
    4904:	001f7709 	andseq	r7, pc, r9, lsl #14
    4908:	2ddd2a00 	vldrcs	s5, [sp]
    490c:	730b0000 	movwvc	r0, #45056	; 0xb000
    4910:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4914:	01010000 	mrseq	r0, (UNDEF: 1)
    4918:	452b0007 	strmi	r0, [fp, #-7]!
    491c:	0b004549 	bleq	15e48 <__ram_ret_data_start+0x125b8>
    4920:	50120574 	andspl	r0, r2, r4, ror r5
    4924:	01000009 	tsteq	r0, r9
    4928:	2a000601 	bcs	6134 <__ram_ret_data_start+0x28a4>
    492c:	00002fc4 	andeq	r2, r0, r4, asr #31
    4930:	1205750b 	andne	r7, r5, #46137344	; 0x2c00000
    4934:	00000950 	andeq	r0, r0, r0, asr r9
    4938:	00050101 	andeq	r0, r5, r1, lsl #2
    493c:	004b2c2a 	subeq	r2, fp, sl, lsr #24
    4940:	05760b00 	ldrbeq	r0, [r6, #-2816]!	; 0xfffff500
    4944:	00095012 	andeq	r5, r9, r2, lsl r0
    4948:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    494c:	1ccc2a00 	vstmiane	ip, {s5-s4}
    4950:	770b0000 	strvc	r0, [fp, -r0]
    4954:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4958:	01010000 	mrseq	r0, (UNDEF: 1)
    495c:	122a0003 	eorne	r0, sl, #3
    4960:	0b00009d 	bleq	4bdc <__ram_ret_data_start+0x134c>
    4964:	50120578 	andspl	r0, r2, r8, ror r5
    4968:	01000009 	tsteq	r0, r9
    496c:	2a000201 	bcs	5178 <__ram_ret_data_start+0x18e8>
    4970:	00004c0a 	andeq	r4, r0, sl, lsl #24
    4974:	1205790b 	andne	r7, r5, #180224	; 0x2c000
    4978:	00000950 	andeq	r0, r0, r0, asr r9
    497c:	00010101 	andeq	r0, r1, r1, lsl #2
    4980:	4549522b 	strbmi	r5, [r9, #-555]	; 0xfffffdd5
    4984:	057a0b00 	ldrbeq	r0, [sl, #-2816]!	; 0xfffff500
    4988:	00095012 	andeq	r5, r9, r2, lsl r0
    498c:	00010100 	andeq	r0, r1, r0, lsl #2
    4990:	46060000 	strmi	r0, [r6], -r0
    4994:	0b00007a 	bleq	4b84 <__ram_ret_data_start+0x12f4>
    4998:	e403057b 	str	r0, [r3], #-1403	; 0xfffffa85
    499c:	1b00001e 	blne	4a1c <__ram_ret_data_start+0x118c>
    49a0:	057d0b01 	ldrbeq	r0, [sp, #-2817]!	; 0xfffff4ff
    49a4:	00201709 	eoreq	r1, r0, r9, lsl #14
    49a8:	49412b00 	stmdbmi	r1, {r8, r9, fp, sp}^
    49ac:	7f0b0046 	svcvc	0x000b0046
    49b0:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    49b4:	01010000 	mrseq	r0, (UNDEF: 1)
    49b8:	452b0007 	strmi	r0, [fp, #-7]!
    49bc:	0b004649 	bleq	162e8 <__ram_ret_data_start+0x12a58>
    49c0:	50120580 	andspl	r0, r2, r0, lsl #11
    49c4:	01000009 	tsteq	r0, r9
    49c8:	2a000601 	bcs	61d4 <__ram_ret_data_start+0x2944>
    49cc:	00002fc9 	andeq	r2, r0, r9, asr #31
    49d0:	1205810b 	andne	r8, r5, #-1073741822	; 0xc0000002
    49d4:	00000950 	andeq	r0, r0, r0, asr r9
    49d8:	00050101 	andeq	r0, r5, r1, lsl #2
    49dc:	004b312a 	subeq	r3, fp, sl, lsr #2
    49e0:	05820b00 	streq	r0, [r2, #2816]	; 0xb00
    49e4:	00095012 	andeq	r5, r9, r2, lsl r0
    49e8:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    49ec:	1cd22a00 	vldmiane	r2, {s5-s4}
    49f0:	830b0000 	movwhi	r0, #45056	; 0xb000
    49f4:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    49f8:	01010000 	mrseq	r0, (UNDEF: 1)
    49fc:	172a0003 	strne	r0, [sl, -r3]!
    4a00:	0b00009d 	bleq	4c7c <__ram_ret_data_start+0x13ec>
    4a04:	50120584 	andspl	r0, r2, r4, lsl #11
    4a08:	01000009 	tsteq	r0, r9
    4a0c:	2a000201 	bcs	5218 <__ram_ret_data_start+0x1988>
    4a10:	00004c0f 	andeq	r4, r0, pc, lsl #24
    4a14:	1205850b 	andne	r8, r5, #46137344	; 0x2c00000
    4a18:	00000950 	andeq	r0, r0, r0, asr r9
    4a1c:	00010101 	andeq	r0, r1, r1, lsl #2
    4a20:	4649522b 	strbmi	r5, [r9], -fp, lsr #4
    4a24:	05860b00 	streq	r0, [r6, #2816]	; 0xb00
    4a28:	00095012 	andeq	r5, r9, r2, lsl r0
    4a2c:	00010100 	andeq	r0, r1, r0, lsl #2
    4a30:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    4a34:	0b00004a 	bleq	4b64 <__ram_ret_data_start+0x12d4>
    4a38:	84030587 	strhi	r0, [r3], #-1415	; 0xfffffa79
    4a3c:	1b00001f 	blne	4ac0 <__ram_ret_data_start+0x1230>
    4a40:	05890b01 	streq	r0, [r9, #2817]	; 0xb01
    4a44:	0020b709 	eoreq	fp, r0, r9, lsl #14
    4a48:	96692a00 	strbtls	r2, [r9], -r0, lsl #20
    4a4c:	8b0b0000 	blhi	2c4a54 <__ram_ret_data_start+0x2c11c4>
    4a50:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4a54:	01010000 	mrseq	r0, (UNDEF: 1)
    4a58:	642a0007 	strtvs	r0, [sl], #-7
    4a5c:	0b000096 	bleq	4cbc <__ram_ret_data_start+0x142c>
    4a60:	5012058c 	andspl	r0, r2, ip, lsl #11
    4a64:	01000009 	tsteq	r0, r9
    4a68:	2a000601 	bcs	6274 <__ram_ret_data_start+0x29e4>
    4a6c:	00005288 	andeq	r5, r0, r8, lsl #5
    4a70:	12058d0b 	andne	r8, r5, #704	; 0x2c0
    4a74:	00000950 	andeq	r0, r0, r0, asr r9
    4a78:	00050101 	andeq	r0, r5, r1, lsl #2
    4a7c:	0052832a 	subseq	r8, r2, sl, lsr #6
    4a80:	058e0b00 	streq	r0, [lr, #2816]	; 0xb00
    4a84:	00095012 	andeq	r5, r9, r2, lsl r0
    4a88:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    4a8c:	a6532a00 	ldrbge	r2, [r3], -r0, lsl #20
    4a90:	8f0b0000 	svchi	0x000b0000
    4a94:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4a98:	01010000 	mrseq	r0, (UNDEF: 1)
    4a9c:	4e2a0003 	cdpmi	0, 2, cr0, cr10, cr3, {0}
    4aa0:	0b0000a6 	bleq	4d40 <__ram_ret_data_start+0x14b0>
    4aa4:	50120590 	mulspl	r2, r0, r5
    4aa8:	01000009 	tsteq	r0, r9
    4aac:	2a000201 	bcs	52b8 <__ram_ret_data_start+0x1a28>
    4ab0:	00002c57 	andeq	r2, r0, r7, asr ip
    4ab4:	1205910b 	andne	r9, r5, #-1073741822	; 0xc0000002
    4ab8:	00000950 	andeq	r0, r0, r0, asr r9
    4abc:	00010101 	andeq	r0, r1, r1, lsl #2
    4ac0:	007bfd2a 	rsbseq	pc, fp, sl, lsr #26
    4ac4:	05920b00 	ldreq	r0, [r2, #2816]	; 0xb00
    4ac8:	00095012 	andeq	r5, r9, r2, lsl r0
    4acc:	00010100 	andeq	r0, r1, r0, lsl #2
    4ad0:	f7060000 			; <UNDEFINED> instruction: 0xf7060000
    4ad4:	0b000036 	bleq	4bb4 <__ram_ret_data_start+0x1324>
    4ad8:	24030593 	strcs	r0, [r3], #-1427	; 0xfffffa6d
    4adc:	1b000020 	blne	4b64 <__ram_ret_data_start+0x12d4>
    4ae0:	05950b01 	ldreq	r0, [r5, #2817]	; 0xb01
    4ae4:	0020f109 	eoreq	pc, r0, r9, lsl #2
    4ae8:	57452b00 	strbpl	r2, [r5, -r0, lsl #22]
    4aec:	970b004c 	strls	r0, [fp, -ip, asr #32]
    4af0:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4af4:	04010000 	streq	r0, [r1], #-0
    4af8:	032a0004 			; <UNDEFINED> instruction: 0x032a0004
    4afc:	0b000092 	bleq	4d4c <__ram_ret_data_start+0x14bc>
    4b00:	50120598 	mulspl	r2, r8, r5
    4b04:	01000009 	tsteq	r0, r9
    4b08:	00000004 	andeq	r0, r0, r4
    4b0c:	006c3306 	rsbeq	r3, ip, r6, lsl #6
    4b10:	05990b00 	ldreq	r0, [r9, #2816]	; 0xb00
    4b14:	0020c403 	eoreq	ip, r0, r3, lsl #8
    4b18:	0b041b00 	bleq	10b720 <__ram_ret_data_start+0x107e90>
    4b1c:	6f09059b 	svcvs	0x0009059b
    4b20:	2a000021 	bcs	4bac <__ram_ret_data_start+0x131c>
    4b24:	0000aed9 	ldrdeq	sl, [r0], -r9
    4b28:	13059d0b 	movwne	r9, #23819	; 0x5d0b
    4b2c:	00000983 	andeq	r0, r0, r3, lsl #19
    4b30:	00180804 	andseq	r0, r8, r4, lsl #16
    4b34:	00aedf2a 	adceq	sp, lr, sl, lsr #30
    4b38:	059e0b00 	ldreq	r0, [lr, #2816]	; 0xb00
    4b3c:	00098313 	andeq	r8, r9, r3, lsl r3
    4b40:	11070400 	tstne	r7, r0, lsl #8
    4b44:	0fee2a00 	svceq	0x00ee2a00
    4b48:	9f0b0000 	svcls	0x000b0000
    4b4c:	09770e05 	ldmdbeq	r7!, {r0, r2, r9, sl, fp}^
    4b50:	01040000 	mrseq	r0, (UNDEF: 4)
    4b54:	532b0010 			; <UNDEFINED> instruction: 0x532b0010
    4b58:	0b00574a 	bleq	1a888 <__ram_ret_data_start+0x16ff8>
    4b5c:	831305a0 	tsthi	r3, #160, 10	; 0x28000000
    4b60:	04000009 	streq	r0, [r0], #-9
    4b64:	2a000907 	bcs	6f88 <__ram_ret_data_start+0x36f8>
    4b68:	000010c4 	andeq	r1, r0, r4, asr #1
    4b6c:	0e05a10b 	mvfeqs	f2, #3.0
    4b70:	00000977 	andeq	r0, r0, r7, ror r9
    4b74:	00080104 	andeq	r0, r8, r4, lsl #2
    4b78:	0060dd2a 	rsbeq	sp, r0, sl, lsr #26
    4b7c:	05a20b00 	streq	r0, [r2, #2816]!	; 0xb00
    4b80:	00098313 	andeq	r8, r9, r3, lsl r3
    4b84:	00080400 	andeq	r0, r8, r0, lsl #8
    4b88:	bc060000 	stclt	0, cr0, [r6], {-0}
    4b8c:	0b0000ab 	bleq	4e40 <__ram_ret_data_start+0x15b0>
    4b90:	fe0305a3 	cdp2	5, 0, cr0, cr3, cr3, {5}
    4b94:	1b000020 	blne	4c1c <__ram_ret_data_start+0x138c>
    4b98:	05a50b01 	streq	r0, [r5, #2817]!	; 0xb01
    4b9c:	0021a909 	eoreq	sl, r1, r9, lsl #18
    4ba0:	4c412b00 	mcrrmi	11, 0, r2, r1, cr0
    4ba4:	a70b0043 	strge	r0, [fp, -r3, asr #32]
    4ba8:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4bac:	05010000 	streq	r0, [r1, #-0]
    4bb0:	6f2a0003 	svcvs	0x002a0003
    4bb4:	0b000091 	bleq	4e00 <__ram_ret_data_start+0x1570>
    4bb8:	501205a8 	andspl	r0, r2, r8, lsr #11
    4bbc:	01000009 	tsteq	r0, r9
    4bc0:	00000003 	andeq	r0, r0, r3
    4bc4:	005f8206 	subseq	r8, pc, r6, lsl #4
    4bc8:	05a90b00 	streq	r0, [r9, #2816]!	; 0xb00
    4bcc:	00217c03 	eoreq	r7, r1, r3, lsl #24
    4bd0:	0b011b00 	bleq	4b7d8 <__ram_ret_data_start+0x47f48>
    4bd4:	050905ab 	streq	r0, [r9, #-1451]	; 0xfffffa55
    4bd8:	2a000022 	bcs	4c68 <__ram_ret_data_start+0x13d8>
    4bdc:	00003f5a 	andeq	r3, r0, sl, asr pc
    4be0:	1205ad0b 	andne	sl, r5, #704	; 0x2c0
    4be4:	00000950 	andeq	r0, r0, r0, asr r9
    4be8:	00040401 	andeq	r0, r4, r1, lsl #8
    4bec:	00055c2a 	andeq	r5, r5, sl, lsr #24
    4bf0:	05ae0b00 	streq	r0, [lr, #2816]!	; 0xb00
    4bf4:	0009440d 	andeq	r4, r9, sp, lsl #8
    4bf8:	03010100 	movweq	r0, #4352	; 0x1100
    4bfc:	83f32a00 	mvnshi	r2, #0, 20
    4c00:	af0b0000 	svcge	0x000b0000
    4c04:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4c08:	01010000 	mrseq	r0, (UNDEF: 1)
    4c0c:	702a0002 	eorvc	r0, sl, r2
    4c10:	0b000005 	bleq	4c2c <__ram_ret_data_start+0x139c>
    4c14:	440d05b0 	strmi	r0, [sp], #-1456	; 0xfffffa50
    4c18:	01000009 	tsteq	r0, r9
    4c1c:	00000002 	andeq	r0, r0, r2
    4c20:	009da706 	addseq	sl, sp, r6, lsl #14
    4c24:	05b10b00 	ldreq	r0, [r1, #2816]!	; 0xb00
    4c28:	0021b603 	eoreq	fp, r1, r3, lsl #12
    4c2c:	0b011b00 	bleq	4b834 <__ram_ret_data_start+0x47fa4>
    4c30:	a50905b3 	strge	r0, [r9, #-1459]	; 0xfffffa4d
    4c34:	2a000022 	bcs	4cc4 <__ram_ret_data_start+0x1434>
    4c38:	00006c7b 	andeq	r6, r0, fp, ror ip
    4c3c:	1205b50b 	andne	fp, r5, #46137344	; 0x2c00000
    4c40:	00000950 	andeq	r0, r0, r0, asr r9
    4c44:	00070101 	andeq	r0, r7, r1, lsl #2
    4c48:	006c802a 	rsbeq	r8, ip, sl, lsr #32
    4c4c:	05b60b00 	ldreq	r0, [r6, #2816]!	; 0xb00
    4c50:	00095012 	andeq	r5, r9, r2, lsl r0
    4c54:	06010100 	streq	r0, [r1], -r0, lsl #2
    4c58:	6c852a00 	vstmiavs	r5, {s4-s3}
    4c5c:	b70b0000 	strlt	r0, [fp, -r0]
    4c60:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4c64:	01010000 	mrseq	r0, (UNDEF: 1)
    4c68:	8a2a0005 	bhi	a84c84 <__ram_ret_data_start+0xa813f4>
    4c6c:	0b00006c 	bleq	4e24 <__ram_ret_data_start+0x1594>
    4c70:	501205b8 			; <UNDEFINED> instruction: 0x501205b8
    4c74:	01000009 	tsteq	r0, r9
    4c78:	2a000401 	bcs	5c84 <__ram_ret_data_start+0x23f4>
    4c7c:	00006c8f 	andeq	r6, r0, pc, lsl #25
    4c80:	1205b90b 	andne	fp, r5, #180224	; 0x2c000
    4c84:	00000950 	andeq	r0, r0, r0, asr r9
    4c88:	00030101 	andeq	r0, r3, r1, lsl #2
    4c8c:	006c942a 	rsbeq	r9, ip, sl, lsr #8
    4c90:	05ba0b00 	ldreq	r0, [sl, #2816]!	; 0xb00
    4c94:	00095012 	andeq	r5, r9, r2, lsl r0
    4c98:	02010100 	andeq	r0, r1, #0, 2
    4c9c:	6c992a00 	vldmiavs	r9, {s4-s3}
    4ca0:	bb0b0000 	bllt	2c4ca8 <__ram_ret_data_start+0x2c1418>
    4ca4:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4ca8:	01010000 	mrseq	r0, (UNDEF: 1)
    4cac:	9e2a0001 	cdpls	0, 2, cr0, cr10, cr1, {0}
    4cb0:	0b00006c 	bleq	4e68 <__ram_ret_data_start+0x15d8>
    4cb4:	501205bc 			; <UNDEFINED> instruction: 0x501205bc
    4cb8:	01000009 	tsteq	r0, r9
    4cbc:	00000001 	andeq	r0, r0, r1
    4cc0:	0055fc06 	subseq	pc, r5, r6, lsl #24
    4cc4:	05bd0b00 	ldreq	r0, [sp, #2816]!	; 0xb00
    4cc8:	00221203 	eoreq	r1, r2, r3, lsl #4
    4ccc:	0b041b00 	bleq	10b8d4 <__ram_ret_data_start+0x108044>
    4cd0:	010905bf 			; <UNDEFINED> instruction: 0x010905bf
    4cd4:	2a000023 	bcs	4d68 <__ram_ret_data_start+0x14d8>
    4cd8:	00004478 	andeq	r4, r0, r8, ror r4
    4cdc:	1305c10b 	movwne	ip, #20747	; 0x510b
    4ce0:	00000983 	andeq	r0, r0, r3, lsl #19
    4ce4:	00031d04 	andeq	r1, r3, r4, lsl #26
    4ce8:	006a9b2a 	rsbeq	r9, sl, sl, lsr #22
    4cec:	05c20b00 	strbeq	r0, [r2, #2816]	; 0xb00
    4cf0:	00098313 	andeq	r8, r9, r3, lsl r3
    4cf4:	02010400 	andeq	r0, r1, #0, 8
    4cf8:	8bed2a00 	blhi	ffb4f500 <__data_end_ram_ret__+0xdfa5f500>
    4cfc:	c30b0000 	movwgt	r0, #45056	; 0xb000
    4d00:	09831305 	stmibeq	r3, {r0, r2, r8, r9, ip}
    4d04:	01040000 	mrseq	r0, (UNDEF: 4)
    4d08:	172a0001 	strne	r0, [sl, -r1]!
    4d0c:	0b000059 	bleq	4e78 <__ram_ret_data_start+0x15e8>
    4d10:	770e05c4 	strvc	r0, [lr, -r4, asr #11]
    4d14:	04000009 	streq	r0, [r0], #-9
    4d18:	00000001 	andeq	r0, r0, r1
    4d1c:	009c9006 	addseq	r9, ip, r6
    4d20:	05c50b00 	strbeq	r0, [r5, #2816]	; 0xb00
    4d24:	0022b203 	eoreq	fp, r2, r3, lsl #4
    4d28:	0b011b00 	bleq	4b930 <__ram_ret_data_start+0x480a0>
    4d2c:	4c0905c7 	cfstr32mi	mvfx0, [r9], {199}	; 0xc7
    4d30:	2a000023 	bcs	4dc4 <__ram_ret_data_start+0x1534>
    4d34:	00006054 	andeq	r6, r0, r4, asr r0
    4d38:	1205c90b 	andne	ip, r5, #180224	; 0x2c000
    4d3c:	00000950 	andeq	r0, r0, r0, asr r9
    4d40:	00020601 	andeq	r0, r2, r1, lsl #12
    4d44:	4642542b 	strbmi	r5, [r2], -fp, lsr #8
    4d48:	05ca0b00 	strbeq	r0, [sl, #2816]	; 0xb00
    4d4c:	00095012 	andeq	r5, r9, r2, lsl r0
    4d50:	01010100 	mrseq	r0, (UNDEF: 17)
    4d54:	42542b00 	subsmi	r2, r4, #0, 22
    4d58:	cb0b0045 	blgt	2c4e74 <__ram_ret_data_start+0x2c15e4>
    4d5c:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4d60:	01010000 	mrseq	r0, (UNDEF: 1)
    4d64:	06000000 	streq	r0, [r0], -r0
    4d68:	00002078 	andeq	r2, r0, r8, ror r0
    4d6c:	0305cc0b 	movweq	ip, #23563	; 0x5c0b
    4d70:	0000230e 	andeq	r2, r0, lr, lsl #6
    4d74:	ce0b011b 	mcrgt	1, 0, r0, cr11, cr11, {0}
    4d78:	23db0905 	bicscs	r0, fp, #81920	; 0x14000
    4d7c:	932a0000 			; <UNDEFINED> instruction: 0x932a0000
    4d80:	0b000055 	bleq	4edc <__ram_ret_data_start+0x164c>
    4d84:	501205d0 			; <UNDEFINED> instruction: 0x501205d0
    4d88:	01000009 	tsteq	r0, r9
    4d8c:	2a000701 	bcs	6998 <__ram_ret_data_start+0x3108>
    4d90:	000060db 	ldrdeq	r6, [r0], -fp
    4d94:	1205d10b 	andne	sp, r5, #-1073741822	; 0xc0000002
    4d98:	00000950 	andeq	r0, r0, r0, asr r9
    4d9c:	00050201 	andeq	r0, r5, r1, lsl #4
    4da0:	0095472a 	addseq	r4, r5, sl, lsr #14
    4da4:	05d20b00 	ldrbeq	r0, [r2, #2816]	; 0xb00
    4da8:	00095012 	andeq	r5, r9, r2, lsl r0
    4dac:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    4db0:	58102a00 	ldmdapl	r0, {r9, fp, sp}
    4db4:	d30b0000 	movwle	r0, #45056	; 0xb000
    4db8:	09501205 	ldmdbeq	r0, {r0, r2, r9, ip}^
    4dbc:	01010000 	mrseq	r0, (UNDEF: 1)
    4dc0:	da2a0003 	ble	a84dd4 <__ram_ret_data_start+0xa81544>
    4dc4:	0b000048 	bleq	4eec <__ram_ret_data_start+0x165c>
    4dc8:	501205d4 			; <UNDEFINED> instruction: 0x501205d4
    4dcc:	01000009 	tsteq	r0, r9
    4dd0:	2a000201 	bcs	55dc <__ram_ret_data_start+0x1d4c>
    4dd4:	00006530 	andeq	r6, r0, r0, lsr r5
    4dd8:	1205d50b 	andne	sp, r5, #46137344	; 0x2c00000
    4ddc:	00000950 	andeq	r0, r0, r0, asr r9
    4de0:	00010101 	andeq	r0, r1, r1, lsl #2
    4de4:	00652b2a 	rsbeq	r2, r5, sl, lsr #22
    4de8:	05d60b00 	ldrbeq	r0, [r6, #2816]	; 0xb00
    4dec:	00095012 	andeq	r5, r9, r2, lsl r0
    4df0:	00010100 	andeq	r0, r1, r0, lsl #2
    4df4:	54060000 	strpl	r0, [r6], #-0
    4df8:	0b00002f 	bleq	4ebc <__ram_ret_data_start+0x162c>
    4dfc:	590305d7 	stmdbpl	r3, {r0, r1, r2, r4, r6, r7, r8, sl}
    4e00:	1b000023 	blne	4e94 <__ram_ret_data_start+0x1604>
    4e04:	05d90b04 	ldrbeq	r0, [r9, #2820]	; 0xb04
    4e08:	00242609 	eoreq	r2, r4, r9, lsl #12
    4e0c:	a8a92a00 	stmiage	r9!, {r9, fp, sp}
    4e10:	db0b0000 	blle	2c4e18 <__ram_ret_data_start+0x2c1588>
    4e14:	09831305 	stmibeq	r3, {r0, r2, r8, r9, ip}
    4e18:	1d040000 	stcne	0, cr0, [r4, #-0]
    4e1c:	a52a0003 	strge	r0, [sl, #-3]!
    4e20:	0b000058 	bleq	4f88 <__ram_ret_data_start+0x16f8>
    4e24:	770e05dc 			; <UNDEFINED> instruction: 0x770e05dc
    4e28:	04000009 	streq	r0, [r0], #-9
    4e2c:	2a000102 	bcs	523c <__ram_ret_data_start+0x19ac>
    4e30:	0000acbf 			; <UNDEFINED> instruction: 0x0000acbf
    4e34:	1305dd0b 	movwne	sp, #23819	; 0x5d0b
    4e38:	00000983 	andeq	r0, r0, r3, lsl #19
    4e3c:	00000104 	andeq	r0, r0, r4, lsl #2
    4e40:	59b90600 	ldmibpl	r9!, {r9, sl}
    4e44:	de0b0000 	cdple	0, 0, cr0, cr11, cr0, {0}
    4e48:	23e80305 	mvncs	r0, #335544320	; 0x14000000
    4e4c:	021b0000 	andseq	r0, fp, #0
    4e50:	0905e00b 	stmdbeq	r5, {r0, r1, r3, sp, lr, pc}
    4e54:	00002493 	muleq	r0, r3, r4
    4e58:	00ac2a2a 	adceq	r2, ip, sl, lsr #20
    4e5c:	05e20b00 	strbeq	r0, [r2, #2816]!	; 0xb00
    4e60:	00096113 	andeq	r6, r9, r3, lsl r1
    4e64:	0a060200 	beq	18566c <__ram_ret_data_start+0x181ddc>
    4e68:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    4e6c:	e30b0000 	movw	r0, #45056	; 0xb000
    4e70:	09550e05 	ldmdbeq	r5, {r0, r2, r9, sl, fp}^
    4e74:	02020000 	andeq	r0, r2, #0
    4e78:	2e2a0008 	cdpcs	0, 2, cr0, cr10, cr8, {0}
    4e7c:	0b000056 	bleq	4fdc <__ram_ret_data_start+0x174c>
    4e80:	611305e4 	tstvs	r3, r4, ror #11
    4e84:	02000009 	andeq	r0, r0, #9
    4e88:	2a000503 	bcs	629c <__ram_ret_data_start+0x2a0c>
    4e8c:	00000fc2 	andeq	r0, r0, r2, asr #31
    4e90:	0e05e50b 	cfsh32eq	mvfx14, mvfx5, #11
    4e94:	00000955 	andeq	r0, r0, r5, asr r9
    4e98:	00040102 	andeq	r0, r4, r2, lsl #2
    4e9c:	5745542b 	strbpl	r5, [r5, -fp, lsr #8]
    4ea0:	05e60b00 	strbeq	r0, [r6, #2816]!	; 0xb00
    4ea4:	00096113 	andeq	r6, r9, r3, lsl r1
    4ea8:	00040200 	andeq	r0, r4, r0, lsl #4
    4eac:	59060000 	stmdbpl	r6, {}	; <UNPREDICTABLE>
    4eb0:	0b000075 	bleq	508c <__ram_ret_data_start+0x17fc>
    4eb4:	330305e7 	movwcc	r0, #13799	; 0x35e7
    4eb8:	1b000024 	blne	4f50 <__ram_ret_data_start+0x16c0>
    4ebc:	06850b04 	streq	r0, [r5], r4, lsl #22
    4ec0:	00251109 	eoreq	r1, r5, r9, lsl #2
    4ec4:	81d92a00 	bicshi	r2, r9, r0, lsl #20
    4ec8:	870b0000 	strhi	r0, [fp, -r0]
    4ecc:	09831306 	stmibeq	r3, {r1, r2, r8, r9, ip}
    4ed0:	03040000 	movweq	r0, #16384	; 0x4000
    4ed4:	0e2a001d 	mcreq	0, 1, r0, cr10, cr13, {0}
    4ed8:	0b000078 	bleq	50c0 <__ram_ret_data_start+0x1830>
    4edc:	83130688 	tsthi	r3, #136, 12	; 0x8800000
    4ee0:	04000009 	streq	r0, [r0], #-9
    4ee4:	2a001b02 	bcs	baf4 <__ram_ret_data_start+0x8264>
    4ee8:	00000566 	andeq	r0, r0, r6, ror #10
    4eec:	0e06890b 	vmlaeq.f16	s16, s12, s22	; <UNPREDICTABLE>
    4ef0:	00000977 	andeq	r0, r0, r7, ror r9
    4ef4:	00180304 	andseq	r0, r8, r4, lsl #6
    4ef8:	006b4a2a 	rsbeq	r4, fp, sl, lsr #20
    4efc:	068a0b00 	streq	r0, [sl], r0, lsl #22
    4f00:	00098313 	andeq	r8, r9, r3, lsl r3
    4f04:	17010400 	strne	r0, [r1, -r0, lsl #8]
    4f08:	058e2a00 	streq	r2, [lr, #2560]	; 0xa00
    4f0c:	8b0b0000 	blhi	2c4f14 <__ram_ret_data_start+0x2c1684>
    4f10:	09770e06 	ldmdbeq	r7!, {r1, r2, r9, sl, fp}^
    4f14:	16040000 	strne	r0, [r4], -r0
    4f18:	282a0001 	stmdacs	sl!, {r0}
    4f1c:	0b000076 	bleq	50fc <__ram_ret_data_start+0x186c>
    4f20:	8313068c 	tsthi	r3, #140, 12	; 0x8c00000
    4f24:	04000009 	streq	r0, [r0], #-9
    4f28:	00000001 	andeq	r0, r0, r1
    4f2c:	004a0206 	subeq	r0, sl, r6, lsl #4
    4f30:	068d0b00 	streq	r0, [sp], r0, lsl #22
    4f34:	0024a003 	eoreq	sl, r4, r3
    4f38:	0b041b00 	bleq	10bb40 <__ram_ret_data_start+0x1082b0>
    4f3c:	b109068f 	smlabblt	r9, pc, r6, r0	; <UNPREDICTABLE>
    4f40:	2a000025 	bcs	4fdc <__ram_ret_data_start+0x174c>
    4f44:	00007b65 	andeq	r7, r0, r5, ror #22
    4f48:	1306910b 	movwne	r9, #24843	; 0x610b
    4f4c:	00000983 	andeq	r0, r0, r3, lsl #19
    4f50:	001f0104 	andseq	r0, pc, r4, lsl #2
    4f54:	0023e32a 	eoreq	lr, r3, sl, lsr #6
    4f58:	06920b00 	ldreq	r0, [r2], r0, lsl #22
    4f5c:	00098313 	andeq	r8, r9, r3, lsl r3
    4f60:	1e010400 	cfcpysne	mvf0, mvf1
    4f64:	2f2a2a00 	svccs	0x002a2a00
    4f68:	930b0000 	movwls	r0, #45056	; 0xb000
    4f6c:	09831306 	stmibeq	r3, {r1, r2, r8, r9, ip}
    4f70:	01040000 	mrseq	r0, (UNDEF: 4)
    4f74:	9f2a001d 	svcls	0x002a001d
    4f78:	0b000084 	bleq	5190 <__ram_ret_data_start+0x1900>
    4f7c:	83130694 	tsthi	r3, #148, 12	; 0x9400000
    4f80:	04000009 	streq	r0, [r0], #-9
    4f84:	2a001c01 	bcs	bf90 <__ram_ret_data_start+0x8700>
    4f88:	000023da 	ldrdeq	r2, [r0], -sl
    4f8c:	1306950b 	movwne	r9, #25867	; 0x650b
    4f90:	00000983 	andeq	r0, r0, r3, lsl #19
    4f94:	001b0104 	andseq	r0, fp, r4, lsl #2
    4f98:	002f212a 	eoreq	r2, pc, sl, lsr #2
    4f9c:	06960b00 	ldreq	r0, [r6], r0, lsl #22
    4fa0:	00098313 	andeq	r8, r9, r3, lsl r3
    4fa4:	1a010400 	bne	45fac <__ram_ret_data_start+0x4271c>
    4fa8:	84962a00 	ldrhi	r2, [r6], #2560	; 0xa00
    4fac:	970b0000 	strls	r0, [fp, -r0]
    4fb0:	09831306 	stmibeq	r3, {r1, r2, r8, r9, ip}
    4fb4:	01040000 	mrseq	r0, (UNDEF: 4)
    4fb8:	7a2a0019 	bvc	a85024 <__ram_ret_data_start+0xa81794>
    4fbc:	0b000005 	bleq	4fd8 <__ram_ret_data_start+0x1748>
    4fc0:	770e0698 			; <UNDEFINED> instruction: 0x770e0698
    4fc4:	04000009 	streq	r0, [r0], #-9
    4fc8:	00000019 	andeq	r0, r0, r9, lsl r0
    4fcc:	00832106 	addeq	r2, r3, r6, lsl #2
    4fd0:	06990b00 	ldreq	r0, [r9], r0, lsl #22
    4fd4:	00251e03 	eoreq	r1, r5, r3, lsl #28
    4fd8:	0b041b00 	bleq	10bbe0 <__ram_ret_data_start+0x108350>
    4fdc:	5109069b 			; <UNDEFINED> instruction: 0x5109069b
    4fe0:	2a000026 	bcs	5080 <__ram_ret_data_start+0x17f0>
    4fe4:	00006ebe 			; <UNDEFINED> instruction: 0x00006ebe
    4fe8:	13069d0b 	movwne	r9, #27915	; 0x6d0b
    4fec:	00000983 	andeq	r0, r0, r3, lsl #19
    4ff0:	001f0104 	andseq	r0, pc, r4, lsl #2
    4ff4:	004f9e2a 	subeq	r9, pc, sl, lsr #28
    4ff8:	069e0b00 	ldreq	r0, [lr], r0, lsl #22
    4ffc:	00098313 	andeq	r8, r9, r3, lsl r3
    5000:	1e010400 	cfcpysne	mvf0, mvf1
    5004:	59f62a00 	ldmibpl	r6!, {r9, fp, sp}^
    5008:	9f0b0000 	svcls	0x000b0000
    500c:	09831306 	stmibeq	r3, {r1, r2, r8, r9, ip}
    5010:	01040000 	mrseq	r0, (UNDEF: 4)
    5014:	ec2a001d 	stc	0, cr0, [sl], #-116	; 0xffffff8c
    5018:	0b000018 	bleq	5080 <__ram_ret_data_start+0x17f0>
    501c:	831306a0 	tsthi	r3, #160, 12	; 0xa000000
    5020:	04000009 	streq	r0, [r0], #-9
    5024:	2a001c01 	bcs	c030 <__ram_ret_data_start+0x87a0>
    5028:	00004f96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
    502c:	1306a10b 	movwne	sl, #24843	; 0x610b
    5030:	00000983 	andeq	r0, r0, r3, lsl #19
    5034:	001b0104 	andseq	r0, fp, r4, lsl #2
    5038:	0059ee2a 	subseq	lr, r9, sl, lsr #28
    503c:	06a20b00 	strteq	r0, [r2], r0, lsl #22
    5040:	00098313 	andeq	r8, r9, r3, lsl r3
    5044:	1a010400 	bne	4604c <__ram_ret_data_start+0x427bc>
    5048:	18e42a00 	stmiane	r4!, {r9, fp, sp}^
    504c:	a30b0000 	movwge	r0, #45056	; 0xb000
    5050:	09831306 	stmibeq	r3, {r1, r2, r8, r9, ip}
    5054:	01040000 	mrseq	r0, (UNDEF: 4)
    5058:	7a2a0019 	bvc	a850c4 <__ram_ret_data_start+0xa81834>
    505c:	0b000005 	bleq	5078 <__ram_ret_data_start+0x17e8>
    5060:	770e06a4 	strvc	r0, [lr, -r4, lsr #13]
    5064:	04000009 	streq	r0, [r0], #-9
    5068:	00000019 	andeq	r0, r0, r9, lsl r0
    506c:	00670f06 	rsbeq	r0, r7, r6, lsl #30
    5070:	06a50b00 	strteq	r0, [r5], r0, lsl #22
    5074:	0025be03 	eoreq	fp, r5, r3, lsl #28
    5078:	0b041b00 	bleq	10bc80 <__ram_ret_data_start+0x1083f0>
    507c:	020906a7 	andeq	r0, r9, #175112192	; 0xa700000
    5080:	2a000027 	bcs	5124 <__ram_ret_data_start+0x1894>
    5084:	0000850f 	andeq	r8, r0, pc, lsl #10
    5088:	1306a90b 	movwne	sl, #26891	; 0x690b
    508c:	00000983 	andeq	r0, r0, r3, lsl #19
    5090:	001f0104 	andseq	r0, pc, r4, lsl #2
    5094:	0081092a 	addeq	r0, r1, sl, lsr #18
    5098:	06aa0b00 	strteq	r0, [sl], r0, lsl #22
    509c:	00098313 	andeq	r8, r9, r3, lsl r3
    50a0:	1e010400 	cfcpysne	mvf0, mvf1
    50a4:	8bc72a00 	blhi	ff1cf8ac <__data_end_ram_ret__+0xdf0df8ac>
    50a8:	ab0b0000 	blge	2c50b0 <__ram_ret_data_start+0x2c1820>
    50ac:	09831306 	stmibeq	r3, {r1, r2, r8, r9, ip}
    50b0:	01040000 	mrseq	r0, (UNDEF: 4)
    50b4:	672a001d 			; <UNDEFINED> instruction: 0x672a001d
    50b8:	0b000049 	bleq	51e4 <__ram_ret_data_start+0x1954>
    50bc:	831306ac 	tsthi	r3, #172, 12	; 0xac00000
    50c0:	04000009 	streq	r0, [r0], #-9
    50c4:	2a001c01 	bcs	c0d0 <__ram_ret_data_start+0x8840>
    50c8:	00003c80 	andeq	r3, r0, r0, lsl #25
    50cc:	1306ad0b 	movwne	sl, #27915	; 0x6d0b
    50d0:	00000983 	andeq	r0, r0, r3, lsl #19
    50d4:	001b0104 	andseq	r0, fp, r4, lsl #2
    50d8:	008bbf2a 	addeq	fp, fp, sl, lsr #30
    50dc:	06ae0b00 	strteq	r0, [lr], r0, lsl #22
    50e0:	00098313 	andeq	r8, r9, r3, lsl r3
    50e4:	1a010400 	bne	460ec <__ram_ret_data_start+0x4285c>
    50e8:	495f2a00 	ldmdbmi	pc, {r9, fp, sp}^	; <UNPREDICTABLE>
    50ec:	af0b0000 	svcge	0x000b0000
    50f0:	09831306 	stmibeq	r3, {r1, r2, r8, r9, ip}
    50f4:	01040000 	mrseq	r0, (UNDEF: 4)
    50f8:	f32a0019 	vqadd.u32	d0, d10, d9
    50fc:	0b00007d 	bleq	52f8 <__ram_ret_data_start+0x1a68>
    5100:	831306b0 	tsthi	r3, #176, 12	; 0xb000000
    5104:	04000009 	streq	r0, [r0], #-9
    5108:	2a001702 	bcs	ad18 <__ram_ret_data_start+0x7488>
    510c:	0000058e 	andeq	r0, r0, lr, lsl #11
    5110:	0e06b10b 	mvfeqs	f3, #3.0
    5114:	00000977 	andeq	r0, r0, r7, ror r9
    5118:	00001704 	andeq	r1, r0, r4, lsl #14
    511c:	32840600 	addcc	r0, r4, #0, 12
    5120:	b20b0000 	andlt	r0, fp, #0
    5124:	265e0306 	ldrbcs	r0, [lr], -r6, lsl #6
    5128:	041b0000 	ldreq	r0, [fp], #-0
    512c:	0906b40b 	stmdbeq	r6, {r0, r1, r3, sl, ip, sp, pc}
    5130:	0000273b 	andeq	r2, r0, fp, lsr r7
    5134:	004e452b 	subeq	r4, lr, fp, lsr #10
    5138:	1306b60b 	movwne	fp, #26123	; 0x660b
    513c:	00000983 	andeq	r0, r0, r3, lsl #19
    5140:	001f0104 	andseq	r0, pc, r4, lsl #2
    5144:	00053a2a 	andeq	r3, r5, sl, lsr #20
    5148:	06b70b00 	ldrteq	r0, [r7], r0, lsl #22
    514c:	0009770e 	andeq	r7, r9, lr, lsl #14
    5150:	001f0400 	andseq	r0, pc, r0, lsl #8
    5154:	e3060000 	movw	r0, #24576	; 0x6000
    5158:	0b000055 	bleq	52b4 <__ram_ret_data_start+0x1a24>
    515c:	0f0306b8 	svceq	0x000306b8
    5160:	1b000027 	blne	5204 <__ram_ret_data_start+0x1974>
    5164:	06ba0b04 	ldrteq	r0, [sl], r4, lsl #22
    5168:	00279709 	eoreq	r9, r7, r9, lsl #14
    516c:	47532a00 	ldrbmi	r2, [r3, -r0, lsl #20]
    5170:	bc0b0000 	stclt	0, cr0, [fp], {-0}
    5174:	09831306 	stmibeq	r3, {r1, r2, r8, r9, ip}
    5178:	04040000 	streq	r0, [r4], #-0
    517c:	5c2a001c 	stcpl	0, cr0, [sl], #-112	; 0xffffff90
    5180:	0b000005 	bleq	519c <__ram_ret_data_start+0x190c>
    5184:	770e06bd 			; <UNDEFINED> instruction: 0x770e06bd
    5188:	04000009 	streq	r0, [r0], #-9
    518c:	2a00100c 	bcs	91c4 <__ram_ret_data_start+0x5934>
    5190:	00001dc8 	andeq	r1, r0, r8, asr #27
    5194:	1306be0b 	movwne	fp, #28171	; 0x6e0b
    5198:	00000983 	andeq	r0, r0, r3, lsl #19
    519c:	000c0404 	andeq	r0, ip, r4, lsl #8
    51a0:	00001d2a 	andeq	r1, r0, sl, lsr #26
    51a4:	06bf0b00 	ldrteq	r0, [pc], r0, lsl #22
    51a8:	0009770e 	andeq	r7, r9, lr, lsl #14
    51ac:	000c0400 	andeq	r0, ip, r0, lsl #8
    51b0:	1a060000 	bne	1851b8 <__ram_ret_data_start+0x181928>
    51b4:	0b000021 	bleq	5240 <__ram_ret_data_start+0x19b0>
    51b8:	480306c0 	stmdami	r3, {r6, r7, r9, sl}
    51bc:	1b000027 	blne	5260 <__ram_ret_data_start+0x19d0>
    51c0:	06c20b04 	strbeq	r0, [r2], r4, lsl #22
    51c4:	0027f209 	eoreq	pc, r7, r9, lsl #4
    51c8:	43542b00 	cmpmi	r4, #0, 22
    51cc:	06c40b00 	strbeq	r0, [r4], r0, lsl #22
    51d0:	00098313 	andeq	r8, r9, r3, lsl r3
    51d4:	1c040400 	cfstrsne	mvf0, [r4], {-0}
    51d8:	055c2a00 	ldrbeq	r2, [ip, #-2560]	; 0xfffff600
    51dc:	c50b0000 	strgt	r0, [fp, #-0]
    51e0:	09770e06 	ldmdbeq	r7!, {r1, r2, r9, sl, fp}^
    51e4:	0c040000 	stceq	0, cr0, [r4], {-0}
    51e8:	422b0010 	eormi	r0, fp, #16
    51ec:	0b004354 	bleq	15f44 <__ram_ret_data_start+0x126b4>
    51f0:	831306c6 	tsthi	r3, #207618048	; 0xc600000
    51f4:	04000009 	streq	r0, [r0], #-9
    51f8:	2a000c04 	bcs	8210 <__ram_ret_data_start+0x4980>
    51fc:	0000001d 	andeq	r0, r0, sp, lsl r0
    5200:	0e06c70b 	cdpeq	7, 0, cr12, cr6, cr11, {0}
    5204:	00000977 	andeq	r0, r0, r7, ror r9
    5208:	00000c04 	andeq	r0, r0, r4, lsl #24
    520c:	892e0600 	stmdbhi	lr!, {r9, sl}
    5210:	c80b0000 	stmdagt	fp, {}	; <UNPREDICTABLE>
    5214:	27a40306 	strcs	r0, [r4, r6, lsl #6]!
    5218:	041b0000 	ldreq	r0, [fp], #-0
    521c:	0906ca0b 	stmdbeq	r6, {r0, r1, r3, r9, fp, lr, pc}
    5220:	0000284e 	andeq	r2, r0, lr, asr #16
    5224:	0047502a 	subeq	r5, r7, sl, lsr #32
    5228:	06cc0b00 	strbeq	r0, [ip], r0, lsl #22
    522c:	00098313 	andeq	r8, r9, r3, lsl r3
    5230:	1c040400 	cfstrsne	mvf0, [r4], {-0}
    5234:	055c2a00 	ldrbeq	r2, [ip, #-2560]	; 0xfffff600
    5238:	cd0b0000 	stcgt	0, cr0, [fp, #-0]
    523c:	09770e06 	ldmdbeq	r7!, {r1, r2, r9, sl, fp}^
    5240:	0c040000 	stceq	0, cr0, [r4], {-0}
    5244:	c52a0010 	strgt	r0, [sl, #-16]!
    5248:	0b00001d 	bleq	52c4 <__ram_ret_data_start+0x1a34>
    524c:	831306ce 	tsthi	r3, #216006656	; 0xce00000
    5250:	04000009 	streq	r0, [r0], #-9
    5254:	2a000c04 	bcs	826c <__ram_ret_data_start+0x49dc>
    5258:	0000001d 	andeq	r0, r0, sp, lsl r0
    525c:	0e06cf0b 	cdpeq	15, 0, cr12, cr6, cr11, {0}
    5260:	00000977 	andeq	r0, r0, r7, ror r9
    5264:	00000c04 	andeq	r0, r0, r4, lsl #24
    5268:	3c350600 	ldccc	6, cr0, [r5], #-0
    526c:	d00b0000 	andle	r0, fp, r0
    5270:	27ff0306 	ldrbcs	r0, [pc, r6, lsl #6]!
    5274:	041b0000 	ldreq	r0, [fp], #-0
    5278:	0906d20b 	stmdbeq	r6, {r0, r1, r3, r9, ip, lr, pc}
    527c:	000028aa 	andeq	r2, r0, sl, lsr #17
    5280:	0032a52a 	eorseq	sl, r2, sl, lsr #10
    5284:	06d40b00 	ldrbeq	r0, [r4], r0, lsl #22
    5288:	00098313 	andeq	r8, r9, r3, lsl r3
    528c:	1c040400 	cfstrsne	mvf0, [r4], {-0}
    5290:	055c2a00 	ldrbeq	r2, [ip, #-2560]	; 0xfffff600
    5294:	d50b0000 	strle	r0, [fp, #-0]
    5298:	09770e06 	ldmdbeq	r7!, {r1, r2, r9, sl, fp}^
    529c:	0c040000 	stceq	0, cr0, [r4], {-0}
    52a0:	662a0010 			; <UNDEFINED> instruction: 0x662a0010
    52a4:	0b00001f 	bleq	5328 <__ram_ret_data_start+0x1a98>
    52a8:	831306d6 	tsthi	r3, #224395264	; 0xd600000
    52ac:	04000009 	streq	r0, [r0], #-9
    52b0:	2a000c04 	bcs	82c8 <__ram_ret_data_start+0x4a38>
    52b4:	0000001d 	andeq	r0, r0, sp, lsl r0
    52b8:	0e06d70b 	cdpeq	7, 0, cr13, cr6, cr11, {0}
    52bc:	00000977 	andeq	r0, r0, r7, ror r9
    52c0:	00000c04 	andeq	r0, r0, r4, lsl #24
    52c4:	a4020600 	strge	r0, [r2], #-1536	; 0xfffffa00
    52c8:	d80b0000 	stmdale	fp, {}	; <UNPREDICTABLE>
    52cc:	285b0306 	ldmdacs	fp, {r1, r2, r8, r9}^
    52d0:	041b0000 	ldreq	r0, [fp], #-0
    52d4:	0906da0b 	stmdbeq	r6, {r0, r1, r3, r9, fp, ip, lr, pc}
    52d8:	00002906 	andeq	r2, r0, r6, lsl #18
    52dc:	00870f2a 	addeq	r0, r7, sl, lsr #30
    52e0:	06dc0b00 	ldrbeq	r0, [ip], r0, lsl #22
    52e4:	00098313 	andeq	r8, r9, r3, lsl r3
    52e8:	1c040400 	cfstrsne	mvf0, [r4], {-0}
    52ec:	055c2a00 	ldrbeq	r2, [ip, #-2560]	; 0xfffff600
    52f0:	dd0b0000 	stcle	0, cr0, [fp, #-0]
    52f4:	09770e06 	ldmdbeq	r7!, {r1, r2, r9, sl, fp}^
    52f8:	0c040000 	stceq	0, cr0, [r4], {-0}
    52fc:	c72a0010 			; <UNDEFINED> instruction: 0xc72a0010
    5300:	0b00005d 	bleq	547c <__ram_ret_data_start+0x1bec>
    5304:	831306de 	tsthi	r3, #232783872	; 0xde00000
    5308:	04000009 	streq	r0, [r0], #-9
    530c:	2a000c04 	bcs	8324 <__ram_ret_data_start+0x4a94>
    5310:	0000001d 	andeq	r0, r0, sp, lsl r0
    5314:	0e06df0b 	cdpeq	15, 0, cr13, cr6, cr11, {0}
    5318:	00000977 	andeq	r0, r0, r7, ror r9
    531c:	00000c04 	andeq	r0, r0, r4, lsl #24
    5320:	55b00600 	ldrpl	r0, [r0, #1536]!	; 0x600
    5324:	e00b0000 	and	r0, fp, r0
    5328:	28b70306 	ldmcs	r7!, {r1, r2, r8, r9}
    532c:	041b0000 	ldreq	r0, [fp], #-0
    5330:	0906e20b 	stmdbeq	r6, {r0, r1, r3, r9, sp, lr, pc}
    5334:	00002962 	andeq	r2, r0, r2, ror #18
    5338:	001f602a 	andseq	r6, pc, sl, lsr #32
    533c:	06e40b00 	strbteq	r0, [r4], r0, lsl #22
    5340:	00098313 	andeq	r8, r9, r3, lsl r3
    5344:	1c040400 	cfstrsne	mvf0, [r4], {-0}
    5348:	055c2a00 	ldrbeq	r2, [ip, #-2560]	; 0xfffff600
    534c:	e50b0000 	str	r0, [fp, #-0]
    5350:	09770e06 	ldmdbeq	r7!, {r1, r2, r9, sl, fp}^
    5354:	0c040000 	stceq	0, cr0, [r4], {-0}
    5358:	972a0010 			; <UNDEFINED> instruction: 0x972a0010
    535c:	0b00007b 	bleq	5550 <__ram_ret_data_start+0x1cc0>
    5360:	831306e6 	tsthi	r3, #241172480	; 0xe600000
    5364:	04000009 	streq	r0, [r0], #-9
    5368:	2a000c04 	bcs	8380 <__ram_ret_data_start+0x4af0>
    536c:	0000001d 	andeq	r0, r0, sp, lsl r0
    5370:	0e06e70b 	cdpeq	7, 0, cr14, cr6, cr11, {0}
    5374:	00000977 	andeq	r0, r0, r7, ror r9
    5378:	00000c04 	andeq	r0, r0, r4, lsl #24
    537c:	27310600 	ldrcs	r0, [r1, -r0, lsl #12]!
    5380:	e80b0000 	stmda	fp, {}	; <UNPREDICTABLE>
    5384:	29130306 	ldmdbcs	r3, {r1, r2, r8, r9}
    5388:	041b0000 	ldreq	r0, [fp], #-0
    538c:	0906ea0b 	stmdbeq	r6, {r0, r1, r3, r9, fp, sp, lr, pc}
    5390:	0000299c 	muleq	r0, ip, r9
    5394:	00185e2a 	andseq	r5, r8, sl, lsr #28
    5398:	06ec0b00 	strbteq	r0, [ip], r0, lsl #22
    539c:	00098313 	andeq	r8, r9, r3, lsl r3
    53a0:	1c040400 	cfstrsne	mvf0, [r4], {-0}
    53a4:	055c2a00 	ldrbeq	r2, [ip, #-2560]	; 0xfffff600
    53a8:	ed0b0000 	stc	0, cr0, [fp, #-0]
    53ac:	09770e06 	ldmdbeq	r7!, {r1, r2, r9, sl, fp}^
    53b0:	1c040000 	stcne	0, cr0, [r4], {-0}
    53b4:	06000000 	streq	r0, [r0], -r0
    53b8:	00003005 	andeq	r3, r0, r5
    53bc:	0306ee0b 	movweq	lr, #28171	; 0x6e0b
    53c0:	0000296f 	andeq	r2, r0, pc, ror #18
    53c4:	f00b041b 			; <UNDEFINED> instruction: 0xf00b041b
    53c8:	2a090906 	bcs	2477e8 <__ram_ret_data_start+0x243f58>
    53cc:	8b2a0000 	blhi	a853d4 <__ram_ret_data_start+0xa81b44>
    53d0:	0b000066 	bleq	5570 <__ram_ret_data_start+0x1ce0>
    53d4:	831306f2 	tsthi	r3, #253755392	; 0xf200000
    53d8:	04000009 	streq	r0, [r0], #-9
    53dc:	2a001f01 	bcs	cfe8 <__ram_ret_data_start+0x9758>
    53e0:	00008af2 	strdeq	r8, [r0], -r2
    53e4:	1306f30b 	movwne	pc, #25355	; 0x630b	; <UNPREDICTABLE>
    53e8:	00000983 	andeq	r0, r0, r3, lsl #19
    53ec:	001e0104 	andseq	r0, lr, r4, lsl #2
    53f0:	0006262a 	andeq	r2, r6, sl, lsr #12
    53f4:	06f40b00 	ldrbteq	r0, [r4], r0, lsl #22
    53f8:	0009770e 	andeq	r7, r9, lr, lsl #14
    53fc:	100e0400 	andne	r0, lr, r0, lsl #8
    5400:	9df42a00 			; <UNDEFINED> instruction: 0x9df42a00
    5404:	f50b0000 			; <UNDEFINED> instruction: 0xf50b0000
    5408:	09831306 	stmibeq	r3, {r1, r2, r8, r9, ip}
    540c:	04040000 	streq	r0, [r4], #-0
    5410:	1d2a000c 	stcne	0, cr0, [sl, #-48]!	; 0xffffffd0
    5414:	0b000000 	bleq	541c <__ram_ret_data_start+0x1b8c>
    5418:	770e06f6 			; <UNDEFINED> instruction: 0x770e06f6
    541c:	04000009 	streq	r0, [r0], #-9
    5420:	0000000c 	andeq	r0, r0, ip
    5424:	009f1e06 	addseq	r1, pc, r6, lsl #28
    5428:	06f70b00 	ldrbteq	r0, [r7], r0, lsl #22
    542c:	0029a903 	eoreq	sl, r9, r3, lsl #18
    5430:	0b041b00 	bleq	10c038 <__ram_ret_data_start+0x1087a8>
    5434:	ba0906f9 	blt	247020 <__ram_ret_data_start+0x243790>
    5438:	2a00002a 	bcs	54e8 <__ram_ret_data_start+0x1c58>
    543c:	00001f22 	andeq	r1, r0, r2, lsr #30
    5440:	1306fb0b 	movwne	pc, #27403	; 0x6b0b	; <UNPREDICTABLE>
    5444:	00000983 	andeq	r0, r0, r3, lsl #19
    5448:	001f0104 	andseq	r0, pc, r4, lsl #2
    544c:	0093952a 	addseq	r9, r3, sl, lsr #10
    5450:	06fc0b00 	ldrbteq	r0, [ip], r0, lsl #22
    5454:	00098313 	andeq	r8, r9, r3, lsl r3
    5458:	1e010400 	cfcpysne	mvf0, mvf1
    545c:	06262a00 	strteq	r2, [r6], -r0, lsl #20
    5460:	fd0b0000 	stc2	0, cr0, [fp, #-0]
    5464:	09770e06 	ldmdbeq	r7!, {r1, r2, r9, sl, fp}^
    5468:	06040000 	streq	r0, [r4], -r0
    546c:	4b2a0018 	blmi	a854d4 <__ram_ret_data_start+0xa81c44>
    5470:	0b00004a 	bleq	55a0 <__ram_ret_data_start+0x1d10>
    5474:	831306fe 	tsthi	r3, #266338304	; 0xfe00000
    5478:	04000009 	streq	r0, [r0], #-9
    547c:	2a001404 	bcs	a494 <__ram_ret_data_start+0x6c04>
    5480:	00000fcd 	andeq	r0, r0, sp, asr #31
    5484:	0e06ff0b 	cdpeq	15, 0, cr15, cr6, cr11, {0}
    5488:	00000977 	andeq	r0, r0, r7, ror r9
    548c:	00100404 	andseq	r0, r0, r4, lsl #8
    5490:	00446a2a 	subeq	r6, r4, sl, lsr #20
    5494:	07000b00 	streq	r0, [r0, -r0, lsl #22]
    5498:	00098313 	andeq	r8, r9, r3, lsl r3
    549c:	0e020400 	cfcpyseq	mvf0, mvf2
    54a0:	38c02a00 	stmiacc	r0, {r9, fp, sp}^
    54a4:	010b0000 	mrseq	r0, (UNDEF: 11)
    54a8:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    54ac:	02040000 	andeq	r0, r4, #0
    54b0:	ad2a000c 	stcge	0, cr0, [sl, #-48]!	; 0xffffffd0
    54b4:	0b000044 	bleq	55cc <__ram_ret_data_start+0x1d3c>
    54b8:	83130702 	tsthi	r3, #524288	; 0x80000
    54bc:	04000009 	streq	r0, [r0], #-9
    54c0:	2a000a02 	bcs	7cd0 <__ram_ret_data_start+0x4440>
    54c4:	000010b9 	strheq	r1, [r0], -r9
    54c8:	0e07030b 	cdpeq	3, 0, cr0, cr7, cr11, {0}
    54cc:	00000977 	andeq	r0, r0, r7, ror r9
    54d0:	00000a04 	andeq	r0, r0, r4, lsl #20
    54d4:	7d940600 	ldcvc	6, cr0, [r4]
    54d8:	040b0000 	streq	r0, [fp], #-0
    54dc:	2a160307 	bcs	586100 <__ram_ret_data_start+0x582870>
    54e0:	041b0000 	ldreq	r0, [fp], #-0
    54e4:	0907060b 	stmdbeq	r7, {r0, r1, r3, r9, sl}
    54e8:	00002b05 	andeq	r2, r0, r5, lsl #22
    54ec:	00891e2a 	addeq	r1, r9, sl, lsr #28
    54f0:	07080b00 	streq	r0, [r8, -r0, lsl #22]
    54f4:	00098313 	andeq	r8, r9, r3, lsl r3
    54f8:	160a0400 	strne	r0, [sl], -r0, lsl #8
    54fc:	0fb72a00 	svceq	0x00b72a00
    5500:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    5504:	09770e07 	ldmdbeq	r7!, {r0, r1, r2, r9, sl, fp}^
    5508:	06040000 	streq	r0, [r4], -r0
    550c:	432b0010 			; <UNDEFINED> instruction: 0x432b0010
    5510:	0b00544e 	bleq	1a650 <__ram_ret_data_start+0x16dc0>
    5514:	8313070a 	tsthi	r3, #2621440	; 0x280000
    5518:	04000009 	streq	r0, [r0], #-9
    551c:	00000010 	andeq	r0, r0, r0, lsl r0
    5520:	006cf106 	rsbeq	pc, ip, r6, lsl #2
    5524:	070b0b00 	streq	r0, [fp, -r0, lsl #22]
    5528:	002ac703 	eoreq	ip, sl, r3, lsl #14
    552c:	0b041b00 	bleq	10c134 <__ram_ret_data_start+0x1088a4>
    5530:	6109070d 	tstvs	r9, sp, lsl #14
    5534:	2a00002b 	bcs	55e8 <__ram_ret_data_start+0x1d58>
    5538:	00006b73 	andeq	r6, r0, r3, ror fp
    553c:	13070f0b 	movwne	r0, #32523	; 0x7f0b
    5540:	00000983 	andeq	r0, r0, r3, lsl #19
    5544:	00160a04 	andseq	r0, r6, r4, lsl #20
    5548:	000fb72a 	andeq	fp, pc, sl, lsr #14
    554c:	07100b00 	ldreq	r0, [r0, -r0, lsl #22]
    5550:	0009770e 	andeq	r7, r9, lr, lsl #14
    5554:	10060400 	andne	r0, r6, r0, lsl #8
    5558:	2de22a00 			; <UNDEFINED> instruction: 0x2de22a00
    555c:	110b0000 	mrsne	r0, (UNDEF: 11)
    5560:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5564:	0a040000 	beq	10556c <__ram_ret_data_start+0x101cdc>
    5568:	5b2a0006 	blpl	a85588 <__ram_ret_data_start+0xa81cf8>
    556c:	0b000000 	bleq	5574 <__ram_ret_data_start+0x1ce4>
    5570:	770e0712 	smladvc	lr, r2, r7, r0
    5574:	04000009 	streq	r0, [r0], #-9
    5578:	00000006 	andeq	r0, r0, r6
    557c:	0020dc06 	eoreq	sp, r0, r6, lsl #24
    5580:	07130b00 	ldreq	r0, [r3, -r0, lsl #22]
    5584:	002b1203 	eoreq	r1, fp, r3, lsl #4
    5588:	0b041b00 	bleq	10c190 <__ram_ret_data_start+0x108900>
    558c:	bd090715 	stclt	7, cr0, [r9, #-84]	; 0xffffffac
    5590:	2a00002b 	bcs	5644 <__ram_ret_data_start+0x1db4>
    5594:	0000269d 	muleq	r0, sp, r6
    5598:	1307170b 	movwne	r1, #30475	; 0x770b
    559c:	00000983 	andeq	r0, r0, r3, lsl #19
    55a0:	00160a04 	andseq	r0, r6, r4, lsl #20
    55a4:	000fb72a 	andeq	fp, pc, sl, lsr #14
    55a8:	07180b00 	ldreq	r0, [r8, -r0, lsl #22]
    55ac:	0009770e 	andeq	r7, r9, lr, lsl #14
    55b0:	10060400 	andne	r0, r6, r0, lsl #8
    55b4:	94982a00 	ldrls	r2, [r8], #2560	; 0xa00
    55b8:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    55bc:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    55c0:	0a040000 	beq	1055c8 <__ram_ret_data_start+0x101d38>
    55c4:	5b2a0006 	blpl	a855e4 <__ram_ret_data_start+0xa81d54>
    55c8:	0b000000 	bleq	55d0 <__ram_ret_data_start+0x1d40>
    55cc:	770e071a 	smladvc	lr, sl, r7, r0
    55d0:	04000009 	streq	r0, [r0], #-9
    55d4:	00000006 	andeq	r0, r0, r6
    55d8:	00a6b706 	adceq	fp, r6, r6, lsl #14
    55dc:	071b0b00 	ldreq	r0, [fp, -r0, lsl #22]
    55e0:	002b6e03 	eoreq	r6, fp, r3, lsl #28
    55e4:	0b041b00 	bleq	10c1ec <__ram_ret_data_start+0x10895c>
    55e8:	f709071d 			; <UNDEFINED> instruction: 0xf709071d
    55ec:	2a00002b 	bcs	56a0 <__ram_ret_data_start+0x1e10>
    55f0:	00001980 	andeq	r1, r0, r0, lsl #19
    55f4:	13071f0b 	movwne	r1, #32523	; 0x7f0b
    55f8:	00000983 	andeq	r0, r0, r3, lsl #19
    55fc:	000c1404 	andeq	r1, ip, r4, lsl #8
    5600:	0069112a 	rsbeq	r1, r9, sl, lsr #2
    5604:	07200b00 	streq	r0, [r0, -r0, lsl #22]!
    5608:	00098313 	andeq	r8, r9, r3, lsl r3
    560c:	000c0400 	andeq	r0, ip, r0, lsl #8
    5610:	39060000 	stmdbcc	r6, {}	; <UNPREDICTABLE>
    5614:	0b00005f 	bleq	5798 <__ram_ret_data_start+0x1f08>
    5618:	ca030721 	bgt	c72a4 <__ram_ret_data_start+0xc3a14>
    561c:	1b00002b 	blne	56d0 <__ram_ret_data_start+0x1e40>
    5620:	07230b04 	streq	r0, [r3, -r4, lsl #22]!
    5624:	002c3109 	eoreq	r3, ip, r9, lsl #2
    5628:	52dc2a00 	sbcspl	r2, ip, #0, 20
    562c:	250b0000 	strcs	r0, [fp, #-0]
    5630:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5634:	14040000 	strne	r0, [r4], #-0
    5638:	832a000c 			; <UNDEFINED> instruction: 0x832a000c
    563c:	0b000054 	bleq	5794 <__ram_ret_data_start+0x1f04>
    5640:	83130726 	tsthi	r3, #9961472	; 0x980000
    5644:	04000009 	streq	r0, [r0], #-9
    5648:	0000000c 	andeq	r0, r0, ip
    564c:	00402706 	subeq	r2, r0, r6, lsl #14
    5650:	07270b00 	streq	r0, [r7, -r0, lsl #22]!
    5654:	002c0403 	eoreq	r0, ip, r3, lsl #8
    5658:	0b041b00 	bleq	10c260 <__ram_ret_data_start+0x1089d0>
    565c:	6b090729 	blvs	247308 <__ram_ret_data_start+0x243a78>
    5660:	2a00002c 	bcs	5718 <__ram_ret_data_start+0x1e88>
    5664:	00005331 	andeq	r5, r0, r1, lsr r3
    5668:	13072b0b 	movwne	r2, #31499	; 0x7b0b
    566c:	00000983 	andeq	r0, r0, r3, lsl #19
    5670:	000c1404 	andeq	r1, ip, r4, lsl #8
    5674:	008a622a 	addeq	r6, sl, sl, lsr #4
    5678:	072c0b00 	streq	r0, [ip, -r0, lsl #22]!
    567c:	00098313 	andeq	r8, r9, r3, lsl r3
    5680:	000c0400 	andeq	r0, ip, r0, lsl #8
    5684:	6b060000 	blvs	18568c <__ram_ret_data_start+0x181dfc>
    5688:	0b00001a 	bleq	56f8 <__ram_ret_data_start+0x1e68>
    568c:	3e03072d 	cdpcc	7, 0, cr0, cr3, cr13, {1}
    5690:	1b00002c 	blne	5748 <__ram_ret_data_start+0x1eb8>
    5694:	072f0b04 	streq	r0, [pc, -r4, lsl #22]!
    5698:	002ca509 	eoreq	sl, ip, r9, lsl #10
    569c:	8d672a00 	vstmdbhi	r7!, {s5-s4}
    56a0:	310b0000 	mrscc	r0, (UNDEF: 11)
    56a4:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    56a8:	14040000 	strne	r0, [r4], #-0
    56ac:	672a000c 	strvs	r0, [sl, -ip]!
    56b0:	0b00008f 	bleq	58f4 <__ram_ret_data_start+0x2064>
    56b4:	83130732 	tsthi	r3, #13107200	; 0xc80000
    56b8:	04000009 	streq	r0, [r0], #-9
    56bc:	0000000c 	andeq	r0, r0, ip
    56c0:	00462906 	subeq	r2, r6, r6, lsl #18
    56c4:	07330b00 	ldreq	r0, [r3, -r0, lsl #22]!
    56c8:	002c7803 	eoreq	r7, ip, r3, lsl #16
    56cc:	0b041b00 	bleq	10c2d4 <__ram_ret_data_start+0x108a44>
    56d0:	df090735 	svcle	0x00090735
    56d4:	2a00002c 	bcs	578c <__ram_ret_data_start+0x1efc>
    56d8:	00000530 	andeq	r0, r0, r0, lsr r5
    56dc:	0e07370b 	cdpeq	7, 0, cr3, cr7, cr11, {0}
    56e0:	00000977 	andeq	r0, r0, r7, ror r9
    56e4:	001e0204 	andseq	r0, lr, r4, lsl #4
    56e8:	504c4c2b 	subpl	r4, ip, fp, lsr #24
    56ec:	07380b00 	ldreq	r0, [r8, -r0, lsl #22]!
    56f0:	00098313 	andeq	r8, r9, r3, lsl r3
    56f4:	001e0400 	andseq	r0, lr, r0, lsl #8
    56f8:	f0060000 			; <UNDEFINED> instruction: 0xf0060000
    56fc:	0b00005c 	bleq	5874 <__ram_ret_data_start+0x1fe4>
    5700:	b2030739 	andlt	r0, r3, #14942208	; 0xe40000
    5704:	1b00002c 	blne	57bc <__ram_ret_data_start+0x1f2c>
    5708:	073b0b04 	ldreq	r0, [fp, -r4, lsl #22]!
    570c:	002db109 	eoreq	fp, sp, r9, lsl #2
    5710:	238b2a00 	orrcs	r2, fp, #0, 20
    5714:	3d0b0000 	stccc	0, cr0, [fp, #-0]
    5718:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    571c:	02040000 	andeq	r0, r4, #0
    5720:	522a001e 	eorpl	r0, sl, #30
    5724:	0b00007e 	bleq	5924 <__ram_ret_data_start+0x2094>
    5728:	8313073e 	tsthi	r3, #16252928	; 0xf80000
    572c:	04000009 	streq	r0, [r0], #-9
    5730:	2a001c02 	bcs	c740 <__ram_ret_data_start+0x8eb0>
    5734:	00001cba 			; <UNDEFINED> instruction: 0x00001cba
    5738:	13073f0b 	movwne	r3, #32523	; 0x7f0b
    573c:	00000983 	andeq	r0, r0, r3, lsl #19
    5740:	001b0104 	andseq	r0, fp, r4, lsl #2
    5744:	00a2332a 	adceq	r3, r2, sl, lsr #6
    5748:	07400b00 	strbeq	r0, [r0, -r0, lsl #22]
    574c:	00098313 	andeq	r8, r9, r3, lsl r3
    5750:	1a010400 	bne	46758 <__ram_ret_data_start+0x42ec8>
    5754:	9f3a2a00 	svcls	0x003a2a00
    5758:	410b0000 	mrsmi	r0, (UNDEF: 11)
    575c:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5760:	01040000 	mrseq	r0, (UNDEF: 4)
    5764:	cc2a0019 	stcgt	0, cr0, [sl], #-100	; 0xffffff9c
    5768:	0b000042 	bleq	5878 <__ram_ret_data_start+0x1fe8>
    576c:	83130742 	tsthi	r3, #17301504	; 0x1080000
    5770:	04000009 	streq	r0, [r0], #-9
    5774:	2a001801 	bcs	b780 <__ram_ret_data_start+0x7ef0>
    5778:	0000a092 	muleq	r0, r2, r0
    577c:	1307430b 	movwne	r4, #29451	; 0x730b
    5780:	00000983 	andeq	r0, r0, r3, lsl #19
    5784:	00160204 	andseq	r0, r6, r4, lsl #4
    5788:	0093452a 	addseq	r4, r3, sl, lsr #10
    578c:	07440b00 	strbeq	r0, [r4, -r0, lsl #22]
    5790:	00098313 	andeq	r8, r9, r3, lsl r3
    5794:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
    5798:	318c2a00 	orrcc	r2, ip, r0, lsl #20
    579c:	450b0000 	strmi	r0, [fp, #-0]
    57a0:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    57a4:	01040000 	mrseq	r0, (UNDEF: 4)
    57a8:	492b0014 	stmdbmi	fp!, {r2, r4}
    57ac:	460b0045 	strmi	r0, [fp], -r5, asr #32
    57b0:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    57b4:	01040000 	mrseq	r0, (UNDEF: 4)
    57b8:	d82a0013 	stmdale	sl!, {r0, r1, r4}
    57bc:	0b00000f 	bleq	5800 <__ram_ret_data_start+0x1f70>
    57c0:	770e0747 	strvc	r0, [lr, -r7, asr #14]
    57c4:	04000009 	streq	r0, [r0], #-9
    57c8:	00000013 	andeq	r0, r0, r3, lsl r0
    57cc:	001ff006 	andseq	pc, pc, r6
    57d0:	07480b00 	strbeq	r0, [r8, -r0, lsl #22]
    57d4:	002cec03 	eoreq	lr, ip, r3, lsl #24
    57d8:	0b041b00 	bleq	10c3e0 <__ram_ret_data_start+0x108b50>
    57dc:	fc09074a 	stc2	7, cr0, [r9], {74}	; 0x4a
    57e0:	2a00002d 	bcs	589c <__ram_ret_data_start+0x200c>
    57e4:	0000891e 	andeq	r8, r0, lr, lsl r9
    57e8:	13074c0b 	movwne	r4, #31755	; 0x7c0b
    57ec:	00000983 	andeq	r0, r0, r3, lsl #19
    57f0:	00160a04 	andseq	r0, r6, r4, lsl #20
    57f4:	000fb72a 	andeq	fp, pc, sl, lsr #14
    57f8:	074d0b00 	strbeq	r0, [sp, -r0, lsl #22]
    57fc:	0009770e 	andeq	r7, r9, lr, lsl #14
    5800:	10060400 	andne	r0, r6, r0, lsl #8
    5804:	4e432b00 	vmlami.f64	d18, d3, d0
    5808:	4e0b0054 	mcrmi	0, 0, r0, cr11, cr4, {2}
    580c:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5810:	10040000 	andne	r0, r4, r0
    5814:	06000000 	streq	r0, [r0], -r0
    5818:	000048eb 	andeq	r4, r0, fp, ror #17
    581c:	03074f0b 	movweq	r4, #32523	; 0x7f0b
    5820:	00002dbe 			; <UNDEFINED> instruction: 0x00002dbe
    5824:	510b041b 	tstpl	fp, fp, lsl r4
    5828:	2e580907 	vnmlscs.f16	s1, s16, s14	; <UNPREDICTABLE>
    582c:	732a0000 			; <UNDEFINED> instruction: 0x732a0000
    5830:	0b00006b 	bleq	59e4 <__ram_ret_data_start+0x2154>
    5834:	83130753 	tsthi	r3, #21757952	; 0x14c0000
    5838:	04000009 	streq	r0, [r0], #-9
    583c:	2a00160a 	bcs	b06c <__ram_ret_data_start+0x77dc>
    5840:	00000fb7 			; <UNDEFINED> instruction: 0x00000fb7
    5844:	0e07540b 	cdpeq	4, 0, cr5, cr7, cr11, {0}
    5848:	00000977 	andeq	r0, r0, r7, ror r9
    584c:	00100604 	andseq	r0, r0, r4, lsl #12
    5850:	002de22a 	eoreq	lr, sp, sl, lsr #4
    5854:	07550b00 	ldrbeq	r0, [r5, -r0, lsl #22]
    5858:	00098313 	andeq	r8, r9, r3, lsl r3
    585c:	060a0400 	streq	r0, [sl], -r0, lsl #8
    5860:	005b2a00 	subseq	r2, fp, r0, lsl #20
    5864:	560b0000 	strpl	r0, [fp], -r0
    5868:	09770e07 	ldmdbeq	r7!, {r0, r1, r2, r9, sl, fp}^
    586c:	06040000 	streq	r0, [r4], -r0
    5870:	06000000 	streq	r0, [r0], -r0
    5874:	0000217d 	andeq	r2, r0, sp, ror r1
    5878:	0307570b 	movweq	r5, #30475	; 0x770b
    587c:	00002e09 	andeq	r2, r0, r9, lsl #28
    5880:	590b041b 	stmdbpl	fp, {r0, r1, r3, r4, sl}
    5884:	2e920907 	vfnmscs.f16	s0, s4, s14	; <UNPREDICTABLE>
    5888:	802a0000 	eorhi	r0, sl, r0
    588c:	0b000019 	bleq	58f8 <__ram_ret_data_start+0x2068>
    5890:	8313075b 	tsthi	r3, #23855104	; 0x16c0000
    5894:	04000009 	streq	r0, [r0], #-9
    5898:	2a000c14 	bcs	88f0 <__ram_ret_data_start+0x5060>
    589c:	00006911 	andeq	r6, r0, r1, lsl r9
    58a0:	13075c0b 	movwne	r5, #31755	; 0x7c0b
    58a4:	00000983 	andeq	r0, r0, r3, lsl #19
    58a8:	00000c04 	andeq	r0, r0, r4, lsl #24
    58ac:	6b220600 	blvs	8870b4 <__ram_ret_data_start+0x883824>
    58b0:	5d0b0000 	stcpl	0, cr0, [fp, #-0]
    58b4:	2e650307 	cdpcs	3, 6, cr0, cr5, cr7, {0}
    58b8:	041b0000 	ldreq	r0, [fp], #-0
    58bc:	09075f0b 	stmdbeq	r7, {r0, r1, r3, r8, r9, sl, fp, ip, lr}
    58c0:	00002ecc 	andeq	r2, r0, ip, asr #29
    58c4:	0053312a 	subseq	r3, r3, sl, lsr #2
    58c8:	07610b00 	strbeq	r0, [r1, -r0, lsl #22]!
    58cc:	00098313 	andeq	r8, r9, r3, lsl r3
    58d0:	0c140400 	cfldrseq	mvf0, [r4], {-0}
    58d4:	8a622a00 	bhi	18900dc <__ram_ret_data_start+0x188c84c>
    58d8:	620b0000 	andvs	r0, fp, #0
    58dc:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    58e0:	0c040000 	stceq	0, cr0, [r4], {-0}
    58e4:	06000000 	streq	r0, [r0], -r0
    58e8:	00002425 	andeq	r2, r0, r5, lsr #8
    58ec:	0307630b 	movweq	r6, #29451	; 0x730b
    58f0:	00002e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    58f4:	650b041b 	strvs	r0, [fp, #-1051]	; 0xfffffbe5
    58f8:	2f9e0907 	svccs	0x009e0907
    58fc:	8b2a0000 	blhi	a85904 <__ram_ret_data_start+0xa82074>
    5900:	0b000023 	bleq	5994 <__ram_ret_data_start+0x2104>
    5904:	83130767 	tsthi	r3, #27000832	; 0x19c0000
    5908:	04000009 	streq	r0, [r0], #-9
    590c:	2a001e02 	bcs	d11c <__ram_ret_data_start+0x988c>
    5910:	00007e52 	andeq	r7, r0, r2, asr lr
    5914:	1307680b 	movwne	r6, #30731	; 0x780b
    5918:	00000983 	andeq	r0, r0, r3, lsl #19
    591c:	001c0204 	andseq	r0, ip, r4, lsl #4
    5920:	001cba2a 	andseq	fp, ip, sl, lsr #20
    5924:	07690b00 	strbeq	r0, [r9, -r0, lsl #22]!
    5928:	00098313 	andeq	r8, r9, r3, lsl r3
    592c:	1b010400 	blne	46934 <__ram_ret_data_start+0x430a4>
    5930:	a2332a00 	eorsge	r2, r3, #0, 20
    5934:	6a0b0000 	bvs	2c593c <__ram_ret_data_start+0x2c20ac>
    5938:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    593c:	01040000 	mrseq	r0, (UNDEF: 4)
    5940:	3a2a001a 	bcc	a859b0 <__ram_ret_data_start+0xa82120>
    5944:	0b00009f 	bleq	5bc8 <__ram_ret_data_start+0x2338>
    5948:	8313076b 	tsthi	r3, #28049408	; 0x1ac0000
    594c:	04000009 	streq	r0, [r0], #-9
    5950:	2a001901 	bcs	bd5c <__ram_ret_data_start+0x84cc>
    5954:	000042cc 	andeq	r4, r0, ip, asr #5
    5958:	13076c0b 	movwne	r6, #31755	; 0x7c0b
    595c:	00000983 	andeq	r0, r0, r3, lsl #19
    5960:	00180104 	andseq	r0, r8, r4, lsl #2
    5964:	00a0922a 	adceq	r9, r0, sl, lsr #4
    5968:	076d0b00 	strbeq	r0, [sp, -r0, lsl #22]!
    596c:	00098313 	andeq	r8, r9, r3, lsl r3
    5970:	16020400 	strne	r0, [r2], -r0, lsl #8
    5974:	93452a00 	movtls	r2, #23040	; 0x5a00
    5978:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
    597c:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5980:	01040000 	mrseq	r0, (UNDEF: 4)
    5984:	8c2a0015 	stchi	0, cr0, [sl], #-84	; 0xffffffac
    5988:	0b000031 	bleq	5a54 <__ram_ret_data_start+0x21c4>
    598c:	8313076f 	tsthi	r3, #29097984	; 0x1bc0000
    5990:	04000009 	streq	r0, [r0], #-9
    5994:	2b001401 	blcs	a9a0 <__ram_ret_data_start+0x7110>
    5998:	0b004549 	bleq	16ec4 <__ram_ret_data_start+0x13634>
    599c:	83130770 	tsthi	r3, #112, 14	; 0x1c00000
    59a0:	04000009 	streq	r0, [r0], #-9
    59a4:	2a001301 	bcs	a5b0 <__ram_ret_data_start+0x6d20>
    59a8:	00000fd8 	ldrdeq	r0, [r0], -r8
    59ac:	0e07710b 	adfeqs	f7, f7, #3.0
    59b0:	00000977 	andeq	r0, r0, r7, ror r9
    59b4:	00001304 	andeq	r1, r0, r4, lsl #6
    59b8:	73970600 	orrsvc	r0, r7, #0, 12
    59bc:	720b0000 	andvc	r0, fp, #0
    59c0:	2ed90307 	cdpcs	3, 13, cr0, cr9, cr7, {0}
    59c4:	041b0000 	ldreq	r0, [fp], #-0
    59c8:	0907740b 	stmdbeq	r7, {r0, r1, r3, sl, ip, sp, lr}
    59cc:	00003070 	andeq	r3, r0, r0, ror r0
    59d0:	00238b2a 	eoreq	r8, r3, sl, lsr #22
    59d4:	07760b00 	ldrbeq	r0, [r6, -r0, lsl #22]!
    59d8:	00098313 	andeq	r8, r9, r3, lsl r3
    59dc:	1e020400 	cfcpysne	mvf0, mvf2
    59e0:	7e522a00 	vnmlsvc.f32	s5, s4, s0
    59e4:	770b0000 	strvc	r0, [fp, -r0]
    59e8:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    59ec:	02040000 	andeq	r0, r4, #0
    59f0:	ba2a001c 	blt	a85a68 <__ram_ret_data_start+0xa821d8>
    59f4:	0b00001c 	bleq	5a6c <__ram_ret_data_start+0x21dc>
    59f8:	83130778 	tsthi	r3, #120, 14	; 0x1e00000
    59fc:	04000009 	streq	r0, [r0], #-9
    5a00:	2a001b01 	bcs	c60c <__ram_ret_data_start+0x8d7c>
    5a04:	0000a233 	andeq	sl, r0, r3, lsr r2
    5a08:	1307790b 	movwne	r7, #30987	; 0x790b
    5a0c:	00000983 	andeq	r0, r0, r3, lsl #19
    5a10:	001a0104 	andseq	r0, sl, r4, lsl #2
    5a14:	009f3a2a 	addseq	r3, pc, sl, lsr #20
    5a18:	077a0b00 	ldrbeq	r0, [sl, -r0, lsl #22]!
    5a1c:	00098313 	andeq	r8, r9, r3, lsl r3
    5a20:	19010400 	stmdbne	r1, {sl}
    5a24:	42cc2a00 	sbcmi	r2, ip, #0, 20
    5a28:	7b0b0000 	blvc	2c5a30 <__ram_ret_data_start+0x2c21a0>
    5a2c:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5a30:	01040000 	mrseq	r0, (UNDEF: 4)
    5a34:	922a0018 	eorls	r0, sl, #24
    5a38:	0b0000a0 	bleq	5cc0 <__ram_ret_data_start+0x2430>
    5a3c:	8313077c 	tsthi	r3, #124, 14	; 0x1f00000
    5a40:	04000009 	streq	r0, [r0], #-9
    5a44:	2a001602 	bcs	b254 <__ram_ret_data_start+0x79c4>
    5a48:	00009345 	andeq	r9, r0, r5, asr #6
    5a4c:	13077d0b 	movwne	r7, #32011	; 0x7d0b
    5a50:	00000983 	andeq	r0, r0, r3, lsl #19
    5a54:	00150104 	andseq	r0, r5, r4, lsl #2
    5a58:	00318c2a 	eorseq	r8, r1, sl, lsr #24
    5a5c:	077e0b00 	ldrbeq	r0, [lr, -r0, lsl #22]!
    5a60:	00098313 	andeq	r8, r9, r3, lsl r3
    5a64:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
    5a68:	45492b00 	strbmi	r2, [r9, #-2816]	; 0xfffff500
    5a6c:	077f0b00 	ldrbeq	r0, [pc, -r0, lsl #22]!
    5a70:	00098313 	andeq	r8, r9, r3, lsl r3
    5a74:	13010400 	movwne	r0, #5120	; 0x1400
    5a78:	0fd82a00 	svceq	0x00d82a00
    5a7c:	800b0000 	andhi	r0, fp, r0
    5a80:	09770e07 	ldmdbeq	r7!, {r0, r1, r2, r9, sl, fp}^
    5a84:	13040000 	movwne	r0, #16384	; 0x4000
    5a88:	06000000 	streq	r0, [r0], -r0
    5a8c:	00002e70 	andeq	r2, r0, r0, ror lr
    5a90:	0307810b 	movweq	r8, #28939	; 0x710b
    5a94:	00002fab 	andeq	r2, r0, fp, lsr #31
    5a98:	830b041b 	movwhi	r0, #46107	; 0xb41b
    5a9c:	31420907 	cmpcc	r2, r7, lsl #18
    5aa0:	8b2a0000 	blhi	a85aa8 <__ram_ret_data_start+0xa82218>
    5aa4:	0b000023 	bleq	5b38 <__ram_ret_data_start+0x22a8>
    5aa8:	83130785 	tsthi	r3, #34865152	; 0x2140000
    5aac:	04000009 	streq	r0, [r0], #-9
    5ab0:	2a001e02 	bcs	d2c0 <__ram_ret_data_start+0x9a30>
    5ab4:	00007e52 	andeq	r7, r0, r2, asr lr
    5ab8:	1307860b 	movwne	r8, #30219	; 0x760b
    5abc:	00000983 	andeq	r0, r0, r3, lsl #19
    5ac0:	001c0204 	andseq	r0, ip, r4, lsl #4
    5ac4:	001cba2a 	andseq	fp, ip, sl, lsr #20
    5ac8:	07870b00 	streq	r0, [r7, r0, lsl #22]
    5acc:	00098313 	andeq	r8, r9, r3, lsl r3
    5ad0:	1b010400 	blne	46ad8 <__ram_ret_data_start+0x43248>
    5ad4:	a2332a00 	eorsge	r2, r3, #0, 20
    5ad8:	880b0000 	stmdahi	fp, {}	; <UNPREDICTABLE>
    5adc:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5ae0:	01040000 	mrseq	r0, (UNDEF: 4)
    5ae4:	3a2a001a 	bcc	a85b54 <__ram_ret_data_start+0xa822c4>
    5ae8:	0b00009f 	bleq	5d6c <__ram_ret_data_start+0x24dc>
    5aec:	83130789 	tsthi	r3, #35913728	; 0x2240000
    5af0:	04000009 	streq	r0, [r0], #-9
    5af4:	2a001901 	bcs	bf00 <__ram_ret_data_start+0x8670>
    5af8:	000042cc 	andeq	r4, r0, ip, asr #5
    5afc:	13078a0b 	movwne	r8, #31243	; 0x7a0b
    5b00:	00000983 	andeq	r0, r0, r3, lsl #19
    5b04:	00180104 	andseq	r0, r8, r4, lsl #2
    5b08:	00a0922a 	adceq	r9, r0, sl, lsr #4
    5b0c:	078b0b00 	streq	r0, [fp, r0, lsl #22]
    5b10:	00098313 	andeq	r8, r9, r3, lsl r3
    5b14:	16020400 	strne	r0, [r2], -r0, lsl #8
    5b18:	93452a00 	movtls	r2, #23040	; 0x5a00
    5b1c:	8c0b0000 	stchi	0, cr0, [fp], {-0}
    5b20:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5b24:	01040000 	mrseq	r0, (UNDEF: 4)
    5b28:	8c2a0015 	stchi	0, cr0, [sl], #-84	; 0xffffffac
    5b2c:	0b000031 	bleq	5bf8 <__ram_ret_data_start+0x2368>
    5b30:	8313078d 	tsthi	r3, #36962304	; 0x2340000
    5b34:	04000009 	streq	r0, [r0], #-9
    5b38:	2b001401 	blcs	ab44 <__ram_ret_data_start+0x72b4>
    5b3c:	0b004549 	bleq	17068 <__ram_ret_data_start+0x137d8>
    5b40:	8313078e 	tsthi	r3, #37224448	; 0x2380000
    5b44:	04000009 	streq	r0, [r0], #-9
    5b48:	2a001301 	bcs	a754 <__ram_ret_data_start+0x6ec4>
    5b4c:	00000fd8 	ldrdeq	r0, [r0], -r8
    5b50:	0e078f0b 	cdpeq	15, 0, cr8, cr7, cr11, {0}
    5b54:	00000977 	andeq	r0, r0, r7, ror r9
    5b58:	00001304 	andeq	r1, r0, r4, lsl #6
    5b5c:	81e40600 	mvnhi	r0, r0, lsl #12
    5b60:	900b0000 	andls	r0, fp, r0
    5b64:	307d0307 	rsbscc	r0, sp, r7, lsl #6
    5b68:	041b0000 	ldreq	r0, [fp], #-0
    5b6c:	0907920b 	stmdbeq	r7, {r0, r1, r3, r9, ip, pc}
    5b70:	0000317c 	andeq	r3, r0, ip, ror r1
    5b74:	00ae562a 	adceq	r5, lr, sl, lsr #12
    5b78:	07940b00 	ldreq	r0, [r4, r0, lsl #22]
    5b7c:	00098313 	andeq	r8, r9, r3, lsl r3
    5b80:	10100400 	andsne	r0, r0, r0, lsl #8
    5b84:	0ff92a00 	svceq	0x00f92a00
    5b88:	950b0000 	strls	r0, [fp, #-0]
    5b8c:	09770e07 	ldmdbeq	r7!, {r0, r1, r2, r9, sl, fp}^
    5b90:	10040000 	andne	r0, r4, r0
    5b94:	06000000 	streq	r0, [r0], -r0
    5b98:	00002a26 	andeq	r2, r0, r6, lsr #20
    5b9c:	0307960b 	movweq	r9, #30219	; 0x760b
    5ba0:	0000314f 	andeq	r3, r0, pc, asr #2
    5ba4:	980b041b 	stmdals	fp, {r0, r1, r3, r4, sl}
    5ba8:	31b60907 			; <UNDEFINED> instruction: 0x31b60907
    5bac:	792a0000 	stmdbvc	sl!, {}	; <UNPREDICTABLE>
    5bb0:	0b00002f 	bleq	5c74 <__ram_ret_data_start+0x23e4>
    5bb4:	8313079a 	tsthi	r3, #40370176	; 0x2680000
    5bb8:	04000009 	streq	r0, [r0], #-9
    5bbc:	2a001f01 	bcs	d7c8 <__ram_ret_data_start+0x9f38>
    5bc0:	0000053a 	andeq	r0, r0, sl, lsr r5
    5bc4:	0e079b0b 	vmlaeq.f64	d9, d7, d11
    5bc8:	00000977 	andeq	r0, r0, r7, ror r9
    5bcc:	00001f04 	andeq	r1, r0, r4, lsl #30
    5bd0:	99e10600 	stmibls	r1!, {r9, sl}^
    5bd4:	9c0b0000 	stcls	0, cr0, [fp], {-0}
    5bd8:	31890307 	orrcc	r0, r9, r7, lsl #6
    5bdc:	041b0000 	ldreq	r0, [fp], #-0
    5be0:	09079e0b 	stmdbeq	r7, {r0, r1, r3, r9, sl, fp, ip, pc}
    5be4:	00003267 	andeq	r3, r0, r7, ror #4
    5be8:	00a2b62a 	adceq	fp, r2, sl, lsr #12
    5bec:	07a00b00 	streq	r0, [r0, r0, lsl #22]!
    5bf0:	00098313 	andeq	r8, r9, r3, lsl r3
    5bf4:	1f010400 	svcne	0x00010400
    5bf8:	053a2a00 	ldreq	r2, [sl, #-2560]!	; 0xfffff600
    5bfc:	a10b0000 	mrsge	r0, (UNDEF: 11)
    5c00:	09770e07 	ldmdbeq	r7!, {r0, r1, r2, r9, sl, fp}^
    5c04:	03040000 	movweq	r0, #16384	; 0x4000
    5c08:	6d2a001c 	stcvs	0, cr0, [sl, #-112]!	; 0xffffff90
    5c0c:	0b00003f 	bleq	5d10 <__ram_ret_data_start+0x2480>
    5c10:	831307a2 	tsthi	r3, #42467328	; 0x2880000
    5c14:	04000009 	streq	r0, [r0], #-9
    5c18:	2b001804 	blcs	bc30 <__ram_ret_data_start+0x83a0>
    5c1c:	004d564c 	subeq	r5, sp, ip, asr #12
    5c20:	1307a30b 	movwne	sl, #29451	; 0x730b
    5c24:	00000983 	andeq	r0, r0, r3, lsl #19
    5c28:	00170104 	andseq	r0, r7, r4, lsl #2
    5c2c:	00058e2a 	andeq	r8, r5, sl, lsr #28
    5c30:	07a40b00 	streq	r0, [r4, r0, lsl #22]!
    5c34:	0009770e 	andeq	r7, r9, lr, lsl #14
    5c38:	10070400 	andne	r0, r7, r0, lsl #8
    5c3c:	a5c12a00 	strbge	r2, [r1, #2560]	; 0xa00
    5c40:	a50b0000 	strge	r0, [fp, #-0]
    5c44:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5c48:	01040000 	mrseq	r0, (UNDEF: 4)
    5c4c:	042a000f 	strteq	r0, [sl], #-15
    5c50:	0b000010 	bleq	5c98 <__ram_ret_data_start+0x2408>
    5c54:	770e07a6 	strvc	r0, [lr, -r6, lsr #15]
    5c58:	04000009 	streq	r0, [r0], #-9
    5c5c:	2a000807 	bcs	7c80 <__ram_ret_data_start+0x43f0>
    5c60:	00004088 	andeq	r4, r0, r8, lsl #1
    5c64:	1307a70b 	movwne	sl, #30475	; 0x770b
    5c68:	00000983 	andeq	r0, r0, r3, lsl #19
    5c6c:	00070104 	andeq	r0, r7, r4, lsl #2
    5c70:	00589a2a 	subseq	r9, r8, sl, lsr #20
    5c74:	07a80b00 	streq	r0, [r8, r0, lsl #22]!
    5c78:	0009770e 	andeq	r7, r9, lr, lsl #14
    5c7c:	00070400 	andeq	r0, r7, r0, lsl #8
    5c80:	15060000 	strne	r0, [r6, #-0]
    5c84:	0b00009a 	bleq	5ef4 <__ram_ret_data_start+0x2664>
    5c88:	c30307a9 	movwgt	r0, #14249	; 0x37a9
    5c8c:	1b000031 	blne	5d58 <__ram_ret_data_start+0x24c8>
    5c90:	07ab0b04 	streq	r0, [fp, r4, lsl #22]!
    5c94:	0032e509 	eorseq	lr, r2, r9, lsl #10
    5c98:	81d72a00 	bicshi	r2, r7, r0, lsl #20
    5c9c:	ad0b0000 	stcge	0, cr0, [fp, #-0]
    5ca0:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5ca4:	01040000 	mrseq	r0, (UNDEF: 4)
    5ca8:	3a2a001f 	bcc	a85d2c <__ram_ret_data_start+0xa8249c>
    5cac:	0b000005 	bleq	5cc8 <__ram_ret_data_start+0x2438>
    5cb0:	770e07ae 	strvc	r0, [lr, -lr, lsr #15]
    5cb4:	04000009 	streq	r0, [r0], #-9
    5cb8:	2a001c03 	bcs	cccc <__ram_ret_data_start+0x943c>
    5cbc:	00002981 	andeq	r2, r0, r1, lsl #19
    5cc0:	1307af0b 	movwne	sl, #32523	; 0x7f0b
    5cc4:	00000983 	andeq	r0, r0, r3, lsl #19
    5cc8:	00190304 	andseq	r0, r9, r4, lsl #6
    5ccc:	00057a2a 	andeq	r7, r5, sl, lsr #20
    5cd0:	07b00b00 	ldreq	r0, [r0, r0, lsl #22]!
    5cd4:	0009770e 	andeq	r7, r9, lr, lsl #14
    5cd8:	18010400 	stmdane	r1, {sl}
    5cdc:	2c152a00 			; <UNDEFINED> instruction: 0x2c152a00
    5ce0:	b10b0000 	mrslt	r0, (UNDEF: 11)
    5ce4:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5ce8:	01040000 	mrseq	r0, (UNDEF: 4)
    5cec:	8e2a0017 	mcrhi	0, 1, r0, cr10, cr7, {0}
    5cf0:	0b000005 	bleq	5d0c <__ram_ret_data_start+0x247c>
    5cf4:	770e07b2 			; <UNDEFINED> instruction: 0x770e07b2
    5cf8:	04000009 	streq	r0, [r0], #-9
    5cfc:	00000017 	andeq	r0, r0, r7, lsl r0
    5d00:	00889506 	addeq	r9, r8, r6, lsl #10
    5d04:	07b30b00 	ldreq	r0, [r3, r0, lsl #22]!
    5d08:	00327403 	eorseq	r7, r2, r3, lsl #8
    5d0c:	0b041b00 	bleq	10c914 <__ram_ret_data_start+0x109084>
    5d10:	960907b5 			; <UNDEFINED> instruction: 0x960907b5
    5d14:	2a000033 	bcs	5de8 <__ram_ret_data_start+0x2558>
    5d18:	000075c5 	andeq	r7, r0, r5, asr #11
    5d1c:	1307b70b 	movwne	fp, #30475	; 0x770b
    5d20:	00000983 	andeq	r0, r0, r3, lsl #19
    5d24:	001f0104 	andseq	r0, pc, r4, lsl #2
    5d28:	001ea02a 	andseq	sl, lr, sl, lsr #32
    5d2c:	07b80b00 	ldreq	r0, [r8, r0, lsl #22]!
    5d30:	00098313 	andeq	r8, r9, r3, lsl r3
    5d34:	1e010400 	cfcpysne	mvf0, mvf1
    5d38:	74372a00 	ldrtvc	r2, [r7], #-2560	; 0xfffff600
    5d3c:	b90b0000 	stmdblt	fp, {}	; <UNPREDICTABLE>
    5d40:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5d44:	01040000 	mrseq	r0, (UNDEF: 4)
    5d48:	ae2a001d 	mcrge	0, 1, r0, cr10, cr13, {0}
    5d4c:	0b00005d 	bleq	5ec8 <__ram_ret_data_start+0x2638>
    5d50:	831307ba 	tsthi	r3, #48758784	; 0x2e80000
    5d54:	04000009 	streq	r0, [r0], #-9
    5d58:	2a001c01 	bcs	cd64 <__ram_ret_data_start+0x94d4>
    5d5c:	00007253 	andeq	r7, r0, r3, asr r2
    5d60:	1307bb0b 	movwne	fp, #31499	; 0x7b0b
    5d64:	00000983 	andeq	r0, r0, r3, lsl #19
    5d68:	001b0104 	andseq	r0, fp, r4, lsl #2
    5d6c:	00a8a02a 	adceq	sl, r8, sl, lsr #32
    5d70:	07bc0b00 	ldreq	r0, [ip, r0, lsl #22]!
    5d74:	00098313 	andeq	r8, r9, r3, lsl r3
    5d78:	1a010400 	bne	46d80 <__ram_ret_data_start+0x434f0>
    5d7c:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    5d80:	bd0b0000 	stclt	0, cr0, [fp, #-0]
    5d84:	09770e07 	ldmdbeq	r7!, {r0, r1, r2, r9, sl, fp}^
    5d88:	02040000 	andeq	r0, r4, #0
    5d8c:	522b0018 	eorpl	r0, fp, #24
    5d90:	0b005944 	bleq	1c2a8 <__ram_ret_data_start+0x18a18>
    5d94:	831307be 	tsthi	r3, #49807360	; 0x2f80000
    5d98:	04000009 	streq	r0, [r0], #-9
    5d9c:	2a001701 	bcs	b9a8 <__ram_ret_data_start+0x8118>
    5da0:	0000058e 	andeq	r0, r0, lr, lsl #11
    5da4:	0e07bf0b 	cdpeq	15, 0, cr11, cr7, cr11, {0}
    5da8:	00000977 	andeq	r0, r0, r7, ror r9
    5dac:	00001704 	andeq	r1, r0, r4, lsl #14
    5db0:	486f0600 	stmdami	pc!, {r9, sl}^	; <UNPREDICTABLE>
    5db4:	c00b0000 	andgt	r0, fp, r0
    5db8:	32f20307 	rscscc	r0, r2, #469762048	; 0x1c000000
    5dbc:	041b0000 	ldreq	r0, [fp], #-0
    5dc0:	0907c20b 	stmdbeq	r7, {r0, r1, r3, r9, lr, pc}
    5dc4:	00003425 	andeq	r3, r0, r5, lsr #8
    5dc8:	00222a2a 	eoreq	r2, r2, sl, lsr #20
    5dcc:	07c40b00 	strbeq	r0, [r4, r0, lsl #22]
    5dd0:	00098313 	andeq	r8, r9, r3, lsl r3
    5dd4:	1f010400 	svcne	0x00010400
    5dd8:	975a2a00 	ldrbls	r2, [sl, -r0, lsl #20]
    5ddc:	c50b0000 	strgt	r0, [fp, #-0]
    5de0:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5de4:	01040000 	mrseq	r0, (UNDEF: 4)
    5de8:	cc2a001e 	stcgt	0, cr0, [sl], #-120	; 0xffffff88
    5dec:	0b000017 	bleq	5e50 <__ram_ret_data_start+0x25c0>
    5df0:	831307c6 	tsthi	r3, #51904512	; 0x3180000
    5df4:	04000009 	streq	r0, [r0], #-9
    5df8:	2a001d01 	bcs	d204 <__ram_ret_data_start+0x9974>
    5dfc:	00001b86 	andeq	r1, r0, r6, lsl #23
    5e00:	1307c70b 	movwne	ip, #30475	; 0x770b
    5e04:	00000983 	andeq	r0, r0, r3, lsl #19
    5e08:	001c0104 	andseq	r0, ip, r4, lsl #2
    5e0c:	0057de2a 	subseq	sp, r7, sl, lsr #28
    5e10:	07c80b00 	strbeq	r0, [r8, r0, lsl #22]
    5e14:	00098313 	andeq	r8, r9, r3, lsl r3
    5e18:	1b010400 	blne	46e20 <__ram_ret_data_start+0x43590>
    5e1c:	3f142a00 	svccc	0x00142a00
    5e20:	c90b0000 	stmdbgt	fp, {}	; <UNPREDICTABLE>
    5e24:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5e28:	01040000 	mrseq	r0, (UNDEF: 4)
    5e2c:	702a001a 	eorvc	r0, sl, sl, lsl r0
    5e30:	0b000005 	bleq	5e4c <__ram_ret_data_start+0x25bc>
    5e34:	770e07ca 	strvc	r0, [lr, -sl, asr #15]
    5e38:	04000009 	streq	r0, [r0], #-9
    5e3c:	0000001a 	andeq	r0, r0, sl, lsl r0
    5e40:	0098d506 	addseq	sp, r8, r6, lsl #10
    5e44:	07cb0b00 	strbeq	r0, [fp, r0, lsl #22]
    5e48:	0033a303 	eorseq	sl, r3, r3, lsl #6
    5e4c:	0b041b00 	bleq	10ca54 <__ram_ret_data_start+0x1091c4>
    5e50:	810907cd 	smlabthi	r9, sp, r7, r0
    5e54:	2a000034 	bcs	5f2c <__ram_ret_data_start+0x269c>
    5e58:	00005182 	andeq	r5, r0, r2, lsl #3
    5e5c:	1307cf0b 	movwne	ip, #32523	; 0x7f0b
    5e60:	00000983 	andeq	r0, r0, r3, lsl #19
    5e64:	001f0104 	andseq	r0, pc, r4, lsl #2
    5e68:	0028502a 	eoreq	r5, r8, sl, lsr #32
    5e6c:	07d00b00 	ldrbeq	r0, [r0, r0, lsl #22]
    5e70:	00098313 	andeq	r8, r9, r3, lsl r3
    5e74:	1e010400 	cfcpysne	mvf0, mvf1
    5e78:	a5b02a00 	ldrge	r2, [r0, #2560]!	; 0xa00
    5e7c:	d10b0000 	mrsle	r0, (UNDEF: 11)
    5e80:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5e84:	01040000 	mrseq	r0, (UNDEF: 4)
    5e88:	522a001d 	eorpl	r0, sl, #29
    5e8c:	0b000005 	bleq	5ea8 <__ram_ret_data_start+0x2618>
    5e90:	770e07d2 			; <UNDEFINED> instruction: 0x770e07d2
    5e94:	04000009 	streq	r0, [r0], #-9
    5e98:	0000001d 	andeq	r0, r0, sp, lsl r0
    5e9c:	002d9b06 	eoreq	r9, sp, r6, lsl #22
    5ea0:	07d30b00 	ldrbeq	r0, [r3, r0, lsl #22]
    5ea4:	00343203 	eorseq	r3, r4, r3, lsl #4
    5ea8:	0b041b00 	bleq	10cab0 <__ram_ret_data_start+0x109220>
    5eac:	bb0907d5 	bllt	247e08 <__ram_ret_data_start+0x244578>
    5eb0:	2a000034 	bcs	5f88 <__ram_ret_data_start+0x26f8>
    5eb4:	00003161 	andeq	r3, r0, r1, ror #2
    5eb8:	1307d70b 	movwne	sp, #30475	; 0x770b
    5ebc:	00000983 	andeq	r0, r0, r3, lsl #19
    5ec0:	001f0104 	andseq	r0, pc, r4, lsl #2
    5ec4:	00053a2a 	andeq	r3, r5, sl, lsr #20
    5ec8:	07d80b00 	ldrbeq	r0, [r8, r0, lsl #22]
    5ecc:	0009770e 	andeq	r7, r9, lr, lsl #14
    5ed0:	001f0400 	andseq	r0, pc, r0, lsl #8
    5ed4:	da060000 	ble	185edc <__ram_ret_data_start+0x18264c>
    5ed8:	0b000039 	bleq	5fc4 <__ram_ret_data_start+0x2734>
    5edc:	8e0307d9 	mcrhi	7, 0, r0, cr3, cr9, {6}
    5ee0:	1b000034 	blne	5fb8 <__ram_ret_data_start+0x2728>
    5ee4:	07db0b04 	ldrbeq	r0, [fp, r4, lsl #22]
    5ee8:	0034f509 	eorseq	pc, r4, r9, lsl #10
    5eec:	a86f2a00 	stmdage	pc!, {r9, fp, sp}^	; <UNPREDICTABLE>
    5ef0:	dd0b0000 	stcle	0, cr0, [fp, #-0]
    5ef4:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5ef8:	14040000 	strne	r0, [r4], #-0
    5efc:	1d2a000c 	stcne	0, cr0, [sl, #-48]!	; 0xffffffd0
    5f00:	0b000000 	bleq	5f08 <__ram_ret_data_start+0x2678>
    5f04:	770e07de 			; <UNDEFINED> instruction: 0x770e07de
    5f08:	04000009 	streq	r0, [r0], #-9
    5f0c:	0000000c 	andeq	r0, r0, ip
    5f10:	004ce606 	subeq	lr, ip, r6, lsl #12
    5f14:	07df0b00 	ldrbeq	r0, [pc, r0, lsl #22]
    5f18:	0034c803 	eorseq	ip, r4, r3, lsl #16
    5f1c:	0b041b00 	bleq	10cb24 <__ram_ret_data_start+0x109294>
    5f20:	2f0907e1 	svccs	0x000907e1
    5f24:	2a000035 	bcs	6000 <__ram_ret_data_start+0x2770>
    5f28:	00009ed1 	ldrdeq	r9, [r0], -r1
    5f2c:	1307e30b 	movwne	lr, #29451	; 0x730b
    5f30:	00000983 	andeq	r0, r0, r3, lsl #19
    5f34:	000c1404 	andeq	r1, ip, r4, lsl #8
    5f38:	00001d2a 	andeq	r1, r0, sl, lsr #26
    5f3c:	07e40b00 	strbeq	r0, [r4, r0, lsl #22]!
    5f40:	0009770e 	andeq	r7, r9, lr, lsl #14
    5f44:	000c0400 	andeq	r0, ip, r0, lsl #8
    5f48:	d0060000 	andle	r0, r6, r0
    5f4c:	0b00004d 	bleq	6088 <__ram_ret_data_start+0x27f8>
    5f50:	020307e5 	andeq	r0, r3, #60030976	; 0x3940000
    5f54:	1b000035 	blne	6030 <__ram_ret_data_start+0x27a0>
    5f58:	07e70b04 	strbeq	r0, [r7, r4, lsl #22]!
    5f5c:	00356909 	eorseq	r6, r5, r9, lsl #18
    5f60:	1ef42a00 	vmovne.f32	s5, #64	; 0x3e000000  0.125
    5f64:	e90b0000 	stmdb	fp, {}	; <UNPREDICTABLE>
    5f68:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5f6c:	10040000 	andne	r0, r4, r0
    5f70:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    5f74:	0b00000f 	bleq	5fb8 <__ram_ret_data_start+0x2728>
    5f78:	770e07ea 	strvc	r0, [lr, -sl, ror #15]
    5f7c:	04000009 	streq	r0, [r0], #-9
    5f80:	00000010 	andeq	r0, r0, r0, lsl r0
    5f84:	00347906 	eorseq	r7, r4, r6, lsl #18
    5f88:	07eb0b00 	strbeq	r0, [fp, r0, lsl #22]!
    5f8c:	00353c03 	eorseq	r3, r5, r3, lsl #24
    5f90:	0b041b00 	bleq	10cb98 <__ram_ret_data_start+0x109308>
    5f94:	d60907ed 	strle	r0, [r9], -sp, ror #15
    5f98:	2a000035 	bcs	6074 <__ram_ret_data_start+0x27e4>
    5f9c:	00009e9c 	muleq	r0, ip, lr
    5fa0:	1307ef0b 	movwne	lr, #32523	; 0x7f0b
    5fa4:	00000983 	andeq	r0, r0, r3, lsl #19
    5fa8:	001b0504 	andseq	r0, fp, r4, lsl #10
    5fac:	0005662a 	andeq	r6, r5, sl, lsr #12
    5fb0:	07f00b00 	ldrbeq	r0, [r0, r0, lsl #22]!
    5fb4:	0009770e 	andeq	r7, r9, lr, lsl #14
    5fb8:	14070400 	strne	r0, [r7], #-1024	; 0xfffffc00
    5fbc:	985f2a00 	ldmdals	pc, {r9, fp, sp}^	; <UNPREDICTABLE>
    5fc0:	f10b0000 			; <UNDEFINED> instruction: 0xf10b0000
    5fc4:	09831307 	stmibeq	r3, {r0, r1, r2, r8, r9, ip}
    5fc8:	11040000 	mrsne	r0, (UNDEF: 4)
    5fcc:	a52a0003 	strge	r0, [sl, #-3]!
    5fd0:	0b000058 	bleq	6138 <__ram_ret_data_start+0x28a8>
    5fd4:	770e07f2 			; <UNDEFINED> instruction: 0x770e07f2
    5fd8:	04000009 	streq	r0, [r0], #-9
    5fdc:	2b000102 	blcs	63ec <__ram_ret_data_start+0x2b5c>
    5fe0:	00304e45 	eorseq	r4, r0, r5, asr #28
    5fe4:	1307f30b 	movwne	pc, #29451	; 0x730b	; <UNPREDICTABLE>
    5fe8:	00000983 	andeq	r0, r0, r3, lsl #19
    5fec:	00000104 	andeq	r0, r0, r4, lsl #2
    5ff0:	7be20600 	blvc	ff8877f8 <__data_end_ram_ret__+0xdf7977f8>
    5ff4:	f40b0000 	vst4.8	{d0-d3}, [fp], r0
    5ff8:	35760307 	ldrbcc	r0, [r6, #-775]!	; 0xfffffcf9
    5ffc:	041b0000 	ldreq	r0, [fp], #-0
    6000:	0907f60b 	stmdbeq	r7, {r0, r1, r3, r9, sl, ip, sp, lr, pc}
    6004:	00003643 	andeq	r3, r0, r3, asr #12
    6008:	001d572a 	andseq	r5, sp, sl, lsr #14
    600c:	07f80b00 	ldrbeq	r0, [r8, r0, lsl #22]!
    6010:	00098313 	andeq	r8, r9, r3, lsl r3
    6014:	1b050400 	blne	14701c <__ram_ret_data_start+0x14378c>
    6018:	05662a00 	strbeq	r2, [r6, #-2560]!	; 0xfffff600
    601c:	f90b0000 			; <UNDEFINED> instruction: 0xf90b0000
    6020:	09770e07 	ldmdbeq	r7!, {r0, r1, r2, r9, sl, fp}^
    6024:	07040000 	streq	r0, [r4, -r0]
    6028:	932a0014 			; <UNDEFINED> instruction: 0x932a0014
    602c:	0b00006f 	bleq	61f0 <__ram_ret_data_start+0x2960>
    6030:	831307fa 	tsthi	r3, #65536000	; 0x3e80000
    6034:	04000009 	streq	r0, [r0], #-9
    6038:	2a000311 	bcs	6c84 <__ram_ret_data_start+0x33f4>
    603c:	000058a5 	andeq	r5, r0, r5, lsr #17
    6040:	0e07fb0b 	vmlaeq.f64	d15, d7, d11
    6044:	00000977 	andeq	r0, r0, r7, ror r9
    6048:	00010204 	andeq	r0, r1, r4, lsl #4
    604c:	314e452b 	cmpcc	lr, fp, lsr #10
    6050:	07fc0b00 	ldrbeq	r0, [ip, r0, lsl #22]!
    6054:	00098313 	andeq	r8, r9, r3, lsl r3
    6058:	00010400 	andeq	r0, r1, r0, lsl #8
    605c:	3d060000 	stccc	0, cr0, [r6, #-0]
    6060:	0b00004b 	bleq	6194 <__ram_ret_data_start+0x2904>
    6064:	e30307fd 	movw	r0, #14333	; 0x37fd
    6068:	1b000035 	blne	6144 <__ram_ret_data_start+0x28b4>
    606c:	07ff0b04 	ldrbeq	r0, [pc, r4, lsl #22]!
    6070:	0036f409 	eorseq	pc, r6, r9, lsl #8
    6074:	6de62a00 			; <UNDEFINED> instruction: 0x6de62a00
    6078:	010b0000 	mrseq	r0, (UNDEF: 11)
    607c:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6080:	01040000 	mrseq	r0, (UNDEF: 4)
    6084:	4e2a001f 	mcrmi	0, 1, r0, cr10, cr15, {0}
    6088:	0b000091 	bleq	62d4 <__ram_ret_data_start+0x2a44>
    608c:	83130802 	tsthi	r3, #131072	; 0x20000
    6090:	04000009 	streq	r0, [r0], #-9
    6094:	2a001c03 	bcs	d0a8 <__ram_ret_data_start+0x9818>
    6098:	0000055c 	andeq	r0, r0, ip, asr r5
    609c:	0e08030b 	cdpeq	3, 0, cr0, cr8, cr11, {0}
    60a0:	00000977 	andeq	r0, r0, r7, ror r9
    60a4:	001b0104 	andseq	r0, fp, r4, lsl #2
    60a8:	004f632a 	subeq	r6, pc, sl, lsr #6
    60ac:	08040b00 	stmdaeq	r4, {r8, r9, fp}
    60b0:	00098313 	andeq	r8, r9, r3, lsl r3
    60b4:	1a010400 	bne	470bc <__ram_ret_data_start+0x4382c>
    60b8:	68b12a00 	ldmvs	r1!, {r9, fp, sp}
    60bc:	050b0000 	streq	r0, [fp, #-0]
    60c0:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    60c4:	03040000 	movweq	r0, #16384	; 0x4000
    60c8:	8e2a0017 	mcrhi	0, 1, r0, cr10, cr7, {0}
    60cc:	0b000005 	bleq	60e8 <__ram_ret_data_start+0x2858>
    60d0:	770e0806 	strvc	r0, [lr, -r6, lsl #16]
    60d4:	04000009 	streq	r0, [r0], #-9
    60d8:	2a000413 	bcs	712c <__ram_ret_data_start+0x389c>
    60dc:	00008c92 	muleq	r0, r2, ip
    60e0:	1308070b 	movwne	r0, #34571	; 0x870b
    60e4:	00000983 	andeq	r0, r0, r3, lsl #19
    60e8:	00020204 	andeq	r0, r2, r4, lsl #4
    60ec:	002a212a 	eoreq	r2, sl, sl, lsr #2
    60f0:	08080b00 	stmdaeq	r8, {r8, r9, fp}
    60f4:	00098313 	andeq	r8, r9, r3, lsl r3
    60f8:	01010400 	tsteq	r1, r0, lsl #8
    60fc:	28a92a00 	stmiacs	r9!, {r9, fp, sp}
    6100:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    6104:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6108:	01040000 	mrseq	r0, (UNDEF: 4)
    610c:	06000000 	streq	r0, [r0], -r0
    6110:	000047cb 	andeq	r4, r0, fp, asr #15
    6114:	03080a0b 	movweq	r0, #35339	; 0x8a0b
    6118:	00003650 	andeq	r3, r0, r0, asr r6
    611c:	0c0b041b 	cfstrseq	mvf0, [fp], {27}
    6120:	372e0908 	strcc	r0, [lr, -r8, lsl #18]!
    6124:	552a0000 	strpl	r0, [sl, #-0]!
    6128:	0b000071 	bleq	62f4 <__ram_ret_data_start+0x2a64>
    612c:	8313080e 	tsthi	r3, #917504	; 0xe0000
    6130:	04000009 	streq	r0, [r0], #-9
    6134:	2a001d03 	bcs	d548 <__ram_ret_data_start+0x9cb8>
    6138:	00000552 	andeq	r0, r0, r2, asr r5
    613c:	0e080f0b 	cdpeq	15, 0, cr0, cr8, cr11, {0}
    6140:	00000977 	andeq	r0, r0, r7, ror r9
    6144:	00001d04 	andeq	r1, r0, r4, lsl #26
    6148:	7d600600 	stclvc	6, cr0, [r0, #-0]
    614c:	100b0000 	andne	r0, fp, r0
    6150:	37010308 	strcc	r0, [r1, -r8, lsl #6]
    6154:	041b0000 	ldreq	r0, [fp], #-0
    6158:	0908120b 	stmdbeq	r8, {r0, r1, r3, r9, ip}
    615c:	00003768 	andeq	r3, r0, r8, ror #14
    6160:	454f532b 	strbmi	r5, [pc, #-811]	; 5e3d <__ram_ret_data_start+0x25ad>
    6164:	08140b00 	ldmdaeq	r4, {r8, r9, fp}
    6168:	00098313 	andeq	r8, r9, r3, lsl r3
    616c:	1f010400 	svcne	0x00010400
    6170:	053a2a00 	ldreq	r2, [sl, #-2560]!	; 0xfffff600
    6174:	150b0000 	strne	r0, [fp, #-0]
    6178:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    617c:	1f040000 	svcne	0x00040000
    6180:	06000000 	streq	r0, [r0], -r0
    6184:	0000434e 	andeq	r4, r0, lr, asr #6
    6188:	0308160b 	movweq	r1, #34315	; 0x860b
    618c:	0000373b 	andeq	r3, r0, fp, lsr r7
    6190:	180b041b 	stmdane	fp, {r0, r1, r3, r4, sl}
    6194:	37f70908 	ldrbcc	r0, [r7, r8, lsl #18]!
    6198:	4c2a0000 	stcmi	0, cr0, [sl], #-0
    619c:	0b000099 	bleq	6408 <__ram_ret_data_start+0x2b78>
    61a0:	8313081a 	tsthi	r3, #1703936	; 0x1a0000
    61a4:	04000009 	streq	r0, [r0], #-9
    61a8:	2a001f01 	bcs	ddb4 <__ram_ret_data_start+0xa524>
    61ac:	0000759b 	muleq	r0, fp, r5
    61b0:	13081b0b 	movwne	r1, #35595	; 0x8b0b
    61b4:	00000983 	andeq	r0, r0, r3, lsl #19
    61b8:	001e0104 	andseq	r0, lr, r4, lsl #2
    61bc:	0055372a 	subseq	r3, r5, sl, lsr #14
    61c0:	081c0b00 	ldmdaeq	ip, {r8, r9, fp}
    61c4:	00098313 	andeq	r8, r9, r3, lsl r3
    61c8:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    61cc:	534f2b00 	movtpl	r2, #64256	; 0xfb00
    61d0:	1d0b0046 	stcne	0, cr0, [fp, #-280]	; 0xfffffee8
    61d4:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    61d8:	01040000 	mrseq	r0, (UNDEF: 4)
    61dc:	c52a001c 	strgt	r0, [sl, #-28]!	; 0xffffffe4
    61e0:	0b00001b 	bleq	6254 <__ram_ret_data_start+0x29c4>
    61e4:	8313081e 	tsthi	r3, #1966080	; 0x1e0000
    61e8:	04000009 	streq	r0, [r0], #-9
    61ec:	2a001b01 	bcs	cdf8 <__ram_ret_data_start+0x9568>
    61f0:	000075cc 	andeq	r7, r0, ip, asr #11
    61f4:	13081f0b 	movwne	r1, #36619	; 0x8f0b
    61f8:	00000983 	andeq	r0, r0, r3, lsl #19
    61fc:	001a0104 	andseq	r0, sl, r4, lsl #2
    6200:	0005702a 	andeq	r7, r5, sl, lsr #32
    6204:	08200b00 	stmdaeq	r0!, {r8, r9, fp}
    6208:	0009770e 	andeq	r7, r9, lr, lsl #14
    620c:	001a0400 	andseq	r0, sl, r0, lsl #8
    6210:	4a060000 	bmi	186218 <__ram_ret_data_start+0x182988>
    6214:	0b000039 	bleq	6300 <__ram_ret_data_start+0x2a70>
    6218:	75030821 	strvc	r0, [r3, #-2081]	; 0xfffff7df
    621c:	1b000037 	blne	6300 <__ram_ret_data_start+0x2a70>
    6220:	08230b04 	stmdaeq	r3!, {r2, r8, r9, fp}
    6224:	00386409 	eorseq	r6, r8, r9, lsl #8
    6228:	230a2a00 	movwcs	r2, #43520	; 0xaa00
    622c:	250b0000 	strcs	r0, [fp, #-0]
    6230:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6234:	01040000 	mrseq	r0, (UNDEF: 4)
    6238:	642a001f 	strtvs	r0, [sl], #-31	; 0xffffffe1
    623c:	0b0000a9 	bleq	64e8 <__ram_ret_data_start+0x2c58>
    6240:	83130826 	tsthi	r3, #2490368	; 0x260000
    6244:	04000009 	streq	r0, [r0], #-9
    6248:	2a001e01 	bcs	da54 <__ram_ret_data_start+0xa1c4>
    624c:	000089ba 			; <UNDEFINED> instruction: 0x000089ba
    6250:	1308270b 	movwne	r2, #34571	; 0x870b
    6254:	00000983 	andeq	r0, r0, r3, lsl #19
    6258:	001d0104 	andseq	r0, sp, r4, lsl #2
    625c:	009a502a 	addseq	r5, sl, sl, lsr #32
    6260:	08280b00 	stmdaeq	r8!, {r8, r9, fp}
    6264:	00098313 	andeq	r8, r9, r3, lsl r3
    6268:	1c010400 	cfstrsne	mvf0, [r1], {-0}
    626c:	055c2a00 	ldrbeq	r2, [ip, #-2560]	; 0xfffff600
    6270:	290b0000 	stmdbcs	fp, {}	; <UNPREDICTABLE>
    6274:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    6278:	1c040000 	stcne	0, cr0, [r4], {-0}
    627c:	06000000 	streq	r0, [r0], -r0
    6280:	00006624 	andeq	r6, r0, r4, lsr #12
    6284:	03082a0b 	movweq	r2, #35339	; 0x8a0b
    6288:	00003804 	andeq	r3, r0, r4, lsl #16
    628c:	2c0b041b 	cfstrscs	mvf0, [fp], {27}
    6290:	38d10908 	ldmcc	r1, {r3, r8, fp}^
    6294:	de2a0000 	cdple	0, 2, cr0, cr10, cr0, {0}
    6298:	0b0000a8 	bleq	6540 <__ram_ret_data_start+0x2cb0>
    629c:	8313082e 	tsthi	r3, #3014656	; 0x2e0000
    62a0:	04000009 	streq	r0, [r0], #-9
    62a4:	2a001f01 	bcs	deb0 <__ram_ret_data_start+0xa620>
    62a8:	0000a99f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    62ac:	13082f0b 	movwne	r2, #36619	; 0x8f0b
    62b0:	00000983 	andeq	r0, r0, r3, lsl #19
    62b4:	001e0104 	andseq	r0, lr, r4, lsl #2
    62b8:	00516d2a 	subseq	r6, r1, sl, lsr #26
    62bc:	08300b00 	ldmdaeq	r0!, {r8, r9, fp}
    62c0:	00098313 	andeq	r8, r9, r3, lsl r3
    62c4:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    62c8:	735d2a00 	cmpvc	sp, #0, 20
    62cc:	310b0000 	mrscc	r0, (UNDEF: 11)
    62d0:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    62d4:	01040000 	mrseq	r0, (UNDEF: 4)
    62d8:	5c2a001c 	stcpl	0, cr0, [sl], #-112	; 0xffffff90
    62dc:	0b000005 	bleq	62f8 <__ram_ret_data_start+0x2a68>
    62e0:	770e0832 	smladxvc	lr, r2, r8, r0
    62e4:	04000009 	streq	r0, [r0], #-9
    62e8:	0000001c 	andeq	r0, r0, ip, lsl r0
    62ec:	0096c406 	addseq	ip, r6, r6, lsl #8
    62f0:	08330b00 	ldmdaeq	r3!, {r8, r9, fp}
    62f4:	00387103 	eorseq	r7, r8, r3, lsl #2
    62f8:	0b041b00 	bleq	10cf00 <__ram_ret_data_start+0x109670>
    62fc:	d6090886 	strle	r0, [r9], -r6, lsl #17
    6300:	2b000039 	blcs	63ec <__ram_ret_data_start+0x2b5c>
    6304:	0b004550 	bleq	1784c <__ram_ret_data_start+0x13fbc>
    6308:	83130888 	tsthi	r3, #136, 16	; 0x880000
    630c:	04000009 	streq	r0, [r0], #-9
    6310:	2a001f01 	bcs	df1c <__ram_ret_data_start+0xa68c>
    6314:	00005d46 	andeq	r5, r0, r6, asr #26
    6318:	1308890b 	movwne	r8, #35083	; 0x890b
    631c:	00000983 	andeq	r0, r0, r3, lsl #19
    6320:	001e0104 	andseq	r0, lr, r4, lsl #2
    6324:	00398a2a 	eorseq	r8, r9, sl, lsr #20
    6328:	088a0b00 	stmeq	sl, {r8, r9, fp}
    632c:	00098313 	andeq	r8, r9, r3, lsl r3
    6330:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    6334:	9b7e2a00 	blls	1f90b3c <__ram_ret_data_start+0x1f8d2ac>
    6338:	8b0b0000 	blhi	2c6340 <__ram_ret_data_start+0x2c2ab0>
    633c:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6340:	01040000 	mrseq	r0, (UNDEF: 4)
    6344:	ca2a001c 	bgt	a863bc <__ram_ret_data_start+0xa82b2c>
    6348:	0b00004a 	bleq	6478 <__ram_ret_data_start+0x2be8>
    634c:	8313088c 	tsthi	r3, #140, 16	; 0x8c0000
    6350:	04000009 	streq	r0, [r0], #-9
    6354:	2a001b01 	bcs	cf60 <__ram_ret_data_start+0x96d0>
    6358:	00000566 	andeq	r0, r0, r6, ror #10
    635c:	0e088d0b 	cdpeq	13, 0, cr8, cr8, cr11, {0}
    6360:	00000977 	andeq	r0, r0, r7, ror r9
    6364:	001a0104 	andseq	r0, sl, r4, lsl #2
    6368:	0050272a 	subseq	r2, r0, sl, lsr #14
    636c:	088e0b00 	stmeq	lr, {r8, r9, fp}
    6370:	00098313 	andeq	r8, r9, r3, lsl r3
    6374:	19010400 	stmdbne	r1, {sl}
    6378:	6b012a00 	blvs	50b80 <__ram_ret_data_start+0x4d2f0>
    637c:	8f0b0000 	svchi	0x000b0000
    6380:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6384:	01040000 	mrseq	r0, (UNDEF: 4)
    6388:	032a0018 			; <UNDEFINED> instruction: 0x032a0018
    638c:	0b00006b 	bleq	6540 <__ram_ret_data_start+0x2cb0>
    6390:	83130890 	tsthi	r3, #144, 16	; 0x900000
    6394:	04000009 	streq	r0, [r0], #-9
    6398:	2a001701 	bcs	bfa4 <__ram_ret_data_start+0x8714>
    639c:	00009a10 	andeq	r9, r0, r0, lsl sl
    63a0:	1308910b 	movwne	r9, #33035	; 0x810b
    63a4:	00000983 	andeq	r0, r0, r3, lsl #19
    63a8:	00160104 	andseq	r0, r6, r4, lsl #2
    63ac:	4b43412b 	blmi	10d6860 <__ram_ret_data_start+0x10d2fd0>
    63b0:	08920b00 	ldmeq	r2, {r8, r9, fp}
    63b4:	00098313 	andeq	r8, r9, r3, lsl r3
    63b8:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
    63bc:	0fc22a00 	svceq	0x00c22a00
    63c0:	930b0000 	movwls	r0, #45056	; 0xb000
    63c4:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    63c8:	04040000 	streq	r0, [r4], #-0
    63cc:	6b2a0011 	blvs	a86418 <__ram_ret_data_start+0xa82b88>
    63d0:	0b00005a 	bleq	6540 <__ram_ret_data_start+0x2cb0>
    63d4:	83130894 	tsthi	r3, #148, 16	; 0x940000
    63d8:	04000009 	streq	r0, [r0], #-9
    63dc:	2a001001 	bcs	a3e8 <__ram_ret_data_start+0x6b58>
    63e0:	00000ff9 	strdeq	r0, [r0], -r9
    63e4:	0e08950b 	cfsh32eq	mvfx9, mvfx8, #11
    63e8:	00000977 	andeq	r0, r0, r7, ror r9
    63ec:	00001004 	andeq	r1, r0, r4
    63f0:	26810600 	strcs	r0, [r1], r0, lsl #12
    63f4:	960b0000 	strls	r0, [fp], -r0
    63f8:	38de0308 	ldmcc	lr, {r3, r8, r9}^
    63fc:	041b0000 	ldreq	r0, [fp], #-0
    6400:	0908980b 	stmdbeq	r8, {r0, r1, r3, fp, ip, pc}
    6404:	00003b42 	andeq	r3, r0, r2, asr #22
    6408:	0090af2a 	addseq	sl, r0, sl, lsr #30
    640c:	089a0b00 	ldmeq	sl, {r8, r9, fp}
    6410:	00098313 	andeq	r8, r9, r3, lsl r3
    6414:	1f010400 	svcne	0x00010400
    6418:	84e92a00 	strbthi	r2, [r9], #2560	; 0xa00
    641c:	9b0b0000 	blls	2c6424 <__ram_ret_data_start+0x2c2b94>
    6420:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6424:	01040000 	mrseq	r0, (UNDEF: 4)
    6428:	f02a001e 			; <UNDEFINED> instruction: 0xf02a001e
    642c:	0b0000ae 	bleq	66ec <__ram_ret_data_start+0x2e5c>
    6430:	8313089c 	tsthi	r3, #156, 16	; 0x9c0000
    6434:	04000009 	streq	r0, [r0], #-9
    6438:	2a001d01 	bcs	d844 <__ram_ret_data_start+0x9fb4>
    643c:	000092ef 	andeq	r9, r0, pc, ror #5
    6440:	13089d0b 	movwne	r9, #36107	; 0x8d0b
    6444:	00000983 	andeq	r0, r0, r3, lsl #19
    6448:	001c0104 	andseq	r0, ip, r4, lsl #2
    644c:	006aeb2a 	rsbeq	lr, sl, sl, lsr #22
    6450:	089e0b00 	ldmeq	lr, {r8, r9, fp}
    6454:	00098313 	andeq	r8, r9, r3, lsl r3
    6458:	1b010400 	blne	47460 <__ram_ret_data_start+0x43bd0>
    645c:	05662a00 	strbeq	r2, [r6, #-2560]!	; 0xfffff600
    6460:	9f0b0000 	svcls	0x000b0000
    6464:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    6468:	01040000 	mrseq	r0, (UNDEF: 4)
    646c:	df2a001a 	svcle	0x002a001a
    6470:	0b000058 	bleq	65d8 <__ram_ret_data_start+0x2d48>
    6474:	831308a0 	tsthi	r3, #160, 16	; 0xa00000
    6478:	04000009 	streq	r0, [r0], #-9
    647c:	2a001901 	bcs	c888 <__ram_ret_data_start+0x8ff8>
    6480:	00002bc3 	andeq	r2, r0, r3, asr #23
    6484:	1308a10b 	movwne	sl, #33035	; 0x810b
    6488:	00000983 	andeq	r0, r0, r3, lsl #19
    648c:	00180104 	andseq	r0, r8, r4, lsl #2
    6490:	0005842a 	andeq	r8, r5, sl, lsr #8
    6494:	08a20b00 	stmiaeq	r2!, {r8, r9, fp}
    6498:	0009770e 	andeq	r7, r9, lr, lsl #14
    649c:	17010400 	strne	r0, [r1, -r0, lsl #8]
    64a0:	6b092a00 	blvs	250ca8 <__ram_ret_data_start+0x24d418>
    64a4:	a30b0000 	movwge	r0, #45056	; 0xb000
    64a8:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    64ac:	01040000 	mrseq	r0, (UNDEF: 4)
    64b0:	b72a0016 			; <UNDEFINED> instruction: 0xb72a0016
    64b4:	0b00000f 	bleq	64f8 <__ram_ret_data_start+0x2c68>
    64b8:	770e08a4 	strvc	r0, [lr, -r4, lsr #17]
    64bc:	04000009 	streq	r0, [r0], #-9
    64c0:	2a001402 	bcs	b4d0 <__ram_ret_data_start+0x7c40>
    64c4:	00001db5 			; <UNDEFINED> instruction: 0x00001db5
    64c8:	1308a50b 	movwne	sl, #34059	; 0x850b
    64cc:	00000983 	andeq	r0, r0, r3, lsl #19
    64d0:	00130104 	andseq	r0, r3, r4, lsl #2
    64d4:	000fd82a 	andeq	sp, pc, sl, lsr #16
    64d8:	08a60b00 	stmiaeq	r6!, {r8, r9, fp}
    64dc:	0009770e 	andeq	r7, r9, lr, lsl #14
    64e0:	12010400 	andne	r0, r1, #0, 8
    64e4:	2e232a00 	vmulcs.f32	s4, s6, s0
    64e8:	a70b0000 	strge	r0, [fp, -r0]
    64ec:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    64f0:	01040000 	mrseq	r0, (UNDEF: 4)
    64f4:	ee2a0011 	mcr	0, 1, r0, cr10, cr1, {0}
    64f8:	0b00000f 	bleq	653c <__ram_ret_data_start+0x2cac>
    64fc:	770e08a8 	strvc	r0, [lr, -r8, lsr #17]
    6500:	04000009 	streq	r0, [r0], #-9
    6504:	2a000c05 	bcs	9520 <__ram_ret_data_start+0x5c90>
    6508:	00004492 	muleq	r0, r2, r4
    650c:	1308a90b 	movwne	sl, #35083	; 0x890b
    6510:	00000983 	andeq	r0, r0, r3, lsl #19
    6514:	000b0104 	andeq	r0, fp, r4, lsl #2
    6518:	009dbf2a 	addseq	fp, sp, sl, lsr #30
    651c:	08aa0b00 	stmiaeq	sl!, {r8, r9, fp}
    6520:	00098313 	andeq	r8, r9, r3, lsl r3
    6524:	0a010400 	beq	4752c <__ram_ret_data_start+0x43c9c>
    6528:	a71e2a00 	ldrge	r2, [lr, -r0, lsl #20]
    652c:	ab0b0000 	blge	2c6534 <__ram_ret_data_start+0x2c2ca4>
    6530:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6534:	01040000 	mrseq	r0, (UNDEF: 4)
    6538:	4e2a0009 	cdpmi	0, 2, cr0, cr10, cr9, {0}
    653c:	0b00003c 	bleq	6634 <__ram_ret_data_start+0x2da4>
    6540:	831308ac 	tsthi	r3, #172, 16	; 0xac0000
    6544:	04000009 	streq	r0, [r0], #-9
    6548:	2a000801 	bcs	8554 <__ram_ret_data_start+0x4cc4>
    654c:	000010cf 	andeq	r1, r0, pc, asr #1
    6550:	0e08ad0b 	cdpeq	13, 0, cr10, cr8, cr11, {0}
    6554:	00000977 	andeq	r0, r0, r7, ror r9
    6558:	00000804 	andeq	r0, r0, r4, lsl #16
    655c:	8db10600 	ldchi	6, cr0, [r1]
    6560:	ae0b0000 	cdpge	0, 0, cr0, cr11, cr0, {0}
    6564:	39e30308 	stmibcc	r3!, {r3, r8, r9}^
    6568:	041b0000 	ldreq	r0, [fp], #-0
    656c:	0908b00b 	stmdbeq	r8, {r0, r1, r3, ip, sp, pc}
    6570:	00003bc0 	andeq	r3, r0, r0, asr #23
    6574:	002bbb2a 	eoreq	fp, fp, sl, lsr #22
    6578:	08b20b00 	ldmeq	r2!, {r8, r9, fp}
    657c:	00098313 	andeq	r8, r9, r3, lsl r3
    6580:	1f010400 	svcne	0x00010400
    6584:	177e2a00 	ldrbne	r2, [lr, -r0, lsl #20]!
    6588:	b30b0000 	movwlt	r0, #45056	; 0xb000
    658c:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6590:	01040000 	mrseq	r0, (UNDEF: 4)
    6594:	582a001e 	stmdapl	sl!, {r1, r2, r3, r4}
    6598:	0b00006d 	bleq	6754 <__ram_ret_data_start+0x2ec4>
    659c:	831308b4 	tsthi	r3, #180, 16	; 0xb40000
    65a0:	04000009 	streq	r0, [r0], #-9
    65a4:	2a001d01 	bcs	d9b0 <__ram_ret_data_start+0xa120>
    65a8:	00000552 	andeq	r0, r0, r2, asr r5
    65ac:	0e08b50b 	cfsh32eq	mvfx11, mvfx8, #11
    65b0:	00000977 	andeq	r0, r0, r7, ror r9
    65b4:	00190404 	andseq	r0, r9, r4, lsl #8
    65b8:	0068902a 	rsbeq	r9, r8, sl, lsr #32
    65bc:	08b60b00 	ldmeq	r6!, {r8, r9, fp}
    65c0:	00098313 	andeq	r8, r9, r3, lsl r3
    65c4:	18010400 	stmdane	r1, {sl}
    65c8:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    65cc:	b70b0000 	strlt	r0, [fp, -r0]
    65d0:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    65d4:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    65d8:	06000000 	streq	r0, [r0], -r0
    65dc:	00005d32 	andeq	r5, r0, r2, lsr sp
    65e0:	0308b80b 	movweq	fp, #34827	; 0x880b
    65e4:	00003b4f 	andeq	r3, r0, pc, asr #22
    65e8:	ba0b041b 	blt	2c765c <__ram_ret_data_start+0x2c3dcc>
    65ec:	3c3e0908 			; <UNDEFINED> instruction: 0x3c3e0908
    65f0:	642a0000 	strtvs	r0, [sl], #-0
    65f4:	0b0000a3 	bleq	6888 <__ram_ret_data_start+0x2ff8>
    65f8:	831308bc 	tsthi	r3, #188, 16	; 0xbc0000
    65fc:	04000009 	streq	r0, [r0], #-9
    6600:	2a00160a 	bcs	be30 <__ram_ret_data_start+0x85a0>
    6604:	00000fb7 			; <UNDEFINED> instruction: 0x00000fb7
    6608:	0e08bd0b 	cdpeq	13, 0, cr11, cr8, cr11, {0}
    660c:	00000977 	andeq	r0, r0, r7, ror r9
    6610:	00140204 	andseq	r0, r4, r4, lsl #4
    6614:	0082822a 	addeq	r8, r2, sl, lsr #4
    6618:	08be0b00 	ldmeq	lr!, {r8, r9, fp}
    661c:	00098313 	andeq	r8, r9, r3, lsl r3
    6620:	13010400 	movwne	r0, #5120	; 0x1400
    6624:	0fd82a00 	svceq	0x00d82a00
    6628:	bf0b0000 	svclt	0x000b0000
    662c:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    6630:	02040000 	andeq	r0, r4, #0
    6634:	9b2a0011 	blls	a86680 <__ram_ret_data_start+0xa82df0>
    6638:	0b000047 	bleq	675c <__ram_ret_data_start+0x2ecc>
    663c:	831308c0 	tsthi	r3, #192, 16	; 0xc00000
    6640:	04000009 	streq	r0, [r0], #-9
    6644:	2a001001 	bcs	a650 <__ram_ret_data_start+0x6dc0>
    6648:	00000ff9 	strdeq	r0, [r0], -r9
    664c:	0e08c10b 	mvfeqe	f4, #3.0
    6650:	00000977 	andeq	r0, r0, r7, ror r9
    6654:	00001004 	andeq	r1, r0, r4
    6658:	3edd0600 	cdpcc	6, 13, cr0, cr13, cr0, {0}
    665c:	c20b0000 	andgt	r0, fp, #0
    6660:	3bcd0308 	blcc	ff347288 <__data_end_ram_ret__+0xdf257288>
    6664:	041b0000 	ldreq	r0, [fp], #-0
    6668:	0908c40b 	stmdbeq	r8, {r0, r1, r3, sl, lr, pc}
    666c:	00003cbc 			; <UNDEFINED> instruction: 0x00003cbc
    6670:	00a36c2a 	adceq	r6, r3, sl, lsr #24
    6674:	08c60b00 	stmiaeq	r6, {r8, r9, fp}^
    6678:	00098313 	andeq	r8, r9, r3, lsl r3
    667c:	160a0400 	strne	r0, [sl], -r0, lsl #8
    6680:	0fb72a00 	svceq	0x00b72a00
    6684:	c70b0000 	strgt	r0, [fp, -r0]
    6688:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    668c:	02040000 	andeq	r0, r4, #0
    6690:	542a0014 	strtpl	r0, [sl], #-20	; 0xffffffec
    6694:	0b0000ac 	bleq	694c <__ram_ret_data_start+0x30bc>
    6698:	831308c8 	tsthi	r3, #200, 16	; 0xc80000
    669c:	04000009 	streq	r0, [r0], #-9
    66a0:	2a001301 	bcs	b2ac <__ram_ret_data_start+0x7a1c>
    66a4:	00000fd8 	ldrdeq	r0, [r0], -r8
    66a8:	0e08c90b 	vmlaeq.f16	s24, s16, s22	; <UNPREDICTABLE>
    66ac:	00000977 	andeq	r0, r0, r7, ror r9
    66b0:	00110204 	andseq	r0, r1, r4, lsl #4
    66b4:	0047a42a 	subeq	sl, r7, sl, lsr #8
    66b8:	08ca0b00 	stmiaeq	sl, {r8, r9, fp}^
    66bc:	00098313 	andeq	r8, r9, r3, lsl r3
    66c0:	10010400 	andne	r0, r1, r0, lsl #8
    66c4:	0ff92a00 	svceq	0x00f92a00
    66c8:	cb0b0000 	blgt	2c66d0 <__ram_ret_data_start+0x2c2e40>
    66cc:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    66d0:	10040000 	andne	r0, r4, r0
    66d4:	06000000 	streq	r0, [r0], -r0
    66d8:	0000a6d5 	ldrdeq	sl, [r0], -r5
    66dc:	0308cc0b 	movweq	ip, #35851	; 0x8c0b
    66e0:	00003c4b 	andeq	r3, r0, fp, asr #24
    66e4:	ce0b041b 	cfmvdlrgt	mvd11, r0
    66e8:	3cf60908 			; <UNDEFINED> instruction: 0x3cf60908
    66ec:	ef2a0000 	svc	0x002a0000
    66f0:	0b0000a1 	bleq	697c <__ram_ret_data_start+0x30ec>
    66f4:	831308d0 	tsthi	r3, #208, 16	; 0xd00000
    66f8:	04000009 	streq	r0, [r0], #-9
    66fc:	2a001010 	bcs	a744 <__ram_ret_data_start+0x6eb4>
    6700:	00007326 	andeq	r7, r0, r6, lsr #6
    6704:	1308d10b 	movwne	sp, #33035	; 0x810b
    6708:	00000983 	andeq	r0, r0, r3, lsl #19
    670c:	00001004 	andeq	r1, r0, r4
    6710:	a6080600 	strge	r0, [r8], -r0, lsl #12
    6714:	d20b0000 	andle	r0, fp, #0
    6718:	3cc90308 	stclcc	3, cr0, [r9], {8}
    671c:	041b0000 	ldreq	r0, [fp], #-0
    6720:	0908d40b 	stmdbeq	r8, {r0, r1, r3, sl, ip, lr, pc}
    6724:	00003eb7 			; <UNDEFINED> instruction: 0x00003eb7
    6728:	0026642a 	eoreq	r6, r6, sl, lsr #8
    672c:	08d60b00 	ldmeq	r6, {r8, r9, fp}^
    6730:	00098313 	andeq	r8, r9, r3, lsl r3
    6734:	1f010400 	svcne	0x00010400
    6738:	65822a00 	strvs	r2, [r2, #2560]	; 0xa00
    673c:	d70b0000 	strle	r0, [fp, -r0]
    6740:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6744:	01040000 	mrseq	r0, (UNDEF: 4)
    6748:	1b2a001e 	blne	a867c8 <__ram_ret_data_start+0xa82f38>
    674c:	0b000066 	bleq	68ec <__ram_ret_data_start+0x305c>
    6750:	831308d8 	tsthi	r3, #216, 16	; 0xd80000
    6754:	04000009 	streq	r0, [r0], #-9
    6758:	2a001d01 	bcs	db64 <__ram_ret_data_start+0xa2d4>
    675c:	0000a924 	andeq	sl, r0, r4, lsr #18
    6760:	1308d90b 	movwne	sp, #35083	; 0x890b
    6764:	00000983 	andeq	r0, r0, r3, lsl #19
    6768:	001c0104 	andseq	r0, ip, r4, lsl #2
    676c:	0067a82a 	rsbeq	sl, r7, sl, lsr #16
    6770:	08da0b00 	ldmeq	sl, {r8, r9, fp}^
    6774:	00098313 	andeq	r8, r9, r3, lsl r3
    6778:	1b010400 	blne	47780 <__ram_ret_data_start+0x43ef0>
    677c:	05662a00 	strbeq	r2, [r6, #-2560]!	; 0xfffff600
    6780:	db0b0000 	blle	2c6788 <__ram_ret_data_start+0x2c2ef8>
    6784:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    6788:	01040000 	mrseq	r0, (UNDEF: 4)
    678c:	2c2a001a 	stccs	0, cr0, [sl], #-104	; 0xffffff98
    6790:	0b000047 	bleq	68b4 <__ram_ret_data_start+0x3024>
    6794:	831308dc 	tsthi	r3, #220, 16	; 0xdc0000
    6798:	04000009 	streq	r0, [r0], #-9
    679c:	2a001901 	bcs	cba8 <__ram_ret_data_start+0x9318>
    67a0:	000027a0 	andeq	r2, r0, r0, lsr #15
    67a4:	1308dd0b 	movwne	sp, #36107	; 0x8d0b
    67a8:	00000983 	andeq	r0, r0, r3, lsl #19
    67ac:	00180104 	andseq	r0, r8, r4, lsl #2
    67b0:	0005842a 	andeq	r8, r5, sl, lsr #8
    67b4:	08de0b00 	ldmeq	lr, {r8, r9, fp}^
    67b8:	0009770e 	andeq	r7, r9, lr, lsl #14
    67bc:	17010400 	strne	r0, [r1, -r0, lsl #8]
    67c0:	3e502a00 	vnmlscc.f32	s5, s0, s0
    67c4:	df0b0000 	svcle	0x000b0000
    67c8:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    67cc:	01040000 	mrseq	r0, (UNDEF: 4)
    67d0:	422a0016 	eormi	r0, sl, #22
    67d4:	0b00006e 	bleq	6994 <__ram_ret_data_start+0x3104>
    67d8:	831308e0 	tsthi	r3, #224, 16	; 0xe00000
    67dc:	04000009 	streq	r0, [r0], #-9
    67e0:	2a001501 	bcs	bbec <__ram_ret_data_start+0x835c>
    67e4:	00000fc2 	andeq	r0, r0, r2, asr #31
    67e8:	0e08e10b 	mvfeqe	f6, #3.0
    67ec:	00000977 	andeq	r0, r0, r7, ror r9
    67f0:	00140104 	andseq	r0, r4, r4, lsl #2
    67f4:	0074a12a 	rsbseq	sl, r4, sl, lsr #2
    67f8:	08e20b00 	stmiaeq	r2!, {r8, r9, fp}^
    67fc:	00098313 	andeq	r8, r9, r3, lsl r3
    6800:	13010400 	movwne	r0, #5120	; 0x1400
    6804:	0fd82a00 	svceq	0x00d82a00
    6808:	e30b0000 	movw	r0, #45056	; 0xb000
    680c:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    6810:	01040000 	mrseq	r0, (UNDEF: 4)
    6814:	1d2a0012 	stcne	0, cr0, [sl, #-72]!	; 0xffffffb8
    6818:	0b000025 	bleq	68b4 <__ram_ret_data_start+0x3024>
    681c:	831308e4 	tsthi	r3, #228, 16	; 0xe40000
    6820:	04000009 	streq	r0, [r0], #-9
    6824:	2a001101 	bcs	ac30 <__ram_ret_data_start+0x73a0>
    6828:	00000fee 	andeq	r0, r0, lr, ror #31
    682c:	0e08e50b 	cfsh32eq	mvfx14, mvfx8, #11
    6830:	00000977 	andeq	r0, r0, r7, ror r9
    6834:	00100104 	andseq	r0, r0, r4, lsl #2
    6838:	4c534d2b 	mrrcmi	13, 2, r4, r3, cr11
    683c:	08e60b00 	stmiaeq	r6!, {r8, r9, fp}^
    6840:	00098313 	andeq	r8, r9, r3, lsl r3
    6844:	0f010400 	svceq	0x00010400
    6848:	40cc2a00 	sbcmi	r2, ip, r0, lsl #20
    684c:	e70b0000 	str	r0, [fp, -r0]
    6850:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6854:	01040000 	mrseq	r0, (UNDEF: 4)
    6858:	542b000e 	strtpl	r0, [fp], #-14
    685c:	0b004152 	bleq	16dac <__ram_ret_data_start+0x1351c>
    6860:	831308e8 	tsthi	r3, #232, 16	; 0xe80000
    6864:	04000009 	streq	r0, [r0], #-9
    6868:	2a000d01 	bcs	9c74 <__ram_ret_data_start+0x63e4>
    686c:	00001017 	andeq	r1, r0, r7, lsl r0
    6870:	0e08e90b 	vmlaeq.f16	s28, s16, s22	; <UNPREDICTABLE>
    6874:	00000977 	andeq	r0, r0, r7, ror r9
    6878:	000c0104 	andeq	r0, ip, r4, lsl #2
    687c:	0063872a 	rsbeq	r8, r3, sl, lsr #14
    6880:	08ea0b00 	stmiaeq	sl!, {r8, r9, fp}^
    6884:	00098313 	andeq	r8, r9, r3, lsl r3
    6888:	0b010400 	bleq	47890 <__ram_ret_data_start+0x44000>
    688c:	49862a00 	stmibmi	r6, {r9, fp, sp}
    6890:	eb0b0000 	bl	2c6898 <__ram_ret_data_start+0x2c3008>
    6894:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6898:	01040000 	mrseq	r0, (UNDEF: 4)
    689c:	cc2a000a 	stcgt	0, cr0, [sl], #-40	; 0xffffffd8
    68a0:	0b00002b 	bleq	6954 <__ram_ret_data_start+0x30c4>
    68a4:	831308ec 	tsthi	r3, #236, 16	; 0xec0000
    68a8:	04000009 	streq	r0, [r0], #-9
    68ac:	2a000901 	bcs	8cb8 <__ram_ret_data_start+0x5428>
    68b0:	0000843c 	andeq	r8, r0, ip, lsr r4
    68b4:	1308ed0b 	movwne	lr, #36107	; 0x8d0b
    68b8:	00000983 	andeq	r0, r0, r3, lsl #19
    68bc:	00080104 	andeq	r0, r8, r4, lsl #2
    68c0:	0010cf2a 	andseq	ip, r0, sl, lsr #30
    68c4:	08ee0b00 	stmiaeq	lr!, {r8, r9, fp}^
    68c8:	0009770e 	andeq	r7, r9, lr, lsl #14
    68cc:	00080400 	andeq	r0, r8, r0, lsl #8
    68d0:	80060000 	andhi	r0, r6, r0
    68d4:	0b000062 	bleq	6a64 <__ram_ret_data_start+0x31d4>
    68d8:	030308ef 	movweq	r0, #14575	; 0x38ef
    68dc:	1b00003d 	blne	69d8 <__ram_ret_data_start+0x3148>
    68e0:	08f10b04 	ldmeq	r1!, {r2, r8, r9, fp}^
    68e4:	00402309 	subeq	r2, r0, r9, lsl #6
    68e8:	1bce2a00 	blne	ff3910f0 <__data_end_ram_ret__+0xdf2a10f0>
    68ec:	f30b0000 	vhadd.u8	d0, d11, d0
    68f0:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    68f4:	01040000 	mrseq	r0, (UNDEF: 4)
    68f8:	b62a001f 			; <UNDEFINED> instruction: 0xb62a001f
    68fc:	0b00002e 	bleq	69bc <__ram_ret_data_start+0x312c>
    6900:	831308f4 	tsthi	r3, #244, 16	; 0xf40000
    6904:	04000009 	streq	r0, [r0], #-9
    6908:	2a001e01 	bcs	e114 <__ram_ret_data_start+0xa884>
    690c:	00002ea0 	andeq	r2, r0, r0, lsr #29
    6910:	1308f50b 	movwne	pc, #34059	; 0x850b	; <UNPREDICTABLE>
    6914:	00000983 	andeq	r0, r0, r3, lsl #19
    6918:	001d0104 	andseq	r0, sp, r4, lsl #2
    691c:	0029b22a 	eoreq	fp, r9, sl, lsr #4
    6920:	08f60b00 	ldmeq	r6!, {r8, r9, fp}^
    6924:	00098313 	andeq	r8, r9, r3, lsl r3
    6928:	1c010400 	cfstrsne	mvf0, [r1], {-0}
    692c:	36712a00 	ldrbtcc	r2, [r1], -r0, lsl #20
    6930:	f70b0000 			; <UNDEFINED> instruction: 0xf70b0000
    6934:	09831308 	stmibeq	r3, {r3, r8, r9, ip}
    6938:	01040000 	mrseq	r0, (UNDEF: 4)
    693c:	662a001b 			; <UNDEFINED> instruction: 0x662a001b
    6940:	0b000005 	bleq	695c <__ram_ret_data_start+0x30cc>
    6944:	770e08f8 			; <UNDEFINED> instruction: 0x770e08f8
    6948:	04000009 	streq	r0, [r0], #-9
    694c:	2a001a01 	bcs	d158 <__ram_ret_data_start+0x98c8>
    6950:	00003080 	andeq	r3, r0, r0, lsl #1
    6954:	1308f90b 	movwne	pc, #35083	; 0x890b	; <UNPREDICTABLE>
    6958:	00000983 	andeq	r0, r0, r3, lsl #19
    695c:	00190104 	andseq	r0, r9, r4, lsl #2
    6960:	0073052a 	rsbseq	r0, r3, sl, lsr #10
    6964:	08fa0b00 	ldmeq	sl!, {r8, r9, fp}^
    6968:	00098313 	andeq	r8, r9, r3, lsl r3
    696c:	18010400 	stmdane	r1, {sl}
    6970:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    6974:	fb0b0000 	blx	2c697e <__ram_ret_data_start+0x2c30ee>
    6978:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    697c:	01040000 	mrseq	r0, (UNDEF: 4)
    6980:	e92a0017 	stmdb	sl!, {r0, r1, r2, r4}
    6984:	0b000088 	bleq	6bac <__ram_ret_data_start+0x331c>
    6988:	831308fc 	tsthi	r3, #252, 16	; 0xfc0000
    698c:	04000009 	streq	r0, [r0], #-9
    6990:	2a001601 	bcs	c19c <__ram_ret_data_start+0x890c>
    6994:	00000fb7 			; <UNDEFINED> instruction: 0x00000fb7
    6998:	0e08fd0b 	cdpeq	13, 0, cr15, cr8, cr11, {0}
    699c:	00000977 	andeq	r0, r0, r7, ror r9
    69a0:	00140204 	andseq	r0, r4, r4, lsl #4
    69a4:	0024852a 	eoreq	r8, r4, sl, lsr #10
    69a8:	08fe0b00 	ldmeq	lr!, {r8, r9, fp}^
    69ac:	00098313 	andeq	r8, r9, r3, lsl r3
    69b0:	13010400 	movwne	r0, #5120	; 0x1400
    69b4:	0fd82a00 	svceq	0x00d82a00
    69b8:	ff0b0000 			; <UNDEFINED> instruction: 0xff0b0000
    69bc:	09770e08 	ldmdbeq	r7!, {r3, r9, sl, fp}^
    69c0:	01040000 	mrseq	r0, (UNDEF: 4)
    69c4:	4b2a0012 	blmi	a86a14 <__ram_ret_data_start+0xa83184>
    69c8:	0b000074 	bleq	6ba0 <__ram_ret_data_start+0x3310>
    69cc:	83130900 	tsthi	r3, #0, 18
    69d0:	04000009 	streq	r0, [r0], #-9
    69d4:	2a001101 	bcs	ade0 <__ram_ret_data_start+0x7550>
    69d8:	00000fee 	andeq	r0, r0, lr, ror #31
    69dc:	0e09010b 	adfeqe	f0, f1, #3.0
    69e0:	00000977 	andeq	r0, r0, r7, ror r9
    69e4:	000c0504 	andeq	r0, ip, r4, lsl #10
    69e8:	006b3e2a 	rsbeq	r3, fp, sl, lsr #28
    69ec:	09020b00 	stmdbeq	r2, {r8, r9, fp}
    69f0:	00098313 	andeq	r8, r9, r3, lsl r3
    69f4:	0b010400 	bleq	479fc <__ram_ret_data_start+0x4416c>
    69f8:	93da2a00 	bicsls	r2, sl, #0, 20
    69fc:	030b0000 	movweq	r0, #45056	; 0xb000
    6a00:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6a04:	01040000 	mrseq	r0, (UNDEF: 4)
    6a08:	b92a000a 	stmdblt	sl!, {r1, r3}
    6a0c:	0b000047 	bleq	6b30 <__ram_ret_data_start+0x32a0>
    6a10:	83130904 	tsthi	r3, #4, 18	; 0x10000
    6a14:	04000009 	streq	r0, [r0], #-9
    6a18:	2a000901 	bcs	8e24 <__ram_ret_data_start+0x5594>
    6a1c:	0000ad6c 	andeq	sl, r0, ip, ror #26
    6a20:	1309050b 	movwne	r0, #38155	; 0x950b
    6a24:	00000983 	andeq	r0, r0, r3, lsl #19
    6a28:	00080104 	andeq	r0, r8, r4, lsl #2
    6a2c:	0010cf2a 	andseq	ip, r0, sl, lsr #30
    6a30:	09060b00 	stmdbeq	r6, {r8, r9, fp}
    6a34:	0009770e 	andeq	r7, r9, lr, lsl #14
    6a38:	00080400 	andeq	r0, r8, r0, lsl #8
    6a3c:	e2060000 	and	r0, r6, #0
    6a40:	0b000090 	bleq	6c88 <__ram_ret_data_start+0x33f8>
    6a44:	c4030907 	strgt	r0, [r3], #-2311	; 0xfffff6f9
    6a48:	1b00003e 	blne	6b48 <__ram_ret_data_start+0x32b8>
    6a4c:	09090b04 	stmdbeq	r9, {r2, r8, r9, fp}
    6a50:	00405c09 	subeq	r5, r0, r9, lsl #24
    6a54:	54442b00 	strbpl	r2, [r4], #-2816	; 0xfffff500
    6a58:	090b0b00 	stmdbeq	fp, {r8, r9, fp}
    6a5c:	00098313 	andeq	r8, r9, r3, lsl r3
    6a60:	18080400 	stmdane	r8, {sl}
    6a64:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    6a68:	0c0b0000 	stceq	0, cr0, [fp], {-0}
    6a6c:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    6a70:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    6a74:	06000000 	streq	r0, [r0], -r0
    6a78:	00008259 	andeq	r8, r0, r9, asr r2
    6a7c:	03090d0b 	movweq	r0, #40203	; 0x9d0b
    6a80:	00004030 	andeq	r4, r0, r0, lsr r0
    6a84:	0f0b041b 	svceq	0x000b041b
    6a88:	40950909 	addsmi	r0, r5, r9, lsl #18
    6a8c:	442b0000 	strtmi	r0, [fp], #-0
    6a90:	110b0052 	qaddne	r0, r2, fp
    6a94:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6a98:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    6a9c:	842a0018 	strthi	r0, [sl], #-24	; 0xffffffe8
    6aa0:	0b000005 	bleq	6abc <__ram_ret_data_start+0x322c>
    6aa4:	770e0912 	smladvc	lr, r2, r9, r0
    6aa8:	04000009 	streq	r0, [r0], #-9
    6aac:	00000018 	andeq	r0, r0, r8, lsl r0
    6ab0:	002b3006 	eoreq	r3, fp, r6
    6ab4:	09130b00 	ldmdbeq	r3, {r8, r9, fp}
    6ab8:	00406903 	subeq	r6, r0, r3, lsl #18
    6abc:	0b041b00 	bleq	10d6c4 <__ram_ret_data_start+0x109e34>
    6ac0:	13090915 	movwne	r0, #39189	; 0x9915
    6ac4:	2a000041 	bcs	6bd0 <__ram_ret_data_start+0x3340>
    6ac8:	00007ed9 	ldrdeq	r7, [r0], -r9
    6acc:	1309170b 	movwne	r1, #38667	; 0x970b
    6ad0:	00000983 	andeq	r0, r0, r3, lsl #19
    6ad4:	001b0504 	andseq	r0, fp, r4, lsl #10
    6ad8:	0005662a 	andeq	r6, r5, sl, lsr #12
    6adc:	09180b00 	ldmdbeq	r8, {r8, r9, fp}
    6ae0:	0009770e 	andeq	r7, r9, lr, lsl #14
    6ae4:	18030400 	stmdane	r3, {sl}
    6ae8:	25792a00 	ldrbcs	r2, [r9, #-2560]!	; 0xfffff600
    6aec:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    6af0:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6af4:	05040000 	streq	r0, [r4, #-0]
    6af8:	d82a0013 	stmdale	sl!, {r0, r1, r4}
    6afc:	0b00000f 	bleq	6b40 <__ram_ret_data_start+0x32b0>
    6b00:	770e091a 	smladvc	lr, sl, r9, r0
    6b04:	04000009 	streq	r0, [r0], #-9
    6b08:	2a001003 	bcs	ab1c <__ram_ret_data_start+0x728c>
    6b0c:	00009530 	andeq	r9, r0, r0, lsr r5
    6b10:	13091b0b 	movwne	r1, #39691	; 0x9b0b
    6b14:	00000983 	andeq	r0, r0, r3, lsl #19
    6b18:	000d0304 	andeq	r0, sp, r4, lsl #6
    6b1c:	0010172a 	andseq	r1, r0, sl, lsr #14
    6b20:	091c0b00 	ldmdbeq	ip, {r8, r9, fp}
    6b24:	0009770e 	andeq	r7, r9, lr, lsl #14
    6b28:	000d0400 	andeq	r0, sp, r0, lsl #8
    6b2c:	ad060000 	stcge	0, cr0, [r6, #-0]
    6b30:	0b000086 	bleq	6d50 <__ram_ret_data_start+0x34c0>
    6b34:	a203091d 	andge	r0, r3, #475136	; 0x74000
    6b38:	1b000040 	blne	6c40 <__ram_ret_data_start+0x33b0>
    6b3c:	091f0b04 	ldmdbeq	pc, {r2, r8, r9, fp}	; <UNPREDICTABLE>
    6b40:	00418009 	subeq	r8, r1, r9
    6b44:	4e442b00 	vmlami.f64	d18, d4, d0
    6b48:	210b0046 	tstcs	fp, r6, asr #32
    6b4c:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6b50:	02040000 	andeq	r0, r4, #0
    6b54:	262a001e 			; <UNDEFINED> instruction: 0x262a001e
    6b58:	0b000006 	bleq	6b78 <__ram_ret_data_start+0x32e8>
    6b5c:	770e0922 	strvc	r0, [lr, -r2, lsr #18]
    6b60:	04000009 	streq	r0, [r0], #-9
    6b64:	2a001c02 	bcs	db74 <__ram_ret_data_start+0xa2e4>
    6b68:	00006e2f 	andeq	r6, r0, pc, lsr #28
    6b6c:	1309230b 	movwne	r2, #37643	; 0x930b
    6b70:	00000983 	andeq	r0, r0, r3, lsl #19
    6b74:	001b0104 	andseq	r0, fp, r4, lsl #2
    6b78:	002a202a 	eoreq	r2, sl, sl, lsr #32
    6b7c:	09240b00 	stmdbeq	r4!, {r8, r9, fp}
    6b80:	00098313 	andeq	r8, r9, r3, lsl r3
    6b84:	1a010400 	bne	47b8c <__ram_ret_data_start+0x442fc>
    6b88:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    6b8c:	250b0000 	strcs	r0, [fp, #-0]
    6b90:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    6b94:	1a040000 	bne	106b9c <__ram_ret_data_start+0x10330c>
    6b98:	06000000 	streq	r0, [r0], -r0
    6b9c:	0000900a 	andeq	r9, r0, sl
    6ba0:	0309260b 	movweq	r2, #38411	; 0x960b
    6ba4:	00004120 	andeq	r4, r0, r0, lsr #2
    6ba8:	280b041b 	stmdacs	fp, {r0, r1, r3, r4, sl}
    6bac:	42fd0909 	rscsmi	r0, sp, #147456	; 0x24000
    6bb0:	542b0000 	strtpl	r0, [fp], #-0
    6bb4:	0b004558 	bleq	1811c <__ram_ret_data_start+0x1488c>
    6bb8:	8313092a 	tsthi	r3, #688128	; 0xa8000
    6bbc:	04000009 	streq	r0, [r0], #-9
    6bc0:	2a001f01 	bcs	e7cc <__ram_ret_data_start+0xaf3c>
    6bc4:	00006792 	muleq	r0, r2, r7
    6bc8:	13092b0b 	movwne	r2, #39691	; 0x9b0b
    6bcc:	00000983 	andeq	r0, r0, r3, lsl #19
    6bd0:	001e0104 	andseq	r0, lr, r4, lsl #2
    6bd4:	4558522b 	ldrbmi	r5, [r8, #-555]	; 0xfffffdd5
    6bd8:	092c0b00 	stmdbeq	ip!, {r8, r9, fp}
    6bdc:	00098313 	andeq	r8, r9, r3, lsl r3
    6be0:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    6be4:	92d22a00 	sbcsls	r2, r2, #0, 20
    6be8:	2d0b0000 	stccs	0, cr0, [fp, #-0]
    6bec:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6bf0:	01040000 	mrseq	r0, (UNDEF: 4)
    6bf4:	452b001c 	strmi	r0, [fp, #-28]!	; 0xffffffe4
    6bf8:	0b004549 	bleq	18124 <__ram_ret_data_start+0x14894>
    6bfc:	8313092e 	tsthi	r3, #753664	; 0xb8000
    6c00:	04000009 	streq	r0, [r0], #-9
    6c04:	2b001b01 	blcs	d810 <__ram_ret_data_start+0x9f80>
    6c08:	00534d57 	subseq	r4, r3, r7, asr sp
    6c0c:	13092f0b 	movwne	r2, #40715	; 0x9f0b
    6c10:	00000983 	andeq	r0, r0, r3, lsl #19
    6c14:	001a0104 	andseq	r0, sl, r4, lsl #2
    6c18:	44444f2b 	strbmi	r4, [r4], #-3883	; 0xfffff0d5
    6c1c:	09300b00 	ldmdbeq	r0!, {r8, r9, fp}
    6c20:	00098313 	andeq	r8, r9, r3, lsl r3
    6c24:	19010400 	stmdbne	r1, {sl}
    6c28:	52242a00 	eorpl	r2, r4, #0, 20
    6c2c:	310b0000 	mrscc	r0, (UNDEF: 11)
    6c30:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6c34:	01040000 	mrseq	r0, (UNDEF: 4)
    6c38:	602a0018 	eorvs	r0, sl, r8, lsl r0
    6c3c:	0b00003b 	bleq	6d30 <__ram_ret_data_start+0x34a0>
    6c40:	83130932 	tsthi	r3, #819200	; 0xc8000
    6c44:	04000009 	streq	r0, [r0], #-9
    6c48:	2a001503 	bcs	c05c <__ram_ret_data_start+0x87cc>
    6c4c:	00000fc2 	andeq	r0, r0, r2, asr #31
    6c50:	0e09330b 	cdpeq	3, 0, cr3, cr9, cr11, {0}
    6c54:	00000977 	andeq	r0, r0, r7, ror r9
    6c58:	00140104 	andseq	r0, r4, r4, lsl #2
    6c5c:	002d0f2a 	eoreq	r0, sp, sl, lsr #30
    6c60:	09340b00 	ldmdbeq	r4!, {r8, r9, fp}
    6c64:	00098313 	andeq	r8, r9, r3, lsl r3
    6c68:	11030400 	tstne	r3, r0, lsl #8
    6c6c:	0fee2a00 	svceq	0x00ee2a00
    6c70:	350b0000 	strcc	r0, [fp, #-0]
    6c74:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    6c78:	01040000 	mrseq	r0, (UNDEF: 4)
    6c7c:	0c2a0010 	stceq	0, cr0, [sl], #-64	; 0xffffffc0
    6c80:	0b00002a 	bleq	6d30 <__ram_ret_data_start+0x34a0>
    6c84:	83130936 	tsthi	r3, #884736	; 0xd8000
    6c88:	04000009 	streq	r0, [r0], #-9
    6c8c:	2a000f01 	bcs	a898 <__ram_ret_data_start+0x7008>
    6c90:	0000a9ec 	andeq	sl, r0, ip, ror #19
    6c94:	1309370b 	movwne	r3, #38667	; 0x970b
    6c98:	00000983 	andeq	r0, r0, r3, lsl #19
    6c9c:	000e0104 	andeq	r0, lr, r4, lsl #2
    6ca0:	0059592a 	subseq	r5, r9, sl, lsr #18
    6ca4:	09380b00 	ldmdbeq	r8!, {r8, r9, fp}
    6ca8:	00098313 	andeq	r8, r9, r3, lsl r3
    6cac:	0d010400 	cfstrseq	mvf0, [r1, #-0]
    6cb0:	84202a00 	strthi	r2, [r0], #-2560	; 0xfffff600
    6cb4:	390b0000 	stmdbcc	fp, {}	; <UNPREDICTABLE>
    6cb8:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6cbc:	01040000 	mrseq	r0, (UNDEF: 4)
    6cc0:	772a000c 	strvc	r0, [sl, -ip]!
    6cc4:	0b000042 	bleq	6dd4 <__ram_ret_data_start+0x3544>
    6cc8:	8313093a 	tsthi	r3, #950272	; 0xe8000
    6ccc:	04000009 	streq	r0, [r0], #-9
    6cd0:	2a000b01 	bcs	98dc <__ram_ret_data_start+0x604c>
    6cd4:	00005225 	andeq	r5, r0, r5, lsr #4
    6cd8:	13093b0b 	movwne	r3, #39691	; 0x9b0b
    6cdc:	00000983 	andeq	r0, r0, r3, lsl #19
    6ce0:	000a0104 	andeq	r0, sl, r4, lsl #2
    6ce4:	00312f2a 	eorseq	r2, r1, sl, lsr #30
    6ce8:	093c0b00 	ldmdbeq	ip!, {r8, r9, fp}
    6cec:	00098313 	andeq	r8, r9, r3, lsl r3
    6cf0:	09010400 	stmdbeq	r1, {sl}
    6cf4:	864c2a00 	strbhi	r2, [ip], -r0, lsl #20
    6cf8:	3d0b0000 	stccc	0, cr0, [fp, #-0]
    6cfc:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6d00:	01040000 	mrseq	r0, (UNDEF: 4)
    6d04:	cf2a0008 	svcgt	0x002a0008
    6d08:	0b000010 	bleq	6d50 <__ram_ret_data_start+0x34c0>
    6d0c:	770e093e 	smladxvc	lr, lr, r9, r0
    6d10:	04000009 	streq	r0, [r0], #-9
    6d14:	00000008 	andeq	r0, r0, r8
    6d18:	00571e06 	subseq	r1, r7, r6, lsl #28
    6d1c:	093f0b00 	ldmdbeq	pc!, {r8, r9, fp}	; <UNPREDICTABLE>
    6d20:	00418d03 	subeq	r8, r1, r3, lsl #26
    6d24:	0b041b00 	bleq	10d92c <__ram_ret_data_start+0x10a09c>
    6d28:	8c090941 			; <UNDEFINED> instruction: 0x8c090941
    6d2c:	2a000043 	bcs	6e40 <__ram_ret_data_start+0x35b0>
    6d30:	00006351 	andeq	r6, r0, r1, asr r3
    6d34:	1309430b 	movwne	r4, #37643	; 0x930b
    6d38:	00000983 	andeq	r0, r0, r3, lsl #19
    6d3c:	001f0104 	andseq	r0, pc, r4, lsl #2
    6d40:	008d5d2a 	addeq	r5, sp, sl, lsr #26
    6d44:	09440b00 	stmdbeq	r4, {r8, r9, fp}^
    6d48:	00098313 	andeq	r8, r9, r3, lsl r3
    6d4c:	1e010400 	cfcpysne	mvf0, mvf1
    6d50:	63562a00 	cmpvs	r6, #0, 20
    6d54:	450b0000 	strmi	r0, [fp, #-0]
    6d58:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6d5c:	01040000 	mrseq	r0, (UNDEF: 4)
    6d60:	2b2a001d 	blcs	a86ddc <__ram_ret_data_start+0xa8354c>
    6d64:	0b00006f 	bleq	6f28 <__ram_ret_data_start+0x3698>
    6d68:	83130946 	tsthi	r3, #1146880	; 0x118000
    6d6c:	04000009 	streq	r0, [r0], #-9
    6d70:	2a001c01 	bcs	dd7c <__ram_ret_data_start+0xa4ec>
    6d74:	00008d62 	andeq	r8, r0, r2, ror #26
    6d78:	1309470b 	movwne	r4, #38667	; 0x970b
    6d7c:	00000983 	andeq	r0, r0, r3, lsl #19
    6d80:	001b0104 	andseq	r0, fp, r4, lsl #2
    6d84:	0042fa2a 	subeq	pc, r2, sl, lsr #20
    6d88:	09480b00 	stmdbeq	r8, {r8, r9, fp}^
    6d8c:	00098313 	andeq	r8, r9, r3, lsl r3
    6d90:	1a010400 	bne	47d98 <__ram_ret_data_start+0x44508>
    6d94:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    6d98:	490b0000 	stmdbmi	fp, {}	; <UNPREDICTABLE>
    6d9c:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    6da0:	1a040000 	bne	106da8 <__ram_ret_data_start+0x103518>
    6da4:	06000000 	streq	r0, [r0], -r0
    6da8:	00004333 	andeq	r4, r0, r3, lsr r3
    6dac:	03094a0b 	movweq	r4, #39435	; 0x9a0b
    6db0:	0000430a 	andeq	r4, r0, sl, lsl #6
    6db4:	4c0b041b 	cfstrsmi	mvf0, [fp], {27}
    6db8:	43d70909 	bicsmi	r0, r7, #147456	; 0x24000
    6dbc:	a42a0000 	strtge	r0, [sl], #-0
    6dc0:	0b000052 	bleq	6f10 <__ram_ret_data_start+0x3680>
    6dc4:	8313094e 	tsthi	r3, #1277952	; 0x138000
    6dc8:	04000009 	streq	r0, [r0], #-9
    6dcc:	2a001f01 	bcs	e9d8 <__ram_ret_data_start+0xb148>
    6dd0:	000024f7 	strdeq	r2, [r0], -r7
    6dd4:	13094f0b 	movwne	r4, #40715	; 0x9f0b
    6dd8:	00000983 	andeq	r0, r0, r3, lsl #19
    6ddc:	001e0104 	andseq	r0, lr, r4, lsl #2
    6de0:	0006262a 	andeq	r2, r6, sl, lsr #12
    6de4:	09500b00 	ldmdbeq	r0, {r8, r9, fp}^
    6de8:	0009770e 	andeq	r7, r9, lr, lsl #14
    6dec:	001e0400 	andseq	r0, lr, r0, lsl #8
    6df0:	e7060000 	str	r0, [r6, -r0]
    6df4:	0b000042 	bleq	6f04 <__ram_ret_data_start+0x3674>
    6df8:	99030951 	stmdbls	r3, {r0, r4, r6, r8, fp}
    6dfc:	1b000043 	blne	6f10 <__ram_ret_data_start+0x3680>
    6e00:	09530b04 	ldmdbeq	r3, {r2, r8, r9, fp}^
    6e04:	00444409 	subeq	r4, r4, r9, lsl #8
    6e08:	95d12a00 	ldrbls	r2, [r1, #2560]	; 0xa00
    6e0c:	550b0000 	strpl	r0, [fp, #-0]
    6e10:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6e14:	02040000 	andeq	r0, r4, #0
    6e18:	802a001e 	eorhi	r0, sl, lr, lsl r0
    6e1c:	0b00006d 	bleq	6fd8 <__ram_ret_data_start+0x3748>
    6e20:	83130956 	tsthi	r3, #1409024	; 0x158000
    6e24:	04000009 	streq	r0, [r0], #-9
    6e28:	2a001c02 	bcs	de38 <__ram_ret_data_start+0xa5a8>
    6e2c:	0000a23a 	andeq	sl, r0, sl, lsr r2
    6e30:	1309570b 	movwne	r5, #38667	; 0x970b
    6e34:	00000983 	andeq	r0, r0, r3, lsl #19
    6e38:	001b0104 	andseq	r0, fp, r4, lsl #2
    6e3c:	009f4f2a 	addseq	r4, pc, sl, lsr #30
    6e40:	09580b00 	ldmdbeq	r8, {r8, r9, fp}^
    6e44:	00098313 	andeq	r8, r9, r3, lsl r3
    6e48:	1a010400 	bne	47e50 <__ram_ret_data_start+0x445c0>
    6e4c:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    6e50:	590b0000 	stmdbpl	fp, {}	; <UNPREDICTABLE>
    6e54:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    6e58:	1a040000 	bne	106e60 <__ram_ret_data_start+0x1035d0>
    6e5c:	06000000 	streq	r0, [r0], -r0
    6e60:	00003800 	andeq	r3, r0, r0, lsl #16
    6e64:	03095a0b 	movweq	r5, #39435	; 0x9a0b
    6e68:	000043e4 	andeq	r4, r0, r4, ror #7
    6e6c:	5c0b041b 	cfstrspl	mvf0, [fp], {27}
    6e70:	447e0909 	ldrbtmi	r0, [lr], #-2313	; 0xfffff6f7
    6e74:	072a0000 	streq	r0, [sl, -r0]!
    6e78:	0b00007f 	bleq	707c <__ram_ret_data_start+0x37ec>
    6e7c:	8313095e 	tsthi	r3, #1540096	; 0x178000
    6e80:	04000009 	streq	r0, [r0], #-9
    6e84:	2a001808 	bcs	ceac <__ram_ret_data_start+0x961c>
    6e88:	00000584 	andeq	r0, r0, r4, lsl #11
    6e8c:	0e095f0b 	cdpeq	15, 0, cr5, cr9, cr11, {0}
    6e90:	00000977 	andeq	r0, r0, r7, ror r9
    6e94:	00001804 	andeq	r1, r0, r4, lsl #16
    6e98:	a4430600 	strbge	r0, [r3], #-1536	; 0xfffffa00
    6e9c:	600b0000 	andvs	r0, fp, r0
    6ea0:	44510309 	ldrbmi	r0, [r1], #-777	; 0xfffffcf7
    6ea4:	041b0000 	ldreq	r0, [fp], #-0
    6ea8:	0909840b 	stmdbeq	r9, {r0, r1, r3, sl, pc}
    6eac:	000044fc 	strdeq	r4, [r0], -ip
    6eb0:	0068002a 	rsbeq	r0, r8, sl, lsr #32
    6eb4:	09860b00 	stmibeq	r6, {r8, r9, fp}
    6eb8:	00098313 	andeq	r8, r9, r3, lsl r3
    6ebc:	1f010400 	svcne	0x00010400
    6ec0:	053a2a00 	ldreq	r2, [sl, #-2560]!	; 0xfffff600
    6ec4:	870b0000 	strhi	r0, [fp, -r0]
    6ec8:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    6ecc:	03040000 	movweq	r0, #16384	; 0x4000
    6ed0:	772a001c 			; <UNDEFINED> instruction: 0x772a001c
    6ed4:	0b00009a 	bleq	7144 <__ram_ret_data_start+0x38b4>
    6ed8:	83130988 	tsthi	r3, #136, 18	; 0x220000
    6edc:	04000009 	streq	r0, [r0], #-9
    6ee0:	2a001a02 	bcs	d6f0 <__ram_ret_data_start+0x9e60>
    6ee4:	00000570 	andeq	r0, r0, r0, ror r5
    6ee8:	0e09890b 	vmlaeq.f16	s16, s18, s22	; <UNPREDICTABLE>
    6eec:	00000977 	andeq	r0, r0, r7, ror r9
    6ef0:	00190104 	andseq	r0, r9, r4, lsl #2
    6ef4:	002a212a 	eoreq	r2, sl, sl, lsr #2
    6ef8:	098a0b00 	stmibeq	sl, {r8, r9, fp}
    6efc:	00098313 	andeq	r8, r9, r3, lsl r3
    6f00:	18010400 	stmdane	r1, {sl}
    6f04:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    6f08:	8b0b0000 	blhi	2c6f10 <__ram_ret_data_start+0x2c3680>
    6f0c:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    6f10:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    6f14:	06000000 	streq	r0, [r0], -r0
    6f18:	00005b67 	andeq	r5, r0, r7, ror #22
    6f1c:	03098c0b 	movweq	r8, #39947	; 0x9c0b
    6f20:	0000448b 	andeq	r4, r0, fp, lsl #9
    6f24:	8e0b041b 	cfmvdlrhi	mvd11, r0
    6f28:	45e00909 	strbmi	r0, [r0, #2313]!	; 0x909
    6f2c:	542a0000 	strtpl	r0, [sl], #-0
    6f30:	0b000054 	bleq	7088 <__ram_ret_data_start+0x37f8>
    6f34:	83130990 	tsthi	r3, #144, 18	; 0x240000
    6f38:	04000009 	streq	r0, [r0], #-9
    6f3c:	2a001f01 	bcs	eb48 <__ram_ret_data_start+0xb2b8>
    6f40:	000065f5 	strdeq	r6, [r0], -r5
    6f44:	1309910b 	movwne	r9, #37131	; 0x910b
    6f48:	00000983 	andeq	r0, r0, r3, lsl #19
    6f4c:	001e0104 	andseq	r0, lr, r4, lsl #2
    6f50:	0047332a 	subeq	r3, r7, sl, lsr #6
    6f54:	09920b00 	ldmibeq	r2, {r8, r9, fp}
    6f58:	00098313 	andeq	r8, r9, r3, lsl r3
    6f5c:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    6f60:	7e8d2a00 	vdivvc.f32	s4, s26, s0
    6f64:	930b0000 	movwls	r0, #45056	; 0xb000
    6f68:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6f6c:	01040000 	mrseq	r0, (UNDEF: 4)
    6f70:	492a001c 	stmdbmi	sl!, {r2, r3, r4}
    6f74:	0b000064 	bleq	710c <__ram_ret_data_start+0x387c>
    6f78:	83130994 	tsthi	r3, #148, 18	; 0x250000
    6f7c:	04000009 	streq	r0, [r0], #-9
    6f80:	2a001b01 	bcs	db8c <__ram_ret_data_start+0xa2fc>
    6f84:	00009c73 	andeq	r9, r0, r3, ror ip
    6f88:	1309950b 	movwne	r9, #38155	; 0x950b
    6f8c:	00000983 	andeq	r0, r0, r3, lsl #19
    6f90:	001a0104 	andseq	r0, sl, r4, lsl #2
    6f94:	0005702a 	andeq	r7, r5, sl, lsr #32
    6f98:	09960b00 	ldmibeq	r6, {r8, r9, fp}
    6f9c:	0009770e 	andeq	r7, r9, lr, lsl #14
    6fa0:	18020400 	stmdane	r2, {sl}
    6fa4:	5ad42a00 	bpl	ff5117ac <__data_end_ram_ret__+0xdf4217ac>
    6fa8:	970b0000 	strls	r0, [fp, -r0]
    6fac:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    6fb0:	01040000 	mrseq	r0, (UNDEF: 4)
    6fb4:	ff2a0017 			; <UNDEFINED> instruction: 0xff2a0017
    6fb8:	0b00004f 	bleq	70fc <__ram_ret_data_start+0x386c>
    6fbc:	83130998 	tsthi	r3, #152, 18	; 0x260000
    6fc0:	04000009 	streq	r0, [r0], #-9
    6fc4:	2a001601 	bcs	c7d0 <__ram_ret_data_start+0x8f40>
    6fc8:	00004957 	andeq	r4, r0, r7, asr r9
    6fcc:	1309990b 	movwne	r9, #39179	; 0x990b
    6fd0:	00000983 	andeq	r0, r0, r3, lsl #19
    6fd4:	00150104 	andseq	r0, r5, r4, lsl #2
    6fd8:	0065f62a 	rsbeq	pc, r5, sl, lsr #12
    6fdc:	099a0b00 	ldmibeq	sl, {r8, r9, fp}
    6fe0:	00098313 	andeq	r8, r9, r3, lsl r3
    6fe4:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
    6fe8:	0fcd2a00 	svceq	0x00cd2a00
    6fec:	9b0b0000 	blls	2c6ff4 <__ram_ret_data_start+0x2c3764>
    6ff0:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    6ff4:	14040000 	strne	r0, [r4], #-0
    6ff8:	06000000 	streq	r0, [r0], -r0
    6ffc:	00005564 	andeq	r5, r0, r4, ror #10
    7000:	03099c0b 	movweq	r9, #39947	; 0x9c0b
    7004:	00004509 	andeq	r4, r0, r9, lsl #10
    7008:	9e0b041b 	cfmvdlrls	mvd11, r0
    700c:	46c40909 	strbmi	r0, [r4], r9, lsl #18
    7010:	662a0000 	strtvs	r0, [sl], -r0
    7014:	0b00006c 	bleq	71cc <__ram_ret_data_start+0x393c>
    7018:	831309a0 	tsthi	r3, #160, 18	; 0x280000
    701c:	04000009 	streq	r0, [r0], #-9
    7020:	2a001f01 	bcs	ec2c <__ram_ret_data_start+0xb39c>
    7024:	00002b00 	andeq	r2, r0, r0, lsl #22
    7028:	1309a10b 	movwne	sl, #37131	; 0x910b
    702c:	00000983 	andeq	r0, r0, r3, lsl #19
    7030:	001e0104 	andseq	r0, lr, r4, lsl #2
    7034:	00955d2a 	addseq	r5, r5, sl, lsr #26
    7038:	09a20b00 	stmibeq	r2!, {r8, r9, fp}
    703c:	00098313 	andeq	r8, r9, r3, lsl r3
    7040:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    7044:	26d62a00 	ldrbcs	r2, [r6], r0, lsl #20
    7048:	a30b0000 	movwge	r0, #45056	; 0xb000
    704c:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    7050:	01040000 	mrseq	r0, (UNDEF: 4)
    7054:	762a001c 			; <UNDEFINED> instruction: 0x762a001c
    7058:	0b000051 	bleq	71a4 <__ram_ret_data_start+0x3914>
    705c:	831309a4 	tsthi	r3, #164, 18	; 0x290000
    7060:	04000009 	streq	r0, [r0], #-9
    7064:	2a001b01 	bcs	dc70 <__ram_ret_data_start+0xa3e0>
    7068:	00008b44 	andeq	r8, r0, r4, asr #22
    706c:	1309a50b 	movwne	sl, #38155	; 0x950b
    7070:	00000983 	andeq	r0, r0, r3, lsl #19
    7074:	001a0104 	andseq	r0, sl, r4, lsl #2
    7078:	0005702a 	andeq	r7, r5, sl, lsr #32
    707c:	09a60b00 	stmibeq	r6!, {r8, r9, fp}
    7080:	0009770e 	andeq	r7, r9, lr, lsl #14
    7084:	18020400 	stmdane	r2, {sl}
    7088:	38152a00 	ldmdacc	r5, {r9, fp, sp}
    708c:	a70b0000 	strge	r0, [fp, -r0]
    7090:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    7094:	01040000 	mrseq	r0, (UNDEF: 4)
    7098:	022a0017 	eoreq	r0, sl, #23
    709c:	0b000034 	bleq	7174 <__ram_ret_data_start+0x38e4>
    70a0:	831309a8 	tsthi	r3, #168, 18	; 0x2a0000
    70a4:	04000009 	streq	r0, [r0], #-9
    70a8:	2a001601 	bcs	c8b4 <__ram_ret_data_start+0x9024>
    70ac:	00002e87 	andeq	r2, r0, r7, lsl #29
    70b0:	1309a90b 	movwne	sl, #39179	; 0x990b
    70b4:	00000983 	andeq	r0, r0, r3, lsl #19
    70b8:	00150104 	andseq	r0, r5, r4, lsl #2
    70bc:	002b012a 	eoreq	r0, fp, sl, lsr #2
    70c0:	09aa0b00 	stmibeq	sl!, {r8, r9, fp}
    70c4:	00098313 	andeq	r8, r9, r3, lsl r3
    70c8:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
    70cc:	0fcd2a00 	svceq	0x00cd2a00
    70d0:	ab0b0000 	blge	2c70d8 <__ram_ret_data_start+0x2c3848>
    70d4:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    70d8:	14040000 	strne	r0, [r4], #-0
    70dc:	06000000 	streq	r0, [r0], -r0
    70e0:	00009228 	andeq	r9, r0, r8, lsr #4
    70e4:	0309ac0b 	movweq	sl, #39947	; 0x9c0b
    70e8:	000045ed 	andeq	r4, r0, sp, ror #11
    70ec:	ae0b041b 	cfmvdlrge	mvd11, r0
    70f0:	47a80909 	strmi	r0, [r8, r9, lsl #18]!
    70f4:	402a0000 	eormi	r0, sl, r0
    70f8:	0b000095 	bleq	7354 <__ram_ret_data_start+0x3ac4>
    70fc:	831309b0 	tsthi	r3, #176, 18	; 0x2c0000
    7100:	04000009 	streq	r0, [r0], #-9
    7104:	2a001f01 	bcs	ed10 <__ram_ret_data_start+0xb480>
    7108:	00009b0d 	andeq	r9, r0, sp, lsl #22
    710c:	1309b10b 	movwne	fp, #37131	; 0x910b
    7110:	00000983 	andeq	r0, r0, r3, lsl #19
    7114:	001e0104 	andseq	r0, lr, r4, lsl #2
    7118:	0087582a 	addeq	r5, r7, sl, lsr #16
    711c:	09b20b00 	ldmibeq	r2!, {r8, r9, fp}
    7120:	00098313 	andeq	r8, r9, r3, lsl r3
    7124:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    7128:	25632a00 	strbcs	r2, [r3, #-2560]!	; 0xfffff600
    712c:	b30b0000 	movwlt	r0, #45056	; 0xb000
    7130:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    7134:	01040000 	mrseq	r0, (UNDEF: 4)
    7138:	f32a001c 	vqadd.u32	d0, d10, d12
    713c:	0b0000a5 	bleq	73d8 <__ram_ret_data_start+0x3b48>
    7140:	831309b4 	tsthi	r3, #180, 18	; 0x2d0000
    7144:	04000009 	streq	r0, [r0], #-9
    7148:	2a001b01 	bcs	dd54 <__ram_ret_data_start+0xa4c4>
    714c:	0000445f 	andeq	r4, r0, pc, asr r4
    7150:	1309b50b 	movwne	fp, #38155	; 0x950b
    7154:	00000983 	andeq	r0, r0, r3, lsl #19
    7158:	001a0104 	andseq	r0, sl, r4, lsl #2
    715c:	0005702a 	andeq	r7, r5, sl, lsr #32
    7160:	09b60b00 	ldmibeq	r6!, {r8, r9, fp}
    7164:	0009770e 	andeq	r7, r9, lr, lsl #14
    7168:	18020400 	stmdane	r2, {sl}
    716c:	9c082a00 			; <UNDEFINED> instruction: 0x9c082a00
    7170:	b70b0000 	strlt	r0, [fp, -r0]
    7174:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    7178:	01040000 	mrseq	r0, (UNDEF: 4)
    717c:	4c2a0017 	stcmi	0, cr0, [sl], #-92	; 0xffffffa4
    7180:	0b00008f 	bleq	73c4 <__ram_ret_data_start+0x3b34>
    7184:	831309b8 	tsthi	r3, #184, 18	; 0x2e0000
    7188:	04000009 	streq	r0, [r0], #-9
    718c:	2a001601 	bcs	c998 <__ram_ret_data_start+0x9108>
    7190:	000088b3 			; <UNDEFINED> instruction: 0x000088b3
    7194:	1309b90b 	movwne	fp, #39179	; 0x990b
    7198:	00000983 	andeq	r0, r0, r3, lsl #19
    719c:	00150104 	andseq	r0, r5, r4, lsl #2
    71a0:	009b0e2a 	addseq	r0, fp, sl, lsr #28
    71a4:	09ba0b00 	ldmibeq	sl!, {r8, r9, fp}
    71a8:	00098313 	andeq	r8, r9, r3, lsl r3
    71ac:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
    71b0:	0fcd2a00 	svceq	0x00cd2a00
    71b4:	bb0b0000 	bllt	2c71bc <__ram_ret_data_start+0x2c392c>
    71b8:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    71bc:	14040000 	strne	r0, [r4], #-0
    71c0:	06000000 	streq	r0, [r0], -r0
    71c4:	00002373 	andeq	r2, r0, r3, ror r3
    71c8:	0309bc0b 	movweq	fp, #39947	; 0x9c0b
    71cc:	000046d1 	ldrdeq	r4, [r0], -r1
    71d0:	be0b041b 	cfmvdlrlt	mvd11, r0
    71d4:	48260909 	stmdami	r6!, {r0, r3, r8, fp}
    71d8:	132a0000 			; <UNDEFINED> instruction: 0x132a0000
    71dc:	0b000097 	bleq	7440 <__ram_ret_data_start+0x3bb0>
    71e0:	831309c0 	tsthi	r3, #192, 18	; 0x300000
    71e4:	04000009 	streq	r0, [r0], #-9
    71e8:	2a001e02 	bcs	e9f8 <__ram_ret_data_start+0xb168>
    71ec:	00000626 	andeq	r0, r0, r6, lsr #12
    71f0:	0e09c10b 	mvfeqe	f4, #3.0
    71f4:	00000977 	andeq	r0, r0, r7, ror r9
    71f8:	001c0204 	andseq	r0, ip, r4, lsl #4
    71fc:	006d6f2a 	rsbeq	r6, sp, sl, lsr #30
    7200:	09c20b00 	stmibeq	r2, {r8, r9, fp}^
    7204:	00098313 	andeq	r8, r9, r3, lsl r3
    7208:	1a020400 	bne	88210 <__ram_ret_data_start+0x84980>
    720c:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    7210:	c30b0000 	movwgt	r0, #45056	; 0xb000
    7214:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    7218:	01040000 	mrseq	r0, (UNDEF: 4)
    721c:	642a0019 	strtvs	r0, [sl], #-25	; 0xffffffe7
    7220:	0b000042 	bleq	7330 <__ram_ret_data_start+0x3aa0>
    7224:	831309c4 	tsthi	r3, #196, 18	; 0x310000
    7228:	04000009 	streq	r0, [r0], #-9
    722c:	2a001801 	bcs	d238 <__ram_ret_data_start+0x99a8>
    7230:	00000584 	andeq	r0, r0, r4, lsl #11
    7234:	0e09c50b 	cfsh32eq	mvfx12, mvfx9, #11
    7238:	00000977 	andeq	r0, r0, r7, ror r9
    723c:	00001804 	andeq	r1, r0, r4, lsl #16
    7240:	4d050600 	stcmi	6, cr0, [r5, #-0]
    7244:	c60b0000 	strgt	r0, [fp], -r0
    7248:	47b50309 	ldrmi	r0, [r5, r9, lsl #6]!
    724c:	041b0000 	ldreq	r0, [fp], #-0
    7250:	0909c80b 	stmdbeq	r9, {r0, r1, r3, fp, lr, pc}
    7254:	0000490a 	andeq	r4, r0, sl, lsl #18
    7258:	00553c2a 	subseq	r3, r5, sl, lsr #24
    725c:	09ca0b00 	stmibeq	sl, {r8, r9, fp}^
    7260:	00098313 	andeq	r8, r9, r3, lsl r3
    7264:	10100400 	andsne	r0, r0, r0, lsl #8
    7268:	293a2a00 	ldmdbcs	sl!, {r9, fp, sp}
    726c:	cb0b0000 	blgt	2c7274 <__ram_ret_data_start+0x2c39e4>
    7270:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    7274:	01040000 	mrseq	r0, (UNDEF: 4)
    7278:	082a000f 	stmdaeq	sl!, {r0, r1, r2, r3}
    727c:	0b000084 	bleq	7494 <__ram_ret_data_start+0x3c04>
    7280:	831309cc 	tsthi	r3, #204, 18	; 0x330000
    7284:	04000009 	streq	r0, [r0], #-9
    7288:	2a000e01 	bcs	aa94 <__ram_ret_data_start+0x7204>
    728c:	00009b64 	andeq	r9, r0, r4, ror #22
    7290:	1309cd0b 	movwne	ip, #40203	; 0x9d0b
    7294:	00000983 	andeq	r0, r0, r3, lsl #19
    7298:	000d0104 	andeq	r0, sp, r4, lsl #2
    729c:	008b9c2a 	addeq	r9, fp, sl, lsr #24
    72a0:	09ce0b00 	stmibeq	lr, {r8, r9, fp}^
    72a4:	00098313 	andeq	r8, r9, r3, lsl r3
    72a8:	0c010400 	cfstrseq	mvf0, [r1], {-0}
    72ac:	a3f92a00 	mvnsge	r2, #0, 20
    72b0:	cf0b0000 	svcgt	0x000b0000
    72b4:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    72b8:	01040000 	mrseq	r0, (UNDEF: 4)
    72bc:	9b2a000b 	blls	a872f0 <__ram_ret_data_start+0xa83a60>
    72c0:	0b0000a2 	bleq	7550 <__ram_ret_data_start+0x3cc0>
    72c4:	831309d0 	tsthi	r3, #208, 18	; 0x340000
    72c8:	04000009 	streq	r0, [r0], #-9
    72cc:	2a000a01 	bcs	9ad8 <__ram_ret_data_start+0x6248>
    72d0:	00004174 	andeq	r4, r0, r4, ror r1
    72d4:	1309d10b 	movwne	sp, #37131	; 0x910b
    72d8:	00000983 	andeq	r0, r0, r3, lsl #19
    72dc:	00090104 	andeq	r0, r9, r4, lsl #2
    72e0:	00503b2a 	subseq	r3, r0, sl, lsr #22
    72e4:	09d20b00 	ldmibeq	r2, {r8, r9, fp}^
    72e8:	00098313 	andeq	r8, r9, r3, lsl r3
    72ec:	08010400 	stmdaeq	r1, {sl}
    72f0:	10cf2a00 	sbcne	r2, pc, r0, lsl #20
    72f4:	d30b0000 	movwle	r0, #45056	; 0xb000
    72f8:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    72fc:	01040000 	mrseq	r0, (UNDEF: 4)
    7300:	ec2a0007 	stc	0, cr0, [sl], #-28	; 0xffffffe4
    7304:	0b000082 	bleq	7514 <__ram_ret_data_start+0x3c84>
    7308:	831309d4 	tsthi	r3, #212, 18	; 0x350000
    730c:	04000009 	streq	r0, [r0], #-9
    7310:	2a000601 	bcs	8b1c <__ram_ret_data_start+0x528c>
    7314:	0000005b 	andeq	r0, r0, fp, asr r0
    7318:	0e09d50b 	cfsh32eq	mvfx13, mvfx9, #11
    731c:	00000977 	andeq	r0, r0, r7, ror r9
    7320:	00000604 	andeq	r0, r0, r4, lsl #12
    7324:	8dc50600 	stclhi	6, cr0, [r5]
    7328:	d60b0000 	strle	r0, [fp], -r0
    732c:	48330309 	ldmdami	r3!, {r0, r3, r8, r9}
    7330:	041b0000 	ldreq	r0, [fp], #-0
    7334:	0909d80b 	stmdbeq	r9, {r0, r1, r3, fp, ip, lr, pc}
    7338:	00004a43 	andeq	r4, r0, r3, asr #20
    733c:	00ac832a 	adceq	r8, ip, sl, lsr #6
    7340:	09da0b00 	ldmibeq	sl, {r8, r9, fp}^
    7344:	00098313 	andeq	r8, r9, r3, lsl r3
    7348:	1f010400 	svcne	0x00010400
    734c:	ac892a00 	vstmiage	r9, {s4-s3}
    7350:	db0b0000 	blle	2c7358 <__ram_ret_data_start+0x2c3ac8>
    7354:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    7358:	01040000 	mrseq	r0, (UNDEF: 4)
    735c:	8f2a001e 	svchi	0x002a001e
    7360:	0b0000ac 	bleq	7618 <__ram_ret_data_start+0x3d88>
    7364:	831309dc 	tsthi	r3, #220, 18	; 0x370000
    7368:	04000009 	streq	r0, [r0], #-9
    736c:	2a001d01 	bcs	e778 <__ram_ret_data_start+0xaee8>
    7370:	0000ac95 	muleq	r0, r5, ip
    7374:	1309dd0b 	movwne	sp, #40203	; 0x9d0b
    7378:	00000983 	andeq	r0, r0, r3, lsl #19
    737c:	001c0104 	andseq	r0, ip, r4, lsl #2
    7380:	00ac9b2a 	adceq	r9, ip, sl, lsr #22
    7384:	09de0b00 	ldmibeq	lr, {r8, r9, fp}^
    7388:	00098313 	andeq	r8, r9, r3, lsl r3
    738c:	1b010400 	blne	48394 <__ram_ret_data_start+0x44b04>
    7390:	aca12a00 	vstmiage	r1!, {s4-s3}
    7394:	df0b0000 	svcle	0x000b0000
    7398:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    739c:	01040000 	mrseq	r0, (UNDEF: 4)
    73a0:	a72a001a 			; <UNDEFINED> instruction: 0xa72a001a
    73a4:	0b0000ac 	bleq	765c <__ram_ret_data_start+0x3dcc>
    73a8:	831309e0 	tsthi	r3, #224, 18	; 0x380000
    73ac:	04000009 	streq	r0, [r0], #-9
    73b0:	2a001901 	bcs	d7bc <__ram_ret_data_start+0x9f2c>
    73b4:	0000acad 	andeq	sl, r0, sp, lsr #25
    73b8:	1309e10b 	movwne	lr, #37131	; 0x910b
    73bc:	00000983 	andeq	r0, r0, r3, lsl #19
    73c0:	00180104 	andseq	r0, r8, r4, lsl #2
    73c4:	00acb32a 	adceq	fp, ip, sl, lsr #6
    73c8:	09e20b00 	stmibeq	r2!, {r8, r9, fp}^
    73cc:	00098313 	andeq	r8, r9, r3, lsl r3
    73d0:	17010400 	strne	r0, [r1, -r0, lsl #8]
    73d4:	acb92a00 	vldmiage	r9!, {s4-s3}
    73d8:	e30b0000 	movw	r0, #45056	; 0xb000
    73dc:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    73e0:	01040000 	mrseq	r0, (UNDEF: 4)
    73e4:	b12a0016 			; <UNDEFINED> instruction: 0xb12a0016
    73e8:	0b000060 	bleq	7570 <__ram_ret_data_start+0x3ce0>
    73ec:	831309e4 	tsthi	r3, #228, 18	; 0x390000
    73f0:	04000009 	streq	r0, [r0], #-9
    73f4:	2a001501 	bcs	c800 <__ram_ret_data_start+0x8f70>
    73f8:	000060b8 	strheq	r6, [r0], -r8
    73fc:	1309e50b 	movwne	lr, #38155	; 0x950b
    7400:	00000983 	andeq	r0, r0, r3, lsl #19
    7404:	00140104 	andseq	r0, r4, r4, lsl #2
    7408:	0060bf2a 	rsbeq	fp, r0, sl, lsr #30
    740c:	09e60b00 	stmibeq	r6!, {r8, r9, fp}^
    7410:	00098313 	andeq	r8, r9, r3, lsl r3
    7414:	13010400 	movwne	r0, #5120	; 0x1400
    7418:	60c62a00 	sbcvs	r2, r6, r0, lsl #20
    741c:	e70b0000 	str	r0, [fp, -r0]
    7420:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    7424:	01040000 	mrseq	r0, (UNDEF: 4)
    7428:	cd2a0012 	stcgt	0, cr0, [sl, #-72]!	; 0xffffffb8
    742c:	0b000060 	bleq	75b4 <__ram_ret_data_start+0x3d24>
    7430:	831309e8 	tsthi	r3, #232, 18	; 0x3a0000
    7434:	04000009 	streq	r0, [r0], #-9
    7438:	2a001101 	bcs	b844 <__ram_ret_data_start+0x7fb4>
    743c:	000060d4 	ldrdeq	r6, [r0], -r4
    7440:	1309e90b 	movwne	lr, #39179	; 0x990b
    7444:	00000983 	andeq	r0, r0, r3, lsl #19
    7448:	00100104 	andseq	r0, r0, r4, lsl #2
    744c:	000ff92a 	andeq	pc, pc, sl, lsr #18
    7450:	09ea0b00 	stmibeq	sl!, {r8, r9, fp}^
    7454:	0009770e 	andeq	r7, r9, lr, lsl #14
    7458:	00100400 	andseq	r0, r0, r0, lsl #8
    745c:	1d060000 	stcne	0, cr0, [r6, #-0]
    7460:	0b000026 	bleq	7500 <__ram_ret_data_start+0x3c70>
    7464:	170309eb 	strne	r0, [r3, -fp, ror #19]
    7468:	1b000049 	blne	7594 <__ram_ret_data_start+0x3d04>
    746c:	09ed0b04 	stmibeq	sp!, {r2, r8, r9, fp}^
    7470:	004b7c09 	subeq	r7, fp, r9, lsl #24
    7474:	93b72a00 			; <UNDEFINED> instruction: 0x93b72a00
    7478:	ef0b0000 	svc	0x000b0000
    747c:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    7480:	01040000 	mrseq	r0, (UNDEF: 4)
    7484:	782a001f 	stmdavc	sl!, {r0, r1, r2, r3, r4}
    7488:	0b00003f 	bleq	758c <__ram_ret_data_start+0x3cfc>
    748c:	831309f0 	tsthi	r3, #240, 18	; 0x3c0000
    7490:	04000009 	streq	r0, [r0], #-9
    7494:	2a001e01 	bcs	eca0 <__ram_ret_data_start+0xb410>
    7498:	00003f7f 	andeq	r3, r0, pc, ror pc
    749c:	1309f10b 	movwne	pc, #37131	; 0x910b	; <UNPREDICTABLE>
    74a0:	00000983 	andeq	r0, r0, r3, lsl #19
    74a4:	001d0104 	andseq	r0, sp, r4, lsl #2
    74a8:	003f862a 	eorseq	r8, pc, sl, lsr #12
    74ac:	09f20b00 	ldmibeq	r2!, {r8, r9, fp}^
    74b0:	00098313 	andeq	r8, r9, r3, lsl r3
    74b4:	1c010400 	cfstrsne	mvf0, [r1], {-0}
    74b8:	3f8d2a00 	svccc	0x008d2a00
    74bc:	f30b0000 	vhadd.u8	d0, d11, d0
    74c0:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    74c4:	01040000 	mrseq	r0, (UNDEF: 4)
    74c8:	942a001b 	strtls	r0, [sl], #-27	; 0xffffffe5
    74cc:	0b00003f 	bleq	75d0 <__ram_ret_data_start+0x3d40>
    74d0:	831309f4 	tsthi	r3, #244, 18	; 0x3d0000
    74d4:	04000009 	streq	r0, [r0], #-9
    74d8:	2a001a01 	bcs	dce4 <__ram_ret_data_start+0xa454>
    74dc:	00003f9b 	muleq	r0, fp, pc	; <UNPREDICTABLE>
    74e0:	1309f50b 	movwne	pc, #38155	; 0x950b	; <UNPREDICTABLE>
    74e4:	00000983 	andeq	r0, r0, r3, lsl #19
    74e8:	00190104 	andseq	r0, r9, r4, lsl #2
    74ec:	003fa22a 	eorseq	sl, pc, sl, lsr #4
    74f0:	09f60b00 	ldmibeq	r6!, {r8, r9, fp}^
    74f4:	00098313 	andeq	r8, r9, r3, lsl r3
    74f8:	18010400 	stmdane	r1, {sl}
    74fc:	3fa92a00 	svccc	0x00a92a00
    7500:	f70b0000 			; <UNDEFINED> instruction: 0xf70b0000
    7504:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    7508:	01040000 	mrseq	r0, (UNDEF: 4)
    750c:	b02a0017 	eorlt	r0, sl, r7, lsl r0
    7510:	0b00003f 	bleq	7614 <__ram_ret_data_start+0x3d84>
    7514:	831309f8 	tsthi	r3, #248, 18	; 0x3e0000
    7518:	04000009 	streq	r0, [r0], #-9
    751c:	2a001601 	bcs	cd28 <__ram_ret_data_start+0x9498>
    7520:	0000a300 	andeq	sl, r0, r0, lsl #6
    7524:	1309f90b 	movwne	pc, #39179	; 0x990b	; <UNPREDICTABLE>
    7528:	00000983 	andeq	r0, r0, r3, lsl #19
    752c:	00150104 	andseq	r0, r5, r4, lsl #2
    7530:	00a3082a 	adceq	r0, r3, sl, lsr #16
    7534:	09fa0b00 	ldmibeq	sl!, {r8, r9, fp}^
    7538:	00098313 	andeq	r8, r9, r3, lsl r3
    753c:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
    7540:	a3102a00 	tstge	r0, #0, 20
    7544:	fb0b0000 	blx	2c754e <__ram_ret_data_start+0x2c3cbe>
    7548:	09831309 	stmibeq	r3, {r0, r3, r8, r9, ip}
    754c:	01040000 	mrseq	r0, (UNDEF: 4)
    7550:	182a0013 	stmdane	sl!, {r0, r1, r4}
    7554:	0b0000a3 	bleq	77e8 <__ram_ret_data_start+0x3f58>
    7558:	831309fc 	tsthi	r3, #252, 18	; 0x3f0000
    755c:	04000009 	streq	r0, [r0], #-9
    7560:	2a001201 	bcs	bd6c <__ram_ret_data_start+0x84dc>
    7564:	0000a320 	andeq	sl, r0, r0, lsr #6
    7568:	1309fd0b 	movwne	pc, #40203	; 0x9d0b	; <UNPREDICTABLE>
    756c:	00000983 	andeq	r0, r0, r3, lsl #19
    7570:	00110104 	andseq	r0, r1, r4, lsl #2
    7574:	00a1122a 	adceq	r1, r1, sl, lsr #4
    7578:	09fe0b00 	ldmibeq	lr!, {r8, r9, fp}^
    757c:	00098313 	andeq	r8, r9, r3, lsl r3
    7580:	10010400 	andne	r0, r1, r0, lsl #8
    7584:	0ff92a00 	svceq	0x00f92a00
    7588:	ff0b0000 			; <UNDEFINED> instruction: 0xff0b0000
    758c:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
    7590:	10040000 	andne	r0, r4, r0
    7594:	06000000 	streq	r0, [r0], -r0
    7598:	00002cf8 	strdeq	r2, [r0], -r8
    759c:	030a000b 	movweq	r0, #40971	; 0xa00b
    75a0:	00004a50 	andeq	r4, r0, r0, asr sl
    75a4:	020b041b 	andeq	r0, fp, #452984832	; 0x1b000000
    75a8:	4bb6090a 	blmi	fed899d8 <__data_end_ram_ret__+0xdec999d8>
    75ac:	1d2a0000 	stcne	0, cr0, [sl, #-0]
    75b0:	0b000052 	bleq	7700 <__ram_ret_data_start+0x3e70>
    75b4:	83130a04 	tsthi	r3, #4, 20	; 0x4000
    75b8:	04000009 	streq	r0, [r0], #-9
    75bc:	2a001709 	bcs	d1e8 <__ram_ret_data_start+0x9958>
    75c0:	0000058e 	andeq	r0, r0, lr, lsl #11
    75c4:	0e0a050b 	cfsh32eq	mvfx0, mvfx10, #11
    75c8:	00000977 	andeq	r0, r0, r7, ror r9
    75cc:	00001704 	andeq	r1, r0, r4, lsl #14
    75d0:	21050600 	tstcs	r5, r0, lsl #12
    75d4:	060b0000 	streq	r0, [fp], -r0
    75d8:	4b89030a 	blmi	fe248208 <__data_end_ram_ret__+0xde158208>
    75dc:	041b0000 	ldreq	r0, [fp], #-0
    75e0:	090a080b 	stmdbeq	sl, {r0, r1, r3, fp}
    75e4:	00004dee 	andeq	r4, r0, lr, ror #27
    75e8:	009c022a 	addseq	r0, ip, sl, lsr #4
    75ec:	0a0a0b00 	beq	28a1f4 <__ram_ret_data_start+0x286964>
    75f0:	00098313 	andeq	r8, r9, r3, lsl r3
    75f4:	1f010400 	svcne	0x00010400
    75f8:	78382a00 	ldmdavc	r8!, {r9, fp, sp}
    75fc:	0b0b0000 	bleq	2c7604 <__ram_ret_data_start+0x2c3d74>
    7600:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7604:	01040000 	mrseq	r0, (UNDEF: 4)
    7608:	0f2a001e 	svceq	0x002a001e
    760c:	0b00009c 	bleq	7884 <__ram_ret_data_start+0x3ff4>
    7610:	83130a0c 	tsthi	r3, #12, 20	; 0xc000
    7614:	04000009 	streq	r0, [r0], #-9
    7618:	2a001d01 	bcs	ea24 <__ram_ret_data_start+0xb194>
    761c:	00009c15 	andeq	r9, r0, r5, lsl ip
    7620:	130a0d0b 	movwne	r0, #44299	; 0xad0b
    7624:	00000983 	andeq	r0, r0, r3, lsl #19
    7628:	001c0104 	andseq	r0, ip, r4, lsl #2
    762c:	009c1b2a 	addseq	r1, ip, sl, lsr #22
    7630:	0a0e0b00 	beq	38a238 <__ram_ret_data_start+0x3869a8>
    7634:	00098313 	andeq	r8, r9, r3, lsl r3
    7638:	1b010400 	blne	48640 <__ram_ret_data_start+0x44db0>
    763c:	9c212a00 			; <UNDEFINED> instruction: 0x9c212a00
    7640:	0f0b0000 	svceq	0x000b0000
    7644:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7648:	01040000 	mrseq	r0, (UNDEF: 4)
    764c:	272a001a 			; <UNDEFINED> instruction: 0x272a001a
    7650:	0b00009c 	bleq	78c8 <__ram_ret_data_start+0x4038>
    7654:	83130a10 	tsthi	r3, #16, 20	; 0x10000
    7658:	04000009 	streq	r0, [r0], #-9
    765c:	2a001901 	bcs	da68 <__ram_ret_data_start+0xa1d8>
    7660:	00009c2d 	andeq	r9, r0, sp, lsr #24
    7664:	130a110b 	movwne	r1, #41227	; 0xa10b
    7668:	00000983 	andeq	r0, r0, r3, lsl #19
    766c:	00180104 	andseq	r0, r8, r4, lsl #2
    7670:	009c332a 	addseq	r3, ip, sl, lsr #6
    7674:	0a120b00 	beq	48a27c <__ram_ret_data_start+0x4869ec>
    7678:	00098313 	andeq	r8, r9, r3, lsl r3
    767c:	17010400 	strne	r0, [r1, -r0, lsl #8]
    7680:	9c392a00 			; <UNDEFINED> instruction: 0x9c392a00
    7684:	130b0000 	movwne	r0, #45056	; 0xb000
    7688:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    768c:	01040000 	mrseq	r0, (UNDEF: 4)
    7690:	e92a0016 	stmdb	sl!, {r1, r2, r4}
    7694:	0b00002e 	bleq	7754 <__ram_ret_data_start+0x3ec4>
    7698:	83130a14 	tsthi	r3, #20, 20	; 0x14000
    769c:	04000009 	streq	r0, [r0], #-9
    76a0:	2a001501 	bcs	caac <__ram_ret_data_start+0x921c>
    76a4:	00002ef0 	strdeq	r2, [r0], -r0
    76a8:	130a150b 	movwne	r1, #42251	; 0xa50b
    76ac:	00000983 	andeq	r0, r0, r3, lsl #19
    76b0:	00140104 	andseq	r0, r4, r4, lsl #2
    76b4:	002ef72a 	eoreq	pc, lr, sl, lsr #14
    76b8:	0a160b00 	beq	58a2c0 <__ram_ret_data_start+0x586a30>
    76bc:	00098313 	andeq	r8, r9, r3, lsl r3
    76c0:	13010400 	movwne	r0, #5120	; 0x1400
    76c4:	2efe2a00 	vmovcs.f32	s5, #224	; 0xbf000000 -0.5
    76c8:	170b0000 	strne	r0, [fp, -r0]
    76cc:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    76d0:	01040000 	mrseq	r0, (UNDEF: 4)
    76d4:	052a0012 	streq	r0, [sl, #-18]!	; 0xffffffee
    76d8:	0b00002f 	bleq	779c <__ram_ret_data_start+0x3f0c>
    76dc:	83130a18 	tsthi	r3, #24, 20	; 0x18000
    76e0:	04000009 	streq	r0, [r0], #-9
    76e4:	2a001101 	bcs	baf0 <__ram_ret_data_start+0x8260>
    76e8:	00002f0c 	andeq	r2, r0, ip, lsl #30
    76ec:	130a190b 	movwne	r1, #43275	; 0xa90b
    76f0:	00000983 	andeq	r0, r0, r3, lsl #19
    76f4:	00100104 	andseq	r0, r0, r4, lsl #2
    76f8:	002f132a 	eoreq	r1, pc, sl, lsr #6
    76fc:	0a1a0b00 	beq	68a304 <__ram_ret_data_start+0x686a74>
    7700:	00098313 	andeq	r8, r9, r3, lsl r3
    7704:	0f010400 	svceq	0x00010400
    7708:	2f1a2a00 	svccs	0x001a2a00
    770c:	1b0b0000 	blne	2c7714 <__ram_ret_data_start+0x2c3e84>
    7710:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7714:	01040000 	mrseq	r0, (UNDEF: 4)
    7718:	982a000e 	stmdals	sl!, {r1, r2, r3}
    771c:	0b00002a 	bleq	77cc <__ram_ret_data_start+0x3f3c>
    7720:	83130a1c 	tsthi	r3, #28, 20	; 0x1c000
    7724:	04000009 	streq	r0, [r0], #-9
    7728:	2a000d01 	bcs	ab34 <__ram_ret_data_start+0x72a4>
    772c:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    7730:	130a1d0b 	movwne	r1, #44299	; 0xad0b
    7734:	00000983 	andeq	r0, r0, r3, lsl #19
    7738:	000c0104 	andeq	r0, ip, r4, lsl #2
    773c:	002f7e2a 	eoreq	r7, pc, sl, lsr #28
    7740:	0a1e0b00 	beq	78a348 <__ram_ret_data_start+0x786ab8>
    7744:	00098313 	andeq	r8, r9, r3, lsl r3
    7748:	0b010400 	bleq	48750 <__ram_ret_data_start+0x44ec0>
    774c:	2f852a00 	svccs	0x00852a00
    7750:	1f0b0000 	svcne	0x000b0000
    7754:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7758:	01040000 	mrseq	r0, (UNDEF: 4)
    775c:	8c2a000a 	stchi	0, cr0, [sl], #-40	; 0xffffffd8
    7760:	0b00002f 	bleq	7824 <__ram_ret_data_start+0x3f94>
    7764:	83130a20 	tsthi	r3, #32, 20	; 0x20000
    7768:	04000009 	streq	r0, [r0], #-9
    776c:	2a000901 	bcs	9b78 <__ram_ret_data_start+0x62e8>
    7770:	00002f93 	muleq	r0, r3, pc	; <UNPREDICTABLE>
    7774:	130a210b 	movwne	r2, #41227	; 0xa10b
    7778:	00000983 	andeq	r0, r0, r3, lsl #19
    777c:	00080104 	andeq	r0, r8, r4, lsl #2
    7780:	002b182a 	eoreq	r1, fp, sl, lsr #16
    7784:	0a220b00 	beq	88a38c <__ram_ret_data_start+0x886afc>
    7788:	00098313 	andeq	r8, r9, r3, lsl r3
    778c:	07010400 	streq	r0, [r1, -r0, lsl #8]
    7790:	2fa82a00 	svccs	0x00a82a00
    7794:	230b0000 	movwcs	r0, #45056	; 0xb000
    7798:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    779c:	01040000 	mrseq	r0, (UNDEF: 4)
    77a0:	af2a0006 	svcge	0x002a0006
    77a4:	0b00002f 	bleq	7868 <__ram_ret_data_start+0x3fd8>
    77a8:	83130a24 	tsthi	r3, #36, 20	; 0x24000
    77ac:	04000009 	streq	r0, [r0], #-9
    77b0:	2a000501 	bcs	8bbc <__ram_ret_data_start+0x532c>
    77b4:	00002fb6 			; <UNDEFINED> instruction: 0x00002fb6
    77b8:	130a250b 	movwne	r2, #42251	; 0xa50b
    77bc:	00000983 	andeq	r0, r0, r3, lsl #19
    77c0:	00040104 	andeq	r0, r4, r4, lsl #2
    77c4:	002b292a 	eoreq	r2, fp, sl, lsr #18
    77c8:	0a260b00 	beq	98a3d0 <__ram_ret_data_start+0x986b40>
    77cc:	00098313 	andeq	r8, r9, r3, lsl r3
    77d0:	03010400 	movweq	r0, #5120	; 0x1400
    77d4:	2fbd2a00 	svccs	0x00bd2a00
    77d8:	270b0000 	strcs	r0, [fp, -r0]
    77dc:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    77e0:	01040000 	mrseq	r0, (UNDEF: 4)
    77e4:	cc2a0002 	stcgt	0, cr0, [sl], #-8
    77e8:	0b000028 	bleq	7890 <__ram_ret_data_start+0x4000>
    77ec:	83130a28 	tsthi	r3, #40, 20	; 0x28000
    77f0:	04000009 	streq	r0, [r0], #-9
    77f4:	2a000101 	bcs	7c00 <__ram_ret_data_start+0x4370>
    77f8:	00003037 	andeq	r3, r0, r7, lsr r0
    77fc:	130a290b 	movwne	r2, #43275	; 0xa90b
    7800:	00000983 	andeq	r0, r0, r3, lsl #19
    7804:	00000104 	andeq	r0, r0, r4, lsl #2
    7808:	56ce0600 	strbpl	r0, [lr], r0, lsl #12
    780c:	2a0b0000 	bcs	2c7814 <__ram_ret_data_start+0x2c3f84>
    7810:	4bc3030a 	blmi	ff0c8440 <__data_end_ram_ret__+0xdefd8440>
    7814:	041b0000 	ldreq	r0, [fp], #-0
    7818:	090a2c0b 	stmdbeq	sl, {r0, r1, r3, sl, fp, sp}
    781c:	00005026 	andeq	r5, r0, r6, lsr #32
    7820:	00a4d22a 	adceq	sp, r4, sl, lsr #4
    7824:	0a2e0b00 	beq	b8a42c <__ram_ret_data_start+0xb86b9c>
    7828:	00098313 	andeq	r8, r9, r3, lsl r3
    782c:	1f010400 	svcne	0x00010400
    7830:	a4d82a00 	ldrbge	r2, [r8], #2560	; 0xa00
    7834:	2f0b0000 	svccs	0x000b0000
    7838:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    783c:	01040000 	mrseq	r0, (UNDEF: 4)
    7840:	de2a001e 	mcrle	0, 1, r0, cr10, cr14, {0}
    7844:	0b0000a4 	bleq	7adc <__ram_ret_data_start+0x424c>
    7848:	83130a30 	tsthi	r3, #48, 20	; 0x30000
    784c:	04000009 	streq	r0, [r0], #-9
    7850:	2a001d01 	bcs	ec5c <__ram_ret_data_start+0xb3cc>
    7854:	0000a4e4 	andeq	sl, r0, r4, ror #9
    7858:	130a310b 	movwne	r3, #41227	; 0xa10b
    785c:	00000983 	andeq	r0, r0, r3, lsl #19
    7860:	001c0104 	andseq	r0, ip, r4, lsl #2
    7864:	00a4ea2a 	adceq	lr, r4, sl, lsr #20
    7868:	0a320b00 	beq	c8a470 <__ram_ret_data_start+0xc86be0>
    786c:	00098313 	andeq	r8, r9, r3, lsl r3
    7870:	1b010400 	blne	48878 <__ram_ret_data_start+0x44fe8>
    7874:	a4f02a00 	ldrbtge	r2, [r0], #2560	; 0xa00
    7878:	330b0000 	movwcc	r0, #45056	; 0xb000
    787c:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7880:	01040000 	mrseq	r0, (UNDEF: 4)
    7884:	f62a001a 			; <UNDEFINED> instruction: 0xf62a001a
    7888:	0b0000a4 	bleq	7b20 <__ram_ret_data_start+0x4290>
    788c:	83130a34 	tsthi	r3, #52, 20	; 0x34000
    7890:	04000009 	streq	r0, [r0], #-9
    7894:	2a001901 	bcs	dca0 <__ram_ret_data_start+0xa410>
    7898:	0000a4fc 	strdeq	sl, [r0], -ip
    789c:	130a350b 	movwne	r3, #42251	; 0xa50b
    78a0:	00000983 	andeq	r0, r0, r3, lsl #19
    78a4:	00180104 	andseq	r0, r8, r4, lsl #2
    78a8:	00a5022a 	adceq	r0, r5, sl, lsr #4
    78ac:	0a360b00 	beq	d8a4b4 <__ram_ret_data_start+0xd86c24>
    78b0:	00098313 	andeq	r8, r9, r3, lsl r3
    78b4:	17010400 	strne	r0, [r1, -r0, lsl #8]
    78b8:	a5082a00 	strge	r2, [r8, #-2560]	; 0xfffff600
    78bc:	370b0000 	strcc	r0, [fp, -r0]
    78c0:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    78c4:	01040000 	mrseq	r0, (UNDEF: 4)
    78c8:	c12a0016 			; <UNDEFINED> instruction: 0xc12a0016
    78cc:	0b000086 	bleq	7aec <__ram_ret_data_start+0x425c>
    78d0:	83130a38 	tsthi	r3, #56, 20	; 0x38000
    78d4:	04000009 	streq	r0, [r0], #-9
    78d8:	2a001501 	bcs	cce4 <__ram_ret_data_start+0x9454>
    78dc:	000086c8 	andeq	r8, r0, r8, asr #13
    78e0:	130a390b 	movwne	r3, #43275	; 0xa90b
    78e4:	00000983 	andeq	r0, r0, r3, lsl #19
    78e8:	00140104 	andseq	r0, r4, r4, lsl #2
    78ec:	0086cf2a 	addeq	ip, r6, sl, lsr #30
    78f0:	0a3a0b00 	beq	e8a4f8 <__ram_ret_data_start+0xe86c68>
    78f4:	00098313 	andeq	r8, r9, r3, lsl r3
    78f8:	13010400 	movwne	r0, #5120	; 0x1400
    78fc:	86d62a00 	ldrbhi	r2, [r6], r0, lsl #20
    7900:	3b0b0000 	blcc	2c7908 <__ram_ret_data_start+0x2c4078>
    7904:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7908:	01040000 	mrseq	r0, (UNDEF: 4)
    790c:	dd2a0012 	stcle	0, cr0, [sl, #-72]!	; 0xffffffb8
    7910:	0b000086 	bleq	7b30 <__ram_ret_data_start+0x42a0>
    7914:	83130a3c 	tsthi	r3, #60, 20	; 0x3c000
    7918:	04000009 	streq	r0, [r0], #-9
    791c:	2a001101 	bcs	bd28 <__ram_ret_data_start+0x8498>
    7920:	000086e4 	andeq	r8, r0, r4, ror #13
    7924:	130a3d0b 	movwne	r3, #44299	; 0xad0b
    7928:	00000983 	andeq	r0, r0, r3, lsl #19
    792c:	00100104 	andseq	r0, r0, r4, lsl #2
    7930:	0086eb2a 	addeq	lr, r6, sl, lsr #22
    7934:	0a3e0b00 	beq	f8a53c <__ram_ret_data_start+0xf86cac>
    7938:	00098313 	andeq	r8, r9, r3, lsl r3
    793c:	0f010400 	svceq	0x00010400
    7940:	86f22a00 	ldrbthi	r2, [r2], r0, lsl #20
    7944:	3f0b0000 	svccc	0x000b0000
    7948:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    794c:	01040000 	mrseq	r0, (UNDEF: 4)
    7950:	f92a000e 			; <UNDEFINED> instruction: 0xf92a000e
    7954:	0b000086 	bleq	7b74 <__ram_ret_data_start+0x42e4>
    7958:	83130a40 	tsthi	r3, #64, 20	; 0x40000
    795c:	04000009 	streq	r0, [r0], #-9
    7960:	2a000d01 	bcs	ad6c <__ram_ret_data_start+0x74dc>
    7964:	00008700 	andeq	r8, r0, r0, lsl #14
    7968:	130a410b 	movwne	r4, #41227	; 0xa10b
    796c:	00000983 	andeq	r0, r0, r3, lsl #19
    7970:	000c0104 	andeq	r0, ip, r4, lsl #2
    7974:	00877d2a 	addeq	r7, r7, sl, lsr #26
    7978:	0a420b00 	beq	108a580 <__ram_ret_data_start+0x1086cf0>
    797c:	00098313 	andeq	r8, r9, r3, lsl r3
    7980:	0b010400 	bleq	48988 <__ram_ret_data_start+0x450f8>
    7984:	87842a00 	strhi	r2, [r4, r0, lsl #20]
    7988:	430b0000 	movwmi	r0, #45056	; 0xb000
    798c:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7990:	01040000 	mrseq	r0, (UNDEF: 4)
    7994:	8b2a000a 	blhi	a879c4 <__ram_ret_data_start+0xa84134>
    7998:	0b000087 	bleq	7bbc <__ram_ret_data_start+0x432c>
    799c:	83130a44 	tsthi	r3, #68, 20	; 0x44000
    79a0:	04000009 	streq	r0, [r0], #-9
    79a4:	2a000901 	bcs	9db0 <__ram_ret_data_start+0x6520>
    79a8:	00008792 	muleq	r0, r2, r7
    79ac:	130a450b 	movwne	r4, #42251	; 0xa50b
    79b0:	00000983 	andeq	r0, r0, r3, lsl #19
    79b4:	00080104 	andeq	r0, r8, r4, lsl #2
    79b8:	0087992a 	addeq	r9, r7, sl, lsr #18
    79bc:	0a460b00 	beq	118a5c4 <__ram_ret_data_start+0x1186d34>
    79c0:	00098313 	andeq	r8, r9, r3, lsl r3
    79c4:	07010400 	streq	r0, [r1, -r0, lsl #8]
    79c8:	87a02a00 	strhi	r2, [r0, r0, lsl #20]!
    79cc:	470b0000 	strmi	r0, [fp, -r0]
    79d0:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    79d4:	01040000 	mrseq	r0, (UNDEF: 4)
    79d8:	192a0006 	stmdbne	sl!, {r1, r2}
    79dc:	0b000084 	bleq	7bf4 <__ram_ret_data_start+0x4364>
    79e0:	83130a48 	tsthi	r3, #72, 20	; 0x48000
    79e4:	04000009 	streq	r0, [r0], #-9
    79e8:	2a000501 	bcs	8df4 <__ram_ret_data_start+0x5564>
    79ec:	000087b6 			; <UNDEFINED> instruction: 0x000087b6
    79f0:	130a490b 	movwne	r4, #43275	; 0xa90b
    79f4:	00000983 	andeq	r0, r0, r3, lsl #19
    79f8:	00040104 	andeq	r0, r4, r4, lsl #2
    79fc:	0087bd2a 	addeq	fp, r7, sl, lsr #26
    7a00:	0a4a0b00 	beq	128a608 <__ram_ret_data_start+0x1286d78>
    7a04:	00098313 	andeq	r8, r9, r3, lsl r3
    7a08:	03010400 	movweq	r0, #5120	; 0x1400
    7a0c:	87c42a00 	strbhi	r2, [r4, r0, lsl #20]
    7a10:	4b0b0000 	blmi	2c7a18 <__ram_ret_data_start+0x2c4188>
    7a14:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7a18:	01040000 	mrseq	r0, (UNDEF: 4)
    7a1c:	252a0002 	strcs	r0, [sl, #-2]!
    7a20:	0b000088 	bleq	7c48 <__ram_ret_data_start+0x43b8>
    7a24:	83130a4c 	tsthi	r3, #76, 20	; 0x4c000
    7a28:	04000009 	streq	r0, [r0], #-9
    7a2c:	2a000101 	bcs	7e38 <__ram_ret_data_start+0x45a8>
    7a30:	0000882c 	andeq	r8, r0, ip, lsr #16
    7a34:	130a4d0b 	movwne	r4, #44299	; 0xad0b
    7a38:	00000983 	andeq	r0, r0, r3, lsl #19
    7a3c:	00000104 	andeq	r0, r0, r4, lsl #2
    7a40:	41b20600 			; <UNDEFINED> instruction: 0x41b20600
    7a44:	4e0b0000 	cdpmi	0, 0, cr0, cr11, cr0, {0}
    7a48:	4dfb030a 	ldclmi	3, cr0, [fp, #40]!	; 0x28
    7a4c:	041b0000 	ldreq	r0, [fp], #-0
    7a50:	090a500b 	stmdbeq	sl, {r0, r1, r3, ip, lr}
    7a54:	0000525e 	andeq	r5, r0, lr, asr r2
    7a58:	005a202a 	subseq	r2, sl, sl, lsr #32
    7a5c:	0a520b00 	beq	148a664 <__ram_ret_data_start+0x1486dd4>
    7a60:	00098313 	andeq	r8, r9, r3, lsl r3
    7a64:	1f010400 	svcne	0x00010400
    7a68:	5a262a00 	bpl	992270 <__ram_ret_data_start+0x98e9e0>
    7a6c:	530b0000 	movwpl	r0, #45056	; 0xb000
    7a70:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7a74:	01040000 	mrseq	r0, (UNDEF: 4)
    7a78:	2c2a001e 	stccs	0, cr0, [sl], #-120	; 0xffffff88
    7a7c:	0b00005a 	bleq	7bec <__ram_ret_data_start+0x435c>
    7a80:	83130a54 	tsthi	r3, #84, 20	; 0x54000
    7a84:	04000009 	streq	r0, [r0], #-9
    7a88:	2a001d01 	bcs	ee94 <__ram_ret_data_start+0xb604>
    7a8c:	00005a32 	andeq	r5, r0, r2, lsr sl
    7a90:	130a550b 	movwne	r5, #42251	; 0xa50b
    7a94:	00000983 	andeq	r0, r0, r3, lsl #19
    7a98:	001c0104 	andseq	r0, ip, r4, lsl #2
    7a9c:	005a382a 	subseq	r3, sl, sl, lsr #16
    7aa0:	0a560b00 	beq	158a6a8 <__ram_ret_data_start+0x1586e18>
    7aa4:	00098313 	andeq	r8, r9, r3, lsl r3
    7aa8:	1b010400 	blne	48ab0 <__ram_ret_data_start+0x45220>
    7aac:	5a3e2a00 	bpl	f922b4 <__ram_ret_data_start+0xf8ea24>
    7ab0:	570b0000 	strpl	r0, [fp, -r0]
    7ab4:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7ab8:	01040000 	mrseq	r0, (UNDEF: 4)
    7abc:	442a001a 	strtmi	r0, [sl], #-26	; 0xffffffe6
    7ac0:	0b00005a 	bleq	7c30 <__ram_ret_data_start+0x43a0>
    7ac4:	83130a58 	tsthi	r3, #88, 20	; 0x58000
    7ac8:	04000009 	streq	r0, [r0], #-9
    7acc:	2a001901 	bcs	ded8 <__ram_ret_data_start+0xa648>
    7ad0:	00005a4a 	andeq	r5, r0, sl, asr #20
    7ad4:	130a590b 	movwne	r5, #43275	; 0xa90b
    7ad8:	00000983 	andeq	r0, r0, r3, lsl #19
    7adc:	00180104 	andseq	r0, r8, r4, lsl #2
    7ae0:	005a502a 	subseq	r5, sl, sl, lsr #32
    7ae4:	0a5a0b00 	beq	168a6ec <__ram_ret_data_start+0x1686e5c>
    7ae8:	00098313 	andeq	r8, r9, r3, lsl r3
    7aec:	17010400 	strne	r0, [r1, -r0, lsl #8]
    7af0:	5a562a00 	bpl	15922f8 <__ram_ret_data_start+0x158ea68>
    7af4:	5b0b0000 	blpl	2c7afc <__ram_ret_data_start+0x2c426c>
    7af8:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7afc:	01040000 	mrseq	r0, (UNDEF: 4)
    7b00:	832a0016 			; <UNDEFINED> instruction: 0x832a0016
    7b04:	0b0000a7 	bleq	7da8 <__ram_ret_data_start+0x4518>
    7b08:	83130a5c 	tsthi	r3, #92, 20	; 0x5c000
    7b0c:	04000009 	streq	r0, [r0], #-9
    7b10:	2a001501 	bcs	cf1c <__ram_ret_data_start+0x968c>
    7b14:	0000a78a 	andeq	sl, r0, sl, lsl #15
    7b18:	130a5d0b 	movwne	r5, #44299	; 0xad0b
    7b1c:	00000983 	andeq	r0, r0, r3, lsl #19
    7b20:	00140104 	andseq	r0, r4, r4, lsl #2
    7b24:	00a7912a 	adceq	r9, r7, sl, lsr #2
    7b28:	0a5e0b00 	beq	178a730 <__ram_ret_data_start+0x1786ea0>
    7b2c:	00098313 	andeq	r8, r9, r3, lsl r3
    7b30:	13010400 	movwne	r0, #5120	; 0x1400
    7b34:	a7982a00 	ldrge	r2, [r8, r0, lsl #20]
    7b38:	5f0b0000 	svcpl	0x000b0000
    7b3c:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7b40:	01040000 	mrseq	r0, (UNDEF: 4)
    7b44:	9f2a0012 	svcls	0x002a0012
    7b48:	0b0000a7 	bleq	7dec <__ram_ret_data_start+0x455c>
    7b4c:	83130a60 	tsthi	r3, #96, 20	; 0x60000
    7b50:	04000009 	streq	r0, [r0], #-9
    7b54:	2a001101 	bcs	bf60 <__ram_ret_data_start+0x86d0>
    7b58:	0000a7a6 	andeq	sl, r0, r6, lsr #15
    7b5c:	130a610b 	movwne	r6, #41227	; 0xa10b
    7b60:	00000983 	andeq	r0, r0, r3, lsl #19
    7b64:	00100104 	andseq	r0, r0, r4, lsl #2
    7b68:	00a7ad2a 	adceq	sl, r7, sl, lsr #26
    7b6c:	0a620b00 	beq	188a774 <__ram_ret_data_start+0x1886ee4>
    7b70:	00098313 	andeq	r8, r9, r3, lsl r3
    7b74:	0f010400 	svceq	0x00010400
    7b78:	30792a00 	rsbscc	r2, r9, r0, lsl #20
    7b7c:	630b0000 	movwvs	r0, #45056	; 0xb000
    7b80:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7b84:	01040000 	mrseq	r0, (UNDEF: 4)
    7b88:	c22a000e 	eorgt	r0, sl, #14
    7b8c:	0b0000a7 	bleq	7e30 <__ram_ret_data_start+0x45a0>
    7b90:	83130a64 	tsthi	r3, #100, 20	; 0x64000
    7b94:	04000009 	streq	r0, [r0], #-9
    7b98:	2a000d01 	bcs	afa4 <__ram_ret_data_start+0x7714>
    7b9c:	0000a7c9 	andeq	sl, r0, r9, asr #15
    7ba0:	130a650b 	movwne	r6, #42251	; 0xa50b
    7ba4:	00000983 	andeq	r0, r0, r3, lsl #19
    7ba8:	000c0104 	andeq	r0, ip, r4, lsl #2
    7bac:	00a8302a 	adceq	r3, r8, sl, lsr #32
    7bb0:	0a660b00 	beq	198a7b8 <__ram_ret_data_start+0x1986f28>
    7bb4:	00098313 	andeq	r8, r9, r3, lsl r3
    7bb8:	0b010400 	bleq	48bc0 <__ram_ret_data_start+0x45330>
    7bbc:	a8372a00 	ldmdage	r7!, {r9, fp, sp}
    7bc0:	670b0000 	strvs	r0, [fp, -r0]
    7bc4:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7bc8:	01040000 	mrseq	r0, (UNDEF: 4)
    7bcc:	3e2a000a 	cdpcc	0, 2, cr0, cr10, cr10, {0}
    7bd0:	0b0000a8 	bleq	7e78 <__ram_ret_data_start+0x45e8>
    7bd4:	83130a68 	tsthi	r3, #104, 20	; 0x68000
    7bd8:	04000009 	streq	r0, [r0], #-9
    7bdc:	2a000901 	bcs	9fe8 <__ram_ret_data_start+0x6758>
    7be0:	0000a845 	andeq	sl, r0, r5, asr #16
    7be4:	130a690b 	movwne	r6, #43275	; 0xa90b
    7be8:	00000983 	andeq	r0, r0, r3, lsl #19
    7bec:	00080104 	andeq	r0, r8, r4, lsl #2
    7bf0:	00a84c2a 	adceq	r4, r8, sl, lsr #24
    7bf4:	0a6a0b00 	beq	1a8a7fc <__ram_ret_data_start+0x1a86f6c>
    7bf8:	00098313 	andeq	r8, r9, r3, lsl r3
    7bfc:	07010400 	streq	r0, [r1, -r0, lsl #8]
    7c00:	a8532a00 	ldmdage	r3, {r9, fp, sp}^
    7c04:	6b0b0000 	blvs	2c7c0c <__ram_ret_data_start+0x2c437c>
    7c08:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7c0c:	01040000 	mrseq	r0, (UNDEF: 4)
    7c10:	9d2a0006 	stcls	0, cr0, [sl, #-24]!	; 0xffffffe8
    7c14:	0b000031 	bleq	7ce0 <__ram_ret_data_start+0x4450>
    7c18:	83130a6c 	tsthi	r3, #108, 20	; 0x6c000
    7c1c:	04000009 	streq	r0, [r0], #-9
    7c20:	2a000501 	bcs	902c <__ram_ret_data_start+0x579c>
    7c24:	0000a85a 	andeq	sl, r0, sl, asr r8
    7c28:	130a6d0b 	movwne	r6, #44299	; 0xad0b
    7c2c:	00000983 	andeq	r0, r0, r3, lsl #19
    7c30:	00040104 	andeq	r0, r4, r4, lsl #2
    7c34:	00a8612a 	adceq	r6, r8, sl, lsr #2
    7c38:	0a6e0b00 	beq	1b8a840 <__ram_ret_data_start+0x1b86fb0>
    7c3c:	00098313 	andeq	r8, r9, r3, lsl r3
    7c40:	03010400 	movweq	r0, #5120	; 0x1400
    7c44:	a8682a00 	stmdage	r8!, {r9, fp, sp}^
    7c48:	6f0b0000 	svcvs	0x000b0000
    7c4c:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7c50:	01040000 	mrseq	r0, (UNDEF: 4)
    7c54:	752a0002 	strvc	r0, [sl, #-2]!
    7c58:	0b000033 	bleq	7d2c <__ram_ret_data_start+0x449c>
    7c5c:	83130a70 	tsthi	r3, #112, 20	; 0x70000
    7c60:	04000009 	streq	r0, [r0], #-9
    7c64:	2a000101 	bcs	8070 <__ram_ret_data_start+0x47e0>
    7c68:	0000a8bc 			; <UNDEFINED> instruction: 0x0000a8bc
    7c6c:	130a710b 	movwne	r7, #41227	; 0xa10b
    7c70:	00000983 	andeq	r0, r0, r3, lsl #19
    7c74:	00000104 	andeq	r0, r0, r4, lsl #2
    7c78:	1b600600 	blne	1809480 <__ram_ret_data_start+0x1805bf0>
    7c7c:	720b0000 	andvc	r0, fp, #0
    7c80:	5033030a 	eorspl	r0, r3, sl, lsl #6
    7c84:	041b0000 	ldreq	r0, [fp], #-0
    7c88:	090a740b 	stmdbeq	sl, {r0, r1, r3, sl, ip, sp, lr}
    7c8c:	00005496 	muleq	r0, r6, r4
    7c90:	0052aa2a 	subseq	sl, r2, sl, lsr #20
    7c94:	0a760b00 	beq	1d8a89c <__ram_ret_data_start+0x1d8700c>
    7c98:	00098313 	andeq	r8, r9, r3, lsl r3
    7c9c:	1f010400 	svcne	0x00010400
    7ca0:	52af2a00 	adcpl	r2, pc, #0, 20
    7ca4:	770b0000 	strvc	r0, [fp, -r0]
    7ca8:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7cac:	01040000 	mrseq	r0, (UNDEF: 4)
    7cb0:	b42a001e 	strtlt	r0, [sl], #-30	; 0xffffffe2
    7cb4:	0b000052 	bleq	7e04 <__ram_ret_data_start+0x4574>
    7cb8:	83130a78 	tsthi	r3, #120, 20	; 0x78000
    7cbc:	04000009 	streq	r0, [r0], #-9
    7cc0:	2a001d01 	bcs	f0cc <__ram_ret_data_start+0xb83c>
    7cc4:	000052b9 			; <UNDEFINED> instruction: 0x000052b9
    7cc8:	130a790b 	movwne	r7, #43275	; 0xa90b
    7ccc:	00000983 	andeq	r0, r0, r3, lsl #19
    7cd0:	001c0104 	andseq	r0, ip, r4, lsl #2
    7cd4:	0052be2a 	subseq	fp, r2, sl, lsr #28
    7cd8:	0a7a0b00 	beq	1e8a8e0 <__ram_ret_data_start+0x1e87050>
    7cdc:	00098313 	andeq	r8, r9, r3, lsl r3
    7ce0:	1b010400 	blne	48ce8 <__ram_ret_data_start+0x45458>
    7ce4:	52c32a00 	sbcpl	r2, r3, #0, 20
    7ce8:	7b0b0000 	blvc	2c7cf0 <__ram_ret_data_start+0x2c4460>
    7cec:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7cf0:	01040000 	mrseq	r0, (UNDEF: 4)
    7cf4:	c82a001a 	stmdagt	sl!, {r1, r3, r4}
    7cf8:	0b000052 	bleq	7e48 <__ram_ret_data_start+0x45b8>
    7cfc:	83130a7c 	tsthi	r3, #124, 20	; 0x7c000
    7d00:	04000009 	streq	r0, [r0], #-9
    7d04:	2a001901 	bcs	e110 <__ram_ret_data_start+0xa880>
    7d08:	000052cd 	andeq	r5, r0, sp, asr #5
    7d0c:	130a7d0b 	movwne	r7, #44299	; 0xad0b
    7d10:	00000983 	andeq	r0, r0, r3, lsl #19
    7d14:	00180104 	andseq	r0, r8, r4, lsl #2
    7d18:	0052d22a 	subseq	sp, r2, sl, lsr #4
    7d1c:	0a7e0b00 	beq	1f8a924 <__ram_ret_data_start+0x1f87094>
    7d20:	00098313 	andeq	r8, r9, r3, lsl r3
    7d24:	17010400 	strne	r0, [r1, -r0, lsl #8]
    7d28:	52d72a00 	sbcspl	r2, r7, #0, 20
    7d2c:	7f0b0000 	svcvc	0x000b0000
    7d30:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7d34:	01040000 	mrseq	r0, (UNDEF: 4)
    7d38:	692a0016 	stmdbvs	sl!, {r1, r2, r4}
    7d3c:	0b000045 	bleq	7e58 <__ram_ret_data_start+0x45c8>
    7d40:	83130a80 	tsthi	r3, #128, 20	; 0x80000
    7d44:	04000009 	streq	r0, [r0], #-9
    7d48:	2a001501 	bcs	d154 <__ram_ret_data_start+0x98c4>
    7d4c:	0000456f 	andeq	r4, r0, pc, ror #10
    7d50:	130a810b 	movwne	r8, #41227	; 0xa10b
    7d54:	00000983 	andeq	r0, r0, r3, lsl #19
    7d58:	00140104 	andseq	r0, r4, r4, lsl #2
    7d5c:	0045752a 	subeq	r7, r5, sl, lsr #10
    7d60:	0a820b00 	beq	fe08a968 <__data_end_ram_ret__+0xddf9a968>
    7d64:	00098313 	andeq	r8, r9, r3, lsl r3
    7d68:	13010400 	movwne	r0, #5120	; 0x1400
    7d6c:	457b2a00 	ldrbmi	r2, [fp, #-2560]!	; 0xfffff600
    7d70:	830b0000 	movwhi	r0, #45056	; 0xb000
    7d74:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7d78:	01040000 	mrseq	r0, (UNDEF: 4)
    7d7c:	812a0012 			; <UNDEFINED> instruction: 0x812a0012
    7d80:	0b000045 	bleq	7e9c <__ram_ret_data_start+0x460c>
    7d84:	83130a84 	tsthi	r3, #132, 20	; 0x84000
    7d88:	04000009 	streq	r0, [r0], #-9
    7d8c:	2a001101 	bcs	c198 <__ram_ret_data_start+0x8908>
    7d90:	00004587 	andeq	r4, r0, r7, lsl #11
    7d94:	130a850b 	movwne	r8, #42251	; 0xa50b
    7d98:	00000983 	andeq	r0, r0, r3, lsl #19
    7d9c:	00100104 	andseq	r0, r0, r4, lsl #2
    7da0:	00458d2a 	subeq	r8, r5, sl, lsr #26
    7da4:	0a860b00 	beq	fe18a9ac <__data_end_ram_ret__+0xde09a9ac>
    7da8:	00098313 	andeq	r8, r9, r3, lsl r3
    7dac:	0f010400 	svceq	0x00010400
    7db0:	45932a00 	ldrmi	r2, [r3, #2560]	; 0xa00
    7db4:	870b0000 	strhi	r0, [fp, -r0]
    7db8:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7dbc:	01040000 	mrseq	r0, (UNDEF: 4)
    7dc0:	992a000e 	stmdbls	sl!, {r1, r2, r3}
    7dc4:	0b000045 	bleq	7ee0 <__ram_ret_data_start+0x4650>
    7dc8:	83130a88 	tsthi	r3, #136, 20	; 0x88000
    7dcc:	04000009 	streq	r0, [r0], #-9
    7dd0:	2a000d01 	bcs	b1dc <__ram_ret_data_start+0x794c>
    7dd4:	0000459f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    7dd8:	130a890b 	movwne	r8, #43275	; 0xa90b
    7ddc:	00000983 	andeq	r0, r0, r3, lsl #19
    7de0:	000c0104 	andeq	r0, ip, r4, lsl #2
    7de4:	0045ae2a 	subeq	sl, r5, sl, lsr #28
    7de8:	0a8a0b00 	beq	fe28a9f0 <__data_end_ram_ret__+0xde19a9f0>
    7dec:	00098313 	andeq	r8, r9, r3, lsl r3
    7df0:	0b010400 	bleq	48df8 <__ram_ret_data_start+0x45568>
    7df4:	45b42a00 	ldrmi	r2, [r4, #2560]!	; 0xa00
    7df8:	8b0b0000 	blhi	2c7e00 <__ram_ret_data_start+0x2c4570>
    7dfc:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7e00:	01040000 	mrseq	r0, (UNDEF: 4)
    7e04:	ba2a000a 	blt	a87e34 <__ram_ret_data_start+0xa845a4>
    7e08:	0b000045 	bleq	7f24 <__ram_ret_data_start+0x4694>
    7e0c:	83130a8c 	tsthi	r3, #140, 20	; 0x8c000
    7e10:	04000009 	streq	r0, [r0], #-9
    7e14:	2a000901 	bcs	a220 <__ram_ret_data_start+0x6990>
    7e18:	000045c0 	andeq	r4, r0, r0, asr #11
    7e1c:	130a8d0b 	movwne	r8, #44299	; 0xad0b
    7e20:	00000983 	andeq	r0, r0, r3, lsl #19
    7e24:	00080104 	andeq	r0, r8, r4, lsl #2
    7e28:	0045c62a 	subeq	ip, r5, sl, lsr #12
    7e2c:	0a8e0b00 	beq	fe38aa34 <__data_end_ram_ret__+0xde29aa34>
    7e30:	00098313 	andeq	r8, r9, r3, lsl r3
    7e34:	07010400 	streq	r0, [r1, -r0, lsl #8]
    7e38:	45cc2a00 	strbmi	r2, [ip, #2560]	; 0xa00
    7e3c:	8f0b0000 	svchi	0x000b0000
    7e40:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7e44:	01040000 	mrseq	r0, (UNDEF: 4)
    7e48:	d22a0006 	eorle	r0, sl, #6
    7e4c:	0b000045 	bleq	7f68 <__ram_ret_data_start+0x46d8>
    7e50:	83130a90 	tsthi	r3, #144, 20	; 0x90000
    7e54:	04000009 	streq	r0, [r0], #-9
    7e58:	2a000501 	bcs	9264 <__ram_ret_data_start+0x59d4>
    7e5c:	000045d8 	ldrdeq	r4, [r0], -r8
    7e60:	130a910b 	movwne	r9, #41227	; 0xa10b
    7e64:	00000983 	andeq	r0, r0, r3, lsl #19
    7e68:	00040104 	andeq	r0, r4, r4, lsl #2
    7e6c:	0045de2a 	subeq	sp, r5, sl, lsr #28
    7e70:	0a920b00 	beq	fe48aa78 <__data_end_ram_ret__+0xde39aa78>
    7e74:	00098313 	andeq	r8, r9, r3, lsl r3
    7e78:	03010400 	movweq	r0, #5120	; 0x1400
    7e7c:	45e42a00 	strbmi	r2, [r4, #2560]!	; 0xa00
    7e80:	930b0000 	movwls	r0, #45056	; 0xb000
    7e84:	0983130a 	stmibeq	r3, {r1, r3, r8, r9, ip}
    7e88:	01040000 	mrseq	r0, (UNDEF: 4)
    7e8c:	5c2a0002 	stcpl	0, cr0, [sl], #-8
    7e90:	0b000046 	bleq	7fb0 <__ram_ret_data_start+0x4720>
    7e94:	83130a94 	tsthi	r3, #148, 20	; 0x94000
    7e98:	04000009 	streq	r0, [r0], #-9
    7e9c:	2a000101 	bcs	82a8 <__ram_ret_data_start+0x4a18>
    7ea0:	00004662 	andeq	r4, r0, r2, ror #12
    7ea4:	130a950b 	movwne	r9, #42251	; 0xa50b
    7ea8:	00000983 	andeq	r0, r0, r3, lsl #19
    7eac:	00000104 	andeq	r0, r0, r4, lsl #2
    7eb0:	aab30600 	bge	fecc96b8 <__data_end_ram_ret__+0xdebd96b8>
    7eb4:	960b0000 	strls	r0, [fp], -r0
    7eb8:	526b030a 	rsbpl	r0, fp, #671088640	; 0x28000000
    7ebc:	041b0000 	ldreq	r0, [fp], #-0
    7ec0:	090dc60b 	stmdbeq	sp, {r0, r1, r3, r9, sl, lr, pc}
    7ec4:	0000557a 	andeq	r5, r0, sl, ror r5
    7ec8:	00a1c92a 	adceq	ip, r1, sl, lsr #18
    7ecc:	0dc80b00 	vstreq	d16, [r8]
    7ed0:	00098313 	andeq	r8, r9, r3, lsl r3
    7ed4:	1d030400 	cfstrsne	mvf0, [r3, #-0]
    7ed8:	46502b00 	ldrbmi	r2, [r0], -r0, lsl #22
    7edc:	c90b0045 	stmdbgt	fp, {r0, r2, r6}
    7ee0:	0983130d 	stmibeq	r3, {r0, r2, r3, r8, r9, ip}
    7ee4:	01040000 	mrseq	r0, (UNDEF: 4)
    7ee8:	9e2a001c 	mcrls	0, 1, r0, cr10, cr12, {0}
    7eec:	0b000020 	bleq	7f74 <__ram_ret_data_start+0x46e4>
    7ef0:	83130dca 	tsthi	r3, #12928	; 0x3280
    7ef4:	04000009 	streq	r0, [r0], #-9
    7ef8:	2a001b01 	bcs	eb04 <__ram_ret_data_start+0xb274>
    7efc:	00002861 	andeq	r2, r0, r1, ror #16
    7f00:	130dcb0b 	movwne	ip, #56075	; 0xdb0b
    7f04:	00000983 	andeq	r0, r0, r3, lsl #19
    7f08:	001a0104 	andseq	r0, sl, r4, lsl #2
    7f0c:	009f352a 	addseq	r3, pc, sl, lsr #10
    7f10:	0dcc0b00 	vstreq	d16, [ip]
    7f14:	00098313 	andeq	r8, r9, r3, lsl r3
    7f18:	19010400 	stmdbne	r1, {sl}
    7f1c:	a7172a00 	ldrge	r2, [r7, -r0, lsl #20]
    7f20:	cd0b0000 	stcgt	0, cr0, [fp, #-0]
    7f24:	0983130d 	stmibeq	r3, {r0, r2, r3, r8, r9, ip}
    7f28:	01040000 	mrseq	r0, (UNDEF: 4)
    7f2c:	0a2a0018 	beq	a87f94 <__ram_ret_data_start+0xa84704>
    7f30:	0b000054 	bleq	8088 <__ram_ret_data_start+0x47f8>
    7f34:	83130dce 	tsthi	r3, #13184	; 0x3380
    7f38:	04000009 	streq	r0, [r0], #-9
    7f3c:	2a001602 	bcs	d74c <__ram_ret_data_start+0x9ebc>
    7f40:	000034e4 	andeq	r3, r0, r4, ror #9
    7f44:	130dcf0b 	movwne	ip, #57099	; 0xdf0b
    7f48:	00000983 	andeq	r0, r0, r3, lsl #19
    7f4c:	00140204 	andseq	r0, r4, r4, lsl #4
    7f50:	00794e2a 	rsbseq	r4, r9, sl, lsr #28
    7f54:	0dd00b00 	vldreq	d16, [r0]
    7f58:	00098313 	andeq	r8, r9, r3, lsl r3
    7f5c:	12020400 	andne	r0, r2, #0, 8
    7f60:	0fe32a00 	svceq	0x00e32a00
    7f64:	d10b0000 	mrsle	r0, (UNDEF: 11)
    7f68:	09770e0d 	ldmdbeq	r7!, {r0, r2, r3, r9, sl, fp}^
    7f6c:	02040000 	andeq	r0, r4, #0
    7f70:	442b0010 	strtmi	r0, [fp], #-16
    7f74:	0b005649 	bleq	1d8a0 <__ram_ret_data_start+0x1a010>
    7f78:	83130dd2 	tsthi	r3, #13440	; 0x3480
    7f7c:	04000009 	streq	r0, [r0], #-9
    7f80:	2a000a06 	bcs	a7a0 <__ram_ret_data_start+0x6f10>
    7f84:	000010b9 	strheq	r1, [r0], -r9
    7f88:	0e0dd30b 	cdpeq	3, 0, cr13, cr13, cr11, {0}
    7f8c:	00000977 	andeq	r0, r0, r7, ror r9
    7f90:	00000a04 	andeq	r0, r0, r4, lsl #20
    7f94:	9d4f0600 	stclls	6, cr0, [pc, #-0]	; 7f9c <__ram_ret_data_start+0x470c>
    7f98:	d40b0000 	strle	r0, [fp], #-0
    7f9c:	54a3030d 	strtpl	r0, [r3], #781	; 0x30d
    7fa0:	041b0000 	ldreq	r0, [fp], #-0
    7fa4:	090dd60b 	stmdbeq	sp, {r0, r1, r3, r9, sl, ip, lr, pc}
    7fa8:	000055c5 	andeq	r5, r0, r5, asr #11
    7fac:	006a5e2a 	rsbeq	r5, sl, sl, lsr #28
    7fb0:	0dd80b00 	vldreq	d16, [r8]
    7fb4:	00098313 	andeq	r8, r9, r3, lsl r3
    7fb8:	1c040400 	cfstrsne	mvf0, [r4], {-0}
    7fbc:	94c32a00 	strbls	r2, [r3], #2560	; 0xa00
    7fc0:	d90b0000 	stmdble	fp, {}	; <UNPREDICTABLE>
    7fc4:	0983130d 	stmibeq	r3, {r0, r2, r3, r8, r9, ip}
    7fc8:	02040000 	andeq	r0, r4, #0
    7fcc:	702a001a 	eorvc	r0, sl, sl, lsl r0
    7fd0:	0b000005 	bleq	7fec <__ram_ret_data_start+0x475c>
    7fd4:	770e0dda 			; <UNDEFINED> instruction: 0x770e0dda
    7fd8:	04000009 	streq	r0, [r0], #-9
    7fdc:	0000001a 	andeq	r0, r0, sl, lsl r0
    7fe0:	004e5706 	subeq	r5, lr, r6, lsl #14
    7fe4:	0ddb0b00 	vldreq	d16, [fp]
    7fe8:	00558703 	subseq	r8, r5, r3, lsl #14
    7fec:	0b041b00 	bleq	10ebf4 <__ram_ret_data_start+0x10b364>
    7ff0:	98090ddd 	stmdals	r9, {r0, r2, r3, r4, r6, r7, r8, sl, fp}
    7ff4:	2a000056 	bcs	8154 <__ram_ret_data_start+0x48c4>
    7ff8:	00005ab2 			; <UNDEFINED> instruction: 0x00005ab2
    7ffc:	130ddf0b 	movwne	sp, #57099	; 0xdf0b
    8000:	00000983 	andeq	r0, r0, r3, lsl #19
    8004:	001e0204 	andseq	r0, lr, r4, lsl #4
    8008:	001a292a 	andseq	r2, sl, sl, lsr #18
    800c:	0de00b00 			; <UNDEFINED> instruction: 0x0de00b00
    8010:	00098313 	andeq	r8, r9, r3, lsl r3
    8014:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    8018:	05522a00 	ldrbeq	r2, [r2, #-2560]	; 0xfffff600
    801c:	e10b0000 	mrs	r0, (UNDEF: 11)
    8020:	09770e0d 	ldmdbeq	r7!, {r0, r2, r3, r9, sl, fp}^
    8024:	01040000 	mrseq	r0, (UNDEF: 4)
    8028:	152a001c 	strne	r0, [sl, #-28]!	; 0xffffffe4
    802c:	0b00009b 	bleq	82a0 <__ram_ret_data_start+0x4a10>
    8030:	83130de2 	tsthi	r3, #14464	; 0x3880
    8034:	04000009 	streq	r0, [r0], #-9
    8038:	2a001b01 	bcs	ec44 <__ram_ret_data_start+0xb3b4>
    803c:	00009d90 	muleq	r0, r0, sp
    8040:	130de30b 	movwne	lr, #54027	; 0xd30b
    8044:	00000983 	andeq	r0, r0, r3, lsl #19
    8048:	001a0104 	andseq	r0, sl, r4, lsl #2
    804c:	0059da2a 	subseq	sp, r9, sl, lsr #20
    8050:	0de40b00 			; <UNDEFINED> instruction: 0x0de40b00
    8054:	00098313 	andeq	r8, r9, r3, lsl r3
    8058:	19010400 	stmdbne	r1, {sl}
    805c:	057a2a00 	ldrbeq	r2, [sl, #-2560]!	; 0xfffff600
    8060:	e50b0000 	str	r0, [fp, #-0]
    8064:	09770e0d 	ldmdbeq	r7!, {r0, r2, r3, r9, sl, fp}^
    8068:	01040000 	mrseq	r0, (UNDEF: 4)
    806c:	bc2a0018 	stclt	0, cr0, [sl], #-96	; 0xffffffa0
    8070:	0b000094 	bleq	82c8 <__ram_ret_data_start+0x4a38>
    8074:	83130de6 	tsthi	r3, #14720	; 0x3980
    8078:	04000009 	streq	r0, [r0], #-9
    807c:	2a001404 	bcs	d094 <__ram_ret_data_start+0x9804>
    8080:	00000fcd 	andeq	r0, r0, sp, asr #31
    8084:	0e0de70b 	cdpeq	7, 0, cr14, cr13, cr11, {0}
    8088:	00000977 	andeq	r0, r0, r7, ror r9
    808c:	00110304 	andseq	r0, r1, r4, lsl #6
    8090:	00ae342a 	adceq	r3, lr, sl, lsr #8
    8094:	0de80b00 			; <UNDEFINED> instruction: 0x0de80b00
    8098:	00098313 	andeq	r8, r9, r3, lsl r3
    809c:	10010400 	andne	r0, r1, r0, lsl #8
    80a0:	0ff92a00 	svceq	0x00f92a00
    80a4:	e90b0000 	stmdb	fp, {}	; <UNPREDICTABLE>
    80a8:	09770e0d 	ldmdbeq	r7!, {r0, r2, r3, r9, sl, fp}^
    80ac:	10040000 	andne	r0, r4, r0
    80b0:	06000000 	streq	r0, [r0], -r0
    80b4:	000088f2 	strdeq	r8, [r0], -r2
    80b8:	030dea0b 	movweq	lr, #55819	; 0xda0b
    80bc:	000055d2 	ldrdeq	r5, [r0], -r2
    80c0:	ec0b041b 	cfstrs	mvf0, [fp], {27}
    80c4:	5749090d 	strbpl	r0, [r9, -sp, lsl #18]
    80c8:	cc2a0000 	stcgt	0, cr0, [sl], #-0
    80cc:	0b000040 	bleq	81d4 <__ram_ret_data_start+0x4944>
    80d0:	83130dee 	tsthi	r3, #15232	; 0x3b80
    80d4:	04000009 	streq	r0, [r0], #-9
    80d8:	2a001f01 	bcs	fce4 <__ram_ret_data_start+0xc454>
    80dc:	0000053a 	andeq	r0, r0, sl, lsr r5
    80e0:	0e0def0b 	cdpeq	15, 0, cr14, cr13, cr11, {0}
    80e4:	00000977 	andeq	r0, r0, r7, ror r9
    80e8:	001a0504 	andseq	r0, sl, r4, lsl #10
    80ec:	00732f2a 	rsbseq	r2, r3, sl, lsr #30
    80f0:	0df00b00 			; <UNDEFINED> instruction: 0x0df00b00
    80f4:	00098313 	andeq	r8, r9, r3, lsl r3
    80f8:	19010400 	stmdbne	r1, {sl}
    80fc:	60e32a00 	rscvs	r2, r3, r0, lsl #20
    8100:	f10b0000 			; <UNDEFINED> instruction: 0xf10b0000
    8104:	0983130d 	stmibeq	r3, {r0, r2, r3, r8, r9, ip}
    8108:	01040000 	mrseq	r0, (UNDEF: 4)
    810c:	8c2a0018 	stchi	0, cr0, [sl], #-96	; 0xffffffa0
    8110:	0b00008c 	bleq	8348 <__ram_ret_data_start+0x4ab8>
    8114:	83130df2 	tsthi	r3, #15488	; 0x3c80
    8118:	04000009 	streq	r0, [r0], #-9
    811c:	2a001305 	bcs	cd38 <__ram_ret_data_start+0x94a8>
    8120:	00000fd8 	ldrdeq	r0, [r0], -r8
    8124:	0e0df30b 	cdpeq	3, 0, cr15, cr13, cr11, {0}
    8128:	00000977 	andeq	r0, r0, r7, ror r9
    812c:	00120104 	andseq	r0, r2, r4, lsl #2
    8130:	006f102a 	rsbeq	r1, pc, sl, lsr #32
    8134:	0df40b00 			; <UNDEFINED> instruction: 0x0df40b00
    8138:	00098313 	andeq	r8, r9, r3, lsl r3
    813c:	11010400 	tstne	r1, r0, lsl #8
    8140:	2ac42a00 	bcs	ff112948 <__data_end_ram_ret__+0xdf022948>
    8144:	f50b0000 			; <UNDEFINED> instruction: 0xf50b0000
    8148:	0983130d 	stmibeq	r3, {r0, r2, r3, r8, r9, ip}
    814c:	01040000 	mrseq	r0, (UNDEF: 4)
    8150:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    8154:	0b00000f 	bleq	8198 <__ram_ret_data_start+0x4908>
    8158:	770e0df6 			; <UNDEFINED> instruction: 0x770e0df6
    815c:	04000009 	streq	r0, [r0], #-9
    8160:	00000010 	andeq	r0, r0, r0, lsl r0
    8164:	0058f306 	subseq	pc, r8, r6, lsl #6
    8168:	0df70b00 			; <UNDEFINED> instruction: 0x0df70b00
    816c:	0056a503 	subseq	sl, r6, r3, lsl #10
    8170:	0b041b00 	bleq	10ed78 <__ram_ret_data_start+0x10b4e8>
    8174:	83090df9 	movwhi	r0, #40441	; 0x9df9
    8178:	2a000057 	bcs	82dc <__ram_ret_data_start+0x4a4c>
    817c:	00001c9a 	muleq	r0, sl, ip
    8180:	130dfb0b 	movwne	pc, #56075	; 0xdb0b	; <UNPREDICTABLE>
    8184:	00000983 	andeq	r0, r0, r3, lsl #19
    8188:	00180804 	andseq	r0, r8, r4, lsl #16
    818c:	0005842a 	andeq	r8, r5, sl, lsr #8
    8190:	0dfc0b00 			; <UNDEFINED> instruction: 0x0dfc0b00
    8194:	0009770e 	andeq	r7, r9, lr, lsl #14
    8198:	00180400 	andseq	r0, r8, r0, lsl #8
    819c:	5b060000 	blpl	1881a4 <__ram_ret_data_start+0x184914>
    81a0:	0b000017 	bleq	8204 <__ram_ret_data_start+0x4974>
    81a4:	56030dfd 			; <UNDEFINED> instruction: 0x56030dfd
    81a8:	1b000057 	blne	830c <__ram_ret_data_start+0x4a7c>
    81ac:	0dff0b04 			; <UNDEFINED> instruction: 0x0dff0b04
    81b0:	0057bd09 	subseq	fp, r7, r9, lsl #26
    81b4:	49522b00 	ldmdbmi	r2, {r8, r9, fp, sp}^
    81b8:	010b0043 	tsteq	fp, r3, asr #32
    81bc:	0983130e 	stmibeq	r3, {r1, r2, r3, r8, r9, ip}
    81c0:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    81c4:	842a0018 	strthi	r0, [sl], #-24	; 0xffffffe8
    81c8:	0b000005 	bleq	81e4 <__ram_ret_data_start+0x4954>
    81cc:	770e0e02 	strvc	r0, [lr, -r2, lsl #28]
    81d0:	04000009 	streq	r0, [r0], #-9
    81d4:	00000018 	andeq	r0, r0, r8, lsl r0
    81d8:	00860406 	addeq	r0, r6, r6, lsl #8
    81dc:	0e030b00 	vmlaeq.f64	d0, d3, d0
    81e0:	00579003 	subseq	r9, r7, r3
    81e4:	0b041b00 	bleq	10edec <__ram_ret_data_start+0x10b55c>
    81e8:	f7090e05 			; <UNDEFINED> instruction: 0xf7090e05
    81ec:	2a000057 	bcs	8350 <__ram_ret_data_start+0x4ac0>
    81f0:	00006fe6 	andeq	r6, r0, r6, ror #31
    81f4:	130e070b 	movwne	r0, #59147	; 0xe70b
    81f8:	00000983 	andeq	r0, r0, r3, lsl #19
    81fc:	00180804 	andseq	r0, r8, r4, lsl #16
    8200:	0005842a 	andeq	r8, r5, sl, lsr #8
    8204:	0e080b00 	vmlaeq.f64	d0, d8, d0
    8208:	0009770e 	andeq	r7, r9, lr, lsl #14
    820c:	00180400 	andseq	r0, r8, r0, lsl #8
    8210:	10060000 	andne	r0, r6, r0
    8214:	0b00003e 	bleq	8314 <__ram_ret_data_start+0x4a84>
    8218:	ca030e09 	bgt	cba44 <__ram_ret_data_start+0xc81b4>
    821c:	1b000057 	blne	8380 <__ram_ret_data_start+0x4af0>
    8220:	0e0b0b04 	vmlaeq.f64	d0, d11, d4
    8224:	00584209 	subseq	r4, r8, r9, lsl #4
    8228:	05302a00 	ldreq	r2, [r0, #-2560]!	; 0xfffff600
    822c:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    8230:	09770e0e 	ldmdbeq	r7!, {r1, r2, r3, r9, sl, fp}^
    8234:	07040000 	streq	r0, [r4, -r0]
    8238:	2b2a0019 	blcs	a882a4 <__ram_ret_data_start+0xa84a14>
    823c:	0b00008f 	bleq	8480 <__ram_ret_data_start+0x4bf0>
    8240:	83130e0e 	tsthi	r3, #14, 28	; 0xe0
    8244:	04000009 	streq	r0, [r0], #-9
    8248:	2a001801 	bcs	e254 <__ram_ret_data_start+0xa9c4>
    824c:	00000584 	andeq	r0, r0, r4, lsl #11
    8250:	0e0e0f0b 	cdpeq	15, 0, cr0, cr14, cr11, {0}
    8254:	00000977 	andeq	r0, r0, r7, ror r9
    8258:	00001804 	andeq	r1, r0, r4, lsl #16
    825c:	99370600 	ldmdbls	r7!, {r9, sl}
    8260:	100b0000 	andne	r0, fp, r0
    8264:	5804030e 	stmdapl	r4, {r1, r2, r3, r8, r9}
    8268:	041b0000 	ldreq	r0, [fp], #-0
    826c:	090e120b 	stmdbeq	lr, {r0, r1, r3, r9, ip}
    8270:	0000587c 	andeq	r5, r0, ip, ror r8
    8274:	0005302a 	andeq	r3, r5, sl, lsr #32
    8278:	0e140b00 	vnmlseq.f64	d0, d4, d0
    827c:	0009770e 	andeq	r7, r9, lr, lsl #14
    8280:	061a0400 	ldreq	r0, [sl], -r0, lsl #8
    8284:	a9fd2a00 	ldmibge	sp!, {r9, fp, sp}^
    8288:	150b0000 	strne	r0, [fp, #-0]
    828c:	0983130e 	stmibeq	r3, {r1, r2, r3, r8, r9, ip}
    8290:	06040000 	streq	r0, [r4], -r0
    8294:	06000000 	streq	r0, [r0], -r0
    8298:	0000aeb4 			; <UNDEFINED> instruction: 0x0000aeb4
    829c:	030e160b 	movweq	r1, #58891	; 0xe60b
    82a0:	0000584f 	andeq	r5, r0, pc, asr #16
    82a4:	900b021b 	andls	r0, fp, fp, lsl r2
    82a8:	58b6090e 	ldmpl	r6!, {r1, r2, r3, r8, fp}
    82ac:	542b0000 	strtpl	r0, [fp], #-0
    82b0:	0b005342 	bleq	1cfc0 <__ram_ret_data_start+0x19730>
    82b4:	61130e92 			; <UNDEFINED> instruction: 0x61130e92
    82b8:	02000009 	andeq	r0, r0, #9
    82bc:	2a00040c 	bcs	92f4 <__ram_ret_data_start+0x5a64>
    82c0:	00000fcd 	andeq	r0, r0, sp, asr #31
    82c4:	0e0e930b 	cdpeq	3, 0, cr9, cr14, cr11, {0}
    82c8:	00000955 	andeq	r0, r0, r5, asr r9
    82cc:	00000402 	andeq	r0, r0, r2, lsl #8
    82d0:	537d0600 	cmnpl	sp, #0, 12
    82d4:	940b0000 	strls	r0, [fp], #-0
    82d8:	5889030e 	stmpl	r9, {r1, r2, r3, r8, r9}
    82dc:	021b0000 	andseq	r0, fp, #0
    82e0:	090e960b 	stmdbeq	lr, {r0, r1, r3, r9, sl, ip, pc}
    82e4:	00005934 	andeq	r5, r0, r4, lsr r9
    82e8:	0005302a 	andeq	r3, r5, sl, lsr #32
    82ec:	0e980b00 	vfnmseq.f64	d0, d8, d0
    82f0:	0009550e 	andeq	r5, r9, lr, lsl #10
    82f4:	0f010200 	svceq	0x00010200
    82f8:	43422b00 	movtmi	r2, #11008	; 0x2b00
    82fc:	990b0045 	stmdbls	fp, {r0, r2, r6}
    8300:	0961130e 	stmdbeq	r1!, {r1, r2, r3, r8, r9, ip}^
    8304:	01020000 	mrseq	r0, (UNDEF: 2)
    8308:	e32a000e 			; <UNDEFINED> instruction: 0xe32a000e
    830c:	0b00007d 	bleq	8508 <__ram_ret_data_start+0x4c78>
    8310:	61130e9a 			; <UNDEFINED> instruction: 0x61130e9a
    8314:	02000009 	andeq	r0, r0, #9
    8318:	2a000c02 	bcs	b328 <__ram_ret_data_start+0x7a98>
    831c:	000043dc 	ldrdeq	r4, [r0], -ip
    8320:	130e9b0b 	movwne	r9, #60171	; 0xeb0b
    8324:	00000961 	andeq	r0, r0, r1, ror #18
    8328:	000b0102 	andeq	r0, fp, r2, lsl #2
    832c:	0036f22a 	eorseq	pc, r6, sl, lsr #4
    8330:	0e9c0b00 	vfnmseq.f64	d0, d12, d0
    8334:	00096113 	andeq	r6, r9, r3, lsl r1
    8338:	0a010200 	beq	48b40 <__ram_ret_data_start+0x452b0>
    833c:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    8340:	9d0b0000 	stcls	0, cr0, [fp, #-0]
    8344:	09550e0e 	ldmdbeq	r5, {r1, r2, r3, r9, sl, fp}^
    8348:	0a020000 	beq	88350 <__ram_ret_data_start+0x84ac0>
    834c:	06000000 	streq	r0, [r0], -r0
    8350:	00005c12 	andeq	r5, r0, r2, lsl ip
    8354:	030e9e0b 	movweq	r9, #60939	; 0xee0b
    8358:	000058c3 	andeq	r5, r0, r3, asr #17
    835c:	a00b021b 	andge	r0, fp, fp, lsl r2
    8360:	59d4090e 	ldmibpl	r4, {r1, r2, r3, r8, fp}^
    8364:	ec2a0000 	stc	0, cr0, [sl], #-0
    8368:	0b00007f 	bleq	856c <__ram_ret_data_start+0x4cdc>
    836c:	61130ea2 	tstvs	r3, r2, lsr #29
    8370:	02000009 	andeq	r0, r0, #9
    8374:	2a000e02 	bcs	bb84 <__ram_ret_data_start+0x82f4>
    8378:	00000626 	andeq	r0, r0, r6, lsr #12
    837c:	0e0ea30b 	cdpeq	3, 0, cr10, cr14, cr11, {0}
    8380:	00000955 	andeq	r0, r0, r5, asr r9
    8384:	000d0102 	andeq	r0, sp, r2, lsl #2
    8388:	4543432b 	strbmi	r4, [r3, #-811]	; 0xfffffcd5
    838c:	0ea40b00 	vfmaeq.f64	d0, d4, d0
    8390:	00096113 	andeq	r6, r9, r3, lsl r1
    8394:	0c010200 	sfmeq	f0, 4, [r1], {-0}
    8398:	43492b00 	movtmi	r2, #39680	; 0x9b00
    839c:	a50b0045 	strge	r0, [fp, #-69]	; 0xffffffbb
    83a0:	0961130e 	stmdbeq	r1!, {r1, r2, r3, r8, r9, ip}^
    83a4:	01020000 	mrseq	r0, (UNDEF: 2)
    83a8:	442b000b 	strtmi	r0, [fp], #-11
    83ac:	0b005441 	bleq	1d4b8 <__ram_ret_data_start+0x19c28>
    83b0:	61130ea6 	tstvs	r3, r6, lsr #29
    83b4:	02000009 	andeq	r0, r0, #9
    83b8:	2b000a01 	blcs	abc4 <__ram_ret_data_start+0x7334>
    83bc:	00505954 	subseq	r5, r0, r4, asr r9
    83c0:	130ea70b 	movwne	sl, #59147	; 0xe70b
    83c4:	00000961 	andeq	r0, r0, r1, ror #18
    83c8:	00080202 	andeq	r0, r8, r2, lsl #4
    83cc:	5844492b 	stmdapl	r4, {r0, r1, r3, r5, r8, fp, lr}^
    83d0:	0ea80b00 	vfmaeq.f64	d0, d8, d0
    83d4:	00096113 	andeq	r6, r9, r3, lsl r1
    83d8:	02060200 	andeq	r0, r6, #0, 4
    83dc:	0fe32a00 	svceq	0x00e32a00
    83e0:	a90b0000 	stmdbge	fp, {}	; <UNPREDICTABLE>
    83e4:	09550e0e 	ldmdbeq	r5, {r1, r2, r3, r9, sl, fp}^
    83e8:	02020000 	andeq	r0, r2, #0
    83ec:	06000000 	streq	r0, [r0], -r0
    83f0:	00004716 	andeq	r4, r0, r6, lsl r7
    83f4:	030eaa0b 	movweq	sl, #59915	; 0xea0b
    83f8:	00005941 	andeq	r5, r0, r1, asr #18
    83fc:	ac0b041b 	cfstrsge	mvf0, [fp], {27}
    8400:	5afb090e 	bpl	ffeca840 <__data_end_ram_ret__+0xdfdda840>
    8404:	432b0000 			; <UNDEFINED> instruction: 0x432b0000
    8408:	0b004349 	bleq	19134 <__ram_ret_data_start+0x158a4>
    840c:	83130eae 	tsthi	r3, #2784	; 0xae0
    8410:	04000009 	streq	r0, [r0], #-9
    8414:	2b001f01 	blcs	10020 <__ram_ret_data_start+0xc790>
    8418:	00444943 	subeq	r4, r4, r3, asr #18
    841c:	130eaf0b 	movwne	sl, #61195	; 0xef0b
    8420:	00000983 	andeq	r0, r0, r3, lsl #19
    8424:	001e0104 	andseq	r0, lr, r4, lsl #2
    8428:	0041442b 	subeq	r4, r1, fp, lsr #8
    842c:	130eb00b 	movwne	fp, #57355	; 0xe00b
    8430:	00000983 	andeq	r0, r0, r3, lsl #19
    8434:	001d0104 	andseq	r0, sp, r4, lsl #2
    8438:	0005522a 	andeq	r5, r5, sl, lsr #4
    843c:	0eb10b00 	vmoveq.f64	d0, #16	; 0x40800000  4.0
    8440:	0009770e 	andeq	r7, r9, lr, lsl #14
    8444:	18050400 	stmdane	r5, {sl}
    8448:	54572b00 	ldrbpl	r2, [r7], #-2816	; 0xfffff500
    844c:	b20b0041 	andlt	r0, fp, #65	; 0x41
    8450:	0983130e 	stmibeq	r3, {r1, r2, r3, r8, r9, ip}
    8454:	01040000 	mrseq	r0, (UNDEF: 4)
    8458:	522b0017 	eorpl	r0, fp, #23
    845c:	0b004154 	bleq	189b4 <__ram_ret_data_start+0x15124>
    8460:	83130eb3 	tsthi	r3, #2864	; 0xb30
    8464:	04000009 	streq	r0, [r0], #-9
    8468:	2b001601 	blcs	dc74 <__ram_ret_data_start+0xa3e4>
    846c:	00455742 	subeq	r5, r5, r2, asr #14
    8470:	130eb40b 	movwne	fp, #58379	; 0xe40b
    8474:	00000983 	andeq	r0, r0, r3, lsl #19
    8478:	00150104 	andseq	r0, r5, r4, lsl #2
    847c:	4552422b 	ldrbmi	r4, [r2, #-555]	; 0xfffffdd5
    8480:	0eb50b00 	vmoveq.f64	d0, #80	; 0x3e800000  0.250
    8484:	00098313 	andeq	r8, r9, r3, lsl r3
    8488:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
    848c:	0fcd2a00 	svceq	0x00cd2a00
    8490:	b60b0000 	strlt	r0, [fp], -r0
    8494:	09770e0e 	ldmdbeq	r7!, {r1, r2, r3, r9, sl, fp}^
    8498:	04040000 	streq	r0, [r4], #-0
    849c:	432b0010 			; <UNDEFINED> instruction: 0x432b0010
    84a0:	0b004e49 	bleq	1bdcc <__ram_ret_data_start+0x1853c>
    84a4:	83130eb7 	tsthi	r3, #2928	; 0xb70
    84a8:	04000009 	streq	r0, [r0], #-9
    84ac:	2b000f01 	blcs	c0b8 <__ram_ret_data_start+0x8828>
    84b0:	00535343 	subseq	r5, r3, r3, asr #6
    84b4:	130eb80b 	movwne	fp, #59403	; 0xe80b
    84b8:	00000983 	andeq	r0, r0, r3, lsl #19
    84bc:	000e0104 	andeq	r0, lr, r4, lsl #2
    84c0:	4c44432b 	mcrrmi	3, 2, r4, r4, cr11
    84c4:	0eb90b00 	vmoveq.f64	d0, #144	; 0xc0800000 -4.0
    84c8:	00098313 	andeq	r8, r9, r3, lsl r3
    84cc:	0d010400 	cfstrseq	mvf0, [r1, #-0]
    84d0:	50572b00 	subspl	r2, r7, r0, lsl #22
    84d4:	ba0b004c 	blt	2c860c <__ram_ret_data_start+0x2c4d7c>
    84d8:	0983130e 	stmibeq	r3, {r1, r2, r3, r8, r9, ip}
    84dc:	01040000 	mrseq	r0, (UNDEF: 4)
    84e0:	c62a000c 	strtgt	r0, [sl], -ip
    84e4:	0b000063 	bleq	8678 <__ram_ret_data_start+0x4de8>
    84e8:	83130ebb 	tsthi	r3, #2992	; 0xbb0
    84ec:	04000009 	streq	r0, [r0], #-9
    84f0:	2a000804 	bcs	a508 <__ram_ret_data_start+0x6c78>
    84f4:	00004f2d 	andeq	r4, r0, sp, lsr #30
    84f8:	130ebc0b 	movwne	fp, #60427	; 0xec0b
    84fc:	00000983 	andeq	r0, r0, r3, lsl #19
    8500:	00070104 	andeq	r0, r7, r4, lsl #2
    8504:	00589a2a 	subseq	r9, r8, sl, lsr #20
    8508:	0ebd0b00 	vmoveq.f64	d0, #208	; 0xbe800000 -0.250
    850c:	0009770e 	andeq	r7, r9, lr, lsl #14
    8510:	00070400 	andeq	r0, r7, r0, lsl #8
    8514:	20060000 	andcs	r0, r6, r0
    8518:	0b000019 	bleq	8584 <__ram_ret_data_start+0x4cf4>
    851c:	e1030ebe 			; <UNDEFINED> instruction: 0xe1030ebe
    8520:	1b000059 	blne	868c <__ram_ret_data_start+0x4dfc>
    8524:	0ec00b01 	vdiveq.f64	d16, d0, d1
    8528:	005b8909 	subseq	r8, fp, r9, lsl #18
    852c:	05302a00 	ldreq	r2, [r0, #-2560]!	; 0xfffff600
    8530:	c20b0000 	andgt	r0, fp, #0
    8534:	09440d0e 	stmdbeq	r4, {r1, r2, r3, r8, sl, fp}^
    8538:	01010000 	mrseq	r0, (UNDEF: 1)
    853c:	442b0007 	strtmi	r0, [fp], #-7
    8540:	c30b0057 	movwgt	r0, #45143	; 0xb057
    8544:	0950120e 	ldmdbeq	r0, {r1, r2, r3, r9, ip}^
    8548:	01010000 	mrseq	r0, (UNDEF: 1)
    854c:	932a0006 			; <UNDEFINED> instruction: 0x932a0006
    8550:	0b000094 	bleq	87a8 <__ram_ret_data_start+0x4f18>
    8554:	50120ec4 	andspl	r0, r2, r4, asr #29
    8558:	01000009 	tsteq	r0, r9
    855c:	2a000501 	bcs	9968 <__ram_ret_data_start+0x60d8>
    8560:	00000552 	andeq	r0, r0, r2, asr r5
    8564:	0d0ec50b 	cfstr32eq	mvfx12, [lr, #-44]	; 0xffffffd4
    8568:	00000944 	andeq	r0, r0, r4, asr #18
    856c:	00030201 	andeq	r0, r3, r1, lsl #4
    8570:	0027582a 	eoreq	r5, r7, sl, lsr #16
    8574:	0ec60b00 	vdiveq.f64	d16, d6, d0
    8578:	00095012 	andeq	r5, r9, r2, lsl r0
    857c:	02010100 	andeq	r0, r1, #0, 2
    8580:	99112a00 	ldmdbls	r1, {r9, fp, sp}
    8584:	c70b0000 	strgt	r0, [fp, -r0]
    8588:	0950120e 	ldmdbeq	r0, {r1, r2, r3, r9, ip}^
    858c:	01010000 	mrseq	r0, (UNDEF: 1)
    8590:	c82a0001 	stmdagt	sl!, {r0}
    8594:	0b0000aa 	bleq	8844 <__ram_ret_data_start+0x4fb4>
    8598:	50120ec8 	andspl	r0, r2, r8, asr #29
    859c:	01000009 	tsteq	r0, r9
    85a0:	00000001 	andeq	r0, r0, r1
    85a4:	001ace06 	andseq	ip, sl, r6, lsl #28
    85a8:	0ec90b00 	vdiveq.f64	d16, d9, d0
    85ac:	005b0803 	subseq	r0, fp, r3, lsl #16
    85b0:	0b011b00 	bleq	4f1b8 <__ram_ret_data_start+0x4b928>
    85b4:	c3090ecb 	movwgt	r0, #40651	; 0x9ecb
    85b8:	2a00005b 	bcs	872c <__ram_ret_data_start+0x4e9c>
    85bc:	000096da 	ldrdeq	r9, [r0], -sl
    85c0:	120ecd0b 	andne	ip, lr, #704	; 0x2c0
    85c4:	00000950 	andeq	r0, r0, r0, asr r9
    85c8:	00070101 	andeq	r0, r7, r1, lsl #2
    85cc:	00053a2a 	andeq	r3, r5, sl, lsr #20
    85d0:	0ece0b00 	vdiveq.f64	d16, d14, d0
    85d4:	0009440d 	andeq	r4, r9, sp, lsl #8
    85d8:	00070100 	andeq	r0, r7, r0, lsl #2
    85dc:	2b060000 	blcs	1885e4 <__ram_ret_data_start+0x184d54>
    85e0:	0b000082 	bleq	87f0 <__ram_ret_data_start+0x4f60>
    85e4:	96030ecf 	strls	r0, [r3], -pc, asr #29
    85e8:	1b00005b 	blne	875c <__ram_ret_data_start+0x4ecc>
    85ec:	0ed10b01 	vfnmseq.f64	d16, d1, d1
    85f0:	005c2f09 	subseq	r2, ip, r9, lsl #30
    85f4:	240d2a00 	strcs	r2, [sp], #-2560	; 0xfffff600
    85f8:	d30b0000 	movwle	r0, #45056	; 0xb000
    85fc:	0950120e 	ldmdbeq	r0, {r1, r2, r3, r9, ip}^
    8600:	01010000 	mrseq	r0, (UNDEF: 1)
    8604:	432b0007 			; <UNDEFINED> instruction: 0x432b0007
    8608:	d40b0052 	strle	r0, [fp], #-82	; 0xffffffae
    860c:	0950120e 	ldmdbeq	r0, {r1, r2, r3, r9, ip}^
    8610:	01010000 	mrseq	r0, (UNDEF: 1)
    8614:	522b0006 	eorpl	r0, fp, #6
    8618:	0b004357 	bleq	1937c <__ram_ret_data_start+0x15aec>
    861c:	50120ed5 			; <UNDEFINED> instruction: 0x50120ed5
    8620:	01000009 	tsteq	r0, r9
    8624:	2a000501 	bcs	9a30 <__ram_ret_data_start+0x61a0>
    8628:	00003c76 	andeq	r3, r0, r6, ror ip
    862c:	120ed60b 	andne	sp, lr, #11534336	; 0xb00000
    8630:	00000950 	andeq	r0, r0, r0, asr r9
    8634:	00040101 	andeq	r0, r4, r1, lsl #2
    8638:	00055c2a 	andeq	r5, r5, sl, lsr #24
    863c:	0ed70b00 	vfnmseq.f64	d16, d7, d0
    8640:	0009440d 	andeq	r4, r9, sp, lsl #8
    8644:	00040100 	andeq	r0, r4, r0, lsl #2
    8648:	02060000 	andeq	r0, r6, #0
    864c:	0b000046 	bleq	876c <__ram_ret_data_start+0x4edc>
    8650:	d0030ed8 	ldrdle	r0, [r3], -r8
    8654:	1b00005b 	blne	87c8 <__ram_ret_data_start+0x4f38>
    8658:	0eda0b02 	vfnmseq.f64	d16, d10, d2
    865c:	005c9a09 	subseq	r9, ip, r9, lsl #20
    8660:	43492b00 	movtmi	r2, #39680	; 0x9b00
    8664:	dc0b0045 	stcle	0, cr0, [fp], {69}	; 0x45
    8668:	0961130e 	stmdbeq	r1!, {r1, r2, r3, r8, r9, ip}^
    866c:	01020000 	mrseq	r0, (UNDEF: 2)
    8670:	3a2a000f 	bcc	a886b4 <__ram_ret_data_start+0xa84e24>
    8674:	0b000005 	bleq	8690 <__ram_ret_data_start+0x4e00>
    8678:	550e0edd 	strpl	r0, [lr, #-3805]	; 0xfffff123
    867c:	02000009 	andeq	r0, r0, #9
    8680:	2b000e01 	blcs	be8c <__ram_ret_data_start+0x85fc>
    8684:	0b004543 	bleq	19b98 <__ram_ret_data_start+0x16308>
    8688:	61130ede 			; <UNDEFINED> instruction: 0x61130ede
    868c:	02000009 	andeq	r0, r0, #9
    8690:	2a000d01 	bcs	ba9c <__ram_ret_data_start+0x820c>
    8694:	00000552 	andeq	r0, r0, r2, asr r5
    8698:	0e0edf0b 	cdpeq	15, 0, cr13, cr14, cr11, {0}
    869c:	00000955 	andeq	r0, r0, r5, asr r9
    86a0:	00080502 	andeq	r0, r8, r2, lsl #10
    86a4:	0053462b 	subseq	r4, r3, fp, lsr #12
    86a8:	130ee00b 	movwne	lr, #57355	; 0xe00b
    86ac:	00000961 	andeq	r0, r0, r1, ror #18
    86b0:	00000802 	andeq	r0, r0, r2, lsl #16
    86b4:	6a630600 	bvs	18c9ebc <__ram_ret_data_start+0x18c662c>
    86b8:	e10b0000 	mrs	r0, (UNDEF: 11)
    86bc:	5c3c030e 	ldcpl	3, cr0, [ip], #-56	; 0xffffffc8
    86c0:	011b0000 	tsteq	fp, r0
    86c4:	090ee30b 	stmdbeq	lr, {r0, r1, r3, r8, r9, sp, lr, pc}
    86c8:	00005cd4 	ldrdeq	r5, [r0], -r4
    86cc:	4f54442b 	svcmi	0x0054442b
    86d0:	0ee50b00 	vfmaeq.f64	d16, d5, d0
    86d4:	00095012 	andeq	r5, r9, r2, lsl r0
    86d8:	04040100 	streq	r0, [r4], #-256	; 0xffffff00
    86dc:	055c2a00 	ldrbeq	r2, [ip, #-2560]	; 0xfffff600
    86e0:	e60b0000 	str	r0, [fp], -r0
    86e4:	09440d0e 	stmdbeq	r4, {r1, r2, r3, r8, sl, fp}^
    86e8:	04010000 	streq	r0, [r1], #-0
    86ec:	06000000 	streq	r0, [r0], -r0
    86f0:	000034b8 			; <UNDEFINED> instruction: 0x000034b8
    86f4:	030ee70b 	movweq	lr, #59147	; 0xe70b
    86f8:	00005ca7 	andeq	r5, r0, r7, lsr #25
    86fc:	e90b011b 	stmdb	fp, {r0, r1, r3, r4, r8}
    8700:	5d30090e 			; <UNDEFINED> instruction: 0x5d30090e
    8704:	1d2a0000 	stcne	0, cr0, [sl, #-0]
    8708:	0b000060 	bleq	8890 <__ram_ret_data_start+0x5000>
    870c:	50120eeb 	andspl	r0, r2, fp, ror #29
    8710:	01000009 	tsteq	r0, r9
    8714:	2a000701 	bcs	a320 <__ram_ret_data_start+0x6a90>
    8718:	00006031 	andeq	r6, r0, r1, lsr r0
    871c:	120eec0b 	andne	lr, lr, #2816	; 0xb00
    8720:	00000950 	andeq	r0, r0, r0, asr r9
    8724:	00060101 	andeq	r0, r6, r1, lsl #2
    8728:	0060362a 	rsbeq	r3, r0, sl, lsr #12
    872c:	0eed0b00 	vfmaeq.f64	d16, d13, d0
    8730:	00095012 	andeq	r5, r9, r2, lsl r0
    8734:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
    8738:	05522a00 	ldrbeq	r2, [r2, #-2560]	; 0xfffff600
    873c:	ee0b0000 	cdp	0, 0, cr0, cr11, cr0, {0}
    8740:	09440d0e 	stmdbeq	r4, {r1, r2, r3, r8, sl, fp}^
    8744:	05010000 	streq	r0, [r1, #-0]
    8748:	06000000 	streq	r0, [r0], -r0
    874c:	00006483 	andeq	r6, r0, r3, lsl #9
    8750:	030eef0b 	movweq	lr, #61195	; 0xef0b
    8754:	00005ce1 	andeq	r5, r0, r1, ror #25
    8758:	f10b021b 			; <UNDEFINED> instruction: 0xf10b021b
    875c:	5e00090e 	vmlapl.f16	s0, s0, s28	; <UNPREDICTABLE>
    8760:	432b0000 			; <UNDEFINED> instruction: 0x432b0000
    8764:	f30b0043 	vhadd.u8	q0, <illegal reg q5.5>, <illegal reg q1.5>
    8768:	0961130e 	stmdbeq	r1!, {r1, r2, r3, r8, r9, ip}^
    876c:	01020000 	mrseq	r0, (UNDEF: 2)
    8770:	542b000f 	strtpl	r0, [fp], #-15
    8774:	f40b0043 	vst4.16	{d0-d3}, [fp], r3
    8778:	0961130e 	stmdbeq	r1!, {r1, r2, r3, r8, r9, ip}^
    877c:	01020000 	mrseq	r0, (UNDEF: 2)
    8780:	422b000e 	eormi	r0, fp, #14
    8784:	0b004547 	bleq	19ca8 <__ram_ret_data_start+0x16418>
    8788:	61130ef5 			; <UNDEFINED> instruction: 0x61130ef5
    878c:	02000009 	andeq	r0, r0, #9
    8790:	2a000d01 	bcs	bb9c <__ram_ret_data_start+0x830c>
    8794:	00000552 	andeq	r0, r0, r2, asr r5
    8798:	0e0ef60b 	cfmadd32eq	mvax0, mvfx15, mvfx14, mvfx11
    879c:	00000955 	andeq	r0, r0, r5, asr r9
    87a0:	000c0102 	andeq	r0, ip, r2, lsl #2
    87a4:	5257422b 	subspl	r4, r7, #-1342177278	; 0xb0000002
    87a8:	0ef70b00 	vmoveq.f64	d16, #112	; 0x3f800000  1.0
    87ac:	00096113 	andeq	r6, r9, r3, lsl r1
    87b0:	0b010200 	bleq	48fb8 <__ram_ret_data_start+0x45728>
    87b4:	52422b00 	subpl	r2, r2, #0, 22
    87b8:	f80b0052 			; <UNDEFINED> instruction: 0xf80b0052
    87bc:	0961130e 	stmdbeq	r1!, {r1, r2, r3, r8, r9, ip}^
    87c0:	01020000 	mrseq	r0, (UNDEF: 2)
    87c4:	9d2a000a 	stcls	0, cr0, [sl, #-40]!	; 0xffffffd8
    87c8:	0b00004a 	bleq	88f8 <__ram_ret_data_start+0x5068>
    87cc:	61130ef9 			; <UNDEFINED> instruction: 0x61130ef9
    87d0:	02000009 	andeq	r0, r0, #9
    87d4:	2b000901 	blcs	abe0 <__ram_ret_data_start+0x7350>
    87d8:	004d5243 	subeq	r5, sp, r3, asr #4
    87dc:	130efa0b 	movwne	pc, #59915	; 0xea0b	; <UNPREDICTABLE>
    87e0:	00000961 	andeq	r0, r0, r1, ror #18
    87e4:	00080102 	andeq	r0, r8, r2, lsl #2
    87e8:	0023482a 	eoreq	r4, r3, sl, lsr #16
    87ec:	0efb0b00 	vmoveq.f64	d16, #176	; 0xc1800000 -16.0
    87f0:	00096113 	andeq	r6, r9, r3, lsl r1
    87f4:	07010200 	streq	r0, [r1, -r0, lsl #4]
    87f8:	058e2a00 	streq	r2, [lr, #2560]	; 0xa00
    87fc:	fc0b0000 	stc2	0, cr0, [fp], {-0}
    8800:	09550e0e 	ldmdbeq	r5, {r1, r2, r3, r9, sl, fp}^
    8804:	06020000 	streq	r0, [r2], -r0
    8808:	452b0001 	strmi	r0, [fp, #-1]!
    880c:	fd0b0049 	stc2	0, cr0, [fp, #-292]	; 0xfffffedc
    8810:	0961130e 	stmdbeq	r1!, {r1, r2, r3, r8, r9, ip}^
    8814:	01020000 	mrseq	r0, (UNDEF: 2)
    8818:	06000000 	streq	r0, [r0], -r0
    881c:	0000291f 	andeq	r2, r0, pc, lsl r9
    8820:	030efe0b 	movweq	pc, #60939	; 0xee0b	; <UNPREDICTABLE>
    8824:	00005d3d 	andeq	r5, r0, sp, lsr sp
    8828:	000b021b 	andeq	r0, fp, fp, lsl r2
    882c:	5ec2090f 	vdivpl.f16	s1, s4, s30	; <UNPREDICTABLE>
    8830:	212a0000 			; <UNDEFINED> instruction: 0x212a0000
    8834:	0b00008f 	bleq	8a78 <__ram_ret_data_start+0x51e8>
    8838:	61130f02 	tstvs	r3, r2, lsl #30
    883c:	02000009 	andeq	r0, r0, #9
    8840:	2b000f01 	blcs	c44c <__ram_ret_data_start+0x8bbc>
    8844:	00454343 	subeq	r4, r5, r3, asr #6
    8848:	130f030b 	movwne	r0, #62219	; 0xf30b
    884c:	00000961 	andeq	r0, r0, r1, ror #18
    8850:	000e0102 	andeq	r0, lr, r2, lsl #2
    8854:	0076472a 	rsbseq	r4, r6, sl, lsr #14
    8858:	0f040b00 	svceq	0x00040b00
    885c:	00096113 	andeq	r6, r9, r3, lsl r1
    8860:	0d010200 	sfmeq	f0, 4, [r1, #-0]
    8864:	49432b00 	stmdbmi	r3, {r8, r9, fp, sp}^
    8868:	050b0045 	streq	r0, [fp, #-69]	; 0xffffffbb
    886c:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8870:	01020000 	mrseq	r0, (UNDEF: 2)
    8874:	8f2a000c 	svchi	0x002a000c
    8878:	0b00002e 	bleq	8938 <__ram_ret_data_start+0x50a8>
    887c:	61130f06 	tstvs	r3, r6, lsl #30
    8880:	02000009 	andeq	r0, r0, #9
    8884:	2b000b01 	blcs	b490 <__ram_ret_data_start+0x7c00>
    8888:	00454344 	subeq	r4, r5, r4, asr #6
    888c:	130f070b 	movwne	r0, #63243	; 0xf70b
    8890:	00000961 	andeq	r0, r0, r1, ror #18
    8894:	000a0102 	andeq	r0, sl, r2, lsl #2
    8898:	00ae772a 	adceq	r7, lr, sl, lsr #14
    889c:	0f080b00 	svceq	0x00080b00
    88a0:	00096113 	andeq	r6, r9, r3, lsl r1
    88a4:	09010200 	stmdbeq	r1, {r9}
    88a8:	057a2a00 	ldrbeq	r2, [sl, #-2560]!	; 0xfffff600
    88ac:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    88b0:	09550e0f 	ldmdbeq	r5, {r0, r1, r2, r3, r9, sl, fp}^
    88b4:	01020000 	mrseq	r0, (UNDEF: 2)
    88b8:	412b0008 			; <UNDEFINED> instruction: 0x412b0008
    88bc:	0b004543 	bleq	19dd0 <__ram_ret_data_start+0x16540>
    88c0:	61130f0a 	tstvs	r3, sl, lsl #30
    88c4:	02000009 	andeq	r0, r0, #9
    88c8:	2a000701 	bcs	a4d4 <__ram_ret_data_start+0x6c44>
    88cc:	0000058e 	andeq	r0, r0, lr, lsl #11
    88d0:	0e0f0b0b 	vmlaeq.f64	d0, d15, d11
    88d4:	00000955 	andeq	r0, r0, r5, asr r9
    88d8:	00000702 	andeq	r0, r0, r2, lsl #14
    88dc:	82cc0600 	sbchi	r0, ip, #0, 12
    88e0:	0c0b0000 	stceq	0, cr0, [fp], {-0}
    88e4:	5e0d030f 	cdppl	3, 0, cr0, cr13, cr15, {0}
    88e8:	021b0000 	andseq	r0, fp, #0
    88ec:	090f0e0b 	stmdbeq	pc, {r0, r1, r3, r9, sl, fp}	; <UNPREDICTABLE>
    88f0:	00005f84 	andeq	r5, r0, r4, lsl #31
    88f4:	00772a2a 	rsbseq	r2, r7, sl, lsr #20
    88f8:	0f100b00 	svceq	0x00100b00
    88fc:	00096113 	andeq	r6, r9, r3, lsl r1
    8900:	0f010200 	svceq	0x00010200
    8904:	7de42a00 			; <UNDEFINED> instruction: 0x7de42a00
    8908:	110b0000 	mrsne	r0, (UNDEF: 11)
    890c:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8910:	01020000 	mrseq	r0, (UNDEF: 2)
    8914:	e82a000e 	stmda	sl!, {r1, r2, r3}
    8918:	0b00005e 	bleq	8a98 <__ram_ret_data_start+0x5208>
    891c:	61130f12 	tstvs	r3, r2, lsl pc
    8920:	02000009 	andeq	r0, r0, #9
    8924:	2a000d01 	bcs	bd30 <__ram_ret_data_start+0x84a0>
    8928:	00000552 	andeq	r0, r0, r2, asr r5
    892c:	0e0f130b 	cdpeq	3, 0, cr1, cr15, cr11, {0}
    8930:	00000955 	andeq	r0, r0, r5, asr r9
    8934:	000c0102 	andeq	r0, ip, r2, lsl #2
    8938:	0091892a 	addseq	r8, r1, sl, lsr #18
    893c:	0f140b00 	svceq	0x00140b00
    8940:	00096113 	andeq	r6, r9, r3, lsl r1
    8944:	0b010200 	bleq	4914c <__ram_ret_data_start+0x458bc>
    8948:	18762a00 	ldmdane	r6!, {r9, fp, sp}^
    894c:	150b0000 	strne	r0, [fp, #-0]
    8950:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8954:	01020000 	mrseq	r0, (UNDEF: 2)
    8958:	562a000a 	strtpl	r0, [sl], -sl
    895c:	0b000057 	bleq	8ac0 <__ram_ret_data_start+0x5230>
    8960:	61130f16 	tstvs	r3, r6, lsl pc
    8964:	02000009 	andeq	r0, r0, #9
    8968:	2a000901 	bcs	ad74 <__ram_ret_data_start+0x74e4>
    896c:	00008dfd 	strdeq	r8, [r0], -sp
    8970:	130f170b 	movwne	r1, #63243	; 0xf70b
    8974:	00000961 	andeq	r0, r0, r1, ror #18
    8978:	00080102 	andeq	r0, r8, r2, lsl #2
    897c:	0076272a 	rsbseq	r2, r6, sl, lsr #14
    8980:	0f180b00 	svceq	0x00180b00
    8984:	00096113 	andeq	r6, r9, r3, lsl r1
    8988:	07010200 	streq	r0, [r1, -r0, lsl #4]
    898c:	058e2a00 	streq	r2, [lr, #2560]	; 0xa00
    8990:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    8994:	09550e0f 	ldmdbeq	r5, {r0, r1, r2, r3, r9, sl, fp}^
    8998:	07020000 	streq	r0, [r2, -r0]
    899c:	06000000 	streq	r0, [r0], -r0
    89a0:	0000710a 	andeq	r7, r0, sl, lsl #2
    89a4:	030f1a0b 	movweq	r1, #64011	; 0xfa0b
    89a8:	00005ecf 	andeq	r5, r0, pc, asr #29
    89ac:	1c0b021b 	sfmne	f0, 4, [fp], {27}
    89b0:	6046090f 	subvs	r0, r6, pc, lsl #18
    89b4:	942a0000 	strtls	r0, [sl], #-0
    89b8:	0b00006a 	bleq	8b68 <__ram_ret_data_start+0x52d8>
    89bc:	61130f1e 	tstvs	r3, lr, lsl pc
    89c0:	02000009 	andeq	r0, r0, #9
    89c4:	2a000f01 	bcs	c5d0 <__ram_ret_data_start+0x8d40>
    89c8:	00003473 	andeq	r3, r0, r3, ror r4
    89cc:	130f1f0b 	movwne	r1, #65291	; 0xff0b
    89d0:	00000961 	andeq	r0, r0, r1, ror #18
    89d4:	000e0102 	andeq	r0, lr, r2, lsl #2
    89d8:	00885b2a 	addeq	r5, r8, sl, lsr #22
    89dc:	0f200b00 	svceq	0x00200b00
    89e0:	00096113 	andeq	r6, r9, r3, lsl r1
    89e4:	0d010200 	sfmeq	f0, 4, [r1, #-0]
    89e8:	4cc42a00 	vstmiami	r4, {s5-s4}
    89ec:	210b0000 	mrscs	r0, (UNDEF: 11)
    89f0:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    89f4:	01020000 	mrseq	r0, (UNDEF: 2)
    89f8:	0e2a000c 	cdpeq	0, 2, cr0, cr10, cr12, {0}
    89fc:	0b000088 	bleq	8c24 <__ram_ret_data_start+0x5394>
    8a00:	61130f22 	tstvs	r3, r2, lsr #30
    8a04:	02000009 	andeq	r0, r0, #9
    8a08:	2a000b01 	bcs	b614 <__ram_ret_data_start+0x7d84>
    8a0c:	00004aeb 	andeq	r4, r0, fp, ror #21
    8a10:	130f230b 	movwne	r2, #62219	; 0xf30b
    8a14:	00000961 	andeq	r0, r0, r1, ror #18
    8a18:	000a0102 	andeq	r0, sl, r2, lsl #2
    8a1c:	0033fb2a 	eorseq	pc, r3, sl, lsr #22
    8a20:	0f240b00 	svceq	0x00240b00
    8a24:	00096113 	andeq	r6, r9, r3, lsl r1
    8a28:	09010200 	stmdbeq	r1, {r9}
    8a2c:	057a2a00 	ldrbeq	r2, [sl, #-2560]!	; 0xfffff600
    8a30:	250b0000 	strcs	r0, [fp, #-0]
    8a34:	09550e0f 	ldmdbeq	r5, {r0, r1, r2, r3, r9, sl, fp}^
    8a38:	01020000 	mrseq	r0, (UNDEF: 2)
    8a3c:	962a0008 	strtls	r0, [sl], -r8
    8a40:	0b00009d 	bleq	8cbc <__ram_ret_data_start+0x542c>
    8a44:	61130f26 	tstvs	r3, r6, lsr #30
    8a48:	02000009 	andeq	r0, r0, #9
    8a4c:	2a000701 	bcs	a658 <__ram_ret_data_start+0x6dc8>
    8a50:	0000058e 	andeq	r0, r0, lr, lsl #11
    8a54:	0e0f270b 	cdpeq	7, 0, cr2, cr15, cr11, {0}
    8a58:	00000955 	andeq	r0, r0, r5, asr r9
    8a5c:	00000702 	andeq	r0, r0, r2, lsl #14
    8a60:	2b700600 	blcs	1c0a268 <__ram_ret_data_start+0x1c069d8>
    8a64:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
    8a68:	5f91030f 	svcpl	0x0091030f
    8a6c:	021b0000 	andseq	r0, fp, #0
    8a70:	090f2a0b 	stmdbeq	pc, {r0, r1, r3, r9, fp, sp}	; <UNPREDICTABLE>
    8a74:	00006108 	andeq	r6, r0, r8, lsl #2
    8a78:	001b112a 	andseq	r1, fp, sl, lsr #2
    8a7c:	0f2c0b00 	svceq	0x002c0b00
    8a80:	00096113 	andeq	r6, r9, r3, lsl r1
    8a84:	0f010200 	svceq	0x00010200
    8a88:	73e42a00 	mvnvc	r2, #0, 20
    8a8c:	2d0b0000 	stccs	0, cr0, [fp, #-0]
    8a90:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8a94:	01020000 	mrseq	r0, (UNDEF: 2)
    8a98:	ee2a000e 	cdp	0, 2, cr0, cr10, cr14, {0}
    8a9c:	0b000074 	bleq	8c74 <__ram_ret_data_start+0x53e4>
    8aa0:	61130f2e 	tstvs	r3, lr, lsr #30
    8aa4:	02000009 	andeq	r0, r0, #9
    8aa8:	2a000d01 	bcs	beb4 <__ram_ret_data_start+0x8624>
    8aac:	00000552 	andeq	r0, r0, r2, asr r5
    8ab0:	0e0f2f0b 	cdpeq	15, 0, cr2, cr15, cr11, {0}
    8ab4:	00000955 	andeq	r0, r0, r5, asr r9
    8ab8:	000c0102 	andeq	r0, ip, r2, lsl #2
    8abc:	0087cb2a 	addeq	ip, r7, sl, lsr #22
    8ac0:	0f300b00 	svceq	0x00300b00
    8ac4:	00096113 	andeq	r6, r9, r3, lsl r1
    8ac8:	0b010200 	bleq	492d0 <__ram_ret_data_start+0x45a40>
    8acc:	ac462a00 	mcrrge	10, 0, r2, r6, cr0
    8ad0:	310b0000 	mrscc	r0, (UNDEF: 11)
    8ad4:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8ad8:	01020000 	mrseq	r0, (UNDEF: 2)
    8adc:	6d2a000a 	stcvs	0, cr0, [sl, #-40]!	; 0xffffffd8
    8ae0:	0b00009b 	bleq	8d54 <__ram_ret_data_start+0x54c4>
    8ae4:	61130f32 	tstvs	r3, r2, lsr pc
    8ae8:	02000009 	andeq	r0, r0, #9
    8aec:	2a000901 	bcs	aef8 <__ram_ret_data_start+0x7668>
    8af0:	00004e6d 	andeq	r4, r0, sp, ror #28
    8af4:	130f330b 	movwne	r3, #62219	; 0xf30b
    8af8:	00000961 	andeq	r0, r0, r1, ror #18
    8afc:	00080102 	andeq	r0, r8, r2, lsl #2
    8b00:	0027692a 	eoreq	r6, r7, sl, lsr #18
    8b04:	0f340b00 	svceq	0x00340b00
    8b08:	00096113 	andeq	r6, r9, r3, lsl r1
    8b0c:	07010200 	streq	r0, [r1, -r0, lsl #4]
    8b10:	058e2a00 	streq	r2, [lr, #2560]	; 0xa00
    8b14:	350b0000 	strcc	r0, [fp, #-0]
    8b18:	09550e0f 	ldmdbeq	r5, {r0, r1, r2, r3, r9, sl, fp}^
    8b1c:	07020000 	streq	r0, [r2, -r0]
    8b20:	06000000 	streq	r0, [r0], -r0
    8b24:	00006764 	andeq	r6, r0, r4, ror #14
    8b28:	030f360b 	movweq	r3, #62987	; 0xf60b
    8b2c:	00006053 	andeq	r6, r0, r3, asr r0
    8b30:	380b021b 	stmdacc	fp, {r0, r1, r3, r4, r9}
    8b34:	61ca090f 	bicvs	r0, sl, pc, lsl #18
    8b38:	152a0000 	strne	r0, [sl, #-0]!
    8b3c:	0b000052 	bleq	8c8c <__ram_ret_data_start+0x53fc>
    8b40:	61130f3a 	tstvs	r3, sl, lsr pc
    8b44:	02000009 	andeq	r0, r0, #9
    8b48:	2a000f01 	bcs	c754 <__ram_ret_data_start+0x8ec4>
    8b4c:	000036c6 	andeq	r3, r0, r6, asr #13
    8b50:	130f3b0b 	movwne	r3, #64267	; 0xfb0b
    8b54:	00000961 	andeq	r0, r0, r1, ror #18
    8b58:	000e0102 	andeq	r0, lr, r2, lsl #2
    8b5c:	002b102a 	eoreq	r1, fp, sl, lsr #32
    8b60:	0f3c0b00 	svceq	0x003c0b00
    8b64:	00096113 	andeq	r6, r9, r3, lsl r1
    8b68:	0d010200 	sfmeq	f0, 4, [r1, #-0]
    8b6c:	285a2a00 	ldmdacs	sl, {r9, fp, sp}^
    8b70:	3d0b0000 	stccc	0, cr0, [fp, #-0]
    8b74:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8b78:	01020000 	mrseq	r0, (UNDEF: 2)
    8b7c:	122a000c 	eorne	r0, sl, #12
    8b80:	0b00004b 	bleq	8cb4 <__ram_ret_data_start+0x5424>
    8b84:	61130f3e 	tstvs	r3, lr, lsr pc
    8b88:	02000009 	andeq	r0, r0, #9
    8b8c:	2a000b01 	bcs	b798 <__ram_ret_data_start+0x7f08>
    8b90:	000051c4 	andeq	r5, r0, r4, asr #3
    8b94:	130f3f0b 	movwne	r3, #65291	; 0xff0b
    8b98:	00000961 	andeq	r0, r0, r1, ror #18
    8b9c:	000a0102 	andeq	r0, sl, r2, lsl #2
    8ba0:	006d782a 	rsbeq	r7, sp, sl, lsr #16
    8ba4:	0f400b00 	svceq	0x00400b00
    8ba8:	00096113 	andeq	r6, r9, r3, lsl r1
    8bac:	09010200 	stmdbeq	r1, {r9}
    8bb0:	057a2a00 	ldrbeq	r2, [sl, #-2560]!	; 0xfffff600
    8bb4:	410b0000 	mrsmi	r0, (UNDEF: 11)
    8bb8:	09550e0f 	ldmdbeq	r5, {r0, r1, r2, r3, r9, sl, fp}^
    8bbc:	01020000 	mrseq	r0, (UNDEF: 2)
    8bc0:	732a0008 			; <UNDEFINED> instruction: 0x732a0008
    8bc4:	0b000095 	bleq	8e20 <__ram_ret_data_start+0x5590>
    8bc8:	61130f42 	tstvs	r3, r2, asr #30
    8bcc:	02000009 	andeq	r0, r0, #9
    8bd0:	2a000701 	bcs	a7dc <__ram_ret_data_start+0x6f4c>
    8bd4:	0000058e 	andeq	r0, r0, lr, lsl #11
    8bd8:	0e0f430b 	cdpeq	3, 0, cr4, cr15, cr11, {0}
    8bdc:	00000955 	andeq	r0, r0, r5, asr r9
    8be0:	00000702 	andeq	r0, r0, r2, lsl #14
    8be4:	22340600 	eorscs	r0, r4, #0, 12
    8be8:	440b0000 	strmi	r0, [fp], #-0
    8bec:	6115030f 	tstvs	r5, pc, lsl #6
    8bf0:	021b0000 	andseq	r0, fp, #0
    8bf4:	090f460b 	stmdbeq	pc, {r0, r1, r3, r9, sl, lr}	; <UNPREDICTABLE>
    8bf8:	00006267 	andeq	r6, r0, r7, ror #4
    8bfc:	00454e2b 	subeq	r4, r5, fp, lsr #28
    8c00:	130f480b 	movwne	r4, #63499	; 0xf80b
    8c04:	00000961 	andeq	r0, r0, r1, ror #18
    8c08:	000f0102 	andeq	r0, pc, r2, lsl #2
    8c0c:	454f542b 	strbmi	r5, [pc, #-1067]	; 87e9 <__ram_ret_data_start+0x4f59>
    8c10:	0f490b00 	svceq	0x00490b00
    8c14:	00096113 	andeq	r6, r9, r3, lsl r1
    8c18:	0e010200 	cdpeq	2, 0, cr0, cr1, cr0, {0}
    8c1c:	45432b00 	strbmi	r2, [r3, #-2816]	; 0xfffff500
    8c20:	0f4a0b00 	svceq	0x004a0b00
    8c24:	00096113 	andeq	r6, r9, r3, lsl r1
    8c28:	0d010200 	sfmeq	f0, 4, [r1, #-0]
    8c2c:	42452b00 	submi	r2, r5, #0, 22
    8c30:	4b0b0045 	blmi	2c8d4c <__ram_ret_data_start+0x2c54bc>
    8c34:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8c38:	01020000 	mrseq	r0, (UNDEF: 2)
    8c3c:	492b000c 	stmdbmi	fp!, {r2, r3}
    8c40:	4c0b0045 	stcmi	0, cr0, [fp], {69}	; 0x45
    8c44:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8c48:	01020000 	mrseq	r0, (UNDEF: 2)
    8c4c:	662a000b 	strtvs	r0, [sl], -fp
    8c50:	0b000005 	bleq	8c6c <__ram_ret_data_start+0x53dc>
    8c54:	550e0f4d 	strpl	r0, [lr, #-3917]	; 0xfffff0b3
    8c58:	02000009 	andeq	r0, r0, #9
    8c5c:	2a000902 	bcs	b06c <__ram_ret_data_start+0x77dc>
    8c60:	0000957b 	andeq	r9, r0, fp, ror r5
    8c64:	130f4e0b 	movwne	r4, #65035	; 0xfe0b
    8c68:	00000961 	andeq	r0, r0, r1, ror #18
    8c6c:	00080102 	andeq	r0, r8, r2, lsl #2
    8c70:	0005842a 	andeq	r8, r5, sl, lsr #8
    8c74:	0f4f0b00 	svceq	0x004f0b00
    8c78:	0009550e 	andeq	r5, r9, lr, lsl #10
    8c7c:	00080200 	andeq	r0, r8, r0, lsl #4
    8c80:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
    8c84:	0b000063 	bleq	8e18 <__ram_ret_data_start+0x5588>
    8c88:	d7030f50 	smlsdle	r3, r0, pc, r0	; <UNPREDICTABLE>
    8c8c:	1b000061 	blne	8e18 <__ram_ret_data_start+0x5588>
    8c90:	0f520b02 	svceq	0x00520b02
    8c94:	00630709 	rsbeq	r0, r3, r9, lsl #14
    8c98:	4e462b00 	vmlami.f64	d18, d6, d0
    8c9c:	540b0045 	strpl	r0, [fp], #-69	; 0xffffffbb
    8ca0:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8ca4:	01020000 	mrseq	r0, (UNDEF: 2)
    8ca8:	d62a000f 	strtle	r0, [sl], -pc
    8cac:	0b000054 	bleq	8e04 <__ram_ret_data_start+0x5574>
    8cb0:	61130f55 	tstvs	r3, r5, asr pc
    8cb4:	02000009 	andeq	r0, r0, #9
    8cb8:	2b000e01 	blcs	c4c4 <__ram_ret_data_start+0x8c34>
    8cbc:	00454346 	subeq	r4, r5, r6, asr #6
    8cc0:	130f560b 	movwne	r5, #62987	; 0xf60b
    8cc4:	00000961 	andeq	r0, r0, r1, ror #18
    8cc8:	000d0102 	andeq	r0, sp, r2, lsl #2
    8ccc:	003ead2a 	eorseq	sl, lr, sl, lsr #26
    8cd0:	0f570b00 	svceq	0x00570b00
    8cd4:	00096113 	andeq	r6, r9, r3, lsl r1
    8cd8:	0c010200 	sfmeq	f0, 4, [r1], {-0}
    8cdc:	49462b00 	stmdbmi	r6, {r8, r9, fp, sp}^
    8ce0:	580b0045 	stmdapl	fp, {r0, r2, r6}
    8ce4:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8ce8:	01020000 	mrseq	r0, (UNDEF: 2)
    8cec:	662a000b 	strtvs	r0, [sl], -fp
    8cf0:	0b000005 	bleq	8d0c <__ram_ret_data_start+0x547c>
    8cf4:	550e0f59 	strpl	r0, [lr, #-3929]	; 0xfffff0a7
    8cf8:	02000009 	andeq	r0, r0, #9
    8cfc:	2a000902 	bcs	b10c <__ram_ret_data_start+0x787c>
    8d00:	0000957a 	andeq	r9, r0, sl, ror r5
    8d04:	130f5a0b 	movwne	r5, #64011	; 0xfa0b
    8d08:	00000961 	andeq	r0, r0, r1, ror #18
    8d0c:	00080102 	andeq	r0, r8, r2, lsl #2
    8d10:	0005842a 	andeq	r8, r5, sl, lsr #8
    8d14:	0f5b0b00 	svceq	0x005b0b00
    8d18:	0009550e 	andeq	r5, r9, lr, lsl #10
    8d1c:	00080200 	andeq	r0, r8, r0, lsl #4
    8d20:	e4060000 	str	r0, [r6], #-0
    8d24:	0b000097 	bleq	8f88 <__ram_ret_data_start+0x56f8>
    8d28:	74030f5c 	strvc	r0, [r3], #-3932	; 0xfffff0a4
    8d2c:	1b000062 	blne	8ebc <__ram_ret_data_start+0x562c>
    8d30:	0f5e0b02 	svceq	0x005e0b02
    8d34:	0063c909 	rsbeq	ip, r3, r9, lsl #18
    8d38:	8f202a00 	svchi	0x00202a00
    8d3c:	600b0000 	andvs	r0, fp, r0
    8d40:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8d44:	01020000 	mrseq	r0, (UNDEF: 2)
    8d48:	e72a000f 	str	r0, [sl, -pc]!
    8d4c:	0b000082 	bleq	8f5c <__ram_ret_data_start+0x56cc>
    8d50:	61130f61 	tstvs	r3, r1, ror #30
    8d54:	02000009 	andeq	r0, r0, #9
    8d58:	2a000e01 	bcs	c564 <__ram_ret_data_start+0x8cd4>
    8d5c:	00007646 	andeq	r7, r0, r6, asr #12
    8d60:	130f620b 	movwne	r6, #61963	; 0xf20b
    8d64:	00000961 	andeq	r0, r0, r1, ror #18
    8d68:	000d0102 	andeq	r0, sp, r2, lsl #2
    8d6c:	0086652a 	addeq	r6, r6, sl, lsr #10
    8d70:	0f630b00 	svceq	0x00630b00
    8d74:	00096113 	andeq	r6, r9, r3, lsl r1
    8d78:	0c010200 	sfmeq	f0, 4, [r1], {-0}
    8d7c:	2e8e2a00 	vdivcs.f32	s4, s28, s0
    8d80:	640b0000 	strvs	r0, [fp], #-0
    8d84:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8d88:	01020000 	mrseq	r0, (UNDEF: 2)
    8d8c:	e62a000b 	strt	r0, [sl], -fp
    8d90:	0b0000ac 	bleq	9048 <__ram_ret_data_start+0x57b8>
    8d94:	61130f65 	tstvs	r3, r5, ror #30
    8d98:	02000009 	andeq	r0, r0, #9
    8d9c:	2a000a01 	bcs	b5a8 <__ram_ret_data_start+0x7d18>
    8da0:	0000ae76 	andeq	sl, r0, r6, ror lr
    8da4:	130f660b 	movwne	r6, #62987	; 0xf60b
    8da8:	00000961 	andeq	r0, r0, r1, ror #18
    8dac:	00090102 	andeq	r0, r9, r2, lsl #2
    8db0:	00057a2a 	andeq	r7, r5, sl, lsr #20
    8db4:	0f670b00 	svceq	0x00670b00
    8db8:	0009550e 	andeq	r5, r9, lr, lsl #10
    8dbc:	08010200 	stmdaeq	r1, {r9}
    8dc0:	2f492a00 	svccs	0x00492a00
    8dc4:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
    8dc8:	0961130f 	stmdbeq	r1!, {r0, r1, r2, r3, r8, r9, ip}^
    8dcc:	01020000 	mrseq	r0, (UNDEF: 2)
    8dd0:	8e2a0007 	cdphi	0, 2, cr0, cr10, cr7, {0}
    8dd4:	0b000005 	bleq	8df0 <__ram_ret_data_start+0x5560>
    8dd8:	550e0f69 	strpl	r0, [lr, #-3945]	; 0xfffff097
    8ddc:	02000009 	andeq	r0, r0, #9
    8de0:	00000007 	andeq	r0, r0, r7
    8de4:	004fa606 	subeq	sl, pc, r6, lsl #12
    8de8:	0f6a0b00 	svceq	0x006a0b00
    8dec:	00631403 	rsbeq	r1, r3, r3, lsl #8
    8df0:	0b041b00 	bleq	10f9f8 <__ram_ret_data_start+0x10c168>
    8df4:	02090f6c 	andeq	r0, r9, #108, 30	; 0x1b0
    8df8:	2a000065 	bcs	8f94 <__ram_ret_data_start+0x5704>
    8dfc:	0000a746 	andeq	sl, r0, r6, asr #14
    8e00:	130f6e0b 	movwne	r6, #65035	; 0xfe0b
    8e04:	00000983 	andeq	r0, r0, r3, lsl #19
    8e08:	001f0104 	andseq	r0, pc, r4, lsl #2
    8e0c:	00673f2a 	rsbeq	r3, r7, sl, lsr #30
    8e10:	0f6f0b00 	svceq	0x006f0b00
    8e14:	00098313 	andeq	r8, r9, r3, lsl r3
    8e18:	1e010400 	cfcpysne	mvf0, mvf1
    8e1c:	06262a00 	strteq	r2, [r6], -r0, lsl #20
    8e20:	700b0000 	andvc	r0, fp, r0
    8e24:	09770e0f 	ldmdbeq	r7!, {r0, r1, r2, r3, r9, sl, fp}^
    8e28:	01040000 	mrseq	r0, (UNDEF: 4)
    8e2c:	902a001d 	eorls	r0, sl, sp, lsl r0
    8e30:	0b00007f 	bleq	9034 <__ram_ret_data_start+0x57a4>
    8e34:	83130f71 	tsthi	r3, #452	; 0x1c4
    8e38:	04000009 	streq	r0, [r0], #-9
    8e3c:	2a001c01 	bcs	fe48 <__ram_ret_data_start+0xc5b8>
    8e40:	0000960b 	andeq	r9, r0, fp, lsl #12
    8e44:	130f720b 	movwne	r7, #61963	; 0xf20b
    8e48:	00000983 	andeq	r0, r0, r3, lsl #19
    8e4c:	001b0104 	andseq	r0, fp, r4, lsl #2
    8e50:	0023a22a 	eoreq	sl, r3, sl, lsr #4
    8e54:	0f730b00 	svceq	0x00730b00
    8e58:	00098313 	andeq	r8, r9, r3, lsl r3
    8e5c:	1a010400 	bne	49e64 <__ram_ret_data_start+0x465d4>
    8e60:	50532b00 	subspl	r2, r3, r0, lsl #22
    8e64:	740b0045 	strvc	r0, [fp], #-69	; 0xffffffbb
    8e68:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    8e6c:	01040000 	mrseq	r0, (UNDEF: 4)
    8e70:	102a0019 	eorne	r0, sl, r9, lsl r0
    8e74:	0b000059 	bleq	8fe0 <__ram_ret_data_start+0x5750>
    8e78:	83130f75 	tsthi	r3, #468	; 0x1d4
    8e7c:	04000009 	streq	r0, [r0], #-9
    8e80:	2b001801 	blcs	ee8c <__ram_ret_data_start+0xb5fc>
    8e84:	00454945 	subeq	r4, r5, r5, asr #18
    8e88:	130f760b 	movwne	r7, #62987	; 0xf60b
    8e8c:	00000983 	andeq	r0, r0, r3, lsl #19
    8e90:	00170104 	andseq	r0, r7, r4, lsl #2
    8e94:	0067922a 	rsbeq	r9, r7, sl, lsr #4
    8e98:	0f770b00 	svceq	0x00770b00
    8e9c:	00098313 	andeq	r8, r9, r3, lsl r3
    8ea0:	16010400 	strne	r0, [r1], -r0, lsl #8
    8ea4:	92d22a00 	sbcsls	r2, r2, #0, 20
    8ea8:	780b0000 	stmdavc	fp, {}	; <UNPREDICTABLE>
    8eac:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    8eb0:	01040000 	mrseq	r0, (UNDEF: 4)
    8eb4:	5c2a0015 	stcpl	0, cr0, [sl], #-84	; 0xffffffac
    8eb8:	0b000024 	bleq	8f50 <__ram_ret_data_start+0x56c0>
    8ebc:	83130f79 	tsthi	r3, #484	; 0x1e4
    8ec0:	04000009 	streq	r0, [r0], #-9
    8ec4:	2a001401 	bcs	ded0 <__ram_ret_data_start+0xa640>
    8ec8:	00008abe 			; <UNDEFINED> instruction: 0x00008abe
    8ecc:	130f7a0b 	movwne	r7, #64011	; 0xfa0b
    8ed0:	00000983 	andeq	r0, r0, r3, lsl #19
    8ed4:	00130104 	andseq	r0, r3, r4, lsl #2
    8ed8:	0095bc2a 	addseq	fp, r5, sl, lsr #24
    8edc:	0f7b0b00 	svceq	0x007b0b00
    8ee0:	00098313 	andeq	r8, r9, r3, lsl r3
    8ee4:	12010400 	andne	r0, r1, #0, 8
    8ee8:	93042a00 	movwls	r2, #18944	; 0x4a00
    8eec:	7c0b0000 	stcvc	0, cr0, [fp], {-0}
    8ef0:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    8ef4:	01040000 	mrseq	r0, (UNDEF: 4)
    8ef8:	502b0011 	eorpl	r0, fp, r1, lsl r0
    8efc:	0b004541 	bleq	1a408 <__ram_ret_data_start+0x16b78>
    8f00:	83130f7d 	tsthi	r3, #500	; 0x1f4
    8f04:	04000009 	streq	r0, [r0], #-9
    8f08:	2a001001 	bcs	cf14 <__ram_ret_data_start+0x9684>
    8f0c:	00000ff9 	strdeq	r0, [r0], -r9
    8f10:	0e0f7e0b 	cdpeq	14, 0, cr7, cr15, cr11, {0}
    8f14:	00000977 	andeq	r0, r0, r7, ror r9
    8f18:	00001004 	andeq	r1, r0, r4
    8f1c:	94f20600 	ldrbtls	r0, [r2], #1536	; 0x600
    8f20:	7f0b0000 	svcvc	0x000b0000
    8f24:	63d6030f 	bicsvs	r0, r6, #1006632960	; 0x3c000000
    8f28:	041b0000 	ldreq	r0, [fp], #-0
    8f2c:	090f810b 	stmdbeq	pc, {r0, r1, r3, r8, pc}	; <UNPREDICTABLE>
    8f30:	00006619 	andeq	r6, r0, r9, lsl r6
    8f34:	0075a12a 	rsbseq	sl, r5, sl, lsr #2
    8f38:	0f830b00 	svceq	0x00830b00
    8f3c:	00098313 	andeq	r8, r9, r3, lsl r3
    8f40:	1e020400 	cfcpysne	mvf0, mvf2
    8f44:	06262a00 	strteq	r2, [r6], -r0, lsl #20
    8f48:	840b0000 	strhi	r0, [fp], #-0
    8f4c:	09770e0f 	ldmdbeq	r7!, {r0, r1, r2, r3, r9, sl, fp}^
    8f50:	04040000 	streq	r0, [r4], #-0
    8f54:	6f2a001a 	svcvs	0x002a001a
    8f58:	0b00008d 	bleq	9194 <__ram_ret_data_start+0x5904>
    8f5c:	83130f85 	tsthi	r3, #532	; 0x214
    8f60:	04000009 	streq	r0, [r0], #-9
    8f64:	2a001901 	bcs	f370 <__ram_ret_data_start+0xbae0>
    8f68:	0000057a 	andeq	r0, r0, sl, ror r5
    8f6c:	0e0f860b 	cfmadd32eq	mvax0, mvfx8, mvfx15, mvfx11
    8f70:	00000977 	andeq	r0, r0, r7, ror r9
    8f74:	00180104 	andseq	r0, r8, r4, lsl #2
    8f78:	007ed32a 	rsbseq	sp, lr, sl, lsr #6
    8f7c:	0f870b00 	svceq	0x00870b00
    8f80:	00098313 	andeq	r8, r9, r3, lsl r3
    8f84:	17010400 	strne	r0, [r1, -r0, lsl #8]
    8f88:	a8e82a00 	stmiage	r8!, {r9, fp, sp}^
    8f8c:	880b0000 	stmdahi	fp, {}	; <UNPREDICTABLE>
    8f90:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    8f94:	01040000 	mrseq	r0, (UNDEF: 4)
    8f98:	e52a0016 	str	r0, [sl, #-22]!	; 0xffffffea
    8f9c:	0b00003a 	bleq	908c <__ram_ret_data_start+0x57fc>
    8fa0:	83130f89 	tsthi	r3, #548	; 0x224
    8fa4:	04000009 	streq	r0, [r0], #-9
    8fa8:	2a001501 	bcs	e3b4 <__ram_ret_data_start+0xab24>
    8fac:	000062ca 	andeq	r6, r0, sl, asr #5
    8fb0:	130f8a0b 	movwne	r8, #64011	; 0xfa0b
    8fb4:	00000983 	andeq	r0, r0, r3, lsl #19
    8fb8:	00140104 	andseq	r0, r4, r4, lsl #2
    8fbc:	000fcd2a 	andeq	ip, pc, sl, lsr #26
    8fc0:	0f8b0b00 	svceq	0x008b0b00
    8fc4:	0009770e 	andeq	r7, r9, lr, lsl #14
    8fc8:	0c080400 	cfstrseq	mvf0, [r8], {-0}
    8fcc:	7f0e2a00 	svcvc	0x000e2a00
    8fd0:	8c0b0000 	stchi	0, cr0, [fp], {-0}
    8fd4:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    8fd8:	03040000 	movweq	r0, #16384	; 0x4000
    8fdc:	c42a0009 	strtgt	r0, [sl], #-9
    8fe0:	0b000010 	bleq	9028 <__ram_ret_data_start+0x5798>
    8fe4:	770e0f8d 	strvc	r0, [lr, -sp, lsl #31]
    8fe8:	04000009 	streq	r0, [r0], #-9
    8fec:	2a000801 	bcs	aff8 <__ram_ret_data_start+0x7768>
    8ff0:	00002f4e 	andeq	r2, r0, lr, asr #30
    8ff4:	130f8e0b 	movwne	r8, #65035	; 0xfe0b
    8ff8:	00000983 	andeq	r0, r0, r3, lsl #19
    8ffc:	00050304 	andeq	r0, r5, r4, lsl #6
    9000:	0010e12a 	andseq	lr, r0, sl, lsr #2
    9004:	0f8f0b00 	svceq	0x008f0b00
    9008:	0009770e 	andeq	r7, r9, lr, lsl #14
    900c:	04010400 	streq	r0, [r1], #-1024	; 0xfffffc00
    9010:	9d022a00 	vstrls	s4, [r2, #-0]
    9014:	900b0000 	andls	r0, fp, r0
    9018:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    901c:	03040000 	movweq	r0, #16384	; 0x4000
    9020:	172a0001 	strne	r0, [sl, -r1]!
    9024:	0b000059 	bleq	9190 <__ram_ret_data_start+0x5900>
    9028:	770e0f91 			; <UNDEFINED> instruction: 0x770e0f91
    902c:	04000009 	streq	r0, [r0], #-9
    9030:	00000001 	andeq	r0, r0, r1
    9034:	00574106 	subseq	r4, r7, r6, lsl #2
    9038:	0f920b00 	svceq	0x00920b00
    903c:	00650f03 	rsbeq	r0, r5, r3, lsl #30
    9040:	0b041b00 	bleq	10fc48 <__ram_ret_data_start+0x10c3b8>
    9044:	ca090f94 	bgt	24ce9c <__ram_ret_data_start+0x24960c>
    9048:	2a000066 	bcs	91e8 <__ram_ret_data_start+0x5958>
    904c:	00003910 	andeq	r3, r0, r0, lsl r9
    9050:	130f960b 	movwne	r9, #62987	; 0xf60b
    9054:	00000983 	andeq	r0, r0, r3, lsl #19
    9058:	001f0104 	andseq	r0, pc, r4, lsl #2
    905c:	0054db2a 	subseq	sp, r4, sl, lsr #22
    9060:	0f970b00 	svceq	0x00970b00
    9064:	00098313 	andeq	r8, r9, r3, lsl r3
    9068:	1e010400 	cfcpysne	mvf0, mvf1
    906c:	43b32a00 			; <UNDEFINED> instruction: 0x43b32a00
    9070:	980b0000 	stmdals	fp, {}	; <UNPREDICTABLE>
    9074:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    9078:	01040000 	mrseq	r0, (UNDEF: 4)
    907c:	d52a001d 	strle	r0, [sl, #-29]!	; 0xffffffe3
    9080:	0b00000b 	bleq	90b4 <__ram_ret_data_start+0x5824>
    9084:	83130f99 	tsthi	r3, #612	; 0x264
    9088:	04000009 	streq	r0, [r0], #-9
    908c:	2a001c01 	bcs	10098 <__ram_ret_data_start+0xc808>
    9090:	000072cb 	andeq	r7, r0, fp, asr #5
    9094:	130f9a0b 	movwne	r9, #64011	; 0xfa0b
    9098:	00000983 	andeq	r0, r0, r3, lsl #19
    909c:	001b0104 	andseq	r0, fp, r4, lsl #2
    90a0:	001cb52a 	andseq	fp, ip, sl, lsr #10
    90a4:	0f9b0b00 	svceq	0x009b0b00
    90a8:	00098313 	andeq	r8, r9, r3, lsl r3
    90ac:	1a010400 	bne	4a0b4 <__ram_ret_data_start+0x46824>
    90b0:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    90b4:	9c0b0000 	stcls	0, cr0, [fp], {-0}
    90b8:	09770e0f 	ldmdbeq	r7!, {r0, r1, r2, r3, r9, sl, fp}^
    90bc:	01040000 	mrseq	r0, (UNDEF: 4)
    90c0:	842a0019 	strthi	r0, [sl], #-25	; 0xffffffe7
    90c4:	0b000047 	bleq	91e8 <__ram_ret_data_start+0x5958>
    90c8:	83130f9d 	tsthi	r3, #628	; 0x274
    90cc:	04000009 	streq	r0, [r0], #-9
    90d0:	2a001801 	bcs	f0dc <__ram_ret_data_start+0xb84c>
    90d4:	00000584 	andeq	r0, r0, r4, lsl #11
    90d8:	0e0f9e0b 	cdpeq	14, 0, cr9, cr15, cr11, {0}
    90dc:	00000977 	andeq	r0, r0, r7, ror r9
    90e0:	00001804 	andeq	r1, r0, r4, lsl #16
    90e4:	5e050600 	cfmadd32pl	mvax0, mvfx0, mvfx5, mvfx0
    90e8:	9f0b0000 	svcls	0x000b0000
    90ec:	6626030f 	strtvs	r0, [r6], -pc, lsl #6
    90f0:	041b0000 	ldreq	r0, [fp], #-0
    90f4:	090fa10b 	stmdbeq	pc, {r0, r1, r3, r8, sp, pc}	; <UNPREDICTABLE>
    90f8:	0000678c 	andeq	r6, r0, ip, lsl #15
    90fc:	00381b2a 	eorseq	r1, r8, sl, lsr #22
    9100:	0fa30b00 	svceq	0x00a30b00
    9104:	00098313 	andeq	r8, r9, r3, lsl r3
    9108:	1f010400 	svcne	0x00010400
    910c:	3c932a00 	vldmiacc	r3, {s4-s3}
    9110:	a40b0000 	strge	r0, [fp], #-0
    9114:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    9118:	01040000 	mrseq	r0, (UNDEF: 4)
    911c:	4d2b001e 	stcmi	0, cr0, [fp, #-120]!	; 0xffffff88
    9120:	0b005242 	bleq	1da30 <__ram_ret_data_start+0x1a1a0>
    9124:	83130fa5 	tsthi	r3, #660	; 0x294
    9128:	04000009 	streq	r0, [r0], #-9
    912c:	2b001b03 	blcs	fd40 <__ram_ret_data_start+0xc4b0>
    9130:	00415353 	subeq	r5, r1, r3, asr r3
    9134:	130fa60b 	movwne	sl, #62987	; 0xf60b
    9138:	00000983 	andeq	r0, r0, r3, lsl #19
    913c:	00180304 	andseq	r0, r8, r4, lsl #6
    9140:	0044312a 	subeq	r3, r4, sl, lsr #2
    9144:	0fa70b00 	svceq	0x00a70b00
    9148:	00098313 	andeq	r8, r9, r3, lsl r3
    914c:	14040400 	strne	r0, [r4], #-1024	; 0xfffffc00
    9150:	3e8a2a00 	vdivcc.f32	s4, s20, s0
    9154:	a80b0000 	stmdage	fp, {}	; <UNPREDICTABLE>
    9158:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    915c:	01040000 	mrseq	r0, (UNDEF: 4)
    9160:	dc2a0013 	stcle	0, cr0, [sl], #-76	; 0xffffffb4
    9164:	0b00008a 	bleq	9394 <__ram_ret_data_start+0x5b04>
    9168:	83130fa9 	tsthi	r3, #676	; 0x2a4
    916c:	04000009 	streq	r0, [r0], #-9
    9170:	2a001201 	bcs	d97c <__ram_ret_data_start+0xa0ec>
    9174:	000085ea 	andeq	r8, r0, sl, ror #11
    9178:	130faa0b 	movwne	sl, #64011	; 0xfa0b
    917c:	00000983 	andeq	r0, r0, r3, lsl #19
    9180:	00110104 	andseq	r0, r1, r4, lsl #2
    9184:	003ea62a 	eorseq	sl, lr, sl, lsr #12
    9188:	0fab0b00 	svceq	0x00ab0b00
    918c:	00098313 	andeq	r8, r9, r3, lsl r3
    9190:	10010400 	andne	r0, r1, r0, lsl #8
    9194:	0ff92a00 	svceq	0x00f92a00
    9198:	ac0b0000 	stcge	0, cr0, [fp], {-0}
    919c:	09770e0f 	ldmdbeq	r7!, {r0, r1, r2, r3, r9, sl, fp}^
    91a0:	10040000 	andne	r0, r4, r0
    91a4:	06000000 	streq	r0, [r0], -r0
    91a8:	000028f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    91ac:	030fad0b 	movweq	sl, #64779	; 0xfd0b
    91b0:	000066d7 	ldrdeq	r6, [r0], -r7
    91b4:	e50b041b 	str	r0, [fp, #-1051]	; 0xfffffbe5
    91b8:	67e8090f 	strbvs	r0, [r8, pc, lsl #18]!
    91bc:	432b0000 			; <UNDEFINED> instruction: 0x432b0000
    91c0:	0b00544e 	bleq	1e300 <__ram_ret_data_start+0x1aa70>
    91c4:	83130fe7 	tsthi	r3, #924	; 0x39c
    91c8:	04000009 	streq	r0, [r0], #-9
    91cc:	2b001010 	blcs	d214 <__ram_ret_data_start+0x9984>
    91d0:	00464455 	subeq	r4, r6, r5, asr r4
    91d4:	130fe80b 	movwne	lr, #63499	; 0xf80b
    91d8:	00000983 	andeq	r0, r0, r3, lsl #19
    91dc:	000f0104 	andeq	r0, pc, r4, lsl #2
    91e0:	4645522b 	strbmi	r5, [r5], -fp, lsr #4
    91e4:	0fe90b00 	svceq	0x00e90b00
    91e8:	00098313 	andeq	r8, r9, r3, lsl r3
    91ec:	0e010400 	cfcpyseq	mvf0, mvf1
    91f0:	58052a00 	stmdapl	r5, {r9, fp, sp}
    91f4:	ea0b0000 	b	2c91fc <__ram_ret_data_start+0x2c596c>
    91f8:	09770e0f 	ldmdbeq	r7!, {r0, r1, r2, r3, r9, sl, fp}^
    91fc:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    9200:	06000000 	streq	r0, [r0], -r0
    9204:	00006188 	andeq	r6, r0, r8, lsl #3
    9208:	030feb0b 	movweq	lr, #64267	; 0xfb0b
    920c:	00006799 	muleq	r0, r9, r7
    9210:	ed0b041b 	cfstrs	mvf0, [fp, #-108]	; 0xffffff94
    9214:	6821090f 	stmdavs	r1!, {r0, r1, r2, r3, r8, fp}
    9218:	522b0000 	eorpl	r0, fp, #0
    921c:	ef0b0046 	svc	0x000b0046
    9220:	0983130f 	stmibeq	r3, {r0, r1, r2, r3, r8, r9, ip}
    9224:	10040000 	andne	r0, r4, r0
    9228:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    922c:	0b00000f 	bleq	9270 <__ram_ret_data_start+0x59e0>
    9230:	770e0ff0 			; <UNDEFINED> instruction: 0x770e0ff0
    9234:	04000009 	streq	r0, [r0], #-9
    9238:	00000010 	andeq	r0, r0, r0, lsl r0
    923c:	00836806 	addeq	r6, r3, r6, lsl #16
    9240:	0ff10b00 	svceq	0x00f10b00
    9244:	0067f503 	rsbeq	pc, r7, r3, lsl #10
    9248:	0b021b00 	bleq	8fe50 <__ram_ret_data_start+0x8c5c0>
    924c:	d20911ef 	andle	r1, r9, #-1073741765	; 0xc000003b
    9250:	2a000068 	bcs	93f8 <__ram_ret_data_start+0x5b68>
    9254:	00001b17 	andeq	r1, r0, r7, lsl fp
    9258:	1311f10b 	tstne	r1, #-1073741822	; 0xc0000002	; <UNPREDICTABLE>
    925c:	00000961 	andeq	r0, r0, r1, ror #18
    9260:	000f0102 	andeq	r0, pc, r2, lsl #2
    9264:	001d452a 	andseq	r4, sp, sl, lsr #10
    9268:	11f20b00 	mvnsne	r0, r0, lsl #22
    926c:	00096113 	andeq	r6, r9, r3, lsl r1
    9270:	0e010200 	cdpeq	2, 0, cr0, cr1, cr0, {0}
    9274:	1d022a00 	vstrne	s4, [r2, #-0]
    9278:	f30b0000 	vhadd.u8	d0, d11, d0
    927c:	09611311 	stmdbeq	r1!, {r0, r4, r8, r9, ip}^
    9280:	01020000 	mrseq	r0, (UNDEF: 2)
    9284:	6d2a000d 	stcvs	0, cr0, [sl, #-52]!	; 0xffffffcc
    9288:	0b00001f 	bleq	930c <__ram_ret_data_start+0x5a7c>
    928c:	611311f4 			; <UNDEFINED> instruction: 0x611311f4
    9290:	02000009 	andeq	r0, r0, #9
    9294:	2a000c01 	bcs	c2a0 <__ram_ret_data_start+0x8a10>
    9298:	00001d8b 	andeq	r1, r0, fp, lsl #27
    929c:	1311f50b 	tstne	r1, #46137344	; 0x2c00000	; <UNPREDICTABLE>
    92a0:	00000961 	andeq	r0, r0, r1, ror #18
    92a4:	000b0102 	andeq	r0, fp, r2, lsl #2
    92a8:	001fca2a 	andseq	ip, pc, sl, lsr #20
    92ac:	11f60b00 	mvnsne	r0, r0, lsl #22
    92b0:	00096113 	andeq	r6, r9, r3, lsl r1
    92b4:	0a010200 	beq	49abc <__ram_ret_data_start+0x4622c>
    92b8:	45502a00 	ldrbmi	r2, [r0, #-2560]	; 0xfffff600
    92bc:	f70b0000 			; <UNDEFINED> instruction: 0xf70b0000
    92c0:	09611311 	stmdbeq	r1!, {r0, r4, r8, r9, ip}^
    92c4:	01020000 	mrseq	r0, (UNDEF: 2)
    92c8:	042a0009 	strteq	r0, [sl], #-9
    92cc:	0b000047 	bleq	93f0 <__ram_ret_data_start+0x5b60>
    92d0:	611311f8 			; <UNDEFINED> instruction: 0x611311f8
    92d4:	02000009 	andeq	r0, r0, #9
    92d8:	2a000801 	bcs	b2e4 <__ram_ret_data_start+0x7a54>
    92dc:	00000584 	andeq	r0, r0, r4, lsl #11
    92e0:	0e11f90b 	vnmlseq.f16	s30, s2, s22	; <UNPREDICTABLE>
    92e4:	00000955 	andeq	r0, r0, r5, asr r9
    92e8:	00000802 	andeq	r0, r0, r2, lsl #16
    92ec:	89800600 	stmibhi	r0, {r9, sl}
    92f0:	fa0b0000 	blx	2c92f8 <__ram_ret_data_start+0x2c5a68>
    92f4:	682e0311 	stmdavs	lr!, {r0, r4, r8, r9}
    92f8:	021b0000 	andseq	r0, fp, #0
    92fc:	0911fc0b 	ldmdbeq	r1, {r0, r1, r3, sl, fp, ip, sp, lr, pc}
    9300:	000069a5 	andeq	r6, r0, r5, lsr #19
    9304:	001d672a 	andseq	r6, sp, sl, lsr #14
    9308:	11fe0b00 	mvnsne	r0, r0, lsl #22
    930c:	00096113 	andeq	r6, r9, r3, lsl r1
    9310:	0e020200 	cdpeq	2, 0, cr0, cr2, cr0, {0}
    9314:	91dc2a00 	bicsls	r2, ip, r0, lsl #20
    9318:	ff0b0000 			; <UNDEFINED> instruction: 0xff0b0000
    931c:	09611311 	stmdbeq	r1!, {r0, r4, r8, r9, ip}^
    9320:	02020000 	andeq	r0, r2, #0
    9324:	352a000c 	strcc	r0, [sl, #-12]!
    9328:	0b000065 	bleq	94c4 <__ram_ret_data_start+0x5c34>
    932c:	61131200 	tstvs	r3, r0, lsl #4
    9330:	02000009 	andeq	r0, r0, #9
    9334:	2a000a02 	bcs	bb44 <__ram_ret_data_start+0x82b4>
    9338:	000043bb 			; <UNDEFINED> instruction: 0x000043bb
    933c:	1312010b 	tstne	r2, #-1073741822	; 0xc0000002
    9340:	00000961 	andeq	r0, r0, r1, ror #18
    9344:	00080202 	andeq	r0, r8, r2, lsl #4
    9348:	0075ef2a 	rsbseq	lr, r5, sl, lsr #30
    934c:	12020b00 	andne	r0, r2, #0, 22
    9350:	00096113 	andeq	r6, r9, r3, lsl r1
    9354:	07010200 	streq	r0, [r1, -r0, lsl #4]
    9358:	78c92a00 	stmiavc	r9, {r9, fp, sp}^
    935c:	030b0000 	movweq	r0, #45056	; 0xb000
    9360:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9364:	01020000 	mrseq	r0, (UNDEF: 2)
    9368:	a12a0006 			; <UNDEFINED> instruction: 0xa12a0006
    936c:	0b00004e 	bleq	94ac <__ram_ret_data_start+0x5c1c>
    9370:	61131204 	tstvs	r3, r4, lsl #4
    9374:	02000009 	andeq	r0, r0, #9
    9378:	2a000501 	bcs	a784 <__ram_ret_data_start+0x6ef4>
    937c:	000050ef 	andeq	r5, r0, pc, ror #1
    9380:	1312050b 	tstne	r2, #46137344	; 0x2c00000
    9384:	00000961 	andeq	r0, r0, r1, ror #18
    9388:	00040102 	andeq	r0, r4, r2, lsl #2
    938c:	007f952a 	rsbseq	r9, pc, sl, lsr #10
    9390:	12060b00 	andne	r0, r6, #0, 22
    9394:	00096113 	andeq	r6, r9, r3, lsl r1
    9398:	03010200 	movweq	r0, #4608	; 0x1200
    939c:	81fb2a00 	mvnshi	r2, r0, lsl #20
    93a0:	070b0000 	streq	r0, [fp, -r0]
    93a4:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    93a8:	01020000 	mrseq	r0, (UNDEF: 2)
    93ac:	e32a0002 			; <UNDEFINED> instruction: 0xe32a0002
    93b0:	0b00000f 	bleq	93f4 <__ram_ret_data_start+0x5b64>
    93b4:	550e1208 	strpl	r1, [lr, #-520]	; 0xfffffdf8
    93b8:	02000009 	andeq	r0, r0, #9
    93bc:	00000002 	andeq	r0, r0, r2
    93c0:	00215406 	eoreq	r5, r1, r6, lsl #8
    93c4:	12090b00 	andne	r0, r9, #0, 22
    93c8:	0068df03 	rsbeq	sp, r8, r3, lsl #30
    93cc:	0b021b00 	bleq	8ffd4 <__ram_ret_data_start+0x8c744>
    93d0:	5609120b 	strpl	r1, [r9], -fp, lsl #4
    93d4:	2a00006a 	bcs	9584 <__ram_ret_data_start+0x5cf4>
    93d8:	00001b1d 	andeq	r1, r0, sp, lsl fp
    93dc:	13120d0b 	tstne	r2, #704	; 0x2c0
    93e0:	00000961 	andeq	r0, r0, r1, ror #18
    93e4:	000f0102 	andeq	r0, pc, r2, lsl #2
    93e8:	001d4b2a 	andseq	r4, sp, sl, lsr #22
    93ec:	120e0b00 	andne	r0, lr, #0, 22
    93f0:	00096113 	andeq	r6, r9, r3, lsl r1
    93f4:	0e010200 	cdpeq	2, 0, cr0, cr1, cr0, {0}
    93f8:	1d082a00 	vstrne	s4, [r8, #-0]
    93fc:	0f0b0000 	svceq	0x000b0000
    9400:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9404:	01020000 	mrseq	r0, (UNDEF: 2)
    9408:	732a000d 			; <UNDEFINED> instruction: 0x732a000d
    940c:	0b00001f 	bleq	9490 <__ram_ret_data_start+0x5c00>
    9410:	61131210 	tstvs	r3, r0, lsl r2
    9414:	02000009 	andeq	r0, r0, #9
    9418:	2a000c01 	bcs	c424 <__ram_ret_data_start+0x8b94>
    941c:	00001d92 	muleq	r0, r2, sp
    9420:	1312110b 	tstne	r2, #-1073741822	; 0xc0000002
    9424:	00000961 	andeq	r0, r0, r1, ror #18
    9428:	000b0102 	andeq	r0, fp, r2, lsl #2
    942c:	001fd12a 	andseq	sp, pc, sl, lsr #2
    9430:	12120b00 	andsne	r0, r2, #0, 22
    9434:	00096113 	andeq	r6, r9, r3, lsl r1
    9438:	0a010200 	beq	49c40 <__ram_ret_data_start+0x463b0>
    943c:	45562a00 	ldrbmi	r2, [r6, #-2560]	; 0xfffff600
    9440:	130b0000 	movwne	r0, #45056	; 0xb000
    9444:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9448:	01020000 	mrseq	r0, (UNDEF: 2)
    944c:	0a2a0009 	beq	a89478 <__ram_ret_data_start+0xa85be8>
    9450:	0b000047 	bleq	9574 <__ram_ret_data_start+0x5ce4>
    9454:	61131214 	tstvs	r3, r4, lsl r2
    9458:	02000009 	andeq	r0, r0, #9
    945c:	2a000801 	bcs	b468 <__ram_ret_data_start+0x7bd8>
    9460:	00000584 	andeq	r0, r0, r4, lsl #11
    9464:	0e12150b 	cfmul32eq	mvfx1, mvfx2, mvfx11
    9468:	00000955 	andeq	r0, r0, r5, asr r9
    946c:	00000802 	andeq	r0, r0, r2, lsl #16
    9470:	58150600 	ldmdapl	r5, {r9, sl}
    9474:	160b0000 	strne	r0, [fp], -r0
    9478:	69b20312 	ldmibvs	r2!, {r1, r4, r8, r9}
    947c:	021b0000 	andseq	r0, fp, #0
    9480:	0912180b 	ldmdbeq	r2, {r0, r1, r3, fp, ip}
    9484:	00006b29 	andeq	r6, r0, r9, lsr #22
    9488:	001d702a 	andseq	r7, sp, sl, lsr #32
    948c:	121a0b00 	andsne	r0, sl, #0, 22
    9490:	00096113 	andeq	r6, r9, r3, lsl r1
    9494:	0e020200 	cdpeq	2, 0, cr0, cr2, cr0, {0}
    9498:	91e52a00 	mvnls	r2, r0, lsl #20
    949c:	1b0b0000 	blne	2c94a4 <__ram_ret_data_start+0x2c5c14>
    94a0:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    94a4:	02020000 	andeq	r0, r2, #0
    94a8:	fa2a000c 	blx	a894e0 <__ram_ret_data_start+0xa85c50>
    94ac:	0b00008a 	bleq	96dc <__ram_ret_data_start+0x5e4c>
    94b0:	6113121c 	tstvs	r3, ip, lsl r2
    94b4:	02000009 	andeq	r0, r0, #9
    94b8:	2a000a02 	bcs	bcc8 <__ram_ret_data_start+0x8438>
    94bc:	000030f7 	strdeq	r3, [r0], -r7
    94c0:	13121d0b 	tstne	r2, #704	; 0x2c0
    94c4:	00000961 	andeq	r0, r0, r1, ror #18
    94c8:	00080202 	andeq	r0, r8, r2, lsl #4
    94cc:	0075f52a 	rsbseq	pc, r5, sl, lsr #10
    94d0:	121e0b00 	andsne	r0, lr, #0, 22
    94d4:	00096113 	andeq	r6, r9, r3, lsl r1
    94d8:	07010200 	streq	r0, [r1, -r0, lsl #4]
    94dc:	78cf2a00 	stmiavc	pc, {r9, fp, sp}^	; <UNPREDICTABLE>
    94e0:	1f0b0000 	svcne	0x000b0000
    94e4:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    94e8:	01020000 	mrseq	r0, (UNDEF: 2)
    94ec:	a72a0006 	strge	r0, [sl, -r6]!
    94f0:	0b00004e 	bleq	9630 <__ram_ret_data_start+0x5da0>
    94f4:	61131220 	tstvs	r3, r0, lsr #4
    94f8:	02000009 	andeq	r0, r0, #9
    94fc:	2a000501 	bcs	a908 <__ram_ret_data_start+0x7078>
    9500:	000050f5 	strdeq	r5, [r0], -r5	; <UNPREDICTABLE>
    9504:	1312210b 	tstne	r2, #-1073741822	; 0xc0000002
    9508:	00000961 	andeq	r0, r0, r1, ror #18
    950c:	00040102 	andeq	r0, r4, r2, lsl #2
    9510:	007f9c2a 	rsbseq	r9, pc, sl, lsr #24
    9514:	12220b00 	eorne	r0, r2, #0, 22
    9518:	00096113 	andeq	r6, r9, r3, lsl r1
    951c:	03010200 	movweq	r0, #4608	; 0x1200
    9520:	82022a00 	andhi	r2, r2, #0, 20
    9524:	230b0000 	movwcs	r0, #45056	; 0xb000
    9528:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    952c:	01020000 	mrseq	r0, (UNDEF: 2)
    9530:	e32a0002 			; <UNDEFINED> instruction: 0xe32a0002
    9534:	0b00000f 	bleq	9578 <__ram_ret_data_start+0x5ce8>
    9538:	550e1224 	strpl	r1, [lr, #-548]	; 0xfffffddc
    953c:	02000009 	andeq	r0, r0, #9
    9540:	00000002 	andeq	r0, r0, r2
    9544:	00895406 	addeq	r5, r9, r6, lsl #8
    9548:	12250b00 	eorne	r0, r5, #0, 22
    954c:	006a6303 	rsbeq	r6, sl, r3, lsl #6
    9550:	0b021b00 	bleq	90158 <__ram_ret_data_start+0x8c8c8>
    9554:	da091227 	ble	24ddf8 <__ram_ret_data_start+0x24a568>
    9558:	2a00006b 	bcs	970c <__ram_ret_data_start+0x5e7c>
    955c:	00001b23 	andeq	r1, r0, r3, lsr #22
    9560:	1312290b 	tstne	r2, #180224	; 0x2c000
    9564:	00000961 	andeq	r0, r0, r1, ror #18
    9568:	000f0102 	andeq	r0, pc, r2, lsl #2
    956c:	001d512a 	andseq	r5, sp, sl, lsr #2
    9570:	122a0b00 	eorne	r0, sl, #0, 22
    9574:	00096113 	andeq	r6, r9, r3, lsl r1
    9578:	0e010200 	cdpeq	2, 0, cr0, cr1, cr0, {0}
    957c:	1d0e2a00 	vstrne	s4, [lr, #-0]
    9580:	2b0b0000 	blcs	2c9588 <__ram_ret_data_start+0x2c5cf8>
    9584:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9588:	01020000 	mrseq	r0, (UNDEF: 2)
    958c:	792a000d 	stmdbvc	sl!, {r0, r2, r3}
    9590:	0b00001f 	bleq	9614 <__ram_ret_data_start+0x5d84>
    9594:	6113122c 	tstvs	r3, ip, lsr #4
    9598:	02000009 	andeq	r0, r0, #9
    959c:	2a000c01 	bcs	c5a8 <__ram_ret_data_start+0x8d18>
    95a0:	00001d99 	muleq	r0, r9, sp
    95a4:	13122d0b 	tstne	r2, #704	; 0x2c0
    95a8:	00000961 	andeq	r0, r0, r1, ror #18
    95ac:	000b0102 	andeq	r0, fp, r2, lsl #2
    95b0:	001fd82a 	andseq	sp, pc, sl, lsr #16
    95b4:	122e0b00 	eorne	r0, lr, #0, 22
    95b8:	00096113 	andeq	r6, r9, r3, lsl r1
    95bc:	0a010200 	beq	49dc4 <__ram_ret_data_start+0x46534>
    95c0:	455c2a00 	ldrbmi	r2, [ip, #-2560]	; 0xfffff600
    95c4:	2f0b0000 	svccs	0x000b0000
    95c8:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    95cc:	01020000 	mrseq	r0, (UNDEF: 2)
    95d0:	102a0009 	eorne	r0, sl, r9
    95d4:	0b000047 	bleq	96f8 <__ram_ret_data_start+0x5e68>
    95d8:	61131230 	tstvs	r3, r0, lsr r2
    95dc:	02000009 	andeq	r0, r0, #9
    95e0:	2a000801 	bcs	b5ec <__ram_ret_data_start+0x7d5c>
    95e4:	00000584 	andeq	r0, r0, r4, lsl #11
    95e8:	0e12310b 	mufeqs	f3, f2, #3.0
    95ec:	00000955 	andeq	r0, r0, r5, asr r9
    95f0:	00000802 	andeq	r0, r0, r2, lsl #16
    95f4:	29e10600 	stmibcs	r1!, {r9, sl}^
    95f8:	320b0000 	andcc	r0, fp, #0
    95fc:	6b360312 	blvs	d8a24c <__ram_ret_data_start+0xd869bc>
    9600:	021b0000 	andseq	r0, fp, #0
    9604:	0912340b 	ldmdbeq	r2, {r0, r1, r3, sl, ip, sp}
    9608:	00006cad 	andeq	r6, r0, sp, lsr #25
    960c:	001d792a 	andseq	r7, sp, sl, lsr #18
    9610:	12360b00 	eorsne	r0, r6, #0, 22
    9614:	00096113 	andeq	r6, r9, r3, lsl r1
    9618:	0e020200 	cdpeq	2, 0, cr0, cr2, cr0, {0}
    961c:	91ee2a00 	mvnls	r2, r0, lsl #20
    9620:	370b0000 	strcc	r0, [fp, -r0]
    9624:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9628:	02020000 	andeq	r0, r2, #0
    962c:	4a2a000c 	bmi	a89664 <__ram_ret_data_start+0xa85dd4>
    9630:	0b000065 	bleq	97cc <__ram_ret_data_start+0x5f3c>
    9634:	61131238 	tstvs	r3, r8, lsr r2
    9638:	02000009 	andeq	r0, r0, #9
    963c:	2a000a02 	bcs	be4c <__ram_ret_data_start+0x85bc>
    9640:	000043c4 	andeq	r4, r0, r4, asr #7
    9644:	1312390b 	tstne	r2, #180224	; 0x2c000
    9648:	00000961 	andeq	r0, r0, r1, ror #18
    964c:	00080202 	andeq	r0, r8, r2, lsl #4
    9650:	0075fb2a 	rsbseq	pc, r5, sl, lsr #22
    9654:	123a0b00 	eorsne	r0, sl, #0, 22
    9658:	00096113 	andeq	r6, r9, r3, lsl r1
    965c:	07010200 	streq	r0, [r1, -r0, lsl #4]
    9660:	78d52a00 	ldmvc	r5, {r9, fp, sp}^
    9664:	3b0b0000 	blcc	2c966c <__ram_ret_data_start+0x2c5ddc>
    9668:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    966c:	01020000 	mrseq	r0, (UNDEF: 2)
    9670:	ad2a0006 	stcge	0, cr0, [sl, #-24]!	; 0xffffffe8
    9674:	0b00004e 	bleq	97b4 <__ram_ret_data_start+0x5f24>
    9678:	6113123c 	tstvs	r3, ip, lsr r2
    967c:	02000009 	andeq	r0, r0, #9
    9680:	2a000501 	bcs	aa8c <__ram_ret_data_start+0x71fc>
    9684:	000050fb 	strdeq	r5, [r0], -fp
    9688:	13123d0b 	tstne	r2, #704	; 0x2c0
    968c:	00000961 	andeq	r0, r0, r1, ror #18
    9690:	00040102 	andeq	r0, r4, r2, lsl #2
    9694:	007fa32a 	rsbseq	sl, pc, sl, lsr #6
    9698:	123e0b00 	eorsne	r0, lr, #0, 22
    969c:	00096113 	andeq	r6, r9, r3, lsl r1
    96a0:	03010200 	movweq	r0, #4608	; 0x1200
    96a4:	82092a00 	andhi	r2, r9, #0, 20
    96a8:	3f0b0000 	svccc	0x000b0000
    96ac:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    96b0:	01020000 	mrseq	r0, (UNDEF: 2)
    96b4:	e32a0002 			; <UNDEFINED> instruction: 0xe32a0002
    96b8:	0b00000f 	bleq	96fc <__ram_ret_data_start+0x5e6c>
    96bc:	550e1240 	strpl	r1, [lr, #-576]	; 0xfffffdc0
    96c0:	02000009 	andeq	r0, r0, #9
    96c4:	00000002 	andeq	r0, r0, r2
    96c8:	0057ee06 	subseq	lr, r7, r6, lsl #28
    96cc:	12410b00 	subne	r0, r1, #0, 22
    96d0:	006be703 	rsbeq	lr, fp, r3, lsl #14
    96d4:	0b021b00 	bleq	902dc <__ram_ret_data_start+0x8ca4c>
    96d8:	6f091243 	svcvs	0x00091243
    96dc:	2a00006d 	bcs	9898 <__ram_ret_data_start+0x6008>
    96e0:	00004ac1 	andeq	r4, r0, r1, asr #21
    96e4:	1312450b 	tstne	r2, #46137344	; 0x2c00000
    96e8:	00000961 	andeq	r0, r0, r1, ror #18
    96ec:	000f0102 	andeq	r0, pc, r2, lsl #2
    96f0:	001dcf2a 	andseq	ip, sp, sl, lsr #30
    96f4:	12460b00 	subne	r0, r6, #0, 22
    96f8:	00096113 	andeq	r6, r9, r3, lsl r1
    96fc:	0e010200 	cdpeq	2, 0, cr0, cr1, cr0, {0}
    9700:	a4962a00 	ldrge	r2, [r6], #2560	; 0xa00
    9704:	470b0000 	strmi	r0, [fp, -r0]
    9708:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    970c:	01020000 	mrseq	r0, (UNDEF: 2)
    9710:	972a000d 	strls	r0, [sl, -sp]!
    9714:	0b000024 	bleq	97ac <__ram_ret_data_start+0x5f1c>
    9718:	61131248 	tstvs	r3, r8, asr #4
    971c:	02000009 	andeq	r0, r0, #9
    9720:	2a000c01 	bcs	c72c <__ram_ret_data_start+0x8e9c>
    9724:	00002672 	andeq	r2, r0, r2, ror r6
    9728:	1312490b 	tstne	r2, #180224	; 0x2c000
    972c:	00000961 	andeq	r0, r0, r1, ror #18
    9730:	000a0202 	andeq	r0, sl, r2, lsl #4
    9734:	00921a2a 	addseq	r1, r2, sl, lsr #20
    9738:	124a0b00 	subne	r0, sl, #0, 22
    973c:	00096113 	andeq	r6, r9, r3, lsl r1
    9740:	08020200 	stmdaeq	r2, {r9}
    9744:	7faa2a00 	svcvc	0x00aa2a00
    9748:	4b0b0000 	blmi	2c9750 <__ram_ret_data_start+0x2c5ec0>
    974c:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9750:	02020000 	andeq	r0, r2, #0
    9754:	992a0006 	stmdbls	sl!, {r1, r2}
    9758:	0b000098 	bleq	99c0 <__ram_ret_data_start+0x6130>
    975c:	6113124c 	tstvs	r3, ip, asr #4
    9760:	02000009 	andeq	r0, r0, #9
    9764:	2a000402 	bcs	a774 <__ram_ret_data_start+0x6ee4>
    9768:	000040f7 	strdeq	r4, [r0], -r7
    976c:	13124d0b 	tstne	r2, #704	; 0x2c0
    9770:	00000961 	andeq	r0, r0, r1, ror #18
    9774:	00020202 	andeq	r0, r2, r2, lsl #4
    9778:	0046bf2a 	subeq	fp, r6, sl, lsr #30
    977c:	124e0b00 	subne	r0, lr, #0, 22
    9780:	00096113 	andeq	r6, r9, r3, lsl r1
    9784:	00020200 	andeq	r0, r2, r0, lsl #4
    9788:	d6060000 	strle	r0, [r6], -r0
    978c:	0b000022 	bleq	981c <__ram_ret_data_start+0x5f8c>
    9790:	ba03124f 	blt	ce0d4 <__ram_ret_data_start+0xca844>
    9794:	1b00006c 	blne	994c <__ram_ret_data_start+0x60bc>
    9798:	12510b04 	subsne	r0, r1, #4, 22	; 0x1000
    979c:	006eb909 	rsbeq	fp, lr, r9, lsl #18
    97a0:	578f2a00 	strpl	r2, [pc, r0, lsl #20]
    97a4:	530b0000 	movwpl	r0, #45056	; 0xb000
    97a8:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    97ac:	01040000 	mrseq	r0, (UNDEF: 4)
    97b0:	9c2a001f 	stcls	0, cr0, [sl], #-124	; 0xffffff84
    97b4:	0b00002c 	bleq	986c <__ram_ret_data_start+0x5fdc>
    97b8:	83131254 	tsthi	r3, #84, 4	; 0x40000005
    97bc:	04000009 	streq	r0, [r0], #-9
    97c0:	2a001e01 	bcs	10fcc <__ram_ret_data_start+0xd73c>
    97c4:	00001a12 	andeq	r1, r0, r2, lsl sl
    97c8:	1312550b 	tstne	r2, #46137344	; 0x2c00000
    97cc:	00000983 	andeq	r0, r0, r3, lsl #19
    97d0:	001d0104 	andseq	r0, sp, r4, lsl #2
    97d4:	00343e2a 	eorseq	r3, r4, sl, lsr #28
    97d8:	12560b00 	subsne	r0, r6, #0, 22
    97dc:	00098313 	andeq	r8, r9, r3, lsl r3
    97e0:	1c010400 	cfstrsne	mvf0, [r1], {-0}
    97e4:	26ea2a00 	strbtcs	r2, [sl], r0, lsl #20
    97e8:	570b0000 	strpl	r0, [fp, -r0]
    97ec:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    97f0:	02040000 	andeq	r0, r4, #0
    97f4:	5c2a001a 	stcpl	0, cr0, [sl], #-104	; 0xffffff98
    97f8:	0b00007a 	bleq	99e8 <__ram_ret_data_start+0x6158>
    97fc:	83131258 	tsthi	r3, #88, 4	; 0x80000005
    9800:	04000009 	streq	r0, [r0], #-9
    9804:	2a001802 	bcs	f814 <__ram_ret_data_start+0xbf84>
    9808:	00008006 	andeq	r8, r0, r6
    980c:	1312590b 	tstne	r2, #180224	; 0x2c000
    9810:	00000983 	andeq	r0, r0, r3, lsl #19
    9814:	00160204 	andseq	r0, r6, r4, lsl #4
    9818:	0099552a 	addseq	r5, r9, sl, lsr #10
    981c:	125a0b00 	subsne	r0, sl, #0, 22
    9820:	00098313 	andeq	r8, r9, r3, lsl r3
    9824:	14020400 	strne	r0, [r2], #-1024	; 0xfffffc00
    9828:	90202a00 	eorls	r2, r0, r0, lsl #20
    982c:	5b0b0000 	blpl	2c9834 <__ram_ret_data_start+0x2c5fa4>
    9830:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9834:	02040000 	andeq	r0, r4, #0
    9838:	f22a0012 	vqadd.s32	d0, d10, d2
    983c:	0b00004a 	bleq	996c <__ram_ret_data_start+0x60dc>
    9840:	8313125c 	tsthi	r3, #92, 4	; 0xc0000005
    9844:	04000009 	streq	r0, [r0], #-9
    9848:	2a001002 	bcs	d858 <__ram_ret_data_start+0x9fc8>
    984c:	00006f70 	andeq	r6, r0, r0, ror pc
    9850:	13125d0b 	tstne	r2, #704	; 0x2c0
    9854:	00000983 	andeq	r0, r0, r3, lsl #19
    9858:	000e0204 	andeq	r0, lr, r4, lsl #4
    985c:	0031112a 	eorseq	r1, r1, sl, lsr #2
    9860:	125e0b00 	subsne	r0, lr, #0, 22
    9864:	00098313 	andeq	r8, r9, r3, lsl r3
    9868:	0c020400 	cfstrseq	mvf0, [r2], {-0}
    986c:	26e92a00 	strbtcs	r2, [r9], r0, lsl #20
    9870:	5f0b0000 	svcpl	0x000b0000
    9874:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9878:	02040000 	andeq	r0, r4, #0
    987c:	5b2a000a 	blpl	a898ac <__ram_ret_data_start+0xa8601c>
    9880:	0b00007a 	bleq	9a70 <__ram_ret_data_start+0x61e0>
    9884:	83131260 	tsthi	r3, #96, 4
    9888:	04000009 	streq	r0, [r0], #-9
    988c:	2a000802 	bcs	b89c <__ram_ret_data_start+0x800c>
    9890:	00008005 	andeq	r8, r0, r5
    9894:	1312610b 	tstne	r2, #-1073741822	; 0xc0000002
    9898:	00000983 	andeq	r0, r0, r3, lsl #19
    989c:	00060204 	andeq	r0, r6, r4, lsl #4
    98a0:	0099542a 	addseq	r5, r9, sl, lsr #8
    98a4:	12620b00 	rsbne	r0, r2, #0, 22
    98a8:	00098313 	andeq	r8, r9, r3, lsl r3
    98ac:	04020400 	streq	r0, [r2], #-1024	; 0xfffffc00
    98b0:	901f2a00 	andsls	r2, pc, r0, lsl #20
    98b4:	630b0000 	movwvs	r0, #45056	; 0xb000
    98b8:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    98bc:	02040000 	andeq	r0, r4, #0
    98c0:	f12a0002 			; <UNDEFINED> instruction: 0xf12a0002
    98c4:	0b00004a 	bleq	99f4 <__ram_ret_data_start+0x6164>
    98c8:	83131264 	tsthi	r3, #100, 4	; 0x40000006
    98cc:	04000009 	streq	r0, [r0], #-9
    98d0:	00000002 	andeq	r0, r0, r2
    98d4:	0092d706 	addseq	sp, r2, r6, lsl #14
    98d8:	12650b00 	rsbne	r0, r5, #0, 22
    98dc:	006d7c03 	rsbeq	r7, sp, r3, lsl #24
    98e0:	0b021b00 	bleq	904e8 <__ram_ret_data_start+0x8cc58>
    98e4:	7b091267 	blvc	24e288 <__ram_ret_data_start+0x24a9f8>
    98e8:	2a00006f 	bcs	9aac <__ram_ret_data_start+0x621c>
    98ec:	000058d6 	ldrdeq	r5, [r0], -r6
    98f0:	1312690b 	tstne	r2, #180224	; 0x2c000
    98f4:	00000961 	andeq	r0, r0, r1, ror #18
    98f8:	000f0102 	andeq	r0, pc, r2, lsl #2
    98fc:	001e972a 	andseq	r9, lr, sl, lsr #14
    9900:	126a0b00 	rsbne	r0, sl, #0, 22
    9904:	00096113 	andeq	r6, r9, r3, lsl r1
    9908:	0e010200 	cdpeq	2, 0, cr0, cr1, cr0, {0}
    990c:	a5482a00 	strbge	r2, [r8, #-2560]	; 0xfffff600
    9910:	6b0b0000 	blvs	2c9918 <__ram_ret_data_start+0x2c6088>
    9914:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9918:	01020000 	mrseq	r0, (UNDEF: 2)
    991c:	242a000d 	strtcs	r0, [sl], #-13
    9920:	0b000025 	bleq	99bc <__ram_ret_data_start+0x612c>
    9924:	6113126c 	tstvs	r3, ip, ror #4
    9928:	02000009 	andeq	r0, r0, #9
    992c:	2a000c01 	bcs	c938 <__ram_ret_data_start+0x90a8>
    9930:	00002700 	andeq	r2, r0, r0, lsl #14
    9934:	13126d0b 	tstne	r2, #704	; 0x2c0
    9938:	00000961 	andeq	r0, r0, r1, ror #18
    993c:	000a0202 	andeq	r0, sl, r2, lsl #4
    9940:	00888d2a 	addeq	r8, r8, sl, lsr #26
    9944:	126e0b00 	rsbne	r0, lr, #0, 22
    9948:	00096113 	andeq	r6, r9, r3, lsl r1
    994c:	08020200 	stmdaeq	r2, {r9}
    9950:	800e2a00 	andhi	r2, lr, r0, lsl #20
    9954:	6f0b0000 	svcvs	0x000b0000
    9958:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    995c:	02020000 	andeq	r0, r2, #0
    9960:	9c2a0006 	stcls	0, cr0, [sl], #-24	; 0xffffffe8
    9964:	0b000099 	bleq	9bd0 <__ram_ret_data_start+0x6340>
    9968:	61131270 	tstvs	r3, r0, ror r2
    996c:	02000009 	andeq	r0, r0, #9
    9970:	2a000402 	bcs	a980 <__ram_ret_data_start+0x70f0>
    9974:	00004195 	muleq	r0, r5, r1
    9978:	1312710b 	tstne	r2, #-1073741822	; 0xc0000002
    997c:	00000961 	andeq	r0, r0, r1, ror #18
    9980:	00020202 	andeq	r0, r2, r2, lsl #4
    9984:	0046fb2a 	subeq	pc, r6, sl, lsr #22
    9988:	12720b00 	rsbsne	r0, r2, #0, 22
    998c:	00096113 	andeq	r6, r9, r3, lsl r1
    9990:	00020200 	andeq	r0, r2, r0, lsl #4
    9994:	5f060000 	svcpl	0x00060000
    9998:	0b00009a 	bleq	9c08 <__ram_ret_data_start+0x6378>
    999c:	c6031273 			; <UNDEFINED> instruction: 0xc6031273
    99a0:	1b00006e 	blne	9b60 <__ram_ret_data_start+0x62d0>
    99a4:	12750b04 	rsbsne	r0, r5, #4, 22	; 0x1000
    99a8:	0070c509 	rsbseq	ip, r0, r9, lsl #10
    99ac:	23d12a00 	bicscs	r2, r1, #0, 20
    99b0:	770b0000 	strvc	r0, [fp, -r0]
    99b4:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    99b8:	01040000 	mrseq	r0, (UNDEF: 4)
    99bc:	472a001f 			; <UNDEFINED> instruction: 0x472a001f
    99c0:	0b00002d 	bleq	9a7c <__ram_ret_data_start+0x61ec>
    99c4:	83131278 	tsthi	r3, #120, 4	; 0x80000007
    99c8:	04000009 	streq	r0, [r0], #-9
    99cc:	2a001e01 	bcs	111d8 <__ram_ret_data_start+0xd948>
    99d0:	00001afc 	strdeq	r1, [r0], -ip
    99d4:	1312790b 	tstne	r2, #180224	; 0x2c000
    99d8:	00000983 	andeq	r0, r0, r3, lsl #19
    99dc:	001d0104 	andseq	r0, sp, r4, lsl #2
    99e0:	0035022a 	eorseq	r0, r5, sl, lsr #4
    99e4:	127a0b00 	rsbsne	r0, sl, #0, 22
    99e8:	00098313 	andeq	r8, r9, r3, lsl r3
    99ec:	1c010400 	cfstrsne	mvf0, [r1], {-0}
    99f0:	278c2a00 	strcs	r2, [ip, r0, lsl #20]
    99f4:	7b0b0000 	blvc	2c99fc <__ram_ret_data_start+0x2c616c>
    99f8:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    99fc:	02040000 	andeq	r0, r4, #0
    9a00:	a92a001a 	stmdbge	sl!, {r1, r3, r4}
    9a04:	0b000093 	bleq	9c58 <__ram_ret_data_start+0x63c8>
    9a08:	8313127c 	tsthi	r3, #124, 4	; 0xc0000007
    9a0c:	04000009 	streq	r0, [r0], #-9
    9a10:	2a001802 	bcs	fa20 <__ram_ret_data_start+0xc190>
    9a14:	000080b1 	strheq	r8, [r0], -r1
    9a18:	13127d0b 	tstne	r2, #704	; 0x2c0
    9a1c:	00000983 	andeq	r0, r0, r3, lsl #19
    9a20:	00160204 	andseq	r0, r6, r4, lsl #4
    9a24:	009a2b2a 	addseq	r2, sl, sl, lsr #22
    9a28:	127e0b00 	rsbsne	r0, lr, #0, 22
    9a2c:	00098313 	andeq	r8, r9, r3, lsl r3
    9a30:	14020400 	strne	r0, [r2], #-1024	; 0xfffffc00
    9a34:	5dd22a00 	vldrpl	s5, [r2]
    9a38:	7f0b0000 	svcvc	0x000b0000
    9a3c:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9a40:	02040000 	andeq	r0, r4, #0
    9a44:	d32a0012 			; <UNDEFINED> instruction: 0xd32a0012
    9a48:	0b00004b 	bleq	9b7c <__ram_ret_data_start+0x62ec>
    9a4c:	83131280 	tsthi	r3, #128, 4
    9a50:	04000009 	streq	r0, [r0], #-9
    9a54:	2a001002 	bcs	da64 <__ram_ret_data_start+0xa1d4>
    9a58:	00006fec 	andeq	r6, r0, ip, ror #31
    9a5c:	1312810b 	tstne	r2, #-1073741822	; 0xc0000002
    9a60:	00000983 	andeq	r0, r0, r3, lsl #19
    9a64:	000e0204 	andeq	r0, lr, r4, lsl #4
    9a68:	0031a42a 	eorseq	sl, r1, sl, lsr #8
    9a6c:	12820b00 	addne	r0, r2, #0, 22
    9a70:	00098313 	andeq	r8, r9, r3, lsl r3
    9a74:	0c020400 	cfstrseq	mvf0, [r2], {-0}
    9a78:	278b2a00 	strcs	r2, [fp, r0, lsl #20]
    9a7c:	830b0000 	movwhi	r0, #45056	; 0xb000
    9a80:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9a84:	02040000 	andeq	r0, r4, #0
    9a88:	a82a000a 	stmdage	sl!, {r1, r3}
    9a8c:	0b000093 	bleq	9ce0 <__ram_ret_data_start+0x6450>
    9a90:	83131284 	tsthi	r3, #132, 4	; 0x40000008
    9a94:	04000009 	streq	r0, [r0], #-9
    9a98:	2a000802 	bcs	baa8 <__ram_ret_data_start+0x8218>
    9a9c:	000080b0 	strheq	r8, [r0], -r0
    9aa0:	1312850b 	tstne	r2, #46137344	; 0x2c00000
    9aa4:	00000983 	andeq	r0, r0, r3, lsl #19
    9aa8:	00060204 	andeq	r0, r6, r4, lsl #4
    9aac:	009a2a2a 	addseq	r2, sl, sl, lsr #20
    9ab0:	12860b00 	addne	r0, r6, #0, 22
    9ab4:	00098313 	andeq	r8, r9, r3, lsl r3
    9ab8:	04020400 	streq	r0, [r2], #-1024	; 0xfffffc00
    9abc:	5dd12a00 	vldrpl	s5, [r1]
    9ac0:	870b0000 	strhi	r0, [fp, -r0]
    9ac4:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9ac8:	02040000 	andeq	r0, r4, #0
    9acc:	d22a0002 	eorle	r0, sl, #2
    9ad0:	0b00004b 	bleq	9c04 <__ram_ret_data_start+0x6374>
    9ad4:	83131288 	tsthi	r3, #136, 4	; 0x80000008
    9ad8:	04000009 	streq	r0, [r0], #-9
    9adc:	00000002 	andeq	r0, r0, r2
    9ae0:	00719106 	rsbseq	r9, r1, r6, lsl #2
    9ae4:	12890b00 	addne	r0, r9, #0, 22
    9ae8:	006f8803 	rsbeq	r8, pc, r3, lsl #16
    9aec:	0b021b00 	bleq	906f4 <__ram_ret_data_start+0x8ce64>
    9af0:	8709128b 	strhi	r1, [r9, -fp, lsl #5]
    9af4:	2a000071 	bcs	9cc0 <__ram_ret_data_start+0x6430>
    9af8:	00004c01 	andeq	r4, r0, r1, lsl #24
    9afc:	13128d0b 	tstne	r2, #704	; 0x2c0
    9b00:	00000961 	andeq	r0, r0, r1, ror #18
    9b04:	000f0102 	andeq	r0, pc, r2, lsl #2
    9b08:	001f0a2a 	andseq	r0, pc, sl, lsr #20
    9b0c:	128e0b00 	addne	r0, lr, #0, 22
    9b10:	00096113 	andeq	r6, r9, r3, lsl r1
    9b14:	0e010200 	cdpeq	2, 0, cr0, cr1, cr0, {0}
    9b18:	75d22a00 	ldrbvc	r2, [r2, #2560]	; 0xa00
    9b1c:	8f0b0000 	svchi	0x000b0000
    9b20:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9b24:	01020000 	mrseq	r0, (UNDEF: 2)
    9b28:	9b2a000d 	blls	a89b64 <__ram_ret_data_start+0xa862d4>
    9b2c:	0b000025 	bleq	9bc8 <__ram_ret_data_start+0x6338>
    9b30:	61131290 			; <UNDEFINED> instruction: 0x61131290
    9b34:	02000009 	andeq	r0, r0, #9
    9b38:	2a000c01 	bcs	cb44 <__ram_ret_data_start+0x92b4>
    9b3c:	000027ad 	andeq	r2, r0, sp, lsr #15
    9b40:	1312910b 	tstne	r2, #-1073741822	; 0xc0000002
    9b44:	00000961 	andeq	r0, r0, r1, ror #18
    9b48:	000a0202 	andeq	r0, sl, r2, lsl #4
    9b4c:	0093c32a 	addseq	ip, r3, sl, lsr #6
    9b50:	12920b00 	addsne	r0, r2, #0, 22
    9b54:	00096113 	andeq	r6, r9, r3, lsl r1
    9b58:	08020200 	stmdaeq	r2, {r9}
    9b5c:	80d52a00 	sbcshi	r2, r5, r0, lsl #20
    9b60:	930b0000 	movwls	r0, #45056	; 0xb000
    9b64:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9b68:	02020000 	andeq	r0, r2, #0
    9b6c:	332a0006 			; <UNDEFINED> instruction: 0x332a0006
    9b70:	0b00009a 	bleq	9de0 <__ram_ret_data_start+0x6550>
    9b74:	61131294 			; <UNDEFINED> instruction: 0x61131294
    9b78:	02000009 	andeq	r0, r0, #9
    9b7c:	2a000402 	bcs	ab8c <__ram_ret_data_start+0x72fc>
    9b80:	00004245 	andeq	r4, r0, r5, asr #4
    9b84:	1312950b 	tstne	r2, #46137344	; 0x2c00000
    9b88:	00000961 	andeq	r0, r0, r1, ror #18
    9b8c:	00020202 	andeq	r0, r2, r2, lsl #4
    9b90:	00477b2a 	subeq	r7, r7, sl, lsr #22
    9b94:	12960b00 	addsne	r0, r6, #0, 22
    9b98:	00096113 	andeq	r6, r9, r3, lsl r1
    9b9c:	00020200 	andeq	r0, r2, r0, lsl #4
    9ba0:	18060000 	stmdane	r6, {}	; <UNPREDICTABLE>
    9ba4:	0b000095 	bleq	9e00 <__ram_ret_data_start+0x6570>
    9ba8:	d2031297 	andle	r1, r3, #1879048201	; 0x70000009
    9bac:	1b000070 	blne	9d74 <__ram_ret_data_start+0x64e4>
    9bb0:	12990b04 	addsne	r0, r9, #4, 22	; 0x1000
    9bb4:	0072d109 	rsbseq	sp, r2, r9, lsl #2
    9bb8:	58bc2a00 	ldmpl	ip!, {r9, fp, sp}
    9bbc:	9b0b0000 	blls	2c9bc4 <__ram_ret_data_start+0x2c6334>
    9bc0:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9bc4:	01040000 	mrseq	r0, (UNDEF: 4)
    9bc8:	bb2a001f 	bllt	a89c4c <__ram_ret_data_start+0xa863bc>
    9bcc:	0b00002d 	bleq	9c88 <__ram_ret_data_start+0x63f8>
    9bd0:	8313129c 	tsthi	r3, #156, 4	; 0xc0000009
    9bd4:	04000009 	streq	r0, [r0], #-9
    9bd8:	2a001e01 	bcs	113e4 <__ram_ret_data_start+0xdb54>
    9bdc:	00001b48 	andeq	r1, r0, r8, asr #22
    9be0:	13129d0b 	tstne	r2, #704	; 0x2c0
    9be4:	00000983 	andeq	r0, r0, r3, lsl #19
    9be8:	001d0104 	andseq	r0, sp, r4, lsl #2
    9bec:	0035c42a 	eorseq	ip, r5, sl, lsr #8
    9bf0:	129e0b00 	addsne	r0, lr, #0, 22
    9bf4:	00098313 	andeq	r8, r9, r3, lsl r3
    9bf8:	1c010400 	cfstrsne	mvf0, [r1], {-0}
    9bfc:	288b2a00 	stmcs	fp, {r9, fp, sp}
    9c00:	9f0b0000 	svcls	0x000b0000
    9c04:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9c08:	02040000 	andeq	r0, r4, #0
    9c0c:	792a001a 	stmdbvc	sl!, {r1, r3, r4}
    9c10:	0b000094 	bleq	9e68 <__ram_ret_data_start+0x65d8>
    9c14:	831312a0 	tsthi	r3, #160, 4
    9c18:	04000009 	streq	r0, [r0], #-9
    9c1c:	2a001802 	bcs	fc2c <__ram_ret_data_start+0xc39c>
    9c20:	00008170 	andeq	r8, r0, r0, ror r1
    9c24:	1312a10b 	tstne	r2, #-1073741822	; 0xc0000002
    9c28:	00000983 	andeq	r0, r0, r3, lsl #19
    9c2c:	00160204 	andseq	r0, r6, r4, lsl #4
    9c30:	009aee2a 	addseq	lr, sl, sl, lsr #28
    9c34:	12a20b00 	adcne	r0, r2, #0, 22
    9c38:	00098313 	andeq	r8, r9, r3, lsl r3
    9c3c:	14020400 	strne	r0, [r2], #-1024	; 0xfffffc00
    9c40:	5f112a00 	svcpl	0x00112a00
    9c44:	a30b0000 	movwge	r0, #45056	; 0xb000
    9c48:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9c4c:	02040000 	andeq	r0, r4, #0
    9c50:	732a0012 			; <UNDEFINED> instruction: 0x732a0012
    9c54:	0b00004c 	bleq	9d8c <__ram_ret_data_start+0x64fc>
    9c58:	831312a4 	tsthi	r3, #164, 4	; 0x4000000a
    9c5c:	04000009 	streq	r0, [r0], #-9
    9c60:	2a001002 	bcs	dc70 <__ram_ret_data_start+0xa3e0>
    9c64:	0000714b 	andeq	r7, r0, fp, asr #2
    9c68:	1312a50b 	tstne	r2, #46137344	; 0x2c00000
    9c6c:	00000983 	andeq	r0, r0, r3, lsl #19
    9c70:	000e0204 	andeq	r0, lr, r4, lsl #4
    9c74:	00329b2a 	eorseq	r9, r2, sl, lsr #22
    9c78:	12a60b00 	adcne	r0, r6, #0, 22
    9c7c:	00098313 	andeq	r8, r9, r3, lsl r3
    9c80:	0c020400 	cfstrseq	mvf0, [r2], {-0}
    9c84:	288a2a00 	stmcs	sl, {r9, fp, sp}
    9c88:	a70b0000 	strge	r0, [fp, -r0]
    9c8c:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9c90:	02040000 	andeq	r0, r4, #0
    9c94:	782a000a 	stmdavc	sl!, {r1, r3}
    9c98:	0b000094 	bleq	9ef0 <__ram_ret_data_start+0x6660>
    9c9c:	831312a8 	tsthi	r3, #168, 4	; 0x8000000a
    9ca0:	04000009 	streq	r0, [r0], #-9
    9ca4:	2a000802 	bcs	bcb4 <__ram_ret_data_start+0x8424>
    9ca8:	0000816f 	andeq	r8, r0, pc, ror #2
    9cac:	1312a90b 	tstne	r2, #180224	; 0x2c000
    9cb0:	00000983 	andeq	r0, r0, r3, lsl #19
    9cb4:	00060204 	andeq	r0, r6, r4, lsl #4
    9cb8:	009aed2a 	addseq	lr, sl, sl, lsr #26
    9cbc:	12aa0b00 	adcne	r0, sl, #0, 22
    9cc0:	00098313 	andeq	r8, r9, r3, lsl r3
    9cc4:	04020400 	streq	r0, [r2], #-1024	; 0xfffffc00
    9cc8:	5f102a00 	svcpl	0x00102a00
    9ccc:	ab0b0000 	blge	2c9cd4 <__ram_ret_data_start+0x2c6444>
    9cd0:	09831312 	stmibeq	r3, {r1, r4, r8, r9, ip}
    9cd4:	02040000 	andeq	r0, r4, #0
    9cd8:	722a0002 	eorvc	r0, sl, #2
    9cdc:	0b00004c 	bleq	9e14 <__ram_ret_data_start+0x6584>
    9ce0:	831312ac 	tsthi	r3, #172, 4	; 0xc000000a
    9ce4:	04000009 	streq	r0, [r0], #-9
    9ce8:	00000002 	andeq	r0, r0, r2
    9cec:	0050c406 	subseq	ip, r0, r6, lsl #8
    9cf0:	12ad0b00 	adcne	r0, sp, #0, 22
    9cf4:	00719403 	rsbseq	r9, r1, r3, lsl #8
    9cf8:	0b021b00 	bleq	90900 <__ram_ret_data_start+0x8d070>
    9cfc:	a40912af 	strge	r1, [r9], #-687	; 0xfffffd51
    9d00:	2a000073 	bcs	9ed4 <__ram_ret_data_start+0x6644>
    9d04:	00009326 	andeq	r9, r0, r6, lsr #6
    9d08:	1312b10b 	tstne	r2, #-1073741822	; 0xc0000002
    9d0c:	00000961 	andeq	r0, r0, r1, ror #18
    9d10:	000c0402 	andeq	r0, ip, r2, lsl #8
    9d14:	0054e62a 	subseq	lr, r4, sl, lsr #12
    9d18:	12b20b00 	adcsne	r0, r2, #0, 22
    9d1c:	00096113 	andeq	r6, r9, r3, lsl r1
    9d20:	0b010200 	bleq	4a528 <__ram_ret_data_start+0x46c98>
    9d24:	81d92a00 	bicshi	r2, r9, r0, lsl #20
    9d28:	b30b0000 	movwlt	r0, #45056	; 0xb000
    9d2c:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9d30:	01020000 	mrseq	r0, (UNDEF: 2)
    9d34:	102a000a 	eorne	r0, sl, sl
    9d38:	0b00009a 	bleq	9fa8 <__ram_ret_data_start+0x6718>
    9d3c:	611312b4 			; <UNDEFINED> instruction: 0x611312b4
    9d40:	02000009 	andeq	r0, r0, #9
    9d44:	2a000901 	bcs	c150 <__ram_ret_data_start+0x88c0>
    9d48:	00009004 	andeq	r9, r0, r4
    9d4c:	1312b50b 	tstne	r2, #46137344	; 0x2c00000
    9d50:	00000961 	andeq	r0, r0, r1, ror #18
    9d54:	00080102 	andeq	r0, r8, r2, lsl #2
    9d58:	0025722a 	eoreq	r7, r5, sl, lsr #4
    9d5c:	12b60b00 	adcsne	r0, r6, #0, 22
    9d60:	00096113 	andeq	r6, r9, r3, lsl r1
    9d64:	07010200 	streq	r0, [r1, -r0, lsl #4]
    9d68:	96a82a00 	strtls	r2, [r8], r0, lsl #20
    9d6c:	b70b0000 	strlt	r0, [fp, -r0]
    9d70:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9d74:	01020000 	mrseq	r0, (UNDEF: 2)
    9d78:	b72a0006 	strlt	r0, [sl, -r6]!
    9d7c:	0b00000f 	bleq	9dc0 <__ram_ret_data_start+0x6530>
    9d80:	550e12b8 	strpl	r1, [lr, #-696]	; 0xfffffd48
    9d84:	02000009 	andeq	r0, r0, #9
    9d88:	2a000303 	bcs	a99c <__ram_ret_data_start+0x710c>
    9d8c:	0000963d 	andeq	r9, r0, sp, lsr r6
    9d90:	1312b90b 	tstne	r2, #180224	; 0x2c000
    9d94:	00000961 	andeq	r0, r0, r1, ror #18
    9d98:	00020102 	andeq	r0, r2, r2, lsl #2
    9d9c:	009d492a 	addseq	r4, sp, sl, lsr #18
    9da0:	12ba0b00 	adcsne	r0, sl, #0, 22
    9da4:	00096113 	andeq	r6, r9, r3, lsl r1
    9da8:	01010200 	mrseq	r0, R9_usr
    9dac:	2b8d2a00 	blcs	fe3545b4 <__data_end_ram_ret__+0xde2645b4>
    9db0:	bb0b0000 	bllt	2c9db8 <__ram_ret_data_start+0x2c6528>
    9db4:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9db8:	01020000 	mrseq	r0, (UNDEF: 2)
    9dbc:	06000000 	streq	r0, [r0], -r0
    9dc0:	000041d8 	ldrdeq	r4, [r0], -r8
    9dc4:	0312bc0b 	tsteq	r2, #2816	; 0xb00
    9dc8:	000072de 	ldrdeq	r7, [r0], -lr
    9dcc:	be0b021b 	mcrlt	2, 0, r0, cr11, cr11, {0}
    9dd0:	74000912 	strvc	r0, [r0], #-2322	; 0xfffff6ee
    9dd4:	5a2b0000 	bpl	ac9ddc <__ram_ret_data_start+0xac654c>
    9dd8:	0b004d49 	bleq	1d304 <__ram_ret_data_start+0x19a74>
    9ddc:	611312c0 	tstvs	r3, r0, asr #5
    9de0:	02000009 	andeq	r0, r0, #9
    9de4:	2b000c04 	blcs	cdfc <__ram_ret_data_start+0x956c>
    9de8:	004d4950 	subeq	r4, sp, r0, asr r9
    9dec:	1312c10b 	tstne	r2, #-1073741822	; 0xc0000002
    9df0:	00000961 	andeq	r0, r0, r1, ror #18
    9df4:	00080402 	andeq	r0, r8, r2, lsl #8
    9df8:	43495a2b 	movtmi	r5, #39467	; 0x9a2b
    9dfc:	12c20b00 	sbcne	r0, r2, #0, 22
    9e00:	00096113 	andeq	r6, r9, r3, lsl r1
    9e04:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
    9e08:	49502b00 	ldmdbmi	r0, {r8, r9, fp, sp}^
    9e0c:	c30b0043 	movwgt	r0, #45123	; 0xb043
    9e10:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9e14:	04020000 	streq	r0, [r2], #-0
    9e18:	06000000 	streq	r0, [r0], -r0
    9e1c:	00008029 	andeq	r8, r0, r9, lsr #32
    9e20:	0312c40b 	tsteq	r2, #184549376	; 0xb000000
    9e24:	000073b1 			; <UNDEFINED> instruction: 0x000073b1
    9e28:	c60b021b 			; <UNDEFINED> instruction: 0xc60b021b
    9e2c:	745c0912 	ldrbvc	r0, [ip], #-2322	; 0xfffff6ee
    9e30:	332a0000 			; <UNDEFINED> instruction: 0x332a0000
    9e34:	0b000021 	bleq	9ec0 <__ram_ret_data_start+0x6630>
    9e38:	611312c8 	tstvs	r3, r8, asr #5
    9e3c:	02000009 	andeq	r0, r0, #9
    9e40:	2a000c04 	bcs	ce58 <__ram_ret_data_start+0x95c8>
    9e44:	00009ed8 	ldrdeq	r9, [r0], -r8
    9e48:	1312c90b 	tstne	r2, #180224	; 0x2c000
    9e4c:	00000961 	andeq	r0, r0, r1, ror #18
    9e50:	000a0202 	andeq	r0, sl, r2, lsl #4
    9e54:	00507c2a 	subseq	r7, r0, sl, lsr #24
    9e58:	12ca0b00 	sbcne	r0, sl, #0, 22
    9e5c:	00096113 	andeq	r6, r9, r3, lsl r1
    9e60:	08020200 	stmdaeq	r2, {r9}
    9e64:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    9e68:	cb0b0000 	blgt	2c9e70 <__ram_ret_data_start+0x2c65e0>
    9e6c:	09550e12 	ldmdbeq	r5, {r1, r4, r9, sl, fp}^
    9e70:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    9e74:	06000000 	streq	r0, [r0], -r0
    9e78:	00002fe9 	andeq	r2, r0, r9, ror #31
    9e7c:	0312cc0b 	tsteq	r2, #2816	; 0xb00
    9e80:	0000740d 	andeq	r7, r0, sp, lsl #8
    9e84:	ce0b021b 	mcrgt	2, 0, r0, cr11, cr11, {0}
    9e88:	74b80912 	ldrtvc	r0, [r8], #2322	; 0x912
    9e8c:	3a2a0000 	bcc	a89e94 <__ram_ret_data_start+0xa86604>
    9e90:	0b000021 	bleq	9f1c <__ram_ret_data_start+0x668c>
    9e94:	611312d0 			; <UNDEFINED> instruction: 0x611312d0
    9e98:	02000009 	andeq	r0, r0, #9
    9e9c:	2a000c04 	bcs	ceb4 <__ram_ret_data_start+0x9624>
    9ea0:	00009edf 	ldrdeq	r9, [r0], -pc	; <UNPREDICTABLE>
    9ea4:	1312d10b 	tstne	r2, #-1073741822	; 0xc0000002
    9ea8:	00000961 	andeq	r0, r0, r1, ror #18
    9eac:	000a0202 	andeq	r0, sl, r2, lsl #4
    9eb0:	0050822a 	subseq	r8, r0, sl, lsr #4
    9eb4:	12d20b00 	sbcsne	r0, r2, #0, 22
    9eb8:	00096113 	andeq	r6, r9, r3, lsl r1
    9ebc:	08020200 	stmdaeq	r2, {r9}
    9ec0:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    9ec4:	d30b0000 	movwle	r0, #45056	; 0xb000
    9ec8:	09550e12 	ldmdbeq	r5, {r1, r4, r9, sl, fp}^
    9ecc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    9ed0:	06000000 	streq	r0, [r0], -r0
    9ed4:	000097c7 	andeq	r9, r0, r7, asr #15
    9ed8:	0312d40b 	tsteq	r2, #184549376	; 0xb000000
    9edc:	00007469 	andeq	r7, r0, r9, ror #8
    9ee0:	d60b021b 			; <UNDEFINED> instruction: 0xd60b021b
    9ee4:	75140912 	ldrvc	r0, [r4, #-2322]	; 0xfffff6ee
    9ee8:	412a0000 			; <UNDEFINED> instruction: 0x412a0000
    9eec:	0b000021 	bleq	9f78 <__ram_ret_data_start+0x66e8>
    9ef0:	611312d8 			; <UNDEFINED> instruction: 0x611312d8
    9ef4:	02000009 	andeq	r0, r0, #9
    9ef8:	2a000c04 	bcs	cf10 <__ram_ret_data_start+0x9680>
    9efc:	00009ee6 	andeq	r9, r0, r6, ror #29
    9f00:	1312d90b 	tstne	r2, #180224	; 0x2c000
    9f04:	00000961 	andeq	r0, r0, r1, ror #18
    9f08:	000a0202 	andeq	r0, sl, r2, lsl #4
    9f0c:	0050882a 	subseq	r8, r0, sl, lsr #16
    9f10:	12da0b00 	sbcsne	r0, sl, #0, 22
    9f14:	00096113 	andeq	r6, r9, r3, lsl r1
    9f18:	08020200 	stmdaeq	r2, {r9}
    9f1c:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    9f20:	db0b0000 	blle	2c9f28 <__ram_ret_data_start+0x2c6698>
    9f24:	09550e12 	ldmdbeq	r5, {r1, r4, r9, sl, fp}^
    9f28:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    9f2c:	06000000 	streq	r0, [r0], -r0
    9f30:	00006745 	andeq	r6, r0, r5, asr #14
    9f34:	0312dc0b 	tsteq	r2, #2816	; 0xb00
    9f38:	000074c5 	andeq	r7, r0, r5, asr #9
    9f3c:	de0b021b 	mcrle	2, 0, r0, cr11, cr11, {0}
    9f40:	763c0912 			; <UNDEFINED> instruction: 0x763c0912
    9f44:	f32a0000 	vhadd.u32	d0, d10, d0
    9f48:	0b00007f 	bleq	a14c <__ram_ret_data_start+0x68bc>
    9f4c:	611312e0 	tstvs	r3, r0, ror #5
    9f50:	02000009 	andeq	r0, r0, #9
    9f54:	2a000f01 	bcs	db60 <__ram_ret_data_start+0xa2d0>
    9f58:	00007ff9 	strdeq	r7, [r0], -r9
    9f5c:	1312e10b 	tstne	r2, #-1073741822	; 0xc0000002
    9f60:	00000961 	andeq	r0, r0, r1, ror #18
    9f64:	000e0102 	andeq	r0, lr, r2, lsl #2
    9f68:	007fff2a 	rsbseq	pc, pc, sl, lsr #30
    9f6c:	12e20b00 	rscne	r0, r2, #0, 22
    9f70:	00096113 	andeq	r6, r9, r3, lsl r1
    9f74:	0d010200 	sfmeq	f0, 4, [r1, #-0]
    9f78:	05522a00 	ldrbeq	r2, [r2, #-2560]	; 0xfffff600
    9f7c:	e30b0000 	movw	r0, #45056	; 0xb000
    9f80:	09550e12 	ldmdbeq	r5, {r1, r4, r9, sl, fp}^
    9f84:	01020000 	mrseq	r0, (UNDEF: 2)
    9f88:	5d2a000c 	stcpl	0, cr0, [sl, #-48]!	; 0xffffffd0
    9f8c:	0b000081 	bleq	a198 <__ram_ret_data_start+0x6908>
    9f90:	611312e4 	tstvs	r3, r4, ror #5
    9f94:	02000009 	andeq	r0, r0, #9
    9f98:	2a000b01 	bcs	cba4 <__ram_ret_data_start+0x9314>
    9f9c:	00007f76 	andeq	r7, r0, r6, ror pc
    9fa0:	1312e50b 	tstne	r2, #46137344	; 0x2c00000
    9fa4:	00000961 	andeq	r0, r0, r1, ror #18
    9fa8:	000a0102 	andeq	r0, sl, r2, lsl #2
    9fac:	004cd32a 	subeq	sp, ip, sl, lsr #6
    9fb0:	12e60b00 	rscne	r0, r6, #0, 22
    9fb4:	00096113 	andeq	r6, r9, r3, lsl r1
    9fb8:	09010200 	stmdbeq	r1, {r9}
    9fbc:	8a492a00 	bhi	12547c4 <__ram_ret_data_start+0x1250f34>
    9fc0:	e70b0000 	str	r0, [fp, -r0]
    9fc4:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    9fc8:	01020000 	mrseq	r0, (UNDEF: 2)
    9fcc:	632a0008 			; <UNDEFINED> instruction: 0x632a0008
    9fd0:	0b000081 	bleq	a1dc <__ram_ret_data_start+0x694c>
    9fd4:	611312e8 	tstvs	r3, r8, ror #5
    9fd8:	02000009 	andeq	r0, r0, #9
    9fdc:	2a000701 	bcs	bbe8 <__ram_ret_data_start+0x8358>
    9fe0:	00007f7c 	andeq	r7, r0, ip, ror pc
    9fe4:	1312e90b 	tstne	r2, #180224	; 0x2c000
    9fe8:	00000961 	andeq	r0, r0, r1, ror #18
    9fec:	00060102 	andeq	r0, r6, r2, lsl #2
    9ff0:	0081ba2a 	addeq	fp, r1, sl, lsr #20
    9ff4:	12ea0b00 	rscne	r0, sl, #0, 22
    9ff8:	00096113 	andeq	r6, r9, r3, lsl r1
    9ffc:	05010200 	streq	r0, [r1, #-512]	; 0xfffffe00
    a000:	8a4e2a00 	bhi	1394808 <__ram_ret_data_start+0x1390f78>
    a004:	eb0b0000 	bl	2ca00c <__ram_ret_data_start+0x2c677c>
    a008:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    a00c:	01020000 	mrseq	r0, (UNDEF: 2)
    a010:	692a0004 	stmdbvs	sl!, {r2}
    a014:	0b000081 	bleq	a220 <__ram_ret_data_start+0x6990>
    a018:	611312ec 	tstvs	r3, ip, ror #5
    a01c:	02000009 	andeq	r0, r0, #9
    a020:	2a000301 	bcs	ac2c <__ram_ret_data_start+0x739c>
    a024:	00007f82 	andeq	r7, r0, r2, lsl #31
    a028:	1312ed0b 	tstne	r2, #704	; 0x2c0
    a02c:	00000961 	andeq	r0, r0, r1, ror #18
    a030:	00020102 	andeq	r0, r2, r2, lsl #2
    a034:	0081bf2a 	addeq	fp, r1, sl, lsr #30
    a038:	12ee0b00 	rscne	r0, lr, #0, 22
    a03c:	00096113 	andeq	r6, r9, r3, lsl r1
    a040:	01010200 	mrseq	r0, R9_usr
    a044:	8a532a00 	bhi	14d484c <__ram_ret_data_start+0x14d0fbc>
    a048:	ef0b0000 	svc	0x000b0000
    a04c:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    a050:	01020000 	mrseq	r0, (UNDEF: 2)
    a054:	06000000 	streq	r0, [r0], -r0
    a058:	00006242 	andeq	r6, r0, r2, asr #4
    a05c:	0312f00b 	tsteq	r2, #11	; <UNPREDICTABLE>
    a060:	00007521 	andeq	r7, r0, r1, lsr #10
    a064:	f20b021b 	vqsub.s8	d0, d11, d11
    a068:	770f0912 	smladvc	pc, r2, r9, r0	; <UNPREDICTABLE>
    a06c:	612a0000 			; <UNDEFINED> instruction: 0x612a0000
    a070:	0b0000aa 	bleq	a320 <__ram_ret_data_start+0x6a90>
    a074:	611312f4 			; <UNDEFINED> instruction: 0x611312f4
    a078:	02000009 	andeq	r0, r0, #9
    a07c:	2a000e02 	bcs	d88c <__ram_ret_data_start+0x9ffc>
    a080:	00006e51 	andeq	r6, r0, r1, asr lr
    a084:	1312f50b 	tstne	r2, #46137344	; 0x2c00000	; <UNPREDICTABLE>
    a088:	00000961 	andeq	r0, r0, r1, ror #18
    a08c:	000b0302 	andeq	r0, fp, r2, lsl #6
    a090:	007ebb2a 	rsbseq	fp, lr, sl, lsr #22
    a094:	12f60b00 	rscsne	r0, r6, #0, 22
    a098:	00096113 	andeq	r6, r9, r3, lsl r1
    a09c:	0a010200 	beq	4a8a4 <__ram_ret_data_start+0x47014>
    a0a0:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    a0a4:	f70b0000 			; <UNDEFINED> instruction: 0xf70b0000
    a0a8:	09550e12 	ldmdbeq	r5, {r1, r4, r9, sl, fp}^
    a0ac:	02020000 	andeq	r0, r2, #0
    a0b0:	d92a0008 	stmdble	sl!, {r3}
    a0b4:	0b000099 	bleq	a320 <__ram_ret_data_start+0x6a90>
    a0b8:	611312f8 			; <UNDEFINED> instruction: 0x611312f8
    a0bc:	02000009 	andeq	r0, r0, #9
    a0c0:	2a000701 	bcs	bccc <__ram_ret_data_start+0x843c>
    a0c4:	00007499 	muleq	r0, r9, r4
    a0c8:	1312f90b 	tstne	r2, #180224	; 0x2c000	; <UNPREDICTABLE>
    a0cc:	00000961 	andeq	r0, r0, r1, ror #18
    a0d0:	00060102 	andeq	r0, r6, r2, lsl #2
    a0d4:	000fb72a 	andeq	fp, pc, sl, lsr #14
    a0d8:	12fa0b00 	rscsne	r0, sl, #0, 22
    a0dc:	0009550e 	andeq	r5, r9, lr, lsl #10
    a0e0:	04020200 	streq	r0, [r2], #-512	; 0xfffffe00
    a0e4:	703e2a00 	eorsvc	r2, lr, r0, lsl #20
    a0e8:	fb0b0000 	blx	2ca0f2 <__ram_ret_data_start+0x2c6862>
    a0ec:	09611312 	stmdbeq	r1!, {r1, r4, r8, r9, ip}^
    a0f0:	01020000 	mrseq	r0, (UNDEF: 2)
    a0f4:	ff2a0003 			; <UNDEFINED> instruction: 0xff2a0003
    a0f8:	0b000054 	bleq	a250 <__ram_ret_data_start+0x69c0>
    a0fc:	611312fc 			; <UNDEFINED> instruction: 0x611312fc
    a100:	02000009 	andeq	r0, r0, #9
    a104:	2a000201 	bcs	a910 <__ram_ret_data_start+0x7080>
    a108:	000031bf 			; <UNDEFINED> instruction: 0x000031bf
    a10c:	1312fd0b 	tstne	r2, #704	; 0x2c0	; <UNPREDICTABLE>
    a110:	00000961 	andeq	r0, r0, r1, ror #18
    a114:	00010102 	andeq	r0, r1, r2, lsl #2
    a118:	00a6f12a 	adceq	pc, r6, sl, lsr #2
    a11c:	12fe0b00 	rscsne	r0, lr, #0, 22
    a120:	00096113 	andeq	r6, r9, r3, lsl r1
    a124:	00010200 	andeq	r0, r1, r0, lsl #4
    a128:	d6060000 	strle	r0, [r6], -r0
    a12c:	0b000074 	bleq	a304 <__ram_ret_data_start+0x6a74>
    a130:	490312ff 	stmdbmi	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip}
    a134:	1b000076 	blne	a314 <__ram_ret_data_start+0x6a84>
    a138:	13010b02 	movwne	r0, #6914	; 0x1b02
    a13c:	00777c09 	rsbseq	r7, r7, r9, lsl #24
    a140:	187c2a00 	ldmdane	ip!, {r9, fp, sp}^
    a144:	030b0000 	movweq	r0, #45056	; 0xb000
    a148:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a14c:	04020000 	streq	r0, [r2], #-0
    a150:	5c2a000c 	stcpl	0, cr0, [sl], #-48	; 0xffffffd0
    a154:	0b000005 	bleq	a170 <__ram_ret_data_start+0x68e0>
    a158:	550e1304 	strpl	r1, [lr, #-772]	; 0xfffffcfc
    a15c:	02000009 	andeq	r0, r0, #9
    a160:	2a000a02 	bcs	c970 <__ram_ret_data_start+0x90e0>
    a164:	00002033 	andeq	r2, r0, r3, lsr r0
    a168:	1313050b 	tstne	r3, #46137344	; 0x2c00000
    a16c:	00000961 	andeq	r0, r0, r1, ror #18
    a170:	00090102 	andeq	r0, r9, r2, lsl #2
    a174:	0069032a 	rsbeq	r0, r9, sl, lsr #6
    a178:	13060b00 	movwne	r0, #27392	; 0x6b00
    a17c:	00096113 	andeq	r6, r9, r3, lsl r1
    a180:	08010200 	stmdaeq	r1, {r9}
    a184:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    a188:	070b0000 	streq	r0, [fp, -r0]
    a18c:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a190:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    a194:	06000000 	streq	r0, [r0], -r0
    a198:	00004904 	andeq	r4, r0, r4, lsl #18
    a19c:	0313080b 	tsteq	r3, #720896	; 0xb0000
    a1a0:	0000771c 	andeq	r7, r0, ip, lsl r7
    a1a4:	0a0b021b 	beq	2caa18 <__ram_ret_data_start+0x2c7188>
    a1a8:	784f0913 	stmdavc	pc, {r0, r1, r4, r8, fp}^	; <UNPREDICTABLE>
    a1ac:	812a0000 			; <UNDEFINED> instruction: 0x812a0000
    a1b0:	0b0000aa 	bleq	a460 <__ram_ret_data_start+0x6bd0>
    a1b4:	6113130c 	tstvs	r3, ip, lsl #6
    a1b8:	02000009 	andeq	r0, r0, #9
    a1bc:	2a000e02 	bcs	d9cc <__ram_ret_data_start+0xa13c>
    a1c0:	00006e59 	andeq	r6, r0, r9, asr lr
    a1c4:	13130d0b 	tstne	r3, #704	; 0x2c0
    a1c8:	00000961 	andeq	r0, r0, r1, ror #18
    a1cc:	000b0302 	andeq	r0, fp, r2, lsl #6
    a1d0:	007ec12a 	rsbseq	ip, lr, sl, lsr #2
    a1d4:	130e0b00 	movwne	r0, #60160	; 0xeb00
    a1d8:	00096113 	andeq	r6, r9, r3, lsl r1
    a1dc:	0a010200 	beq	4a9e4 <__ram_ret_data_start+0x47154>
    a1e0:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    a1e4:	0f0b0000 	svceq	0x000b0000
    a1e8:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a1ec:	02020000 	andeq	r0, r2, #0
    a1f0:	f62a0008 			; <UNDEFINED> instruction: 0xf62a0008
    a1f4:	0b000099 	bleq	a460 <__ram_ret_data_start+0x6bd0>
    a1f8:	61131310 	tstvs	r3, r0, lsl r3
    a1fc:	02000009 	andeq	r0, r0, #9
    a200:	2a000701 	bcs	be0c <__ram_ret_data_start+0x857c>
    a204:	000074b0 			; <UNDEFINED> instruction: 0x000074b0
    a208:	1313110b 	tstne	r3, #-1073741822	; 0xc0000002
    a20c:	00000961 	andeq	r0, r0, r1, ror #18
    a210:	00060102 	andeq	r0, r6, r2, lsl #2
    a214:	000fb72a 	andeq	fp, pc, sl, lsr #14
    a218:	13120b00 	tstne	r2, #0, 22
    a21c:	0009550e 	andeq	r5, r9, lr, lsl #10
    a220:	04020200 	streq	r0, [r2], #-512	; 0xfffffe00
    a224:	70592a00 	subsvc	r2, r9, r0, lsl #20
    a228:	130b0000 	movwne	r0, #45056	; 0xb000
    a22c:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a230:	01020000 	mrseq	r0, (UNDEF: 2)
    a234:	052a0003 	streq	r0, [sl, #-3]!
    a238:	0b000055 	bleq	a394 <__ram_ret_data_start+0x6b04>
    a23c:	61131314 	tstvs	r3, r4, lsl r3
    a240:	02000009 	andeq	r0, r0, #9
    a244:	2a000201 	bcs	aa50 <__ram_ret_data_start+0x71c0>
    a248:	00002148 	andeq	r2, r0, r8, asr #2
    a24c:	1313150b 	tstne	r3, #46137344	; 0x2c00000
    a250:	00000961 	andeq	r0, r0, r1, ror #18
    a254:	00010102 	andeq	r0, r1, r2, lsl #2
    a258:	004b262a 	subeq	r2, fp, sl, lsr #12
    a25c:	13160b00 	tstne	r6, #0, 22
    a260:	00096113 	andeq	r6, r9, r3, lsl r1
    a264:	00010200 	andeq	r0, r1, r0, lsl #4
    a268:	27060000 	strcs	r0, [r6, -r0]
    a26c:	0b000067 	bleq	a410 <__ram_ret_data_start+0x6b80>
    a270:	89031317 	stmdbhi	r3, {r0, r1, r2, r4, r8, r9, ip}
    a274:	1b000077 	blne	a458 <__ram_ret_data_start+0x6bc8>
    a278:	13190b02 	tstne	r9, #2048	; 0x800
    a27c:	0078bc09 	rsbseq	fp, r8, r9, lsl #24
    a280:	188a2a00 	stmne	sl, {r9, fp, sp}
    a284:	1b0b0000 	blne	2ca28c <__ram_ret_data_start+0x2c69fc>
    a288:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a28c:	04020000 	streq	r0, [r2], #-0
    a290:	5c2a000c 	stcpl	0, cr0, [sl], #-48	; 0xffffffd0
    a294:	0b000005 	bleq	a2b0 <__ram_ret_data_start+0x6a20>
    a298:	550e131c 	strpl	r1, [lr, #-796]	; 0xfffffce4
    a29c:	02000009 	andeq	r0, r0, #9
    a2a0:	2a000a02 	bcs	cab0 <__ram_ret_data_start+0x9220>
    a2a4:	00002041 	andeq	r2, r0, r1, asr #32
    a2a8:	13131d0b 	tstne	r3, #704	; 0x2c0
    a2ac:	00000961 	andeq	r0, r0, r1, ror #18
    a2b0:	00090102 	andeq	r0, r9, r2, lsl #2
    a2b4:	00690a2a 	rsbeq	r0, r9, sl, lsr #20
    a2b8:	131e0b00 	tstne	lr, #0, 22
    a2bc:	00096113 	andeq	r6, r9, r3, lsl r1
    a2c0:	08010200 	stmdaeq	r1, {r9}
    a2c4:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    a2c8:	1f0b0000 	svcne	0x000b0000
    a2cc:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a2d0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    a2d4:	06000000 	streq	r0, [r0], -r0
    a2d8:	00009c4f 	andeq	r9, r0, pc, asr #24
    a2dc:	0313200b 	tsteq	r3, #11
    a2e0:	0000785c 	andeq	r7, r0, ip, asr r8
    a2e4:	220b021b 	andcs	r0, fp, #-1342177279	; 0xb0000001
    a2e8:	798f0913 	stmibvc	pc, {r0, r1, r4, r8, fp}	; <UNPREDICTABLE>
    a2ec:	0f2a0000 	svceq	0x002a0000
    a2f0:	0b0000ab 	bleq	a5a4 <__ram_ret_data_start+0x6d14>
    a2f4:	61131324 	tstvs	r3, r4, lsr #6
    a2f8:	02000009 	andeq	r0, r0, #9
    a2fc:	2a000e02 	bcs	db0c <__ram_ret_data_start+0xa27c>
    a300:	00006ee0 	andeq	r6, r0, r0, ror #29
    a304:	1313250b 	tstne	r3, #46137344	; 0x2c00000
    a308:	00000961 	andeq	r0, r0, r1, ror #18
    a30c:	000b0302 	andeq	r0, fp, r2, lsl #6
    a310:	007f432a 	rsbseq	r4, pc, sl, lsr #6
    a314:	13260b00 			; <UNDEFINED> instruction: 0x13260b00
    a318:	00096113 	andeq	r6, r9, r3, lsl r1
    a31c:	0a010200 	beq	4ab24 <__ram_ret_data_start+0x47294>
    a320:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    a324:	270b0000 	strcs	r0, [fp, -r0]
    a328:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a32c:	02020000 	andeq	r0, r2, #0
    a330:	572a0008 	strpl	r0, [sl, -r8]!
    a334:	0b00009a 	bleq	a5a4 <__ram_ret_data_start+0x6d14>
    a338:	61131328 	tstvs	r3, r8, lsr #6
    a33c:	02000009 	andeq	r0, r0, #9
    a340:	2a000701 	bcs	bf4c <__ram_ret_data_start+0x86bc>
    a344:	000074f5 	strdeq	r7, [r0], -r5
    a348:	1313290b 	tstne	r3, #180224	; 0x2c000
    a34c:	00000961 	andeq	r0, r0, r1, ror #18
    a350:	00060102 	andeq	r0, r6, r2, lsl #2
    a354:	000fb72a 	andeq	fp, pc, sl, lsr #14
    a358:	132a0b00 			; <UNDEFINED> instruction: 0x132a0b00
    a35c:	0009550e 	andeq	r5, r9, lr, lsl #10
    a360:	04020200 	streq	r0, [r2], #-512	; 0xfffffe00
    a364:	71762a00 	cmnvc	r6, r0, lsl #20
    a368:	2b0b0000 	blcs	2ca370 <__ram_ret_data_start+0x2c6ae0>
    a36c:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a370:	01020000 	mrseq	r0, (UNDEF: 2)
    a374:	7c2a0003 	stcvc	0, cr0, [sl], #-12
    a378:	0b000055 	bleq	a4d4 <__ram_ret_data_start+0x6c44>
    a37c:	6113132c 	tstvs	r3, ip, lsr #6
    a380:	02000009 	andeq	r0, r0, #9
    a384:	2a000201 	bcs	ab90 <__ram_ret_data_start+0x7300>
    a388:	000032ab 	andeq	r3, r0, fp, lsr #5
    a38c:	13132d0b 	tstne	r3, #704	; 0x2c0
    a390:	00000961 	andeq	r0, r0, r1, ror #18
    a394:	00010102 	andeq	r0, r1, r2, lsl #2
    a398:	00a74d2a 	adceq	r4, r7, sl, lsr #26
    a39c:	132e0b00 			; <UNDEFINED> instruction: 0x132e0b00
    a3a0:	00096113 	andeq	r6, r9, r3, lsl r1
    a3a4:	00010200 	andeq	r0, r1, r0, lsl #4
    a3a8:	97060000 	strls	r0, [r6, -r0]
    a3ac:	0b000053 	bleq	a500 <__ram_ret_data_start+0x6c70>
    a3b0:	c903132f 	stmdbgt	r3, {r0, r1, r2, r3, r5, r8, r9, ip}
    a3b4:	1b000078 	blne	a59c <__ram_ret_data_start+0x6d0c>
    a3b8:	13310b02 	teqne	r1, #2048	; 0x800
    a3bc:	0079fc09 	rsbseq	pc, r9, r9, lsl #24
    a3c0:	18fc2a00 	ldmne	ip!, {r9, fp, sp}^
    a3c4:	330b0000 	movwcc	r0, #45056	; 0xb000
    a3c8:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a3cc:	04020000 	streq	r0, [r2], #-0
    a3d0:	5c2a000c 	stcpl	0, cr0, [sl], #-48	; 0xffffffd0
    a3d4:	0b000005 	bleq	a3f0 <__ram_ret_data_start+0x6b60>
    a3d8:	550e1334 	strpl	r1, [lr, #-820]	; 0xfffffccc
    a3dc:	02000009 	andeq	r0, r0, #9
    a3e0:	2a000a02 	bcs	cbf0 <__ram_ret_data_start+0x9360>
    a3e4:	00005be8 	andeq	r5, r0, r8, ror #23
    a3e8:	1313350b 	tstne	r3, #46137344	; 0x2c00000
    a3ec:	00000961 	andeq	r0, r0, r1, ror #18
    a3f0:	00090102 	andeq	r0, r9, r2, lsl #2
    a3f4:	00697c2a 	rsbeq	r7, r9, sl, lsr #24
    a3f8:	13360b00 	teqne	r6, #0, 22
    a3fc:	00096113 	andeq	r6, r9, r3, lsl r1
    a400:	08010200 	stmdaeq	r1, {r9}
    a404:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    a408:	370b0000 	strcc	r0, [fp, -r0]
    a40c:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a410:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    a414:	06000000 	streq	r0, [r0], -r0
    a418:	00002872 	andeq	r2, r0, r2, ror r8
    a41c:	0313380b 	tsteq	r3, #720896	; 0xb0000
    a420:	0000799c 	muleq	r0, ip, r9
    a424:	3a0b021b 	bcc	2cac98 <__ram_ret_data_start+0x2c7408>
    a428:	7acf0913 	bvc	ff3cc87c <__data_end_ram_ret__+0xdf2dc87c>
    a42c:	172a0000 	strne	r0, [sl, -r0]!
    a430:	0b0000ab 	bleq	a6e4 <__ram_ret_data_start+0x6e54>
    a434:	6113133c 	tstvs	r3, ip, lsr r3
    a438:	02000009 	andeq	r0, r0, #9
    a43c:	2a000e02 	bcs	dc4c <__ram_ret_data_start+0xa3bc>
    a440:	00006ee8 	andeq	r6, r0, r8, ror #29
    a444:	13133d0b 	tstne	r3, #704	; 0x2c0
    a448:	00000961 	andeq	r0, r0, r1, ror #18
    a44c:	000b0302 	andeq	r0, fp, r2, lsl #6
    a450:	007f492a 	rsbseq	r4, pc, sl, lsr #18
    a454:	133e0b00 	teqne	lr, #0, 22
    a458:	00096113 	andeq	r6, r9, r3, lsl r1
    a45c:	0a010200 	beq	4ac64 <__ram_ret_data_start+0x473d4>
    a460:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    a464:	3f0b0000 	svccc	0x000b0000
    a468:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a46c:	02020000 	andeq	r0, r2, #0
    a470:	5d2a0008 	stcpl	0, cr0, [sl, #-32]!	; 0xffffffe0
    a474:	0b00002c 	bleq	a52c <__ram_ret_data_start+0x6c9c>
    a478:	61131340 	tstvs	r3, r0, asr #6
    a47c:	02000009 	andeq	r0, r0, #9
    a480:	2a000701 	bcs	c08c <__ram_ret_data_start+0x87fc>
    a484:	000074fd 	strdeq	r7, [r0], -sp
    a488:	1313410b 	tstne	r3, #-1073741822	; 0xc0000002
    a48c:	00000961 	andeq	r0, r0, r1, ror #18
    a490:	00060102 	andeq	r0, r6, r2, lsl #2
    a494:	000fb72a 	andeq	fp, pc, sl, lsr #14
    a498:	13420b00 	movtne	r0, #11008	; 0x2b00
    a49c:	0009550e 	andeq	r5, r9, lr, lsl #10
    a4a0:	04020200 	streq	r0, [r2], #-512	; 0xfffffe00
    a4a4:	717c2a00 	cmnvc	ip, r0, lsl #20
    a4a8:	430b0000 	movwmi	r0, #45056	; 0xb000
    a4ac:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a4b0:	01020000 	mrseq	r0, (UNDEF: 2)
    a4b4:	872a0003 	strhi	r0, [sl, -r3]!
    a4b8:	0b000055 	bleq	a614 <__ram_ret_data_start+0x6d84>
    a4bc:	61131344 	tstvs	r3, r4, asr #6
    a4c0:	02000009 	andeq	r0, r0, #9
    a4c4:	2a000201 	bcs	acd0 <__ram_ret_data_start+0x7440>
    a4c8:	000032b1 			; <UNDEFINED> instruction: 0x000032b1
    a4cc:	1313450b 	tstne	r3, #46137344	; 0x2c00000
    a4d0:	00000961 	andeq	r0, r0, r1, ror #18
    a4d4:	00010102 	andeq	r0, r1, r2, lsl #2
    a4d8:	00a7532a 	adceq	r5, r7, sl, lsr #6
    a4dc:	13460b00 	movtne	r0, #27392	; 0x6b00
    a4e0:	00096113 	andeq	r6, r9, r3, lsl r1
    a4e4:	00010200 	andeq	r0, r1, r0, lsl #4
    a4e8:	58060000 	stmdapl	r6, {}	; <UNPREDICTABLE>
    a4ec:	0b00002b 	bleq	a5a0 <__ram_ret_data_start+0x6d10>
    a4f0:	09031347 	stmdbeq	r3, {r0, r1, r2, r6, r8, r9, ip}
    a4f4:	1b00007a 	blne	a6e4 <__ram_ret_data_start+0x6e54>
    a4f8:	13490b02 	movtne	r0, #39682	; 0x9b02
    a4fc:	007b3c09 	rsbseq	r3, fp, r9, lsl #24
    a500:	19022a00 	stmdbne	r2, {r9, fp, sp}
    a504:	4b0b0000 	blmi	2ca50c <__ram_ret_data_start+0x2c6c7c>
    a508:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a50c:	04020000 	streq	r0, [r2], #-0
    a510:	5c2a000c 	stcpl	0, cr0, [sl], #-48	; 0xffffffd0
    a514:	0b000005 	bleq	a530 <__ram_ret_data_start+0x6ca0>
    a518:	550e134c 	strpl	r1, [lr, #-844]	; 0xfffffcb4
    a51c:	02000009 	andeq	r0, r0, #9
    a520:	2a000a02 	bcs	cd30 <__ram_ret_data_start+0x94a0>
    a524:	000020f0 	strdeq	r2, [r0], -r0
    a528:	13134d0b 	tstne	r3, #704	; 0x2c0
    a52c:	00000961 	andeq	r0, r0, r1, ror #18
    a530:	00090102 	andeq	r0, r9, r2, lsl #2
    a534:	0069892a 	rsbeq	r8, r9, sl, lsr #18
    a538:	134e0b00 	movtne	r0, #60160	; 0xeb00
    a53c:	00096113 	andeq	r6, r9, r3, lsl r1
    a540:	08010200 	stmdaeq	r1, {r9}
    a544:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    a548:	4f0b0000 	svcmi	0x000b0000
    a54c:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a550:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    a554:	06000000 	streq	r0, [r0], -r0
    a558:	0000976b 	andeq	r9, r0, fp, ror #14
    a55c:	0313500b 	tsteq	r3, #11
    a560:	00007adc 	ldrdeq	r7, [r0], -ip
    a564:	520b021b 	andpl	r0, fp, #-1342177279	; 0xb0000001
    a568:	7c0f0913 			; <UNDEFINED> instruction: 0x7c0f0913
    a56c:	9a2a0000 	bls	a8a574 <__ram_ret_data_start+0xa86ce4>
    a570:	0b0000ab 	bleq	a824 <__ram_ret_data_start+0x6f94>
    a574:	61131354 	tstvs	r3, r4, asr r3
    a578:	02000009 	andeq	r0, r0, #9
    a57c:	2a000e02 	bcs	dd8c <__ram_ret_data_start+0xa4fc>
    a580:	00006fb7 			; <UNDEFINED> instruction: 0x00006fb7
    a584:	1313550b 	tstne	r3, #46137344	; 0x2c00000
    a588:	00000961 	andeq	r0, r0, r1, ror #18
    a58c:	000b0302 	andeq	r0, fp, r2, lsl #6
    a590:	007fb22a 	rsbseq	fp, pc, sl, lsr #4
    a594:	13560b00 	cmpne	r6, #0, 22
    a598:	00096113 	andeq	r6, r9, r3, lsl r1
    a59c:	0a010200 	beq	4ada4 <__ram_ret_data_start+0x47514>
    a5a0:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    a5a4:	570b0000 	strpl	r0, [fp, -r0]
    a5a8:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a5ac:	02020000 	andeq	r0, r2, #0
    a5b0:	5c2a0008 	stcpl	0, cr0, [sl], #-32	; 0xffffffe0
    a5b4:	0b00009b 	bleq	a828 <__ram_ret_data_start+0x6f98>
    a5b8:	61131358 	tstvs	r3, r8, asr r3
    a5bc:	02000009 	andeq	r0, r0, #9
    a5c0:	2a000701 	bcs	c1cc <__ram_ret_data_start+0x893c>
    a5c4:	000075b5 			; <UNDEFINED> instruction: 0x000075b5
    a5c8:	1313590b 	tstne	r3, #180224	; 0x2c000
    a5cc:	00000961 	andeq	r0, r0, r1, ror #18
    a5d0:	00060102 	andeq	r0, r6, r2, lsl #2
    a5d4:	000fb72a 	andeq	fp, pc, sl, lsr #14
    a5d8:	135a0b00 	cmpne	sl, #0, 22
    a5dc:	0009550e 	andeq	r5, r9, lr, lsl #10
    a5e0:	04020200 	streq	r0, [r2], #-512	; 0xfffffe00
    a5e4:	72452a00 	subvc	r2, r5, #0, 20
    a5e8:	5b0b0000 	blpl	2ca5f0 <__ram_ret_data_start+0x2c6d60>
    a5ec:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a5f0:	01020000 	mrseq	r0, (UNDEF: 2)
    a5f4:	f62a0003 			; <UNDEFINED> instruction: 0xf62a0003
    a5f8:	0b000055 	bleq	a754 <__ram_ret_data_start+0x6ec4>
    a5fc:	6113135c 	tstvs	r3, ip, asr r3
    a600:	02000009 	andeq	r0, r0, #9
    a604:	2a000201 	bcs	ae10 <__ram_ret_data_start+0x7580>
    a608:	00003420 	andeq	r3, r0, r0, lsr #8
    a60c:	13135d0b 	tstne	r3, #704	; 0x2c0
    a610:	00000961 	andeq	r0, r0, r1, ror #18
    a614:	00010102 	andeq	r0, r1, r2, lsl #2
    a618:	00a81e2a 	adceq	r1, r8, sl, lsr #28
    a61c:	135e0b00 	cmpne	lr, #0, 22
    a620:	00096113 	andeq	r6, r9, r3, lsl r1
    a624:	00010200 	andeq	r0, r1, r0, lsl #4
    a628:	53060000 	movwpl	r0, #24576	; 0x6000
    a62c:	0b000034 	bleq	a704 <__ram_ret_data_start+0x6e74>
    a630:	4903135f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, ip}
    a634:	1b00007b 	blne	a828 <__ram_ret_data_start+0x6f98>
    a638:	13610b02 	cmnne	r1, #2048	; 0x800
    a63c:	007c7c09 	rsbseq	r7, ip, r9, lsl #24
    a640:	19742a00 	ldmdbne	r4!, {r9, fp, sp}^
    a644:	630b0000 	movwvs	r0, #45056	; 0xb000
    a648:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a64c:	04020000 	streq	r0, [r2], #-0
    a650:	5c2a000c 	stcpl	0, cr0, [sl], #-48	; 0xffffffd0
    a654:	0b000005 	bleq	a670 <__ram_ret_data_start+0x6de0>
    a658:	550e1364 	strpl	r1, [lr, #-868]	; 0xfffffc9c
    a65c:	02000009 	andeq	r0, r0, #9
    a660:	2a000a02 	bcs	ce70 <__ram_ret_data_start+0x95e0>
    a664:	000021eb 	andeq	r2, r0, fp, ror #3
    a668:	1313650b 	tstne	r3, #46137344	; 0x2c00000
    a66c:	00000961 	andeq	r0, r0, r1, ror #18
    a670:	00090102 	andeq	r0, r9, r2, lsl #2
    a674:	006a1a2a 	rsbeq	r1, sl, sl, lsr #20
    a678:	13660b00 	cmnne	r6, #0, 22
    a67c:	00096113 	andeq	r6, r9, r3, lsl r1
    a680:	08010200 	stmdaeq	r1, {r9}
    a684:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    a688:	670b0000 	strvs	r0, [fp, -r0]
    a68c:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a690:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    a694:	06000000 	streq	r0, [r0], -r0
    a698:	0000a098 	muleq	r0, r8, r0
    a69c:	0313680b 	tsteq	r3, #720896	; 0xb0000
    a6a0:	00007c1c 	andeq	r7, r0, ip, lsl ip
    a6a4:	6a0b021b 	bvs	2caf18 <__ram_ret_data_start+0x2c7688>
    a6a8:	7d4f0913 	vstrvc.16	s1, [pc, #-38]	; a68a <__ram_ret_data_start+0x6dfa>	; <UNPREDICTABLE>
    a6ac:	a22a0000 	eorge	r0, sl, #0
    a6b0:	0b0000ab 	bleq	a964 <__ram_ret_data_start+0x70d4>
    a6b4:	6113136c 	tstvs	r3, ip, ror #6
    a6b8:	02000009 	andeq	r0, r0, #9
    a6bc:	2a000e02 	bcs	decc <__ram_ret_data_start+0xa63c>
    a6c0:	00006fbf 			; <UNDEFINED> instruction: 0x00006fbf
    a6c4:	13136d0b 	tstne	r3, #704	; 0x2c0
    a6c8:	00000961 	andeq	r0, r0, r1, ror #18
    a6cc:	000b0302 	andeq	r0, fp, r2, lsl #6
    a6d0:	007fb82a 	rsbseq	fp, pc, sl, lsr #16
    a6d4:	136e0b00 	cmnne	lr, #0, 22
    a6d8:	00096113 	andeq	r6, r9, r3, lsl r1
    a6dc:	0a010200 	beq	4aee4 <__ram_ret_data_start+0x47654>
    a6e0:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    a6e4:	6f0b0000 	svcvs	0x000b0000
    a6e8:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a6ec:	02020000 	andeq	r0, r2, #0
    a6f0:	6c2a0008 	stcvs	0, cr0, [sl], #-32	; 0xffffffe0
    a6f4:	0b00002d 	bleq	a7b0 <__ram_ret_data_start+0x6f20>
    a6f8:	61131370 	tstvs	r3, r0, ror r3
    a6fc:	02000009 	andeq	r0, r0, #9
    a700:	2a000701 	bcs	c30c <__ram_ret_data_start+0x8a7c>
    a704:	000075bd 			; <UNDEFINED> instruction: 0x000075bd
    a708:	1313710b 	tstne	r3, #-1073741822	; 0xc0000002
    a70c:	00000961 	andeq	r0, r0, r1, ror #18
    a710:	00060102 	andeq	r0, r6, r2, lsl #2
    a714:	000fb72a 	andeq	fp, pc, sl, lsr #14
    a718:	13720b00 	cmnne	r2, #0, 22
    a71c:	0009550e 	andeq	r5, r9, lr, lsl #10
    a720:	04020200 	streq	r0, [r2], #-512	; 0xfffffe00
    a724:	4e262a00 	vmulmi.f32	s4, s12, s0
    a728:	730b0000 	movwvc	r0, #45056	; 0xb000
    a72c:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a730:	01020000 	mrseq	r0, (UNDEF: 2)
    a734:	192a0003 	stmdbne	sl!, {r0, r1}
    a738:	0b000056 	bleq	a898 <__ram_ret_data_start+0x7008>
    a73c:	61131374 	tstvs	r3, r4, ror r3
    a740:	02000009 	andeq	r0, r0, #9
    a744:	2a000201 	bcs	af50 <__ram_ret_data_start+0x76c0>
    a748:	00003426 	andeq	r3, r0, r6, lsr #8
    a74c:	1313750b 	tstne	r3, #46137344	; 0x2c00000
    a750:	00000961 	andeq	r0, r0, r1, ror #18
    a754:	00010102 	andeq	r0, r1, r2, lsl #2
    a758:	00a8242a 	adceq	r2, r8, sl, lsr #8
    a75c:	13760b00 	cmnne	r6, #0, 22
    a760:	00096113 	andeq	r6, r9, r3, lsl r1
    a764:	00010200 	andeq	r0, r1, r0, lsl #4
    a768:	21060000 	mrscs	r0, (UNDEF: 6)
    a76c:	0b0000a4 	bleq	aa04 <__ram_ret_data_start+0x7174>
    a770:	89031377 	stmdbhi	r3, {r0, r1, r2, r4, r5, r6, r8, r9, ip}
    a774:	1b00007c 	blne	a96c <__ram_ret_data_start+0x70dc>
    a778:	13790b02 	cmnne	r9, #2048	; 0x800
    a77c:	007dbc09 	rsbseq	fp, sp, r9, lsl #24
    a780:	197a2a00 	ldmdbne	sl!, {r9, fp, sp}^
    a784:	7b0b0000 	blvc	2ca78c <__ram_ret_data_start+0x2c6efc>
    a788:	09611313 	stmdbeq	r1!, {r0, r1, r4, r8, r9, ip}^
    a78c:	04020000 	streq	r0, [r2], #-0
    a790:	5c2a000c 	stcpl	0, cr0, [sl], #-48	; 0xffffffd0
    a794:	0b000005 	bleq	a7b0 <__ram_ret_data_start+0x6f20>
    a798:	550e137c 	strpl	r1, [lr, #-892]	; 0xfffffc84
    a79c:	02000009 	andeq	r0, r0, #9
    a7a0:	2a000a02 	bcs	cfb0 <__ram_ret_data_start+0x9720>
    a7a4:	000021f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    a7a8:	13137d0b 	tstne	r3, #704	; 0x2c0
    a7ac:	00000961 	andeq	r0, r0, r1, ror #18
    a7b0:	00090102 	andeq	r0, r9, r2, lsl #2
    a7b4:	006a392a 	rsbeq	r3, sl, sl, lsr #18
    a7b8:	137e0b00 	cmnne	lr, #0, 22
    a7bc:	00096113 	andeq	r6, r9, r3, lsl r1
    a7c0:	08010200 	stmdaeq	r1, {r9}
    a7c4:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    a7c8:	7f0b0000 	svcvc	0x000b0000
    a7cc:	09550e13 	ldmdbeq	r5, {r0, r1, r4, r9, sl, fp}^
    a7d0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    a7d4:	06000000 	streq	r0, [r0], -r0
    a7d8:	0000762e 	andeq	r7, r0, lr, lsr #12
    a7dc:	0313800b 	tsteq	r3, #11
    a7e0:	00007d5c 	andeq	r7, r0, ip, asr sp
    a7e4:	820b021b 	andhi	r0, fp, #-1342177279	; 0xb0000001
    a7e8:	7e070913 			; <UNDEFINED> instruction: 0x7e070913
    a7ec:	302a0000 	eorcc	r0, sl, r0
    a7f0:	0b000005 	bleq	a80c <__ram_ret_data_start+0x6f7c>
    a7f4:	550e1384 	strpl	r1, [lr, #-900]	; 0xfffffc7c
    a7f8:	02000009 	andeq	r0, r0, #9
    a7fc:	2a000907 	bcs	cc20 <__ram_ret_data_start+0x9390>
    a800:	000057b3 			; <UNDEFINED> instruction: 0x000057b3
    a804:	1313850b 	tstne	r3, #46137344	; 0x2c00000
    a808:	00000961 	andeq	r0, r0, r1, ror #18
    a80c:	00080102 	andeq	r0, r8, r2, lsl #2
    a810:	0005842a 	andeq	r8, r5, sl, lsr #8
    a814:	13860b00 	orrne	r0, r6, #0, 22
    a818:	0009550e 	andeq	r5, r9, lr, lsl #10
    a81c:	00080200 	andeq	r0, r8, r0, lsl #4
    a820:	8b060000 	blhi	18a828 <__ram_ret_data_start+0x186f98>
    a824:	0b00004e 	bleq	a964 <__ram_ret_data_start+0x70d4>
    a828:	c9031387 	stmdbgt	r3, {r0, r1, r2, r7, r8, r9, ip}
    a82c:	1b00007d 	blne	aa28 <__ram_ret_data_start+0x7198>
    a830:	139b0b04 	orrsne	r0, fp, #4, 22	; 0x1000
    a834:	007e4109 	rsbseq	r4, lr, r9, lsl #2
    a838:	4e432b00 	vmlami.f64	d18, d3, d0
    a83c:	9d0b0054 	stcls	0, cr0, [fp, #-336]	; 0xfffffeb0
    a840:	09831313 	stmibeq	r3, {r0, r1, r4, r8, r9, ip}
    a844:	10040000 	andne	r0, r4, r0
    a848:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    a84c:	0b00000f 	bleq	a890 <__ram_ret_data_start+0x7000>
    a850:	770e139e 			; <UNDEFINED> instruction: 0x770e139e
    a854:	04000009 	streq	r0, [r0], #-9
    a858:	00000010 	andeq	r0, r0, r0, lsl r0
    a85c:	00a2db06 	adceq	sp, r2, r6, lsl #22
    a860:	139f0b00 	orrsne	r0, pc, #0, 22
    a864:	007e1403 	rsbseq	r1, lr, r3, lsl #8
    a868:	0b041b00 	bleq	111470 <__ram_ret_data_start+0x10dbe0>
    a86c:	7b0913a1 	blvc	24f6f8 <__ram_ret_data_start+0x24be68>
    a870:	2a00007e 	bcs	aa70 <__ram_ret_data_start+0x71e0>
    a874:	0000a46e 	andeq	sl, r0, lr, ror #8
    a878:	1313a30b 	tstne	r3, #738197504	; 0x2c000000
    a87c:	00000983 	andeq	r0, r0, r3, lsl #19
    a880:	00101004 	andseq	r1, r0, r4
    a884:	000ff92a 	andeq	pc, pc, sl, lsr #18
    a888:	13a40b00 			; <UNDEFINED> instruction: 0x13a40b00
    a88c:	0009770e 	andeq	r7, r9, lr, lsl #14
    a890:	00100400 	andseq	r0, r0, r0, lsl #8
    a894:	ad060000 	stcge	0, cr0, [r6, #-0]
    a898:	0b00004d 	bleq	a9d4 <__ram_ret_data_start+0x7144>
    a89c:	4e0313a5 	cdpmi	3, 0, cr1, cr3, cr5, {5}
    a8a0:	1b00007e 	blne	aaa0 <__ram_ret_data_start+0x7210>
    a8a4:	13a70b04 			; <UNDEFINED> instruction: 0x13a70b04
    a8a8:	007eb509 	rsbseq	fp, lr, r9, lsl #10
    a8ac:	a4732a00 	ldrbtge	r2, [r3], #-2560	; 0xfffff600
    a8b0:	a90b0000 	stmdbge	fp, {}	; <UNPREDICTABLE>
    a8b4:	09831313 	stmibeq	r3, {r0, r1, r4, r8, r9, ip}
    a8b8:	10040000 	andne	r0, r4, r0
    a8bc:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    a8c0:	0b00000f 	bleq	a904 <__ram_ret_data_start+0x7074>
    a8c4:	770e13aa 	strvc	r1, [lr, -sl, lsr #7]
    a8c8:	04000009 	streq	r0, [r0], #-9
    a8cc:	00000010 	andeq	r0, r0, r0, lsl r0
    a8d0:	002cbe06 	eoreq	fp, ip, r6, lsl #28
    a8d4:	13ab0b00 			; <UNDEFINED> instruction: 0x13ab0b00
    a8d8:	007e8803 	rsbseq	r8, lr, r3, lsl #16
    a8dc:	0b041b00 	bleq	1114e4 <__ram_ret_data_start+0x10dc54>
    a8e0:	ef0913ad 	svc	0x000913ad
    a8e4:	2a00007e 	bcs	aae4 <__ram_ret_data_start+0x7254>
    a8e8:	0000a478 	andeq	sl, r0, r8, ror r4
    a8ec:	1313af0b 	tstne	r3, #11, 30	; 0x2c
    a8f0:	00000983 	andeq	r0, r0, r3, lsl #19
    a8f4:	00101004 	andseq	r1, r0, r4
    a8f8:	000ff92a 	andeq	pc, pc, sl, lsr #18
    a8fc:	13b00b00 	movsne	r0, #0, 22
    a900:	0009770e 	andeq	r7, r9, lr, lsl #14
    a904:	00100400 	andseq	r0, r0, r0, lsl #8
    a908:	60060000 	andvs	r0, r6, r0
    a90c:	0b0000a5 	bleq	aba8 <__ram_ret_data_start+0x7318>
    a910:	c20313b1 	andgt	r1, r3, #-1006632958	; 0xc4000002
    a914:	1b00007e 	blne	ab14 <__ram_ret_data_start+0x7284>
    a918:	13b30b04 			; <UNDEFINED> instruction: 0x13b30b04
    a91c:	007f2909 	rsbseq	r2, pc, r9, lsl #18
    a920:	798d2a00 	stmibvc	sp, {r9, fp, sp}
    a924:	b50b0000 	strlt	r0, [fp, #-0]
    a928:	09831313 	stmibeq	r3, {r0, r1, r4, r8, r9, ip}
    a92c:	10040000 	andne	r0, r4, r0
    a930:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    a934:	0b00000f 	bleq	a978 <__ram_ret_data_start+0x70e8>
    a938:	770e13b6 			; <UNDEFINED> instruction: 0x770e13b6
    a93c:	04000009 	streq	r0, [r0], #-9
    a940:	00000010 	andeq	r0, r0, r0, lsl r0
    a944:	0052e406 	subseq	lr, r2, r6, lsl #8
    a948:	13b70b00 			; <UNDEFINED> instruction: 0x13b70b00
    a94c:	007efc03 	rsbseq	pc, lr, r3, lsl #24
    a950:	0b041b00 	bleq	111558 <__ram_ret_data_start+0x10dcc8>
    a954:	630913b9 	movwvs	r1, #37817	; 0x93b9
    a958:	2a00007f 	bcs	ab5c <__ram_ret_data_start+0x72cc>
    a95c:	0000799c 	muleq	r0, ip, r9
    a960:	1313bb0b 	tstne	r3, #11264	; 0x2c00
    a964:	00000983 	andeq	r0, r0, r3, lsl #19
    a968:	00101004 	andseq	r1, r0, r4
    a96c:	000ff92a 	andeq	pc, pc, sl, lsr #18
    a970:	13bc0b00 			; <UNDEFINED> instruction: 0x13bc0b00
    a974:	0009770e 	andeq	r7, r9, lr, lsl #14
    a978:	00100400 	andseq	r0, r0, r0, lsl #8
    a97c:	76060000 	strvc	r0, [r6], -r0
    a980:	0b000035 	bleq	aa5c <__ram_ret_data_start+0x71cc>
    a984:	360313bd 			; <UNDEFINED> instruction: 0x360313bd
    a988:	1b00007f 	blne	ab8c <__ram_ret_data_start+0x72fc>
    a98c:	13bf0b04 			; <UNDEFINED> instruction: 0x13bf0b04
    a990:	007f9d09 	rsbseq	r9, pc, r9, lsl #26
    a994:	44db2a00 	ldrbmi	r2, [fp], #2560	; 0xa00
    a998:	c10b0000 	mrsgt	r0, (UNDEF: 11)
    a99c:	09831313 	stmibeq	r3, {r0, r1, r4, r8, r9, ip}
    a9a0:	10040000 	andne	r0, r4, r0
    a9a4:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    a9a8:	0b00000f 	bleq	a9ec <__ram_ret_data_start+0x715c>
    a9ac:	770e13c2 	strvc	r1, [lr, -r2, asr #7]
    a9b0:	04000009 	streq	r0, [r0], #-9
    a9b4:	00000010 	andeq	r0, r0, r0, lsl r0
    a9b8:	00ac1306 	adceq	r1, ip, r6, lsl #6
    a9bc:	13c30b00 	bicne	r0, r3, #0, 22
    a9c0:	007f7003 	rsbseq	r7, pc, r3
    a9c4:	0b041b00 	bleq	1115cc <__ram_ret_data_start+0x10dd3c>
    a9c8:	d70913c5 	strle	r1, [r9, -r5, asr #7]
    a9cc:	2a00007f 	bcs	abd0 <__ram_ret_data_start+0x7340>
    a9d0:	000044ea 	andeq	r4, r0, sl, ror #9
    a9d4:	1313c70b 	tstne	r3, #2883584	; 0x2c0000
    a9d8:	00000983 	andeq	r0, r0, r3, lsl #19
    a9dc:	00101004 	andseq	r1, r0, r4
    a9e0:	000ff92a 	andeq	pc, pc, sl, lsr #18
    a9e4:	13c80b00 	bicne	r0, r8, #0, 22
    a9e8:	0009770e 	andeq	r7, r9, lr, lsl #14
    a9ec:	00100400 	andseq	r0, r0, r0, lsl #8
    a9f0:	84060000 	strhi	r0, [r6], #-0
    a9f4:	0b00008a 	bleq	ac24 <__ram_ret_data_start+0x7394>
    a9f8:	aa0313c9 	bge	cf924 <__ram_ret_data_start+0xcc094>
    a9fc:	1b00007f 	blne	ac00 <__ram_ret_data_start+0x7370>
    aa00:	13cb0b04 	bicne	r0, fp, #4, 22	; 0x1000
    aa04:	00801109 	addeq	r1, r0, r9, lsl #2
    aa08:	44f92a00 	ldrbtmi	r2, [r9], #2560	; 0xa00
    aa0c:	cd0b0000 	stcgt	0, cr0, [fp, #-0]
    aa10:	09831313 	stmibeq	r3, {r0, r1, r4, r8, r9, ip}
    aa14:	10040000 	andne	r0, r4, r0
    aa18:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    aa1c:	0b00000f 	bleq	aa60 <__ram_ret_data_start+0x71d0>
    aa20:	770e13ce 	strvc	r1, [lr, -lr, asr #7]
    aa24:	04000009 	streq	r0, [r0], #-9
    aa28:	00000010 	andeq	r0, r0, r0, lsl r0
    aa2c:	00695f06 	rsbeq	r5, r9, r6, lsl #30
    aa30:	13cf0b00 	bicne	r0, pc, #0, 22
    aa34:	007fe403 	rsbseq	lr, pc, r3, lsl #8
    aa38:	0b041b00 	bleq	111640 <__ram_ret_data_start+0x10ddb0>
    aa3c:	4b0913d1 	blmi	24f988 <__ram_ret_data_start+0x24c0f8>
    aa40:	2a000080 	bcs	ac48 <__ram_ret_data_start+0x73b8>
    aa44:	00004508 	andeq	r4, r0, r8, lsl #10
    aa48:	1313d30b 	tstne	r3, #738197504	; 0x2c000000
    aa4c:	00000983 	andeq	r0, r0, r3, lsl #19
    aa50:	00101004 	andseq	r1, r0, r4
    aa54:	000ff92a 	andeq	pc, pc, sl, lsr #18
    aa58:	13d40b00 	bicsne	r0, r4, #0, 22
    aa5c:	0009770e 	andeq	r7, r9, lr, lsl #14
    aa60:	00100400 	andseq	r0, r0, r0, lsl #8
    aa64:	6f060000 	svcvs	0x00060000
    aa68:	0b000049 	bleq	ab94 <__ram_ret_data_start+0x7304>
    aa6c:	1e0313d5 	mcrne	3, 0, r1, cr3, cr5, {6}
    aa70:	1b000080 	blne	ac78 <__ram_ret_data_start+0x73e8>
    aa74:	13d70b04 	bicsne	r0, r7, #4, 22	; 0x1000
    aa78:	00808509 	addeq	r8, r0, r9, lsl #10
    aa7c:	75362a00 	ldrvc	r2, [r6, #-2560]!	; 0xfffff600
    aa80:	d90b0000 	stmdble	fp, {}	; <UNPREDICTABLE>
    aa84:	09831313 	stmibeq	r3, {r0, r1, r4, r8, r9, ip}
    aa88:	10040000 	andne	r0, r4, r0
    aa8c:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    aa90:	0b00000f 	bleq	aad4 <__ram_ret_data_start+0x7244>
    aa94:	770e13da 			; <UNDEFINED> instruction: 0x770e13da
    aa98:	04000009 	streq	r0, [r0], #-9
    aa9c:	00000010 	andeq	r0, r0, r0, lsl r0
    aaa0:	00549206 	subseq	r9, r4, r6, lsl #4
    aaa4:	13db0b00 	bicsne	r0, fp, #0, 22
    aaa8:	00805803 	addeq	r5, r0, r3, lsl #16
    aaac:	0b041b00 	bleq	1116b4 <__ram_ret_data_start+0x10de24>
    aab0:	bf0913dd 	svclt	0x000913dd
    aab4:	2a000080 	bcs	acbc <__ram_ret_data_start+0x742c>
    aab8:	00007545 	andeq	r7, r0, r5, asr #10
    aabc:	1313df0b 	tstne	r3, #11, 30	; 0x2c
    aac0:	00000983 	andeq	r0, r0, r3, lsl #19
    aac4:	00101004 	andseq	r1, r0, r4
    aac8:	000ff92a 	andeq	pc, pc, sl, lsr #18
    aacc:	13e00b00 	mvnne	r0, #0, 22
    aad0:	0009770e 	andeq	r7, r9, lr, lsl #14
    aad4:	00100400 	andseq	r0, r0, r0, lsl #8
    aad8:	fb060000 	blx	18aae2 <__ram_ret_data_start+0x187252>
    aadc:	0b000035 	bleq	abb8 <__ram_ret_data_start+0x7328>
    aae0:	920313e1 	andls	r1, r3, #-2080374781	; 0x84000003
    aae4:	1b000080 	blne	acec <__ram_ret_data_start+0x745c>
    aae8:	13e30b04 	mvnne	r0, #4, 22	; 0x1000
    aaec:	0080f909 	addeq	pc, r0, r9, lsl #18
    aaf0:	57b82a00 	ldrpl	r2, [r8, r0, lsl #20]!
    aaf4:	e50b0000 	str	r0, [fp, #-0]
    aaf8:	09831313 	stmibeq	r3, {r0, r1, r4, r8, r9, ip}
    aafc:	10040000 	andne	r0, r4, r0
    ab00:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    ab04:	0b00000f 	bleq	ab48 <__ram_ret_data_start+0x72b8>
    ab08:	770e13e6 	strvc	r1, [lr, -r6, ror #7]
    ab0c:	04000009 	streq	r0, [r0], #-9
    ab10:	00000010 	andeq	r0, r0, r0, lsl r0
    ab14:	00694206 	rsbeq	r4, r9, r6, lsl #4
    ab18:	13e70b00 	mvnne	r0, #0, 22
    ab1c:	0080cc03 	addeq	ip, r0, r3, lsl #24
    ab20:	0b041b00 	bleq	111728 <__ram_ret_data_start+0x10de98>
    ab24:	330913e9 	movwcc	r1, #37865	; 0x93e9
    ab28:	2a000081 	bcs	ad34 <__ram_ret_data_start+0x74a4>
    ab2c:	000057bd 			; <UNDEFINED> instruction: 0x000057bd
    ab30:	1313eb0b 	tstne	r3, #11264	; 0x2c00
    ab34:	00000983 	andeq	r0, r0, r3, lsl #19
    ab38:	00101004 	andseq	r1, r0, r4
    ab3c:	000ff92a 	andeq	pc, pc, sl, lsr #18
    ab40:	13ec0b00 	mvnne	r0, #0, 22
    ab44:	0009770e 	andeq	r7, r9, lr, lsl #14
    ab48:	00100400 	andseq	r0, r0, r0, lsl #8
    ab4c:	03060000 	movweq	r0, #24576	; 0x6000
    ab50:	0b00008b 	bleq	ad84 <__ram_ret_data_start+0x74f4>
    ab54:	060313ed 	streq	r1, [r3], -sp, ror #7
    ab58:	1b000081 	blne	ad64 <__ram_ret_data_start+0x74d4>
    ab5c:	13ef0b04 	mvnne	r0, #4, 22	; 0x1000
    ab60:	00816d09 	addeq	r6, r1, r9, lsl #26
    ab64:	57c22a00 	strbpl	r2, [r2, r0, lsl #20]
    ab68:	f10b0000 			; <UNDEFINED> instruction: 0xf10b0000
    ab6c:	09831313 	stmibeq	r3, {r0, r1, r4, r8, r9, ip}
    ab70:	10040000 	andne	r0, r4, r0
    ab74:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    ab78:	0b00000f 	bleq	abbc <__ram_ret_data_start+0x732c>
    ab7c:	770e13f2 			; <UNDEFINED> instruction: 0x770e13f2
    ab80:	04000009 	streq	r0, [r0], #-9
    ab84:	00000010 	andeq	r0, r0, r0, lsl r0
    ab88:	006b8c06 	rsbeq	r8, fp, r6, lsl #24
    ab8c:	13f30b00 	mvnsne	r0, #0, 22
    ab90:	00814003 	addeq	r4, r1, r3
    ab94:	0b041b00 	bleq	11179c <__ram_ret_data_start+0x10df0c>
    ab98:	a70913f5 			; <UNDEFINED> instruction: 0xa70913f5
    ab9c:	2a000081 	bcs	ada8 <__ram_ret_data_start+0x7518>
    aba0:	000057c7 	andeq	r5, r0, r7, asr #15
    aba4:	1313f70b 	tstne	r3, #2883584	; 0x2c0000	; <UNPREDICTABLE>
    aba8:	00000983 	andeq	r0, r0, r3, lsl #19
    abac:	00101004 	andseq	r1, r0, r4
    abb0:	000ff92a 	andeq	pc, pc, sl, lsr #18
    abb4:	13f80b00 	mvnsne	r0, #0, 22
    abb8:	0009770e 	andeq	r7, r9, lr, lsl #14
    abbc:	00100400 	andseq	r0, r0, r0, lsl #8
    abc0:	dc060000 	stcle	0, cr0, [r6], {-0}
    abc4:	0b00004b 	bleq	acf8 <__ram_ret_data_start+0x7468>
    abc8:	7a0313f9 	bvc	cfbb4 <__ram_ret_data_start+0xcc324>
    abcc:	1b000081 	blne	add8 <__ram_ret_data_start+0x7548>
    abd0:	13fb0b04 	mvnsne	r0, #4, 22	; 0x1000
    abd4:	0081e109 	addeq	lr, r1, r9, lsl #2
    abd8:	84832a00 	strhi	r2, [r3], #2560	; 0xa00
    abdc:	fd0b0000 	stc2	0, cr0, [fp, #-0]
    abe0:	09831313 	stmibeq	r3, {r0, r1, r4, r8, r9, ip}
    abe4:	10040000 	andne	r0, r4, r0
    abe8:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    abec:	0b00000f 	bleq	ac30 <__ram_ret_data_start+0x73a0>
    abf0:	770e13fe 			; <UNDEFINED> instruction: 0x770e13fe
    abf4:	04000009 	streq	r0, [r0], #-9
    abf8:	00000010 	andeq	r0, r0, r0, lsl r0
    abfc:	0056e506 	subseq	lr, r6, r6, lsl #10
    ac00:	13ff0b00 	mvnsne	r0, #0, 22
    ac04:	0081b403 	addeq	fp, r1, r3, lsl #8
    ac08:	0b041b00 	bleq	111810 <__ram_ret_data_start+0x10df80>
    ac0c:	1b091401 	blne	24fc18 <__ram_ret_data_start+0x24c388>
    ac10:	2a000082 	bcs	ae20 <__ram_ret_data_start+0x7590>
    ac14:	00007a11 	andeq	r7, r0, r1, lsl sl
    ac18:	1314030b 	tstne	r4, #738197504	; 0x2c000000
    ac1c:	00000983 	andeq	r0, r0, r3, lsl #19
    ac20:	00101004 	andseq	r1, r0, r4
    ac24:	000ff92a 	andeq	pc, pc, sl, lsr #18
    ac28:	14040b00 	strne	r0, [r4], #-2816	; 0xfffff500
    ac2c:	0009770e 	andeq	r7, r9, lr, lsl #14
    ac30:	00100400 	andseq	r0, r0, r0, lsl #8
    ac34:	4f060000 	svcmi	0x00060000
    ac38:	0b0000a0 	bleq	aec0 <__ram_ret_data_start+0x7630>
    ac3c:	ee031405 	cdp	4, 0, cr1, cr3, cr5, {0}
    ac40:	1b000081 	blne	ae4c <__ram_ret_data_start+0x75bc>
    ac44:	14070b04 	strne	r0, [r7], #-2820	; 0xfffff4fc
    ac48:	00825509 	addeq	r5, r2, r9, lsl #10
    ac4c:	84882a00 	strhi	r2, [r8], #2560	; 0xa00
    ac50:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    ac54:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    ac58:	10040000 	andne	r0, r4, r0
    ac5c:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    ac60:	0b00000f 	bleq	aca4 <__ram_ret_data_start+0x7414>
    ac64:	770e140a 	strvc	r1, [lr, -sl, lsl #8]
    ac68:	04000009 	streq	r0, [r0], #-9
    ac6c:	00000010 	andeq	r0, r0, r0, lsl r0
    ac70:	003a5a06 	eorseq	r5, sl, r6, lsl #20
    ac74:	140b0b00 	strne	r0, [fp], #-2816	; 0xfffff500
    ac78:	00822803 	addeq	r2, r2, r3, lsl #16
    ac7c:	0b041b00 	bleq	111884 <__ram_ret_data_start+0x10dff4>
    ac80:	8f09140d 	svchi	0x0009140d
    ac84:	2a000082 	bcs	ae94 <__ram_ret_data_start+0x7604>
    ac88:	00007a16 	andeq	r7, r0, r6, lsl sl
    ac8c:	13140f0b 	tstne	r4, #11, 30	; 0x2c
    ac90:	00000983 	andeq	r0, r0, r3, lsl #19
    ac94:	00101004 	andseq	r1, r0, r4
    ac98:	000ff92a 	andeq	pc, pc, sl, lsr #18
    ac9c:	14100b00 	ldrne	r0, [r0], #-2816	; 0xfffff500
    aca0:	0009770e 	andeq	r7, r9, lr, lsl #14
    aca4:	00100400 	andseq	r0, r0, r0, lsl #8
    aca8:	f0060000 			; <UNDEFINED> instruction: 0xf0060000
    acac:	0b00007e 	bleq	aeac <__ram_ret_data_start+0x761c>
    acb0:	62031411 	andvs	r1, r3, #285212672	; 0x11000000
    acb4:	1b000082 	blne	aec4 <__ram_ret_data_start+0x7634>
    acb8:	14130b04 	ldrne	r0, [r3], #-2820	; 0xfffff4fc
    acbc:	00835109 	addeq	r5, r3, r9, lsl #2
    acc0:	6b032a00 	blvs	d54c8 <__ram_ret_data_start+0xd1c38>
    acc4:	150b0000 	strne	r0, [fp, #-0]
    acc8:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    accc:	01040000 	mrseq	r0, (UNDEF: 4)
    acd0:	d92a001f 	stmdble	sl!, {r0, r1, r2, r3, r4}
    acd4:	0b000081 	bleq	aee0 <__ram_ret_data_start+0x7650>
    acd8:	83131416 	tsthi	r3, #369098752	; 0x16000000
    acdc:	04000009 	streq	r0, [r0], #-9
    ace0:	2a001c03 	bcs	11cf4 <__ram_ret_data_start+0xe464>
    ace4:	00009326 	andeq	r9, r0, r6, lsr #6
    ace8:	1314170b 	tstne	r4, #2883584	; 0x2c0000
    acec:	00000983 	andeq	r0, r0, r3, lsl #19
    acf0:	00190304 	andseq	r0, r9, r4, lsl #6
    acf4:	00057a2a 	andeq	r7, r5, sl, lsr #20
    acf8:	14180b00 	ldrne	r0, [r8], #-2816	; 0xfffff500
    acfc:	0009770e 	andeq	r7, r9, lr, lsl #14
    ad00:	18010400 	stmdane	r1, {sl}
    ad04:	49442b00 	stmdbmi	r4, {r8, r9, fp, sp}^
    ad08:	190b0052 	stmdbne	fp, {r1, r4, r6}
    ad0c:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    ad10:	01040000 	mrseq	r0, (UNDEF: 4)
    ad14:	8e2a0017 	mcrhi	0, 1, r0, cr10, cr7, {0}
    ad18:	0b000005 	bleq	ad34 <__ram_ret_data_start+0x74a4>
    ad1c:	770e141a 	smladvc	lr, sl, r4, r1
    ad20:	04000009 	streq	r0, [r0], #-9
    ad24:	2a001007 	bcs	ed48 <__ram_ret_data_start+0xb4b8>
    ad28:	00003b74 	andeq	r3, r0, r4, ror fp
    ad2c:	13141b0b 	tstne	r4, #11264	; 0x2c00
    ad30:	00000983 	andeq	r0, r0, r3, lsl #19
    ad34:	000f0104 	andeq	r0, pc, r4, lsl #2
    ad38:	0085652a 	addeq	r6, r5, sl, lsr #10
    ad3c:	141c0b00 	ldrne	r0, [ip], #-2816	; 0xfffff500
    ad40:	00098313 	andeq	r8, r9, r3, lsl r3
    ad44:	0e010400 	cfcpyseq	mvf0, mvf1
    ad48:	46cd2a00 	strbmi	r2, [sp], r0, lsl #20
    ad4c:	1d0b0000 	stcne	0, cr0, [fp, #-0]
    ad50:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    ad54:	02040000 	andeq	r0, r4, #0
    ad58:	1d2a000c 	stcne	0, cr0, [sl, #-48]!	; 0xffffffd0
    ad5c:	0b000000 	bleq	ad64 <__ram_ret_data_start+0x74d4>
    ad60:	770e141e 	smladvc	lr, lr, r4, r1
    ad64:	04000009 	streq	r0, [r0], #-9
    ad68:	0000000c 	andeq	r0, r0, ip
    ad6c:	00988206 	addseq	r8, r8, r6, lsl #4
    ad70:	141f0b00 	ldrne	r0, [pc], #-2816	; ad78 <__ram_ret_data_start+0x74e8>
    ad74:	00829c03 	addeq	r9, r2, r3, lsl #24
    ad78:	0b041b00 	bleq	111980 <__ram_ret_data_start+0x10e0f0>
    ad7c:	68091421 	stmdavs	r9, {r0, r5, sl, ip}
    ad80:	2a000084 	bcs	af98 <__ram_ret_data_start+0x7708>
    ad84:	00007037 	andeq	r7, r0, r7, lsr r0
    ad88:	1314230b 	tstne	r4, #738197504	; 0x2c000000
    ad8c:	00000983 	andeq	r0, r0, r3, lsl #19
    ad90:	001f0104 	andseq	r0, pc, r4, lsl #2
    ad94:	00631a2a 	rsbeq	r1, r3, sl, lsr #20
    ad98:	14240b00 	strtne	r0, [r4], #-2816	; 0xfffff500
    ad9c:	00098313 	andeq	r8, r9, r3, lsl r3
    ada0:	1e010400 	cfcpysne	mvf0, mvf1
    ada4:	70442a00 	subvc	r2, r4, r0, lsl #20
    ada8:	250b0000 	strcs	r0, [fp, #-0]
    adac:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    adb0:	01040000 	mrseq	r0, (UNDEF: 4)
    adb4:	4b2a001d 	blmi	a8ae30 <__ram_ret_data_start+0xa875a0>
    adb8:	0b000070 	bleq	af80 <__ram_ret_data_start+0x76f0>
    adbc:	83131426 	tsthi	r3, #637534208	; 0x26000000
    adc0:	04000009 	streq	r0, [r0], #-9
    adc4:	2a001c01 	bcs	11dd0 <__ram_ret_data_start+0xe540>
    adc8:	00007052 	andeq	r7, r0, r2, asr r0
    adcc:	1314270b 	tstne	r4, #2883584	; 0x2c0000
    add0:	00000983 	andeq	r0, r0, r3, lsl #19
    add4:	001b0104 	andseq	r0, fp, r4, lsl #2
    add8:	0063212a 	rsbeq	r2, r3, sl, lsr #2
    addc:	14280b00 	strtne	r0, [r8], #-2816	; 0xfffff500
    ade0:	00098313 	andeq	r8, r9, r3, lsl r3
    ade4:	1a010400 	bne	4bdec <__ram_ret_data_start+0x4855c>
    ade8:	69392a00 	ldmdbvs	r9!, {r9, fp, sp}
    adec:	290b0000 	stmdbcs	fp, {}	; <UNPREDICTABLE>
    adf0:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    adf4:	01040000 	mrseq	r0, (UNDEF: 4)
    adf8:	072a0019 			; <UNDEFINED> instruction: 0x072a0019
    adfc:	0b000029 	bleq	aea8 <__ram_ret_data_start+0x7618>
    ae00:	8313142a 	tsthi	r3, #704643072	; 0x2a000000
    ae04:	04000009 	streq	r0, [r0], #-9
    ae08:	2a001801 	bcs	10e14 <__ram_ret_data_start+0xd584>
    ae0c:	000065dd 	ldrdeq	r6, [r0], -sp
    ae10:	13142b0b 	tstne	r4, #11264	; 0x2c00
    ae14:	00000983 	andeq	r0, r0, r3, lsl #19
    ae18:	00170104 	andseq	r0, r7, r4, lsl #2
    ae1c:	00058e2a 	andeq	r8, r5, sl, lsr #28
    ae20:	142c0b00 	strtne	r0, [ip], #-2816	; 0xfffff500
    ae24:	0009770e 	andeq	r7, r9, lr, lsl #14
    ae28:	10070400 	andne	r0, r7, r0, lsl #8
    ae2c:	6b192a00 	blvs	655634 <__ram_ret_data_start+0x651da4>
    ae30:	2d0b0000 	stccs	0, cr0, [fp, #-0]
    ae34:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    ae38:	01040000 	mrseq	r0, (UNDEF: 4)
    ae3c:	102a000f 	eorne	r0, sl, pc
    ae40:	0b00006b 	bleq	aff4 <__ram_ret_data_start+0x7764>
    ae44:	8313142e 	tsthi	r3, #771751936	; 0x2e000000
    ae48:	04000009 	streq	r0, [r0], #-9
    ae4c:	2a000e01 	bcs	e658 <__ram_ret_data_start+0xadc8>
    ae50:	00002012 	andeq	r2, r0, r2, lsl r0
    ae54:	13142f0b 	tstne	r4, #11, 30	; 0x2c
    ae58:	00000983 	andeq	r0, r0, r3, lsl #19
    ae5c:	000d0104 	andeq	r0, sp, r4, lsl #2
    ae60:	006ba32a 	rsbeq	sl, fp, sl, lsr #6
    ae64:	14300b00 	ldrtne	r0, [r0], #-2816	; 0xfffff500
    ae68:	00098313 	andeq	r8, r9, r3, lsl r3
    ae6c:	0c010400 	cfstrseq	mvf0, [r1], {-0}
    ae70:	001d2a00 	andseq	r2, sp, r0, lsl #20
    ae74:	310b0000 	mrscc	r0, (UNDEF: 11)
    ae78:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    ae7c:	0c040000 	stceq	0, cr0, [r4], {-0}
    ae80:	06000000 	streq	r0, [r0], -r0
    ae84:	00004d1d 	andeq	r4, r0, sp, lsl sp
    ae88:	0314320b 	tsteq	r4, #-1342177280	; 0xb0000000
    ae8c:	0000835e 	andeq	r8, r0, lr, asr r3
    ae90:	340b041b 	strcc	r0, [fp], #-1051	; 0xfffffbe5
    ae94:	85d40914 	ldrbhi	r0, [r4, #2324]	; 0x914
    ae98:	872a0000 	strhi	r0, [sl, -r0]!
    ae9c:	0b000038 	bleq	af84 <__ram_ret_data_start+0x76f4>
    aea0:	83131436 	tsthi	r3, #905969664	; 0x36000000
    aea4:	04000009 	streq	r0, [r0], #-9
    aea8:	2a001f01 	bcs	12ab4 <__ram_ret_data_start+0xf224>
    aeac:	0000791d 	andeq	r7, r0, sp, lsl r9
    aeb0:	1314370b 	tstne	r4, #2883584	; 0x2c0000
    aeb4:	00000983 	andeq	r0, r0, r3, lsl #19
    aeb8:	001e0104 	andseq	r0, lr, r4, lsl #2
    aebc:	0089ae2a 	addeq	sl, r9, sl, lsr #28
    aec0:	14380b00 	ldrtne	r0, [r8], #-2816	; 0xfffff500
    aec4:	00098313 	andeq	r8, r9, r3, lsl r3
    aec8:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    aecc:	7fce2a00 	svcvc	0x00ce2a00
    aed0:	390b0000 	stmdbcc	fp, {}	; <UNPREDICTABLE>
    aed4:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    aed8:	01040000 	mrseq	r0, (UNDEF: 4)
    aedc:	ef2a001c 	svc	0x002a001c
    aee0:	0b00008f 	bleq	b124 <__ram_ret_data_start+0x7894>
    aee4:	8313143a 	tsthi	r3, #973078528	; 0x3a000000
    aee8:	04000009 	streq	r0, [r0], #-9
    aeec:	2a001a02 	bcs	116fc <__ram_ret_data_start+0xde6c>
    aef0:	00005866 	andeq	r5, r0, r6, ror #16
    aef4:	13143b0b 	tstne	r4, #11264	; 0x2c00
    aef8:	00000983 	andeq	r0, r0, r3, lsl #19
    aefc:	00180204 	andseq	r0, r8, r4, lsl #4
    af00:	008bb12a 	addeq	fp, fp, sl, lsr #2
    af04:	143c0b00 	ldrtne	r0, [ip], #-2816	; 0xfffff500
    af08:	00098313 	andeq	r8, r9, r3, lsl r3
    af0c:	17010400 	strne	r0, [r1, -r0, lsl #8]
    af10:	88152a00 	ldmdahi	r5, {r9, fp, sp}
    af14:	3d0b0000 	stccc	0, cr0, [fp, #-0]
    af18:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    af1c:	02040000 	andeq	r0, r4, #0
    af20:	a02a0015 	eorge	r0, sl, r5, lsl r0
    af24:	0b000085 	bleq	b140 <__ram_ret_data_start+0x78b0>
    af28:	8313143e 	tsthi	r3, #1040187392	; 0x3e000000
    af2c:	04000009 	streq	r0, [r0], #-9
    af30:	2a001302 	bcs	fb40 <__ram_ret_data_start+0xc2b0>
    af34:	00000fd8 	ldrdeq	r0, [r0], -r8
    af38:	0e143f0b 	cdpeq	15, 1, cr3, cr4, cr11, {0}
    af3c:	00000977 	andeq	r0, r0, r7, ror r9
    af40:	00100304 	andseq	r0, r0, r4, lsl #6
    af44:	00388e2a 	eorseq	r8, r8, sl, lsr #28
    af48:	14400b00 	strbne	r0, [r0], #-2816	; 0xfffff500
    af4c:	00098313 	andeq	r8, r9, r3, lsl r3
    af50:	0f010400 	svceq	0x00010400
    af54:	79232a00 	stmdbvc	r3!, {r9, fp, sp}
    af58:	410b0000 	mrsmi	r0, (UNDEF: 11)
    af5c:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    af60:	01040000 	mrseq	r0, (UNDEF: 4)
    af64:	b42a000e 	strtlt	r0, [sl], #-14
    af68:	0b000089 	bleq	b194 <__ram_ret_data_start+0x7904>
    af6c:	83131442 	tsthi	r3, #1107296256	; 0x42000000
    af70:	04000009 	streq	r0, [r0], #-9
    af74:	2a000d01 	bcs	e380 <__ram_ret_data_start+0xaaf0>
    af78:	00007fd7 	ldrdeq	r7, [r0], -r7	; <UNPREDICTABLE>
    af7c:	1314430b 	tstne	r4, #738197504	; 0x2c000000
    af80:	00000983 	andeq	r0, r0, r3, lsl #19
    af84:	000c0104 	andeq	r0, ip, r4, lsl #2
    af88:	008ff52a 	addeq	pc, pc, sl, lsr #10
    af8c:	14440b00 	strbne	r0, [r4], #-2816	; 0xfffff500
    af90:	00098313 	andeq	r8, r9, r3, lsl r3
    af94:	0a020400 	beq	8bf9c <__ram_ret_data_start+0x8870c>
    af98:	586c2a00 	stmdapl	ip!, {r9, fp, sp}^
    af9c:	450b0000 	strmi	r0, [fp, #-0]
    afa0:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    afa4:	02040000 	andeq	r0, r4, #0
    afa8:	b82a0008 	stmdalt	sl!, {r3}
    afac:	0b00008b 	bleq	b1e0 <__ram_ret_data_start+0x7950>
    afb0:	83131446 	tsthi	r3, #1174405120	; 0x46000000
    afb4:	04000009 	streq	r0, [r0], #-9
    afb8:	2a000701 	bcs	cbc4 <__ram_ret_data_start+0x9334>
    afbc:	0000881d 	andeq	r8, r0, sp, lsl r8
    afc0:	1314470b 	tstne	r4, #2883584	; 0x2c0000
    afc4:	00000983 	andeq	r0, r0, r3, lsl #19
    afc8:	00050204 	andeq	r0, r5, r4, lsl #4
    afcc:	0085a82a 	addeq	sl, r5, sl, lsr #16
    afd0:	14480b00 	strbne	r0, [r8], #-2816	; 0xfffff500
    afd4:	00098313 	andeq	r8, r9, r3, lsl r3
    afd8:	03020400 	movweq	r0, #9216	; 0x2400
    afdc:	58a52a00 	stmiapl	r5!, {r9, fp, sp}
    afe0:	490b0000 	stmdbmi	fp, {}	; <UNPREDICTABLE>
    afe4:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    afe8:	03040000 	movweq	r0, #16384	; 0x4000
    afec:	06000000 	streq	r0, [r0], -r0
    aff0:	00007474 	andeq	r7, r0, r4, ror r4
    aff4:	03144a0b 	tsteq	r4, #45056	; 0xb000
    aff8:	00008475 	andeq	r8, r0, r5, ror r4
    affc:	4c0b041b 	cfstrsmi	mvf0, [fp], {27}
    b000:	871e0914 			; <UNDEFINED> instruction: 0x871e0914
    b004:	ac2a0000 	stcge	0, cr0, [sl], #-0
    b008:	0b000099 	bleq	b274 <__ram_ret_data_start+0x79e4>
    b00c:	8313144e 	tsthi	r3, #1308622848	; 0x4e000000
    b010:	04000009 	streq	r0, [r0], #-9
    b014:	2a001f01 	bcs	12c20 <__ram_ret_data_start+0xf390>
    b018:	00007bd8 	ldrdeq	r7, [r0], -r8
    b01c:	13144f0b 	tstne	r4, #11, 30	; 0x2c
    b020:	00000983 	andeq	r0, r0, r3, lsl #19
    b024:	001e0104 	andseq	r0, lr, r4, lsl #2
    b028:	0076222a 	rsbseq	r2, r6, sl, lsr #4
    b02c:	14500b00 	ldrbne	r0, [r0], #-2816	; 0xfffff500
    b030:	00098313 	andeq	r8, r9, r3, lsl r3
    b034:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    b038:	7bdd2a00 	blvc	ff755840 <__data_end_ram_ret__+0xdf665840>
    b03c:	510b0000 	mrspl	r0, (UNDEF: 11)
    b040:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b044:	01040000 	mrseq	r0, (UNDEF: 4)
    b048:	5c2a001c 	stcpl	0, cr0, [sl], #-112	; 0xffffff90
    b04c:	0b000005 	bleq	b068 <__ram_ret_data_start+0x77d8>
    b050:	770e1452 	smlsdvc	lr, r2, r4, r1
    b054:	04000009 	streq	r0, [r0], #-9
    b058:	2a001804 	bcs	11070 <__ram_ret_data_start+0xd7e0>
    b05c:	000053d6 	ldrdeq	r5, [r0], -r6
    b060:	1314530b 	tstne	r4, #738197504	; 0x2c000000
    b064:	00000983 	andeq	r0, r0, r3, lsl #19
    b068:	00170104 	andseq	r0, r7, r4, lsl #2
    b06c:	007c192a 	rsbseq	r1, ip, sl, lsr #18
    b070:	14540b00 	ldrbne	r0, [r4], #-2816	; 0xfffff500
    b074:	00098313 	andeq	r8, r9, r3, lsl r3
    b078:	16010400 	strne	r0, [r1], -r0, lsl #8
    b07c:	0fb72a00 	svceq	0x00b72a00
    b080:	550b0000 	strpl	r0, [fp, #-0]
    b084:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    b088:	06040000 	streq	r0, [r4], -r0
    b08c:	102a0010 	eorne	r0, sl, r0, lsl r0
    b090:	0b000073 	bleq	b264 <__ram_ret_data_start+0x79d4>
    b094:	83131456 	tsthi	r3, #1442840576	; 0x56000000
    b098:	04000009 	streq	r0, [r0], #-9
    b09c:	2a000f01 	bcs	eca8 <__ram_ret_data_start+0xb418>
    b0a0:	00007144 	andeq	r7, r0, r4, asr #2
    b0a4:	1314570b 	tstne	r4, #2883584	; 0x2c0000
    b0a8:	00000983 	andeq	r0, r0, r3, lsl #19
    b0ac:	000e0104 	andeq	r0, lr, r4, lsl #2
    b0b0:	0058052a 	subseq	r0, r8, sl, lsr #10
    b0b4:	14580b00 	ldrbne	r0, [r8], #-2816	; 0xfffff500
    b0b8:	0009770e 	andeq	r7, r9, lr, lsl #14
    b0bc:	0c020400 	cfstrseq	mvf0, [r2], {-0}
    b0c0:	48cc2a00 	stmiami	ip, {r9, fp, sp}^
    b0c4:	590b0000 	stmdbpl	fp, {}	; <UNPREDICTABLE>
    b0c8:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b0cc:	02040000 	andeq	r0, r4, #0
    b0d0:	b92a000a 	stmdblt	sl!, {r1, r3}
    b0d4:	0b000010 	bleq	b11c <__ram_ret_data_start+0x788c>
    b0d8:	770e145a 	smlsdvc	lr, sl, r4, r1
    b0dc:	04000009 	streq	r0, [r0], #-9
    b0e0:	2a000802 	bcs	d0f0 <__ram_ret_data_start+0x9860>
    b0e4:	00007317 	andeq	r7, r0, r7, lsl r3
    b0e8:	13145b0b 	tstne	r4, #11264	; 0x2c00
    b0ec:	00000983 	andeq	r0, r0, r3, lsl #19
    b0f0:	00070104 	andeq	r0, r7, r4, lsl #2
    b0f4:	00605a2a 	rsbeq	r5, r0, sl, lsr #20
    b0f8:	145c0b00 	ldrbne	r0, [ip], #-2816	; 0xfffff500
    b0fc:	00098313 	andeq	r8, r9, r3, lsl r3
    b100:	06010400 	streq	r0, [r1], -r0, lsl #8
    b104:	005b2a00 	subseq	r2, fp, r0, lsl #20
    b108:	5d0b0000 	stcpl	0, cr0, [fp, #-0]
    b10c:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    b110:	02040000 	andeq	r0, r4, #0
    b114:	d32a0004 			; <UNDEFINED> instruction: 0xd32a0004
    b118:	0b000048 	bleq	b240 <__ram_ret_data_start+0x79b0>
    b11c:	8313145e 	tsthi	r3, #1577058304	; 0x5e000000
    b120:	04000009 	streq	r0, [r0], #-9
    b124:	2a000202 	bcs	b934 <__ram_ret_data_start+0x80a4>
    b128:	000011ae 	andeq	r1, r0, lr, lsr #3
    b12c:	0e145f0b 	cdpeq	15, 1, cr5, cr4, cr11, {0}
    b130:	00000977 	andeq	r0, r0, r7, ror r9
    b134:	00000204 	andeq	r0, r0, r4, lsl #4
    b138:	8b4e0600 	blhi	138c940 <__ram_ret_data_start+0x13890b0>
    b13c:	600b0000 	andvs	r0, fp, r0
    b140:	85e10314 	strbhi	r0, [r1, #788]!	; 0x314
    b144:	041b0000 	ldreq	r0, [fp], #-0
    b148:	0914620b 	ldmdbeq	r4, {r0, r1, r3, r9, sp, lr}
    b14c:	000087ad 	andeq	r8, r0, sp, lsr #15
    b150:	002d662a 	eoreq	r6, sp, sl, lsr #12
    b154:	14640b00 	strbtne	r0, [r4], #-2816	; 0xfffff500
    b158:	00098313 	andeq	r8, r9, r3, lsl r3
    b15c:	1f010400 	svcne	0x00010400
    b160:	053a2a00 	ldreq	r2, [sl, #-2560]!	; 0xfffff600
    b164:	650b0000 	strvs	r0, [fp, #-0]
    b168:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    b16c:	03040000 	movweq	r0, #16384	; 0x4000
    b170:	fd2a001c 	stc2	0, cr0, [sl, #-112]!	; 0xffffff90
    b174:	0b000024 	bleq	b20c <__ram_ret_data_start+0x797c>
    b178:	83131466 	tsthi	r3, #1711276032	; 0x66000000
    b17c:	04000009 	streq	r0, [r0], #-9
    b180:	2a001b01 	bcs	11d8c <__ram_ret_data_start+0xe4fc>
    b184:	000024d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    b188:	1314670b 	tstne	r4, #2883584	; 0x2c0000
    b18c:	00000983 	andeq	r0, r0, r3, lsl #19
    b190:	001a0104 	andseq	r0, sl, r4, lsl #2
    b194:	0005702a 	andeq	r7, r5, sl, lsr #32
    b198:	14680b00 	strbtne	r0, [r8], #-2816	; 0xfffff500
    b19c:	0009770e 	andeq	r7, r9, lr, lsl #14
    b1a0:	18020400 	stmdane	r2, {sl}
    b1a4:	aeeb2a00 	vfmage.f32	s5, s22, s0
    b1a8:	690b0000 	stmdbvs	fp, {}	; <UNPREDICTABLE>
    b1ac:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b1b0:	01040000 	mrseq	r0, (UNDEF: 4)
    b1b4:	8e2a0017 	mcrhi	0, 1, r0, cr10, cr7, {0}
    b1b8:	0b000005 	bleq	b1d4 <__ram_ret_data_start+0x7944>
    b1bc:	770e146a 	strvc	r1, [lr, -sl, ror #8]
    b1c0:	04000009 	streq	r0, [r0], #-9
    b1c4:	00000017 	andeq	r0, r0, r7, lsl r0
    b1c8:	00722e06 	rsbseq	r2, r2, r6, lsl #28
    b1cc:	146b0b00 	strbtne	r0, [fp], #-2816	; 0xfffff500
    b1d0:	00872b03 	addeq	r2, r7, r3, lsl #22
    b1d4:	0b041b00 	bleq	111ddc <__ram_ret_data_start+0x10e54c>
    b1d8:	9109146d 	tstls	r9, sp, ror #8
    b1dc:	2a000088 	bcs	b404 <__ram_ret_data_start+0x7b74>
    b1e0:	00002d3e 	andeq	r2, r0, lr, lsr sp
    b1e4:	13146f0b 	tstne	r4, #11, 30	; 0x2c
    b1e8:	00000983 	andeq	r0, r0, r3, lsl #19
    b1ec:	001f0104 	andseq	r0, pc, r4, lsl #2
    b1f0:	0072ea2a 	rsbseq	lr, r2, sl, lsr #20
    b1f4:	14700b00 	ldrbtne	r0, [r0], #-2816	; 0xfffff500
    b1f8:	00098313 	andeq	r8, r9, r3, lsl r3
    b1fc:	1d020400 	cfstrsne	mvf0, [r2, #-0]
    b200:	05522a00 	ldrbeq	r2, [r2, #-2560]	; 0xfffff600
    b204:	710b0000 	mrsvc	r0, (UNDEF: 11)
    b208:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    b20c:	01040000 	mrseq	r0, (UNDEF: 4)
    b210:	cc2a001c 	stcgt	0, cr0, [sl], #-112	; 0xffffff90
    b214:	0b0000a6 	bleq	b4b4 <__ram_ret_data_start+0x7c24>
    b218:	83131472 	tsthi	r3, #1912602624	; 0x72000000
    b21c:	04000009 	streq	r0, [r0], #-9
    b220:	2a001b01 	bcs	11e2c <__ram_ret_data_start+0xe59c>
    b224:	000072f3 	strdeq	r7, [r0], -r3
    b228:	1314730b 	tstne	r4, #738197504	; 0x2c000000
    b22c:	00000983 	andeq	r0, r0, r3, lsl #19
    b230:	00190204 	andseq	r0, r9, r4, lsl #4
    b234:	00057a2a 	andeq	r7, r5, sl, lsr #20
    b238:	14740b00 	ldrbtne	r0, [r4], #-2816	; 0xfffff500
    b23c:	0009770e 	andeq	r7, r9, lr, lsl #14
    b240:	10090400 	andne	r0, r9, r0, lsl #8
    b244:	36b42a00 	ldrtcc	r2, [r4], r0, lsl #20
    b248:	750b0000 	strvc	r0, [fp, #-0]
    b24c:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b250:	01040000 	mrseq	r0, (UNDEF: 4)
    b254:	852a000f 	strhi	r0, [sl, #-15]!
    b258:	0b00007b 	bleq	b44c <__ram_ret_data_start+0x7bbc>
    b25c:	83131476 	tsthi	r3, #1979711488	; 0x76000000
    b260:	04000009 	streq	r0, [r0], #-9
    b264:	2a000d02 	bcs	e674 <__ram_ret_data_start+0xade4>
    b268:	00001017 	andeq	r1, r0, r7, lsl r0
    b26c:	0e14770b 	cdpeq	7, 1, cr7, cr4, cr11, {0}
    b270:	00000977 	andeq	r0, r0, r7, ror r9
    b274:	000c0104 	andeq	r0, ip, r4, lsl #2
    b278:	0036bd2a 	eorseq	fp, r6, sl, lsr #26
    b27c:	14780b00 	ldrbtne	r0, [r8], #-2816	; 0xfffff500
    b280:	00098313 	andeq	r8, r9, r3, lsl r3
    b284:	0b010400 	bleq	4c28c <__ram_ret_data_start+0x489fc>
    b288:	7b8e2a00 	blvc	fe395a90 <__data_end_ram_ret__+0xde2a5a90>
    b28c:	790b0000 	stmdbvc	fp, {}	; <UNPREDICTABLE>
    b290:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b294:	02040000 	andeq	r0, r4, #0
    b298:	c42a0009 	strtgt	r0, [sl], #-9
    b29c:	0b000010 	bleq	b2e4 <__ram_ret_data_start+0x7a54>
    b2a0:	770e147a 	smlsdxvc	lr, sl, r4, r1
    b2a4:	04000009 	streq	r0, [r0], #-9
    b2a8:	00000009 	andeq	r0, r0, r9
    b2ac:	00260606 	eoreq	r0, r6, r6, lsl #12
    b2b0:	147b0b00 	ldrbtne	r0, [fp], #-2816	; 0xfffff500
    b2b4:	0087ba03 	addeq	fp, r7, r3, lsl #20
    b2b8:	0b041b00 	bleq	111ec0 <__ram_ret_data_start+0x10e630>
    b2bc:	2009147d 	andcs	r1, r9, sp, ror r4
    b2c0:	2a000089 	bcs	b4ec <__ram_ret_data_start+0x7c5c>
    b2c4:	00000530 	andeq	r0, r0, r0, lsr r5
    b2c8:	0e147f0b 	cdpeq	15, 1, cr7, cr4, cr11, {0}
    b2cc:	00000977 	andeq	r0, r0, r7, ror r9
    b2d0:	00180804 	andseq	r0, r8, r4, lsl #16
    b2d4:	0026c62a 	eoreq	ip, r6, sl, lsr #12
    b2d8:	14800b00 	strne	r0, [r0], #2816	; 0xb00
    b2dc:	00098313 	andeq	r8, r9, r3, lsl r3
    b2e0:	17010400 	strne	r0, [r1, -r0, lsl #8]
    b2e4:	26ce2a00 	strbcs	r2, [lr], r0, lsl #20
    b2e8:	810b0000 	mrshi	r0, (UNDEF: 11)
    b2ec:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b2f0:	01040000 	mrseq	r0, (UNDEF: 4)
    b2f4:	b72a0016 			; <UNDEFINED> instruction: 0xb72a0016
    b2f8:	0b00000f 	bleq	b33c <__ram_ret_data_start+0x7aac>
    b2fc:	770e1482 	strvc	r1, [lr, -r2, lsl #9]
    b300:	04000009 	streq	r0, [r0], #-9
    b304:	2a001006 	bcs	f324 <__ram_ret_data_start+0xba94>
    b308:	00008055 	andeq	r8, r0, r5, asr r0
    b30c:	1314830b 	tstne	r4, #738197504	; 0x2c000000
    b310:	00000983 	andeq	r0, r0, r3, lsl #19
    b314:	000e0204 	andeq	r0, lr, r4, lsl #4
    b318:	00808d2a 	addeq	r8, r0, sl, lsr #26
    b31c:	14840b00 	strne	r0, [r4], #2816	; 0xb00
    b320:	00098313 	andeq	r8, r9, r3, lsl r3
    b324:	0b030400 	bleq	cc32c <__ram_ret_data_start+0xc8a9c>
    b328:	588f2a00 	stmpl	pc, {r9, fp, sp}	; <UNPREDICTABLE>
    b32c:	850b0000 	strhi	r0, [fp, #-0]
    b330:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    b334:	0b040000 	bleq	10b33c <__ram_ret_data_start+0x107aac>
    b338:	06000000 	streq	r0, [r0], -r0
    b33c:	0000350b 	andeq	r3, r0, fp, lsl #10
    b340:	0314860b 	tsteq	r4, #11534336	; 0xb00000
    b344:	0000889e 	muleq	r0, lr, r8
    b348:	880b041b 	stmdahi	fp, {r0, r1, r3, r4, sl}
    b34c:	8a590914 	bhi	164d7a4 <__ram_ret_data_start+0x1649f14>
    b350:	ea2a0000 	b	a8b358 <__ram_ret_data_start+0xa87ac8>
    b354:	0b0000a1 	bleq	b5e0 <__ram_ret_data_start+0x7d50>
    b358:	8313148a 	tsthi	r3, #-1979711488	; 0x8a000000
    b35c:	04000009 	streq	r0, [r0], #-9
    b360:	2a001f01 	bcs	12f6c <__ram_ret_data_start+0xf6dc>
    b364:	00004e2c 	andeq	r4, r0, ip, lsr #28
    b368:	13148b0b 	tstne	r4, #11264	; 0x2c00
    b36c:	00000983 	andeq	r0, r0, r3, lsl #19
    b370:	001e0104 	andseq	r0, lr, r4, lsl #2
    b374:	004eb32a 	subeq	fp, lr, sl, lsr #6
    b378:	148c0b00 	strne	r0, [ip], #2816	; 0xb00
    b37c:	00098313 	andeq	r8, r9, r3, lsl r3
    b380:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    b384:	4f222a00 	svcmi	0x00222a00
    b388:	8d0b0000 	stchi	0, cr0, [fp, #-0]
    b38c:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b390:	01040000 	mrseq	r0, (UNDEF: 4)
    b394:	892a001c 	stmdbhi	sl!, {r2, r3, r4}
    b398:	0b00004f 	bleq	b4dc <__ram_ret_data_start+0x7c4c>
    b39c:	8313148e 	tsthi	r3, #-1912602624	; 0x8e000000
    b3a0:	04000009 	streq	r0, [r0], #-9
    b3a4:	2a001b01 	bcs	11fb0 <__ram_ret_data_start+0xe720>
    b3a8:	00005044 	andeq	r5, r0, r4, asr #32
    b3ac:	13148f0b 	tstne	r4, #11, 30	; 0x2c
    b3b0:	00000983 	andeq	r0, r0, r3, lsl #19
    b3b4:	001a0104 	andseq	r0, sl, r4, lsl #2
    b3b8:	0030b72a 	eorseq	fp, r0, sl, lsr #14
    b3bc:	14900b00 	ldrne	r0, [r0], #2816	; 0xb00
    b3c0:	00098313 	andeq	r8, r9, r3, lsl r3
    b3c4:	19010400 	stmdbne	r1, {sl}
    b3c8:	53682a00 	cmnpl	r8, #0, 20
    b3cc:	910b0000 	mrsls	r0, (UNDEF: 11)
    b3d0:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b3d4:	01040000 	mrseq	r0, (UNDEF: 4)
    b3d8:	e02a0018 	eor	r0, sl, r8, lsl r0
    b3dc:	0b00007a 	bleq	b5cc <__ram_ret_data_start+0x7d3c>
    b3e0:	83131492 	tsthi	r3, #-1845493760	; 0x92000000
    b3e4:	04000009 	streq	r0, [r0], #-9
    b3e8:	2a001701 	bcs	10ff4 <__ram_ret_data_start+0xd764>
    b3ec:	00007422 	andeq	r7, r0, r2, lsr #8
    b3f0:	1314930b 	tstne	r4, #738197504	; 0x2c000000
    b3f4:	00000983 	andeq	r0, r0, r3, lsl #19
    b3f8:	00160104 	andseq	r0, r6, r4, lsl #2
    b3fc:	0095562a 	addseq	r5, r5, sl, lsr #12
    b400:	14940b00 	ldrne	r0, [r4], #2816	; 0xb00
    b404:	00098313 	andeq	r8, r9, r3, lsl r3
    b408:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
    b40c:	31362a00 	teqcc	r6, r0, lsl #20
    b410:	950b0000 	strls	r0, [fp, #-0]
    b414:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b418:	01040000 	mrseq	r0, (UNDEF: 4)
    b41c:	bf2a0014 	svclt	0x002a0014
    b420:	0b000026 	bleq	b4c0 <__ram_ret_data_start+0x7c30>
    b424:	83131496 	tsthi	r3, #-1778384896	; 0x96000000
    b428:	04000009 	streq	r0, [r0], #-9
    b42c:	2a001301 	bcs	10038 <__ram_ret_data_start+0xc7a8>
    b430:	00000fd8 	ldrdeq	r0, [r0], -r8
    b434:	0e14970b 	cdpeq	7, 1, cr9, cr4, cr11, {0}
    b438:	00000977 	andeq	r0, r0, r7, ror r9
    b43c:	000b0804 	andeq	r0, fp, r4, lsl #16
    b440:	001f502a 	andseq	r5, pc, sl, lsr #32
    b444:	14980b00 	ldrne	r0, [r8], #2816	; 0xb00
    b448:	00098313 	andeq	r8, r9, r3, lsl r3
    b44c:	08030400 	stmdaeq	r3, {sl}
    b450:	10cf2a00 	sbcne	r2, pc, r0, lsl #20
    b454:	990b0000 	stmdbls	fp, {}	; <UNPREDICTABLE>
    b458:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    b45c:	07040000 	streq	r0, [r4, -r0]
    b460:	832a0001 			; <UNDEFINED> instruction: 0x832a0001
    b464:	0b000080 	bleq	b66c <__ram_ret_data_start+0x7ddc>
    b468:	8313149a 	tsthi	r3, #-1711276032	; 0x9a000000
    b46c:	04000009 	streq	r0, [r0], #-9
    b470:	00000001 	andeq	r0, r0, r1
    b474:	001cd806 	andseq	sp, ip, r6, lsl #16
    b478:	149b0b00 	ldrne	r0, [fp], #2816	; 0xb00
    b47c:	00892d03 	addeq	r2, r9, r3, lsl #26
    b480:	0b041b00 	bleq	112088 <__ram_ret_data_start+0x10e7f8>
    b484:	4e09149d 	mcrmi	4, 0, r1, cr9, cr13, {4}
    b488:	2a00008b 	bcs	b6bc <__ram_ret_data_start+0x7e2c>
    b48c:	0000919d 	muleq	r0, sp, r1
    b490:	13149f0b 	tstne	r4, #11, 30	; 0x2c
    b494:	00000983 	andeq	r0, r0, r3, lsl #19
    b498:	001f0104 	andseq	r0, pc, r4, lsl #2
    b49c:	0091a32a 	addseq	sl, r1, sl, lsr #6
    b4a0:	14a00b00 	strtne	r0, [r0], #2816	; 0xb00
    b4a4:	00098313 	andeq	r8, r9, r3, lsl r3
    b4a8:	1e010400 	cfcpysne	mvf0, mvf1
    b4ac:	06262a00 	strteq	r2, [r6], -r0, lsl #20
    b4b0:	a10b0000 	mrsge	r0, (UNDEF: 11)
    b4b4:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    b4b8:	02040000 	andeq	r0, r4, #0
    b4bc:	b82a001c 	stmdalt	sl!, {r2, r3, r4}
    b4c0:	0b000091 	bleq	b70c <__ram_ret_data_start+0x7e7c>
    b4c4:	831314a2 	tsthi	r3, #-1577058304	; 0xa2000000
    b4c8:	04000009 	streq	r0, [r0], #-9
    b4cc:	2a001b01 	bcs	120d8 <__ram_ret_data_start+0xe848>
    b4d0:	000091be 			; <UNDEFINED> instruction: 0x000091be
    b4d4:	1314a30b 	tstne	r4, #738197504	; 0x2c000000
    b4d8:	00000983 	andeq	r0, r0, r3, lsl #19
    b4dc:	001a0104 	andseq	r0, sl, r4, lsl #2
    b4e0:	0091c42a 	addseq	ip, r1, sl, lsr #8
    b4e4:	14a40b00 	strtne	r0, [r4], #2816	; 0xb00
    b4e8:	00098313 	andeq	r8, r9, r3, lsl r3
    b4ec:	19010400 	stmdbne	r1, {sl}
    b4f0:	91ca2a00 	bicls	r2, sl, r0, lsl #20
    b4f4:	a50b0000 	strge	r0, [fp, #-0]
    b4f8:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b4fc:	01040000 	mrseq	r0, (UNDEF: 4)
    b500:	d02a0018 	eorle	r0, sl, r8, lsl r0
    b504:	0b000091 	bleq	b750 <__ram_ret_data_start+0x7ec0>
    b508:	831314a6 	tsthi	r3, #-1509949440	; 0xa6000000
    b50c:	04000009 	streq	r0, [r0], #-9
    b510:	2a001701 	bcs	1111c <__ram_ret_data_start+0xd88c>
    b514:	000091d6 	ldrdeq	r9, [r0], -r6
    b518:	1314a70b 	tstne	r4, #2883584	; 0x2c0000
    b51c:	00000983 	andeq	r0, r0, r3, lsl #19
    b520:	00160104 	andseq	r0, r6, r4, lsl #2
    b524:	00a96d2a 	adceq	r6, r9, sl, lsr #26
    b528:	14a80b00 	strtne	r0, [r8], #2816	; 0xb00
    b52c:	00098313 	andeq	r8, r9, r3, lsl r3
    b530:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
    b534:	a9742a00 	ldmdbge	r4!, {r9, fp, sp}^
    b538:	a90b0000 	stmdbge	fp, {}	; <UNPREDICTABLE>
    b53c:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b540:	01040000 	mrseq	r0, (UNDEF: 4)
    b544:	cd2a0014 	stcgt	0, cr0, [sl, #-80]!	; 0xffffffb0
    b548:	0b00000f 	bleq	b58c <__ram_ret_data_start+0x7cfc>
    b54c:	770e14aa 	strvc	r1, [lr, -sl, lsr #9]
    b550:	04000009 	streq	r0, [r0], #-9
    b554:	2a000113 	bcs	b9a8 <__ram_ret_data_start+0x8118>
    b558:	0000267a 	andeq	r2, r0, sl, ror r6
    b55c:	1314ab0b 	tstne	r4, #11264	; 0x2c00
    b560:	00000983 	andeq	r0, r0, r3, lsl #19
    b564:	00000104 	andeq	r0, r0, r4, lsl #2
    b568:	415d0600 	cmpmi	sp, r0, lsl #12
    b56c:	ac0b0000 	stcge	0, cr0, [fp], {-0}
    b570:	8a660314 	bhi	198c1c8 <__ram_ret_data_start+0x1988938>
    b574:	041b0000 	ldreq	r0, [fp], #-0
    b578:	0914ae0b 	ldmdbeq	r4, {r0, r1, r3, r9, sl, fp, sp, pc}
    b57c:	00008c43 	andeq	r8, r0, r3, asr #24
    b580:	009ba22a 	addseq	sl, fp, sl, lsr #4
    b584:	14b00b00 	ldrtne	r0, [r0], #2816	; 0xb00
    b588:	00098313 	andeq	r8, r9, r3, lsl r3
    b58c:	1f010400 	svcne	0x00010400
    b590:	9ba82a00 	blls	fea15d98 <__data_end_ram_ret__+0xde925d98>
    b594:	b10b0000 	mrslt	r0, (UNDEF: 11)
    b598:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b59c:	01040000 	mrseq	r0, (UNDEF: 4)
    b5a0:	262a001e 			; <UNDEFINED> instruction: 0x262a001e
    b5a4:	0b000006 	bleq	b5c4 <__ram_ret_data_start+0x7d34>
    b5a8:	770e14b2 			; <UNDEFINED> instruction: 0x770e14b2
    b5ac:	04000009 	streq	r0, [r0], #-9
    b5b0:	2a001c02 	bcs	125c0 <__ram_ret_data_start+0xed30>
    b5b4:	00009bb4 			; <UNDEFINED> instruction: 0x00009bb4
    b5b8:	1314b30b 	tstne	r4, #738197504	; 0x2c000000
    b5bc:	00000983 	andeq	r0, r0, r3, lsl #19
    b5c0:	001b0104 	andseq	r0, fp, r4, lsl #2
    b5c4:	009bba2a 	addseq	fp, fp, sl, lsr #20
    b5c8:	14b40b00 	ldrtne	r0, [r4], #2816	; 0xb00
    b5cc:	00098313 	andeq	r8, r9, r3, lsl r3
    b5d0:	1a010400 	bne	4c5d8 <__ram_ret_data_start+0x48d48>
    b5d4:	67812a00 	strvs	r2, [r1, r0, lsl #20]
    b5d8:	b50b0000 	strlt	r0, [fp, #-0]
    b5dc:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b5e0:	01040000 	mrseq	r0, (UNDEF: 4)
    b5e4:	c02a0019 	eorgt	r0, sl, r9, lsl r0
    b5e8:	0b00009b 	bleq	b85c <__ram_ret_data_start+0x7fcc>
    b5ec:	831314b6 	tsthi	r3, #-1241513984	; 0xb6000000
    b5f0:	04000009 	streq	r0, [r0], #-9
    b5f4:	2a001801 	bcs	11600 <__ram_ret_data_start+0xdd70>
    b5f8:	00009bc6 	andeq	r9, r0, r6, asr #23
    b5fc:	1314b70b 	tstne	r4, #2883584	; 0x2c0000
    b600:	00000983 	andeq	r0, r0, r3, lsl #19
    b604:	00170104 	andseq	r0, r7, r4, lsl #2
    b608:	009bcc2a 	addseq	ip, fp, sl, lsr #24
    b60c:	14b80b00 	ldrtne	r0, [r8], #2816	; 0xb00
    b610:	00098313 	andeq	r8, r9, r3, lsl r3
    b614:	16010400 	strne	r0, [r1], -r0, lsl #8
    b618:	20f72a00 	rscscs	r2, r7, r0, lsl #20
    b61c:	b90b0000 	stmdblt	fp, {}	; <UNPREDICTABLE>
    b620:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b624:	01040000 	mrseq	r0, (UNDEF: 4)
    b628:	fe2a0015 	mcr2	0, 1, r0, cr10, cr5, {0}
    b62c:	0b000020 	bleq	b6b4 <__ram_ret_data_start+0x7e24>
    b630:	831314ba 	tsthi	r3, #-1174405120	; 0xba000000
    b634:	04000009 	streq	r0, [r0], #-9
    b638:	2a001401 	bcs	10644 <__ram_ret_data_start+0xcdb4>
    b63c:	00000fcd 	andeq	r0, r0, sp, asr #31
    b640:	0e14bb0b 	vnmlseq.f64	d11, d4, d11
    b644:	00000977 	andeq	r0, r0, r7, ror r9
    b648:	00011304 	andeq	r1, r1, r4, lsl #6
    b64c:	0067cb2a 	rsbeq	ip, r7, sl, lsr #22
    b650:	14bc0b00 	ldrtne	r0, [ip], #2816	; 0xb00
    b654:	00098313 	andeq	r8, r9, r3, lsl r3
    b658:	00010400 	andeq	r0, r1, r0, lsl #8
    b65c:	13060000 	movwne	r0, #24576	; 0x6000
    b660:	0b00001e 	bleq	b6e0 <__ram_ret_data_start+0x7e50>
    b664:	5b0314bd 	blpl	d0960 <__ram_ret_data_start+0xcd0d0>
    b668:	1b00008b 	blne	b89c <__ram_ret_data_start+0x800c>
    b66c:	14bf0b04 	ldrtne	r0, [pc], #2820	; b674 <__ram_ret_data_start+0x7de4>
    b670:	008d3809 	addeq	r3, sp, r9, lsl #16
    b674:	9a992a00 	bls	fe655e7c <__data_end_ram_ret__+0xde565e7c>
    b678:	c10b0000 	mrsgt	r0, (UNDEF: 11)
    b67c:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b680:	01040000 	mrseq	r0, (UNDEF: 4)
    b684:	9f2a001f 	svcls	0x002a001f
    b688:	0b00009a 	bleq	b8f8 <__ram_ret_data_start+0x8068>
    b68c:	831314c2 	tsthi	r3, #-1040187392	; 0xc2000000
    b690:	04000009 	streq	r0, [r0], #-9
    b694:	2a001e01 	bcs	12ea0 <__ram_ret_data_start+0xf610>
    b698:	00000626 	andeq	r0, r0, r6, lsr #12
    b69c:	0e14c30b 	cdpeq	3, 1, cr12, cr4, cr11, {0}
    b6a0:	00000977 	andeq	r0, r0, r7, ror r9
    b6a4:	001c0204 	andseq	r0, ip, r4, lsl #4
    b6a8:	009ab12a 	addseq	fp, sl, sl, lsr #2
    b6ac:	14c40b00 	strbne	r0, [r4], #2816	; 0xb00
    b6b0:	00098313 	andeq	r8, r9, r3, lsl r3
    b6b4:	1b010400 	blne	4c6bc <__ram_ret_data_start+0x48e2c>
    b6b8:	9ab72a00 	bls	fedd5ec0 <__data_end_ram_ret__+0xdece5ec0>
    b6bc:	c50b0000 	strgt	r0, [fp, #-0]
    b6c0:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b6c4:	01040000 	mrseq	r0, (UNDEF: 4)
    b6c8:	bd2a001a 	stclt	0, cr0, [sl, #-104]!	; 0xffffff98
    b6cc:	0b00009a 	bleq	b93c <__ram_ret_data_start+0x80ac>
    b6d0:	831314c6 	tsthi	r3, #-973078528	; 0xc6000000
    b6d4:	04000009 	streq	r0, [r0], #-9
    b6d8:	2a001901 	bcs	11ae4 <__ram_ret_data_start+0xe254>
    b6dc:	00009ac3 	andeq	r9, r0, r3, asr #21
    b6e0:	1314c70b 	tstne	r4, #2883584	; 0x2c0000
    b6e4:	00000983 	andeq	r0, r0, r3, lsl #19
    b6e8:	00180104 	andseq	r0, r8, r4, lsl #2
    b6ec:	009ac92a 	addseq	ip, sl, sl, lsr #18
    b6f0:	14c80b00 	strbne	r0, [r8], #2816	; 0xb00
    b6f4:	00098313 	andeq	r8, r9, r3, lsl r3
    b6f8:	17010400 	strne	r0, [r1, -r0, lsl #8]
    b6fc:	9acf2a00 	bls	ff3d5f04 <__data_end_ram_ret__+0xdf2e5f04>
    b700:	c90b0000 	stmdbgt	fp, {}	; <UNPREDICTABLE>
    b704:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b708:	01040000 	mrseq	r0, (UNDEF: 4)
    b70c:	602a0016 	eorvs	r0, sl, r6, lsl r0
    b710:	0b000087 	bleq	b934 <__ram_ret_data_start+0x80a4>
    b714:	831314ca 	tsthi	r3, #-905969664	; 0xca000000
    b718:	04000009 	streq	r0, [r0], #-9
    b71c:	2a001501 	bcs	10b28 <__ram_ret_data_start+0xd298>
    b720:	00008767 	andeq	r8, r0, r7, ror #14
    b724:	1314cb0b 	tstne	r4, #11264	; 0x2c00
    b728:	00000983 	andeq	r0, r0, r3, lsl #19
    b72c:	00140104 	andseq	r0, r4, r4, lsl #2
    b730:	000fcd2a 	andeq	ip, pc, sl, lsr #26
    b734:	14cc0b00 	strbne	r0, [ip], #2816	; 0xb00
    b738:	0009770e 	andeq	r7, r9, lr, lsl #14
    b73c:	01130400 	tsteq	r3, r0, lsl #8
    b740:	7fe52a00 	svcvc	0x00e52a00
    b744:	cd0b0000 	stcgt	0, cr0, [fp, #-0]
    b748:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b74c:	01040000 	mrseq	r0, (UNDEF: 4)
    b750:	06000000 	streq	r0, [r0], -r0
    b754:	00009dfa 	strdeq	r9, [r0], -sl
    b758:	0314ce0b 	tsteq	r4, #11, 28	; 0xb0
    b75c:	00008c50 	andeq	r8, r0, r0, asr ip
    b760:	d00b041b 	andle	r0, fp, fp, lsl r4
    b764:	8e1c0914 			; <UNDEFINED> instruction: 0x8e1c0914
    b768:	142a0000 	strtne	r0, [sl], #-0
    b76c:	0b00004c 	bleq	b8a4 <__ram_ret_data_start+0x8014>
    b770:	831314d2 	tsthi	r3, #-771751936	; 0xd2000000
    b774:	04000009 	streq	r0, [r0], #-9
    b778:	2a001f01 	bcs	13384 <__ram_ret_data_start+0xfaf4>
    b77c:	00001e54 	andeq	r1, r0, r4, asr lr
    b780:	1314d30b 	tstne	r4, #738197504	; 0x2c000000
    b784:	00000983 	andeq	r0, r0, r3, lsl #19
    b788:	001e0104 	andseq	r0, lr, r4, lsl #2
    b78c:	0006262a 	andeq	r2, r6, sl, lsr #12
    b790:	14d40b00 	ldrbne	r0, [r4], #2816	; 0xb00
    b794:	0009770e 	andeq	r7, r9, lr, lsl #14
    b798:	1c020400 	cfstrsne	mvf0, [r2], {-0}
    b79c:	795d2a00 	ldmdbvc	sp, {r9, fp, sp}^
    b7a0:	d50b0000 	strle	r0, [fp, #-0]
    b7a4:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b7a8:	01040000 	mrseq	r0, (UNDEF: 4)
    b7ac:	d02a001b 	eorle	r0, sl, fp, lsl r0
    b7b0:	0b0000a7 	bleq	ba54 <__ram_ret_data_start+0x81c4>
    b7b4:	831314d6 	tsthi	r3, #-704643072	; 0xd6000000
    b7b8:	04000009 	streq	r0, [r0], #-9
    b7bc:	2a001a01 	bcs	11fc8 <__ram_ret_data_start+0xe738>
    b7c0:	0000a7d6 	ldrdeq	sl, [r0], -r6
    b7c4:	1314d70b 	tstne	r4, #2883584	; 0x2c0000
    b7c8:	00000983 	andeq	r0, r0, r3, lsl #19
    b7cc:	00190104 	andseq	r0, r9, r4, lsl #2
    b7d0:	00a7dc2a 	adceq	sp, r7, sl, lsr #24
    b7d4:	14d80b00 	ldrbne	r0, [r8], #2816	; 0xb00
    b7d8:	00098313 	andeq	r8, r9, r3, lsl r3
    b7dc:	18010400 	stmdane	r1, {sl}
    b7e0:	a7e22a00 	strbge	r2, [r2, r0, lsl #20]!
    b7e4:	d90b0000 	stmdble	fp, {}	; <UNPREDICTABLE>
    b7e8:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b7ec:	01040000 	mrseq	r0, (UNDEF: 4)
    b7f0:	e82a0017 	stmda	sl!, {r0, r1, r2, r4}
    b7f4:	0b0000a7 	bleq	ba98 <__ram_ret_data_start+0x8208>
    b7f8:	831314da 	tsthi	r3, #-637534208	; 0xda000000
    b7fc:	04000009 	streq	r0, [r0], #-9
    b800:	2a001601 	bcs	1100c <__ram_ret_data_start+0xd77c>
    b804:	00002365 	andeq	r2, r0, r5, ror #6
    b808:	1314db0b 	tstne	r4, #11264	; 0x2c00
    b80c:	00000983 	andeq	r0, r0, r3, lsl #19
    b810:	00150104 	andseq	r0, r5, r4, lsl #2
    b814:	00236c2a 	eoreq	r6, r3, sl, lsr #24
    b818:	14dc0b00 	ldrbne	r0, [ip], #2816	; 0xb00
    b81c:	00098313 	andeq	r8, r9, r3, lsl r3
    b820:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
    b824:	0fcd2a00 	svceq	0x00cd2a00
    b828:	dd0b0000 	stcle	0, cr0, [fp, #-0]
    b82c:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    b830:	14040000 	strne	r0, [r4], #-0
    b834:	06000000 	streq	r0, [r0], -r0
    b838:	00001938 	andeq	r1, r0, r8, lsr r9
    b83c:	0314de0b 	tsteq	r4, #11, 28	; 0xb0
    b840:	00008d45 	andeq	r8, r0, r5, asr #26
    b844:	e00b041b 	and	r0, fp, fp, lsl r4
    b848:	8f000914 	svchi	0x00000914
    b84c:	082a0000 	stmdaeq	sl!, {}	; <UNPREDICTABLE>
    b850:	0b00007b 	bleq	ba44 <__ram_ret_data_start+0x81b4>
    b854:	831314e2 	tsthi	r3, #-503316480	; 0xe2000000
    b858:	04000009 	streq	r0, [r0], #-9
    b85c:	2a001f01 	bcs	13468 <__ram_ret_data_start+0xfbd8>
    b860:	00007b1d 	andeq	r7, r0, sp, lsl fp
    b864:	1314e30b 	tstne	r4, #738197504	; 0x2c000000
    b868:	00000983 	andeq	r0, r0, r3, lsl #19
    b86c:	001e0104 	andseq	r0, lr, r4, lsl #2
    b870:	0006262a 	andeq	r2, r6, sl, lsr #12
    b874:	14e40b00 	strbtne	r0, [r4], #2816	; 0xb00
    b878:	0009770e 	andeq	r7, r9, lr, lsl #14
    b87c:	1c020400 	cfstrsne	mvf0, [r2], {-0}
    b880:	7b2e2a00 	blvc	b96088 <__ram_ret_data_start+0xb927f8>
    b884:	e50b0000 	str	r0, [fp, #-0]
    b888:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b88c:	01040000 	mrseq	r0, (UNDEF: 4)
    b890:	3b2a001b 	blcc	a8b904 <__ram_ret_data_start+0xa88074>
    b894:	0b00007b 	bleq	ba88 <__ram_ret_data_start+0x81f8>
    b898:	831314e6 	tsthi	r3, #-436207616	; 0xe6000000
    b89c:	04000009 	streq	r0, [r0], #-9
    b8a0:	2a001a01 	bcs	120ac <__ram_ret_data_start+0xe81c>
    b8a4:	0000a876 	andeq	sl, r0, r6, ror r8
    b8a8:	1314e70b 	tstne	r4, #2883584	; 0x2c0000
    b8ac:	00000983 	andeq	r0, r0, r3, lsl #19
    b8b0:	00190104 	andseq	r0, r9, r4, lsl #2
    b8b4:	00a87c2a 	adceq	r7, r8, sl, lsr #24
    b8b8:	14e80b00 	strbtne	r0, [r8], #2816	; 0xb00
    b8bc:	00098313 	andeq	r8, r9, r3, lsl r3
    b8c0:	18010400 	stmdane	r1, {sl}
    b8c4:	a8822a00 	stmge	r2, {r9, fp, sp}
    b8c8:	e90b0000 	stmdb	fp, {}	; <UNPREDICTABLE>
    b8cc:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b8d0:	01040000 	mrseq	r0, (UNDEF: 4)
    b8d4:	882a0017 	stmdahi	sl!, {r0, r1, r2, r4}
    b8d8:	0b0000a8 	bleq	bb80 <__ram_ret_data_start+0x82f0>
    b8dc:	831314ea 	tsthi	r3, #-369098752	; 0xea000000
    b8e0:	04000009 	streq	r0, [r0], #-9
    b8e4:	2a001601 	bcs	110f0 <__ram_ret_data_start+0xd860>
    b8e8:	00004d60 	andeq	r4, r0, r0, ror #26
    b8ec:	1314eb0b 	tstne	r4, #11264	; 0x2c00
    b8f0:	00000983 	andeq	r0, r0, r3, lsl #19
    b8f4:	00150104 	andseq	r0, r5, r4, lsl #2
    b8f8:	004d672a 	subeq	r6, sp, sl, lsr #14
    b8fc:	14ec0b00 	strbtne	r0, [ip], #2816	; 0xb00
    b900:	00098313 	andeq	r8, r9, r3, lsl r3
    b904:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
    b908:	0fcd2a00 	svceq	0x00cd2a00
    b90c:	ed0b0000 	stc	0, cr0, [fp, #-0]
    b910:	09770e14 	ldmdbeq	r7!, {r2, r4, r9, sl, fp}^
    b914:	14040000 	strne	r0, [r4], #-0
    b918:	06000000 	streq	r0, [r0], -r0
    b91c:	00008fb5 			; <UNDEFINED> instruction: 0x00008fb5
    b920:	0314ee0b 	tsteq	r4, #11, 28	; 0xb0
    b924:	00008e29 	andeq	r8, r0, r9, lsr #28
    b928:	f00b041b 			; <UNDEFINED> instruction: 0xf00b041b
    b92c:	90280914 	eorls	r0, r8, r4, lsl r9
    b930:	bc2a0000 	stclt	0, cr0, [sl], #-0
    b934:	0b00004f 	bleq	ba78 <__ram_ret_data_start+0x81e8>
    b938:	831314f2 	tsthi	r3, #-234881024	; 0xf2000000
    b93c:	04000009 	streq	r0, [r0], #-9
    b940:	2a001f01 	bcs	1354c <__ram_ret_data_start+0xfcbc>
    b944:	00004fc2 	andeq	r4, r0, r2, asr #31
    b948:	1314f30b 	tstne	r4, #738197504	; 0x2c000000	; <UNPREDICTABLE>
    b94c:	00000983 	andeq	r0, r0, r3, lsl #19
    b950:	001e0104 	andseq	r0, lr, r4, lsl #2
    b954:	004fc82a 	subeq	ip, pc, sl, lsr #16
    b958:	14f40b00 	ldrbtne	r0, [r4], #2816	; 0xb00
    b95c:	00098313 	andeq	r8, r9, r3, lsl r3
    b960:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    b964:	63d72a00 	bicsvs	r2, r7, #0, 20
    b968:	f50b0000 			; <UNDEFINED> instruction: 0xf50b0000
    b96c:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b970:	01040000 	mrseq	r0, (UNDEF: 4)
    b974:	d52a001c 	strle	r0, [sl, #-28]!	; 0xffffffe4
    b978:	0b00004f 	bleq	babc <__ram_ret_data_start+0x822c>
    b97c:	831314f6 	tsthi	r3, #-167772160	; 0xf6000000
    b980:	04000009 	streq	r0, [r0], #-9
    b984:	2a001b01 	bcs	12590 <__ram_ret_data_start+0xed00>
    b988:	00004fdb 	ldrdeq	r4, [r0], -fp
    b98c:	1314f70b 	tstne	r4, #2883584	; 0x2c0000	; <UNPREDICTABLE>
    b990:	00000983 	andeq	r0, r0, r3, lsl #19
    b994:	001a0104 	andseq	r0, sl, r4, lsl #2
    b998:	004fe12a 	subeq	lr, pc, sl, lsr #2
    b99c:	14f80b00 	ldrbtne	r0, [r8], #2816	; 0xb00
    b9a0:	00098313 	andeq	r8, r9, r3, lsl r3
    b9a4:	19010400 	stmdbne	r1, {sl}
    b9a8:	4fe72a00 	svcmi	0x00e72a00
    b9ac:	f90b0000 			; <UNDEFINED> instruction: 0xf90b0000
    b9b0:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b9b4:	01040000 	mrseq	r0, (UNDEF: 4)
    b9b8:	ed2a0018 	stc	0, cr0, [sl, #-96]!	; 0xffffffa0
    b9bc:	0b00004f 	bleq	bb00 <__ram_ret_data_start+0x8270>
    b9c0:	831314fa 	tsthi	r3, #-100663296	; 0xfa000000
    b9c4:	04000009 	streq	r0, [r0], #-9
    b9c8:	2a001701 	bcs	115d4 <__ram_ret_data_start+0xdd44>
    b9cc:	00004ff3 	strdeq	r4, [r0], -r3
    b9d0:	1314fb0b 	tstne	r4, #11264	; 0x2c00	; <UNPREDICTABLE>
    b9d4:	00000983 	andeq	r0, r0, r3, lsl #19
    b9d8:	00160104 	andseq	r0, r6, r4, lsl #2
    b9dc:	00af052a 	adceq	r0, pc, sl, lsr #10
    b9e0:	14fc0b00 	ldrbtne	r0, [ip], #2816	; 0xb00
    b9e4:	00098313 	andeq	r8, r9, r3, lsl r3
    b9e8:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
    b9ec:	af0c2a00 	svcge	0x000c2a00
    b9f0:	fd0b0000 	stc2	0, cr0, [fp, #-0]
    b9f4:	09831314 	stmibeq	r3, {r2, r4, r8, r9, ip}
    b9f8:	01040000 	mrseq	r0, (UNDEF: 4)
    b9fc:	cd2a0014 	stcgt	0, cr0, [sl, #-80]!	; 0xffffffb0
    ba00:	0b00000f 	bleq	ba44 <__ram_ret_data_start+0x81b4>
    ba04:	770e14fe 			; <UNDEFINED> instruction: 0x770e14fe
    ba08:	04000009 	streq	r0, [r0], #-9
    ba0c:	2a001004 	bcs	fa24 <__ram_ret_data_start+0xc194>
    ba10:	00007429 	andeq	r7, r0, r9, lsr #8
    ba14:	1314ff0b 	tstne	r4, #11, 30	; 0x2c	; <UNPREDICTABLE>
    ba18:	00000983 	andeq	r0, r0, r3, lsl #19
    ba1c:	000f0104 	andeq	r0, pc, r4, lsl #2
    ba20:	00af282a 	adceq	r2, pc, sl, lsr #16
    ba24:	15000b00 	strne	r0, [r0, #-2816]	; 0xfffff500
    ba28:	00098313 	andeq	r8, r9, r3, lsl r3
    ba2c:	0e010400 	cfcpyseq	mvf0, mvf1
    ba30:	58052a00 	stmdapl	r5, {r9, fp, sp}
    ba34:	010b0000 	mrseq	r0, (UNDEF: 11)
    ba38:	09770e15 	ldmdbeq	r7!, {r0, r2, r4, r9, sl, fp}^
    ba3c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    ba40:	06000000 	streq	r0, [r0], -r0
    ba44:	0000a073 	andeq	sl, r0, r3, ror r0
    ba48:	0315020b 	tsteq	r5, #-1342177280	; 0xb0000000
    ba4c:	00008f0d 	andeq	r8, r0, sp, lsl #30
    ba50:	040b041b 	streq	r0, [fp], #-1051	; 0xfffffbe5
    ba54:	91500915 	cmpls	r0, r5, lsl r9
    ba58:	832a0000 			; <UNDEFINED> instruction: 0x832a0000
    ba5c:	0b000083 	bleq	bc70 <__ram_ret_data_start+0x83e0>
    ba60:	83131506 	tsthi	r3, #25165824	; 0x1800000
    ba64:	04000009 	streq	r0, [r0], #-9
    ba68:	2a001f01 	bcs	13674 <__ram_ret_data_start+0xfde4>
    ba6c:	00008389 	andeq	r8, r0, r9, lsl #7
    ba70:	1315070b 	tstne	r5, #2883584	; 0x2c0000
    ba74:	00000983 	andeq	r0, r0, r3, lsl #19
    ba78:	001e0104 	andseq	r0, lr, r4, lsl #2
    ba7c:	00838f2a 	addeq	r8, r3, sl, lsr #30
    ba80:	15080b00 	strne	r0, [r8, #-2816]	; 0xfffff500
    ba84:	00098313 	andeq	r8, r9, r3, lsl r3
    ba88:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    ba8c:	83952a00 	orrshi	r2, r5, #0, 20
    ba90:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    ba94:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    ba98:	01040000 	mrseq	r0, (UNDEF: 4)
    ba9c:	9b2a001c 	blls	a8bb14 <__ram_ret_data_start+0xa88284>
    baa0:	0b000083 	bleq	bcb4 <__ram_ret_data_start+0x8424>
    baa4:	8313150a 	tsthi	r3, #41943040	; 0x2800000
    baa8:	04000009 	streq	r0, [r0], #-9
    baac:	2a001b01 	bcs	126b8 <__ram_ret_data_start+0xee28>
    bab0:	000083a1 	andeq	r8, r0, r1, lsr #7
    bab4:	13150b0b 	tstne	r5, #11264	; 0x2c00
    bab8:	00000983 	andeq	r0, r0, r3, lsl #19
    babc:	001a0104 	andseq	r0, sl, r4, lsl #2
    bac0:	0083a72a 	addeq	sl, r3, sl, lsr #14
    bac4:	150c0b00 	strne	r0, [ip, #-2816]	; 0xfffff500
    bac8:	00098313 	andeq	r8, r9, r3, lsl r3
    bacc:	19010400 	stmdbne	r1, {sl}
    bad0:	83ad2a00 			; <UNDEFINED> instruction: 0x83ad2a00
    bad4:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    bad8:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    badc:	01040000 	mrseq	r0, (UNDEF: 4)
    bae0:	b32a0018 			; <UNDEFINED> instruction: 0xb32a0018
    bae4:	0b000083 	bleq	bcf8 <__ram_ret_data_start+0x8468>
    bae8:	8313150e 	tsthi	r3, #58720256	; 0x3800000
    baec:	04000009 	streq	r0, [r0], #-9
    baf0:	2a001701 	bcs	116fc <__ram_ret_data_start+0xde6c>
    baf4:	000083b9 			; <UNDEFINED> instruction: 0x000083b9
    baf8:	13150f0b 	tstne	r5, #11, 30	; 0x2c
    bafc:	00000983 	andeq	r0, r0, r3, lsl #19
    bb00:	00160104 	andseq	r0, r6, r4, lsl #2
    bb04:	0070812a 	rsbseq	r8, r0, sl, lsr #2
    bb08:	15100b00 	ldrne	r0, [r0, #-2816]	; 0xfffff500
    bb0c:	00098313 	andeq	r8, r9, r3, lsl r3
    bb10:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
    bb14:	70882a00 	addvc	r2, r8, r0, lsl #20
    bb18:	110b0000 	mrsne	r0, (UNDEF: 11)
    bb1c:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bb20:	01040000 	mrseq	r0, (UNDEF: 4)
    bb24:	cd2a0014 	stcgt	0, cr0, [sl, #-80]!	; 0xffffffb0
    bb28:	0b00000f 	bleq	bb6c <__ram_ret_data_start+0x82dc>
    bb2c:	770e1512 	smladvc	lr, r2, r5, r1
    bb30:	04000009 	streq	r0, [r0], #-9
    bb34:	2a001004 	bcs	fb4c <__ram_ret_data_start+0xc2bc>
    bb38:	00007096 	muleq	r0, r6, r0
    bb3c:	1315130b 	tstne	r5, #738197504	; 0x2c000000
    bb40:	00000983 	andeq	r0, r0, r3, lsl #19
    bb44:	000f0104 	andeq	r0, pc, r4, lsl #2
    bb48:	00709d2a 	rsbseq	r9, r0, sl, lsr #26
    bb4c:	15140b00 	ldrne	r0, [r4, #-2816]	; 0xfffff500
    bb50:	00098313 	andeq	r8, r9, r3, lsl r3
    bb54:	0e010400 	cfcpyseq	mvf0, mvf1
    bb58:	58052a00 	stmdapl	r5, {r9, fp, sp}
    bb5c:	150b0000 	strne	r0, [fp, #-0]
    bb60:	09770e15 	ldmdbeq	r7!, {r0, r2, r4, r9, sl, fp}^
    bb64:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    bb68:	06000000 	streq	r0, [r0], -r0
    bb6c:	00006ca3 	andeq	r6, r0, r3, lsr #25
    bb70:	0315160b 	tsteq	r5, #11534336	; 0xb00000
    bb74:	00009035 	andeq	r9, r0, r5, lsr r0
    bb78:	340b041b 	strcc	r0, [fp], #-1051	; 0xfffffbe5
    bb7c:	918a0915 	orrls	r0, sl, r5, lsl r9
    bb80:	432b0000 			; <UNDEFINED> instruction: 0x432b0000
    bb84:	0b00544e 	bleq	20cc4 <__ram_ret_data_start+0x1d434>
    bb88:	83131536 	tsthi	r3, #226492416	; 0xd800000
    bb8c:	04000009 	streq	r0, [r0], #-9
    bb90:	2a001010 	bcs	fbd8 <__ram_ret_data_start+0xc348>
    bb94:	00000ff9 	strdeq	r0, [r0], -r9
    bb98:	0e15370b 	cdpeq	7, 1, cr3, cr5, cr11, {0}
    bb9c:	00000977 	andeq	r0, r0, r7, ror r9
    bba0:	00001004 	andeq	r1, r0, r4
    bba4:	2d270600 	stccs	6, cr0, [r7, #-0]
    bba8:	380b0000 	stmdacc	fp, {}	; <UNPREDICTABLE>
    bbac:	915d0315 	cmpls	sp, r5, lsl r3
    bbb0:	041b0000 	ldreq	r0, [fp], #-0
    bbb4:	09153a0b 	ldmdbeq	r5, {r0, r1, r3, r9, fp, ip, sp}
    bbb8:	000091c4 	andeq	r9, r0, r4, asr #3
    bbbc:	5245502b 	subpl	r5, r5, #43	; 0x2b
    bbc0:	153c0b00 	ldrne	r0, [ip, #-2816]!	; 0xfffff500
    bbc4:	00098313 	andeq	r8, r9, r3, lsl r3
    bbc8:	10100400 	andsne	r0, r0, r0, lsl #8
    bbcc:	0ff92a00 	svceq	0x00f92a00
    bbd0:	3d0b0000 	stccc	0, cr0, [fp, #-0]
    bbd4:	09770e15 	ldmdbeq	r7!, {r0, r2, r4, r9, sl, fp}^
    bbd8:	10040000 	andne	r0, r4, r0
    bbdc:	06000000 	streq	r0, [r0], -r0
    bbe0:	00006e75 	andeq	r6, r0, r5, ror lr
    bbe4:	03153e0b 	tsteq	r5, #11, 28	; 0xb0
    bbe8:	00009197 	muleq	r0, r7, r1
    bbec:	400b041b 	andmi	r0, fp, fp, lsl r4
    bbf0:	91fe0915 	mvnsls	r0, r5, lsl r9
    bbf4:	432b0000 			; <UNDEFINED> instruction: 0x432b0000
    bbf8:	0b00504d 	bleq	1fd34 <__ram_ret_data_start+0x1c4a4>
    bbfc:	83131542 	tsthi	r3, #276824064	; 0x10800000
    bc00:	04000009 	streq	r0, [r0], #-9
    bc04:	2a001010 	bcs	fc4c <__ram_ret_data_start+0xc3bc>
    bc08:	00000ff9 	strdeq	r0, [r0], -r9
    bc0c:	0e15430b 	cdpeq	3, 1, cr4, cr5, cr11, {0}
    bc10:	00000977 	andeq	r0, r0, r7, ror r9
    bc14:	00001004 	andeq	r1, r0, r4
    bc18:	ab510600 	blge	144d420 <__ram_ret_data_start+0x1449b90>
    bc1c:	440b0000 	strmi	r0, [fp], #-0
    bc20:	91d10315 	bicsls	r0, r1, r5, lsl r3
    bc24:	041b0000 	ldreq	r0, [fp], #-0
    bc28:	0915460b 	ldmdbeq	r5, {r0, r1, r3, r9, sl, lr}
    bc2c:	000092d1 	ldrdeq	r9, [r0], -r1
    bc30:	006b032a 	rsbeq	r0, fp, sl, lsr #6
    bc34:	15480b00 	strbne	r0, [r8, #-2816]	; 0xfffff500
    bc38:	00098313 	andeq	r8, r9, r3, lsl r3
    bc3c:	1f010400 	svcne	0x00010400
    bc40:	49442b00 	stmdbmi	r4, {r8, r9, fp, sp}^
    bc44:	490b0052 	stmdbmi	fp, {r1, r4, r6}
    bc48:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bc4c:	01040000 	mrseq	r0, (UNDEF: 4)
    bc50:	d92a001e 	stmdble	sl!, {r1, r2, r3, r4}
    bc54:	0b000081 	bleq	be60 <__ram_ret_data_start+0x85d0>
    bc58:	8313154a 	tsthi	r3, #310378496	; 0x12800000
    bc5c:	04000009 	streq	r0, [r0], #-9
    bc60:	2a001d01 	bcs	1306c <__ram_ret_data_start+0xf7dc>
    bc64:	0000227c 	andeq	r2, r0, ip, ror r2
    bc68:	13154b0b 	tstne	r5, #11264	; 0x2c00
    bc6c:	00000983 	andeq	r0, r0, r3, lsl #19
    bc70:	001c0104 	andseq	r0, ip, r4, lsl #2
    bc74:	0093262a 	addseq	r2, r3, sl, lsr #12
    bc78:	154c0b00 	strbne	r0, [ip, #-2816]	; 0xfffff500
    bc7c:	00098313 	andeq	r8, r9, r3, lsl r3
    bc80:	18040400 	stmdane	r4, {sl}
    bc84:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    bc88:	4d0b0000 	stcmi	0, cr0, [fp, #-0]
    bc8c:	09770e15 	ldmdbeq	r7!, {r0, r2, r4, r9, sl, fp}^
    bc90:	04040000 	streq	r0, [r4], #-0
    bc94:	6e2a0014 	mcrvs	0, 1, r0, cr10, cr4, {0}
    bc98:	0b00003c 	bleq	bd90 <__ram_ret_data_start+0x8500>
    bc9c:	8313154e 	tsthi	r3, #327155712	; 0x13800000
    bca0:	04000009 	streq	r0, [r0], #-9
    bca4:	2a001301 	bcs	108b0 <__ram_ret_data_start+0xd020>
    bca8:	00009146 	andeq	r9, r0, r6, asr #2
    bcac:	13154f0b 	tstne	r5, #11, 30	; 0x2c
    bcb0:	00000983 	andeq	r0, r0, r3, lsl #19
    bcb4:	00120104 	andseq	r0, r2, r4, lsl #2
    bcb8:	0030b72a 	eorseq	fp, r0, sl, lsr #14
    bcbc:	15500b00 	ldrbne	r0, [r0, #-2816]	; 0xfffff500
    bcc0:	00098313 	andeq	r8, r9, r3, lsl r3
    bcc4:	11010400 	tstne	r1, r0, lsl #8
    bcc8:	53682a00 	cmnpl	r8, #0, 20
    bccc:	510b0000 	mrspl	r0, (UNDEF: 11)
    bcd0:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bcd4:	01040000 	mrseq	r0, (UNDEF: 4)
    bcd8:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    bcdc:	0b00000f 	bleq	bd20 <__ram_ret_data_start+0x8490>
    bce0:	770e1552 	smlsdvc	lr, r2, r5, r1
    bce4:	04000009 	streq	r0, [r0], #-9
    bce8:	00000010 	andeq	r0, r0, r0, lsl r0
    bcec:	0064ab06 	rsbeq	sl, r4, r6, lsl #22
    bcf0:	15530b00 	ldrbne	r0, [r3, #-2816]	; 0xfffff500
    bcf4:	00920b03 	addseq	r0, r2, r3, lsl #22
    bcf8:	0b041b00 	bleq	112900 <__ram_ret_data_start+0x10f070>
    bcfc:	0a091555 	beq	251258 <__ram_ret_data_start+0x24d9c8>
    bd00:	2a000094 	bcs	bf58 <__ram_ret_data_start+0x86c8>
    bd04:	0000919d 	muleq	r0, sp, r1
    bd08:	1315570b 	tstne	r5, #2883584	; 0x2c0000
    bd0c:	00000983 	andeq	r0, r0, r3, lsl #19
    bd10:	001f0104 	andseq	r0, pc, r4, lsl #2
    bd14:	0091a32a 	addseq	sl, r1, sl, lsr #6
    bd18:	15580b00 	ldrbne	r0, [r8, #-2816]	; 0xfffff500
    bd1c:	00098313 	andeq	r8, r9, r3, lsl r3
    bd20:	1e010400 	cfcpysne	mvf0, mvf1
    bd24:	91a92a00 			; <UNDEFINED> instruction: 0x91a92a00
    bd28:	590b0000 	stmdbpl	fp, {}	; <UNPREDICTABLE>
    bd2c:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bd30:	01040000 	mrseq	r0, (UNDEF: 4)
    bd34:	522a001d 	eorpl	r0, sl, #29
    bd38:	0b000005 	bleq	bd54 <__ram_ret_data_start+0x84c4>
    bd3c:	770e155a 	smlsdvc	lr, sl, r5, r1
    bd40:	04000009 	streq	r0, [r0], #-9
    bd44:	2a001c01 	bcs	12d50 <__ram_ret_data_start+0xf4c0>
    bd48:	00009ba2 	andeq	r9, r0, r2, lsr #23
    bd4c:	13155b0b 	tstne	r5, #11264	; 0x2c00
    bd50:	00000983 	andeq	r0, r0, r3, lsl #19
    bd54:	001b0104 	andseq	r0, fp, r4, lsl #2
    bd58:	009ba82a 	addseq	sl, fp, sl, lsr #16
    bd5c:	155c0b00 	ldrbne	r0, [ip, #-2816]	; 0xfffff500
    bd60:	00098313 	andeq	r8, r9, r3, lsl r3
    bd64:	1a010400 	bne	4cd6c <__ram_ret_data_start+0x494dc>
    bd68:	9bae2a00 	blls	feb96570 <__data_end_ram_ret__+0xdeaa6570>
    bd6c:	5d0b0000 	stcpl	0, cr0, [fp, #-0]
    bd70:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bd74:	01040000 	mrseq	r0, (UNDEF: 4)
    bd78:	7a2a0019 	bvc	a8bde4 <__ram_ret_data_start+0xa88554>
    bd7c:	0b000005 	bleq	bd98 <__ram_ret_data_start+0x8508>
    bd80:	770e155e 	smlsdvc	lr, lr, r5, r1
    bd84:	04000009 	streq	r0, [r0], #-9
    bd88:	2a001801 	bcs	11d94 <__ram_ret_data_start+0xe504>
    bd8c:	00009a99 	muleq	r0, r9, sl
    bd90:	13155f0b 	tstne	r5, #11, 30	; 0x2c
    bd94:	00000983 	andeq	r0, r0, r3, lsl #19
    bd98:	00170104 	andseq	r0, r7, r4, lsl #2
    bd9c:	009a9f2a 	addseq	r9, sl, sl, lsr #30
    bda0:	15600b00 	strbne	r0, [r0, #-2816]!	; 0xfffff500
    bda4:	00098313 	andeq	r8, r9, r3, lsl r3
    bda8:	16010400 	strne	r0, [r1], -r0, lsl #8
    bdac:	9aa52a00 	bls	fe9565b4 <__data_end_ram_ret__+0xde8665b4>
    bdb0:	610b0000 	mrsvs	r0, (UNDEF: 11)
    bdb4:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bdb8:	01040000 	mrseq	r0, (UNDEF: 4)
    bdbc:	c22a0015 	eorgt	r0, sl, #21
    bdc0:	0b00000f 	bleq	be04 <__ram_ret_data_start+0x8574>
    bdc4:	770e1562 	strvc	r1, [lr, -r2, ror #10]
    bdc8:	04000009 	streq	r0, [r0], #-9
    bdcc:	2a001401 	bcs	10dd8 <__ram_ret_data_start+0xd548>
    bdd0:	00009aab 	andeq	r9, r0, fp, lsr #21
    bdd4:	1315630b 	tstne	r5, #738197504	; 0x2c000000
    bdd8:	00000983 	andeq	r0, r0, r3, lsl #19
    bddc:	00130104 	andseq	r0, r3, r4, lsl #2
    bde0:	009ab12a 	addseq	fp, sl, sl, lsr #2
    bde4:	15640b00 	strbne	r0, [r4, #-2816]!	; 0xfffff500
    bde8:	00098313 	andeq	r8, r9, r3, lsl r3
    bdec:	12010400 	andne	r0, r1, #0, 8
    bdf0:	9ab72a00 	bls	fedd65f8 <__data_end_ram_ret__+0xdece65f8>
    bdf4:	650b0000 	strvs	r0, [fp, #-0]
    bdf8:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bdfc:	01040000 	mrseq	r0, (UNDEF: 4)
    be00:	bd2a0011 	stclt	0, cr0, [sl, #-68]!	; 0xffffffbc
    be04:	0b00009a 	bleq	c074 <__ram_ret_data_start+0x87e4>
    be08:	83131566 	tsthi	r3, #427819008	; 0x19800000
    be0c:	04000009 	streq	r0, [r0], #-9
    be10:	2a001001 	bcs	fe1c <__ram_ret_data_start+0xc58c>
    be14:	00000ff9 	strdeq	r0, [r0], -r9
    be18:	0e15670b 	cdpeq	7, 1, cr6, cr5, cr11, {0}
    be1c:	00000977 	andeq	r0, r0, r7, ror r9
    be20:	00001004 	andeq	r1, r0, r4
    be24:	95870600 	strls	r0, [r7, #1536]	; 0x600
    be28:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
    be2c:	92de0315 	sbcsls	r0, lr, #1409286144	; 0x54000000
    be30:	041b0000 	ldreq	r0, [fp], #-0
    be34:	09156a0b 	ldmdbeq	r5, {r0, r1, r3, r9, fp, sp, lr}
    be38:	00009510 	andeq	r9, r0, r0, lsl r5
    be3c:	004fbc2a 	subeq	fp, pc, sl, lsr #24
    be40:	156c0b00 	strbne	r0, [ip, #-2816]!	; 0xfffff500
    be44:	00098313 	andeq	r8, r9, r3, lsl r3
    be48:	1f010400 	svcne	0x00010400
    be4c:	4fc22a00 	svcmi	0x00c22a00
    be50:	6d0b0000 	stcvs	0, cr0, [fp, #-0]
    be54:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    be58:	01040000 	mrseq	r0, (UNDEF: 4)
    be5c:	c82a001e 	stmdagt	sl!, {r1, r2, r3, r4}
    be60:	0b00004f 	bleq	bfa4 <__ram_ret_data_start+0x8714>
    be64:	8313156e 	tsthi	r3, #461373440	; 0x1b800000
    be68:	04000009 	streq	r0, [r0], #-9
    be6c:	2a001d01 	bcs	13278 <__ram_ret_data_start+0xf9e8>
    be70:	000063d7 	ldrdeq	r6, [r0], -r7
    be74:	13156f0b 	tstne	r5, #11, 30	; 0x2c
    be78:	00000983 	andeq	r0, r0, r3, lsl #19
    be7c:	001c0104 	andseq	r0, ip, r4, lsl #2
    be80:	004fd52a 	subeq	sp, pc, sl, lsr #10
    be84:	15700b00 	ldrbne	r0, [r0, #-2816]!	; 0xfffff500
    be88:	00098313 	andeq	r8, r9, r3, lsl r3
    be8c:	1b010400 	blne	4ce94 <__ram_ret_data_start+0x49604>
    be90:	4fdb2a00 	svcmi	0x00db2a00
    be94:	710b0000 	mrsvc	r0, (UNDEF: 11)
    be98:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    be9c:	01040000 	mrseq	r0, (UNDEF: 4)
    bea0:	e12a001a 			; <UNDEFINED> instruction: 0xe12a001a
    bea4:	0b00004f 	bleq	bfe8 <__ram_ret_data_start+0x8758>
    bea8:	83131572 	tsthi	r3, #478150656	; 0x1c800000
    beac:	04000009 	streq	r0, [r0], #-9
    beb0:	2a001901 	bcs	122bc <__ram_ret_data_start+0xea2c>
    beb4:	00004fe7 	andeq	r4, r0, r7, ror #31
    beb8:	1315730b 	tstne	r5, #738197504	; 0x2c000000
    bebc:	00000983 	andeq	r0, r0, r3, lsl #19
    bec0:	00180104 	andseq	r0, r8, r4, lsl #2
    bec4:	004fed2a 	subeq	lr, pc, sl, lsr #26
    bec8:	15740b00 	ldrbne	r0, [r4, #-2816]!	; 0xfffff500
    becc:	00098313 	andeq	r8, r9, r3, lsl r3
    bed0:	17010400 	strne	r0, [r1, -r0, lsl #8]
    bed4:	4ff32a00 	svcmi	0x00f32a00
    bed8:	750b0000 	strvc	r0, [fp, #-0]
    bedc:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bee0:	01040000 	mrseq	r0, (UNDEF: 4)
    bee4:	052a0016 	streq	r0, [sl, #-22]!	; 0xffffffea
    bee8:	0b0000af 	bleq	c1ac <__ram_ret_data_start+0x891c>
    beec:	83131576 	tsthi	r3, #494927872	; 0x1d800000
    bef0:	04000009 	streq	r0, [r0], #-9
    bef4:	2a001501 	bcs	11300 <__ram_ret_data_start+0xda70>
    bef8:	0000af0c 	andeq	sl, r0, ip, lsl #30
    befc:	1315770b 	tstne	r5, #2883584	; 0x2c0000
    bf00:	00000983 	andeq	r0, r0, r3, lsl #19
    bf04:	00140104 	andseq	r0, r4, r4, lsl #2
    bf08:	00af132a 	adceq	r1, pc, sl, lsr #6
    bf0c:	15780b00 	ldrbne	r0, [r8, #-2816]!	; 0xfffff500
    bf10:	00098313 	andeq	r8, r9, r3, lsl r3
    bf14:	13010400 	movwne	r0, #5120	; 0x1400
    bf18:	0fd82a00 	svceq	0x00d82a00
    bf1c:	790b0000 	stmdbvc	fp, {}	; <UNPREDICTABLE>
    bf20:	09770e15 	ldmdbeq	r7!, {r0, r2, r4, r9, sl, fp}^
    bf24:	13040000 	movwne	r0, #16384	; 0x4000
    bf28:	06000000 	streq	r0, [r0], -r0
    bf2c:	000029ca 	andeq	r2, r0, sl, asr #19
    bf30:	03157a0b 	tsteq	r5, #45056	; 0xb000
    bf34:	00009417 	andeq	r9, r0, r7, lsl r4
    bf38:	7c0b041b 	cfstrsvc	mvf0, [fp], {27}
    bf3c:	96160915 			; <UNDEFINED> instruction: 0x96160915
    bf40:	832a0000 			; <UNDEFINED> instruction: 0x832a0000
    bf44:	0b000083 	bleq	c158 <__ram_ret_data_start+0x88c8>
    bf48:	8313157e 	tsthi	r3, #528482304	; 0x1f800000
    bf4c:	04000009 	streq	r0, [r0], #-9
    bf50:	2a001f01 	bcs	13b5c <__ram_ret_data_start+0x102cc>
    bf54:	00008389 	andeq	r8, r0, r9, lsl #7
    bf58:	13157f0b 	tstne	r5, #11, 30	; 0x2c
    bf5c:	00000983 	andeq	r0, r0, r3, lsl #19
    bf60:	001e0104 	andseq	r0, lr, r4, lsl #2
    bf64:	00838f2a 	addeq	r8, r3, sl, lsr #30
    bf68:	15800b00 	strne	r0, [r0, #2816]	; 0xb00
    bf6c:	00098313 	andeq	r8, r9, r3, lsl r3
    bf70:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    bf74:	83952a00 	orrshi	r2, r5, #0, 20
    bf78:	810b0000 	mrshi	r0, (UNDEF: 11)
    bf7c:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bf80:	01040000 	mrseq	r0, (UNDEF: 4)
    bf84:	9b2a001c 	blls	a8bffc <__ram_ret_data_start+0xa8876c>
    bf88:	0b000083 	bleq	c19c <__ram_ret_data_start+0x890c>
    bf8c:	83131582 	tsthi	r3, #545259520	; 0x20800000
    bf90:	04000009 	streq	r0, [r0], #-9
    bf94:	2a001b01 	bcs	12ba0 <__ram_ret_data_start+0xf310>
    bf98:	000083a1 	andeq	r8, r0, r1, lsr #7
    bf9c:	1315830b 	tstne	r5, #738197504	; 0x2c000000
    bfa0:	00000983 	andeq	r0, r0, r3, lsl #19
    bfa4:	001a0104 	andseq	r0, sl, r4, lsl #2
    bfa8:	0083a72a 	addeq	sl, r3, sl, lsr #14
    bfac:	15840b00 	strne	r0, [r4, #2816]	; 0xb00
    bfb0:	00098313 	andeq	r8, r9, r3, lsl r3
    bfb4:	19010400 	stmdbne	r1, {sl}
    bfb8:	83ad2a00 			; <UNDEFINED> instruction: 0x83ad2a00
    bfbc:	850b0000 	strhi	r0, [fp, #-0]
    bfc0:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    bfc4:	01040000 	mrseq	r0, (UNDEF: 4)
    bfc8:	b32a0018 			; <UNDEFINED> instruction: 0xb32a0018
    bfcc:	0b000083 	bleq	c1e0 <__ram_ret_data_start+0x8950>
    bfd0:	83131586 	tsthi	r3, #562036736	; 0x21800000
    bfd4:	04000009 	streq	r0, [r0], #-9
    bfd8:	2a001701 	bcs	11be4 <__ram_ret_data_start+0xe354>
    bfdc:	000083b9 			; <UNDEFINED> instruction: 0x000083b9
    bfe0:	1315870b 	tstne	r5, #2883584	; 0x2c0000
    bfe4:	00000983 	andeq	r0, r0, r3, lsl #19
    bfe8:	00160104 	andseq	r0, r6, r4, lsl #2
    bfec:	0070812a 	rsbseq	r8, r0, sl, lsr #2
    bff0:	15880b00 	strne	r0, [r8, #2816]	; 0xb00
    bff4:	00098313 	andeq	r8, r9, r3, lsl r3
    bff8:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
    bffc:	70882a00 	addvc	r2, r8, r0, lsl #20
    c000:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
    c004:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c008:	01040000 	mrseq	r0, (UNDEF: 4)
    c00c:	8f2a0014 	svchi	0x002a0014
    c010:	0b000070 	bleq	c1d8 <__ram_ret_data_start+0x8948>
    c014:	8313158a 	tsthi	r3, #578813952	; 0x22800000
    c018:	04000009 	streq	r0, [r0], #-9
    c01c:	2a001301 	bcs	10c28 <__ram_ret_data_start+0xd398>
    c020:	00000fd8 	ldrdeq	r0, [r0], -r8
    c024:	0e158b0b 	vnmlseq.f64	d8, d5, d11
    c028:	00000977 	andeq	r0, r0, r7, ror r9
    c02c:	00001304 	andeq	r1, r0, r4, lsl #6
    c030:	8e3b0600 	cfmsuba32hi	mvax0, mvax0, mvfx11, mvfx0
    c034:	8c0b0000 	stchi	0, cr0, [fp], {-0}
    c038:	951d0315 	ldrls	r0, [sp, #-789]	; 0xfffffceb
    c03c:	041b0000 	ldreq	r0, [fp], #-0
    c040:	09158e0b 	ldmdbeq	r5, {r0, r1, r3, r9, sl, fp, pc}
    c044:	000096c7 	andeq	r9, r0, r7, asr #13
    c048:	0040502a 	subeq	r5, r0, sl, lsr #32
    c04c:	15900b00 	ldrne	r0, [r0, #2816]	; 0xb00
    c050:	00098313 	andeq	r8, r9, r3, lsl r3
    c054:	1f010400 	svcne	0x00010400
    c058:	40562a00 	subsmi	r2, r6, r0, lsl #20
    c05c:	910b0000 	mrsls	r0, (UNDEF: 11)
    c060:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c064:	01040000 	mrseq	r0, (UNDEF: 4)
    c068:	5c2a001e 	stcpl	0, cr0, [sl], #-120	; 0xffffff88
    c06c:	0b000040 	bleq	c174 <__ram_ret_data_start+0x88e4>
    c070:	83131592 	tsthi	r3, #612368384	; 0x24800000
    c074:	04000009 	streq	r0, [r0], #-9
    c078:	2a001d01 	bcs	13484 <__ram_ret_data_start+0xfbf4>
    c07c:	00004062 	andeq	r4, r0, r2, rrx
    c080:	1315930b 	tstne	r5, #738197504	; 0x2c000000
    c084:	00000983 	andeq	r0, r0, r3, lsl #19
    c088:	001c0104 	andseq	r0, ip, r4, lsl #2
    c08c:	0040682a 	subeq	r6, r0, sl, lsr #16
    c090:	15940b00 	ldrne	r0, [r4, #2816]	; 0xb00
    c094:	00098313 	andeq	r8, r9, r3, lsl r3
    c098:	1b010400 	blne	4d0a0 <__ram_ret_data_start+0x49810>
    c09c:	406e2a00 	rsbmi	r2, lr, r0, lsl #20
    c0a0:	950b0000 	strls	r0, [fp, #-0]
    c0a4:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c0a8:	01040000 	mrseq	r0, (UNDEF: 4)
    c0ac:	742a001a 	strtvc	r0, [sl], #-26	; 0xffffffe6
    c0b0:	0b000040 	bleq	c1b8 <__ram_ret_data_start+0x8928>
    c0b4:	83131596 	tsthi	r3, #629145600	; 0x25800000
    c0b8:	04000009 	streq	r0, [r0], #-9
    c0bc:	2a001901 	bcs	124c8 <__ram_ret_data_start+0xec38>
    c0c0:	0000407a 	andeq	r4, r0, sl, ror r0
    c0c4:	1315970b 	tstne	r5, #2883584	; 0x2c0000
    c0c8:	00000983 	andeq	r0, r0, r3, lsl #19
    c0cc:	00180104 	andseq	r0, r8, r4, lsl #2
    c0d0:	0005842a 	andeq	r8, r5, sl, lsr #8
    c0d4:	15980b00 	ldrne	r0, [r8, #2816]	; 0xb00
    c0d8:	0009770e 	andeq	r7, r9, lr, lsl #14
    c0dc:	00180400 	andseq	r0, r8, r0, lsl #8
    c0e0:	31060000 	mrscc	r0, (UNDEF: 6)
    c0e4:	0b00006f 	bleq	c2a8 <__ram_ret_data_start+0x8a18>
    c0e8:	23031599 	movwcs	r1, #13721	; 0x3599
    c0ec:	1b000096 	blne	c34c <__ram_ret_data_start+0x8abc>
    c0f0:	159b0b04 	ldrne	r0, [fp, #2820]	; 0xb04
    c0f4:	00977809 	addseq	r7, r7, r9, lsl #16
    c0f8:	7b472a00 	blvc	11d6900 <__ram_ret_data_start+0x11d3070>
    c0fc:	9d0b0000 	stcls	0, cr0, [fp, #-0]
    c100:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c104:	01040000 	mrseq	r0, (UNDEF: 4)
    c108:	4d2a001f 	stcmi	0, cr0, [sl, #-124]!	; 0xffffff84
    c10c:	0b00007b 	bleq	c300 <__ram_ret_data_start+0x8a70>
    c110:	8313159e 	tsthi	r3, #662700032	; 0x27800000
    c114:	04000009 	streq	r0, [r0], #-9
    c118:	2a001e01 	bcs	13924 <__ram_ret_data_start+0x10094>
    c11c:	00007b53 	andeq	r7, r0, r3, asr fp
    c120:	13159f0b 	tstne	r5, #11, 30	; 0x2c
    c124:	00000983 	andeq	r0, r0, r3, lsl #19
    c128:	001d0104 	andseq	r0, sp, r4, lsl #2
    c12c:	007b592a 	rsbseq	r5, fp, sl, lsr #18
    c130:	15a00b00 	strne	r0, [r0, #2816]!	; 0xb00
    c134:	00098313 	andeq	r8, r9, r3, lsl r3
    c138:	1c010400 	cfstrsne	mvf0, [r1], {-0}
    c13c:	7b5f2a00 	blvc	17d6944 <__ram_ret_data_start+0x17d30b4>
    c140:	a10b0000 	mrsge	r0, (UNDEF: 11)
    c144:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c148:	01040000 	mrseq	r0, (UNDEF: 4)
    c14c:	412a001b 			; <UNDEFINED> instruction: 0x412a001b
    c150:	0b00007b 	bleq	c344 <__ram_ret_data_start+0x8ab4>
    c154:	831315a2 	tsthi	r3, #679477248	; 0x28800000
    c158:	04000009 	streq	r0, [r0], #-9
    c15c:	2a001a01 	bcs	12968 <__ram_ret_data_start+0xf0d8>
    c160:	00007b6d 	andeq	r7, r0, sp, ror #22
    c164:	1315a30b 	tstne	r5, #738197504	; 0x2c000000
    c168:	00000983 	andeq	r0, r0, r3, lsl #19
    c16c:	00190104 	andseq	r0, r9, r4, lsl #2
    c170:	007b732a 	rsbseq	r7, fp, sl, lsr #6
    c174:	15a40b00 	strne	r0, [r4, #2816]!	; 0xb00
    c178:	00098313 	andeq	r8, r9, r3, lsl r3
    c17c:	18010400 	stmdane	r1, {sl}
    c180:	05842a00 	streq	r2, [r4, #2560]	; 0xa00
    c184:	a50b0000 	strge	r0, [fp, #-0]
    c188:	09770e15 	ldmdbeq	r7!, {r0, r2, r4, r9, sl, fp}^
    c18c:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    c190:	06000000 	streq	r0, [r0], -r0
    c194:	00006e18 	andeq	r6, r0, r8, lsl lr
    c198:	0315a60b 	tsteq	r5, #11534336	; 0xb00000
    c19c:	000096d4 	ldrdeq	r9, [r0], -r4
    c1a0:	a80b041b 	stmdage	fp, {r0, r1, r3, r4, sl}
    c1a4:	98290915 	stmdals	r9!, {r0, r2, r4, r8, fp}
    c1a8:	cd2a0000 	stcgt	0, cr0, [sl, #-0]
    c1ac:	0b000036 	bleq	c28c <__ram_ret_data_start+0x89fc>
    c1b0:	831315aa 	tsthi	r3, #713031680	; 0x2a800000
    c1b4:	04000009 	streq	r0, [r0], #-9
    c1b8:	2a001f01 	bcs	13dc4 <__ram_ret_data_start+0x10534>
    c1bc:	00007b9e 	muleq	r0, lr, fp
    c1c0:	1315ab0b 	tstne	r5, #11264	; 0x2c00
    c1c4:	00000983 	andeq	r0, r0, r3, lsl #19
    c1c8:	001d0204 	andseq	r0, sp, r4, lsl #4
    c1cc:	0005522a 	andeq	r5, r5, sl, lsr #4
    c1d0:	15ac0b00 	strne	r0, [ip, #2816]!	; 0xb00
    c1d4:	0009770e 	andeq	r7, r9, lr, lsl #14
    c1d8:	18050400 	stmdane	r5, {sl}
    c1dc:	2aee2a00 	bcs	ffb969e4 <__data_end_ram_ret__+0xdfaa69e4>
    c1e0:	ad0b0000 	stcge	0, cr0, [fp, #-0]
    c1e4:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c1e8:	01040000 	mrseq	r0, (UNDEF: 4)
    c1ec:	552a0017 	strpl	r0, [sl, #-23]!	; 0xffffffe9
    c1f0:	0b00006f 	bleq	c3b4 <__ram_ret_data_start+0x8b24>
    c1f4:	831315ae 	tsthi	r3, #729808896	; 0x2b800000
    c1f8:	04000009 	streq	r0, [r0], #-9
    c1fc:	2a001502 	bcs	1160c <__ram_ret_data_start+0xdd7c>
    c200:	00000fc2 	andeq	r0, r0, r2, asr #31
    c204:	0e15af0b 	cdpeq	15, 1, cr10, cr5, cr11, {0}
    c208:	00000977 	andeq	r0, r0, r7, ror r9
    c20c:	00140104 	andseq	r0, r4, r4, lsl #2
    c210:	002af72a 	eoreq	pc, sl, sl, lsr #14
    c214:	15b00b00 	ldrne	r0, [r0, #2816]!	; 0xb00
    c218:	00098313 	andeq	r8, r9, r3, lsl r3
    c21c:	13010400 	movwne	r0, #5120	; 0x1400
    c220:	6f5e2a00 	svcvs	0x005e2a00
    c224:	b10b0000 	mrslt	r0, (UNDEF: 11)
    c228:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c22c:	02040000 	andeq	r0, r4, #0
    c230:	ee2a0011 	mcr	0, 1, r0, cr10, cr1, {0}
    c234:	0b00000f 	bleq	c278 <__ram_ret_data_start+0x89e8>
    c238:	770e15b2 			; <UNDEFINED> instruction: 0x770e15b2
    c23c:	04000009 	streq	r0, [r0], #-9
    c240:	00000011 	andeq	r0, r0, r1, lsl r0
    c244:	0049e006 	subeq	lr, r9, r6
    c248:	15b30b00 	ldrne	r0, [r3, #2816]!	; 0xb00
    c24c:	00978503 	addseq	r8, r7, r3, lsl #10
    c250:	0b041b00 	bleq	112e58 <__ram_ret_data_start+0x10f5c8>
    c254:	da0915b5 	ble	251930 <__ram_ret_data_start+0x24e0a0>
    c258:	2a000098 	bcs	c4c0 <__ram_ret_data_start+0x8c30>
    c25c:	000091f7 	strdeq	r9, [r0], -r7
    c260:	1315b70b 	tstne	r5, #2883584	; 0x2c0000
    c264:	00000983 	andeq	r0, r0, r3, lsl #19
    c268:	001f0104 	andseq	r0, pc, r4, lsl #2
    c26c:	0091fd2a 	addseq	pc, r1, sl, lsr #26
    c270:	15b80b00 	ldrne	r0, [r8, #2816]!	; 0xb00
    c274:	00098313 	andeq	r8, r9, r3, lsl r3
    c278:	1e010400 	cfcpysne	mvf0, mvf1
    c27c:	79aa2a00 	stmibvc	sl!, {r9, fp, sp}
    c280:	b90b0000 	stmdblt	fp, {}	; <UNPREDICTABLE>
    c284:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c288:	01040000 	mrseq	r0, (UNDEF: 4)
    c28c:	082a001d 	stmdaeq	sl!, {r0, r2, r3, r4}
    c290:	0b000092 	bleq	c4e0 <__ram_ret_data_start+0x8c50>
    c294:	831315ba 	tsthi	r3, #780140544	; 0x2e800000
    c298:	04000009 	streq	r0, [r0], #-9
    c29c:	2a001c01 	bcs	132a8 <__ram_ret_data_start+0xfa18>
    c2a0:	0000920e 	andeq	r9, r0, lr, lsl #4
    c2a4:	1315bb0b 	tstne	r5, #11264	; 0x2c00
    c2a8:	00000983 	andeq	r0, r0, r3, lsl #19
    c2ac:	001b0104 	andseq	r0, fp, r4, lsl #2
    c2b0:	0092142a 	addseq	r1, r2, sl, lsr #8
    c2b4:	15bc0b00 	ldrne	r0, [ip, #2816]!	; 0xb00
    c2b8:	00098313 	andeq	r8, r9, r3, lsl r3
    c2bc:	1a010400 	bne	4d2c4 <__ram_ret_data_start+0x49a34>
    c2c0:	79b92a00 	ldmibvc	r9!, {r9, fp, sp}
    c2c4:	bd0b0000 	stclt	0, cr0, [fp, #-0]
    c2c8:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c2cc:	01040000 	mrseq	r0, (UNDEF: 4)
    c2d0:	222a0019 	eorcs	r0, sl, #25
    c2d4:	0b000092 	bleq	c524 <__ram_ret_data_start+0x8c94>
    c2d8:	831315be 	tsthi	r3, #796917760	; 0x2f800000
    c2dc:	04000009 	streq	r0, [r0], #-9
    c2e0:	2a001801 	bcs	122ec <__ram_ret_data_start+0xea5c>
    c2e4:	00000584 	andeq	r0, r0, r4, lsl #11
    c2e8:	0e15bf0b 	cdpeq	15, 1, cr11, cr5, cr11, {0}
    c2ec:	00000977 	andeq	r0, r0, r7, ror r9
    c2f0:	00001804 	andeq	r1, r0, r4, lsl #16
    c2f4:	5abd0600 	bpl	fef4dafc <__data_end_ram_ret__+0xdee5dafc>
    c2f8:	c00b0000 	andgt	r0, fp, r0
    c2fc:	98360315 	ldmdals	r6!, {r0, r2, r4, r8, r9}
    c300:	041b0000 	ldreq	r0, [fp], #-0
    c304:	0915c20b 	ldmdbeq	r5, {r0, r1, r3, r9, lr, pc}
    c308:	00009936 	andeq	r9, r0, r6, lsr r9
    c30c:	4e45422b 	cdpmi	2, 4, cr4, cr5, cr11, {1}
    c310:	15c40b00 	strbne	r0, [r4, #2816]	; 0xb00
    c314:	00098313 	andeq	r8, r9, r3, lsl r3
    c318:	1f010400 	svcne	0x00010400
    c31c:	3afc2a00 	bcc	fff16b24 <__data_end_ram_ret__+0xdfe26b24>
    c320:	c50b0000 	strgt	r0, [fp, #-0]
    c324:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c328:	01040000 	mrseq	r0, (UNDEF: 4)
    c32c:	a72a001e 			; <UNDEFINED> instruction: 0xa72a001e
    c330:	0b00007b 	bleq	c524 <__ram_ret_data_start+0x8c94>
    c334:	831315c6 	tsthi	r3, #830472192	; 0x31800000
    c338:	04000009 	streq	r0, [r0], #-9
    c33c:	2a001d01 	bcs	13748 <__ram_ret_data_start+0xfeb8>
    c340:	00000552 	andeq	r0, r0, r2, asr r5
    c344:	0e15c70b 	cdpeq	7, 1, cr12, cr5, cr11, {0}
    c348:	00000977 	andeq	r0, r0, r7, ror r9
    c34c:	00001d04 	andeq	r1, r0, r4, lsl #26
    c350:	488b0600 	stmmi	fp, {r9, sl}
    c354:	c80b0000 	stmdagt	fp, {}	; <UNPREDICTABLE>
    c358:	98e70315 	stmials	r7!, {r0, r2, r4, r8, r9}^
    c35c:	041b0000 	ldreq	r0, [fp], #-0
    c360:	0915ca0b 	ldmdbeq	r5, {r0, r1, r3, r9, fp, lr, pc}
    c364:	00009a1a 	andeq	r9, r0, sl, lsl sl
    c368:	0038872a 	eorseq	r8, r8, sl, lsr #14
    c36c:	15cc0b00 	strbne	r0, [ip, #2816]	; 0xb00
    c370:	00098313 	andeq	r8, r9, r3, lsl r3
    c374:	1f010400 	svcne	0x00010400
    c378:	053a2a00 	ldreq	r2, [sl, #-2560]!	; 0xfffff600
    c37c:	cd0b0000 	stcgt	0, cr0, [fp, #-0]
    c380:	09770e15 	ldmdbeq	r7!, {r0, r2, r4, r9, sl, fp}^
    c384:	03040000 	movweq	r0, #16384	; 0x4000
    c388:	3f2a001c 	svccc	0x002a001c
    c38c:	0b000073 	bleq	c560 <__ram_ret_data_start+0x8cd0>
    c390:	831315ce 	tsthi	r3, #864026624	; 0x33800000
    c394:	04000009 	streq	r0, [r0], #-9
    c398:	2a001b01 	bcs	12fa4 <__ram_ret_data_start+0xf714>
    c39c:	00007345 	andeq	r7, r0, r5, asr #6
    c3a0:	1315cf0b 	tstne	r5, #11, 30	; 0x2c
    c3a4:	00000983 	andeq	r0, r0, r3, lsl #19
    c3a8:	001a0104 	andseq	r0, sl, r4, lsl #2
    c3ac:	00734b2a 	rsbseq	r4, r3, sl, lsr #22
    c3b0:	15d00b00 	ldrbne	r0, [r0, #2816]	; 0xb00
    c3b4:	00098313 	andeq	r8, r9, r3, lsl r3
    c3b8:	19010400 	stmdbne	r1, {sl}
    c3bc:	057a2a00 	ldrbeq	r2, [sl, #-2560]!	; 0xfffff600
    c3c0:	d10b0000 	mrsle	r0, (UNDEF: 11)
    c3c4:	09770e15 	ldmdbeq	r7!, {r0, r2, r4, r9, sl, fp}^
    c3c8:	01040000 	mrseq	r0, (UNDEF: 4)
    c3cc:	512a0018 			; <UNDEFINED> instruction: 0x512a0018
    c3d0:	0b000073 	bleq	c5a4 <__ram_ret_data_start+0x8d14>
    c3d4:	831315d2 	tsthi	r3, #880803840	; 0x34800000
    c3d8:	04000009 	streq	r0, [r0], #-9
    c3dc:	2a001701 	bcs	11fe8 <__ram_ret_data_start+0xe758>
    c3e0:	00007357 	andeq	r7, r0, r7, asr r3
    c3e4:	1315d30b 	tstne	r5, #738197504	; 0x2c000000
    c3e8:	00000983 	andeq	r0, r0, r3, lsl #19
    c3ec:	00160104 	andseq	r0, r6, r4, lsl #2
    c3f0:	000fb72a 	andeq	fp, pc, sl, lsr #14
    c3f4:	15d40b00 	ldrbne	r0, [r4, #2816]	; 0xb00
    c3f8:	0009770e 	andeq	r7, r9, lr, lsl #14
    c3fc:	14020400 	strne	r0, [r2], #-1024	; 0xfffffc00
    c400:	2b072a00 	blcs	1d6c08 <__ram_ret_data_start+0x1d3378>
    c404:	d50b0000 	strle	r0, [fp, #-0]
    c408:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c40c:	01040000 	mrseq	r0, (UNDEF: 4)
    c410:	8a2a0013 	bhi	a8c464 <__ram_ret_data_start+0xa88bd4>
    c414:	0b00006f 	bleq	c5d8 <__ram_ret_data_start+0x8d48>
    c418:	831315d6 	tsthi	r3, #897581056	; 0x35800000
    c41c:	04000009 	streq	r0, [r0], #-9
    c420:	2a001102 	bcs	10830 <__ram_ret_data_start+0xcfa0>
    c424:	00000fee 	andeq	r0, r0, lr, ror #31
    c428:	0e15d70b 	cdpeq	7, 1, cr13, cr5, cr11, {0}
    c42c:	00000977 	andeq	r0, r0, r7, ror r9
    c430:	00001104 	andeq	r1, r0, r4, lsl #2
    c434:	22ee0600 	rsccs	r0, lr, #0, 12
    c438:	d80b0000 	stmdale	fp, {}	; <UNPREDICTABLE>
    c43c:	99430315 	stmdbls	r3, {r0, r2, r4, r8, r9}^
    c440:	041b0000 	ldreq	r0, [fp], #-0
    c444:	0915da0b 	ldmdbeq	r5, {r0, r1, r3, r9, fp, ip, lr, pc}
    c448:	00009aba 			; <UNDEFINED> instruction: 0x00009aba
    c44c:	001cfd2a 	andseq	pc, ip, sl, lsr #26
    c450:	15dc0b00 	ldrbne	r0, [ip, #2816]	; 0xb00
    c454:	00098313 	andeq	r8, r9, r3, lsl r3
    c458:	1e020400 	cfcpysne	mvf0, mvf2
    c45c:	271c2a00 	ldrcs	r2, [ip, -r0, lsl #20]
    c460:	dd0b0000 	stcle	0, cr0, [fp, #-0]
    c464:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c468:	02040000 	andeq	r0, r4, #0
    c46c:	322a001c 	eorcc	r0, sl, #28
    c470:	0b000055 	bleq	c5cc <__ram_ret_data_start+0x8d3c>
    c474:	831315de 	tsthi	r3, #931135488	; 0x37800000
    c478:	04000009 	streq	r0, [r0], #-9
    c47c:	2a001a02 	bcs	12c8c <__ram_ret_data_start+0xf3fc>
    c480:	0000a478 	andeq	sl, r0, r8, ror r4
    c484:	1315df0b 	tstne	r5, #11, 30	; 0x2c
    c488:	00000983 	andeq	r0, r0, r3, lsl #19
    c48c:	00180204 	andseq	r0, r8, r4, lsl #4
    c490:	001f872a 	andseq	r8, pc, sl, lsr #14
    c494:	15e00b00 	strbne	r0, [r0, #2816]!	; 0xb00
    c498:	00098313 	andeq	r8, r9, r3, lsl r3
    c49c:	16020400 	strne	r0, [r2], -r0, lsl #8
    c4a0:	0fb72a00 	svceq	0x00b72a00
    c4a4:	e10b0000 	mrs	r0, (UNDEF: 11)
    c4a8:	09770e15 	ldmdbeq	r7!, {r0, r2, r4, r9, sl, fp}^
    c4ac:	02040000 	andeq	r0, r4, #0
    c4b0:	bd2a0014 	stclt	0, cr0, [sl, #-80]!	; 0xffffffb0
    c4b4:	0b00002b 	bleq	c568 <__ram_ret_data_start+0x8cd8>
    c4b8:	831315e2 	tsthi	r3, #947912704	; 0x38800000
    c4bc:	04000009 	streq	r0, [r0], #-9
    c4c0:	2a001301 	bcs	110cc <__ram_ret_data_start+0xd83c>
    c4c4:	00000fd8 	ldrdeq	r0, [r0], -r8
    c4c8:	0e15e30b 	cdpeq	3, 1, cr14, cr5, cr11, {0}
    c4cc:	00000977 	andeq	r0, r0, r7, ror r9
    c4d0:	00001304 	andeq	r1, r0, r4, lsl #6
    c4d4:	96440600 	strbls	r0, [r4], -r0, lsl #12
    c4d8:	e40b0000 	str	r0, [fp], #-0
    c4dc:	9a270315 	bls	9cd138 <__ram_ret_data_start+0x9c98a8>
    c4e0:	041b0000 	ldreq	r0, [fp], #-0
    c4e4:	0915f50b 	ldmdbeq	r5, {r0, r1, r3, r8, sl, ip, sp, lr, pc}
    c4e8:	00009b9b 	muleq	r0, fp, fp
    c4ec:	0045502b 	subeq	r5, r5, fp, lsr #32
    c4f0:	1315f70b 	tstne	r5, #2883584	; 0x2c0000	; <UNPREDICTABLE>
    c4f4:	00000983 	andeq	r0, r0, r3, lsl #19
    c4f8:	001f0104 	andseq	r0, pc, r4, lsl #2
    c4fc:	0045462b 	subeq	r4, r5, fp, lsr #12
    c500:	1315f80b 	tstne	r5, #720896	; 0xb0000	; <UNPREDICTABLE>
    c504:	00000983 	andeq	r0, r0, r3, lsl #19
    c508:	001e0104 	andseq	r0, lr, r4, lsl #2
    c50c:	0006262a 	andeq	r2, r6, sl, lsr #12
    c510:	15f90b00 	ldrbne	r0, [r9, #2816]!	; 0xb00
    c514:	0009770e 	andeq	r7, r9, lr, lsl #14
    c518:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    c51c:	524f2b00 	subpl	r2, pc, #0, 22
    c520:	fa0b0045 	blx	2cc63c <__ram_ret_data_start+0x2c8dac>
    c524:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c528:	01040000 	mrseq	r0, (UNDEF: 4)
    c52c:	5c2a001c 	stcpl	0, cr0, [sl], #-112	; 0xffffff90
    c530:	0b000005 	bleq	c54c <__ram_ret_data_start+0x8cbc>
    c534:	770e15fb 			; <UNDEFINED> instruction: 0x770e15fb
    c538:	04000009 	streq	r0, [r0], #-9
    c53c:	2a001b01 	bcs	13148 <__ram_ret_data_start+0xf8b8>
    c540:	000095b7 			; <UNDEFINED> instruction: 0x000095b7
    c544:	1315fc0b 	tstne	r5, #2816	; 0xb00	; <UNPREDICTABLE>
    c548:	00000983 	andeq	r0, r0, r3, lsl #19
    c54c:	001a0104 	andseq	r0, sl, r4, lsl #2
    c550:	0043542b 	subeq	r5, r3, fp, lsr #8
    c554:	1315fd0b 	tstne	r5, #704	; 0x2c0	; <UNPREDICTABLE>
    c558:	00000983 	andeq	r0, r0, r3, lsl #19
    c55c:	00190104 	andseq	r0, r9, r4, lsl #2
    c560:	4558542b 	ldrbmi	r5, [r8, #-1067]	; 0xfffffbd5
    c564:	15fe0b00 	ldrbne	r0, [lr, #2816]!	; 0xb00
    c568:	00098313 	andeq	r8, r9, r3, lsl r3
    c56c:	18010400 	stmdane	r1, {sl}
    c570:	887a2a00 	ldmdahi	sl!, {r9, fp, sp}^
    c574:	ff0b0000 			; <UNDEFINED> instruction: 0xff0b0000
    c578:	09831315 	stmibeq	r3, {r0, r2, r4, r8, r9, ip}
    c57c:	01040000 	mrseq	r0, (UNDEF: 4)
    c580:	8e2a0017 	mcrhi	0, 1, r0, cr10, cr7, {0}
    c584:	0b000005 	bleq	c5a0 <__ram_ret_data_start+0x8d10>
    c588:	770e1600 	strvc	r1, [lr, -r0, lsl #12]
    c58c:	04000009 	streq	r0, [r0], #-9
    c590:	2b001007 	blcs	105b4 <__ram_ret_data_start+0xcd24>
    c594:	0042504d 	subeq	r5, r2, sp, asr #32
    c598:	1316010b 	tstne	r6, #-1073741822	; 0xc0000002
    c59c:	00000983 	andeq	r0, r0, r3, lsl #19
    c5a0:	000f0104 	andeq	r0, pc, r4, lsl #2
    c5a4:	0010042a 	andseq	r0, r0, sl, lsr #8
    c5a8:	16020b00 	strne	r0, [r2], -r0, lsl #22
    c5ac:	0009770e 	andeq	r7, r9, lr, lsl #14
    c5b0:	000f0400 	andeq	r0, pc, r0, lsl #8
    c5b4:	5b060000 	blpl	18c5bc <__ram_ret_data_start+0x188d2c>
    c5b8:	0b000080 	bleq	c7c0 <__ram_ret_data_start+0x8f30>
    c5bc:	c7031603 	strgt	r1, [r3, -r3, lsl #12]
    c5c0:	1b00009a 	blne	c830 <__ram_ret_data_start+0x8fa0>
    c5c4:	16050b04 	strne	r0, [r5], -r4, lsl #22
    c5c8:	009c0809 	addseq	r0, ip, r9, lsl #16
    c5cc:	44542b00 	ldrbmi	r2, [r4], #-2816	; 0xfffff500
    c5d0:	070b0052 	smlsdeq	fp, r2, r0, r0
    c5d4:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    c5d8:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    c5dc:	be2a0017 	mcrlt	0, 1, r0, cr10, cr7, {0}
    c5e0:	0b000093 	bleq	c834 <__ram_ret_data_start+0x8fa4>
    c5e4:	83131608 	tsthi	r3, #8, 12	; 0x800000
    c5e8:	04000009 	streq	r0, [r0], #-9
    c5ec:	2a001601 	bcs	11df8 <__ram_ret_data_start+0xe568>
    c5f0:	00000fb7 			; <UNDEFINED> instruction: 0x00000fb7
    c5f4:	0e16090b 	vnmlseq.f16	s0, s12, s22	; <UNPREDICTABLE>
    c5f8:	00000977 	andeq	r0, r0, r7, ror r9
    c5fc:	00100604 	andseq	r0, r0, r4, lsl #12
    c600:	5244522b 	subpl	r5, r4, #-1342177278	; 0xb0000002
    c604:	160a0b00 	strne	r0, [sl], -r0, lsl #22
    c608:	00098313 	andeq	r8, r9, r3, lsl r3
    c60c:	07090400 	streq	r0, [r9, -r0, lsl #8]
    c610:	589a2a00 	ldmpl	sl, {r9, fp, sp}
    c614:	0b0b0000 	bleq	2cc61c <__ram_ret_data_start+0x2c8d8c>
    c618:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    c61c:	07040000 	streq	r0, [r4, -r0]
    c620:	06000000 	streq	r0, [r0], -r0
    c624:	00001e36 	andeq	r1, r0, r6, lsr lr
    c628:	03160c0b 	tsteq	r6, #2816	; 0xb00
    c62c:	00009ba8 	andeq	r9, r0, r8, lsr #23
    c630:	0e0b041b 	cfmvdlreq	mvd11, r0
    c634:	9c640916 			; <UNDEFINED> instruction: 0x9c640916
    c638:	922a0000 	eorls	r0, sl, #0
    c63c:	0b000049 	bleq	c768 <__ram_ret_data_start+0x8ed8>
    c640:	83131610 	tsthi	r3, #16, 12	; 0x1000000
    c644:	04000009 	streq	r0, [r0], #-9
    c648:	2a001907 	bcs	12a6c <__ram_ret_data_start+0xf1dc>
    c64c:	0000057a 	andeq	r0, r0, sl, ror r5
    c650:	0e16110b 	mufeqs	f1, f6, #3.0
    c654:	00000977 	andeq	r0, r0, r7, ror r9
    c658:	00180104 	andseq	r0, r8, r4, lsl #2
    c65c:	0042392a 	subeq	r3, r2, sl, lsr #18
    c660:	16120b00 	ldrne	r0, [r2], -r0, lsl #22
    c664:	00098313 	andeq	r8, r9, r3, lsl r3
    c668:	10080400 	andne	r0, r8, r0, lsl #8
    c66c:	0ff92a00 	svceq	0x00f92a00
    c670:	130b0000 	movwne	r0, #45056	; 0xb000
    c674:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    c678:	10040000 	andne	r0, r4, r0
    c67c:	06000000 	streq	r0, [r0], -r0
    c680:	00009692 	muleq	r0, r2, r6
    c684:	0316140b 	tsteq	r6, #184549376	; 0xb000000
    c688:	00009c15 	andeq	r9, r0, r5, lsl ip
    c68c:	160b041b 			; <UNDEFINED> instruction: 0x160b041b
    c690:	9e400916 			; <UNDEFINED> instruction: 0x9e400916
    c694:	fa2a0000 	blx	a8c69c <__ram_ret_data_start+0xa88e0c>
    c698:	0b000087 	bleq	c8bc <__ram_ret_data_start+0x902c>
    c69c:	83131618 	tsthi	r3, #24, 12	; 0x1800000
    c6a0:	04000009 	streq	r0, [r0], #-9
    c6a4:	2a001f01 	bcs	142b0 <__ram_ret_data_start+0x10a20>
    c6a8:	00004d34 	andeq	r4, r0, r4, lsr sp
    c6ac:	1316190b 	tstne	r6, #180224	; 0x2c000
    c6b0:	00000983 	andeq	r0, r0, r3, lsl #19
    c6b4:	001e0104 	andseq	r0, lr, r4, lsl #2
    c6b8:	0045522b 	subeq	r5, r5, fp, lsr #4
    c6bc:	13161a0b 	tstne	r6, #45056	; 0xb000
    c6c0:	00000983 	andeq	r0, r0, r3, lsl #19
    c6c4:	001d0104 	andseq	r0, sp, r4, lsl #2
    c6c8:	0045542b 	subeq	r5, r5, fp, lsr #8
    c6cc:	13161b0b 	tstne	r6, #11264	; 0x2c00
    c6d0:	00000983 	andeq	r0, r0, r3, lsl #19
    c6d4:	001c0104 	andseq	r0, ip, r4, lsl #2
    c6d8:	00a18b2a 	adceq	r8, r1, sl, lsr #22
    c6dc:	161c0b00 	ldrne	r0, [ip], -r0, lsl #22
    c6e0:	00098313 	andeq	r8, r9, r3, lsl r3
    c6e4:	1b010400 	blne	4d6ec <__ram_ret_data_start+0x49e5c>
    c6e8:	49522b00 	ldmdbmi	r2, {r8, r9, fp, sp}^
    c6ec:	1d0b0045 	stcne	0, cr0, [fp, #-276]	; 0xfffffeec
    c6f0:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    c6f4:	01040000 	mrseq	r0, (UNDEF: 4)
    c6f8:	c12a001a 			; <UNDEFINED> instruction: 0xc12a001a
    c6fc:	0b00008c 	bleq	c934 <__ram_ret_data_start+0x90a4>
    c700:	8313161e 	tsthi	r3, #31457280	; 0x1e00000
    c704:	04000009 	streq	r0, [r0], #-9
    c708:	2a001901 	bcs	12b14 <__ram_ret_data_start+0xf284>
    c70c:	00004de7 	andeq	r4, r0, r7, ror #27
    c710:	13161f0b 	tstne	r6, #11, 30	; 0x2c
    c714:	00000983 	andeq	r0, r0, r3, lsl #19
    c718:	00180104 	andseq	r0, r8, r4, lsl #2
    c71c:	0005842a 	andeq	r8, r5, sl, lsr #8
    c720:	16200b00 	strtne	r0, [r0], -r0, lsl #22
    c724:	0009770e 	andeq	r7, r9, lr, lsl #14
    c728:	17010400 	strne	r0, [r1, -r0, lsl #8]
    c72c:	53502b00 	cmppl	r0, #0, 22
    c730:	16210b00 	strtne	r0, [r1], -r0, lsl #22
    c734:	00098313 	andeq	r8, r9, r3, lsl r3
    c738:	16010400 	strne	r0, [r1], -r0, lsl #8
    c73c:	43502b00 	cmpmi	r0, #0, 22
    c740:	220b0045 	andcs	r0, fp, #69	; 0x45
    c744:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    c748:	01040000 	mrseq	r0, (UNDEF: 4)
    c74c:	c22a0015 	eorgt	r0, sl, #21
    c750:	0b00000f 	bleq	c794 <__ram_ret_data_start+0x8f04>
    c754:	770e1623 	strvc	r1, [lr, -r3, lsr #12]
    c758:	04000009 	streq	r0, [r0], #-9
    c75c:	2b001401 	blcs	11768 <__ram_ret_data_start+0xded8>
    c760:	240b004d 	strcs	r0, [fp], #-77	; 0xffffffb3
    c764:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    c768:	01040000 	mrseq	r0, (UNDEF: 4)
    c76c:	d82a0013 	stmdale	sl!, {r0, r1, r4}
    c770:	0b00000f 	bleq	c7b4 <__ram_ret_data_start+0x8f24>
    c774:	770e1625 	strvc	r1, [lr, -r5, lsr #12]
    c778:	04000009 	streq	r0, [r0], #-9
    c77c:	2a001102 	bcs	10b8c <__ram_ret_data_start+0xd2fc>
    c780:	0000a2fa 	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    c784:	1316260b 	tstne	r6, #11534336	; 0xb00000
    c788:	00000983 	andeq	r0, r0, r3, lsl #19
    c78c:	00100104 	andseq	r0, r0, r4, lsl #2
    c790:	4550432b 	ldrbmi	r4, [r0, #-811]	; 0xfffffcd5
    c794:	16270b00 	strtne	r0, [r7], -r0, lsl #22
    c798:	00098313 	andeq	r8, r9, r3, lsl r3
    c79c:	0f010400 	svceq	0x00010400
    c7a0:	46432b00 	strbmi	r2, [r3], -r0, lsl #22
    c7a4:	280b0045 	stmdacs	fp, {r0, r2, r6}
    c7a8:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    c7ac:	01040000 	mrseq	r0, (UNDEF: 4)
    c7b0:	052a000e 	streq	r0, [sl, #-14]!
    c7b4:	0b000058 	bleq	c91c <__ram_ret_data_start+0x908c>
    c7b8:	770e1629 	strvc	r1, [lr, -r9, lsr #12]
    c7bc:	04000009 	streq	r0, [r0], #-9
    c7c0:	2a000d01 	bcs	fbcc <__ram_ret_data_start+0xc33c>
    c7c4:	00009b3f 	andeq	r9, r0, pc, lsr fp
    c7c8:	13162a0b 	tstne	r6, #45056	; 0xb000
    c7cc:	00000983 	andeq	r0, r0, r3, lsl #19
    c7d0:	000c0104 	andeq	r0, ip, r4, lsl #2
    c7d4:	0088792a 	addeq	r7, r8, sl, lsr #18
    c7d8:	162b0b00 	strtne	r0, [fp], -r0, lsl #22
    c7dc:	00098313 	andeq	r8, r9, r3, lsl r3
    c7e0:	0b010400 	bleq	4d7e8 <__ram_ret_data_start+0x49f58>
    c7e4:	588f2a00 	stmpl	pc, {r9, fp, sp}	; <UNPREDICTABLE>
    c7e8:	2c0b0000 	stccs	0, cr0, [fp], {-0}
    c7ec:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    c7f0:	03040000 	movweq	r0, #16384	; 0x4000
    c7f4:	4d2b0008 	stcmi	0, cr0, [fp, #-32]!	; 0xffffffe0
    c7f8:	2d0b0053 	stccs	0, cr0, [fp, #-332]	; 0xfffffeb4
    c7fc:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    c800:	01040000 	mrseq	r0, (UNDEF: 4)
    c804:	9a2a0007 	bls	a8c828 <__ram_ret_data_start+0xa88f98>
    c808:	0b000058 	bleq	c970 <__ram_ret_data_start+0x90e0>
    c80c:	770e162e 	strvc	r1, [lr, -lr, lsr #12]
    c810:	04000009 	streq	r0, [r0], #-9
    c814:	2b000403 	blcs	d828 <__ram_ret_data_start+0x9f98>
    c818:	0b004c4d 	bleq	1f954 <__ram_ret_data_start+0x1c0c4>
    c81c:	8313162f 	tsthi	r3, #49283072	; 0x2f00000
    c820:	04000009 	streq	r0, [r0], #-9
    c824:	2a000301 	bcs	d430 <__ram_ret_data_start+0x9ba0>
    c828:	00005e33 	andeq	r5, r0, r3, lsr lr
    c82c:	1316300b 	tstne	r6, #11
    c830:	00000983 	andeq	r0, r0, r3, lsl #19
    c834:	00020104 	andeq	r0, r2, r4, lsl #2
    c838:	45464e2b 	strbmi	r4, [r6, #-3627]	; 0xfffff1d5
    c83c:	16310b00 	ldrtne	r0, [r1], -r0, lsl #22
    c840:	00098313 	andeq	r8, r9, r3, lsl r3
    c844:	01010400 	tsteq	r1, r0, lsl #8
    c848:	42532b00 	subsmi	r2, r3, #0, 22
    c84c:	320b0053 	andcc	r0, fp, #83	; 0x53
    c850:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    c854:	01040000 	mrseq	r0, (UNDEF: 4)
    c858:	06000000 	streq	r0, [r0], -r0
    c85c:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    c860:	0316330b 	tsteq	r6, #738197504	; 0x2c000000
    c864:	00009c71 	andeq	r9, r0, r1, ror ip
    c868:	350b041b 	strcc	r0, [fp, #-1051]	; 0xfffffbe5
    c86c:	9ead0916 			; <UNDEFINED> instruction: 0x9ead0916
    c870:	4d2b0000 	stcmi	0, cr0, [fp, #-0]
    c874:	0b004550 	bleq	1ddbc <__ram_ret_data_start+0x1a52c>
    c878:	83131637 	tsthi	r3, #57671680	; 0x3700000
    c87c:	04000009 	streq	r0, [r0], #-9
    c880:	2a001f01 	bcs	1448c <__ram_ret_data_start+0x10bfc>
    c884:	0000053a 	andeq	r0, r0, sl, lsr r5
    c888:	0e16380b 	cdpeq	8, 1, cr3, cr6, cr11, {0}
    c88c:	00000977 	andeq	r0, r0, r7, ror r9
    c890:	00150a04 	andseq	r0, r5, r4, lsl #20
    c894:	002a782a 	eoreq	r7, sl, sl, lsr #16
    c898:	16390b00 	ldrtne	r0, [r9], -r0, lsl #22
    c89c:	00098313 	andeq	r8, r9, r3, lsl r3
    c8a0:	13020400 	movwne	r0, #9216	; 0x2400
    c8a4:	9a102a00 	bls	4170ac <__ram_ret_data_start+0x41381c>
    c8a8:	3a0b0000 	bcc	2cc8b0 <__ram_ret_data_start+0x2c9020>
    c8ac:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    c8b0:	01040000 	mrseq	r0, (UNDEF: 4)
    c8b4:	e32a0012 			; <UNDEFINED> instruction: 0xe32a0012
    c8b8:	0b00000f 	bleq	c8fc <__ram_ret_data_start+0x906c>
    c8bc:	770e163b 	smladxvc	lr, fp, r6, r1
    c8c0:	04000009 	streq	r0, [r0], #-9
    c8c4:	00000012 	andeq	r0, r0, r2, lsl r0
    c8c8:	0084a806 	addeq	sl, r4, r6, lsl #16
    c8cc:	163c0b00 	ldrtne	r0, [ip], -r0, lsl #22
    c8d0:	009e4d03 	addseq	r4, lr, r3, lsl #26
    c8d4:	0b041b00 	bleq	1134dc <__ram_ret_data_start+0x10fc4c>
    c8d8:	3c09163e 	stccc	6, cr1, [r9], {62}	; 0x3e
    c8dc:	2a00009f 	bcs	cb60 <__ram_ret_data_start+0x92d0>
    c8e0:	00000530 	andeq	r0, r0, r0, lsr r5
    c8e4:	0e16400b 	cdpeq	0, 1, cr4, cr6, cr11, {0}
    c8e8:	00000977 	andeq	r0, r0, r7, ror r9
    c8ec:	001b0504 	andseq	r0, fp, r4, lsl #10
    c8f0:	0053af2a 	subseq	sl, r3, sl, lsr #30
    c8f4:	16410b00 	strbne	r0, [r1], -r0, lsl #22
    c8f8:	00098313 	andeq	r8, r9, r3, lsl r3
    c8fc:	1a010400 	bne	4d904 <__ram_ret_data_start+0x4a074>
    c900:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    c904:	420b0000 	andmi	r0, fp, #0
    c908:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    c90c:	03040000 	movweq	r0, #16384	; 0x4000
    c910:	bf2a0017 	svclt	0x002a0017
    c914:	0b00004c 	bleq	ca4c <__ram_ret_data_start+0x91bc>
    c918:	83131643 	tsthi	r3, #70254592	; 0x4300000
    c91c:	04000009 	streq	r0, [r0], #-9
    c920:	2a001601 	bcs	1212c <__ram_ret_data_start+0xe89c>
    c924:	00000fb7 			; <UNDEFINED> instruction: 0x00000fb7
    c928:	0e16440b 	cfmulseq	mvf4, mvf6, mvf11
    c92c:	00000977 	andeq	r0, r0, r7, ror r9
    c930:	000b0b04 	andeq	r0, fp, r4, lsl #22
    c934:	4e43422b 	cdpmi	2, 4, cr4, cr3, cr11, {1}
    c938:	16450b00 	strbne	r0, [r5], -r0, lsl #22
    c93c:	00098313 	andeq	r8, r9, r3, lsl r3
    c940:	08030400 	stmdaeq	r3, {sl}
    c944:	10cf2a00 	sbcne	r2, pc, r0, lsl #20
    c948:	460b0000 	strmi	r0, [fp], -r0
    c94c:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    c950:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    c954:	06000000 	streq	r0, [r0], -r0
    c958:	000053ba 			; <UNDEFINED> instruction: 0x000053ba
    c95c:	0316470b 	tsteq	r6, #2883584	; 0x2c0000
    c960:	00009eba 			; <UNDEFINED> instruction: 0x00009eba
    c964:	490b041b 	stmdbmi	fp, {r0, r1, r3, r4, sl}
    c968:	9f760916 	svcls	0x00760916
    c96c:	502b0000 	eorpl	r0, fp, r0
    c970:	0b004353 	bleq	1d6c4 <__ram_ret_data_start+0x19e34>
    c974:	8313164b 	tsthi	r3, #78643200	; 0x4b00000
    c978:	04000009 	streq	r0, [r0], #-9
    c97c:	2a001e02 	bcs	1418c <__ram_ret_data_start+0x108fc>
    c980:	00000626 	andeq	r0, r0, r6, lsr #12
    c984:	0e164c0b 	cdpeq	12, 1, cr4, cr6, cr11, {0}
    c988:	00000977 	andeq	r0, r0, r7, ror r9
    c98c:	00001e04 	andeq	r1, r0, r4, lsl #28
    c990:	5ddb0600 	ldclpl	6, cr0, [fp]
    c994:	4d0b0000 	stcmi	0, cr0, [fp, #-0]
    c998:	9f490316 	svcls	0x00490316
    c99c:	041b0000 	ldreq	r0, [fp], #-0
    c9a0:	09164f0b 	ldmdbeq	r6, {r0, r1, r3, r8, r9, sl, fp, lr}
    c9a4:	0000a005 	andeq	sl, r0, r5
    c9a8:	0044012a 	subeq	r0, r4, sl, lsr #2
    c9ac:	16510b00 	ldrbne	r0, [r1], -r0, lsl #22
    c9b0:	00098313 	andeq	r8, r9, r3, lsl r3
    c9b4:	1f010400 	svcne	0x00010400
    c9b8:	992f2a00 	stmdbls	pc!, {r9, fp, sp}	; <UNPREDICTABLE>
    c9bc:	520b0000 	andpl	r0, fp, #0
    c9c0:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    c9c4:	04040000 	streq	r0, [r4], #-0
    c9c8:	de2a001b 	mcrle	0, 1, r0, cr10, cr11, {0}
    c9cc:	0b000097 	bleq	cc30 <__ram_ret_data_start+0x93a0>
    c9d0:	83131653 	tsthi	r3, #87031808	; 0x5300000
    c9d4:	04000009 	streq	r0, [r0], #-9
    c9d8:	2a001a01 	bcs	131e4 <__ram_ret_data_start+0xf954>
    c9dc:	00000570 	andeq	r0, r0, r0, ror r5
    c9e0:	0e16540b 	cfmulseq	mvf5, mvf6, mvf11
    c9e4:	00000977 	andeq	r0, r0, r7, ror r9
    c9e8:	00190104 	andseq	r0, r9, r4, lsl #2
    c9ec:	0097bf2a 	addseq	fp, r7, sl, lsr #30
    c9f0:	16550b00 	ldrbne	r0, [r5], -r0, lsl #22
    c9f4:	00098313 	andeq	r8, r9, r3, lsl r3
    c9f8:	18010400 	stmdane	r1, {sl}
    c9fc:	97be2a00 	ldrls	r2, [lr, r0, lsl #20]!
    ca00:	560b0000 	strpl	r0, [fp], -r0
    ca04:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    ca08:	01040000 	mrseq	r0, (UNDEF: 4)
    ca0c:	8e2a0017 	mcrhi	0, 1, r0, cr10, cr7, {0}
    ca10:	0b000005 	bleq	ca2c <__ram_ret_data_start+0x919c>
    ca14:	770e1657 	smlsdvc	lr, r7, r6, r1
    ca18:	04000009 	streq	r0, [r0], #-9
    ca1c:	00000017 	andeq	r0, r0, r7, lsl r0
    ca20:	00966e06 	addseq	r6, r6, r6, lsl #28
    ca24:	16580b00 	ldrbne	r0, [r8], -r0, lsl #22
    ca28:	009f8303 	addseq	r8, pc, r3, lsl #6
    ca2c:	0b041b00 	bleq	113634 <__ram_ret_data_start+0x10fda4>
    ca30:	b609165a 			; <UNDEFINED> instruction: 0xb609165a
    ca34:	2a0000a0 	bcs	ccbc <__ram_ret_data_start+0x942c>
    ca38:	000067ae 	andeq	r6, r0, lr, lsr #15
    ca3c:	13165c0b 	tstne	r6, #2816	; 0xb00
    ca40:	00000983 	andeq	r0, r0, r3, lsl #19
    ca44:	001d0304 	andseq	r0, sp, r4, lsl #6
    ca48:	0005522a 	andeq	r5, r5, sl, lsr #4
    ca4c:	165d0b00 	ldrbne	r0, [sp], -r0, lsl #22
    ca50:	0009770e 	andeq	r7, r9, lr, lsl #14
    ca54:	1a030400 	bne	cda5c <__ram_ret_data_start+0xca1cc>
    ca58:	19a52a00 	stmibne	r5!, {r9, fp, sp}
    ca5c:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    ca60:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    ca64:	01040000 	mrseq	r0, (UNDEF: 4)
    ca68:	7a2a0019 	bvc	a8cad4 <__ram_ret_data_start+0xa89244>
    ca6c:	0b000005 	bleq	ca88 <__ram_ret_data_start+0x91f8>
    ca70:	770e165f 	smlsdvc	lr, pc, r6, r1	; <UNPREDICTABLE>
    ca74:	04000009 	streq	r0, [r0], #-9
    ca78:	2a001603 	bcs	1228c <__ram_ret_data_start+0xe9fc>
    ca7c:	00008093 	muleq	r0, r3, r0
    ca80:	1316600b 	tstne	r6, #11
    ca84:	00000983 	andeq	r0, r0, r3, lsl #19
    ca88:	00120404 	andseq	r0, r2, r4, lsl #8
    ca8c:	000fe32a 	andeq	lr, pc, sl, lsr #6
    ca90:	16610b00 	strbtne	r0, [r1], -r0, lsl #22
    ca94:	0009770e 	andeq	r7, r9, lr, lsl #14
    ca98:	030f0400 	movweq	r0, #62464	; 0xf400
    ca9c:	7ecd2a00 	vdivvc.f32	s5, s26, s0
    caa0:	620b0000 	andvs	r0, fp, #0
    caa4:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    caa8:	01040000 	mrseq	r0, (UNDEF: 4)
    caac:	882a0002 	stmdahi	sl!, {r1}
    cab0:	0b00003c 	bleq	cba8 <__ram_ret_data_start+0x9318>
    cab4:	83131663 	tsthi	r3, #103809024	; 0x6300000
    cab8:	04000009 	streq	r0, [r0], #-9
    cabc:	2a000101 	bcs	cec8 <__ram_ret_data_start+0x9638>
    cac0:	00005917 	andeq	r5, r0, r7, lsl r9
    cac4:	0e16640b 	cfmulseq	mvf6, mvf6, mvf11
    cac8:	00000977 	andeq	r0, r0, r7, ror r9
    cacc:	00000104 	andeq	r0, r0, r4, lsl #2
    cad0:	4b610600 	blmi	184e2d8 <__ram_ret_data_start+0x184aa48>
    cad4:	650b0000 	strvs	r0, [fp, #-0]
    cad8:	a0120316 	andsge	r0, r2, r6, lsl r3
    cadc:	041b0000 	ldreq	r0, [fp], #-0
    cae0:	0916670b 	ldmdbeq	r6, {r0, r1, r3, r8, r9, sl, sp, lr}
    cae4:	0000a178 	andeq	sl, r0, r8, ror r1
    cae8:	006dca2a 	rsbeq	ip, sp, sl, lsr #20
    caec:	16690b00 	strbtne	r0, [r9], -r0, lsl #22
    caf0:	00098313 	andeq	r8, r9, r3, lsl r3
    caf4:	1f010400 	svcne	0x00010400
    caf8:	4a822a00 	bmi	fe097300 <__data_end_ram_ret__+0xddfa7300>
    cafc:	6a0b0000 	bvs	2ccb04 <__ram_ret_data_start+0x2c9274>
    cb00:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cb04:	01040000 	mrseq	r0, (UNDEF: 4)
    cb08:	872a001e 			; <UNDEFINED> instruction: 0x872a001e
    cb0c:	0b000040 	bleq	cc14 <__ram_ret_data_start+0x9384>
    cb10:	8313166b 	tsthi	r3, #112197632	; 0x6b00000
    cb14:	04000009 	streq	r0, [r0], #-9
    cb18:	2a001d01 	bcs	13f24 <__ram_ret_data_start+0x10694>
    cb1c:	00000552 	andeq	r0, r0, r2, asr r5
    cb20:	0e166c0b 	cdpeq	12, 1, cr6, cr6, cr11, {0}
    cb24:	00000977 	andeq	r0, r0, r7, ror r9
    cb28:	001c0104 	andseq	r0, ip, r4, lsl #2
    cb2c:	0050742a 	subseq	r7, r0, sl, lsr #8
    cb30:	166d0b00 	strbtne	r0, [sp], -r0, lsl #22
    cb34:	00098313 	andeq	r8, r9, r3, lsl r3
    cb38:	1b010400 	blne	4db40 <__ram_ret_data_start+0x4a2b0>
    cb3c:	58ce2a00 	stmiapl	lr, {r9, fp, sp}^
    cb40:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
    cb44:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cb48:	01040000 	mrseq	r0, (UNDEF: 4)
    cb4c:	ae2a001a 	mcrge	0, 1, r0, cr10, cr10, {0}
    cb50:	0b000073 	bleq	cd24 <__ram_ret_data_start+0x9494>
    cb54:	8313166f 	tsthi	r3, #116391936	; 0x6f00000
    cb58:	04000009 	streq	r0, [r0], #-9
    cb5c:	2a001505 	bcs	11f78 <__ram_ret_data_start+0xe6e8>
    cb60:	00000fc2 	andeq	r0, r0, r2, asr #31
    cb64:	0e16700b 	cdpeq	0, 1, cr7, cr6, cr11, {0}
    cb68:	00000977 	andeq	r0, r0, r7, ror r9
    cb6c:	00021304 	andeq	r1, r2, r4, lsl #6
    cb70:	00359f2a 	eorseq	r9, r5, sl, lsr #30
    cb74:	16710b00 	ldrbtne	r0, [r1], -r0, lsl #22
    cb78:	00098313 	andeq	r8, r9, r3, lsl r3
    cb7c:	01010400 	tsteq	r1, r0, lsl #8
    cb80:	8aeb2a00 	bhi	ffad7388 <__data_end_ram_ret__+0xdf9e7388>
    cb84:	720b0000 	andvc	r0, fp, #0
    cb88:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cb8c:	01040000 	mrseq	r0, (UNDEF: 4)
    cb90:	06000000 	streq	r0, [r0], -r0
    cb94:	0000acf1 	strdeq	sl, [r0], -r1
    cb98:	0316730b 	tsteq	r6, #738197504	; 0x2c000000
    cb9c:	0000a0c3 	andeq	sl, r0, r3, asr #1
    cba0:	750b041b 	strvc	r0, [fp, #-1051]	; 0xfffffbe5
    cba4:	a38e0916 	orrge	r0, lr, #360448	; 0x58000
    cba8:	e12a0000 			; <UNDEFINED> instruction: 0xe12a0000
    cbac:	0b000054 	bleq	cd04 <__ram_ret_data_start+0x9474>
    cbb0:	83131677 	tsthi	r3, #124780544	; 0x7700000
    cbb4:	04000009 	streq	r0, [r0], #-9
    cbb8:	2a001f01 	bcs	147c4 <__ram_ret_data_start+0x10f34>
    cbbc:	00001771 	andeq	r1, r0, r1, ror r7
    cbc0:	1316780b 	tstne	r6, #720896	; 0xb0000
    cbc4:	00000983 	andeq	r0, r0, r3, lsl #19
    cbc8:	001e0104 	andseq	r0, lr, r4, lsl #2
    cbcc:	0006262a 	andeq	r2, r6, sl, lsr #12
    cbd0:	16790b00 	ldrbtne	r0, [r9], -r0, lsl #22
    cbd4:	0009770e 	andeq	r7, r9, lr, lsl #14
    cbd8:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    cbdc:	4f532b00 	svcmi	0x00532b00
    cbe0:	7a0b0046 	bvc	2ccd00 <__ram_ret_data_start+0x2c9470>
    cbe4:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cbe8:	01040000 	mrseq	r0, (UNDEF: 4)
    cbec:	342a001c 	strtcc	r0, [sl], #-28	; 0xffffffe4
    cbf0:	0b00007b 	bleq	cde4 <__ram_ret_data_start+0x9554>
    cbf4:	8313167b 	tsthi	r3, #128974848	; 0x7b00000
    cbf8:	04000009 	streq	r0, [r0], #-9
    cbfc:	2a001b01 	bcs	13808 <__ram_ret_data_start+0xff78>
    cc00:	00001820 	andeq	r1, r0, r0, lsr #16
    cc04:	13167c0b 	tstne	r6, #2816	; 0xb00
    cc08:	00000983 	andeq	r0, r0, r3, lsl #19
    cc0c:	001a0104 	andseq	r0, sl, r4, lsl #2
    cc10:	0076d82a 	rsbseq	sp, r6, sl, lsr #16
    cc14:	167d0b00 	ldrbtne	r0, [sp], -r0, lsl #22
    cc18:	00098313 	andeq	r8, r9, r3, lsl r3
    cc1c:	19010400 	stmdbne	r1, {sl}
    cc20:	ad192a00 	vldrge	s4, [r9, #-0]
    cc24:	7e0b0000 	cdpvc	0, 0, cr0, cr11, cr0, {0}
    cc28:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cc2c:	01040000 	mrseq	r0, (UNDEF: 4)
    cc30:	842a0018 	strthi	r0, [sl], #-24	; 0xffffffe8
    cc34:	0b000005 	bleq	cc50 <__ram_ret_data_start+0x93c0>
    cc38:	770e167f 	smlsdxvc	lr, pc, r6, r1	; <UNPREDICTABLE>
    cc3c:	04000009 	streq	r0, [r0], #-9
    cc40:	2a001602 	bcs	12450 <__ram_ret_data_start+0xebc0>
    cc44:	000081de 	ldrdeq	r8, [r0], -lr
    cc48:	1316800b 	tstne	r6, #11
    cc4c:	00000983 	andeq	r0, r0, r3, lsl #19
    cc50:	00150104 	andseq	r0, r5, r4, lsl #2
    cc54:	0048832a 	subeq	r8, r8, sl, lsr #6
    cc58:	16810b00 	strne	r0, [r1], r0, lsl #22
    cc5c:	00098313 	andeq	r8, r9, r3, lsl r3
    cc60:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
    cc64:	7e2c2a00 	vmulvc.f32	s4, s24, s0
    cc68:	820b0000 	andhi	r0, fp, #0
    cc6c:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cc70:	01040000 	mrseq	r0, (UNDEF: 4)
    cc74:	e72a0013 			; <UNDEFINED> instruction: 0xe72a0013
    cc78:	0b000050 	bleq	cdc0 <__ram_ret_data_start+0x9530>
    cc7c:	83131683 	tsthi	r3, #137363456	; 0x8300000
    cc80:	04000009 	streq	r0, [r0], #-9
    cc84:	2a001201 	bcs	11490 <__ram_ret_data_start+0xdc00>
    cc88:	0000a210 	andeq	sl, r0, r0, lsl r2
    cc8c:	1316840b 	tstne	r6, #184549376	; 0xb000000
    cc90:	00000983 	andeq	r0, r0, r3, lsl #19
    cc94:	00110104 	andseq	r0, r1, r4, lsl #2
    cc98:	007fe02a 	rsbseq	lr, pc, sl, lsr #32
    cc9c:	16850b00 	strne	r0, [r5], r0, lsl #22
    cca0:	00098313 	andeq	r8, r9, r3, lsl r3
    cca4:	10010400 	andne	r0, r1, r0, lsl #8
    cca8:	0ff92a00 	svceq	0x00f92a00
    ccac:	860b0000 	strhi	r0, [fp], -r0
    ccb0:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    ccb4:	02040000 	andeq	r0, r4, #0
    ccb8:	fb2a000e 	blx	a8ccfa <__ram_ret_data_start+0xa8946a>
    ccbc:	0b00009c 	bleq	cf34 <__ram_ret_data_start+0x96a4>
    ccc0:	83131687 	tsthi	r3, #141557760	; 0x8700000
    ccc4:	04000009 	streq	r0, [r0], #-9
    ccc8:	2a000d01 	bcs	100d4 <__ram_ret_data_start+0xc844>
    cccc:	0000449c 	muleq	r0, ip, r4
    ccd0:	1316880b 	tstne	r6, #720896	; 0xb0000
    ccd4:	00000983 	andeq	r0, r0, r3, lsl #19
    ccd8:	000c0104 	andeq	r0, ip, r4, lsl #2
    ccdc:	00414e2a 	subeq	r4, r1, sl, lsr #28
    cce0:	16890b00 	strne	r0, [r9], r0, lsl #22
    cce4:	00098313 	andeq	r8, r9, r3, lsl r3
    cce8:	0b010400 	bleq	4dcf0 <__ram_ret_data_start+0x4a460>
    ccec:	9cb02a00 	vldmials	r0!, {s4-s3}
    ccf0:	8a0b0000 	bhi	2cccf8 <__ram_ret_data_start+0x2c9468>
    ccf4:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    ccf8:	01040000 	mrseq	r0, (UNDEF: 4)
    ccfc:	d82a000a 	stmdale	sl!, {r1, r3}
    cd00:	0b000028 	bleq	cda8 <__ram_ret_data_start+0x9518>
    cd04:	8313168b 	tsthi	r3, #145752064	; 0x8b00000
    cd08:	04000009 	streq	r0, [r0], #-9
    cd0c:	2a000901 	bcs	f118 <__ram_ret_data_start+0xb888>
    cd10:	000010c4 	andeq	r1, r0, r4, asr #1
    cd14:	0e168c0b 	cdpeq	12, 1, cr8, cr6, cr11, {0}
    cd18:	00000977 	andeq	r0, r0, r7, ror r9
    cd1c:	00080104 	andeq	r0, r8, r4, lsl #2
    cd20:	0065cc2a 	rsbeq	ip, r5, sl, lsr #24
    cd24:	168d0b00 	strne	r0, [sp], r0, lsl #22
    cd28:	00098313 	andeq	r8, r9, r3, lsl r3
    cd2c:	07010400 	streq	r0, [r1, -r0, lsl #8]
    cd30:	23472a00 	movtcs	r2, #31232	; 0x7a00
    cd34:	8e0b0000 	cdphi	0, 0, cr0, cr11, cr0, {0}
    cd38:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cd3c:	01040000 	mrseq	r0, (UNDEF: 4)
    cd40:	212a0006 			; <UNDEFINED> instruction: 0x212a0006
    cd44:	0b000018 	bleq	cdac <__ram_ret_data_start+0x951c>
    cd48:	8313168f 	tsthi	r3, #149946368	; 0x8f00000
    cd4c:	04000009 	streq	r0, [r0], #-9
    cd50:	2a000501 	bcs	e15c <__ram_ret_data_start+0xa8cc>
    cd54:	000010e1 	andeq	r1, r0, r1, ror #1
    cd58:	0e16900b 	cdpeq	0, 1, cr9, cr6, cr11, {0}
    cd5c:	00000977 	andeq	r0, r0, r7, ror r9
    cd60:	00040104 	andeq	r0, r4, r4, lsl #2
    cd64:	001a842a 	andseq	r8, sl, sl, lsr #8
    cd68:	16910b00 	ldrne	r0, [r1], r0, lsl #22
    cd6c:	00098313 	andeq	r8, r9, r3, lsl r3
    cd70:	03010400 	movweq	r0, #5120	; 0x1400
    cd74:	5eee2a00 	vfmapl.f32	s5, s28, s0
    cd78:	920b0000 	andls	r0, fp, #0
    cd7c:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cd80:	01040000 	mrseq	r0, (UNDEF: 4)
    cd84:	b72a0002 	strlt	r0, [sl, -r2]!
    cd88:	0b00009f 	bleq	d00c <__ram_ret_data_start+0x977c>
    cd8c:	83131693 	tsthi	r3, #154140672	; 0x9300000
    cd90:	04000009 	streq	r0, [r0], #-9
    cd94:	2a000101 	bcs	d1a0 <__ram_ret_data_start+0x9910>
    cd98:	000017d7 	ldrdeq	r1, [r0], -r7
    cd9c:	1316940b 	tstne	r6, #184549376	; 0xb000000
    cda0:	00000983 	andeq	r0, r0, r3, lsl #19
    cda4:	00000104 	andeq	r0, r0, r4, lsl #2
    cda8:	62580600 	subsvs	r0, r8, #0, 12
    cdac:	950b0000 	strls	r0, [fp, #-0]
    cdb0:	a1850316 	orrge	r0, r5, r6, lsl r3
    cdb4:	041b0000 	ldreq	r0, [fp], #-0
    cdb8:	0916970b 	ldmdbeq	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
    cdbc:	0000a5a4 	andeq	sl, r0, r4, lsr #11
    cdc0:	0005302a 	andeq	r3, r5, sl, lsr #32
    cdc4:	16990b00 	ldrne	r0, [r9], r0, lsl #22
    cdc8:	0009770e 	andeq	r7, r9, lr, lsl #14
    cdcc:	1f010400 	svcne	0x00010400
    cdd0:	5cea2a00 	vstmiapl	sl!, {s5-s4}
    cdd4:	9a0b0000 	bls	2ccddc <__ram_ret_data_start+0x2c954c>
    cdd8:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cddc:	01040000 	mrseq	r0, (UNDEF: 4)
    cde0:	262a001e 			; <UNDEFINED> instruction: 0x262a001e
    cde4:	0b000006 	bleq	ce04 <__ram_ret_data_start+0x9574>
    cde8:	770e169b 			; <UNDEFINED> instruction: 0x770e169b
    cdec:	04000009 	streq	r0, [r0], #-9
    cdf0:	2a001d01 	bcs	141fc <__ram_ret_data_start+0x1096c>
    cdf4:	000080e5 	andeq	r8, r0, r5, ror #1
    cdf8:	13169c0b 	tstne	r6, #2816	; 0xb00
    cdfc:	00000983 	andeq	r0, r0, r3, lsl #19
    ce00:	001c0104 	andseq	r0, ip, r4, lsl #2
    ce04:	00301a2a 	eorseq	r1, r0, sl, lsr #20
    ce08:	169d0b00 	ldrne	r0, [sp], r0, lsl #22
    ce0c:	00098313 	andeq	r8, r9, r3, lsl r3
    ce10:	1b010400 	blne	4de18 <__ram_ret_data_start+0x4a588>
    ce14:	1e8a2a00 	vdivne.f32	s4, s20, s0
    ce18:	9e0b0000 	cdpls	0, 0, cr0, cr11, cr0, {0}
    ce1c:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    ce20:	01040000 	mrseq	r0, (UNDEF: 4)
    ce24:	1e2a001a 	mcrne	0, 1, r0, cr10, cr10, {0}
    ce28:	0b00005b 	bleq	cf9c <__ram_ret_data_start+0x970c>
    ce2c:	8313169f 	tsthi	r3, #166723584	; 0x9f00000
    ce30:	04000009 	streq	r0, [r0], #-9
    ce34:	2a001901 	bcs	13240 <__ram_ret_data_start+0xf9b0>
    ce38:	00004409 	andeq	r4, r0, r9, lsl #8
    ce3c:	1316a00b 	tstne	r6, #11
    ce40:	00000983 	andeq	r0, r0, r3, lsl #19
    ce44:	00180104 	andseq	r0, r8, r4, lsl #2
    ce48:	0005842a 	andeq	r8, r5, sl, lsr #8
    ce4c:	16a10b00 	strtne	r0, [r1], r0, lsl #22
    ce50:	0009770e 	andeq	r7, r9, lr, lsl #14
    ce54:	16020400 	strne	r0, [r2], -r0, lsl #8
    ce58:	93092a00 	movwls	r2, #39424	; 0x9a00
    ce5c:	a20b0000 	andge	r0, fp, #0
    ce60:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    ce64:	01040000 	mrseq	r0, (UNDEF: 4)
    ce68:	442a0015 	strtmi	r0, [sl], #-21	; 0xffffffeb
    ce6c:	0b000082 	bleq	d07c <__ram_ret_data_start+0x97ec>
    ce70:	831316a3 	tsthi	r3, #170917888	; 0xa300000
    ce74:	04000009 	streq	r0, [r0], #-9
    ce78:	2a001401 	bcs	11e84 <__ram_ret_data_start+0xe5f4>
    ce7c:	0000555c 	andeq	r5, r0, ip, asr r5
    ce80:	1316a40b 	tstne	r6, #184549376	; 0xb000000
    ce84:	00000983 	andeq	r0, r0, r3, lsl #19
    ce88:	00130104 	andseq	r0, r3, r4, lsl #2
    ce8c:	0091af2a 	addseq	sl, r1, sl, lsr #30
    ce90:	16a50b00 	strtne	r0, [r5], r0, lsl #22
    ce94:	00098313 	andeq	r8, r9, r3, lsl r3
    ce98:	12010400 	andne	r0, r1, #0, 8
    ce9c:	67972a00 	ldrvs	r2, [r7, r0, lsl #20]
    cea0:	a60b0000 	strge	r0, [fp], -r0
    cea4:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cea8:	01040000 	mrseq	r0, (UNDEF: 4)
    ceac:	f62a0011 			; <UNDEFINED> instruction: 0xf62a0011
    ceb0:	0b000095 	bleq	d10c <__ram_ret_data_start+0x987c>
    ceb4:	831316a7 	tsthi	r3, #175112192	; 0xa700000
    ceb8:	04000009 	streq	r0, [r0], #-9
    cebc:	2a001001 	bcs	10ec8 <__ram_ret_data_start+0xd638>
    cec0:	00000ff9 	strdeq	r0, [r0], -r9
    cec4:	0e16a80b 	cdpeq	8, 1, cr10, cr6, cr11, {0}
    cec8:	00000977 	andeq	r0, r0, r7, ror r9
    cecc:	000e0204 	andeq	r0, lr, r4, lsl #4
    ced0:	00984a2a 	addseq	r4, r8, sl, lsr #20
    ced4:	16a90b00 	strtne	r0, [r9], r0, lsl #22
    ced8:	00098313 	andeq	r8, r9, r3, lsl r3
    cedc:	0d010400 	cfstrseq	mvf0, [r1, #-0]
    cee0:	8ad62a00 	bhi	ff5976e8 <__data_end_ram_ret__+0xdf4a76e8>
    cee4:	aa0b0000 	bge	2cceec <__ram_ret_data_start+0x2c965c>
    cee8:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    ceec:	01040000 	mrseq	r0, (UNDEF: 4)
    cef0:	002a000c 	eoreq	r0, sl, ip
    cef4:	0b000039 	bleq	cfe0 <__ram_ret_data_start+0x9750>
    cef8:	831316ab 	tsthi	r3, #179306496	; 0xab00000
    cefc:	04000009 	streq	r0, [r0], #-9
    cf00:	2a000b01 	bcs	fb0c <__ram_ret_data_start+0xc27c>
    cf04:	0000861a 	andeq	r8, r0, sl, lsl r6
    cf08:	1316ac0b 	tstne	r6, #2816	; 0xb00
    cf0c:	00000983 	andeq	r0, r0, r3, lsl #19
    cf10:	000a0104 	andeq	r0, sl, r4, lsl #2
    cf14:	00936e2a 	addseq	r6, r3, sl, lsr #28
    cf18:	16ad0b00 	strtne	r0, [sp], r0, lsl #22
    cf1c:	00098313 	andeq	r8, r9, r3, lsl r3
    cf20:	09010400 	stmdbeq	r1, {sl}
    cf24:	10c42a00 	sbcne	r2, r4, r0, lsl #20
    cf28:	ae0b0000 	cdpge	0, 0, cr0, cr11, cr0, {0}
    cf2c:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    cf30:	01040000 	mrseq	r0, (UNDEF: 4)
    cf34:	1e2a0008 	cdpne	0, 2, cr0, cr10, cr8, {0}
    cf38:	0b000024 	bleq	cfd0 <__ram_ret_data_start+0x9740>
    cf3c:	831316af 	tsthi	r3, #183500800	; 0xaf00000
    cf40:	04000009 	streq	r0, [r0], #-9
    cf44:	2a000701 	bcs	eb50 <__ram_ret_data_start+0xb2c0>
    cf48:	00005b03 	andeq	r5, r0, r3, lsl #22
    cf4c:	1316b00b 	tstne	r6, #11
    cf50:	00000983 	andeq	r0, r0, r3, lsl #19
    cf54:	00060104 	andeq	r0, r6, r4, lsl #2
    cf58:	006f192a 	rsbeq	r1, pc, sl, lsr #18
    cf5c:	16b10b00 	ldrtne	r0, [r1], r0, lsl #22
    cf60:	00098313 	andeq	r8, r9, r3, lsl r3
    cf64:	05010400 	streq	r0, [r1, #-1024]	; 0xfffffc00
    cf68:	10e12a00 	rscne	r2, r1, r0, lsl #20
    cf6c:	b20b0000 	andlt	r0, fp, #0
    cf70:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    cf74:	01040000 	mrseq	r0, (UNDEF: 4)
    cf78:	0e2a0004 	cdpeq	0, 2, cr0, cr10, cr4, {0}
    cf7c:	0b000041 	bleq	d088 <__ram_ret_data_start+0x97f8>
    cf80:	831316b3 	tsthi	r3, #187695104	; 0xb300000
    cf84:	04000009 	streq	r0, [r0], #-9
    cf88:	2a000301 	bcs	db94 <__ram_ret_data_start+0xa304>
    cf8c:	0000ac4d 	andeq	sl, r0, sp, asr #24
    cf90:	1316b40b 	tstne	r6, #184549376	; 0xb000000
    cf94:	00000983 	andeq	r0, r0, r3, lsl #19
    cf98:	00020104 	andeq	r0, r2, r4, lsl #2
    cf9c:	0085e22a 	addeq	lr, r5, sl, lsr #4
    cfa0:	16b50b00 	ldrtne	r0, [r5], r0, lsl #22
    cfa4:	00098313 	andeq	r8, r9, r3, lsl r3
    cfa8:	01010400 	tsteq	r1, r0, lsl #8
    cfac:	64612a00 	strbtvs	r2, [r1], #-2560	; 0xfffff600
    cfb0:	b60b0000 	strlt	r0, [fp], -r0
    cfb4:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    cfb8:	01040000 	mrseq	r0, (UNDEF: 4)
    cfbc:	06000000 	streq	r0, [r0], -r0
    cfc0:	00009a7f 	andeq	r9, r0, pc, ror sl
    cfc4:	0316b70b 	tsteq	r6, #2883584	; 0x2c0000
    cfc8:	0000a39b 	muleq	r0, fp, r3
    cfcc:	b90b041b 	stmdblt	fp, {r0, r1, r3, r4, sl}
    cfd0:	a6110916 			; <UNDEFINED> instruction: 0xa6110916
    cfd4:	e32a0000 			; <UNDEFINED> instruction: 0xe32a0000
    cfd8:	0b000064 	bleq	d170 <__ram_ret_data_start+0x98e0>
    cfdc:	831316bb 	tsthi	r3, #196083712	; 0xbb00000
    cfe0:	04000009 	streq	r0, [r0], #-9
    cfe4:	2a001c04 	bcs	13ffc <__ram_ret_data_start+0x1076c>
    cfe8:	000046c8 	andeq	r4, r0, r8, asr #13
    cfec:	1316bc0b 	tstne	r6, #2816	; 0xb00
    cff0:	00000983 	andeq	r0, r0, r3, lsl #19
    cff4:	00110b04 	andseq	r0, r1, r4, lsl #22
    cff8:	00974e2a 	addseq	r4, r7, sl, lsr #28
    cffc:	16bd0b00 	ldrtne	r0, [sp], r0, lsl #22
    d000:	00098313 	andeq	r8, r9, r3, lsl r3
    d004:	0f020400 	svceq	0x00020400
    d008:	45622a00 	strbmi	r2, [r2, #-2560]!	; 0xfffff600
    d00c:	be0b0000 	cdplt	0, 0, cr0, cr11, cr0, {0}
    d010:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    d014:	04040000 	streq	r0, [r4], #-0
    d018:	8f2a000b 	svchi	0x002a000b
    d01c:	0b000058 	bleq	d184 <__ram_ret_data_start+0x98f4>
    d020:	770e16bf 			; <UNDEFINED> instruction: 0x770e16bf
    d024:	04000009 	streq	r0, [r0], #-9
    d028:	0000000b 	andeq	r0, r0, fp
    d02c:	0089f406 	addeq	pc, r9, r6, lsl #8
    d030:	16c00b00 	strbne	r0, [r0], r0, lsl #22
    d034:	00a5b103 	adceq	fp, r5, r3, lsl #2
    d038:	0b041b00 	bleq	113c40 <__ram_ret_data_start+0x1103b0>
    d03c:	7e0916c2 	cfmadd32vc	mvax6, mvfx1, mvfx9, mvfx2
    d040:	2a0000a6 	bcs	d2e0 <__ram_ret_data_start+0x9a50>
    d044:	000064e3 	andeq	r6, r0, r3, ror #9
    d048:	1316c40b 	tstne	r6, #184549376	; 0xb000000
    d04c:	00000983 	andeq	r0, r0, r3, lsl #19
    d050:	001c0404 	andseq	r0, ip, r4, lsl #8
    d054:	0046c82a 	subeq	ip, r6, sl, lsr #16
    d058:	16c50b00 	strbne	r0, [r5], r0, lsl #22
    d05c:	00098313 	andeq	r8, r9, r3, lsl r3
    d060:	110b0400 	tstne	fp, r0, lsl #8
    d064:	974e2a00 	strbls	r2, [lr, -r0, lsl #20]
    d068:	c60b0000 	strgt	r0, [fp], -r0
    d06c:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    d070:	02040000 	andeq	r0, r4, #0
    d074:	622a000f 	eorvs	r0, sl, #15
    d078:	0b000045 	bleq	d194 <__ram_ret_data_start+0x9904>
    d07c:	831316c7 	tsthi	r3, #208666624	; 0xc700000
    d080:	04000009 	streq	r0, [r0], #-9
    d084:	2a000b04 	bcs	fc9c <__ram_ret_data_start+0xc40c>
    d088:	0000588f 	andeq	r5, r0, pc, lsl #17
    d08c:	0e16c80b 	cdpeq	8, 1, cr12, cr6, cr11, {0}
    d090:	00000977 	andeq	r0, r0, r7, ror r9
    d094:	00000b04 	andeq	r0, r0, r4, lsl #22
    d098:	51df0600 	bicspl	r0, pc, r0, lsl #12
    d09c:	c90b0000 	stmdbgt	fp, {}	; <UNPREDICTABLE>
    d0a0:	a61e0316 			; <UNDEFINED> instruction: 0xa61e0316
    d0a4:	041b0000 	ldreq	r0, [fp], #-0
    d0a8:	0916cb0b 	ldmdbeq	r6, {r0, r1, r3, r8, r9, fp, lr, pc}
    d0ac:	0000a6b8 			; <UNDEFINED> instruction: 0x0000a6b8
    d0b0:	006a152a 	rsbeq	r1, sl, sl, lsr #10
    d0b4:	16cd0b00 	strbne	r0, [sp], r0, lsl #22
    d0b8:	00098313 	andeq	r8, r9, r3, lsl r3
    d0bc:	150b0400 	strne	r0, [fp, #-1024]	; 0xfffffc00
    d0c0:	0fc22a00 	svceq	0x00c22a00
    d0c4:	ce0b0000 	cdpgt	0, 0, cr0, cr11, cr0, {0}
    d0c8:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    d0cc:	15040000 	strne	r0, [r4, #-0]
    d0d0:	06000000 	streq	r0, [r0], -r0
    d0d4:	00002ad4 	ldrdeq	r2, [r0], -r4
    d0d8:	0316cf0b 	tsteq	r6, #11, 30	; 0x2c
    d0dc:	0000a68b 	andeq	sl, r0, fp, lsl #13
    d0e0:	d10b041b 	tstle	fp, fp, lsl r4
    d0e4:	a6f20916 	usatge	r0, #18, r6, lsl #18
    d0e8:	292a0000 	stmdbcs	sl!, {}	; <UNPREDICTABLE>
    d0ec:	0b000027 	bleq	d190 <__ram_ret_data_start+0x9900>
    d0f0:	831316d3 	tsthi	r3, #221249536	; 0xd300000
    d0f4:	04000009 	streq	r0, [r0], #-9
    d0f8:	2a001010 	bcs	11140 <__ram_ret_data_start+0xd8b0>
    d0fc:	00001819 	andeq	r1, r0, r9, lsl r8
    d100:	1316d40b 	tstne	r6, #184549376	; 0xb000000
    d104:	00000983 	andeq	r0, r0, r3, lsl #19
    d108:	00001004 	andeq	r1, r0, r4
    d10c:	57730600 	ldrbpl	r0, [r3, -r0, lsl #12]!
    d110:	d50b0000 	strle	r0, [fp, #-0]
    d114:	a6c50316 			; <UNDEFINED> instruction: 0xa6c50316
    d118:	041b0000 	ldreq	r0, [fp], #-0
    d11c:	0916d70b 	ldmdbeq	r6, {r0, r1, r3, r8, r9, sl, ip, lr, pc}
    d120:	0000a74e 	andeq	sl, r0, lr, asr #14
    d124:	0032642a 	eorseq	r6, r2, sl, lsr #8
    d128:	16d90b00 	ldrbne	r0, [r9], r0, lsl #22
    d12c:	00098313 	andeq	r8, r9, r3, lsl r3
    d130:	10100400 	andsne	r0, r0, r0, lsl #8
    d134:	72fc2a00 	rscsvc	r2, ip, #0, 20
    d138:	da0b0000 	ble	2cd140 <__ram_ret_data_start+0x2c98b0>
    d13c:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    d140:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    d144:	5b2a0008 	blpl	a8d16c <__ram_ret_data_start+0xa898dc>
    d148:	0b00005e 	bleq	d2c8 <__ram_ret_data_start+0x9a38>
    d14c:	831316db 	tsthi	r3, #229638144	; 0xdb00000
    d150:	04000009 	streq	r0, [r0], #-9
    d154:	2a000107 	bcs	d578 <__ram_ret_data_start+0x9ce8>
    d158:	00005917 	andeq	r5, r0, r7, lsl r9
    d15c:	0e16dc0b 	cdpeq	12, 1, cr13, cr6, cr11, {0}
    d160:	00000977 	andeq	r0, r0, r7, ror r9
    d164:	00000104 	andeq	r0, r0, r4, lsl #2
    d168:	89c20600 	stmibhi	r2, {r9, sl}^
    d16c:	dd0b0000 	stcle	0, cr0, [fp, #-0]
    d170:	a6ff0316 	usatge	r0, #31, r6, lsl #6
    d174:	041b0000 	ldreq	r0, [fp], #-0
    d178:	0916df0b 	ldmdbeq	r6, {r0, r1, r3, r8, r9, sl, fp, ip, lr, pc}
    d17c:	0000a7aa 	andeq	sl, r0, sl, lsr #15
    d180:	001d852a 	andseq	r8, sp, sl, lsr #10
    d184:	16e10b00 	strbtne	r0, [r1], r0, lsl #22
    d188:	00098313 	andeq	r8, r9, r3, lsl r3
    d18c:	140c0400 	strne	r0, [ip], #-1024	; 0xfffffc00
    d190:	0fcd2a00 	svceq	0x00cd2a00
    d194:	e20b0000 	and	r0, fp, #0
    d198:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    d19c:	04040000 	streq	r0, [r4], #-0
    d1a0:	502a0010 	eorpl	r0, sl, r0, lsl r0
    d1a4:	0b0000ae 	bleq	d464 <__ram_ret_data_start+0x9bd4>
    d1a8:	831316e3 	tsthi	r3, #238026752	; 0xe300000
    d1ac:	04000009 	streq	r0, [r0], #-9
    d1b0:	2a00050b 	bcs	e5e4 <__ram_ret_data_start+0xad54>
    d1b4:	000010e1 	andeq	r1, r0, r1, ror #1
    d1b8:	0e16e40b 	cfmulseq	mvf14, mvf6, mvf11
    d1bc:	00000977 	andeq	r0, r0, r7, ror r9
    d1c0:	00000504 	andeq	r0, r0, r4, lsl #10
    d1c4:	1f290600 	svcne	0x00290600
    d1c8:	e50b0000 	str	r0, [fp, #-0]
    d1cc:	a75b0316 	smmlage	fp, r6, r3, r0
    d1d0:	041b0000 	ldreq	r0, [fp], #-0
    d1d4:	0916e70b 	ldmdbeq	r6, {r0, r1, r3, r8, r9, sl, sp, lr, pc}
    d1d8:	0000a806 	andeq	sl, r0, r6, lsl #16
    d1dc:	001d822a 	andseq	r8, sp, sl, lsr #4
    d1e0:	16e90b00 	strbtne	r0, [r9], r0, lsl #22
    d1e4:	00098313 	andeq	r8, r9, r3, lsl r3
    d1e8:	140c0400 	strne	r0, [ip], #-1024	; 0xfffffc00
    d1ec:	0fcd2a00 	svceq	0x00cd2a00
    d1f0:	ea0b0000 	b	2cd1f8 <__ram_ret_data_start+0x2c9968>
    d1f4:	09770e16 	ldmdbeq	r7!, {r1, r2, r4, r9, sl, fp}^
    d1f8:	04040000 	streq	r0, [r4], #-0
    d1fc:	4d2a0010 	stcmi	0, cr0, [sl, #-64]!	; 0xffffffc0
    d200:	0b0000ae 	bleq	d4c0 <__ram_ret_data_start+0x9c30>
    d204:	831316eb 	tsthi	r3, #246415360	; 0xeb00000
    d208:	04000009 	streq	r0, [r0], #-9
    d20c:	2a00060a 	bcs	ea3c <__ram_ret_data_start+0xb1ac>
    d210:	0000005b 	andeq	r0, r0, fp, asr r0
    d214:	0e16ec0b 	cdpeq	12, 1, cr14, cr6, cr11, {0}
    d218:	00000977 	andeq	r0, r0, r7, ror r9
    d21c:	00000604 	andeq	r0, r0, r4, lsl #12
    d220:	246b0600 	strbtcs	r0, [fp], #-1536	; 0xfffffa00
    d224:	ed0b0000 	stc	0, cr0, [fp, #-0]
    d228:	a7b70316 			; <UNDEFINED> instruction: 0xa7b70316
    d22c:	041b0000 	ldreq	r0, [fp], #-0
    d230:	0916ef0b 	ldmdbeq	r6, {r0, r1, r3, r8, r9, sl, fp, sp, lr, pc}
    d234:	0000a851 	andeq	sl, r0, r1, asr r8
    d238:	008f442a 	addeq	r4, pc, sl, lsr #8
    d23c:	16f10b00 	ldrbtne	r0, [r1], r0, lsl #22
    d240:	00098313 	andeq	r8, r9, r3, lsl r3
    d244:	1e020400 	cfcpysne	mvf0, mvf2
    d248:	51b02a00 	lslspl	r2, r0, #20
    d24c:	f20b0000 	vhadd.s8	d0, d11, d0
    d250:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    d254:	01040000 	mrseq	r0, (UNDEF: 4)
    d258:	522a001d 	eorpl	r0, sl, #29
    d25c:	0b000005 	bleq	d278 <__ram_ret_data_start+0x99e8>
    d260:	770e16f3 			; <UNDEFINED> instruction: 0x770e16f3
    d264:	04000009 	streq	r0, [r0], #-9
    d268:	0000001d 	andeq	r0, r0, sp, lsl r0
    d26c:	00584906 	subseq	r4, r8, r6, lsl #18
    d270:	16f40b00 	ldrbtne	r0, [r4], r0, lsl #22
    d274:	00a81303 	adceq	r1, r8, r3, lsl #6
    d278:	0b041b00 	bleq	113e80 <__ram_ret_data_start+0x1105f0>
    d27c:	8b0916f6 	blhi	252e5c <__ram_ret_data_start+0x24f5cc>
    d280:	2a0000a8 	bcs	d528 <__ram_ret_data_start+0x9c98>
    d284:	0000390a 	andeq	r3, r0, sl, lsl #18
    d288:	1316f80b 	tstne	r6, #720896	; 0xb0000	; <UNPREDICTABLE>
    d28c:	00000983 	andeq	r0, r0, r3, lsl #19
    d290:	00101004 	andseq	r1, r0, r4
    d294:	000ff92a 	andeq	pc, pc, sl, lsr #18
    d298:	16f90b00 	ldrbtne	r0, [r9], r0, lsl #22
    d29c:	0009770e 	andeq	r7, r9, lr, lsl #14
    d2a0:	00100400 	andseq	r0, r0, r0, lsl #8
    d2a4:	47060000 	strmi	r0, [r6, -r0]
    d2a8:	0b000032 	bleq	d378 <__ram_ret_data_start+0x9ae8>
    d2ac:	5e0316fa 	mcrpl	6, 0, r1, cr3, cr10, {7}
    d2b0:	1b0000a8 	blne	d558 <__ram_ret_data_start+0x9cc8>
    d2b4:	16fc0b04 	ldrbtne	r0, [ip], r4, lsl #22
    d2b8:	00a8c509 	adceq	ip, r8, r9, lsl #10
    d2bc:	6e8c2a00 	vdivvs.f32	s4, s24, s0
    d2c0:	fe0b0000 	cdp2	0, 0, cr0, cr11, cr0, {0}
    d2c4:	09831316 	stmibeq	r3, {r1, r2, r4, r8, r9, ip}
    d2c8:	10040000 	andne	r0, r4, r0
    d2cc:	532a0010 			; <UNDEFINED> instruction: 0x532a0010
    d2d0:	0b00004a 	bleq	d400 <__ram_ret_data_start+0x9b70>
    d2d4:	831316ff 	tsthi	r3, #267386880	; 0xff00000
    d2d8:	04000009 	streq	r0, [r0], #-9
    d2dc:	00000010 	andeq	r0, r0, r0, lsl r0
    d2e0:	00559806 	subseq	r9, r5, r6, lsl #16
    d2e4:	17000b00 	strne	r0, [r0, -r0, lsl #22]
    d2e8:	00a89803 	adceq	r9, r8, r3, lsl #16
    d2ec:	0b041b00 	bleq	113ef4 <__ram_ret_data_start+0x110664>
    d2f0:	10091702 	andne	r1, r9, r2, lsl #14
    d2f4:	2a0000a9 	bcs	d5a0 <__ram_ret_data_start+0x9d10>
    d2f8:	00009d1c 	andeq	r9, r0, ip, lsl sp
    d2fc:	1317040b 	tstne	r7, #184549376	; 0xb000000
    d300:	00000983 	andeq	r0, r0, r3, lsl #19
    d304:	00101004 	andseq	r1, r0, r4
    d308:	0046af2a 	subeq	sl, r6, sl, lsr #30
    d30c:	17050b00 	strne	r0, [r5, -r0, lsl #22]
    d310:	00098313 	andeq	r8, r9, r3, lsl r3
    d314:	08080400 	stmdaeq	r8, {sl}
    d318:	5e5c2a00 	vnmlspl.f32	s5, s24, s0
    d31c:	060b0000 	streq	r0, [fp], -r0
    d320:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d324:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    d328:	06000000 	streq	r0, [r0], -r0
    d32c:	000073ca 	andeq	r7, r0, sl, asr #7
    d330:	0317070b 	tsteq	r7, #2883584	; 0x2c0000
    d334:	0000a8d2 	ldrdeq	sl, [r0], -r2
    d338:	090b041b 	stmdbeq	fp, {r0, r1, r3, r4, sl}
    d33c:	a94a0917 	stmdbge	sl, {r0, r1, r2, r4, r8, fp}^
    d340:	162a0000 	strtne	r0, [sl], -r0
    d344:	0b00004e 	bleq	d484 <__ram_ret_data_start+0x9bf4>
    d348:	8313170b 	tsthi	r3, #2883584	; 0x2c0000
    d34c:	04000009 	streq	r0, [r0], #-9
    d350:	2a00140c 	bcs	12388 <__ram_ret_data_start+0xeaf8>
    d354:	00000fcd 	andeq	r0, r0, sp, asr #31
    d358:	0e170c0b 	cdpeq	12, 1, cr0, cr7, cr11, {0}
    d35c:	00000977 	andeq	r0, r0, r7, ror r9
    d360:	00001404 	andeq	r1, r0, r4, lsl #8
    d364:	796b0600 	stmdbvc	fp!, {r9, sl}^
    d368:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    d36c:	a91d0317 	ldmdbge	sp, {r0, r1, r2, r4, r8, r9}
    d370:	041b0000 	ldreq	r0, [fp], #-0
    d374:	09170f0b 	ldmdbeq	r7, {r0, r1, r3, r8, r9, sl, fp}
    d378:	0000a984 	andeq	sl, r0, r4, lsl #19
    d37c:	005dc02a 	subseq	ip, sp, sl, lsr #32
    d380:	17110b00 	ldrne	r0, [r1, -r0, lsl #22]
    d384:	00098313 	andeq	r8, r9, r3, lsl r3
    d388:	140c0400 	strne	r0, [ip], #-1024	; 0xfffffc00
    d38c:	0fcd2a00 	svceq	0x00cd2a00
    d390:	120b0000 	andne	r0, fp, #0
    d394:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    d398:	14040000 	strne	r0, [r4], #-0
    d39c:	06000000 	streq	r0, [r0], -r0
    d3a0:	00004b7b 	andeq	r4, r0, fp, ror fp
    d3a4:	0317130b 	tsteq	r7, #738197504	; 0x2c000000
    d3a8:	0000a957 	andeq	sl, r0, r7, asr r9
    d3ac:	150b041b 	strne	r0, [fp, #-1051]	; 0xfffffbe5
    d3b0:	aa8a0917 	bge	fe28f814 <__data_end_ram_ret__+0xde19f814>
    d3b4:	2d2a0000 	stccs	0, cr0, [sl, #-0]
    d3b8:	0b000020 	bleq	d440 <__ram_ret_data_start+0x9bb0>
    d3bc:	83131717 	tsthi	r3, #6029312	; 0x5c0000
    d3c0:	04000009 	streq	r0, [r0], #-9
    d3c4:	2a001f01 	bcs	14fd0 <__ram_ret_data_start+0x11740>
    d3c8:	00009ecb 	andeq	r9, r0, fp, asr #29
    d3cc:	1317180b 	tstne	r7, #720896	; 0xb0000
    d3d0:	00000983 	andeq	r0, r0, r3, lsl #19
    d3d4:	001e0104 	andseq	r0, lr, r4, lsl #2
    d3d8:	0038d32a 	eorseq	sp, r8, sl, lsr #6
    d3dc:	17190b00 	ldrne	r0, [r9, -r0, lsl #22]
    d3e0:	00098313 	andeq	r8, r9, r3, lsl r3
    d3e4:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    d3e8:	17762a00 	ldrbne	r2, [r6, -r0, lsl #20]!
    d3ec:	1a0b0000 	bne	2cd3f4 <__ram_ret_data_start+0x2c9b64>
    d3f0:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d3f4:	01040000 	mrseq	r0, (UNDEF: 4)
    d3f8:	5c2a001c 	stcpl	0, cr0, [sl], #-112	; 0xffffff90
    d3fc:	0b000005 	bleq	d418 <__ram_ret_data_start+0x9b88>
    d400:	770e171b 	smladvc	lr, fp, r7, r1
    d404:	04000009 	streq	r0, [r0], #-9
    d408:	2a001a02 	bcs	13c18 <__ram_ret_data_start+0x10388>
    d40c:	00005713 	andeq	r5, r0, r3, lsl r7
    d410:	13171c0b 	tstne	r7, #2816	; 0xb00
    d414:	00000983 	andeq	r0, r0, r3, lsl #19
    d418:	00190104 	andseq	r0, r9, r4, lsl #2
    d41c:	004f7b2a 	subeq	r7, pc, sl, lsr #22
    d420:	171d0b00 	ldrne	r0, [sp, -r0, lsl #22]
    d424:	00098313 	andeq	r8, r9, r3, lsl r3
    d428:	18010400 	stmdane	r1, {sl}
    d42c:	60862a00 	addvs	r2, r6, r0, lsl #20
    d430:	1e0b0000 	cdpne	0, 0, cr0, cr11, cr0, {0}
    d434:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d438:	01040000 	mrseq	r0, (UNDEF: 4)
    d43c:	8e2a0017 	mcrhi	0, 1, r0, cr10, cr7, {0}
    d440:	0b000005 	bleq	d45c <__ram_ret_data_start+0x9bcc>
    d444:	770e171f 	smladvc	lr, pc, r7, r1	; <UNPREDICTABLE>
    d448:	04000009 	streq	r0, [r0], #-9
    d44c:	2a001601 	bcs	12c58 <__ram_ret_data_start+0xf3c8>
    d450:	0000464a 	andeq	r4, r0, sl, asr #12
    d454:	1317200b 	tstne	r7, #11
    d458:	00000983 	andeq	r0, r0, r3, lsl #19
    d45c:	00140204 	andseq	r0, r4, r4, lsl #4
    d460:	0097832a 	addseq	r8, r7, sl, lsr #6
    d464:	17210b00 	strne	r0, [r1, -r0, lsl #22]!
    d468:	00098313 	andeq	r8, r9, r3, lsl r3
    d46c:	13010400 	movwne	r0, #5120	; 0x1400
    d470:	0fd82a00 	svceq	0x00d82a00
    d474:	220b0000 	andcs	r0, fp, #0
    d478:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    d47c:	04040000 	streq	r0, [r4], #-0
    d480:	e42a000f 	strt	r0, [sl], #-15
    d484:	0b000088 	bleq	d6ac <__ram_ret_data_start+0x9e1c>
    d488:	83131723 	tsthi	r3, #9175040	; 0x8c0000
    d48c:	04000009 	streq	r0, [r0], #-9
    d490:	2a000d02 	bcs	108a0 <__ram_ret_data_start+0xd010>
    d494:	00001017 	andeq	r1, r0, r7, lsl r0
    d498:	0e17240b 	cfmulseq	mvf2, mvf7, mvf11
    d49c:	00000977 	andeq	r0, r0, r7, ror r9
    d4a0:	00000d04 	andeq	r0, r0, r4, lsl #26
    d4a4:	8f9e0600 	svchi	0x009e0600
    d4a8:	250b0000 	strcs	r0, [fp, #-0]
    d4ac:	a9910317 	ldmibge	r1, {r0, r1, r2, r4, r8, r9}
    d4b0:	041b0000 	ldreq	r0, [fp], #-0
    d4b4:	0917270b 	ldmdbeq	r7, {r0, r1, r3, r8, r9, sl, sp}
    d4b8:	0000ab5d 	andeq	sl, r0, sp, asr fp
    d4bc:	003e262a 	eorseq	r2, lr, sl, lsr #12
    d4c0:	17290b00 	strne	r0, [r9, -r0, lsl #22]!
    d4c4:	00098313 	andeq	r8, r9, r3, lsl r3
    d4c8:	150b0400 	strne	r0, [fp, #-1024]	; 0xfffffc00
    d4cc:	64e92a00 	strbtvs	r2, [r9], #2560	; 0xa00
    d4d0:	2a0b0000 	bcs	2cd4d8 <__ram_ret_data_start+0x2c9c48>
    d4d4:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d4d8:	04040000 	streq	r0, [r4], #-0
    d4dc:	562a0011 			; <UNDEFINED> instruction: 0x562a0011
    d4e0:	0b0000a4 	bleq	d778 <__ram_ret_data_start+0x9ee8>
    d4e4:	8313172b 	tsthi	r3, #11272192	; 0xac0000
    d4e8:	04000009 	streq	r0, [r0], #-9
    d4ec:	2a001001 	bcs	114f8 <__ram_ret_data_start+0xdc68>
    d4f0:	00000ff9 	strdeq	r0, [r0], -r9
    d4f4:	0e172c0b 	cdpeq	12, 1, cr2, cr7, cr11, {0}
    d4f8:	00000977 	andeq	r0, r0, r7, ror r9
    d4fc:	000f0104 	andeq	r0, pc, r4, lsl #2
    d500:	001ea92a 	andseq	sl, lr, sl, lsr #18
    d504:	172d0b00 	strne	r0, [sp, -r0, lsl #22]!
    d508:	00098313 	andeq	r8, r9, r3, lsl r3
    d50c:	0e010400 	cfcpyseq	mvf0, mvf1
    d510:	4f272a00 	svcmi	0x00272a00
    d514:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
    d518:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d51c:	02040000 	andeq	r0, r4, #0
    d520:	1d2a000c 	stcne	0, cr0, [sl, #-48]!	; 0xffffffd0
    d524:	0b000000 	bleq	d52c <__ram_ret_data_start+0x9c9c>
    d528:	770e172f 	strvc	r1, [lr, -pc, lsr #14]
    d52c:	04000009 	streq	r0, [r0], #-9
    d530:	2b000a02 	blcs	fd40 <__ram_ret_data_start+0xc4b0>
    d534:	00444144 	subeq	r4, r4, r4, asr #2
    d538:	1317300b 	tstne	r7, #11
    d53c:	00000983 	andeq	r0, r0, r3, lsl #19
    d540:	00030704 	andeq	r0, r3, r4, lsl #14
    d544:	005ef72a 	subseq	pc, lr, sl, lsr #14
    d548:	17310b00 	ldrne	r0, [r1, -r0, lsl #22]!
    d54c:	00098313 	andeq	r8, r9, r3, lsl r3
    d550:	02010400 	andeq	r0, r1, #0, 8
    d554:	86a72a00 	strthi	r2, [r7], r0, lsl #20
    d558:	320b0000 	andcc	r0, fp, #0
    d55c:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d560:	01040000 	mrseq	r0, (UNDEF: 4)
    d564:	3c2a0001 	stccc	0, cr0, [sl], #-4
    d568:	0b00001b 	bleq	d5dc <__ram_ret_data_start+0x9d4c>
    d56c:	83131733 	tsthi	r3, #13369344	; 0xcc0000
    d570:	04000009 	streq	r0, [r0], #-9
    d574:	00000001 	andeq	r0, r0, r1
    d578:	00a28206 	adceq	r8, r2, r6, lsl #4
    d57c:	17340b00 	ldrne	r0, [r4, -r0, lsl #22]!
    d580:	00aa9703 	adceq	r9, sl, r3, lsl #14
    d584:	0b041b00 	bleq	11418c <__ram_ret_data_start+0x1108fc>
    d588:	41091736 	tstmi	r9, r6, lsr r7
    d58c:	2a0000ac 	bcs	d844 <__ram_ret_data_start+0x9fb4>
    d590:	00002305 	andeq	r2, r0, r5, lsl #6
    d594:	1317380b 	tstne	r7, #720896	; 0xb0000
    d598:	00000983 	andeq	r0, r0, r3, lsl #19
    d59c:	001f0104 	andseq	r0, pc, r4, lsl #2
    d5a0:	4848432b 	stmdami	r8, {r0, r1, r3, r5, r8, r9, lr}^
    d5a4:	17390b00 	ldrne	r0, [r9, -r0, lsl #22]!
    d5a8:	00098313 	andeq	r8, r9, r3, lsl r3
    d5ac:	1e010400 	cfcpysne	mvf0, mvf1
    d5b0:	06262a00 	strteq	r2, [r6], -r0, lsl #20
    d5b4:	3a0b0000 	bcc	2cd5bc <__ram_ret_data_start+0x2c9d2c>
    d5b8:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    d5bc:	01040000 	mrseq	r0, (UNDEF: 4)
    d5c0:	132a001d 			; <UNDEFINED> instruction: 0x132a001d
    d5c4:	0b00007f 	bleq	d7c8 <__ram_ret_data_start+0x9f38>
    d5c8:	8313173b 	tsthi	r3, #15466496	; 0xec0000
    d5cc:	04000009 	streq	r0, [r0], #-9
    d5d0:	2b001c01 	blcs	145dc <__ram_ret_data_start+0x10d4c>
    d5d4:	004b414e 	subeq	r4, fp, lr, asr #2
    d5d8:	13173c0b 	tstne	r7, #2816	; 0xb00
    d5dc:	00000983 	andeq	r0, r0, r3, lsl #19
    d5e0:	001b0104 	andseq	r0, fp, r4, lsl #2
    d5e4:	4b43412b 	blmi	10dda98 <__ram_ret_data_start+0x10da208>
    d5e8:	173d0b00 	ldrne	r0, [sp, -r0, lsl #22]!
    d5ec:	00098313 	andeq	r8, r9, r3, lsl r3
    d5f0:	1a010400 	bne	4e5f8 <__ram_ret_data_start+0x4ad68>
    d5f4:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    d5f8:	3e0b0000 	cdpcc	0, 0, cr0, cr11, cr0, {0}
    d5fc:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    d600:	01040000 	mrseq	r0, (UNDEF: 4)
    d604:	a42a0019 	strtge	r0, [sl], #-25	; 0xffffffe7
    d608:	0b000052 	bleq	d758 <__ram_ret_data_start+0x9ec8>
    d60c:	8313173f 	tsthi	r3, #16515072	; 0xfc0000
    d610:	04000009 	streq	r0, [r0], #-9
    d614:	2a001801 	bcs	13620 <__ram_ret_data_start+0xfd90>
    d618:	000085dc 	ldrdeq	r8, [r0], -ip
    d61c:	1317400b 	tstne	r7, #11
    d620:	00000983 	andeq	r0, r0, r3, lsl #19
    d624:	00170104 	andseq	r0, r7, r4, lsl #2
    d628:	0043892a 	subeq	r8, r3, sl, lsr #18
    d62c:	17410b00 	strbne	r0, [r1, -r0, lsl #22]
    d630:	00098313 	andeq	r8, r9, r3, lsl r3
    d634:	16010400 	strne	r0, [r1], -r0, lsl #8
    d638:	65972a00 	ldrvs	r2, [r7, #2560]	; 0xa00
    d63c:	420b0000 	andmi	r0, fp, #0
    d640:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d644:	01040000 	mrseq	r0, (UNDEF: 4)
    d648:	c22a0015 	eorgt	r0, sl, #21
    d64c:	0b00000f 	bleq	d690 <__ram_ret_data_start+0x9e00>
    d650:	770e1743 	strvc	r1, [lr, -r3, asr #14]
    d654:	04000009 	streq	r0, [r0], #-9
    d658:	00000015 	andeq	r0, r0, r5, lsl r0
    d65c:	008eae06 	addeq	sl, lr, r6, lsl #28
    d660:	17440b00 	strbne	r0, [r4, -r0, lsl #22]
    d664:	00ab6a03 	adceq	r6, fp, r3, lsl #20
    d668:	0b041b00 	bleq	114270 <__ram_ret_data_start+0x1109e0>
    d66c:	25091746 	strcs	r1, [r9, #-1862]	; 0xfffff8ba
    d670:	2a0000ad 	bcs	d92c <__ram_ret_data_start+0xa09c>
    d674:	000019f3 	strdeq	r1, [r0], -r3
    d678:	1317480b 	tstne	r7, #720896	; 0xb0000
    d67c:	00000983 	andeq	r0, r0, r3, lsl #19
    d680:	001f0104 	andseq	r0, pc, r4, lsl #2
    d684:	001a002a 	andseq	r0, sl, sl, lsr #32
    d688:	17490b00 	strbne	r0, [r9, -r0, lsl #22]
    d68c:	00098313 	andeq	r8, r9, r3, lsl r3
    d690:	1e010400 	cfcpysne	mvf0, mvf1
    d694:	06262a00 	strteq	r2, [r6], -r0, lsl #20
    d698:	4a0b0000 	bmi	2cd6a0 <__ram_ret_data_start+0x2c9e10>
    d69c:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    d6a0:	01040000 	mrseq	r0, (UNDEF: 4)
    d6a4:	dc2a001d 	stcle	0, cr0, [sl], #-116	; 0xffffff8c
    d6a8:	0b000055 	bleq	d804 <__ram_ret_data_start+0x9f74>
    d6ac:	8313174b 	tsthi	r3, #19660800	; 0x12c0000
    d6b0:	04000009 	streq	r0, [r0], #-9
    d6b4:	2a001c01 	bcs	146c0 <__ram_ret_data_start+0x10e30>
    d6b8:	000022a4 	andeq	r2, r0, r4, lsr #5
    d6bc:	13174c0b 	tstne	r7, #2816	; 0xb00
    d6c0:	00000983 	andeq	r0, r0, r3, lsl #19
    d6c4:	001b0104 	andseq	r0, fp, r4, lsl #2
    d6c8:	00a7032a 	adceq	r0, r7, sl, lsr #6
    d6cc:	174d0b00 	strbne	r0, [sp, -r0, lsl #22]
    d6d0:	00098313 	andeq	r8, r9, r3, lsl r3
    d6d4:	1a010400 	bne	4e6dc <__ram_ret_data_start+0x4ae4c>
    d6d8:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    d6dc:	4e0b0000 	cdpmi	0, 0, cr0, cr11, cr0, {0}
    d6e0:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    d6e4:	01040000 	mrseq	r0, (UNDEF: 4)
    d6e8:	c82a0019 	stmdagt	sl!, {r0, r3, r4}
    d6ec:	0b000049 	bleq	d818 <__ram_ret_data_start+0x9f88>
    d6f0:	8313174f 	tsthi	r3, #20709376	; 0x13c0000
    d6f4:	04000009 	streq	r0, [r0], #-9
    d6f8:	2a001801 	bcs	13704 <__ram_ret_data_start+0xfe74>
    d6fc:	00004b36 	andeq	r4, r0, r6, lsr fp
    d700:	1317500b 	tstne	r7, #11
    d704:	00000983 	andeq	r0, r0, r3, lsl #19
    d708:	00170104 	andseq	r0, r7, r4, lsl #2
    d70c:	009cf42a 	addseq	pc, ip, sl, lsr #8
    d710:	17510b00 	ldrbne	r0, [r1, -r0, lsl #22]
    d714:	00098313 	andeq	r8, r9, r3, lsl r3
    d718:	16010400 	strne	r0, [r1], -r0, lsl #8
    d71c:	894d2a00 	stmdbhi	sp, {r9, fp, sp}^
    d720:	520b0000 	andpl	r0, fp, #0
    d724:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d728:	01040000 	mrseq	r0, (UNDEF: 4)
    d72c:	c22a0015 	eorgt	r0, sl, #21
    d730:	0b00000f 	bleq	d774 <__ram_ret_data_start+0x9ee4>
    d734:	770e1753 	smlsdvc	lr, r3, r7, r1
    d738:	04000009 	streq	r0, [r0], #-9
    d73c:	00000015 	andeq	r0, r0, r5, lsl r0
    d740:	00299706 	eoreq	r9, r9, r6, lsl #14
    d744:	17540b00 	ldrbne	r0, [r4, -r0, lsl #22]
    d748:	00ac4e03 	adceq	r4, ip, r3, lsl #28
    d74c:	0b041b00 	bleq	114354 <__ram_ret_data_start+0x110ac4>
    d750:	81091756 	tsthi	r9, r6, asr r7
    d754:	2a0000ad 	bcs	da10 <__ram_ret_data_start+0xa180>
    d758:	00004080 	andeq	r4, r0, r0, lsl #1
    d75c:	1317580b 	tstne	r7, #720896	; 0xb0000
    d760:	00000983 	andeq	r0, r0, r3, lsl #19
    d764:	000d1304 	andeq	r1, sp, r4, lsl #6
    d768:	009ec42a 	addseq	ip, lr, sl, lsr #8
    d76c:	17590b00 	ldrbne	r0, [r9, -r0, lsl #22]
    d770:	00098313 	andeq	r8, r9, r3, lsl r3
    d774:	030a0400 	movweq	r0, #41984	; 0xa400
    d778:	974e2a00 	strbls	r2, [lr, -r0, lsl #20]
    d77c:	5a0b0000 	bpl	2cd784 <__ram_ret_data_start+0x2c9ef4>
    d780:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d784:	02040000 	andeq	r0, r4, #0
    d788:	172a0001 	strne	r0, [sl, -r1]!
    d78c:	0b000059 	bleq	d8f8 <__ram_ret_data_start+0xa068>
    d790:	770e175b 	smlsdvc	lr, fp, r7, r1
    d794:	04000009 	streq	r0, [r0], #-9
    d798:	00000001 	andeq	r0, r0, r1
    d79c:	00935506 	addseq	r5, r3, r6, lsl #10
    d7a0:	175c0b00 	ldrbne	r0, [ip, -r0, lsl #22]
    d7a4:	00ad3203 	adceq	r3, sp, r3, lsl #4
    d7a8:	0b041b00 	bleq	1143b0 <__ram_ret_data_start+0x110b20>
    d7ac:	ff09175e 			; <UNDEFINED> instruction: 0xff09175e
    d7b0:	2a0000ad 	bcs	da6c <__ram_ret_data_start+0xa1dc>
    d7b4:	000055c8 	andeq	r5, r0, r8, asr #11
    d7b8:	1317600b 	tstne	r7, #11
    d7bc:	00000983 	andeq	r0, r0, r3, lsl #19
    d7c0:	001e0204 	andseq	r0, lr, r4, lsl #4
    d7c4:	0079b02a 	rsbseq	fp, r9, sl, lsr #32
    d7c8:	17610b00 	strbne	r0, [r1, -r0, lsl #22]!
    d7cc:	00098313 	andeq	r8, r9, r3, lsl r3
    d7d0:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    d7d4:	05522a00 	ldrbeq	r2, [r2, #-2560]	; 0xfffff600
    d7d8:	620b0000 	andvs	r0, fp, #0
    d7dc:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    d7e0:	01040000 	mrseq	r0, (UNDEF: 4)
    d7e4:	442b001c 	strtmi	r0, [fp], #-28	; 0xffffffe4
    d7e8:	0b004441 	bleq	1e8f4 <__ram_ret_data_start+0x1b064>
    d7ec:	83131763 	tsthi	r3, #25952256	; 0x18c0000
    d7f0:	04000009 	streq	r0, [r0], #-9
    d7f4:	2a001507 	bcs	12c18 <__ram_ret_data_start+0xf388>
    d7f8:	00008e15 	andeq	r8, r0, r5, lsl lr
    d7fc:	1317640b 	tstne	r7, #184549376	; 0xb000000
    d800:	00000983 	andeq	r0, r0, r3, lsl #19
    d804:	00130204 	andseq	r0, r3, r4, lsl #4
    d808:	000fd82a 	andeq	sp, pc, sl, lsr #16
    d80c:	17650b00 	strbne	r0, [r5, -r0, lsl #22]!
    d810:	0009770e 	andeq	r7, r9, lr, lsl #14
    d814:	00130400 	andseq	r0, r3, r0, lsl #8
    d818:	38060000 	stmdacc	r6, {}	; <UNPREDICTABLE>
    d81c:	0b00003d 	bleq	d918 <__ram_ret_data_start+0xa088>
    d820:	8e031766 	cdphi	7, 0, cr1, cr3, cr6, {3}
    d824:	1b0000ad 	blne	dae0 <__ram_ret_data_start+0xa250>
    d828:	17680b04 	strbne	r0, [r8, -r4, lsl #22]!
    d82c:	00aed209 	adceq	sp, lr, r9, lsl #4
    d830:	91742a00 	cmnls	r4, r0, lsl #20
    d834:	6a0b0000 	bvs	2cd83c <__ram_ret_data_start+0x2c9fac>
    d838:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d83c:	01040000 	mrseq	r0, (UNDEF: 4)
    d840:	142a001f 	strtne	r0, [sl], #-31	; 0xffffffe1
    d844:	0b000006 	bleq	d864 <__ram_ret_data_start+0x9fd4>
    d848:	8313176b 	tsthi	r3, #28049408	; 0x1ac0000
    d84c:	04000009 	streq	r0, [r0], #-9
    d850:	2a001e01 	bcs	1505c <__ram_ret_data_start+0x117cc>
    d854:	00008b7f 	andeq	r8, r0, pc, ror fp
    d858:	13176c0b 	tstne	r7, #2816	; 0xb00
    d85c:	00000983 	andeq	r0, r0, r3, lsl #19
    d860:	001d0104 	andseq	r0, sp, r4, lsl #2
    d864:	0022822a 	eoreq	r8, r2, sl, lsr #4
    d868:	176d0b00 	strbne	r0, [sp, -r0, lsl #22]!
    d86c:	00098313 	andeq	r8, r9, r3, lsl r3
    d870:	1c010400 	cfstrsne	mvf0, [r1], {-0}
    d874:	a62d2a00 	strtge	r2, [sp], -r0, lsl #20
    d878:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
    d87c:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d880:	03040000 	movweq	r0, #16384	; 0x4000
    d884:	c12a0019 			; <UNDEFINED> instruction: 0xc12a0019
    d888:	0b000095 	bleq	dae4 <__ram_ret_data_start+0xa254>
    d88c:	8313176f 	tsthi	r3, #29097984	; 0x1bc0000
    d890:	04000009 	streq	r0, [r0], #-9
    d894:	2a001801 	bcs	138a0 <__ram_ret_data_start+0x10010>
    d898:	00009a42 	andeq	r9, r0, r2, asr #20
    d89c:	1317700b 	tstne	r7, #11
    d8a0:	00000983 	andeq	r0, r0, r3, lsl #19
    d8a4:	00170104 	andseq	r0, r7, r4, lsl #2
    d8a8:	0017852a 	andseq	r8, r7, sl, lsr #10
    d8ac:	17710b00 	ldrbne	r0, [r1, -r0, lsl #22]!
    d8b0:	00098313 	andeq	r8, r9, r3, lsl r3
    d8b4:	16010400 	strne	r0, [r1], -r0, lsl #8
    d8b8:	1b352a00 	blne	d580c0 <__ram_ret_data_start+0xd54830>
    d8bc:	720b0000 	andvc	r0, fp, #0
    d8c0:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d8c4:	01040000 	mrseq	r0, (UNDEF: 4)
    d8c8:	fe2a0015 	mcr2	0, 1, r0, cr10, cr5, {0}
    d8cc:	0b00005e 	bleq	da4c <__ram_ret_data_start+0xa1bc>
    d8d0:	83131773 	tsthi	r3, #30146560	; 0x1cc0000
    d8d4:	04000009 	streq	r0, [r0], #-9
    d8d8:	2a001401 	bcs	128e4 <__ram_ret_data_start+0xf054>
    d8dc:	00000fcd 	andeq	r0, r0, sp, asr #31
    d8e0:	0e17740b 	cfmulseq	mvf7, mvf7, mvf11
    d8e4:	00000977 	andeq	r0, r0, r7, ror r9
    d8e8:	00001404 	andeq	r1, r0, r4, lsl #8
    d8ec:	7c6b0600 	stclvc	6, cr0, [fp], #-0
    d8f0:	750b0000 	strvc	r0, [fp, #-0]
    d8f4:	ae0c0317 	mcrge	3, 0, r0, cr12, cr7, {0}
    d8f8:	041b0000 	ldreq	r0, [fp], #-0
    d8fc:	0917770b 	ldmdbeq	r7, {r0, r1, r3, r8, r9, sl, ip, sp, lr}
    d900:	0000af50 	andeq	sl, r0, r0, asr pc
    d904:	0043ed2a 	subeq	lr, r3, sl, lsr #26
    d908:	17790b00 	ldrbne	r0, [r9, -r0, lsl #22]!
    d90c:	00098313 	andeq	r8, r9, r3, lsl r3
    d910:	1f010400 	svcne	0x00010400
    d914:	62a82a00 	adcvs	r2, r8, #0, 20
    d918:	7a0b0000 	bvc	2cd920 <__ram_ret_data_start+0x2ca090>
    d91c:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d920:	02040000 	andeq	r0, r4, #0
    d924:	c42a001d 	strtgt	r0, [sl], #-29	; 0xffffffe3
    d928:	0b000088 	bleq	db50 <__ram_ret_data_start+0xa2c0>
    d92c:	8313177b 	tsthi	r3, #32243712	; 0x1ec0000
    d930:	04000009 	streq	r0, [r0], #-9
    d934:	2a001c01 	bcs	14940 <__ram_ret_data_start+0x110b0>
    d938:	0000055c 	andeq	r0, r0, ip, asr r5
    d93c:	0e177c0b 	cdpeq	12, 1, cr7, cr7, cr11, {0}
    d940:	00000977 	andeq	r0, r0, r7, ror r9
    d944:	00180404 	andseq	r0, r8, r4, lsl #8
    d948:	0060172a 	rsbeq	r1, r0, sl, lsr #14
    d94c:	177d0b00 	ldrbne	r0, [sp, -r0, lsl #22]!
    d950:	00098313 	andeq	r8, r9, r3, lsl r3
    d954:	0a0e0400 	beq	38e95c <__ram_ret_data_start+0x38b0cc>
    d958:	10b92a00 	adcsne	r2, r9, r0, lsl #20
    d95c:	7e0b0000 	cdpvc	0, 0, cr0, cr11, cr0, {0}
    d960:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    d964:	0a040000 	beq	10d96c <__ram_ret_data_start+0x10a0dc>
    d968:	06000000 	streq	r0, [r0], -r0
    d96c:	00004ed6 	ldrdeq	r4, [r0], -r6
    d970:	03177f0b 	tsteq	r7, #11, 30	; 0x2c
    d974:	0000aedf 	ldrdeq	sl, [r0], -pc	; <UNPREDICTABLE>
    d978:	810b041b 	tsthi	fp, fp, lsl r4
    d97c:	aff00917 	svcge	0x00f00917
    d980:	f32a0000 	vhadd.u32	d0, d10, d0
    d984:	0b000019 	bleq	d9f0 <__ram_ret_data_start+0xa160>
    d988:	83131783 	tsthi	r3, #34340864	; 0x20c0000
    d98c:	04000009 	streq	r0, [r0], #-9
    d990:	2a001f01 	bcs	1559c <__ram_ret_data_start+0x11d0c>
    d994:	000033c2 	andeq	r3, r0, r2, asr #7
    d998:	1317840b 	tstne	r7, #184549376	; 0xb000000
    d99c:	00000983 	andeq	r0, r0, r3, lsl #19
    d9a0:	001e0104 	andseq	r0, lr, r4, lsl #2
    d9a4:	0006262a 	andeq	r2, r6, sl, lsr #12
    d9a8:	17850b00 	strne	r0, [r5, r0, lsl #22]
    d9ac:	0009770e 	andeq	r7, r9, lr, lsl #14
    d9b0:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    d9b4:	4f542b00 	svcmi	0x00542b00
    d9b8:	860b004d 	strhi	r0, [fp], -sp, asr #32
    d9bc:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    d9c0:	01040000 	mrseq	r0, (UNDEF: 4)
    d9c4:	342a001c 	strtcc	r0, [sl], #-28	; 0xffffffe4
    d9c8:	0b000081 	bleq	dbd4 <__ram_ret_data_start+0xa344>
    d9cc:	83131787 	tsthi	r3, #35389440	; 0x21c0000
    d9d0:	04000009 	streq	r0, [r0], #-9
    d9d4:	2a001b01 	bcs	145e0 <__ram_ret_data_start+0x10d50>
    d9d8:	000067a0 	andeq	r6, r0, r0, lsr #15
    d9dc:	1317880b 	tstne	r7, #720896	; 0xb0000
    d9e0:	00000983 	andeq	r0, r0, r3, lsl #19
    d9e4:	001a0104 	andseq	r0, sl, r4, lsl #2
    d9e8:	0072e12a 	rsbseq	lr, r2, sl, lsr #2
    d9ec:	17890b00 	strne	r0, [r9, r0, lsl #22]
    d9f0:	00098313 	andeq	r8, r9, r3, lsl r3
    d9f4:	19010400 	stmdbne	r1, {sl}
    d9f8:	057a2a00 	ldrbeq	r2, [sl, #-2560]!	; 0xfffff600
    d9fc:	8a0b0000 	bhi	2cda04 <__ram_ret_data_start+0x2ca174>
    da00:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    da04:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
    da08:	06000000 	streq	r0, [r0], -r0
    da0c:	00003cce 	andeq	r3, r0, lr, asr #25
    da10:	03178b0b 	tsteq	r7, #11264	; 0x2c00
    da14:	0000af5d 	andeq	sl, r0, sp, asr pc
    da18:	8d0b041b 	cfstrshi	mvf0, [fp, #-108]	; 0xffffff94
    da1c:	b06e0917 	rsblt	r0, lr, r7, lsl r9
    da20:	f32a0000 	vhadd.u32	d0, d10, d0
    da24:	0b000019 	bleq	da90 <__ram_ret_data_start+0xa200>
    da28:	8313178f 	tsthi	r3, #37486592	; 0x23c0000
    da2c:	04000009 	streq	r0, [r0], #-9
    da30:	2a001f01 	bcs	1563c <__ram_ret_data_start+0x11dac>
    da34:	000033c2 	andeq	r3, r0, r2, asr #7
    da38:	1317900b 	tstne	r7, #11
    da3c:	00000983 	andeq	r0, r0, r3, lsl #19
    da40:	001e0104 	andseq	r0, lr, r4, lsl #2
    da44:	0006262a 	andeq	r2, r6, sl, lsr #12
    da48:	17910b00 	ldrne	r0, [r1, r0, lsl #22]
    da4c:	0009770e 	andeq	r7, r9, lr, lsl #14
    da50:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    da54:	325e2a00 	subscc	r2, lr, #0, 20
    da58:	920b0000 	andls	r0, fp, #0
    da5c:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    da60:	01040000 	mrseq	r0, (UNDEF: 4)
    da64:	c02a001c 	eorgt	r0, sl, ip, lsl r0
    da68:	0b000033 	bleq	db3c <__ram_ret_data_start+0xa2ac>
    da6c:	83131793 	tsthi	r3, #38535168	; 0x24c0000
    da70:	04000009 	streq	r0, [r0], #-9
    da74:	2a001b01 	bcs	14680 <__ram_ret_data_start+0x10df0>
    da78:	00000566 	andeq	r0, r0, r6, ror #10
    da7c:	0e17940b 	cfmulseq	mvf9, mvf7, mvf11
    da80:	00000977 	andeq	r0, r0, r7, ror r9
    da84:	00001b04 	andeq	r1, r0, r4, lsl #22
    da88:	27710600 	ldrbcs	r0, [r1, -r0, lsl #12]!
    da8c:	950b0000 	strls	r0, [fp, #-0]
    da90:	affd0317 	svcge	0x00fd0317
    da94:	041b0000 	ldreq	r0, [fp], #-0
    da98:	0917970b 	ldmdbeq	r7, {r0, r1, r3, r8, r9, sl, ip, pc}
    da9c:	0000b0ca 	andeq	fp, r0, sl, asr #1
    daa0:	009cfb2a 	addseq	pc, ip, sl, lsr #22
    daa4:	17990b00 	ldrne	r0, [r9, r0, lsl #22]
    daa8:	00098313 	andeq	r8, r9, r3, lsl r3
    daac:	1a060400 	bne	18eab4 <__ram_ret_data_start+0x18b224>
    dab0:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    dab4:	9a0b0000 	bls	2cdabc <__ram_ret_data_start+0x2ca22c>
    dab8:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    dabc:	0a040000 	beq	10dac4 <__ram_ret_data_start+0x10a234>
    dac0:	9c2a0010 	stcls	0, cr0, [sl], #-64	; 0xffffffc0
    dac4:	0b000044 	bleq	dbdc <__ram_ret_data_start+0xa34c>
    dac8:	8313179b 	tsthi	r3, #40632320	; 0x26c0000
    dacc:	04000009 	streq	r0, [r0], #-9
    dad0:	2a000a06 	bcs	102f0 <__ram_ret_data_start+0xca60>
    dad4:	000010b9 	strheq	r1, [r0], -r9
    dad8:	0e179c0b 	cdpeq	12, 1, cr9, cr7, cr11, {0}
    dadc:	00000977 	andeq	r0, r0, r7, ror r9
    dae0:	00000a04 	andeq	r0, r0, r4, lsl #20
    dae4:	99840600 	stmibls	r4, {r9, sl}
    dae8:	9d0b0000 	stcls	0, cr0, [fp, #-0]
    daec:	b07b0317 	rsbslt	r0, fp, r7, lsl r3
    daf0:	041b0000 	ldreq	r0, [fp], #-0
    daf4:	09179f0b 	ldmdbeq	r7, {r0, r1, r3, r8, r9, sl, fp, ip, pc}
    daf8:	0000b126 	andeq	fp, r0, r6, lsr #2
    dafc:	001d5f2a 	andseq	r5, sp, sl, lsr #30
    db00:	17a10b00 	strne	r0, [r1, r0, lsl #22]!
    db04:	00098313 	andeq	r8, r9, r3, lsl r3
    db08:	1a060400 	bne	18eb10 <__ram_ret_data_start+0x18b280>
    db0c:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    db10:	a20b0000 	andge	r0, fp, #0
    db14:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    db18:	0a040000 	beq	10db20 <__ram_ret_data_start+0x10a290>
    db1c:	472a0010 			; <UNDEFINED> instruction: 0x472a0010
    db20:	0b000080 	bleq	dd28 <__ram_ret_data_start+0xa498>
    db24:	831317a3 	tsthi	r3, #42729472	; 0x28c0000
    db28:	04000009 	streq	r0, [r0], #-9
    db2c:	2a000a06 	bcs	1034c <__ram_ret_data_start+0xcabc>
    db30:	000010b9 	strheq	r1, [r0], -r9
    db34:	0e17a40b 	cfmulseq	mvf10, mvf7, mvf11
    db38:	00000977 	andeq	r0, r0, r7, ror r9
    db3c:	00000a04 	andeq	r0, r0, r4, lsl #20
    db40:	24410600 	strbcs	r0, [r1], #-1536	; 0xfffffa00
    db44:	a50b0000 	strge	r0, [fp, #-0]
    db48:	b0d70317 	sbcslt	r0, r7, r7, lsl r3
    db4c:	041b0000 	ldreq	r0, [fp], #-0
    db50:	0917a70b 	ldmdbeq	r7, {r0, r1, r3, r8, r9, sl, sp, pc}
    db54:	0000b160 	andeq	fp, r0, r0, ror #2
    db58:	006f162a 	rsbeq	r1, pc, sl, lsr #12
    db5c:	17a90b00 	strne	r0, [r9, r0, lsl #22]!
    db60:	00098313 	andeq	r8, r9, r3, lsl r3
    db64:	1a060400 	bne	18eb6c <__ram_ret_data_start+0x18b2dc>
    db68:	05702a00 	ldrbeq	r2, [r0, #-2560]!	; 0xfffff600
    db6c:	aa0b0000 	bge	2cdb74 <__ram_ret_data_start+0x2ca2e4>
    db70:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    db74:	1a040000 	bne	10db7c <__ram_ret_data_start+0x10a2ec>
    db78:	06000000 	streq	r0, [r0], -r0
    db7c:	00003f20 	andeq	r3, r0, r0, lsr #30
    db80:	0317ab0b 	tsteq	r7, #11264	; 0x2c00
    db84:	0000b133 	andeq	fp, r0, r3, lsr r1
    db88:	ad0b041b 	cfstrsge	mvf0, [fp, #-108]	; 0xffffff94
    db8c:	b2660917 	rsblt	r0, r6, #376832	; 0x5c000
    db90:	262a0000 	strtcs	r0, [sl], -r0
    db94:	0b00003e 	bleq	dc94 <__ram_ret_data_start+0xa404>
    db98:	831317af 	tsthi	r3, #45875200	; 0x2bc0000
    db9c:	04000009 	streq	r0, [r0], #-9
    dba0:	2a001e02 	bcs	153b0 <__ram_ret_data_start+0x11b20>
    dba4:	00000626 	andeq	r0, r0, r6, lsr #12
    dba8:	0e17b00b 	cdpeq	0, 1, cr11, cr7, cr11, {0}
    dbac:	00000977 	andeq	r0, r0, r7, ror r9
    dbb0:	00110d04 	andseq	r0, r1, r4, lsl #26
    dbb4:	00a97b2a 	adceq	r7, r9, sl, lsr #22
    dbb8:	17b10b00 	ldrne	r0, [r1, r0, lsl #22]!
    dbbc:	00098313 	andeq	r8, r9, r3, lsl r3
    dbc0:	10010400 	andne	r0, r1, r0, lsl #8
    dbc4:	0ff92a00 	svceq	0x00f92a00
    dbc8:	b20b0000 	andlt	r0, fp, #0
    dbcc:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    dbd0:	01040000 	mrseq	r0, (UNDEF: 4)
    dbd4:	302a000f 	eorcc	r0, sl, pc
    dbd8:	0b000030 	bleq	dca0 <__ram_ret_data_start+0xa410>
    dbdc:	831317b3 	tsthi	r3, #46923776	; 0x2cc0000
    dbe0:	04000009 	streq	r0, [r0], #-9
    dbe4:	2a000e01 	bcs	113f0 <__ram_ret_data_start+0xdb60>
    dbe8:	00004f27 	andeq	r4, r0, r7, lsr #30
    dbec:	1317b40b 	tstne	r7, #184549376	; 0xb000000
    dbf0:	00000983 	andeq	r0, r0, r3, lsl #19
    dbf4:	000c0204 	andeq	r0, ip, r4, lsl #4
    dbf8:	00001d2a 	andeq	r1, r0, sl, lsr #26
    dbfc:	17b50b00 	ldrne	r0, [r5, r0, lsl #22]!
    dc00:	0009770e 	andeq	r7, r9, lr, lsl #14
    dc04:	0b010400 	bleq	4ec0c <__ram_ret_data_start+0x4b37c>
    dc08:	7f132a00 	svcvc	0x00132a00
    dc0c:	b60b0000 	strlt	r0, [fp], -r0
    dc10:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    dc14:	01040000 	mrseq	r0, (UNDEF: 4)
    dc18:	ae2a000a 	cdpge	0, 2, cr0, cr10, cr10, {0}
    dc1c:	0b000073 	bleq	ddf0 <__ram_ret_data_start+0xa560>
    dc20:	831317b7 	tsthi	r3, #47972352	; 0x2dc0000
    dc24:	04000009 	streq	r0, [r0], #-9
    dc28:	2a000604 	bcs	f440 <__ram_ret_data_start+0xbbb0>
    dc2c:	000076fc 	strdeq	r7, [r0], -ip
    dc30:	1317b80b 	tstne	r7, #720896	; 0xb0000
    dc34:	00000983 	andeq	r0, r0, r3, lsl #19
    dc38:	00050104 	andeq	r0, r5, r4, lsl #2
    dc3c:	0026ba2a 	eoreq	fp, r6, sl, lsr #20
    dc40:	17b90b00 	ldrne	r0, [r9, r0, lsl #22]!
    dc44:	00098313 	andeq	r8, r9, r3, lsl r3
    dc48:	04010400 	streq	r0, [r1], #-1024	; 0xfffffc00
    dc4c:	10ec2a00 	rscne	r2, ip, r0, lsl #20
    dc50:	ba0b0000 	blt	2cdc58 <__ram_ret_data_start+0x2ca3c8>
    dc54:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    dc58:	02040000 	andeq	r0, r4, #0
    dc5c:	c42a0002 	strtgt	r0, [sl], #-2
    dc60:	0b000068 	bleq	de08 <__ram_ret_data_start+0xa578>
    dc64:	831317bb 	tsthi	r3, #49020928	; 0x2ec0000
    dc68:	04000009 	streq	r0, [r0], #-9
    dc6c:	2a000101 	bcs	e078 <__ram_ret_data_start+0xa7e8>
    dc70:	000038d2 	ldrdeq	r3, [r0], -r2
    dc74:	1317bc0b 	tstne	r7, #2816	; 0xb00
    dc78:	00000983 	andeq	r0, r0, r3, lsl #19
    dc7c:	00000104 	andeq	r0, r0, r4, lsl #2
    dc80:	8cd60600 	ldclhi	6, cr0, [r6], {0}
    dc84:	bd0b0000 	stclt	0, cr0, [fp, #-0]
    dc88:	b16d0317 	cmnlt	sp, r7, lsl r3
    dc8c:	041b0000 	ldreq	r0, [fp], #-0
    dc90:	0917bf0b 	ldmdbeq	r7, {r0, r1, r3, r8, r9, sl, fp, ip, sp, pc}
    dc94:	0000b317 	andeq	fp, r0, r7, lsl r3
    dc98:	0023052a 	eoreq	r0, r3, sl, lsr #10
    dc9c:	17c10b00 	strbne	r0, [r1, r0, lsl #22]
    dca0:	00098313 	andeq	r8, r9, r3, lsl r3
    dca4:	1f010400 	svcne	0x00010400
    dca8:	62932a00 	addsvs	r2, r3, #0, 20
    dcac:	c20b0000 	andgt	r0, fp, #0
    dcb0:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    dcb4:	01040000 	mrseq	r0, (UNDEF: 4)
    dcb8:	262a001e 			; <UNDEFINED> instruction: 0x262a001e
    dcbc:	0b000006 	bleq	dcdc <__ram_ret_data_start+0xa44c>
    dcc0:	770e17c3 	strvc	r1, [lr, -r3, asr #15]
    dcc4:	04000009 	streq	r0, [r0], #-9
    dcc8:	2b001d01 	blcs	150d4 <__ram_ret_data_start+0x11844>
    dccc:	00434f54 	subeq	r4, r3, r4, asr pc
    dcd0:	1317c40b 	tstne	r7, #184549376	; 0xb000000
    dcd4:	00000983 	andeq	r0, r0, r3, lsl #19
    dcd8:	001c0104 	andseq	r0, ip, r4, lsl #2
    dcdc:	0028362a 	eoreq	r3, r8, sl, lsr #12
    dce0:	17c50b00 	strbne	r0, [r5, r0, lsl #22]
    dce4:	00098313 	andeq	r8, r9, r3, lsl r3
    dce8:	1b010400 	blne	4ecf0 <__ram_ret_data_start+0x4b460>
    dcec:	05662a00 	strbeq	r2, [r6, #-2560]!	; 0xfffff600
    dcf0:	c60b0000 	strgt	r0, [fp], -r0
    dcf4:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    dcf8:	01040000 	mrseq	r0, (UNDEF: 4)
    dcfc:	e12a001a 			; <UNDEFINED> instruction: 0xe12a001a
    dd00:	0b000076 	bleq	dee0 <__ram_ret_data_start+0xa650>
    dd04:	831317c7 	tsthi	r3, #52166656	; 0x31c0000
    dd08:	04000009 	streq	r0, [r0], #-9
    dd0c:	2a001901 	bcs	14118 <__ram_ret_data_start+0x10888>
    dd10:	00001822 	andeq	r1, r0, r2, lsr #16
    dd14:	1317c80b 	tstne	r7, #720896	; 0xb0000
    dd18:	00000983 	andeq	r0, r0, r3, lsl #19
    dd1c:	00180104 	andseq	r0, r8, r4, lsl #2
    dd20:	0005842a 	andeq	r8, r5, sl, lsr #8
    dd24:	17c90b00 	strbne	r0, [r9, r0, lsl #22]
    dd28:	0009770e 	andeq	r7, r9, lr, lsl #14
    dd2c:	00180400 	andseq	r0, r8, r0, lsl #8
    dd30:	fe060000 	cdp2	0, 0, cr0, cr6, cr0, {0}
    dd34:	0b000063 	bleq	dec8 <__ram_ret_data_start+0xa638>
    dd38:	730317ca 	movwvc	r1, #14282	; 0x37ca
    dd3c:	1b0000b2 	blne	e00c <__ram_ret_data_start+0xa77c>
    dd40:	17cc0b04 	strbne	r0, [ip, r4, lsl #22]
    dd44:	00b37309 	adcseq	r7, r3, r9, lsl #6
    dd48:	40802a00 	addmi	r2, r0, r0, lsl #20
    dd4c:	ce0b0000 	cdpgt	0, 0, cr0, cr11, cr0, {0}
    dd50:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    dd54:	07040000 	streq	r0, [r4, -r0]
    dd58:	7a2a0019 	bvc	a8ddc4 <__ram_ret_data_start+0xa8a534>
    dd5c:	0b000005 	bleq	dd78 <__ram_ret_data_start+0xa4e8>
    dd60:	770e17cf 	strvc	r1, [lr, -pc, asr #15]
    dd64:	04000009 	streq	r0, [r0], #-9
    dd68:	2a000d0c 	bcs	111a0 <__ram_ret_data_start+0xd910>
    dd6c:	00009ec4 	andeq	r9, r0, r4, asr #29
    dd70:	1317d00b 	tstne	r7, #11
    dd74:	00000983 	andeq	r0, r0, r3, lsl #19
    dd78:	000b0204 	andeq	r0, fp, r4, lsl #4
    dd7c:	00588f2a 	subseq	r8, r8, sl, lsr #30
    dd80:	17d10b00 	ldrbne	r0, [r1, r0, lsl #22]
    dd84:	0009770e 	andeq	r7, r9, lr, lsl #14
    dd88:	000b0400 	andeq	r0, fp, r0, lsl #8
    dd8c:	58060000 	stmdapl	r6, {}	; <UNPREDICTABLE>
    dd90:	0b00008e 	bleq	dfd0 <__ram_ret_data_start+0xa740>
    dd94:	240317d2 	strcs	r1, [r3], #-2002	; 0xfffff82e
    dd98:	1b0000b3 	blne	e06c <__ram_ret_data_start+0xa7dc>
    dd9c:	17d40b04 	ldrbne	r0, [r4, r4, lsl #22]
    dda0:	00b3ad09 	adcseq	sl, r3, r9, lsl #26
    dda4:	79132a00 	ldmdbvc	r3, {r9, fp, sp}
    dda8:	d60b0000 	strle	r0, [fp], -r0
    ddac:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    ddb0:	10040000 	andne	r0, r4, r0
    ddb4:	f92a0010 			; <UNDEFINED> instruction: 0xf92a0010
    ddb8:	0b00000f 	bleq	ddfc <__ram_ret_data_start+0xa56c>
    ddbc:	770e17d7 			; <UNDEFINED> instruction: 0x770e17d7
    ddc0:	04000009 	streq	r0, [r0], #-9
    ddc4:	00000010 	andeq	r0, r0, r0, lsl r0
    ddc8:	002a7d06 	eoreq	r7, sl, r6, lsl #26
    ddcc:	17d80b00 	ldrbne	r0, [r8, r0, lsl #22]
    ddd0:	00b38003 	adcseq	r8, r3, r3
    ddd4:	0b041b00 	bleq	1149dc <__ram_ret_data_start+0x11114c>
    ddd8:	c40917da 	strgt	r1, [r9], #-2010	; 0xfffff826
    dddc:	2a0000b4 	bcs	e0b4 <__ram_ret_data_start+0xa824>
    dde0:	00003e26 	andeq	r3, r0, r6, lsr #28
    dde4:	1317dc0b 	tstne	r7, #2816	; 0xb00
    dde8:	00000983 	andeq	r0, r0, r3, lsl #19
    ddec:	00150b04 	andseq	r0, r5, r4, lsl #22
    ddf0:	000fc22a 	andeq	ip, pc, sl, lsr #4
    ddf4:	17dd0b00 	ldrbne	r0, [sp, r0, lsl #22]
    ddf8:	0009770e 	andeq	r7, r9, lr, lsl #14
    ddfc:	11040400 	tstne	r4, r0, lsl #8
    de00:	a97b2a00 	ldmdbge	fp!, {r9, fp, sp}^
    de04:	de0b0000 	cdple	0, 0, cr0, cr11, cr0, {0}
    de08:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    de0c:	01040000 	mrseq	r0, (UNDEF: 4)
    de10:	482a0010 	stmdami	sl!, {r4}
    de14:	0b000097 	bleq	e078 <__ram_ret_data_start+0xa7e8>
    de18:	831317df 	tsthi	r3, #58458112	; 0x37c0000
    de1c:	04000009 	streq	r0, [r0], #-9
    de20:	2a000f01 	bcs	11a2c <__ram_ret_data_start+0xe19c>
    de24:	00003030 	andeq	r3, r0, r0, lsr r0
    de28:	1317e00b 	tstne	r7, #11
    de2c:	00000983 	andeq	r0, r0, r3, lsl #19
    de30:	000e0104 	andeq	r0, lr, r4, lsl #2
    de34:	004f272a 	subeq	r2, pc, sl, lsr #14
    de38:	17e10b00 	strbne	r0, [r1, r0, lsl #22]!
    de3c:	00098313 	andeq	r8, r9, r3, lsl r3
    de40:	0c020400 	cfstrseq	mvf0, [r2], {-0}
    de44:	001d2a00 	andseq	r2, sp, r0, lsl #20
    de48:	e20b0000 	and	r0, fp, #0
    de4c:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    de50:	01040000 	mrseq	r0, (UNDEF: 4)
    de54:	132a000b 			; <UNDEFINED> instruction: 0x132a000b
    de58:	0b00007f 	bleq	e05c <__ram_ret_data_start+0xa7cc>
    de5c:	831317e3 	tsthi	r3, #59506688	; 0x38c0000
    de60:	04000009 	streq	r0, [r0], #-9
    de64:	2a000a01 	bcs	10670 <__ram_ret_data_start+0xcde0>
    de68:	000073ae 	andeq	r7, r0, lr, lsr #7
    de6c:	1317e40b 	tstne	r7, #184549376	; 0xb000000
    de70:	00000983 	andeq	r0, r0, r3, lsl #19
    de74:	00060404 	andeq	r0, r6, r4, lsl #8
    de78:	0076fc2a 	rsbseq	pc, r6, sl, lsr #24
    de7c:	17e50b00 	strbne	r0, [r5, r0, lsl #22]!
    de80:	00098313 	andeq	r8, r9, r3, lsl r3
    de84:	05010400 	streq	r0, [r1, #-1024]	; 0xfffffc00
    de88:	26ba2a00 	ldrtcs	r2, [sl], r0, lsl #20
    de8c:	e60b0000 	str	r0, [fp], -r0
    de90:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    de94:	01040000 	mrseq	r0, (UNDEF: 4)
    de98:	342a0004 	strtcc	r0, [sl], #-4
    de9c:	0b00007f 	bleq	e0a0 <__ram_ret_data_start+0xa810>
    dea0:	831317e7 	tsthi	r3, #60555264	; 0x39c0000
    dea4:	04000009 	streq	r0, [r0], #-9
    dea8:	2a000301 	bcs	eab4 <__ram_ret_data_start+0xb224>
    deac:	00005ef6 	strdeq	r5, [r0], -r6
    deb0:	1317e80b 	tstne	r7, #720896	; 0xb0000
    deb4:	00000983 	andeq	r0, r0, r3, lsl #19
    deb8:	00020104 	andeq	r0, r2, r4, lsl #2
    debc:	0068c42a 	rsbeq	ip, r8, sl, lsr #8
    dec0:	17e90b00 	strbne	r0, [r9, r0, lsl #22]!
    dec4:	00098313 	andeq	r8, r9, r3, lsl r3
    dec8:	01010400 	tsteq	r1, r0, lsl #8
    decc:	38d22a00 	ldmcc	r2, {r9, fp, sp}^
    ded0:	ea0b0000 	b	2cded8 <__ram_ret_data_start+0x2ca648>
    ded4:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    ded8:	01040000 	mrseq	r0, (UNDEF: 4)
    dedc:	06000000 	streq	r0, [r0], -r0
    dee0:	0000635b 	andeq	r6, r0, fp, asr r3
    dee4:	0317eb0b 	tsteq	r7, #11264	; 0x2c00
    dee8:	0000b3ba 			; <UNDEFINED> instruction: 0x0000b3ba
    deec:	ed0b041b 	cfstrs	mvf0, [fp, #-108]	; 0xffffff94
    def0:	b5750917 	ldrblt	r0, [r5, #-2327]!	; 0xfffff6e9
    def4:	052a0000 	streq	r0, [sl, #-0]!
    def8:	0b000023 	bleq	df8c <__ram_ret_data_start+0xa6fc>
    defc:	831317ef 	tsthi	r3, #62652416	; 0x3bc0000
    df00:	04000009 	streq	r0, [r0], #-9
    df04:	2a001f01 	bcs	15b10 <__ram_ret_data_start+0x12280>
    df08:	00006293 	muleq	r0, r3, r2
    df0c:	1317f00b 	tstne	r7, #11	; <UNPREDICTABLE>
    df10:	00000983 	andeq	r0, r0, r3, lsl #19
    df14:	001e0104 	andseq	r0, lr, r4, lsl #2
    df18:	0006262a 	andeq	r2, r6, sl, lsr #12
    df1c:	17f10b00 	ldrbne	r0, [r1, r0, lsl #22]!
    df20:	0009770e 	andeq	r7, r9, lr, lsl #14
    df24:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    df28:	4f542b00 	svcmi	0x00542b00
    df2c:	f20b0043 	vhadd.s8	q0, <illegal reg q5.5>, <illegal reg q1.5>
    df30:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    df34:	01040000 	mrseq	r0, (UNDEF: 4)
    df38:	362a001c 			; <UNDEFINED> instruction: 0x362a001c
    df3c:	0b000028 	bleq	dfe4 <__ram_ret_data_start+0xa754>
    df40:	831317f3 	tsthi	r3, #63700992	; 0x3cc0000
    df44:	04000009 	streq	r0, [r0], #-9
    df48:	2a001b01 	bcs	14b54 <__ram_ret_data_start+0x112c4>
    df4c:	00000566 	andeq	r0, r0, r6, ror #10
    df50:	0e17f40b 	cfmulseq	mvf15, mvf7, mvf11
    df54:	00000977 	andeq	r0, r0, r7, ror r9
    df58:	001a0104 	andseq	r0, sl, r4, lsl #2
    df5c:	0076e12a 	rsbseq	lr, r6, sl, lsr #2
    df60:	17f50b00 	ldrbne	r0, [r5, r0, lsl #22]!
    df64:	00098313 	andeq	r8, r9, r3, lsl r3
    df68:	19010400 	stmdbne	r1, {sl}
    df6c:	18222a00 	stmdane	r2!, {r9, fp, sp}
    df70:	f60b0000 			; <UNDEFINED> instruction: 0xf60b0000
    df74:	09831317 	stmibeq	r3, {r0, r1, r2, r4, r8, r9, ip}
    df78:	01040000 	mrseq	r0, (UNDEF: 4)
    df7c:	842a0018 	strthi	r0, [sl], #-24	; 0xffffffe8
    df80:	0b000005 	bleq	df9c <__ram_ret_data_start+0xa70c>
    df84:	770e17f7 			; <UNDEFINED> instruction: 0x770e17f7
    df88:	04000009 	streq	r0, [r0], #-9
    df8c:	00000018 	andeq	r0, r0, r8, lsl r0
    df90:	004c7c06 	subeq	r7, ip, r6, lsl #24
    df94:	17f80b00 	ldrbne	r0, [r8, r0, lsl #22]!
    df98:	00b4d103 	adcseq	sp, r4, r3, lsl #2
    df9c:	0b041b00 	bleq	114ba4 <__ram_ret_data_start+0x111314>
    dfa0:	d00917fa 	strdle	r1, [r9], -sl
    dfa4:	2a0000b5 	bcs	e280 <__ram_ret_data_start+0xa9f0>
    dfa8:	00004080 	andeq	r4, r0, r0, lsl #1
    dfac:	1317fc0b 	tstne	r7, #2816	; 0xb00	; <UNPREDICTABLE>
    dfb0:	00000983 	andeq	r0, r0, r3, lsl #19
    dfb4:	000d1304 	andeq	r1, sp, r4, lsl #6
    dfb8:	009ec42a 	addseq	ip, lr, sl, lsr #8
    dfbc:	17fd0b00 	ldrbne	r0, [sp, r0, lsl #22]!
    dfc0:	00098313 	andeq	r8, r9, r3, lsl r3
    dfc4:	030a0400 	movweq	r0, #41984	; 0xa400
    dfc8:	434d2b00 	movtmi	r2, #56064	; 0xdb00
    dfcc:	17fe0b00 	ldrbne	r0, [lr, r0, lsl #22]!
    dfd0:	00098313 	andeq	r8, r9, r3, lsl r3
    dfd4:	01020400 	tsteq	r2, r0, lsl #8
    dfd8:	59172a00 	ldmdbpl	r7, {r9, fp, sp}
    dfdc:	ff0b0000 			; <UNDEFINED> instruction: 0xff0b0000
    dfe0:	09770e17 	ldmdbeq	r7!, {r0, r1, r2, r4, r9, sl, fp}^
    dfe4:	01040000 	mrseq	r0, (UNDEF: 4)
    dfe8:	06000000 	streq	r0, [r0], -r0
    dfec:	00006cba 			; <UNDEFINED> instruction: 0x00006cba
    dff0:	0318000b 	tsteq	r8, #11
    dff4:	0000b582 	andeq	fp, r0, r2, lsl #11
    dff8:	020b041b 	andeq	r0, fp, #452984832	; 0x1b000000
    dffc:	b60a0918 			; <UNDEFINED> instruction: 0xb60a0918
    e000:	132a0000 			; <UNDEFINED> instruction: 0x132a0000
    e004:	0b000079 	bleq	e1f0 <__ram_ret_data_start+0xa960>
    e008:	83131804 	tsthi	r3, #4, 16	; 0x40000
    e00c:	04000009 	streq	r0, [r0], #-9
    e010:	2a001010 	bcs	12058 <__ram_ret_data_start+0xe7c8>
    e014:	00000ff9 	strdeq	r0, [r0], -r9
    e018:	0e18050b 	cfmul32eq	mvfx0, mvfx8, mvfx11
    e01c:	00000977 	andeq	r0, r0, r7, ror r9
    e020:	00001004 	andeq	r1, r0, r4
    e024:	564a0600 	strbpl	r0, [sl], -r0, lsl #12
    e028:	060b0000 	streq	r0, [fp], -r0
    e02c:	b5dd0318 	ldrblt	r0, [sp, #792]	; 0x318
    e030:	041b0000 	ldreq	r0, [fp], #-0
    e034:	0918080b 	ldmdbeq	r8, {r0, r1, r3, fp}
    e038:	0000b710 	andeq	fp, r0, r0, lsl r7
    e03c:	003e262a 	eorseq	r2, lr, sl, lsr #12
    e040:	180a0b00 	stmdane	sl, {r8, r9, fp}
    e044:	00098313 	andeq	r8, r9, r3, lsl r3
    e048:	1e020400 	cfcpysne	mvf0, mvf2
    e04c:	06262a00 	strteq	r2, [r6], -r0, lsl #20
    e050:	0b0b0000 	bleq	2ce058 <__ram_ret_data_start+0x2ca7c8>
    e054:	09770e18 	ldmdbeq	r7!, {r3, r4, r9, sl, fp}^
    e058:	0d040000 	stceq	0, cr0, [r4, #-0]
    e05c:	7b2a0011 	blvc	a8e0a8 <__ram_ret_data_start+0xa8a818>
    e060:	0b0000a9 	bleq	e30c <__ram_ret_data_start+0xaa7c>
    e064:	8313180c 	tsthi	r3, #12, 16	; 0xc0000
    e068:	04000009 	streq	r0, [r0], #-9
    e06c:	2a001001 	bcs	12078 <__ram_ret_data_start+0xe7e8>
    e070:	00000ff9 	strdeq	r0, [r0], -r9
    e074:	0e180d0b 	cdpeq	13, 1, cr0, cr8, cr11, {0}
    e078:	00000977 	andeq	r0, r0, r7, ror r9
    e07c:	000f0104 	andeq	r0, pc, r4, lsl #2
    e080:	0030302a 	eorseq	r3, r0, sl, lsr #32
    e084:	180e0b00 	stmdane	lr, {r8, r9, fp}
    e088:	00098313 	andeq	r8, r9, r3, lsl r3
    e08c:	0e010400 	cfcpyseq	mvf0, mvf1
    e090:	4f272a00 	svcmi	0x00272a00
    e094:	0f0b0000 	svceq	0x000b0000
    e098:	09831318 	stmibeq	r3, {r3, r4, r8, r9, ip}
    e09c:	02040000 	andeq	r0, r4, #0
    e0a0:	972a000c 	strls	r0, [sl, -ip]!
    e0a4:	0b00005c 	bleq	e21c <__ram_ret_data_start+0xa98c>
    e0a8:	83131810 	tsthi	r3, #16, 16	; 0x100000
    e0ac:	04000009 	streq	r0, [r0], #-9
    e0b0:	2a000b01 	bcs	10cbc <__ram_ret_data_start+0xd42c>
    e0b4:	00007f13 	andeq	r7, r0, r3, lsl pc
    e0b8:	1318110b 	tstne	r8, #-1073741822	; 0xc0000002
    e0bc:	00000983 	andeq	r0, r0, r3, lsl #19
    e0c0:	000a0104 	andeq	r0, sl, r4, lsl #2
    e0c4:	0010b92a 	andseq	fp, r0, sl, lsr #18
    e0c8:	18120b00 	ldmdane	r2, {r8, r9, fp}
    e0cc:	0009770e 	andeq	r7, r9, lr, lsl #14
    e0d0:	06040400 	streq	r0, [r4], -r0, lsl #8
    e0d4:	76fc2a00 	ldrbtvc	r2, [ip], r0, lsl #20
    e0d8:	130b0000 	movwne	r0, #45056	; 0xb000
    e0dc:	09831318 	stmibeq	r3, {r3, r4, r8, r9, ip}
    e0e0:	01040000 	mrseq	r0, (UNDEF: 4)
    e0e4:	ba2a0005 	blt	a8e100 <__ram_ret_data_start+0xa8a870>
    e0e8:	0b000026 	bleq	e188 <__ram_ret_data_start+0xa8f8>
    e0ec:	83131814 	tsthi	r3, #20, 16	; 0x140000
    e0f0:	04000009 	streq	r0, [r0], #-9
    e0f4:	2a000401 	bcs	f100 <__ram_ret_data_start+0xb870>
    e0f8:	000010ec 	andeq	r1, r0, ip, ror #1
    e0fc:	0e18150b 	cfmul32eq	mvfx1, mvfx8, mvfx11
    e100:	00000977 	andeq	r0, r0, r7, ror r9
    e104:	00020204 	andeq	r0, r2, r4, lsl #4
    e108:	0068c42a 	rsbeq	ip, r8, sl, lsr #8
    e10c:	18160b00 	ldmdane	r6, {r8, r9, fp}
    e110:	00098313 	andeq	r8, r9, r3, lsl r3
    e114:	01010400 	tsteq	r1, r0, lsl #8
    e118:	38d22a00 	ldmcc	r2, {r9, fp, sp}^
    e11c:	170b0000 	strne	r0, [fp, -r0]
    e120:	09831318 	stmibeq	r3, {r3, r4, r8, r9, ip}
    e124:	01040000 	mrseq	r0, (UNDEF: 4)
    e128:	06000000 	streq	r0, [r0], -r0
    e12c:	0000ad24 	andeq	sl, r0, r4, lsr #26
    e130:	0318180b 	tsteq	r8, #720896	; 0xb0000
    e134:	0000b617 	andeq	fp, r0, r7, lsl r6
    e138:	1a0b041b 	bne	2cf1ac <__ram_ret_data_start+0x2cb91c>
    e13c:	b7b00918 			; <UNDEFINED> instruction: 0xb7b00918
    e140:	052a0000 	streq	r0, [sl, #-0]!
    e144:	0b000023 	bleq	e1d8 <__ram_ret_data_start+0xa948>
    e148:	8313181c 	tsthi	r3, #28, 16	; 0x1c0000
    e14c:	04000009 	streq	r0, [r0], #-9
    e150:	2a001f01 	bcs	15d5c <__ram_ret_data_start+0x124cc>
    e154:	00006293 	muleq	r0, r3, r2
    e158:	13181d0b 	tstne	r8, #704	; 0x2c0
    e15c:	00000983 	andeq	r0, r0, r3, lsl #19
    e160:	001e0104 	andseq	r0, lr, r4, lsl #2
    e164:	0006262a 	andeq	r2, r6, sl, lsr #12
    e168:	181e0b00 	ldmdane	lr, {r8, r9, fp}
    e16c:	0009770e 	andeq	r7, r9, lr, lsl #14
    e170:	1d010400 	cfstrsne	mvf0, [r1, #-0]
    e174:	69ba2a00 	ldmibvs	sl!, {r9, fp, sp}
    e178:	1f0b0000 	svcne	0x000b0000
    e17c:	09831318 	stmibeq	r3, {r3, r4, r8, r9, ip}
    e180:	01040000 	mrseq	r0, (UNDEF: 4)
    e184:	c22a001c 	eorgt	r0, sl, #28
    e188:	0b000068 	bleq	e330 <__ram_ret_data_start+0xaaa0>
    e18c:	83131820 	tsthi	r3, #32, 16	; 0x200000
    e190:	04000009 	streq	r0, [r0], #-9
    e194:	2a001b01 	bcs	14da0 <__ram_ret_data_start+0x11510>
    e198:	00000566 	andeq	r0, r0, r6, ror #10
    e19c:	0e18210b 	mufeqe	f2, f0, #3.0
    e1a0:	00000977 	andeq	r0, r0, r7, ror r9
    e1a4:	001a0104 	andseq	r0, sl, r4, lsl #2
    e1a8:	0069b72a 	rsbeq	fp, r9, sl, lsr #14
    e1ac:	18220b00 	stmdane	r2!, {r8, r9, fp}
    e1b0:	00098313 	andeq	r8, r9, r3, lsl r3
    e1b4:	19010400 	stmdbne	r1, {sl}
    e1b8:	057a2a00 	ldrbeq	r2, [sl, #-2560]!	; 0xfffff600
    e1bc:	230b0000 	movwcs	r0, #45056	; 0xb000
    e1c0:	09770e18 	ldmdbeq	r7!, {r3, r4, r9, sl, fp}^
    e1c4:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
    e1c8:	06000000 	streq	r0, [r0], -r0
    e1cc:	00009868 	andeq	r9, r0, r8, ror #16
    e1d0:	0318240b 	tsteq	r8, #184549376	; 0xb000000
    e1d4:	0000b71d 	andeq	fp, r0, sp, lsl r7
    e1d8:	260b041b 			; <UNDEFINED> instruction: 0x260b041b
    e1dc:	b82e0918 	stmdalt	lr!, {r3, r4, r8, fp}
    e1e0:	802a0000 	eorhi	r0, sl, r0
    e1e4:	0b000040 	bleq	e2ec <__ram_ret_data_start+0xaa5c>
    e1e8:	83131828 	tsthi	r3, #40, 16	; 0x280000
    e1ec:	04000009 	streq	r0, [r0], #-9
    e1f0:	2a001907 	bcs	14614 <__ram_ret_data_start+0x10d84>
    e1f4:	0000057a 	andeq	r0, r0, sl, ror r5
    e1f8:	0e18290b 	vnmlseq.f16	s4, s16, s22	; <UNPREDICTABLE>
    e1fc:	00000977 	andeq	r0, r0, r7, ror r9
    e200:	000d0c04 	andeq	r0, sp, r4, lsl #24
    e204:	009ec42a 	addseq	ip, lr, sl, lsr #8
    e208:	182a0b00 	stmdane	sl!, {r8, r9, fp}
    e20c:	00098313 	andeq	r8, r9, r3, lsl r3
    e210:	0c010400 	cfstrseq	mvf0, [r1], {-0}
    e214:	001d2a00 	andseq	r2, sp, r0, lsl #20
    e218:	2b0b0000 	blcs	2ce220 <__ram_ret_data_start+0x2ca990>
    e21c:	09770e18 	ldmdbeq	r7!, {r3, r4, r9, sl, fp}^
    e220:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    e224:	de2a0003 	cdple	0, 2, cr0, cr10, cr3, {0}
    e228:	0b00005f 	bleq	e3ac <__ram_ret_data_start+0xab1c>
    e22c:	8313182c 	tsthi	r3, #44, 16	; 0x2c0000
    e230:	04000009 	streq	r0, [r0], #-9
    e234:	2a000102 	bcs	e644 <__ram_ret_data_start+0xadb4>
    e238:	00005917 	andeq	r5, r0, r7, lsl r9
    e23c:	0e182d0b 	cdpeq	13, 1, cr2, cr8, cr11, {0}
    e240:	00000977 	andeq	r0, r0, r7, ror r9
    e244:	00000104 	andeq	r0, r0, r4, lsl #2
    e248:	31660600 	cmncc	r6, r0, lsl #12
    e24c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
    e250:	b7bd0318 			; <UNDEFINED> instruction: 0xb7bd0318
    e254:	041b0000 	ldreq	r0, [fp], #-0
    e258:	0918300b 	ldmdbeq	r8, {r0, r1, r3, ip, sp}
    e25c:	0000b945 	andeq	fp, r0, r5, asr #18
    e260:	003e262a 	eorseq	r2, lr, sl, lsr #12
    e264:	18320b00 	ldmdane	r2!, {r8, r9, fp}
    e268:	00098313 	andeq	r8, r9, r3, lsl r3
    e26c:	150b0400 	strne	r0, [fp, #-1024]	; 0xfffffc00
    e270:	0fc22a00 	svceq	0x00c22a00
    e274:	330b0000 	movwcc	r0, #45056	; 0xb000
    e278:	09770e18 	ldmdbeq	r7!, {r3, r4, r9, sl, fp}^
    e27c:	04040000 	streq	r0, [r4], #-0
    e280:	7b2a0011 	blvc	a8e2cc <__ram_ret_data_start+0xa8aa3c>
    e284:	0b0000a9 	bleq	e530 <__ram_ret_data_start+0xaca0>
    e288:	83131834 	tsthi	r3, #52, 16	; 0x340000
    e28c:	04000009 	streq	r0, [r0], #-9
    e290:	2a001001 	bcs	1229c <__ram_ret_data_start+0xea0c>
    e294:	0000974e 	andeq	r9, r0, lr, asr #14
    e298:	1318350b 	tstne	r8, #46137344	; 0x2c00000
    e29c:	00000983 	andeq	r0, r0, r3, lsl #19
    e2a0:	000f0104 	andeq	r0, pc, r4, lsl #2
    e2a4:	0030302a 	eorseq	r3, r0, sl, lsr #32
    e2a8:	18360b00 	ldmdane	r6!, {r8, r9, fp}
    e2ac:	00098313 	andeq	r8, r9, r3, lsl r3
    e2b0:	0e010400 	cfcpyseq	mvf0, mvf1
    e2b4:	4f272a00 	svcmi	0x00272a00
    e2b8:	370b0000 	strcc	r0, [fp, -r0]
    e2bc:	09831318 	stmibeq	r3, {r3, r4, r8, r9, ip}
    e2c0:	02040000 	andeq	r0, r4, #0
    e2c4:	972a000c 	strls	r0, [sl, -ip]!
    e2c8:	0b00005c 	bleq	e440 <__ram_ret_data_start+0xabb0>
    e2cc:	83131838 	tsthi	r3, #56, 16	; 0x380000
    e2d0:	04000009 	streq	r0, [r0], #-9
    e2d4:	2a000b01 	bcs	10ee0 <__ram_ret_data_start+0xd650>
    e2d8:	00007f13 	andeq	r7, r0, r3, lsl pc
    e2dc:	1318390b 	tstne	r8, #180224	; 0x2c000
    e2e0:	00000983 	andeq	r0, r0, r3, lsl #19
    e2e4:	000a0104 	andeq	r0, sl, r4, lsl #2
    e2e8:	0010b92a 	andseq	fp, r0, sl, lsr #18
    e2ec:	183a0b00 	ldmdane	sl!, {r8, r9, fp}
    e2f0:	0009770e 	andeq	r7, r9, lr, lsl #14
    e2f4:	06040400 	streq	r0, [r4], -r0, lsl #8
    e2f8:	76fc2a00 	ldrbtvc	r2, [ip], r0, lsl #20
    e2fc:	3b0b0000 	blcc	2ce304 <__ram_ret_data_start+0x2caa74>
    e300:	09831318 	stmibeq	r3, {r3, r4, r8, r9, ip}
    e304:	01040000 	mrseq	r0, (UNDEF: 4)
    e308:	ba2a0005 	blt	a8e324 <__ram_ret_data_start+0xa8aa94>
    e30c:	0b000026 	bleq	e3ac <__ram_ret_data_start+0xab1c>
    e310:	8313183c 	tsthi	r3, #60, 16	; 0x3c0000
    e314:	04000009 	streq	r0, [r0], #-9
    e318:	2a000401 	bcs	f324 <__ram_ret_data_start+0xba94>
    e31c:	00003a2c 	andeq	r3, r0, ip, lsr #20
    e320:	13183d0b 	tstne	r8, #704	; 0x2c0
    e324:	00000983 	andeq	r0, r0, r3, lsl #19
    e328:	00030104 	andeq	r0, r3, r4, lsl #2
    e32c:	0046432a 	subeq	r4, r6, sl, lsr #6
    e330:	183e0b00 	ldmdane	lr!, {r8, r9, fp}
    e334:	00098313 	andeq	r8, r9, r3, lsl r3
    e338:	02010400 	andeq	r0, r1, #0, 8
    e33c:	68c42a00 	stmiavs	r4, {r9, fp, sp}^
    e340:	3f0b0000 	svccc	0x000b0000
    e344:	09831318 	stmibeq	r3, {r3, r4, r8, r9, ip}
    e348:	01040000 	mrseq	r0, (UNDEF: 4)
    e34c:	d22a0001 	eorle	r0, sl, #1
    e350:	0b000038 	bleq	e438 <__ram_ret_data_start+0xaba8>
    e354:	83131840 	tsthi	r3, #64, 16	; 0x400000
    e358:	04000009 	streq	r0, [r0], #-9
    e35c:	00000001 	andeq	r0, r0, r1
    e360:	00510106 	subseq	r0, r1, r6, lsl #2
    e364:	18410b00 	stmdane	r1, {r8, r9, fp}^
    e368:	00b83b03 	adcseq	r3, r8, r3, lsl #22
    e36c:	0b041b00 	bleq	114f74 <__ram_ret_data_start+0x1116e4>
    e370:	90091843 	andls	r1, r9, r3, asr #16
    e374:	2a0000b9 	bcs	e660 <__ram_ret_data_start+0xadd0>
    e378:	00004080 	andeq	r4, r0, r0, lsl #1
    e37c:	1318450b 	tstne	r8, #46137344	; 0x2c00000
    e380:	00000983 	andeq	r0, r0, r3, lsl #19
    e384:	000d1304 	andeq	r1, sp, r4, lsl #6
    e388:	009ec42a 	addseq	ip, lr, sl, lsr #8
    e38c:	18460b00 	stmdane	r6, {r8, r9, fp}^
    e390:	00098313 	andeq	r8, r9, r3, lsl r3
    e394:	030a0400 	movweq	r0, #41984	; 0xa400
    e398:	58a52a00 	stmiapl	r5!, {r9, fp, sp}
    e39c:	470b0000 	strmi	r0, [fp, -r0]
    e3a0:	09770e18 	ldmdbeq	r7!, {r3, r4, r9, sl, fp}^
    e3a4:	03040000 	movweq	r0, #16384	; 0x4000
    e3a8:	06000000 	streq	r0, [r0], -r0
    e3ac:	0000a1cf 	andeq	sl, r0, pc, asr #3
    e3b0:	0318480b 	tsteq	r8, #720896	; 0xb0000
    e3b4:	0000b952 	andeq	fp, r0, r2, asr r9
    e3b8:	4a0b041b 	bmi	2cf42c <__ram_ret_data_start+0x2cbb9c>
    e3bc:	b9db0918 	ldmiblt	fp, {r3, r4, r8, fp}^
    e3c0:	112a0000 			; <UNDEFINED> instruction: 0x112a0000
    e3c4:	0b000084 	bleq	e5dc <__ram_ret_data_start+0xad4c>
    e3c8:	8313184c 	tsthi	r3, #76, 16	; 0x4c0000
    e3cc:	04000009 	streq	r0, [r0], #-9
    e3d0:	2a001f01 	bcs	15fdc <__ram_ret_data_start+0x1274c>
    e3d4:	00003a71 	andeq	r3, r0, r1, ror sl
    e3d8:	13184d0b 	tstne	r8, #704	; 0x2c0
    e3dc:	00000983 	andeq	r0, r0, r3, lsl #19
    e3e0:	001e0104 	andseq	r0, lr, r4, lsl #2
    e3e4:	0006262a 	andeq	r2, r6, sl, lsr #12
    e3e8:	184e0b00 	stmdane	lr, {r8, r9, fp}^
    e3ec:	0009770e 	andeq	r7, r9, lr, lsl #14
    e3f0:	001e0400 	andseq	r0, lr, r0, lsl #8
    e3f4:	a1060000 	mrsge	r0, (UNDEF: 6)
    e3f8:	0b00007e 	bleq	e5f8 <__ram_ret_data_start+0xad68>
    e3fc:	9d03184f 	stcls	8, cr1, [r3, #-316]	; 0xfffffec4
    e400:	1b0000b9 	blne	e6ec <__ram_ret_data_start+0xae5c>
    e404:	18510b04 	ldmdane	r1, {r2, r8, r9, fp}^
    e408:	00ba7b09 	adcseq	r7, sl, r9, lsl #22
    e40c:	a4912a00 	ldrge	r2, [r1], #2560	; 0xa00
    e410:	530b0000 	movwpl	r0, #45056	; 0xb000
    e414:	09831318 	stmibeq	r3, {r3, r4, r8, r9, ip}
    e418:	02040000 	andeq	r0, r4, #0
    e41c:	262a001e 			; <UNDEFINED> instruction: 0x262a001e
    e420:	0b000006 	bleq	e440 <__ram_ret_data_start+0xabb0>
    e424:	770e1854 	smlsdvc	lr, r4, r8, r1
    e428:	04000009 	streq	r0, [r0], #-9
    e42c:	2b001c02 	blcs	1543c <__ram_ret_data_start+0x11bac>
    e430:	00534b43 	subseq	r4, r3, r3, asr #22
    e434:	1318550b 	tstne	r8, #46137344	; 0x2c00000
    e438:	00000983 	andeq	r0, r0, r3, lsl #19
    e43c:	00180404 	andseq	r0, r8, r4, lsl #8
    e440:	002fe42a 	eoreq	lr, pc, sl, lsr #8
    e444:	18560b00 	ldmdane	r6, {r8, r9, fp}^
    e448:	00098313 	andeq	r8, r9, r3, lsl r3
    e44c:	14040400 	strne	r0, [r4], #-1024	; 0xfffffc00
    e450:	0fcd2a00 	svceq	0x00cd2a00
    e454:	570b0000 	strpl	r0, [fp, -r0]
    e458:	09770e18 	ldmdbeq	r7!, {r3, r4, r9, sl, fp}^
    e45c:	04040000 	streq	r0, [r4], #-0
    e460:	8b2a0010 	blhi	a8e4a8 <__ram_ret_data_start+0xa8ac18>
    e464:	0b000054 	bleq	e5bc <__ram_ret_data_start+0xad2c>
    e468:	83131858 	tsthi	r3, #88, 16	; 0x580000
    e46c:	04000009 	streq	r0, [r0], #-9
    e470:	2a000f01 	bcs	1207c <__ram_ret_data_start+0xe7ec>
    e474:	00001004 	andeq	r1, r0, r4
    e478:	0e18590b 	vnmlseq.f16	s10, s16, s22	; <UNPREDICTABLE>
    e47c:	00000977 	andeq	r0, r0, r7, ror r9
    e480:	00010e04 	andeq	r0, r1, r4, lsl #28
    e484:	5354492b 	cmppl	r4, #704512	; 0xac000
    e488:	185a0b00 	ldmdane	sl, {r8, r9, fp}^
    e48c:	00098313 	andeq	r8, r9, r3, lsl r3
    e490:	00010400 	andeq	r0, r1, r0, lsl #8
    e494:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
    e498:	0b000083 	bleq	e6ac <__ram_ret_data_start+0xae1c>
    e49c:	e803185b 	stmda	r3, {r0, r1, r3, r4, r6, fp, ip}
    e4a0:	1b0000b9 	blne	e78c <__ram_ret_data_start+0xaefc>
    e4a4:	185d0b04 	ldmdane	sp, {r2, r8, r9, fp}^
    e4a8:	00bad709 	adcseq	sp, sl, r9, lsl #14
    e4ac:	4e432b00 	vmlami.f64	d18, d3, d0
    e4b0:	5f0b0054 	svcpl	0x000b0054
    e4b4:	09831318 	stmibeq	r3, {r3, r4, r8, r9, ip}
    e4b8:	10040000 	andne	r0, r4, r0
    e4bc:	552b0010 	strpl	r0, [fp, #-16]!
    e4c0:	0b004644 	bleq	1fdd8 <__ram_ret_data_start+0x1c548>
    e4c4:	83131860 	tsthi	r3, #96, 16	; 0x600000
    e4c8:	04000009 	streq	r0, [r0], #-9
    e4cc:	2b000f01 	blcs	120d8 <__ram_ret_data_start+0xe848>
    e4d0:	00464552 	subeq	r4, r6, r2, asr r5
    e4d4:	1318610b 	tstne	r8, #-1073741822	; 0xc0000002
    e4d8:	00000983 	andeq	r0, r0, r3, lsl #19
    e4dc:	000e0104 	andeq	r0, lr, r4, lsl #2
    e4e0:	0058052a 	subseq	r0, r8, sl, lsr #10
    e4e4:	18620b00 	stmdane	r2!, {r8, r9, fp}^
    e4e8:	0009770e 	andeq	r7, r9, lr, lsl #14
    e4ec:	000e0400 	andeq	r0, lr, r0, lsl #8
    e4f0:	e7060000 	str	r0, [r6, -r0]
    e4f4:	0b000087 	bleq	e718 <__ram_ret_data_start+0xae88>
    e4f8:	88031863 	stmdahi	r3, {r0, r1, r5, r6, fp, ip}
    e4fc:	1b0000ba 	blne	e7ec <__ram_ret_data_start+0xaf5c>
    e500:	18650b04 	stmdane	r5!, {r2, r8, r9, fp}^
    e504:	00bb1009 	adcseq	r1, fp, r9
    e508:	46522b00 	ldrbmi	r2, [r2], -r0, lsl #22
    e50c:	18670b00 	stmdane	r7!, {r8, r9, fp}^
    e510:	00098313 	andeq	r8, r9, r3, lsl r3
    e514:	10100400 	andsne	r0, r0, r0, lsl #8
    e518:	0ff92a00 	svceq	0x00f92a00
    e51c:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
    e520:	09770e18 	ldmdbeq	r7!, {r3, r4, r9, sl, fp}^
    e524:	10040000 	andne	r0, r4, r0
    e528:	06000000 	streq	r0, [r0], -r0
    e52c:	0000a911 	andeq	sl, r0, r1, lsl r9
    e530:	0318690b 	tsteq	r8, #180224	; 0x2c000
    e534:	0000bae4 	andeq	fp, r0, r4, ror #21
    e538:	760b011c 			; <UNDEFINED> instruction: 0x760b011c
    e53c:	bb420518 	bllt	108f9a4 <__ram_ret_data_start+0x108c114>
    e540:	532c0000 			; <UNDEFINED> instruction: 0x532c0000
    e544:	0b005254 	bleq	22e9c <__ram_ret_data_start+0x1f60c>
    e548:	50161878 	andspl	r1, r6, r8, ror r8
    e54c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    e550:	00002d60 	andeq	r2, r0, r0, ror #26
    e554:	1d18790b 	vldrne.16	s14, [r8, #-22]	; 0xffffffea	; <UNPREDICTABLE>
    e558:	00001627 	andeq	r1, r0, r7, lsr #12
    e55c:	0b021c00 	bleq	95564 <__ram_ret_data_start+0x91cd4>
    e560:	6705187c 	smlsdxvs	r5, ip, r8, r1
    e564:	2c0000bb 	stccs	0, cr0, [r0], {187}	; 0xbb
    e568:	00305243 	eorseq	r5, r0, r3, asr #4
    e56c:	17187e0b 	ldrne	r7, [r8, -fp, lsl #28]
    e570:	00000961 	andeq	r0, r0, r1, ror #18
    e574:	0009b81d 	andeq	fp, r9, sp, lsl r8
    e578:	187f0b00 	ldmdane	pc!, {r8, r9, fp}^	; <UNPREDICTABLE>
    e57c:	0016b51d 	andseq	fp, r6, sp, lsl r5
    e580:	021c0000 	andseq	r0, ip, #0
    e584:	0518810b 	ldreq	r8, [r8, #-267]	; 0xfffffef5
    e588:	0000bb8c 	andeq	fp, r0, ip, lsl #23
    e58c:	3152432c 	cmpcc	r2, ip, lsr #6
    e590:	18830b00 	stmne	r3, {r8, r9, fp}
    e594:	00096117 	andeq	r6, r9, r7, lsl r1
    e598:	0e7b1d00 	cdpeq	13, 7, cr1, cr11, cr0, {0}
    e59c:	840b0000 	strhi	r0, [fp], #-0
    e5a0:	17001d18 	smladne	r0, r8, sp, r1
    e5a4:	1c000000 	stcne	0, cr0, [r0], {-0}
    e5a8:	18870b02 	stmne	r7, {r1, r8, r9, fp}
    e5ac:	00bbb105 	adcseq	fp, fp, r5, lsl #2
    e5b0:	8dab1d00 	stchi	13, cr1, [fp]
    e5b4:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
    e5b8:	09611718 	stmdbeq	r1!, {r3, r4, r8, r9, sl, ip}^
    e5bc:	621d0000 	andsvs	r0, sp, #0
    e5c0:	0b00007f 	bleq	e7c4 <__ram_ret_data_start+0xaf34>
    e5c4:	7e1f188a 	cdpvc	8, 1, cr1, cr15, cr10, {4}
    e5c8:	00000017 	andeq	r0, r0, r7, lsl r0
    e5cc:	8d0b021c 	sfmhi	f0, 4, [fp, #-112]	; 0xffffff90
    e5d0:	bbd60518 	bllt	ff58fa38 <__data_end_ram_ret__+0xdf49fa38>
    e5d4:	bb1d0000 	bllt	74e5dc <__ram_ret_data_start+0x74ad4c>
    e5d8:	0b00001a 	bleq	e648 <__ram_ret_data_start+0xadb8>
    e5dc:	6117188f 	tstvs	r7, pc, lsl #17
    e5e0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    e5e4:	000066dc 	ldrdeq	r6, [r0], -ip
    e5e8:	2218900b 	andscs	r9, r8, #11
    e5ec:	000017b8 			; <UNDEFINED> instruction: 0x000017b8
    e5f0:	0b021c00 	bleq	955f8 <__ram_ret_data_start+0x91d68>
    e5f4:	fb051893 	blx	15484a <__ram_ret_data_start+0x150fba>
    e5f8:	1d0000bb 	stcne	0, cr0, [r0, #-748]	; 0xfffffd14
    e5fc:	000074cd 	andeq	r7, r0, sp, asr #9
    e600:	1718950b 	ldrne	r9, [r8, -fp, lsl #10]
    e604:	00000961 	andeq	r0, r0, r1, ror #18
    e608:	009eb91d 	addseq	fp, lr, sp, lsl r9
    e60c:	18960b00 	ldmne	r6, {r8, r9, fp}
    e610:	0017f222 	andseq	pc, r7, r2, lsr #4
    e614:	021c0000 	andseq	r0, ip, #0
    e618:	0518990b 	ldreq	r9, [r8, #-2315]	; 0xfffff6f5
    e61c:	0000bc20 	andeq	fp, r0, r0, lsr #24
    e620:	00954c1d 	addseq	r4, r5, sp, lsl ip
    e624:	189b0b00 	ldmne	fp, {r8, r9, fp}
    e628:	00096117 	andeq	r6, r9, r7, lsl r1
    e62c:	4a671d00 	bmi	19d5a34 <__ram_ret_data_start+0x19d21a4>
    e630:	9c0b0000 	stcls	0, cr0, [fp], {-0}
    e634:	182c2318 	stmdane	ip!, {r3, r4, r8, r9, sp}
    e638:	1c000000 	stcne	0, cr0, [r0], {-0}
    e63c:	18b10b02 	ldmne	r1!, {r1, r8, r9, fp}
    e640:	00bc4505 	adcseq	r4, ip, r5, lsl #10
    e644:	69ee1d00 	stmibvs	lr!, {r8, sl, fp, ip}^
    e648:	b30b0000 	movwlt	r0, #45056	; 0xb000
    e64c:	09611718 	stmdbeq	r1!, {r3, r4, r8, r9, sl, ip}^
    e650:	931d0000 	tstls	sp, #0
    e654:	0b000031 	bleq	e720 <__ram_ret_data_start+0xae90>
    e658:	882118b4 	stmdahi	r1!, {r2, r4, r5, r7, fp, ip}
    e65c:	00000018 	andeq	r0, r0, r8, lsl r0
    e660:	b60b021c 			; <UNDEFINED> instruction: 0xb60b021c
    e664:	bc6a0518 	cfstr64lt	mvdx0, [sl], #-96	; 0xffffffa0
    e668:	f61d0000 			; <UNDEFINED> instruction: 0xf61d0000
    e66c:	0b000069 	bleq	e818 <__ram_ret_data_start+0xaf88>
    e670:	611718b8 			; <UNDEFINED> instruction: 0x611718b8
    e674:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    e678:	00005a16 	andeq	r5, r0, r6, lsl sl
    e67c:	2118b90b 	tstcs	r8, fp, lsl #18
    e680:	000018e4 	andeq	r1, r0, r4, ror #17
    e684:	0b021c00 	bleq	9568c <__ram_ret_data_start+0x91dfc>
    e688:	8f0518bb 	svchi	0x000518bb
    e68c:	1d0000bc 	stcne	0, cr0, [r0, #-752]	; 0xfffffd10
    e690:	000069fe 	strdeq	r6, [r0], -lr
    e694:	1718bd0b 	ldrne	fp, [r8, -fp, lsl #26]
    e698:	00000961 	andeq	r0, r0, r1, ror #18
    e69c:	00853b1d 	addeq	r3, r5, sp, lsl fp
    e6a0:	18be0b00 	ldmne	lr!, {r8, r9, fp}
    e6a4:	00194021 	andseq	r4, r9, r1, lsr #32
    e6a8:	021c0000 	andseq	r0, ip, #0
    e6ac:	0518c00b 	ldreq	ip, [r8, #-11]
    e6b0:	0000bcb4 			; <UNDEFINED> instruction: 0x0000bcb4
    e6b4:	006a061d 	rsbeq	r0, sl, sp, lsl r6
    e6b8:	18c20b00 	stmiane	r2, {r8, r9, fp}^
    e6bc:	00096117 	andeq	r6, r9, r7, lsl r1
    e6c0:	17961d00 	ldrne	r1, [r6, r0, lsl #26]
    e6c4:	c30b0000 	movwgt	r0, #45056	; 0xb000
    e6c8:	199c2118 	ldmibne	ip, {r3, r4, r8, sp}
    e6cc:	1c000000 	stcne	0, cr0, [r0], {-0}
    e6d0:	18c60b01 	stmiane	r6, {r0, r8, r9, fp}^
    e6d4:	00bcd905 	adcseq	sp, ip, r5, lsl #18
    e6d8:	53492c00 	movtpl	r2, #39936	; 0x9c00
    e6dc:	c80b0052 	stmdagt	fp, {r1, r4, r6}
    e6e0:	09501618 	ldmdbeq	r0, {r3, r4, r9, sl, ip}^
    e6e4:	7b1d0000 	blvc	74e6ec <__ram_ret_data_start+0x74ae5c>
    e6e8:	0b000068 	bleq	e890 <__ram_ret_data_start+0xb000>
    e6ec:	e71d18c9 	ldr	r1, [sp, -r9, asr #17]
    e6f0:	00000019 	andeq	r0, r0, r9, lsl r0
    e6f4:	cb0b011c 	blgt	2ceb6c <__ram_ret_data_start+0x2cb2dc>
    e6f8:	bcfe0518 	cfldr64lt	mvdx0, [lr], #96	; 0x60
    e6fc:	492c0000 	stmdbmi	ip!, {}	; <UNPREDICTABLE>
    e700:	0b005243 	bleq	23014 <__ram_ret_data_start+0x1f784>
    e704:	501618cd 	andspl	r1, r6, sp, asr #17
    e708:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    e70c:	00001246 	andeq	r1, r0, r6, asr #4
    e710:	1d18ce0b 	ldcne	14, cr12, [r8, #-44]	; 0xffffffd4
    e714:	00001a32 	andeq	r1, r0, r2, lsr sl
    e718:	0b021c00 	bleq	95720 <__ram_ret_data_start+0x91e90>
    e71c:	230518d1 	movwcs	r1, #22737	; 0x58d1
    e720:	1d0000bd 	stcne	0, cr0, [r0, #-756]	; 0xfffffd0c
    e724:	00004eed 	andeq	r4, r0, sp, ror #29
    e728:	1718d30b 	ldrne	sp, [r8, -fp, lsl #6]
    e72c:	00000961 	andeq	r0, r0, r1, ror #18
    e730:	004cae1d 	subeq	sl, ip, sp, lsl lr
    e734:	18d40b00 	ldmne	r4, {r8, r9, fp}^
    e738:	001a9f20 	andseq	r9, sl, r0, lsr #30
    e73c:	021c0000 	andseq	r0, ip, #0
    e740:	0518e90b 	ldreq	lr, [r8, #-2315]	; 0xfffff6f5
    e744:	0000bd48 	andeq	fp, r0, r8, asr #26
    e748:	0092a91d 	addseq	sl, r2, sp, lsl r9
    e74c:	18eb0b00 	stmiane	fp!, {r8, r9, fp}^
    e750:	00096117 	andeq	r6, r9, r7, lsl r1
    e754:	194f1d00 	stmdbne	pc, {r8, sl, fp, ip}^	; <UNPREDICTABLE>
    e758:	ec0b0000 	stc	0, cr0, [fp], {-0}
    e75c:	1b2e1f18 	blne	b963c4 <__ram_ret_data_start+0xb92b34>
    e760:	1c000000 	stcne	0, cr0, [r0], {-0}
    e764:	18f30b02 	ldmne	r3!, {r1, r8, r9, fp}^
    e768:	00bd6d05 	adcseq	r6, sp, r5, lsl #26
    e76c:	8be41d00 	blhi	ff915b74 <__data_end_ram_ret__+0xdf825b74>
    e770:	f50b0000 			; <UNDEFINED> instruction: 0xf50b0000
    e774:	09611718 	stmdbeq	r1!, {r3, r4, r8, r9, sl, ip}^
    e778:	c61d0000 	ldrgt	r0, [sp], -r0
    e77c:	0b00007a 	bleq	e96c <__ram_ret_data_start+0xb0dc>
    e780:	682218f6 	stmdavs	r2!, {r1, r2, r4, r5, r6, r7, fp, ip}
    e784:	0000001b 	andeq	r0, r0, fp, lsl r0
    e788:	f90b021c 			; <UNDEFINED> instruction: 0xf90b021c
    e78c:	bd920518 	cfldr32lt	mvfx0, [r2, #96]	; 0x60
    e790:	501d0000 	andspl	r0, sp, r0
    e794:	0b00006c 	bleq	e94c <__ram_ret_data_start+0xb0bc>
    e798:	611718fb 			; <UNDEFINED> instruction: 0x611718fb
    e79c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    e7a0:	000069bf 			; <UNDEFINED> instruction: 0x000069bf
    e7a4:	2018fc0b 	andscs	pc, r8, fp, lsl #24
    e7a8:	00001ba2 	andeq	r1, r0, r2, lsr #23
    e7ac:	0b021c00 	bleq	957b4 <__ram_ret_data_start+0x91f24>
    e7b0:	b70518ff 			; <UNDEFINED> instruction: 0xb70518ff
    e7b4:	1d0000bd 	stcne	0, cr0, [r0, #-756]	; 0xfffffd0c
    e7b8:	00006314 	andeq	r6, r0, r4, lsl r3
    e7bc:	1719010b 	ldrne	r0, [r9, -fp, lsl #2]
    e7c0:	00000961 	andeq	r0, r0, r1, ror #18
    e7c4:	0036d61d 	eorseq	sp, r6, sp, lsl r6
    e7c8:	19020b00 	stmdbne	r2, {r8, r9, fp}
    e7cc:	001bdc1f 	andseq	sp, fp, pc, lsl ip
    e7d0:	021c0000 	andseq	r0, ip, #0
    e7d4:	0519040b 	ldreq	r0, [r9, #-1035]	; 0xfffffbf5
    e7d8:	0000bddc 	ldrdeq	fp, [r0], -ip
    e7dc:	006a0e1d 	rsbeq	r0, sl, sp, lsl lr
    e7e0:	19060b00 	stmdbne	r6, {r8, r9, fp}
    e7e4:	00096117 	andeq	r6, r9, r7, lsl r1
    e7e8:	85561d00 	ldrbhi	r1, [r6, #-3328]	; 0xfffff300
    e7ec:	070b0000 	streq	r0, [fp, -r0]
    e7f0:	1c162019 	ldcne	0, cr2, [r6], {25}
    e7f4:	1c000000 	stcne	0, cr0, [r0], {-0}
    e7f8:	190a0b02 	stmdbne	sl, {r1, r8, r9, fp}
    e7fc:	00be0105 	adcseq	r0, lr, r5, lsl #2
    e800:	59071d00 	stmdbpl	r7, {r8, sl, fp, ip}
    e804:	0c0b0000 	stceq	0, cr0, [fp], {-0}
    e808:	09611719 	stmdbeq	r1!, {r0, r3, r4, r8, r9, sl, ip}^
    e80c:	e01d0000 	ands	r0, sp, r0
    e810:	0b00004a 	bleq	e940 <__ram_ret_data_start+0xb0b0>
    e814:	5022190d 	eorpl	r1, r2, sp, lsl #18
    e818:	0000001c 	andeq	r0, r0, ip, lsl r0
    e81c:	0f0b021c 	svceq	0x000b021c
    e820:	be260519 	mcrlt	5, 1, r0, cr6, cr9, {0}
    e824:	ee1d0000 	cdp	0, 1, cr0, cr13, cr0, {0}
    e828:	0b000040 	bleq	e930 <__ram_ret_data_start+0xb0a0>
    e82c:	61171911 	tstvs	r7, r1, lsl r9
    e830:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    e834:	00007469 	andeq	r7, r0, r9, ror #8
    e838:	2219120b 	andscs	r1, r9, #-1342177280	; 0xb0000000
    e83c:	00001c8a 	andeq	r1, r0, sl, lsl #25
    e840:	0bd01b00 	bleq	ff415448 <__data_end_ram_ret__+0xdf325448>
    e844:	95091874 	strls	r1, [r9, #-2164]	; 0xfffff78c
    e848:	2d0000c1 	stccs	0, cr0, [r0, #-772]	; 0xfffffcfc
    e84c:	0000bb1d 	andeq	fp, r0, sp, lsl fp
    e850:	053a1800 	ldreq	r1, [sl, #-2048]!	; 0xfffff800
    e854:	7b0b0000 	blvc	2ce85c <__ram_ret_data_start+0x2cafcc>
    e858:	c1950d18 	orrsgt	r0, r5, r8, lsl sp
    e85c:	2d010000 	stccs	0, cr0, [r1, #-0]
    e860:	0000bb42 	andeq	fp, r0, r2, asr #22
    e864:	bb672d02 	bllt	19d9c74 <__ram_ret_data_start+0x19d63e4>
    e868:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    e86c:	00000552 	andeq	r0, r0, r2, asr r5
    e870:	0d18860b 	ldceq	6, cr8, [r8, #-44]	; 0xffffffd4
    e874:	0000c1a5 	andeq	ip, r0, r5, lsr #3
    e878:	bb8c2d06 	bllt	fe319c98 <__data_end_ram_ret__+0xde229c98>
    e87c:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
    e880:	00001ab2 			; <UNDEFINED> instruction: 0x00001ab2
    e884:	13188c0b 	tstne	r8, #2816	; 0xb00
    e888:	00000961 	andeq	r0, r0, r1, ror #18
    e88c:	bbb12d0c 	bllt	fec59cc4 <__data_end_ram_ret__+0xdeb69cc4>
    e890:	180e0000 	stmdane	lr, {}	; <UNPREDICTABLE>
    e894:	000058c5 	andeq	r5, r0, r5, asr #17
    e898:	1318920b 	tstne	r8, #-1342177280	; 0xb0000000
    e89c:	00000961 	andeq	r0, r0, r1, ror #18
    e8a0:	bbd62d10 	bllt	ff599ce8 <__data_end_ram_ret__+0xdf4a9ce8>
    e8a4:	18120000 	ldmdane	r2, {}	; <UNPREDICTABLE>
    e8a8:	0000a733 	andeq	sl, r0, r3, lsr r7
    e8ac:	1318980b 	tstne	r8, #720896	; 0xb0000
    e8b0:	00000961 	andeq	r0, r0, r1, ror #18
    e8b4:	bbfb2d14 	bllt	ffed9d0c <__data_end_ram_ret__+0xdfde9d0c>
    e8b8:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
    e8bc:	00000fb7 			; <UNDEFINED> instruction: 0x00000fb7
    e8c0:	0d189e0b 	ldceq	14, cr9, [r8, #-44]	; 0xffffffd4
    e8c4:	0000c1b5 			; <UNDEFINED> instruction: 0x0000c1b5
    e8c8:	69591818 	ldmdbvs	r9, {r3, r4, fp, ip}^
    e8cc:	9f0b0000 	svcls	0x000b0000
    e8d0:	09501218 	ldmdbeq	r0, {r3, r4, r9, ip}^
    e8d4:	18200000 	stmdane	r0!, {}	; <UNPREDICTABLE>
    e8d8:	00006a21 	andeq	r6, r0, r1, lsr #20
    e8dc:	1218a00b 	andsne	sl, r8, #11
    e8e0:	00000950 	andeq	r0, r0, r0, asr r9
    e8e4:	69761821 	ldmdbvs	r6!, {r0, r5, fp, ip}^
    e8e8:	a10b0000 	mrsge	r0, (UNDEF: 11)
    e8ec:	09501218 	ldmdbeq	r0, {r3, r4, r9, ip}^
    e8f0:	18220000 	stmdane	r2!, {}	; <UNPREDICTABLE>
    e8f4:	00006a33 	andeq	r6, r0, r3, lsr sl
    e8f8:	1218a20b 	andsne	sl, r8, #-1342177280	; 0xb0000000
    e8fc:	00000950 	andeq	r0, r0, r0, asr r9
    e900:	69831823 	stmibvs	r3, {r0, r1, r5, fp, ip}
    e904:	a30b0000 	movwge	r0, #45056	; 0xb000
    e908:	09501218 	ldmdbeq	r0, {r3, r4, r9, ip}^
    e90c:	18240000 	stmdane	r4!, {}	; <UNPREDICTABLE>
    e910:	00006a40 	andeq	r6, r0, r0, asr #20
    e914:	1218a40b 	andsne	sl, r8, #184549376	; 0xb000000
    e918:	00000950 	andeq	r0, r0, r0, asr r9
    e91c:	6a461825 	bvs	11949b8 <__ram_ret_data_start+0x1191128>
    e920:	a50b0000 	strge	r0, [fp, #-0]
    e924:	09501218 	ldmdbeq	r0, {r3, r4, r9, ip}^
    e928:	18260000 	stmdane	r6!, {}	; <UNPREDICTABLE>
    e92c:	00006a4c 	andeq	r6, r0, ip, asr #20
    e930:	1218a60b 	andsne	sl, r8, #11534336	; 0xb00000
    e934:	00000950 	andeq	r0, r0, r0, asr r9
    e938:	6a521827 	bvs	14949dc <__ram_ret_data_start+0x149114c>
    e93c:	a70b0000 	strge	r0, [fp, -r0]
    e940:	09501218 	ldmdbeq	r0, {r3, r4, r9, ip}^
    e944:	18280000 	stmdane	r8!, {}	; <UNPREDICTABLE>
    e948:	00006a58 	andeq	r6, r0, r8, asr sl
    e94c:	1218a80b 	andsne	sl, r8, #720896	; 0xb0000
    e950:	00000950 	andeq	r0, r0, r0, asr r9
    e954:	7ae51829 	bvc	ff954a00 <__data_end_ram_ret__+0xdf864a00>
    e958:	a90b0000 	stmdbge	fp, {}	; <UNPREDICTABLE>
    e95c:	09501218 	ldmdbeq	r0, {r3, r4, r9, ip}^
    e960:	182a0000 	stmdane	sl!, {}	; <UNPREDICTABLE>
    e964:	00007aec 	andeq	r7, r0, ip, ror #21
    e968:	1218aa0b 	andsne	sl, r8, #45056	; 0xb000
    e96c:	00000950 	andeq	r0, r0, r0, asr r9
    e970:	7af3182b 	bvc	ffcd4a24 <__data_end_ram_ret__+0xdfbe4a24>
    e974:	ab0b0000 	blge	2ce97c <__ram_ret_data_start+0x2cb0ec>
    e978:	09501218 	ldmdbeq	r0, {r3, r4, r9, ip}^
    e97c:	182c0000 	stmdane	ip!, {}	; <UNPREDICTABLE>
    e980:	00007afa 	strdeq	r7, [r0], -sl
    e984:	1218ac0b 	andsne	sl, r8, #2816	; 0xb00
    e988:	00000950 	andeq	r0, r0, r0, asr r9
    e98c:	7b01182d 	blvc	54a48 <__ram_ret_data_start+0x511b8>
    e990:	ad0b0000 	stcge	0, cr0, [fp, #-0]
    e994:	09501218 	ldmdbeq	r0, {r3, r4, r9, ip}^
    e998:	182e0000 	stmdane	lr!, {}	; <UNPREDICTABLE>
    e99c:	0000ab93 	muleq	r0, r3, fp
    e9a0:	1218ae0b 	andsne	sl, r8, #11, 28	; 0xb0
    e9a4:	00000950 	andeq	r0, r0, r0, asr r9
    e9a8:	6a7c182f 	bvs	1f14a6c <__ram_ret_data_start+0x1f111dc>
    e9ac:	af0b0000 	svcge	0x000b0000
    e9b0:	09501218 	ldmdbeq	r0, {r3, r4, r9, ip}^
    e9b4:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
    e9b8:	000010e1 	andeq	r1, r0, r1, ror #1
    e9bc:	0d18b00b 	ldceq	0, cr11, [r8, #-44]	; 0xffffffd4
    e9c0:	0000c1c5 	andeq	ip, r0, r5, asr #3
    e9c4:	bc202d31 	stclt	13, cr2, [r0], #-196	; 0xffffff3c
    e9c8:	2d380000 	ldccs	0, cr0, [r8, #-0]
    e9cc:	0000bc45 	andeq	fp, r0, r5, asr #24
    e9d0:	bc6a2d3a 	stcllt	13, cr2, [sl], #-232	; 0xffffff18
    e9d4:	2d3c0000 	ldccs	0, cr0, [ip, #-0]
    e9d8:	0000bc8f 	andeq	fp, r0, pc, lsl #25
    e9dc:	5917183e 	ldmdbpl	r7, {r1, r2, r3, r4, r5, fp, ip}
    e9e0:	c50b0000 	strgt	r0, [fp, #-0]
    e9e4:	c1d50d18 	bicsgt	r0, r5, r8, lsl sp
    e9e8:	2d400000 	stclcs	0, cr0, [r0, #-0]
    e9ec:	0000bcb4 			; <UNDEFINED> instruction: 0x0000bcb4
    e9f0:	bcd92d46 	ldcllt	13, cr2, [r9], {70}	; 0x46
    e9f4:	18470000 	stmdane	r7, {}^	; <UNPREDICTABLE>
    e9f8:	0000592d 	andeq	r5, r0, sp, lsr #18
    e9fc:	0d18d00b 	ldceq	0, cr13, [r8, #-44]	; 0xffffffd4
    ea00:	0000c1a5 	andeq	ip, r0, r5, lsr #3
    ea04:	bcfe2d48 	ldcllt	13, cr2, [lr], #288	; 0x120
    ea08:	184c0000 	stmdane	ip, {}^	; <UNPREDICTABLE>
    ea0c:	00005938 	andeq	r5, r0, r8, lsr r9
    ea10:	0d18d60b 	ldceq	6, cr13, [r8, #-44]	; 0xffffffd4
    ea14:	0000c1e5 	andeq	ip, r0, r5, ror #3
    ea18:	52442e4e 	subpl	r2, r4, #1248	; 0x4e0
    ea1c:	d70b0030 	smladxle	fp, r0, r0, r0
    ea20:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    ea24:	2e500000 	cdpcs	0, 5, cr0, cr0, cr0, {0}
    ea28:	00315244 	eorseq	r5, r1, r4, asr #4
    ea2c:	1318d80b 	tstne	r8, #720896	; 0xb0000
    ea30:	00000961 	andeq	r0, r0, r1, ror #18
    ea34:	52442e52 	subpl	r2, r4, #1312	; 0x520
    ea38:	d90b0032 	stmdble	fp, {r1, r4, r5}
    ea3c:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    ea40:	2e540000 	cdpcs	0, 5, cr0, cr4, cr0, {0}
    ea44:	00335244 	eorseq	r5, r3, r4, asr #4
    ea48:	1318da0b 	tstne	r8, #45056	; 0xb000
    ea4c:	00000961 	andeq	r0, r0, r1, ror #18
    ea50:	52442e56 	subpl	r2, r4, #1376	; 0x560
    ea54:	db0b0034 	blle	2ceb2c <__ram_ret_data_start+0x2cb29c>
    ea58:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    ea5c:	2e580000 	cdpcs	0, 5, cr0, cr8, cr0, {0}
    ea60:	00355244 	eorseq	r5, r5, r4, asr #4
    ea64:	1318dc0b 	tstne	r8, #2816	; 0xb00
    ea68:	00000961 	andeq	r0, r0, r1, ror #18
    ea6c:	52442e5a 	subpl	r2, r4, #1440	; 0x5a0
    ea70:	dd0b0036 	stcle	0, cr0, [fp, #-216]	; 0xffffff28
    ea74:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    ea78:	2e5c0000 	cdpcs	0, 5, cr0, cr12, cr0, {0}
    ea7c:	00375244 	eorseq	r5, r7, r4, asr #4
    ea80:	1318de0b 	tstne	r8, #11, 28	; 0xb0
    ea84:	00000961 	andeq	r0, r0, r1, ror #18
    ea88:	52442e5e 	subpl	r2, r4, #1504	; 0x5e0
    ea8c:	df0b0038 	svcle	0x000b0038
    ea90:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    ea94:	2e600000 	cdpcs	0, 6, cr0, cr0, cr0, {0}
    ea98:	00395244 	eorseq	r5, r9, r4, asr #4
    ea9c:	1318e00b 	tstne	r8, #11
    eaa0:	00000961 	andeq	r0, r0, r1, ror #18
    eaa4:	1ac41862 	bne	ff114c34 <__data_end_ram_ret__+0xdf024c34>
    eaa8:	e10b0000 	mrs	r0, (UNDEF: 11)
    eaac:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    eab0:	18640000 	stmdane	r4!, {}^	; <UNPREDICTABLE>
    eab4:	00001ac9 	andeq	r1, r0, r9, asr #21
    eab8:	1318e20b 	tstne	r8, #-1342177280	; 0xb0000000
    eabc:	00000961 	andeq	r0, r0, r1, ror #18
    eac0:	aa031866 	bge	d4c60 <__ram_ret_data_start+0xd13d0>
    eac4:	e30b0000 	movw	r0, #45056	; 0xb000
    eac8:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    eacc:	18680000 	stmdane	r8!, {}^	; <UNPREDICTABLE>
    ead0:	00001ae8 	andeq	r1, r0, r8, ror #21
    ead4:	1318e40b 	tstne	r8, #184549376	; 0xb000000
    ead8:	00000961 	andeq	r0, r0, r1, ror #18
    eadc:	1aed186a 	bne	ffb54c8c <__data_end_ram_ret__+0xdfa64c8c>
    eae0:	e50b0000 	str	r0, [fp, #-0]
    eae4:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    eae8:	186c0000 	stmdane	ip!, {}^	; <UNPREDICTABLE>
    eaec:	00001af2 	strdeq	r1, [r0], -r2
    eaf0:	1318e60b 	tstne	r8, #11534336	; 0xb00000
    eaf4:	00000961 	andeq	r0, r0, r1, ror #18
    eaf8:	1af7186e 	bne	ffdd4cb8 <__data_end_ram_ret__+0xdfce4cb8>
    eafc:	e70b0000 	str	r0, [fp, -r0]
    eb00:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    eb04:	18700000 	ldmdane	r0!, {}^	; <UNPREDICTABLE>
    eb08:	0000139c 	muleq	r0, ip, r3
    eb0c:	0d18e80b 	ldceq	8, cr14, [r8, #-44]	; 0xffffffd4
    eb10:	0000c1f5 	strdeq	ip, [r0], -r5
    eb14:	bd232d72 	stclt	13, cr2, [r3, #-456]!	; 0xfffffe38
    eb18:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    eb1c:	00005adb 	ldrdeq	r5, [r0], -fp
    eb20:	0d18ee0b 	ldceq	14, cr14, [r8, #-44]	; 0xffffffd4
    eb24:	0000c1e5 	andeq	ip, r0, r5, ror #3
    eb28:	226018a2 	rsbcs	r1, r0, #10616832	; 0xa20000
    eb2c:	ef0b0000 	svc	0x000b0000
    eb30:	09611318 	stmdbeq	r1!, {r3, r4, r8, r9, ip}^
    eb34:	18a40000 	stmiane	r4!, {}	; <UNPREDICTABLE>
    eb38:	00005ae6 	andeq	r5, r0, r6, ror #21
    eb3c:	1318f00b 	tstne	r8, #11	; <UNPREDICTABLE>
    eb40:	00000961 	andeq	r0, r0, r1, ror #18
    eb44:	5aed18a6 	bpl	ffb54de4 <__data_end_ram_ret__+0xdfa64de4>
    eb48:	f10b0000 			; <UNDEFINED> instruction: 0xf10b0000
    eb4c:	c1a50d18 			; <UNDEFINED> instruction: 0xc1a50d18
    eb50:	18a80000 	stmiane	r8!, {}	; <UNPREDICTABLE>
    eb54:	00008bdb 	ldrdeq	r8, [r0], -fp
    eb58:	1318f20b 	tstne	r8, #-1342177280	; 0xb0000000	; <UNPREDICTABLE>
    eb5c:	00000961 	andeq	r0, r0, r1, ror #18
    eb60:	bd482dac 	stcllt	13, cr2, [r8, #-688]	; 0xfffffd50
    eb64:	18ae0000 	stmiane	lr!, {}	; <UNPREDICTABLE>
    eb68:	00006c49 	andeq	r6, r0, r9, asr #24
    eb6c:	1318f80b 	tstne	r8, #720896	; 0xb0000	; <UNPREDICTABLE>
    eb70:	00000961 	andeq	r0, r0, r1, ror #18
    eb74:	bd6d2db0 	stcllt	13, cr2, [sp, #-704]!	; 0xfffffd40
    eb78:	18b20000 	ldmne	r2!, {}	; <UNPREDICTABLE>
    eb7c:	00005b08 	andeq	r5, r0, r8, lsl #22
    eb80:	0d18fe0b 	ldceq	14, cr15, [r8, #-44]	; 0xffffffd4
    eb84:	0000c205 	andeq	ip, r0, r5, lsl #4
    eb88:	bd922db4 	ldclt	13, cr2, [r2, #720]	; 0x2d0
    eb8c:	2dc00000 	stclcs	0, cr0, [r0]
    eb90:	0000bdb7 			; <UNDEFINED> instruction: 0x0000bdb7
    eb94:	5bb518c2 	blpl	fed54ea4 <__data_end_ram_ret__+0xdec64ea4>
    eb98:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    eb9c:	c1b50d19 			; <UNDEFINED> instruction: 0xc1b50d19
    eba0:	2dc40000 	stclcs	0, cr0, [r4]
    eba4:	0000bddc 	ldrdeq	fp, [r0], -ip
    eba8:	be012dcc 	cdplt	13, 0, cr2, cr1, cr12, {6}
    ebac:	00ce0000 	sbceq	r0, lr, r0
    ebb0:	00094409 	andeq	r4, r9, r9, lsl #8
    ebb4:	00c1a500 	sbceq	sl, r1, r0, lsl #10
    ebb8:	00940a00 	addseq	r0, r4, r0, lsl #20
    ebbc:	00000000 	andeq	r0, r0, r0
    ebc0:	00094409 	andeq	r4, r9, r9, lsl #8
    ebc4:	00c1b500 	sbceq	fp, r1, r0, lsl #10
    ebc8:	00940a00 	addseq	r0, r4, r0, lsl #20
    ebcc:	00030000 	andeq	r0, r3, r0
    ebd0:	00094409 	andeq	r4, r9, r9, lsl #8
    ebd4:	00c1c500 	sbceq	ip, r1, r0, lsl #10
    ebd8:	00940a00 	addseq	r0, r4, r0, lsl #20
    ebdc:	00070000 	andeq	r0, r7, r0
    ebe0:	00094409 	andeq	r4, r9, r9, lsl #8
    ebe4:	00c1d500 	sbceq	sp, r1, r0, lsl #10
    ebe8:	00940a00 	addseq	r0, r4, r0, lsl #20
    ebec:	00060000 	andeq	r0, r6, r0
    ebf0:	00094409 	andeq	r4, r9, r9, lsl #8
    ebf4:	00c1e500 	sbceq	lr, r1, r0, lsl #10
    ebf8:	00940a00 	addseq	r0, r4, r0, lsl #20
    ebfc:	00050000 	andeq	r0, r5, r0
    ec00:	00094409 	andeq	r4, r9, r9, lsl #8
    ec04:	00c1f500 	sbceq	pc, r1, r0, lsl #10
    ec08:	00940a00 	addseq	r0, r4, r0, lsl #20
    ec0c:	00010000 	andeq	r0, r1, r0
    ec10:	00094409 	andeq	r4, r9, r9, lsl #8
    ec14:	00c20500 	sbceq	r0, r2, r0, lsl #10
    ec18:	00940a00 	addseq	r0, r4, r0, lsl #20
    ec1c:	002d0000 	eoreq	r0, sp, r0
    ec20:	00094409 	andeq	r4, r9, r9, lsl #8
    ec24:	00c21500 	sbceq	r1, r2, r0, lsl #10
    ec28:	00940a00 	addseq	r0, r4, r0, lsl #20
    ec2c:	000b0000 	andeq	r0, fp, r0
    ec30:	00689706 	rsbeq	r9, r8, r6, lsl #14
    ec34:	19140b00 	ldmdbne	r4, {r8, r9, fp}
    ec38:	00be2602 	adcseq	r2, lr, r2, lsl #12
    ec3c:	0b011c00 	bleq	55c44 <__ram_ret_data_start+0x523b4>
    ec40:	47051a56 	smlsdmi	r5, r6, sl, r1
    ec44:	1d0000c2 	stcne	0, cr0, [r0, #-776]	; 0xfffffcf8
    ec48:	00004da4 	andeq	r4, r0, r4, lsr #27
    ec4c:	161a580b 	ldrne	r5, [sl], -fp, lsl #16
    ec50:	00000950 	andeq	r0, r0, r0, asr r9
    ec54:	003e371d 	eorseq	r3, lr, sp, lsl r7
    ec58:	1a590b00 	bne	1651860 <__ram_ret_data_start+0x164dfd0>
    ec5c:	001d2a22 	andseq	r2, sp, r2, lsr #20
    ec60:	011c0000 	tsteq	ip, r0
    ec64:	051a5b0b 	ldreq	r5, [sl, #-2827]	; 0xfffff4f5
    ec68:	0000c26c 	andeq	ip, r0, ip, ror #4
    ec6c:	008f261d 	addeq	r2, pc, sp, lsl r6	; <UNPREDICTABLE>
    ec70:	1a5d0b00 	bne	1751878 <__ram_ret_data_start+0x174dfe8>
    ec74:	00095016 	andeq	r5, r9, r6, lsl r0
    ec78:	3d0c1d00 	stccc	13, cr1, [ip, #-0]
    ec7c:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    ec80:	1dca1e1a 	stclne	14, cr1, [sl, #104]	; 0x68
    ec84:	1c000000 	stcne	0, cr0, [r0], {-0}
    ec88:	1a600b01 	bne	1811894 <__ram_ret_data_start+0x180e004>
    ec8c:	00c29105 	sbceq	r9, r2, r5, lsl #2
    ec90:	a6b11d00 	ldrtge	r1, [r1], r0, lsl #26
    ec94:	620b0000 	andvs	r0, fp, #0
    ec98:	0950161a 	ldmdbeq	r0, {r1, r3, r4, r9, sl, ip}^
    ec9c:	f91d0000 			; <UNDEFINED> instruction: 0xf91d0000
    eca0:	0b00006a 	bleq	ee50 <__ram_ret_data_start+0xb5c0>
    eca4:	481f1a63 	ldmdami	pc, {r0, r1, r5, r6, r9, fp, ip}	; <UNPREDICTABLE>
    eca8:	0000001e 	andeq	r0, r0, lr, lsl r0
    ecac:	650b011c 	strvs	r0, [fp, #-284]	; 0xfffffee4
    ecb0:	c2b6051a 	adcsgt	r0, r6, #109051904	; 0x6800000
    ecb4:	f61d0000 			; <UNDEFINED> instruction: 0xf61d0000
    ecb8:	0b000076 	bleq	ee98 <__ram_ret_data_start+0xb608>
    ecbc:	50161a67 	andspl	r1, r6, r7, ror #20
    ecc0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    ecc4:	0000ae39 	andeq	sl, r0, r9, lsr lr
    ecc8:	1f1a680b 	svcne	0x001a680b
    eccc:	00001ed7 	ldrdeq	r1, [r0], -r7
    ecd0:	0b011c00 	bleq	55cd8 <__ram_ret_data_start+0x52448>
    ecd4:	db051a6a 	blle	155684 <__ram_ret_data_start+0x151df4>
    ecd8:	1d0000c2 	stcne	0, cr0, [r0, #-776]	; 0xfffffcf8
    ecdc:	000090b2 	strheq	r9, [r0], -r2
    ece0:	161a6c0b 	ldrne	r6, [sl], -fp, lsl #24
    ece4:	00000950 	andeq	r0, r0, r0, asr r9
    ece8:	0042e01d 	subeq	lr, r2, sp, lsl r0
    ecec:	1a6d0b00 	bne	1b518f4 <__ram_ret_data_start+0x1b4e064>
    ecf0:	001f771e 	andseq	r7, pc, lr, lsl r7	; <UNPREDICTABLE>
    ecf4:	011c0000 	tsteq	ip, r0
    ecf8:	051a6f0b 	ldreq	r6, [sl, #-3851]	; 0xfffff0f5
    ecfc:	0000c300 	andeq	ip, r0, r0, lsl #6
    ed00:	0050dc1d 	subseq	sp, r0, sp, lsl ip
    ed04:	1a710b00 	bne	1c5190c <__ram_ret_data_start+0x1c4e07c>
    ed08:	00095016 	andeq	r5, r9, r6, lsl r0
    ed0c:	6af21d00 	bvs	ffc96114 <__data_end_ram_ret__+0xdfba6114>
    ed10:	720b0000 	andvc	r0, fp, #0
    ed14:	20171e1a 	andscs	r1, r7, sl, lsl lr
    ed18:	1c000000 	stcne	0, cr0, [r0], {-0}
    ed1c:	1a740b01 	bne	1d11928 <__ram_ret_data_start+0x1d0e098>
    ed20:	00c32505 	sbceq	r2, r3, r5, lsl #10
    ed24:	95801d00 	strls	r1, [r0, #3328]	; 0xd00
    ed28:	760b0000 	strvc	r0, [fp], -r0
    ed2c:	0950161a 	ldmdbeq	r0, {r1, r3, r4, r9, sl, ip}^
    ed30:	3b1d0000 	blcc	74ed38 <__ram_ret_data_start+0x74b4a8>
    ed34:	0b00008b 	bleq	ef68 <__ram_ret_data_start+0xb6d8>
    ed38:	b7201a77 			; <UNDEFINED> instruction: 0xb7201a77
    ed3c:	00000020 	andeq	r0, r0, r0, lsr #32
    ed40:	790b011c 	stmdbvc	fp, {r2, r3, r4, r8}
    ed44:	c34a051a 	movtgt	r0, #42266	; 0xa51a
    ed48:	9b1d0000 	blls	74ed50 <__ram_ret_data_start+0x74b4c0>
    ed4c:	0b0000a5 	bleq	efe8 <__ram_ret_data_start+0xb758>
    ed50:	50161a7b 	andspl	r1, r6, fp, ror sl
    ed54:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    ed58:	00001ebb 			; <UNDEFINED> instruction: 0x00001ebb
    ed5c:	1f1a7c0b 	svcne	0x001a7c0b
    ed60:	000020f1 	strdeq	r2, [r0], -r1
    ed64:	0b041c00 	bleq	115d6c <__ram_ret_data_start+0x1124dc>
    ed68:	6e051a7e 			; <UNDEFINED> instruction: 0x6e051a7e
    ed6c:	2c0000c3 	stccs	0, cr0, [r0], {195}	; 0xc3
    ed70:	0b005442 	bleq	23e80 <__ram_ret_data_start+0x205f0>
    ed74:	83171a80 	tsthi	r7, #128, 20	; 0x80000
    ed78:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    ed7c:	00001d1a 	andeq	r1, r0, sl, lsl sp
    ed80:	1c1a810b 	ldfned	f0, [sl], {11}
    ed84:	0000216f 	andeq	r2, r0, pc, ror #2
    ed88:	0b011c00 	bleq	55d90 <__ram_ret_data_start+0x52500>
    ed8c:	93051a84 	movwls	r1, #23172	; 0x5a84
    ed90:	1d0000c3 	stcne	0, cr0, [r0, #-780]	; 0xfffffcf4
    ed94:	0000525f 	andeq	r5, r0, pc, asr r2
    ed98:	161a860b 	ldrne	r8, [sl], -fp, lsl #12
    ed9c:	00000950 	andeq	r0, r0, r0, asr r9
    eda0:	005c6d1d 	subseq	r6, ip, sp, lsl sp
    eda4:	1a870b00 	bne	fe1d19ac <__data_end_ram_ret__+0xde0e19ac>
    eda8:	0021a920 	eoreq	sl, r1, r0, lsr #18
    edac:	011c0000 	tsteq	ip, r0
    edb0:	051a8c0b 	ldreq	r8, [sl, #-3083]	; 0xfffff3f5
    edb4:	0000c3b8 			; <UNDEFINED> instruction: 0x0000c3b8
    edb8:	00252d1d 	eoreq	r2, r5, sp, lsl sp
    edbc:	1a8e0b00 	bne	fe3919c4 <__data_end_ram_ret__+0xde2a19c4>
    edc0:	00095016 	andeq	r5, r9, r6, lsl r0
    edc4:	82ff1d00 	rscshi	r1, pc, #0, 26
    edc8:	8f0b0000 	svchi	0x000b0000
    edcc:	2205211a 	andcs	r2, r5, #-2147483642	; 0x80000006
    edd0:	1c000000 	stcne	0, cr0, [r0], {-0}
    edd4:	1a920b01 	bne	fe4919e0 <__data_end_ram_ret__+0xde3a19e0>
    edd8:	00c3dd05 	sbceq	sp, r3, r5, lsl #26
    eddc:	2ed81d00 	cdpcs	13, 13, cr1, cr8, cr0, {0}
    ede0:	940b0000 	strls	r0, [fp], #-0
    ede4:	0950161a 	ldmdbeq	r0, {r1, r3, r4, r9, sl, ip}^
    ede8:	a01d0000 	andsge	r0, sp, r0
    edec:	0b00003a 	bleq	eedc <__ram_ret_data_start+0xb64c>
    edf0:	a51f1a95 	ldrge	r1, [pc, #-2709]	; e363 <__ram_ret_data_start+0xaad3>
    edf4:	00000022 	andeq	r0, r0, r2, lsr #32
    edf8:	980b041c 	stmdals	fp, {r2, r3, r4, sl}
    edfc:	c402051a 	strgt	r0, [r2], #-1306	; 0xfffffae6
    ee00:	412c0000 			; <UNDEFINED> instruction: 0x412c0000
    ee04:	0b004643 	bleq	20718 <__ram_ret_data_start+0x1ce88>
    ee08:	83171a9a 	tsthi	r7, #630784	; 0x9a000
    ee0c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    ee10:	000040dc 	ldrdeq	r4, [r0], -ip
    ee14:	1d1a9b0b 	vldrne	d9, [sl, #-44]	; 0xffffffd4
    ee18:	00002301 	andeq	r2, r0, r1, lsl #6
    ee1c:	0b011c00 	bleq	55e24 <__ram_ret_data_start+0x52594>
    ee20:	27051a9e 			; <UNDEFINED> instruction: 0x27051a9e
    ee24:	1d0000c4 	stcne	0, cr0, [r0, #-784]	; 0xfffffcf0
    ee28:	00005007 	andeq	r5, r0, r7
    ee2c:	161aa00b 	ldrne	sl, [sl], -fp
    ee30:	00000950 	andeq	r0, r0, r0, asr r9
    ee34:	0031081d 	eorseq	r0, r1, sp, lsl r8
    ee38:	1aa10b00 	bne	fe851a40 <__data_end_ram_ret__+0xde761a40>
    ee3c:	00234c20 	eoreq	r4, r3, r0, lsr #24
    ee40:	011c0000 	tsteq	ip, r0
    ee44:	051aa30b 	ldreq	sl, [sl, #-779]	; 0xfffffcf5
    ee48:	0000c44c 	andeq	ip, r0, ip, asr #8
    ee4c:	004d871d 	subeq	r8, sp, sp, lsl r7
    ee50:	1aa50b00 	bne	fe951a58 <__data_end_ram_ret__+0xde861a58>
    ee54:	00095016 	andeq	r5, r9, r6, lsl r0
    ee58:	89261d00 	stmdbhi	r6!, {r8, sl, fp, ip}
    ee5c:	a60b0000 	strge	r0, [fp], -r0
    ee60:	23db1f1a 	bicscs	r1, fp, #26, 30	; 0x68
    ee64:	1c000000 	stcne	0, cr0, [r0], {-0}
    ee68:	1aa80b04 	bne	fea11a80 <__data_end_ram_ret__+0xde921a80>
    ee6c:	00c47105 	sbceq	r7, r4, r5, lsl #2
    ee70:	2c251d00 	stccs	13, cr1, [r5], #-0
    ee74:	aa0b0000 	bge	2cee7c <__ram_ret_data_start+0x2cb5ec>
    ee78:	0983171a 	stmibeq	r3, {r1, r3, r4, r8, r9, sl, ip}
    ee7c:	9c1d0000 	ldcls	0, cr0, [sp], {-0}
    ee80:	0b000069 	bleq	f02c <__ram_ret_data_start+0xb79c>
    ee84:	26211aab 	strtcs	r1, [r1], -fp, lsr #21
    ee88:	00000024 	andeq	r0, r0, r4, lsr #32
    ee8c:	ad0b021c 	sfmge	f0, 4, [fp, #-112]	; 0xffffff90
    ee90:	c496051a 	ldrgt	r0, [r6], #1306	; 0x51a
    ee94:	7d1d0000 	ldcvc	0, cr0, [sp, #-0]
    ee98:	0b0000a4 	bleq	f130 <__ram_ret_data_start+0xb8a0>
    ee9c:	61171aaf 	tstvs	r7, pc, lsr #21
    eea0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    eea4:	0000417f 	andeq	r4, r0, pc, ror r1
    eea8:	211ab00b 	tstcs	sl, fp
    eeac:	00002493 	muleq	r0, r3, r4
    eeb0:	0bcc1b00 	bleq	ff315ab8 <__data_end_ram_ret__+0xdf225ab8>
    eeb4:	11091a4a 	tstne	r9, sl, asr #20
    eeb8:	180000c6 	stmdane	r0, {r1, r2, r6, r7}
    eebc:	000060fc 	strdeq	r6, [r0], -ip
    eec0:	131a4c0b 	tstne	sl, #2816	; 0xb00
    eec4:	00000983 	andeq	r0, r0, r3, lsl #19
    eec8:	61021800 	tstvs	r2, r0, lsl #16
    eecc:	4d0b0000 	stcmi	0, cr0, [fp, #-0]
    eed0:	0983131a 	stmibeq	r3, {r1, r3, r4, r8, r9, ip}
    eed4:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    eed8:	00006108 	andeq	r6, r0, r8, lsl #2
    eedc:	131a4e0b 	tstne	sl, #11, 28	; 0xb0
    eee0:	00000983 	andeq	r0, r0, r3, lsl #19
    eee4:	610e1808 	tstvs	lr, r8, lsl #16
    eee8:	4f0b0000 	svcmi	0x000b0000
    eeec:	0983131a 	stmibeq	r3, {r1, r3, r4, r8, r9, ip}
    eef0:	180c0000 	stmdane	ip, {}	; <UNPREDICTABLE>
    eef4:	0000055c 	andeq	r0, r0, ip, asr r5
    eef8:	0d1a500b 	ldceq	0, cr5, [sl, #-44]	; 0xffffffd4
    eefc:	0000c611 	andeq	ip, r0, r1, lsl r6
    ef00:	90291810 	eorls	r1, r9, r0, lsl r8
    ef04:	510b0000 	mrspl	r0, (UNDEF: 11)
    ef08:	0983131a 	stmibeq	r3, {r1, r3, r4, r8, r9, ip}
    ef0c:	18500000 	ldmdane	r0, {}^	; <UNPREDICTABLE>
    ef10:	0000902f 	andeq	r9, r0, pc, lsr #32
    ef14:	131a520b 	tstne	sl, #-1342177280	; 0xb0000000
    ef18:	00000983 	andeq	r0, r0, r3, lsl #19
    ef1c:	90351854 	eorsls	r1, r5, r4, asr r8
    ef20:	530b0000 	movwpl	r0, #45056	; 0xb000
    ef24:	0983131a 	stmibeq	r3, {r1, r3, r4, r8, r9, ip}
    ef28:	18580000 	ldmdane	r8, {}^	; <UNPREDICTABLE>
    ef2c:	0000903b 	andeq	r9, r0, fp, lsr r0
    ef30:	131a540b 	tstne	sl, #184549376	; 0xb000000
    ef34:	00000983 	andeq	r0, r0, r3, lsl #19
    ef38:	0584185c 	streq	r1, [r4, #2140]	; 0x85c
    ef3c:	550b0000 	strpl	r0, [fp, #-0]
    ef40:	c6110d1a 			; <UNDEFINED> instruction: 0xc6110d1a
    ef44:	2d600000 	stclcs	0, cr0, [r0, #-0]
    ef48:	0000c222 	andeq	ip, r0, r2, lsr #4
    ef4c:	c2472da0 	subgt	r2, r7, #160, 26	; 0x2800
    ef50:	2da10000 	stccs	0, cr0, [r1]
    ef54:	0000c26c 	andeq	ip, r0, ip, ror #4
    ef58:	c2912da2 	addsgt	r2, r1, #10368	; 0x2880
    ef5c:	2da30000 	stccs	0, cr0, [r3]
    ef60:	0000c2b6 			; <UNDEFINED> instruction: 0x0000c2b6
    ef64:	c2db2da4 	sbcsgt	r2, fp, #164, 26	; 0x2900
    ef68:	2da50000 	stccs	0, cr0, [r5]
    ef6c:	0000c300 	andeq	ip, r0, r0, lsl #6
    ef70:	c3252da6 			; <UNDEFINED> instruction: 0xc3252da6
    ef74:	2da70000 	stccs	0, cr0, [r7]
    ef78:	0000c34a 	andeq	ip, r0, sl, asr #6
    ef7c:	100418a8 	andne	r1, r4, r8, lsr #17
    ef80:	830b0000 	movwhi	r0, #45056	; 0xb000
    ef84:	c1a50d1a 			; <UNDEFINED> instruction: 0xc1a50d1a
    ef88:	2dac0000 	stccs	0, cr0, [ip]
    ef8c:	0000c36e 	andeq	ip, r0, lr, ror #6
    ef90:	580518b0 	stmdapl	r5, {r4, r5, r7, fp, ip}
    ef94:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
    ef98:	c1950d1a 	orrsgt	r0, r5, sl, lsl sp
    ef9c:	18b10000 	ldmne	r1!, {}	; <UNPREDICTABLE>
    efa0:	00007ec7 	andeq	r7, r0, r7, asr #29
    efa4:	121a8a0b 	andsne	r8, sl, #45056	; 0xb000
    efa8:	00000950 	andeq	r0, r0, r0, asr r9
    efac:	aceb18b2 	stclge	8, cr1, [fp], #712	; 0x2c8
    efb0:	8b0b0000 	blhi	2cefb8 <__ram_ret_data_start+0x2cb728>
    efb4:	0950121a 	ldmdbeq	r0, {r1, r3, r4, r9, ip}^
    efb8:	2db30000 	ldccs	0, cr0, [r3]
    efbc:	0000c393 	muleq	r0, r3, r3
    efc0:	588f18b4 	stmpl	pc, {r2, r4, r5, r7, fp, ip}	; <UNPREDICTABLE>
    efc4:	910b0000 	mrsls	r0, (UNDEF: 11)
    efc8:	c1950d1a 	orrsgt	r0, r5, sl, lsl sp
    efcc:	2db50000 	ldccs	0, cr0, [r5]
    efd0:	0000c3b8 			; <UNDEFINED> instruction: 0x0000c3b8
    efd4:	10b918b6 	ldrhtne	r1, [r9], r6
    efd8:	970b0000 	strls	r0, [fp, -r0]
    efdc:	c1950d1a 	orrsgt	r0, r5, sl, lsl sp
    efe0:	2db70000 	ldccs	0, cr0, [r7]
    efe4:	0000c3dd 	ldrdeq	ip, [r0], -sp
    efe8:	10c418b8 	strhne	r1, [r4], #136	; 0x88
    efec:	9d0b0000 	stcls	0, cr0, [fp, #-0]
    eff0:	c1e50d1a 	mvngt	r0, sl, lsl sp
    eff4:	2dbc0000 	ldccs	0, cr0, [ip]
    eff8:	0000c402 	andeq	ip, r0, r2, lsl #8
    effc:	c4272dbe 	strtgt	r2, [r7], #-3518	; 0xfffff242
    f000:	2dbf0000 	ldccs	0, cr0, [pc]	; f008 <__ram_ret_data_start+0xb778>
    f004:	0000c44c 	andeq	ip, r0, ip, asr #8
    f008:	c4712dc0 	ldrbtgt	r2, [r1], #-3520	; 0xfffff240
    f00c:	18c40000 	stmiane	r4, {}^	; <UNPREDICTABLE>
    f010:	0000ab68 	andeq	sl, r0, r8, ror #22
    f014:	131ab20b 	tstne	sl, #-1342177280	; 0xb0000000
    f018:	00000961 	andeq	r0, r0, r1, ror #18
    f01c:	a55718c6 	ldrbge	r1, [r7, #-2246]	; 0xfffff73a
    f020:	b30b0000 	movwlt	r0, #45056	; 0xb000
    f024:	0961131a 	stmdbeq	r1!, {r1, r3, r4, r8, r9, ip}^
    f028:	00c80000 	sbceq	r0, r8, r0
    f02c:	00094409 	andeq	r4, r9, r9, lsl #8
    f030:	00c62100 	sbceq	r2, r6, r0, lsl #2
    f034:	00940a00 	addseq	r0, r4, r0, lsl #20
    f038:	003f0000 	eorseq	r0, pc, r0
    f03c:	00a70806 	adceq	r0, r7, r6, lsl #16
    f040:	1ab40b00 	bne	fed11c48 <__data_end_ram_ret__+0xdec21c48>
    f044:	00c49602 	sbceq	r9, r4, r2, lsl #12
    f048:	0b041c00 	bleq	116050 <__ram_ret_data_start+0x1127c0>
    f04c:	53051b47 	movwpl	r1, #23367	; 0x5b47
    f050:	2c0000c6 	stccs	0, cr0, [r0], {198}	; 0xc6
    f054:	004c5443 	subeq	r5, ip, r3, asr #8
    f058:	171b490b 	ldrne	r4, [fp, -fp, lsl #18]
    f05c:	00000983 	andeq	r0, r0, r3, lsl #19
    f060:	0017e11d 	andseq	lr, r7, sp, lsl r1
    f064:	1b4a0b00 	blne	1291c6c <__ram_ret_data_start+0x128e3dc>
    f068:	0025111d 	eoreq	r1, r5, sp, lsl r1
    f06c:	041c0000 	ldreq	r0, [ip], #-0
    f070:	051b4c0b 	ldreq	r4, [fp, #-3083]	; 0xfffff3f5
    f074:	0000c678 	andeq	ip, r0, r8, ror r6
    f078:	0030001d 	eorseq	r0, r0, sp, lsl r0
    f07c:	1b4e0b00 	blne	1391c84 <__ram_ret_data_start+0x138e3f4>
    f080:	00098317 	andeq	r8, r9, r7, lsl r3
    f084:	630d1d00 	movwvs	r1, #56576	; 0xdd00
    f088:	4f0b0000 	svcmi	0x000b0000
    f08c:	25b11e1b 	ldrcs	r1, [r1, #3611]!	; 0xe1b
    f090:	1c000000 	stcne	0, cr0, [r0], {-0}
    f094:	1b540b04 	blne	1511cac <__ram_ret_data_start+0x150e41c>
    f098:	00c69d05 	sbceq	r9, r6, r5, lsl #26
    f09c:	99a41d00 	stmibls	r4!, {r8, sl, fp, ip}
    f0a0:	560b0000 	strpl	r0, [fp], -r0
    f0a4:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f0a8:	3b1d0000 	blcc	74f0b0 <__ram_ret_data_start+0x74b820>
    f0ac:	0b000060 	bleq	f234 <__ram_ret_data_start+0xb9a4>
    f0b0:	51211b57 			; <UNDEFINED> instruction: 0x51211b57
    f0b4:	00000026 	andeq	r0, r0, r6, lsr #32
    f0b8:	590b041c 	stmdbpl	fp, {r2, r3, r4, sl}
    f0bc:	c6c2051b 			; <UNDEFINED> instruction: 0xc6c2051b
    f0c0:	1d1d0000 	ldcne	0, cr0, [sp, #-0]
    f0c4:	0b000052 	bleq	f214 <__ram_ret_data_start+0xb984>
    f0c8:	83171b5b 	tsthi	r7, #93184	; 0x16c00
    f0cc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f0d0:	000079a1 	andeq	r7, r0, r1, lsr #19
    f0d4:	201b5c0b 	andscs	r5, fp, fp, lsl #24
    f0d8:	00002702 	andeq	r2, r0, r2, lsl #14
    f0dc:	0b1c1b00 	bleq	715ce4 <__ram_ret_data_start+0x712454>
    f0e0:	0f091b45 	svceq	0x00091b45
    f0e4:	2d0000c7 	stccs	0, cr0, [r0, #-796]	; 0xfffffce4
    f0e8:	0000c62e 	andeq	ip, r0, lr, lsr #12
    f0ec:	c6532d00 	ldrbgt	r2, [r3], -r0, lsl #26
    f0f0:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    f0f4:	00008336 	andeq	r8, r0, r6, lsr r3
    f0f8:	131b510b 	tstne	fp, #-1073741822	; 0xc0000002
    f0fc:	00000983 	andeq	r0, r0, r3, lsl #19
    f100:	833c1808 	teqhi	ip, #8, 16	; 0x80000
    f104:	520b0000 	andpl	r0, fp, #0
    f108:	0983131b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, ip}
    f10c:	180c0000 	stmdane	ip, {}	; <UNPREDICTABLE>
    f110:	00008342 	andeq	r8, r0, r2, asr #6
    f114:	131b530b 	tstne	fp, #738197504	; 0x2c000000
    f118:	00000983 	andeq	r0, r0, r3, lsl #19
    f11c:	c6782d10 			; <UNDEFINED> instruction: 0xc6782d10
    f120:	2d140000 	ldccs	0, cr0, [r4, #-0]
    f124:	0000c69d 	muleq	r0, sp, r6
    f128:	49060018 	stmdbmi	r6, {r3, r4}
    f12c:	0b0000a3 	bleq	f3c0 <__ram_ret_data_start+0xbb30>
    f130:	c2021b5e 	andgt	r1, r2, #96256	; 0x17800
    f134:	1c0000c6 	stcne	0, cr0, [r0], {198}	; 0xc6
    f138:	1b620b04 	blne	1891d50 <__ram_ret_data_start+0x188e4c0>
    f13c:	00c74005 	sbceq	r4, r7, r5
    f140:	4e452c00 	cdpmi	12, 4, cr2, cr5, cr0, {0}
    f144:	1b640b00 	blne	1911d4c <__ram_ret_data_start+0x190e4bc>
    f148:	00098317 	andeq	r8, r9, r7, lsl r3
    f14c:	3aa31d00 	bcc	fe8d6554 <__data_end_ram_ret__+0xde7e6554>
    f150:	650b0000 	strvs	r0, [fp, #-0]
    f154:	273b1c1b 			; <UNDEFINED> instruction: 0x273b1c1b
    f158:	1c000000 	stcne	0, cr0, [r0], {-0}
    f15c:	1b670b04 	blne	19d1d74 <__ram_ret_data_start+0x19ce4e4>
    f160:	00c76505 	sbceq	r6, r7, r5, lsl #10
    f164:	ae641d00 	cdpge	13, 6, cr1, cr4, cr0, {0}
    f168:	690b0000 	stmdbvs	fp, {}	; <UNPREDICTABLE>
    f16c:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f170:	a61d0000 	ldrge	r0, [sp], -r0
    f174:	0b000068 	bleq	f31c <__ram_ret_data_start+0xba8c>
    f178:	97221b6a 	strls	r1, [r2, -sl, ror #22]!
    f17c:	00000027 	andeq	r0, r0, r7, lsr #32
    f180:	6c0b041c 	cfstrsvs	mvf0, [fp], {28}
    f184:	c78a051b 	usada8gt	sl, fp, r5, r0
    f188:	6d1d0000 	ldcvs	0, cr0, [sp, #-0]
    f18c:	0b0000ae 	bleq	f44c <__ram_ret_data_start+0xbbbc>
    f190:	83171b6e 	tsthi	r7, #112640	; 0x1b800
    f194:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f198:	0000a942 	andeq	sl, r0, r2, asr #18
    f19c:	221b6f0b 	andscs	r6, fp, #11, 30	; 0x2c
    f1a0:	000027f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    f1a4:	0b041c00 	bleq	1161ac <__ram_ret_data_start+0x11291c>
    f1a8:	af051b71 	svcge	0x00051b71
    f1ac:	1d0000c7 	stcne	0, cr0, [r0, #-796]	; 0xfffffce4
    f1b0:	00002aa6 	andeq	r2, r0, r6, lsr #21
    f1b4:	171b730b 	ldrne	r7, [fp, -fp, lsl #6]
    f1b8:	00000983 	andeq	r0, r0, r3, lsl #19
    f1bc:	0099061d 	addseq	r0, r9, sp, lsl r6
    f1c0:	1b740b00 	blne	1d11dc8 <__ram_ret_data_start+0x1d0e538>
    f1c4:	00284e22 	eoreq	r4, r8, r2, lsr #28
    f1c8:	041c0000 	ldreq	r0, [ip], #-0
    f1cc:	051b760b 	ldreq	r7, [fp, #-1547]	; 0xfffff9f5
    f1d0:	0000c7d4 	ldrdeq	ip, [r0], -r4
    f1d4:	002aaf1d 	eoreq	sl, sl, sp, lsl pc
    f1d8:	1b780b00 	blne	1e11de0 <__ram_ret_data_start+0x1e0e550>
    f1dc:	00098317 	andeq	r8, r9, r7, lsl r3
    f1e0:	2ac91d00 	bcs	ff2565e8 <__data_end_ram_ret__+0xdf1665e8>
    f1e4:	790b0000 	stmdbvc	fp, {}	; <UNPREDICTABLE>
    f1e8:	28aa221b 	stmiacs	sl!, {r0, r1, r3, r4, r9, sp}
    f1ec:	1c000000 	stcne	0, cr0, [r0], {-0}
    f1f0:	1b7b0b04 	blne	1ed1e08 <__ram_ret_data_start+0x1ece578>
    f1f4:	00c7f905 	sbceq	pc, r7, r5, lsl #18
    f1f8:	720d1d00 	andvc	r1, sp, #0, 26
    f1fc:	7d0b0000 	stcvc	0, cr0, [fp, #-0]
    f200:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f204:	b61d0000 	ldrlt	r0, [sp], -r0
    f208:	0b00005f 	bleq	f38c <__ram_ret_data_start+0xbafc>
    f20c:	06211b7e 			; <UNDEFINED> instruction: 0x06211b7e
    f210:	00000029 	andeq	r0, r0, r9, lsr #32
    f214:	800b041c 	andhi	r0, fp, ip, lsl r4
    f218:	c81e051b 	ldmdagt	lr, {r0, r1, r3, r4, r8, sl}
    f21c:	151d0000 	ldrne	r0, [sp, #-0]
    f220:	0b000072 	bleq	f3f0 <__ram_ret_data_start+0xbb60>
    f224:	83171b82 	tsthi	r7, #133120	; 0x20800
    f228:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f22c:	00008a58 	andeq	r8, r0, r8, asr sl
    f230:	211b830b 	tstcs	fp, fp, lsl #6
    f234:	00002962 	andeq	r2, r0, r2, ror #18
    f238:	0b041c00 	bleq	116240 <__ram_ret_data_start+0x1129b0>
    f23c:	43051b85 	movwmi	r1, #23429	; 0x5b85
    f240:	1d0000c8 	stcne	0, cr0, [r0, #-800]	; 0xfffffce0
    f244:	0000185e 	andeq	r1, r0, lr, asr r8
    f248:	171b870b 	ldrne	r8, [fp, -fp, lsl #14]
    f24c:	00000983 	andeq	r0, r0, r3, lsl #19
    f250:	0056121d 	subseq	r1, r6, sp, lsl r2
    f254:	1b880b00 	blne	fe211e5c <__data_end_ram_ret__+0xde121e5c>
    f258:	00299c1e 	eoreq	r9, r9, lr, lsl ip
    f25c:	041c0000 	ldreq	r0, [ip], #-0
    f260:	051b8b0b 	ldreq	r8, [fp, #-2827]	; 0xfffff4f5
    f264:	0000c868 	andeq	ip, r0, r8, ror #16
    f268:	0040b71d 	subeq	fp, r0, sp, lsl r7
    f26c:	1b8d0b00 	blne	fe351e74 <__data_end_ram_ret__+0xde261e74>
    f270:	00098317 	andeq	r8, r9, r7, lsl r3
    f274:	56911d00 	ldrpl	r1, [r1], r0, lsl #26
    f278:	8e0b0000 	cdphi	0, 0, cr0, cr11, cr0, {0}
    f27c:	2a09201b 	bcs	2572f0 <__ram_ret_data_start+0x253a60>
    f280:	1c000000 	stcne	0, cr0, [r0], {-0}
    f284:	1b910b04 	blne	fe451e9c <__data_end_ram_ret__+0xde361e9c>
    f288:	00c88d05 	sbceq	r8, r8, r5, lsl #26
    f28c:	51201d00 			; <UNDEFINED> instruction: 0x51201d00
    f290:	930b0000 	movwls	r0, #45056	; 0xb000
    f294:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f298:	f61d0000 			; <UNDEFINED> instruction: 0xf61d0000
    f29c:	0b000037 	bleq	f380 <__ram_ret_data_start+0xbaf0>
    f2a0:	ba211b94 	blt	8560f8 <__ram_ret_data_start+0x852868>
    f2a4:	0000002a 	andeq	r0, r0, sl, lsr #32
    f2a8:	990b041c 	stmdbls	fp, {r2, r3, r4, sl}
    f2ac:	c8b2051b 	ldmgt	r2!, {r0, r1, r3, r4, r8, sl}
    f2b0:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
    f2b4:	0b0000a1 	bleq	f540 <__ram_ret_data_start+0xbcb0>
    f2b8:	83171b9b 	tsthi	r7, #158720	; 0x26c00
    f2bc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f2c0:	000018be 			; <UNDEFINED> instruction: 0x000018be
    f2c4:	1f1b9c0b 	svcne	0x001b9c0b
    f2c8:	00002b05 	andeq	r2, r0, r5, lsl #22
    f2cc:	0b041c00 	bleq	1162d4 <__ram_ret_data_start+0x112a44>
    f2d0:	f1051b9e 			; <UNDEFINED> instruction: 0xf1051b9e
    f2d4:	1d0000c8 	stcne	0, cr0, [r0, #-800]	; 0xfffffce0
    f2d8:	00002e2e 	andeq	r2, r0, lr, lsr #28
    f2dc:	171ba00b 	ldrne	sl, [fp, -fp]
    f2e0:	00000983 	andeq	r0, r0, r3, lsl #19
    f2e4:	003cbb1d 	eorseq	fp, ip, sp, lsl fp
    f2e8:	1ba10b00 	blne	fe851ef0 <__data_end_ram_ret__+0xde761ef0>
    f2ec:	002b611d 	eoreq	r6, fp, sp, lsl r1
    f2f0:	8e351d00 	cdphi	13, 3, cr1, cr5, cr0, {0}
    f2f4:	a20b0000 	andge	r0, fp, #0
    f2f8:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f2fc:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
    f300:	0b0000aa 	bleq	f5b0 <__ram_ret_data_start+0xbd20>
    f304:	bd1e1ba3 	vldrlt	d1, [lr, #-652]	; 0xfffffd74
    f308:	0000002b 	andeq	r0, r0, fp, lsr #32
    f30c:	a50b041c 	strge	r0, [fp, #-1052]	; 0xfffffbe4
    f310:	c930051b 	ldmdbgt	r0!, {r0, r1, r3, r4, r8, sl}
    f314:	a31d0000 	tstge	sp, #0
    f318:	0b000021 	bleq	f3a4 <__ram_ret_data_start+0xbb14>
    f31c:	83171ba7 	tsthi	r7, #171008	; 0x29c00
    f320:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f324:	00002254 	andeq	r2, r0, r4, asr r2
    f328:	221ba80b 	andscs	sl, fp, #720896	; 0xb0000
    f32c:	00002bf7 	strdeq	r2, [r0], -r7
    f330:	00aa081d 	adceq	r0, sl, sp, lsl r8
    f334:	1ba90b00 	blne	fea51f3c <__data_end_ram_ret__+0xde961f3c>
    f338:	00098317 	andeq	r8, r9, r7, lsl r3
    f33c:	6d1c1d00 	ldcvs	13, cr1, [ip, #-0]
    f340:	aa0b0000 	bge	2cf348 <__ram_ret_data_start+0x2cbab8>
    f344:	2c31231b 	ldccs	3, cr2, [r1], #-108	; 0xffffff94
    f348:	1c000000 	stcne	0, cr0, [r0], {-0}
    f34c:	1bac0b04 	blne	feb11f64 <__data_end_ram_ret__+0xdea21f64>
    f350:	00c96f05 	sbceq	r6, r9, r5, lsl #30
    f354:	93fc1d00 	mvnsls	r1, #0, 26
    f358:	ae0b0000 	cdpge	0, 0, cr0, cr11, cr0, {0}
    f35c:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f360:	331d0000 	tstcc	sp, #0
    f364:	0b00008c 	bleq	f59c <__ram_ret_data_start+0xbd0c>
    f368:	6b221baf 	blvs	89622c <__ram_ret_data_start+0x89299c>
    f36c:	1d00002c 	stcne	0, cr0, [r0, #-176]	; 0xffffff50
    f370:	0000339f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    f374:	171bb00b 	ldrne	fp, [fp, -fp]
    f378:	00000983 	andeq	r0, r0, r3, lsl #19
    f37c:	0062121d 	rsbeq	r1, r2, sp, lsl r2
    f380:	1bb10b00 	blne	fec51f88 <__data_end_ram_ret__+0xdeb61f88>
    f384:	002ca523 	eoreq	sl, ip, r3, lsr #10
    f388:	041c0000 	ldreq	r0, [ip], #-0
    f38c:	051bb30b 	ldreq	fp, [fp, #-779]	; 0xfffffcf5
    f390:	0000c994 	muleq	r0, r4, r9
    f394:	0051cb1d 	subseq	ip, r1, sp, lsl fp
    f398:	1bb50b00 	blne	fed51fa0 <__data_end_ram_ret__+0xdec61fa0>
    f39c:	00098317 	andeq	r8, r9, r7, lsl r3
    f3a0:	84be1d00 	ldrthi	r1, [lr], #3328	; 0xd00
    f3a4:	b60b0000 	strlt	r0, [fp], -r0
    f3a8:	2cdf1d1b 	ldclcs	13, cr1, [pc], {27}
    f3ac:	1c000000 	stcne	0, cr0, [r0], {-0}
    f3b0:	1bb80b04 	blne	fee11fc8 <__data_end_ram_ret__+0xded21fc8>
    f3b4:	00c9b905 	sbceq	fp, r9, r5, lsl #18
    f3b8:	20d51d00 	sbcscs	r1, r5, r0, lsl #26
    f3bc:	ba0b0000 	blt	2cf3c4 <__ram_ret_data_start+0x2cbb34>
    f3c0:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f3c4:	de1d0000 	cdple	0, 1, cr0, cr13, cr0, {0}
    f3c8:	0b000017 	bleq	f42c <__ram_ret_data_start+0xbb9c>
    f3cc:	b1201bbb 			; <UNDEFINED> instruction: 0xb1201bbb
    f3d0:	0000002d 	andeq	r0, r0, sp, lsr #32
    f3d4:	bf0b041c 	svclt	0x000b041c
    f3d8:	c9de051b 	ldmibgt	lr, {r0, r1, r3, r4, r8, sl}^
    f3dc:	2b1d0000 	blcs	74f3e4 <__ram_ret_data_start+0x74bb54>
    f3e0:	0b0000a1 	bleq	f66c <__ram_ret_data_start+0xbddc>
    f3e4:	83171bc1 	tsthi	r7, #197632	; 0x30400
    f3e8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f3ec:	000018bb 			; <UNDEFINED> instruction: 0x000018bb
    f3f0:	221bc20b 	andscs	ip, fp, #-1342177280	; 0xb0000000
    f3f4:	00002dfc 	strdeq	r2, [r0], -ip
    f3f8:	0b041c00 	bleq	116400 <__ram_ret_data_start+0x112b70>
    f3fc:	03051bc4 	movweq	r1, #23492	; 0x5bc4
    f400:	1d0000ca 	stcne	0, cr0, [r0, #-808]	; 0xfffffcd8
    f404:	00002e2b 	andeq	r2, r0, fp, lsr #28
    f408:	171bc60b 	ldrne	ip, [fp, -fp, lsl #12]
    f40c:	00000983 	andeq	r0, r0, r3, lsl #19
    f410:	003cb81d 	eorseq	fp, ip, sp, lsl r8
    f414:	1bc70b00 	blne	ff1d201c <__data_end_ram_ret__+0xdf0e201c>
    f418:	002e5820 	eoreq	r5, lr, r0, lsr #16
    f41c:	041c0000 	ldreq	r0, [ip], #-0
    f420:	051bc90b 	ldreq	ip, [fp, #-2315]	; 0xfffff6f5
    f424:	0000ca28 	andeq	ip, r0, r8, lsr #20
    f428:	0021a01d 	eoreq	sl, r1, sp, lsl r0
    f42c:	1bcb0b00 	blne	ff2d2034 <__data_end_ram_ret__+0xdf1e2034>
    f430:	00098317 	andeq	r8, r9, r7, lsl r3
    f434:	22511d00 	subscs	r1, r1, #0, 26
    f438:	cc0b0000 	stcgt	0, cr0, [fp], {-0}
    f43c:	2e92251b 	mrccs	5, 4, r2, cr2, cr11, {0}
    f440:	1c000000 	stcne	0, cr0, [r0], {-0}
    f444:	1bce0b04 	blne	ff39205c <__data_end_ram_ret__+0xdf2a205c>
    f448:	00ca4d05 	sbceq	r4, sl, r5, lsl #26
    f44c:	93f91d00 	mvnsls	r1, #0, 26
    f450:	d00b0000 	andle	r0, fp, r0
    f454:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f458:	301d0000 	andscc	r0, sp, r0
    f45c:	0b00008c 	bleq	f694 <__ram_ret_data_start+0xbe04>
    f460:	cc251bd1 			; <UNDEFINED> instruction: 0xcc251bd1
    f464:	0000002e 	andeq	r0, r0, lr, lsr #32
    f468:	d60b041c 			; <UNDEFINED> instruction: 0xd60b041c
    f46c:	ca72051b 	bgt	1c908e0 <__ram_ret_data_start+0x1c8d050>
    f470:	381d0000 	ldmdacc	sp, {}	; <UNPREDICTABLE>
    f474:	0b0000a1 	bleq	f700 <__ram_ret_data_start+0xbe70>
    f478:	83171bd8 	tsthi	r7, #216, 22	; 0x36000
    f47c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f480:	00008528 	andeq	r8, r0, r8, lsr #10
    f484:	1f1bd90b 	svcne	0x001bd90b
    f488:	00002b05 	andeq	r2, r0, r5, lsl #22
    f48c:	0b041c00 	bleq	116494 <__ram_ret_data_start+0x112c04>
    f490:	b1051bdb 	ldrdlt	r1, [r5, -fp]
    f494:	1d0000ca 	stcne	0, cr0, [r0, #-808]	; 0xfffffcd8
    f498:	00002e36 	andeq	r2, r0, r6, lsr lr
    f49c:	171bdd0b 	ldrne	sp, [fp, -fp, lsl #26]
    f4a0:	00000983 	andeq	r0, r0, r3, lsl #19
    f4a4:	0064421d 	rsbeq	r4, r4, sp, lsl r2
    f4a8:	1bde0b00 	blne	ff7920b0 <__data_end_ram_ret__+0xdf6a20b0>
    f4ac:	002b611d 	eoreq	r6, fp, sp, lsl r1
    f4b0:	3eb21d00 	cdpcc	13, 11, cr1, cr2, cr0, {0}
    f4b4:	df0b0000 	svcle	0x000b0000
    f4b8:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f4bc:	b01d0000 	andslt	r0, sp, r0
    f4c0:	0b00003c 	bleq	f5b8 <__ram_ret_data_start+0xbd28>
    f4c4:	bd1e1be0 	vldrlt	d1, [lr, #-896]	; 0xfffffc80
    f4c8:	0000002b 	andeq	r0, r0, fp, lsr #32
    f4cc:	e20b041c 	and	r0, fp, #28, 8	; 0x1c000000
    f4d0:	caf0051b 	bgt	ffc10944 <__data_end_ram_ret__+0xdfb20944>
    f4d4:	b01d0000 	andslt	r0, sp, r0
    f4d8:	0b000021 	bleq	f564 <__ram_ret_data_start+0xbcd4>
    f4dc:	83171be4 	tsthi	r7, #228, 22	; 0x39000
    f4e0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f4e4:	00004c4e 	andeq	r4, r0, lr, asr #24
    f4e8:	221be50b 	andscs	lr, fp, #46137344	; 0x2c00000
    f4ec:	00002bf7 	strdeq	r2, [r0], -r7
    f4f0:	0095351d 	addseq	r3, r5, sp, lsl r5
    f4f4:	1be60b00 	blne	ff9920fc <__data_end_ram_ret__+0xdf8a20fc>
    f4f8:	00098317 	andeq	r8, r9, r7, lsl r3
    f4fc:	96df1d00 	ldrbls	r1, [pc], r0, lsl #26
    f500:	e70b0000 	str	r0, [fp, -r0]
    f504:	2c31231b 	ldccs	3, cr2, [r1], #-108	; 0xffffff94
    f508:	1c000000 	stcne	0, cr0, [r0], {-0}
    f50c:	1be90b04 	blne	ffa52124 <__data_end_ram_ret__+0xdf962124>
    f510:	00cb2f05 	sbceq	r2, fp, r5, lsl #30
    f514:	94091d00 	strls	r1, [r9], #-3328	; 0xfffff300
    f518:	eb0b0000 	bl	2cf520 <__ram_ret_data_start+0x2cbc90>
    f51c:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f520:	7e1d0000 	cdpvc	0, 1, cr0, cr13, cr0, {0}
    f524:	0b00001e 	bleq	f5a4 <__ram_ret_data_start+0xbd14>
    f528:	6b221bec 	blvs	8964e0 <__ram_ret_data_start+0x892c50>
    f52c:	1d00002c 	stcne	0, cr0, [r0, #-176]	; 0xffffff50
    f530:	000033aa 	andeq	r3, r0, sl, lsr #7
    f534:	171bed0b 	ldrne	lr, [fp, -fp, lsl #26]
    f538:	00000983 	andeq	r0, r0, r3, lsl #19
    f53c:	001dd81d 	andseq	sp, sp, sp, lsl r8
    f540:	1bee0b00 	blne	ffb92148 <__data_end_ram_ret__+0xdfaa2148>
    f544:	002ca523 	eoreq	sl, ip, r3, lsr #10
    f548:	041c0000 	ldreq	r0, [ip], #-0
    f54c:	051bf00b 	ldreq	pc, [fp, #-11]
    f550:	0000cb54 	andeq	ip, r0, r4, asr fp
    f554:	0051d01d 	subseq	sp, r1, sp, lsl r0
    f558:	1bf20b00 	blne	ffc92160 <__data_end_ram_ret__+0xdfba2160>
    f55c:	00098317 	andeq	r8, r9, r7, lsl r3
    f560:	aeca1d00 	cdpge	13, 12, cr1, cr10, cr0, {0}
    f564:	f30b0000 	vhadd.u8	d0, d11, d0
    f568:	2cdf1d1b 	ldclcs	13, cr1, [pc], {27}
    f56c:	1c000000 	stcne	0, cr0, [r0], {-0}
    f570:	1bf50b04 	blne	ffd52188 <__data_end_ram_ret__+0xdfc62188>
    f574:	00cb7905 	sbceq	r7, fp, r5, lsl #18
    f578:	56431d00 	strbpl	r1, [r3], -r0, lsl #26
    f57c:	f70b0000 			; <UNDEFINED> instruction: 0xf70b0000
    f580:	0983171b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, sl, ip}
    f584:	f91d0000 			; <UNDEFINED> instruction: 0xf91d0000
    f588:	0b000034 	bleq	f660 <__ram_ret_data_start+0xbdd0>
    f58c:	9e201bf8 	vmovls.16	d16[3], r1
    f590:	0000002f 	andeq	r0, r0, pc, lsr #32
    f594:	fc0b041c 	stc2	4, cr0, [fp], {28}
    f598:	cb9e051b 	blgt	fe790a0c <__data_end_ram_ret__+0xde6a0a0c>
    f59c:	351d0000 	ldrcc	r0, [sp, #-0]
    f5a0:	0b0000a1 	bleq	f82c <__ram_ret_data_start+0xbf9c>
    f5a4:	83171bfe 	tsthi	r7, #260096	; 0x3f800
    f5a8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f5ac:	00008525 	andeq	r8, r0, r5, lsr #10
    f5b0:	221bff0b 	andscs	pc, fp, #11, 30	; 0x2c
    f5b4:	00002dfc 	strdeq	r2, [r0], -ip
    f5b8:	0b041c00 	bleq	1165c0 <__ram_ret_data_start+0x112d30>
    f5bc:	c3051c01 	movwgt	r1, #23553	; 0x5c01
    f5c0:	1d0000cb 	stcne	0, cr0, [r0, #-812]	; 0xfffffcd4
    f5c4:	00002e33 	andeq	r2, r0, r3, lsr lr
    f5c8:	171c030b 	ldrne	r0, [ip, -fp, lsl #6]
    f5cc:	00000983 	andeq	r0, r0, r3, lsl #19
    f5d0:	00643f1d 	rsbeq	r3, r4, sp, lsl pc
    f5d4:	1c040b00 			; <UNDEFINED> instruction: 0x1c040b00
    f5d8:	002e5820 	eoreq	r5, lr, r0, lsr #16
    f5dc:	041c0000 	ldreq	r0, [ip], #-0
    f5e0:	051c060b 	ldreq	r0, [ip, #-1547]	; 0xfffff9f5
    f5e4:	0000cbe8 	andeq	ip, r0, r8, ror #23
    f5e8:	0021ad1d 	eoreq	sl, r1, sp, lsl sp
    f5ec:	1c080b00 			; <UNDEFINED> instruction: 0x1c080b00
    f5f0:	00098317 	andeq	r8, r9, r7, lsl r3
    f5f4:	4c4b1d00 	mcrrmi	13, 0, r1, fp, cr0
    f5f8:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    f5fc:	2e92251c 	mrccs	5, 4, r2, cr2, cr12, {0}
    f600:	1c000000 	stcne	0, cr0, [r0], {-0}
    f604:	1c0b0b04 			; <UNDEFINED> instruction: 0x1c0b0b04
    f608:	00cc0d05 	sbceq	r0, ip, r5, lsl #26
    f60c:	94061d00 	strls	r1, [r6], #-3328	; 0xfffff300
    f610:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    f614:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    f618:	7b1d0000 	blvc	74f620 <__ram_ret_data_start+0x74bd90>
    f61c:	0b00001e 	bleq	f69c <__ram_ret_data_start+0xbe0c>
    f620:	cc251c0e 	stcgt	12, cr1, [r5], #-56	; 0xffffffc8
    f624:	0000002e 	andeq	r0, r0, lr, lsr #32
    f628:	130b041c 	movwne	r0, #46108	; 0xb41c
    f62c:	cc32051c 	cfldr32gt	mvfx0, [r2], #-112	; 0xffffff90
    f630:	421d0000 	andsmi	r0, sp, #0
    f634:	0b0000a1 	bleq	f8c0 <__ram_ret_data_start+0xc030>
    f638:	83171c15 	tsthi	r7, #5376	; 0x1500
    f63c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f640:	000026e0 	andeq	r2, r0, r0, ror #13
    f644:	1f1c160b 	svcne	0x001c160b
    f648:	00002b05 	andeq	r2, r0, r5, lsl #22
    f64c:	0b041c00 	bleq	116654 <__ram_ret_data_start+0x112dc4>
    f650:	71051c18 	tstvc	r5, r8, lsl ip
    f654:	1d0000cc 	stcne	0, cr0, [r0, #-816]	; 0xfffffcd0
    f658:	00002e3e 	andeq	r2, r0, lr, lsr lr
    f65c:	171c1a0b 	ldrne	r1, [ip, -fp, lsl #20]
    f660:	00000983 	andeq	r0, r0, r3, lsl #19
    f664:	008de71d 	addeq	lr, sp, sp, lsl r7
    f668:	1c1b0b00 			; <UNDEFINED> instruction: 0x1c1b0b00
    f66c:	002b611d 	eoreq	r6, fp, sp, lsl r1
    f670:	3eb81d00 	cdpcc	13, 11, cr1, cr8, cr0, {0}
    f674:	1c0b0000 	stcne	0, cr0, [fp], {-0}
    f678:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    f67c:	371d0000 	ldrcc	r0, [sp, -r0]
    f680:	0b000064 	bleq	f818 <__ram_ret_data_start+0xbf88>
    f684:	bd1e1c1d 	ldclt	12, cr1, [lr, #-116]	; 0xffffff8c
    f688:	0000002b 	andeq	r0, r0, fp, lsr #32
    f68c:	1f0b041c 	svcne	0x000b041c
    f690:	ccb0051c 	cfldr32gt	mvfx0, [r0], #112	; 0x70
    f694:	bd1d0000 	ldclt	0, cr0, [sp, #-0]
    f698:	0b000021 	bleq	f724 <__ram_ret_data_start+0xbe94>
    f69c:	83171c21 	tsthi	r7, #8448	; 0x2100
    f6a0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f6a4:	0000754d 	andeq	r7, r0, sp, asr #10
    f6a8:	221c220b 	andscs	r2, ip, #-1342177280	; 0xb0000000
    f6ac:	00002bf7 	strdeq	r2, [r0], -r7
    f6b0:	00aa1b1d 	adceq	r1, sl, sp, lsl fp
    f6b4:	1c230b00 			; <UNDEFINED> instruction: 0x1c230b00
    f6b8:	00098317 	andeq	r8, r9, r7, lsl r3
    f6bc:	44851d00 	strmi	r1, [r5], #3328	; 0xd00
    f6c0:	240b0000 	strcs	r0, [fp], #-0
    f6c4:	2c31231c 	ldccs	3, cr2, [r1], #-112	; 0xffffff90
    f6c8:	1c000000 	stcne	0, cr0, [r0], {-0}
    f6cc:	1c260b04 			; <UNDEFINED> instruction: 0x1c260b04
    f6d0:	00ccef05 	sbceq	lr, ip, r5, lsl #30
    f6d4:	94161d00 	ldrls	r1, [r6], #-3328	; 0xfffff300
    f6d8:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
    f6dc:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    f6e0:	3f1d0000 	svccc	0x001d0000
    f6e4:	0b000048 	bleq	f80c <__ram_ret_data_start+0xbf7c>
    f6e8:	6b221c29 	blvs	896794 <__ram_ret_data_start+0x892f04>
    f6ec:	1d00002c 	stcne	0, cr0, [r0, #-176]	; 0xffffff50
    f6f0:	000033b5 			; <UNDEFINED> instruction: 0x000033b5
    f6f4:	171c2a0b 	ldrne	r2, [ip, -fp, lsl #20]
    f6f8:	00000983 	andeq	r0, r0, r3, lsl #19
    f6fc:	009e7a1d 	addseq	r7, lr, sp, lsl sl
    f700:	1c2b0b00 			; <UNDEFINED> instruction: 0x1c2b0b00
    f704:	002ca523 	eoreq	sl, ip, r3, lsr #10
    f708:	041c0000 	ldreq	r0, [ip], #-0
    f70c:	051c2d0b 	ldreq	r2, [ip, #-3339]	; 0xfffff2f5
    f710:	0000cd14 	andeq	ip, r0, r4, lsl sp
    f714:	0051d51d 	subseq	sp, r1, sp, lsl r5
    f718:	1c2f0b00 			; <UNDEFINED> instruction: 0x1c2f0b00
    f71c:	00098317 	andeq	r8, r9, r7, lsl r3
    f720:	41001d00 	tstmi	r0, r0, lsl #26
    f724:	300b0000 	andcc	r0, fp, r0
    f728:	2cdf1d1c 	ldclcs	13, cr1, [pc], {28}
    f72c:	1c000000 	stcne	0, cr0, [r0], {-0}
    f730:	1c320b04 			; <UNDEFINED> instruction: 0x1c320b04
    f734:	00cd3905 	sbceq	r3, sp, r5, lsl #18
    f738:	8e0e1d00 	cdphi	13, 0, cr1, cr14, cr0, {0}
    f73c:	340b0000 	strcc	r0, [fp], #-0
    f740:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    f744:	321d0000 	andscc	r0, sp, #0
    f748:	0b000050 	bleq	f890 <__ram_ret_data_start+0xc000>
    f74c:	70201c35 	eorvc	r1, r0, r5, lsr ip
    f750:	00000030 	andeq	r0, r0, r0, lsr r0
    f754:	390b041c 	stmdbcc	fp, {r2, r3, r4, sl}
    f758:	cd5e051c 	cfldr64gt	mvdx0, [lr, #-112]	; 0xffffff90
    f75c:	3f1d0000 	svccc	0x001d0000
    f760:	0b0000a1 	bleq	f9ec <__ram_ret_data_start+0xc15c>
    f764:	83171c3b 	tsthi	r7, #15104	; 0x3b00
    f768:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f76c:	000026dd 	ldrdeq	r2, [r0], -sp
    f770:	221c3c0b 	andscs	r3, ip, #2816	; 0xb00
    f774:	00002dfc 	strdeq	r2, [r0], -ip
    f778:	0b041c00 	bleq	116780 <__ram_ret_data_start+0x112ef0>
    f77c:	83051c3e 	movwhi	r1, #23614	; 0x5c3e
    f780:	1d0000cd 	stcne	0, cr0, [r0, #-820]	; 0xfffffccc
    f784:	00002e3b 	andeq	r2, r0, fp, lsr lr
    f788:	171c400b 	ldrne	r4, [ip, -fp]
    f78c:	00000983 	andeq	r0, r0, r3, lsl #19
    f790:	008de41d 	addeq	lr, sp, sp, lsl r4
    f794:	1c410b00 	mcrrne	11, 0, r0, r1, cr0
    f798:	002e5820 	eoreq	r5, lr, r0, lsr #16
    f79c:	041c0000 	ldreq	r0, [ip], #-0
    f7a0:	051c430b 	ldreq	r4, [ip, #-779]	; 0xfffffcf5
    f7a4:	0000cda8 	andeq	ip, r0, r8, lsr #27
    f7a8:	0021ba1d 	eoreq	fp, r1, sp, lsl sl
    f7ac:	1c450b00 	mcrrne	11, 0, r0, r5, cr0
    f7b0:	00098317 	andeq	r8, r9, r7, lsl r3
    f7b4:	754a1d00 	strbvc	r1, [sl, #-3328]	; 0xfffff300
    f7b8:	460b0000 	strmi	r0, [fp], -r0
    f7bc:	2e92251c 	mrccs	5, 4, r2, cr2, cr12, {0}
    f7c0:	1c000000 	stcne	0, cr0, [r0], {-0}
    f7c4:	1c480b04 	mcrrne	11, 0, r0, r8, cr4
    f7c8:	00cdcd05 	sbceq	ip, sp, r5, lsl #26
    f7cc:	94131d00 	ldrls	r1, [r3], #-3328	; 0xfffff300
    f7d0:	4a0b0000 	bmi	2cf7d8 <__ram_ret_data_start+0x2cbf48>
    f7d4:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    f7d8:	3c1d0000 	ldccc	0, cr0, [sp], {-0}
    f7dc:	0b000048 	bleq	f904 <__ram_ret_data_start+0xc074>
    f7e0:	cc251c4b 	stcgt	12, cr1, [r5], #-300	; 0xfffffed4
    f7e4:	0000002e 	andeq	r0, r0, lr, lsr #32
    f7e8:	500b041c 	andpl	r0, fp, ip, lsl r4
    f7ec:	cdf2051c 	cfldr64gt	mvdx0, [r2, #112]!	; 0x70
    f7f0:	4c1d0000 	ldcmi	0, cr0, [sp], {-0}
    f7f4:	0b0000a1 	bleq	fa80 <__ram_ret_data_start+0xc1f0>
    f7f8:	83171c52 	tsthi	r7, #20992	; 0x5200
    f7fc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f800:	0000418c 	andeq	r4, r0, ip, lsl #3
    f804:	1f1c530b 	svcne	0x001c530b
    f808:	00002b05 	andeq	r2, r0, r5, lsl #22
    f80c:	0b041c00 	bleq	116814 <__ram_ret_data_start+0x112f84>
    f810:	31051c55 	tstcc	r5, r5, asr ip
    f814:	1d0000ce 	stcne	0, cr0, [r0, #-824]	; 0xfffffcc8
    f818:	00002e46 	andeq	r2, r0, r6, asr #28
    f81c:	171c570b 	ldrne	r5, [ip, -fp, lsl #14]
    f820:	00000983 	andeq	r0, r0, r3, lsl #19
    f824:	001fe21d 	andseq	lr, pc, sp, lsl r2	; <UNPREDICTABLE>
    f828:	1c580b00 	mrrcne	11, 0, r0, r8, cr0
    f82c:	002b611d 	eoreq	r6, fp, sp, lsl r1
    f830:	3ebe1d00 	cdpcc	13, 11, cr1, cr14, cr0, {0}
    f834:	590b0000 	stmdbpl	fp, {}	; <UNPREDICTABLE>
    f838:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    f83c:	dc1d0000 	ldcle	0, cr0, [sp], {-0}
    f840:	0b00008d 	bleq	fa7c <__ram_ret_data_start+0xc1ec>
    f844:	bd1e1c5a 	ldclt	12, cr1, [lr, #-360]	; 0xfffffe98
    f848:	0000002b 	andeq	r0, r0, fp, lsr #32
    f84c:	5c0b041c 	cfstrspl	mvf0, [fp], {28}
    f850:	ce70051c 	mrcgt	5, 3, r0, cr0, cr12, {0}
    f854:	ca1d0000 	bgt	74f85c <__ram_ret_data_start+0x74bfcc>
    f858:	0b000021 	bleq	f8e4 <__ram_ret_data_start+0xc054>
    f85c:	83171c5e 	tsthi	r7, #24064	; 0x5e00
    f860:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f864:	00003ffc 	strdeq	r3, [r0], -ip
    f868:	221c5f0b 	andscs	r5, ip, #11, 30	; 0x2c
    f86c:	00002bf7 	strdeq	r2, [r0], -r7
    f870:	00aa261d 	adceq	r2, sl, sp, lsl r6
    f874:	1c600b00 			; <UNDEFINED> instruction: 0x1c600b00
    f878:	00098317 	andeq	r8, r9, r7, lsl r3
    f87c:	52081d00 	andpl	r1, r8, #0, 26
    f880:	610b0000 	mrsvs	r0, (UNDEF: 11)
    f884:	2c31231c 	ldccs	3, cr2, [r1], #-112	; 0xffffff90
    f888:	1c000000 	stcne	0, cr0, [r0], {-0}
    f88c:	1c630b04 			; <UNDEFINED> instruction: 0x1c630b04
    f890:	00ceaf05 	sbceq	sl, lr, r5, lsl #30
    f894:	94231d00 	strtls	r1, [r3], #-3328	; 0xfffff300
    f898:	650b0000 	strvs	r0, [fp, #-0]
    f89c:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    f8a0:	851d0000 	ldrhi	r0, [sp, #-0]
    f8a4:	0b000071 	bleq	fa70 <__ram_ret_data_start+0xc1e0>
    f8a8:	6b221c66 	blvs	896a48 <__ram_ret_data_start+0x8931b8>
    f8ac:	1d00002c 	stcne	0, cr0, [r0, #-176]	; 0xffffff50
    f8b0:	00001cc1 	andeq	r1, r0, r1, asr #25
    f8b4:	171c670b 	ldrne	r6, [ip, -fp, lsl #14]
    f8b8:	00000983 	andeq	r0, r0, r3, lsl #19
    f8bc:	002fce1d 	eoreq	ip, pc, sp, lsl lr	; <UNPREDICTABLE>
    f8c0:	1c680b00 			; <UNDEFINED> instruction: 0x1c680b00
    f8c4:	002ca523 	eoreq	sl, ip, r3, lsr #10
    f8c8:	041c0000 	ldreq	r0, [ip], #-0
    f8cc:	051c6a0b 	ldreq	r6, [ip, #-2571]	; 0xfffff5f5
    f8d0:	0000ced4 	ldrdeq	ip, [r0], -r4
    f8d4:	0051da1d 	subseq	sp, r1, sp, lsl sl
    f8d8:	1c6c0b00 			; <UNDEFINED> instruction: 0x1c6c0b00
    f8dc:	00098317 	andeq	r8, r9, r7, lsl r3
    f8e0:	68ed1d00 	stmiavs	sp!, {r8, sl, fp, ip}^
    f8e4:	6d0b0000 	stcvs	0, cr0, [fp, #-0]
    f8e8:	2cdf1d1c 	ldclcs	13, cr1, [pc], {28}
    f8ec:	1c000000 	stcne	0, cr0, [r0], {-0}
    f8f0:	1c6f0b04 			; <UNDEFINED> instruction: 0x1c6f0b04
    f8f4:	00cef905 	sbceq	pc, lr, r5, lsl #18
    f8f8:	2d741d00 	ldclcs	13, cr1, [r4, #-0]
    f8fc:	710b0000 	mrsvc	r0, (UNDEF: 11)
    f900:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    f904:	6a1d0000 	bvs	74f90c <__ram_ret_data_start+0x74c07c>
    f908:	0b00006b 	bleq	fabc <__ram_ret_data_start+0xc22c>
    f90c:	42201c72 	eormi	r1, r0, #29184	; 0x7200
    f910:	00000031 	andeq	r0, r0, r1, lsr r0
    f914:	760b041c 			; <UNDEFINED> instruction: 0x760b041c
    f918:	cf1e051c 	svcgt	0x001e051c
    f91c:	491d0000 	ldmdbmi	sp, {}	; <UNPREDICTABLE>
    f920:	0b0000a1 	bleq	fbac <__ram_ret_data_start+0xc31c>
    f924:	83171c78 	tsthi	r7, #120, 24	; 0x7800
    f928:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    f92c:	00004189 	andeq	r4, r0, r9, lsl #3
    f930:	221c790b 	andscs	r7, ip, #180224	; 0x2c000
    f934:	00002dfc 	strdeq	r2, [r0], -ip
    f938:	0b041c00 	bleq	116940 <__ram_ret_data_start+0x1130b0>
    f93c:	43051c7b 	movwmi	r1, #23675	; 0x5c7b
    f940:	1d0000cf 	stcne	0, cr0, [r0, #-828]	; 0xfffffcc4
    f944:	00002e43 	andeq	r2, r0, r3, asr #28
    f948:	171c7d0b 	ldrne	r7, [ip, -fp, lsl #26]
    f94c:	00000983 	andeq	r0, r0, r3, lsl #19
    f950:	001fdf1d 	andseq	sp, pc, sp, lsl pc	; <UNPREDICTABLE>
    f954:	1c7e0b00 			; <UNDEFINED> instruction: 0x1c7e0b00
    f958:	002e5820 	eoreq	r5, lr, r0, lsr #16
    f95c:	041c0000 	ldreq	r0, [ip], #-0
    f960:	051c800b 	ldreq	r8, [ip, #-11]
    f964:	0000cf68 	andeq	ip, r0, r8, ror #30
    f968:	0021c71d 	eoreq	ip, r1, sp, lsl r7
    f96c:	1c820b00 	vstmiane	r2, {d0-d-1}
    f970:	00098317 	andeq	r8, r9, r7, lsl r3
    f974:	3ff91d00 	svccc	0x00f91d00
    f978:	830b0000 	movwhi	r0, #45056	; 0xb000
    f97c:	2e92251c 	mrccs	5, 4, r2, cr2, cr12, {0}
    f980:	1c000000 	stcne	0, cr0, [r0], {-0}
    f984:	1c850b04 	vstmiane	r5, {d0-d1}
    f988:	00cf8d05 	sbceq	r8, pc, r5, lsl #26
    f98c:	94201d00 	strtls	r1, [r0], #-3328	; 0xfffff300
    f990:	870b0000 	strhi	r0, [fp, -r0]
    f994:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    f998:	821d0000 	andshi	r0, sp, #0
    f99c:	0b000071 	bleq	fb68 <__ram_ret_data_start+0xc2d8>
    f9a0:	cc251c88 	stcgt	12, cr1, [r5], #-544	; 0xfffffde0
    f9a4:	0000002e 	andeq	r0, r0, lr, lsr #32
    f9a8:	0b013825 	bleq	5da44 <__ram_ret_data_start+0x5a1b4>
    f9ac:	07091b60 	streq	r1, [r9, -r0, ror #22]
    f9b0:	2d0000d2 	stccs	0, cr0, [r0, #-840]	; 0xfffffcb8
    f9b4:	0000c71c 	andeq	ip, r0, ip, lsl r7
    f9b8:	c7402d00 	strbgt	r2, [r0, -r0, lsl #26]
    f9bc:	2d040000 	stccs	0, cr0, [r4, #-0]
    f9c0:	0000c765 	andeq	ip, r0, r5, ror #14
    f9c4:	c78a2d08 	strgt	r2, [sl, r8, lsl #26]
    f9c8:	2d0c0000 	stccs	0, cr0, [ip, #-0]
    f9cc:	0000c7af 	andeq	ip, r0, pc, lsr #15
    f9d0:	c7d42d10 	bfigt	r2, r0, (invalid: 26:20)
    f9d4:	2d140000 	ldccs	0, cr0, [r4, #-0]
    f9d8:	0000c7f9 	strdeq	ip, [r0], -r9
    f9dc:	c81e2d18 	ldmdagt	lr, {r3, r4, r8, sl, fp, sp}
    f9e0:	181c0000 	ldmdane	ip, {}	; <UNPREDICTABLE>
    f9e4:	00000584 	andeq	r0, r0, r4, lsl #11
    f9e8:	0d1b8a0b 	vldreq	s16, [fp, #-44]	; 0xffffffd4
    f9ec:	0000c1a5 	andeq	ip, r0, r5, lsr #3
    f9f0:	c8432d20 	stmdagt	r3, {r5, r8, sl, fp, sp}^
    f9f4:	18240000 	stmdane	r4!, {}	; <UNPREDICTABLE>
    f9f8:	0000058e 	andeq	r0, r0, lr, lsl #11
    f9fc:	0d1b900b 	ldceq	0, cr9, [fp, #-44]	; 0xffffffd4
    fa00:	0000c1a5 	andeq	ip, r0, r5, lsr #3
    fa04:	c8682d28 	stmdagt	r8!, {r3, r5, r8, sl, fp, sp}^
    fa08:	182c0000 	stmdane	ip!, {}	; <UNPREDICTABLE>
    fa0c:	00000fb7 			; <UNDEFINED> instruction: 0x00000fb7
    fa10:	0d1b960b 	ldceq	6, cr9, [fp, #-44]	; 0xffffffd4
    fa14:	0000d207 	andeq	sp, r0, r7, lsl #4
    fa18:	52421830 	subpl	r1, r2, #48, 16	; 0x300000
    fa1c:	970b0000 	strls	r0, [fp, -r0]
    fa20:	0983131b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, ip}
    fa24:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
    fa28:	0000ad96 	muleq	r0, r6, sp
    fa2c:	131b980b 	tstne	fp, #720896	; 0xb0000
    fa30:	00000983 	andeq	r0, r0, r3, lsl #19
    fa34:	c88d2d44 	stmgt	sp, {r2, r6, r8, sl, fp, sp}
    fa38:	2d480000 	stclcs	0, cr0, [r8, #-0]
    fa3c:	0000c8b2 			; <UNDEFINED> instruction: 0x0000c8b2
    fa40:	c8f12d4c 	ldmgt	r1!, {r2, r3, r6, r8, sl, fp, sp}^
    fa44:	2d500000 	ldclcs	0, cr0, [r0, #-0]
    fa48:	0000c930 	andeq	ip, r0, r0, lsr r9
    fa4c:	c96f2d54 	stmdbgt	pc!, {r2, r4, r6, r8, sl, fp, sp}^	; <UNPREDICTABLE>
    fa50:	2d580000 	ldclcs	0, cr0, [r8, #-0]
    fa54:	0000c994 	muleq	r0, r4, r9
    fa58:	523f185c 	eorspl	r1, pc, #92, 16	; 0x5c0000
    fa5c:	bd0b0000 	stclt	0, cr0, [fp, #-0]
    fa60:	0983131b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, ip}
    fa64:	18600000 	stmdane	r0!, {}^	; <UNPREDICTABLE>
    fa68:	0000ad93 	muleq	r0, r3, sp
    fa6c:	131bbe0b 	tstne	fp, #11, 28	; 0xb0
    fa70:	00000983 	andeq	r0, r0, r3, lsl #19
    fa74:	c9b92d64 	ldmibgt	r9!, {r2, r5, r6, r8, sl, fp, sp}
    fa78:	2d680000 	stclcs	0, cr0, [r8, #-0]
    fa7c:	0000c9de 	ldrdeq	ip, [r0], -lr
    fa80:	ca032d6c 	bgt	db038 <__ram_ret_data_start+0xd77a8>
    fa84:	2d700000 	ldclcs	0, cr0, [r0, #-0]
    fa88:	0000ca28 	andeq	ip, r0, r8, lsr #20
    fa8c:	10e11874 	rscne	r1, r1, r4, ror r8
    fa90:	d30b0000 	movwle	r0, #45056	; 0xb000
    fa94:	c1b50d1b 			; <UNDEFINED> instruction: 0xc1b50d1b
    fa98:	18780000 	ldmdane	r8!, {}^	; <UNPREDICTABLE>
    fa9c:	0000524a 	andeq	r5, r0, sl, asr #4
    faa0:	131bd40b 	tstne	fp, #184549376	; 0xb000000
    faa4:	00000983 	andeq	r0, r0, r3, lsl #19
    faa8:	ad9e1880 	ldcge	8, cr1, [lr, #512]	; 0x200
    faac:	d50b0000 	strle	r0, [fp, #-0]
    fab0:	0983131b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, ip}
    fab4:	2d840000 	stccs	0, cr0, [r4]
    fab8:	0000ca4d 	andeq	ip, r0, sp, asr #20
    fabc:	ca722d88 	bgt	1c9b0e4 <__ram_ret_data_start+0x1c97854>
    fac0:	2d8c0000 	stccs	0, cr0, [ip]
    fac4:	0000cab1 			; <UNDEFINED> instruction: 0x0000cab1
    fac8:	caf02d90 	bgt	ffc1b110 <__data_end_ram_ret__+0xdfb2b110>
    facc:	2d940000 	ldccs	0, cr0, [r4]
    fad0:	0000cb2f 	andeq	ip, r0, pc, lsr #22
    fad4:	cb542d98 	blgt	151b13c <__ram_ret_data_start+0x15178ac>
    fad8:	189c0000 	ldmne	ip, {}	; <UNPREDICTABLE>
    fadc:	00005247 	andeq	r5, r0, r7, asr #4
    fae0:	131bfa0b 	tstne	fp, #45056	; 0xb000	; <UNPREDICTABLE>
    fae4:	00000983 	andeq	r0, r0, r3, lsl #19
    fae8:	ad9b18a0 	ldcge	8, cr1, [fp, #640]	; 0x280
    faec:	fb0b0000 	blx	2cfaf6 <__ram_ret_data_start+0x2cc266>
    faf0:	0983131b 	stmibeq	r3, {r0, r1, r3, r4, r8, r9, ip}
    faf4:	2da40000 	stccs	0, cr0, [r4]
    faf8:	0000cb79 	andeq	ip, r0, r9, ror fp
    fafc:	cb9e2da8 	blgt	fe79b1a4 <__data_end_ram_ret__+0xde6ab1a4>
    fb00:	2dac0000 	stccs	0, cr0, [ip]
    fb04:	0000cbc3 	andeq	ip, r0, r3, asr #23
    fb08:	cbe82db0 	blgt	ffa1b1d0 <__data_end_ram_ret__+0xdf92b1d0>
    fb0c:	18b40000 	ldmne	r4!, {}	; <UNPREDICTABLE>
    fb10:	00008ba6 	andeq	r8, r0, r6, lsr #23
    fb14:	0d1c100b 	ldceq	0, cr1, [ip, #-44]	; 0xffffffd4
    fb18:	0000c1b5 			; <UNDEFINED> instruction: 0x0000c1b5
    fb1c:	525218b8 	subspl	r1, r2, #184, 16	; 0xb80000
    fb20:	110b0000 	mrsne	r0, (UNDEF: 11)
    fb24:	0983131c 	stmibeq	r3, {r2, r3, r4, r8, r9, ip}
    fb28:	18c00000 	stmiane	r0, {}^	; <UNPREDICTABLE>
    fb2c:	0000ada6 	andeq	sl, r0, r6, lsr #27
    fb30:	131c120b 	tstne	ip, #-1342177280	; 0xb0000000
    fb34:	00000983 	andeq	r0, r0, r3, lsl #19
    fb38:	cc0d2dc4 	stcgt	13, cr2, [sp], {196}	; 0xc4
    fb3c:	2dc80000 	stclcs	0, cr0, [r8]
    fb40:	0000cc32 	andeq	ip, r0, r2, lsr ip
    fb44:	cc712dcc 	ldclgt	13, cr2, [r1], #-816	; 0xfffffcd0
    fb48:	2dd00000 	ldclcs	0, cr0, [r0]
    fb4c:	0000ccb0 			; <UNDEFINED> instruction: 0x0000ccb0
    fb50:	ccef2dd4 	stclgt	13, cr2, [pc], #848	; fea8 <__ram_ret_data_start+0xc618>
    fb54:	2dd80000 	ldclcs	0, cr0, [r8]
    fb58:	0000cd14 	andeq	ip, r0, r4, lsl sp
    fb5c:	524f18dc 	subpl	r1, pc, #220, 16	; 0xdc0000
    fb60:	370b0000 	strcc	r0, [fp, -r0]
    fb64:	0983131c 	stmibeq	r3, {r2, r3, r4, r8, r9, ip}
    fb68:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    fb6c:	0000ada3 	andeq	sl, r0, r3, lsr #27
    fb70:	131c380b 	tstne	ip, #720896	; 0xb0000
    fb74:	00000983 	andeq	r0, r0, r3, lsl #19
    fb78:	cd392de4 	ldcgt	13, cr2, [r9, #-912]!	; 0xfffffc70
    fb7c:	2de80000 	stclcs	0, cr0, [r8]
    fb80:	0000cd5e 	andeq	ip, r0, lr, asr sp
    fb84:	cd832dec 	stcgt	13, cr2, [r3, #944]	; 0x3b0
    fb88:	2df00000 	ldclcs	0, cr0, [r0]
    fb8c:	0000cda8 	andeq	ip, r0, r8, lsr #27
    fb90:	5bc018f4 	blpl	ff015f68 <__data_end_ram_ret__+0xdef25f68>
    fb94:	4d0b0000 	stcmi	0, cr0, [fp, #-0]
    fb98:	c1b50d1c 			; <UNDEFINED> instruction: 0xc1b50d1c
    fb9c:	19f80000 	ldmibne	r8!, {}^	; <UNPREDICTABLE>
    fba0:	0000525a 	andeq	r5, r0, sl, asr r2
    fba4:	131c4e0b 	tstne	ip, #11, 28	; 0xb0
    fba8:	00000983 	andeq	r0, r0, r3, lsl #19
    fbac:	ae190100 	mufgee	f0, f1, f0
    fbb0:	0b0000ad 	bleq	fe6c <__ram_ret_data_start+0xc5dc>
    fbb4:	83131c4f 	tsthi	r3, #20224	; 0x4f00
    fbb8:	04000009 	streq	r0, [r0], #-9
    fbbc:	cdcd2f01 	stclgt	15, cr2, [sp, #4]
    fbc0:	01080000 	mrseq	r0, (UNDEF: 8)
    fbc4:	00cdf22f 	sbceq	pc, sp, pc, lsr #4
    fbc8:	2f010c00 	svccs	0x00010c00
    fbcc:	0000ce31 	andeq	ip, r0, r1, lsr lr
    fbd0:	702f0110 	eorvc	r0, pc, r0, lsl r1	; <UNPREDICTABLE>
    fbd4:	140000ce 	strne	r0, [r0], #-206	; 0xffffff32
    fbd8:	ceaf2f01 	cdpgt	15, 10, cr2, cr15, cr1, {0}
    fbdc:	01180000 	tsteq	r8, r0
    fbe0:	00ced42f 	sbceq	sp, lr, pc, lsr #8
    fbe4:	19011c00 	stmdbne	r1, {sl, fp, ip}
    fbe8:	00005257 	andeq	r5, r0, r7, asr r2
    fbec:	131c740b 	tstne	ip, #184549376	; 0xb000000
    fbf0:	00000983 	andeq	r0, r0, r3, lsl #19
    fbf4:	ab190120 	blge	65007c <__ram_ret_data_start+0x64c7ec>
    fbf8:	0b0000ad 	bleq	feb4 <__ram_ret_data_start+0xc624>
    fbfc:	83131c75 	tsthi	r3, #29952	; 0x7500
    fc00:	24000009 	strcs	r0, [r0], #-9
    fc04:	cef92f01 	cdpgt	15, 15, cr2, cr9, cr1, {0}
    fc08:	01280000 			; <UNDEFINED> instruction: 0x01280000
    fc0c:	00cf1e2f 	sbceq	r1, pc, pc, lsr #28
    fc10:	2f012c00 	svccs	0x00012c00
    fc14:	0000cf43 	andeq	ip, r0, r3, asr #30
    fc18:	682f0130 	stmdavs	pc!, {r4, r5, r8}	; <UNPREDICTABLE>
    fc1c:	340000cf 	strcc	r0, [r0], #-207	; 0xffffff31
    fc20:	44090001 	strmi	r0, [r9], #-1
    fc24:	17000009 	strne	r0, [r0, -r9]
    fc28:	0a0000d2 	beq	ff78 <__ram_ret_data_start+0xc6e8>
    fc2c:	00000094 	muleq	r0, r4, r0
    fc30:	0e06000f 	cdpeq	0, 0, cr0, cr6, cr15, {0}
    fc34:	0b000025 	bleq	fcd0 <__ram_ret_data_start+0xc440>
    fc38:	8d021c8a 	stchi	12, cr1, [r2, #-552]	; 0xfffffdd8
    fc3c:	1c0000cf 	stcne	0, cr0, [r0], {207}	; 0xcf
    fc40:	1c8e0b04 	vstmiane	lr, {d0-d1}
    fc44:	00d24905 	sbcseq	r4, r2, r5, lsl #18
    fc48:	ae561d00 	cdpge	13, 5, cr1, cr6, cr0, {0}
    fc4c:	900b0000 	andls	r0, fp, r0
    fc50:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    fc54:	081d0000 	ldmdaeq	sp, {}	; <UNPREDICTABLE>
    fc58:	0b0000a2 	bleq	fee8 <__ram_ret_data_start+0xc658>
    fc5c:	7c1f1c91 	ldcvc	12, cr1, [pc], {145}	; 0x91
    fc60:	00000031 	andeq	r0, r0, r1, lsr r0
    fc64:	930b041c 	movwls	r0, #46108	; 0xb41c
    fc68:	d26e051c 	rsble	r0, lr, #28, 10	; 0x7000000
    fc6c:	791d0000 	ldmdbvc	sp, {}	; <UNPREDICTABLE>
    fc70:	0b00002f 	bleq	fd34 <__ram_ret_data_start+0xc4a4>
    fc74:	83171c95 	tsthi	r7, #38144	; 0x9500
    fc78:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    fc7c:	00009d63 	andeq	r9, r0, r3, ror #26
    fc80:	1e1c960b 	cfmsub32ne	mvax0, mvfx9, mvfx12, mvfx11
    fc84:	000031b6 			; <UNDEFINED> instruction: 0x000031b6
    fc88:	0b041c00 	bleq	116c90 <__ram_ret_data_start+0x113400>
    fc8c:	93051c98 	movwls	r1, #23704	; 0x5c98
    fc90:	1d0000d2 	stcne	0, cr0, [r0, #-840]	; 0xfffffcb8
    fc94:	000099d4 	ldrdeq	r9, [r0], -r4
    fc98:	171c9a0b 	ldrne	r9, [ip, -fp, lsl #20]
    fc9c:	00000983 	andeq	r0, r0, r3, lsl #19
    fca0:	00793f1d 	rsbseq	r3, r9, sp, lsl pc
    fca4:	1c9b0b00 	vldmiane	fp, {d0-d-1}
    fca8:	0032671e 	eorseq	r6, r2, lr, lsl r7
    fcac:	041c0000 	ldreq	r0, [ip], #-0
    fcb0:	051c9d0b 	ldreq	r9, [ip, #-3339]	; 0xfffff2f5
    fcb4:	0000d2b8 			; <UNDEFINED> instruction: 0x0000d2b8
    fcb8:	003b011d 	eorseq	r0, fp, sp, lsl r1
    fcbc:	1c9f0b00 	vldmiane	pc, {d0-d-1}
    fcc0:	00098317 	andeq	r8, r9, r7, lsl r3
    fcc4:	53db1d00 	bicspl	r1, fp, #0, 26
    fcc8:	a00b0000 	andge	r0, fp, r0
    fccc:	32e51e1c 	rsccc	r1, r5, #28, 28	; 0x1c0
    fcd0:	1c000000 	stcne	0, cr0, [r0], {-0}
    fcd4:	1ca20b04 	vstmiane	r2!, {d0-d1}
    fcd8:	00d2dd05 	sbcseq	sp, r2, r5, lsl #26
    fcdc:	53462c00 	movtpl	r2, #27648	; 0x6c00
    fce0:	a40b0052 	strge	r0, [fp], #-82	; 0xffffffae
    fce4:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    fce8:	5f1d0000 	svcpl	0x001d0000
    fcec:	0b000023 	bleq	fd80 <__ram_ret_data_start+0xc4f0>
    fcf0:	961d1ca5 	ldrls	r1, [sp], -r5, lsr #25
    fcf4:	00000033 	andeq	r0, r0, r3, lsr r0
    fcf8:	a70b041c 	smladge	fp, ip, r4, r0
    fcfc:	d302051c 	movwle	r0, #9500	; 0x251c
    fd00:	181d0000 	ldmdane	sp, {}	; <UNPREDICTABLE>
    fd04:	0b00009f 	bleq	ff88 <__ram_ret_data_start+0xc6f8>
    fd08:	83171ca9 	tsthi	r7, #43264	; 0xa900
    fd0c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    fd10:	00006ce9 	andeq	r6, r0, r9, ror #25
    fd14:	1f1caa0b 	svcne	0x001caa0b
    fd18:	00003425 	andeq	r3, r0, r5, lsr #8
    fd1c:	0b041c00 	bleq	116d24 <__ram_ret_data_start+0x113494>
    fd20:	27051cac 	strcs	r1, [r5, -ip, lsr #25]
    fd24:	1d0000d3 	stcne	0, cr0, [r0, #-844]	; 0xfffffcb4
    fd28:	00005582 	andeq	r5, r0, r2, lsl #11
    fd2c:	171cae0b 	ldrne	sl, [ip, -fp, lsl #28]
    fd30:	00000983 	andeq	r0, r0, r3, lsl #19
    fd34:	004c271d 	subeq	r2, ip, sp, lsl r7
    fd38:	1caf0b00 	vstmiane	pc!, {d0-d-1}
    fd3c:	0034811e 	eorseq	r8, r4, lr, lsl r1
    fd40:	041c0000 	ldreq	r0, [ip], #-0
    fd44:	051cb10b 	ldreq	fp, [ip, #-267]	; 0xfffffef5
    fd48:	0000d34c 	andeq	sp, r0, ip, asr #6
    fd4c:	0031611d 	eorseq	r6, r1, sp, lsl r1
    fd50:	1cb30b00 	vldmiane	r3!, {d0-d-1}
    fd54:	00098317 	andeq	r8, r9, r7, lsl r3
    fd58:	aa511d00 	bge	1457160 <__ram_ret_data_start+0x14538d0>
    fd5c:	b40b0000 	strlt	r0, [fp], #-0
    fd60:	34bb1e1c 	ldrtcc	r1, [fp], #3612	; 0xe1c
    fd64:	1c000000 	stcne	0, cr0, [r0], {-0}
    fd68:	1cb60b04 	vldmiane	r6!, {d0-d1}
    fd6c:	00d37105 	sbcseq	r7, r3, r5, lsl #2
    fd70:	a86f1d00 	stmdage	pc!, {r8, sl, fp, ip}^	; <UNPREDICTABLE>
    fd74:	b80b0000 	stmdalt	fp, {}	; <UNPREDICTABLE>
    fd78:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    fd7c:	331d0000 	tstcc	sp, #0
    fd80:	0b00008f 	bleq	ffc4 <__ram_ret_data_start+0xc734>
    fd84:	f5201cb9 			; <UNDEFINED> instruction: 0xf5201cb9
    fd88:	00000034 	andeq	r0, r0, r4, lsr r0
    fd8c:	bb0b041c 	bllt	2d0e04 <__ram_ret_data_start+0x2cd574>
    fd90:	d396051c 	orrsle	r0, r6, #28, 10	; 0x7000000
    fd94:	d11d0000 	tstle	sp, r0
    fd98:	0b00009e 	bleq	10018 <__ram_ret_data_start+0xc788>
    fd9c:	83171cbd 	tsthi	r7, #48384	; 0xbd00
    fda0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    fda4:	000088aa 	andeq	r8, r0, sl, lsr #17
    fda8:	201cbe0b 	andscs	fp, ip, fp, lsl #28
    fdac:	0000352f 	andeq	r3, r0, pc, lsr #10
    fdb0:	0b041c00 	bleq	116db8 <__ram_ret_data_start+0x113528>
    fdb4:	bb051cc5 	bllt	1570d0 <__ram_ret_data_start+0x153840>
    fdb8:	1d0000d3 	stcne	0, cr0, [r0, #-844]	; 0xfffffcb4
    fdbc:	00001ef0 	strdeq	r1, [r0], -r0
    fdc0:	171cc70b 	ldrne	ip, [ip, -fp, lsl #14]
    fdc4:	00000983 	andeq	r0, r0, r3, lsl #19
    fdc8:	006f481d 	rsbeq	r4, pc, sp, lsl r8	; <UNPREDICTABLE>
    fdcc:	1cc80b00 	vstmiane	r8, {d16-d15}
    fdd0:	00356924 	eorseq	r6, r5, r4, lsr #18
    fdd4:	041c0000 	ldreq	r0, [ip], #-0
    fdd8:	051cca0b 	ldreq	ip, [ip, #-2571]	; 0xfffff5f5
    fddc:	0000d3e0 	andeq	sp, r0, r0, ror #7
    fde0:	0060701d 	rsbeq	r7, r0, sp, lsl r0
    fde4:	1ccc0b00 	vstmiane	ip, {d16-d15}
    fde8:	00098317 	andeq	r8, r9, r7, lsl r3
    fdec:	19981d00 	ldmibne	r8, {r8, sl, fp, ip}
    fdf0:	cd0b0000 	stcgt	0, cr0, [fp, #-0]
    fdf4:	35d6241c 	ldrbcc	r2, [r6, #1052]	; 0x41c
    fdf8:	1c000000 	stcne	0, cr0, [r0], {-0}
    fdfc:	1ccf0b04 	vstmiane	pc, {d16-d17}
    fe00:	00d40505 	sbcseq	r0, r4, r5, lsl #10
    fe04:	607b1d00 	rsbsvs	r1, fp, r0, lsl #26
    fe08:	d10b0000 	mrsle	r0, (UNDEF: 11)
    fe0c:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    fe10:	051d0000 	ldreq	r0, [sp, #-0]
    fe14:	0b00001a 	bleq	fe84 <__ram_ret_data_start+0xc5f4>
    fe18:	43241cd2 			; <UNDEFINED> instruction: 0x43241cd2
    fe1c:	00000036 	andeq	r0, r0, r6, lsr r0
    fe20:	0b010c25 	bleq	52ebc <__ram_ret_data_start+0x4f62c>
    fe24:	a8091c8c 	stmdage	r9, {r2, r3, r7, sl, fp, ip}
    fe28:	2d0000d4 	stccs	0, cr0, [r0, #-848]	; 0xfffffcb0
    fe2c:	0000d224 	andeq	sp, r0, r4, lsr #4
    fe30:	d2492d00 	suble	r2, r9, #0, 26
    fe34:	2d040000 	stccs	0, cr0, [r4, #-0]
    fe38:	0000d26e 	andeq	sp, r0, lr, ror #4
    fe3c:	d2932d08 	addsle	r2, r3, #8, 26	; 0x200
    fe40:	2d0c0000 	stccs	0, cr0, [ip, #-0]
    fe44:	0000d2b8 			; <UNDEFINED> instruction: 0x0000d2b8
    fe48:	d2dd2d10 	sbcsle	r2, sp, #16, 26	; 0x400
    fe4c:	2d140000 	ldccs	0, cr0, [r4, #-0]
    fe50:	0000d302 	andeq	sp, r0, r2, lsl #6
    fe54:	d3272d18 			; <UNDEFINED> instruction: 0xd3272d18
    fe58:	2d1c0000 	ldccs	0, cr0, [ip, #-0]
    fe5c:	0000d34c 	andeq	sp, r0, ip, asr #6
    fe60:	d3712d20 	cmnle	r1, #32, 26	; 0x800
    fe64:	18240000 	stmdane	r4!, {}	; <UNPREDICTABLE>
    fe68:	00000fb7 			; <UNDEFINED> instruction: 0x00000fb7
    fe6c:	0d1cc00b 	ldceq	0, cr12, [ip, #-44]	; 0xffffffd4
    fe70:	0000d4a8 	andeq	sp, r0, r8, lsr #9
    fe74:	201b1828 	andscs	r1, fp, r8, lsr #16
    fe78:	c10b0000 	mrsgt	r0, (UNDEF: 11)
    fe7c:	0983131c 	stmibeq	r3, {r2, r3, r4, r8, r9, ip}
    fe80:	18500000 	ldmdane	r0, {}^	; <UNPREDICTABLE>
    fe84:	00002021 	andeq	r2, r0, r1, lsr #32
    fe88:	131cc20b 	tstne	ip, #-1342177280	; 0xb0000000
    fe8c:	00000983 	andeq	r0, r0, r3, lsl #19
    fe90:	20271854 	eorcs	r1, r7, r4, asr r8
    fe94:	c30b0000 	movwgt	r0, #45056	; 0xb000
    fe98:	0983131c 	stmibeq	r3, {r2, r3, r4, r8, r9, ip}
    fe9c:	18580000 	ldmdane	r8, {}^	; <UNPREDICTABLE>
    fea0:	00000fd8 	ldrdeq	r0, [r0], -r8
    fea4:	0d1cc40b 	cfldrseq	mvf12, [ip, #-44]	; 0xffffffd4
    fea8:	0000d4b8 			; <UNDEFINED> instruction: 0x0000d4b8
    feac:	d3962f5c 	orrsle	r2, r6, #92, 30	; 0x170
    feb0:	01000000 	mrseq	r0, (UNDEF: 0)
    feb4:	00d3bb2f 	sbcseq	fp, r3, pc, lsr #22
    feb8:	2f010400 	svccs	0x00010400
    febc:	0000d3e0 	andeq	sp, r0, r0, ror #7
    fec0:	09000108 	stmdbeq	r0, {r3, r8}
    fec4:	00000944 	andeq	r0, r0, r4, asr #18
    fec8:	0000d4b8 			; <UNDEFINED> instruction: 0x0000d4b8
    fecc:	0000940a 	andeq	r9, r0, sl, lsl #8
    fed0:	09002700 	stmdbeq	r0, {r8, r9, sl, sp}
    fed4:	00000944 	andeq	r0, r0, r4, asr #18
    fed8:	0000d4c8 	andeq	sp, r0, r8, asr #9
    fedc:	0000940a 	andeq	r9, r0, sl, lsl #8
    fee0:	0600a300 	streq	sl, [r0], -r0, lsl #6
    fee4:	000055cd 	andeq	r5, r0, sp, asr #11
    fee8:	021cd40b 	andseq	sp, ip, #184549376	; 0xb000000
    feec:	0000d405 	andeq	sp, r0, r5, lsl #8
    fef0:	d80b041c 	stmdale	fp, {r2, r3, r4, sl}
    fef4:	d4fa051c 	ldrbtle	r0, [sl], #1308	; 0x51c
    fef8:	432c0000 			; <UNDEFINED> instruction: 0x432c0000
    fefc:	0b004c54 	bleq	23054 <__ram_ret_data_start+0x1f7c4>
    ff00:	83171cda 	tsthi	r7, #55808	; 0xda00
    ff04:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    ff08:	000017e1 	andeq	r1, r0, r1, ror #15
    ff0c:	1d1cdb0b 	vldrne	d13, [ip, #-44]	; 0xffffffd4
    ff10:	000036f4 	strdeq	r3, [r0], -r4
    ff14:	0b041c00 	bleq	116f1c <__ram_ret_data_start+0x11368c>
    ff18:	1f051cdd 	svcne	0x00051cdd
    ff1c:	1d0000d5 	stcne	0, cr0, [r0, #-852]	; 0xfffffcac
    ff20:	00007155 	andeq	r7, r0, r5, asr r1
    ff24:	171cdf0b 	ldrne	sp, [ip, -fp, lsl #30]
    ff28:	00000983 	andeq	r0, r0, r3, lsl #19
    ff2c:	00865d1d 	addeq	r5, r6, sp, lsl sp
    ff30:	1ce00b00 	vstmiane	r0!, {d16-d15}
    ff34:	00372e1f 	eorseq	r2, r7, pc, lsl lr
    ff38:	041c0000 	ldreq	r0, [ip], #-0
    ff3c:	051ce20b 	ldreq	lr, [ip, #-523]	; 0xfffffdf5
    ff40:	0000d544 	andeq	sp, r0, r4, asr #10
    ff44:	454f532c 	strbmi	r5, [pc, #-812]	; fc20 <__ram_ret_data_start+0xc390>
    ff48:	1ce40b00 	vstmiane	r4!, {d16-d15}
    ff4c:	00098317 	andeq	r8, r9, r7, lsl r3
    ff50:	1f1c1d00 	svcne	0x001c1d00
    ff54:	e50b0000 	str	r0, [fp, #-0]
    ff58:	37681d1c 			; <UNDEFINED> instruction: 0x37681d1c
    ff5c:	1c000000 	stcne	0, cr0, [r0], {-0}
    ff60:	1ce70b04 	vstmiane	r7!, {d16-d17}
    ff64:	00d56905 	sbcseq	r6, r5, r5, lsl #18
    ff68:	40b91d00 	adcsmi	r1, r9, r0, lsl #26
    ff6c:	e90b0000 	stmdb	fp, {}	; <UNPREDICTABLE>
    ff70:	0983171c 	stmibeq	r3, {r2, r3, r4, r8, r9, sl, ip}
    ff74:	931d0000 	tstls	sp, #0
    ff78:	0b000056 	bleq	100d8 <__ram_ret_data_start+0xc848>
    ff7c:	f71e1cea 			; <UNDEFINED> instruction: 0xf71e1cea
    ff80:	00000037 	andeq	r0, r0, r7, lsr r0
    ff84:	ec0b041c 	cfstrs	mvf0, [fp], {28}
    ff88:	d58e051c 	strle	r0, [lr, #1308]	; 0x51c
    ff8c:	ec1d0000 	ldc	0, cr0, [sp], {-0}
    ff90:	0b00009c 	bleq	10208 <__ram_ret_data_start+0xc978>
    ff94:	83171cee 	tsthi	r7, #60928	; 0xee00
    ff98:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    ff9c:	00007585 	andeq	r7, r0, r5, lsl #11
    ffa0:	211cef0b 	tstcs	ip, fp, lsl #30
    ffa4:	00003864 	andeq	r3, r0, r4, ror #16
    ffa8:	0b041c00 	bleq	116fb0 <__ram_ret_data_start+0x113720>
    ffac:	b3051cf1 	movwlt	r1, #23793	; 0x5cf1
    ffb0:	1d0000d5 	stcne	0, cr0, [r0, #-852]	; 0xfffffcac
    ffb4:	00007628 	andeq	r7, r0, r8, lsr #12
    ffb8:	171cf30b 	ldrne	pc, [ip, -fp, lsl #6]
    ffbc:	00000983 	andeq	r0, r0, r3, lsl #19
    ffc0:	00a4ca1d 	adceq	ip, r4, sp, lsl sl
    ffc4:	1cf40b00 	vldmiane	r4!, {d16-d15}
    ffc8:	0038d11f 	eorseq	sp, r8, pc, lsl r1
    ffcc:	181b0000 	ldmdane	fp, {}	; <UNPREDICTABLE>
    ffd0:	091cd60b 	ldmdbeq	ip, {r0, r1, r3, r9, sl, ip, lr, pc}
    ffd4:	0000d5e2 	andeq	sp, r0, r2, ror #11
    ffd8:	00d4d52d 	sbcseq	sp, r4, sp, lsr #10
    ffdc:	fa2d0000 	blx	b4ffe4 <__ram_ret_data_start+0xb4c754>
    ffe0:	040000d4 	streq	r0, [r0], #-212	; 0xffffff2c
    ffe4:	00d51f2d 	sbcseq	r1, r5, sp, lsr #30
    ffe8:	442d0800 	strtmi	r0, [sp], #-2048	; 0xfffff800
    ffec:	0c0000d5 	stceq	0, cr0, [r0], {213}	; 0xd5
    fff0:	00d5692d 	sbcseq	r6, r5, sp, lsr #18
    fff4:	8e2d1000 	cdphi	0, 2, cr1, cr13, cr0, {0}
    fff8:	140000d5 	strne	r0, [r0], #-213	; 0xffffff2b
    fffc:	53390600 	teqpl	r9, #0, 12
   10000:	f60b0000 			; <UNDEFINED> instruction: 0xf60b0000
   10004:	d5b3021c 	ldrle	r0, [r3, #540]!	; 0x21c
   10008:	041c0000 	ldreq	r0, [ip], #-0
   1000c:	051d4e0b 	ldreq	r4, [sp, #-3595]	; 0xfffff1f5
   10010:	0000d614 	andeq	sp, r0, r4, lsl r6
   10014:	3152432c 	cmpcc	r2, ip, lsr #6
   10018:	1d500b00 	vldrne	d16, [r0, #-0]
   1001c:	00098317 	andeq	r8, r9, r7, lsl r3
   10020:	0e7b1d00 	cdpeq	13, 7, cr1, cr11, cr0, {0}
   10024:	510b0000 	mrspl	r0, (UNDEF: 11)
   10028:	39d61d1d 	ldmibcc	r6, {r0, r2, r3, r4, r8, sl, fp, ip}^
   1002c:	1c000000 	stcne	0, cr0, [r0], {-0}
   10030:	1d530b04 	vldrne	d16, [r3, #-16]
   10034:	00d63905 	sbcseq	r3, r6, r5, lsl #18
   10038:	52432c00 	subpl	r2, r3, #0, 24
   1003c:	550b0032 	strpl	r0, [fp, #-50]	; 0xffffffce
   10040:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   10044:	2d1d0000 	ldccs	0, cr0, [sp, #-0]
   10048:	0b0000a2 	bleq	102d8 <__ram_ret_data_start+0xca48>
   1004c:	421d1d56 	andsmi	r1, sp, #5504	; 0x1580
   10050:	0000003b 	andeq	r0, r0, fp, lsr r0
   10054:	580b041c 	stmdapl	fp, {r2, r3, r4, sl}
   10058:	d65e051d 			; <UNDEFINED> instruction: 0xd65e051d
   1005c:	432c0000 			; <UNDEFINED> instruction: 0x432c0000
   10060:	0b003352 	bleq	1cdb0 <__ram_ret_data_start+0x19520>
   10064:	83171d5a 	tsthi	r7, #5760	; 0x1680
   10068:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1006c:	000032c9 	andeq	r3, r0, r9, asr #5
   10070:	1d1d5b0b 	vldrne	d5, [sp, #-44]	; 0xffffffd4
   10074:	00003bc0 	andeq	r3, r0, r0, asr #23
   10078:	0b041c00 	bleq	117080 <__ram_ret_data_start+0x1137f0>
   1007c:	83051d5e 	movwhi	r1, #23902	; 0x5d5e
   10080:	1d0000d6 	stcne	0, cr0, [r0, #-856]	; 0xfffffca8
   10084:	0000a439 	andeq	sl, r0, r9, lsr r4
   10088:	171d600b 	ldrne	r6, [sp, -fp]
   1008c:	00000983 	andeq	r0, r0, r3, lsl #19
   10090:	0024d91d 	eoreq	sp, r4, sp, lsl r9
   10094:	1d610b00 	vstmdbne	r1!, {d16-d15}
   10098:	003c3e1e 	eorseq	r3, ip, lr, lsl lr
   1009c:	041c0000 	ldreq	r0, [ip], #-0
   100a0:	051d630b 	ldreq	r6, [sp, #-779]	; 0xfffffcf5
   100a4:	0000d6a8 	andeq	sp, r0, r8, lsr #13
   100a8:	00a43e1d 	adceq	r3, r4, sp, lsl lr
   100ac:	1d650b00 	vstmdbne	r5!, {d16-d15}
   100b0:	00098317 	andeq	r8, r9, r7, lsl r3
   100b4:	19bb1d00 	ldmibne	fp!, {r8, sl, fp, ip}
   100b8:	660b0000 	strvs	r0, [fp], -r0
   100bc:	3cbc1e1d 	ldccc	14, cr1, [ip], #116	; 0x74
   100c0:	1c000000 	stcne	0, cr0, [r0], {-0}
   100c4:	1d680b04 	vstmdbne	r8!, {d16-d17}
   100c8:	00d6cd05 	sbcseq	ip, r6, r5, lsl #26
   100cc:	a5bc1d00 	ldrge	r1, [ip, #3328]!	; 0xd00
   100d0:	6a0b0000 	bvs	2d00d8 <__ram_ret_data_start+0x2cc848>
   100d4:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   100d8:	f11d0000 			; <UNDEFINED> instruction: 0xf11d0000
   100dc:	0b00008c 	bleq	10314 <__ram_ret_data_start+0xca84>
   100e0:	f61e1d6b 			; <UNDEFINED> instruction: 0xf61e1d6b
   100e4:	0000003c 	andeq	r0, r0, ip, lsr r0
   100e8:	6d0b041c 	cfstrsvs	mvf0, [fp, #-112]	; 0xffffff90
   100ec:	d6f1051d 	usatle	r0, #17, sp, lsl #10
   100f0:	532c0000 			; <UNDEFINED> instruction: 0x532c0000
   100f4:	6f0b0052 	svcvs	0x000b0052
   100f8:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   100fc:	f41d0000 			; <UNDEFINED> instruction: 0xf41d0000
   10100:	0b000000 	bleq	10108 <__ram_ret_data_start+0xc878>
   10104:	b71c1d70 			; <UNDEFINED> instruction: 0xb71c1d70
   10108:	0000003e 	andeq	r0, r0, lr, lsr r0
   1010c:	720b041c 	andvc	r0, fp, #28, 8	; 0x1c000000
   10110:	d716051d 			; <UNDEFINED> instruction: 0xd716051d
   10114:	432c0000 			; <UNDEFINED> instruction: 0x432c0000
   10118:	0b00524c 	bleq	24a50 <__ram_ret_data_start+0x211c0>
   1011c:	83171d74 	tsthi	r7, #116, 26	; 0x1d00
   10120:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10124:	0000603f 	andeq	r6, r0, pc, lsr r0
   10128:	1d1d750b 	cfldr32ne	mvfx7, [sp, #-44]	; 0xffffffd4
   1012c:	00004023 	andeq	r4, r0, r3, lsr #32
   10130:	0b041c00 	bleq	117138 <__ram_ret_data_start+0x1138a8>
   10134:	3b051d77 	blcc	157718 <__ram_ret_data_start+0x153e88>
   10138:	2c0000d7 	stccs	0, cr0, [r0], {215}	; 0xd7
   1013c:	00525444 	subseq	r5, r2, r4, asr #8
   10140:	171d790b 	ldrne	r7, [sp, -fp, lsl #18]
   10144:	00000983 	andeq	r0, r0, r3, lsl #19
   10148:	002c1f1d 	eoreq	r1, ip, sp, lsl pc
   1014c:	1d7a0b00 	vldmdbne	sl!, {d16-d15}
   10150:	00405c1d 	subeq	r5, r0, sp, lsl ip
   10154:	041c0000 	ldreq	r0, [ip], #-0
   10158:	051d7c0b 	ldreq	r7, [sp, #-3083]	; 0xfffff3f5
   1015c:	0000d760 	andeq	sp, r0, r0, ror #14
   10160:	5252442c 	subspl	r4, r2, #44, 8	; 0x2c000000
   10164:	1d7e0b00 	vldmdbne	lr!, {d16-d15}
   10168:	00098317 	andeq	r8, r9, r7, lsl r3
   1016c:	550b1d00 	strpl	r1, [fp, #-3328]	; 0xfffff300
   10170:	7f0b0000 	svcvc	0x000b0000
   10174:	40951d1d 	addsmi	r1, r5, sp, lsl sp
   10178:	1c000000 	stcne	0, cr0, [r0], {-0}
   1017c:	1d810b04 	vstrne	d0, [r1, #16]
   10180:	00d78505 	sbcseq	r8, r7, r5, lsl #10
   10184:	43432c00 	movtmi	r2, #15360	; 0x3c00
   10188:	830b0052 	movwhi	r0, #45138	; 0xb052
   1018c:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   10190:	b11d0000 	tstlt	sp, r0
   10194:	0b00004c 	bleq	102cc <__ram_ret_data_start+0xca3c>
   10198:	131d1d84 	tstne	sp, #132, 26	; 0x2100
   1019c:	00000041 	andeq	r0, r0, r1, asr #32
   101a0:	860b041c 			; <UNDEFINED> instruction: 0x860b041c
   101a4:	d7aa051d 			; <UNDEFINED> instruction: 0xd7aa051d
   101a8:	631d0000 	tstvs	sp, #0
   101ac:	0b00003d 	bleq	102a8 <__ram_ret_data_start+0xca18>
   101b0:	83171d88 	tsthi	r7, #136, 26	; 0x2200
   101b4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   101b8:	00004e84 	andeq	r4, r0, r4, lsl #29
   101bc:	1e1d890b 	vnmlsne.f16	s16, s26, s22	; <UNPREDICTABLE>
   101c0:	00004180 	andeq	r4, r0, r0, lsl #3
   101c4:	0b341b00 	bleq	d16dcc <__ram_ret_data_start+0xd1353c>
   101c8:	0b091d4c 	bleq	257700 <__ram_ret_data_start+0x253e70>
   101cc:	2d0000d8 	stccs	0, cr0, [r0, #-864]	; 0xfffffca0
   101d0:	0000d5ef 	andeq	sp, r0, pc, ror #11
   101d4:	d6142d00 	ldrle	r2, [r4], -r0, lsl #26
   101d8:	2d040000 	stccs	0, cr0, [r4, #-0]
   101dc:	0000d639 	andeq	sp, r0, r9, lsr r6
   101e0:	05521808 	ldrbeq	r1, [r2, #-2056]	; 0xfffff7f8
   101e4:	5d0b0000 	stcpl	0, cr0, [fp, #-0]
   101e8:	c1a50d1d 			; <UNDEFINED> instruction: 0xc1a50d1d
   101ec:	2d0c0000 	stccs	0, cr0, [ip, #-0]
   101f0:	0000d65e 	andeq	sp, r0, lr, asr r6
   101f4:	d6832d10 	pkhbtle	r2, r3, r0, lsl #26
   101f8:	2d140000 	ldccs	0, cr0, [r4, #-0]
   101fc:	0000d6a8 	andeq	sp, r0, r8, lsr #13
   10200:	d6cd2d18 			; <UNDEFINED> instruction: 0xd6cd2d18
   10204:	2d1c0000 	ldccs	0, cr0, [ip, #-0]
   10208:	0000d6f1 	strdeq	sp, [r0], -r1
   1020c:	d7162d20 	ldrle	r2, [r6, -r0, lsr #26]
   10210:	2d240000 	stccs	0, cr0, [r4, #-0]
   10214:	0000d73b 	andeq	sp, r0, fp, lsr r7
   10218:	d7602d28 	strble	r2, [r0, -r8, lsr #26]!
   1021c:	2d2c0000 	stccs	0, cr0, [ip, #-0]
   10220:	0000d785 	andeq	sp, r0, r5, lsl #15
   10224:	48060030 	stmdami	r6, {r4, r5}
   10228:	0b00004e 	bleq	10368 <__ram_ret_data_start+0xcad8>
   1022c:	aa021d8b 	bge	97860 <__ram_ret_data_start+0x93fd0>
   10230:	1c0000d7 	stcne	0, cr0, [r0], {215}	; 0xd7
   10234:	1d8f0b04 	vstrne	d0, [pc, #16]	; 1024c <__ram_ret_data_start+0xc9bc>
   10238:	00d83d05 	sbcseq	r3, r8, r5, lsl #26
   1023c:	25301d00 	ldrcs	r1, [r0, #-3328]!	; 0xfffff300
   10240:	910b0000 	mrsls	r0, (UNDEF: 11)
   10244:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   10248:	021d0000 	andseq	r0, sp, #0
   1024c:	0b000083 	bleq	10460 <__ram_ret_data_start+0xcbd0>
   10250:	fd1e1d92 	ldc2	13, cr1, [lr, #-584]	; 0xfffffdb8
   10254:	00000042 	andeq	r0, r0, r2, asr #32
   10258:	940b041c 	strls	r0, [fp], #-1052	; 0xfffffbe4
   1025c:	d861051d 	stmdale	r1!, {r0, r2, r3, r4, r8, sl}^
   10260:	532c0000 			; <UNDEFINED> instruction: 0x532c0000
   10264:	960b0052 			; <UNDEFINED> instruction: 0x960b0052
   10268:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   1026c:	f41d0000 			; <UNDEFINED> instruction: 0xf41d0000
   10270:	0b000000 	bleq	10278 <__ram_ret_data_start+0xc9e8>
   10274:	8c1c1d97 	ldchi	13, cr1, [ip], {151}	; 0x97
   10278:	00000043 	andeq	r0, r0, r3, asr #32
   1027c:	990b041c 	stmdbls	fp, {r2, r3, r4, sl}
   10280:	d885051d 	stmle	r5, {r0, r2, r3, r4, r8, sl}
   10284:	452c0000 	strmi	r0, [ip, #-0]!
   10288:	9b0b0052 	blls	2d03d8 <__ram_ret_data_start+0x2ccb48>
   1028c:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   10290:	3e1d0000 	cdpcc	0, 1, cr0, cr13, cr0, {0}
   10294:	0b0000c8 	bleq	105bc <__ram_ret_data_start+0xcd2c>
   10298:	d71c1d9c 			; <UNDEFINED> instruction: 0xd71c1d9c
   1029c:	00000043 	andeq	r0, r0, r3, asr #32
   102a0:	9e0b041c 	cfmvdlrls	mvd11, r0
   102a4:	d8aa051d 	stmiale	sl!, {r0, r2, r3, r4, r8, sl}
   102a8:	0f1d0000 	svceq	0x001d0000
   102ac:	0b00000d 	bleq	102e8 <__ram_ret_data_start+0xca58>
   102b0:	83171da0 	tsthi	r7, #160, 26	; 0x2800
   102b4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   102b8:	000000c2 	andeq	r0, r0, r2, asr #1
   102bc:	1e1da10b 	mnfnee	f2, #3.0
   102c0:	00004444 	andeq	r4, r0, r4, asr #8
   102c4:	0b041c00 	bleq	1172cc <__ram_ret_data_start+0x113a3c>
   102c8:	ce051da5 	cdpgt	13, 0, cr1, cr5, cr5, {5}
   102cc:	2c0000d8 	stccs	0, cr0, [r0], {216}	; 0xd8
   102d0:	0b005250 	bleq	24c18 <__ram_ret_data_start+0x21388>
   102d4:	83171da7 	tsthi	r7, #10688	; 0x29c0
   102d8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   102dc:	00000d83 	andeq	r0, r0, r3, lsl #27
   102e0:	1c1da80b 	ldcne	8, cr10, [sp], {11}
   102e4:	0000447e 	andeq	r4, r0, lr, ror r4
   102e8:	0b1c1b00 	bleq	716ef0 <__ram_ret_data_start+0x713660>
   102ec:	13091d8d 	movwne	r1, #40333	; 0x9d8d
   102f0:	2d0000d9 	stccs	0, cr0, [r0, #-868]	; 0xfffffc9c
   102f4:	0000d818 	andeq	sp, r0, r8, lsl r8
   102f8:	d83d2d00 	ldmdale	sp!, {r8, sl, fp, sp}
   102fc:	2d040000 	stccs	0, cr0, [r4, #-0]
   10300:	0000d861 	andeq	sp, r0, r1, ror #16
   10304:	d8852d08 	stmle	r5, {r3, r8, sl, fp, sp}
   10308:	180c0000 	stmdane	ip, {}	; <UNPREDICTABLE>
   1030c:	00006f2b 	andeq	r6, r0, fp, lsr #30
   10310:	131da30b 	tstne	sp, #738197504	; 0x2c000000
   10314:	00000983 	andeq	r0, r0, r3, lsl #19
   10318:	42fa1810 	rscsmi	r1, sl, #16, 16	; 0x100000
   1031c:	a40b0000 	strge	r0, [fp], #-0
   10320:	0983131d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, ip}
   10324:	2d140000 	ldccs	0, cr0, [r4, #-0]
   10328:	0000d8aa 	andeq	sp, r0, sl, lsr #17
   1032c:	1c060018 	stcne	0, cr0, [r6], {24}
   10330:	0b000045 	bleq	1044c <__ram_ret_data_start+0xcbbc>
   10334:	ce021daa 	cdpgt	13, 0, cr1, cr2, cr10, {5}
   10338:	1c0000d8 	stcne	0, cr0, [r0], {216}	; 0xd8
   1033c:	1dc20b04 	vstrne	d16, [r2, #16]
   10340:	00d94505 	sbcseq	r4, r9, r5, lsl #10
   10344:	6aa91d00 	bvs	fea5774c <__data_end_ram_ret__+0xde96774c>
   10348:	c40b0000 	strgt	r0, [fp], #-0
   1034c:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   10350:	631d0000 	tstvs	sp, #0
   10354:	0b000079 	bleq	10540 <__ram_ret_data_start+0xccb0>
   10358:	fc201dc5 	vsdot.s8	<illegal reg q0.5>, q8, <illegal reg q2.5>
   1035c:	00000044 	andeq	r0, r0, r4, asr #32
   10360:	c70b041c 	smladgt	fp, ip, r4, r0
   10364:	d96a051d 	stmdble	sl!, {r0, r2, r3, r4, r8, sl}^
   10368:	541d0000 	ldrpl	r0, [sp], #-0
   1036c:	0b000054 	bleq	104c4 <__ram_ret_data_start+0xcc34>
   10370:	83171dc9 	tsthi	r7, #12864	; 0x3240
   10374:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10378:	00007c3c 	andeq	r7, r0, ip, lsr ip
   1037c:	211dca0b 	tstcs	sp, fp, lsl #20
   10380:	000045e0 	andeq	r4, r0, r0, ror #11
   10384:	0b041c00 	bleq	11738c <__ram_ret_data_start+0x113afc>
   10388:	8f051dcc 	svchi	0x00051dcc
   1038c:	1d0000d9 	stcne	0, cr0, [r0, #-868]	; 0xfffffc9c
   10390:	00006c66 	andeq	r6, r0, r6, ror #24
   10394:	171dce0b 	ldrne	ip, [sp, -fp, lsl #28]
   10398:	00000983 	andeq	r0, r0, r3, lsl #19
   1039c:	0085b91d 	addeq	fp, r5, sp, lsl r9
   103a0:	1dcf0b00 	vstrne	d16, [pc]	; 103a8 <__ram_ret_data_start+0xcb18>
   103a4:	0046c420 	subeq	ip, r6, r0, lsr #8
   103a8:	041c0000 	ldreq	r0, [ip], #-0
   103ac:	051dd10b 	ldreq	sp, [sp, #-267]	; 0xfffffef5
   103b0:	0000d9b4 			; <UNDEFINED> instruction: 0x0000d9b4
   103b4:	0095401d 	addseq	r4, r5, sp, lsl r0
   103b8:	1dd30b00 	vldrne	d16, [r3]
   103bc:	00098317 	andeq	r8, r9, r7, lsl r3
   103c0:	5dfc1d00 	ldclpl	13, cr1, [ip]
   103c4:	d40b0000 	strle	r0, [fp], #-0
   103c8:	47a8211d 			; <UNDEFINED> instruction: 0x47a8211d
   103cc:	1c000000 	stcne	0, cr0, [r0], {-0}
   103d0:	1dd60b04 	vldrne	d16, [r6, #16]
   103d4:	00d9d905 	sbcseq	sp, r9, r5, lsl #18
   103d8:	84451d00 	strbhi	r1, [r5], #-3328	; 0xfffff300
   103dc:	d80b0000 	stmdale	fp, {}	; <UNPREDICTABLE>
   103e0:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   103e4:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
   103e8:	0b00004e 	bleq	10528 <__ram_ret_data_start+0xcc98>
   103ec:	26211dd9 			; <UNDEFINED> instruction: 0x26211dd9
   103f0:	00000048 	andeq	r0, r0, r8, asr #32
   103f4:	db0b041c 	blle	2d146c <__ram_ret_data_start+0x2cdbdc>
   103f8:	d9fe051d 	ldmible	lr!, {r0, r2, r3, r4, r8, sl}^
   103fc:	4d1d0000 	ldcmi	0, cr0, [sp, #-0]
   10400:	0b000084 	bleq	10618 <__ram_ret_data_start+0xcd88>
   10404:	83171ddd 	tsthi	r7, #14144	; 0x3740
   10408:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1040c:	00007709 	andeq	r7, r0, r9, lsl #14
   10410:	211dde0b 	tstcs	sp, fp, lsl #28
   10414:	00004826 	andeq	r4, r0, r6, lsr #16
   10418:	0b041c00 	bleq	117420 <__ram_ret_data_start+0x113b90>
   1041c:	23051de0 	movwcs	r1, #24032	; 0x5de0
   10420:	1d0000da 	stcne	0, cr0, [r0, #-872]	; 0xfffffc98
   10424:	00008455 	andeq	r8, r0, r5, asr r4
   10428:	171de20b 	ldrne	lr, [sp, -fp, lsl #4]
   1042c:	00000983 	andeq	r0, r0, r3, lsl #19
   10430:	00a2291d 	adceq	r2, r2, sp, lsl r9
   10434:	1de30b00 			; <UNDEFINED> instruction: 0x1de30b00
   10438:	00482621 	subeq	r2, r8, r1, lsr #12
   1043c:	041c0000 	ldreq	r0, [ip], #-0
   10440:	051de50b 	ldreq	lr, [sp, #-1291]	; 0xfffffaf5
   10444:	0000da48 	andeq	sp, r0, r8, asr #20
   10448:	00845d1d 	addeq	r5, r4, sp, lsl sp
   1044c:	1de70b00 			; <UNDEFINED> instruction: 0x1de70b00
   10450:	00098317 	andeq	r8, r9, r7, lsl r3
   10454:	32c51d00 	sbccc	r1, r5, #0, 26
   10458:	e80b0000 	stmda	fp, {}	; <UNPREDICTABLE>
   1045c:	4826211d 	stmdami	r6!, {r0, r2, r3, r4, r8, sp}
   10460:	1c000000 	stcne	0, cr0, [r0], {-0}
   10464:	1dea0b04 			; <UNDEFINED> instruction: 0x1dea0b04
   10468:	00da6d05 	sbcseq	r6, sl, r5, lsl #26
   1046c:	84651d00 	strbthi	r1, [r5], #-3328	; 0xfffff300
   10470:	ec0b0000 	stc	0, cr0, [fp], {-0}
   10474:	0983171d 	stmibeq	r3, {r0, r2, r3, r4, r8, r9, sl, ip}
   10478:	861d0000 	ldrhi	r0, [sp], -r0
   1047c:	0b00005b 	bleq	105f0 <__ram_ret_data_start+0xcd60>
   10480:	26211ded 	strtcs	r1, [r1], -sp, ror #27
   10484:	00000048 	andeq	r0, r0, r8, asr #32
   10488:	ef0b041c 	svc	0x000b041c
   1048c:	da92051d 	ble	fe491908 <__data_end_ram_ret__+0xde3a1908>
   10490:	c71d0000 	ldrgt	r0, [sp, -r0]
   10494:	0b000033 	bleq	10568 <__ram_ret_data_start+0xccd8>
   10498:	83171df1 	tsthi	r7, #15424	; 0x3c40
   1049c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   104a0:	00008637 	andeq	r8, r0, r7, lsr r6
   104a4:	211df20b 	tstcs	sp, fp, lsl #4	; <UNPREDICTABLE>
   104a8:	00004826 	andeq	r4, r0, r6, lsr #16
   104ac:	0b041c00 	bleq	1174b4 <__ram_ret_data_start+0x113c24>
   104b0:	b7051df4 			; <UNDEFINED> instruction: 0xb7051df4
   104b4:	1d0000da 	stcne	0, cr0, [r0, #-872]	; 0xfffffc98
   104b8:	000033cf 	andeq	r3, r0, pc, asr #7
   104bc:	171df60b 	ldrne	pc, [sp, -fp, lsl #12]
   104c0:	00000983 	andeq	r0, r0, r3, lsl #19
   104c4:	00183c1d 	andseq	r3, r8, sp, lsl ip
   104c8:	1df70b00 			; <UNDEFINED> instruction: 0x1df70b00
   104cc:	00482621 	subeq	r2, r8, r1, lsr #12
   104d0:	041c0000 	ldreq	r0, [ip], #-0
   104d4:	051df90b 	ldreq	pc, [sp, #-2315]	; 0xfffff6f5
   104d8:	0000dadc 	ldrdeq	sp, [r0], -ip
   104dc:	0033d71d 	eorseq	sp, r3, sp, lsl r7
   104e0:	1dfb0b00 			; <UNDEFINED> instruction: 0x1dfb0b00
   104e4:	00098317 	andeq	r8, r9, r7, lsl r3
   104e8:	42a01d00 	adcmi	r1, r0, #0, 26
   104ec:	fc0b0000 	stc2	0, cr0, [fp], {-0}
   104f0:	4826211d 	stmdami	r6!, {r0, r2, r3, r4, r8, sp}
   104f4:	1c000000 	stcne	0, cr0, [r0], {-0}
   104f8:	1dfe0b04 			; <UNDEFINED> instruction: 0x1dfe0b04
   104fc:	00db0105 	sbcseq	r0, fp, r5, lsl #2
   10500:	33df1d00 	bicscc	r1, pc, #0, 26
   10504:	000b0000 	andeq	r0, fp, r0
   10508:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   1050c:	8a1d0000 	bhi	750514 <__ram_ret_data_start+0x74cc84>
   10510:	0b00006a 	bleq	106c0 <__ram_ret_data_start+0xce30>
   10514:	26211e01 	strtcs	r1, [r1], -r1, lsl #28
   10518:	00000048 	andeq	r0, r0, r8, asr #32
   1051c:	030b041c 	movweq	r0, #46108	; 0xb41c
   10520:	db26051e 	blle	9919a0 <__ram_ret_data_start+0x98e110>
   10524:	e71d0000 	ldr	r0, [sp, -r0]
   10528:	0b000033 	bleq	105fc <__ram_ret_data_start+0xcd6c>
   1052c:	83171e05 	tsthi	r7, #5, 28	; 0x50
   10530:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10534:	0000950e 	andeq	r9, r0, lr, lsl #10
   10538:	211e060b 	tstcs	lr, fp, lsl #12
   1053c:	00004826 	andeq	r4, r0, r6, lsr #16
   10540:	0b041c00 	bleq	117548 <__ram_ret_data_start+0x113cb8>
   10544:	4b051e08 	blmi	157d6c <__ram_ret_data_start+0x1544dc>
   10548:	1d0000db 	stcne	0, cr0, [r0, #-876]	; 0xfffffc94
   1054c:	00002390 	muleq	r0, r0, r3
   10550:	171e0a0b 	ldrne	r0, [lr, -fp, lsl #20]
   10554:	00000983 	andeq	r0, r0, r3, lsl #19
   10558:	0092c71d 	addseq	ip, r2, sp, lsl r7
   1055c:	1e0b0b00 	vmlane.f64	d0, d11, d0
   10560:	00482621 	subeq	r2, r8, r1, lsr #12
   10564:	041c0000 	ldreq	r0, [ip], #-0
   10568:	051e0d0b 	ldreq	r0, [lr, #-3339]	; 0xfffff2f5
   1056c:	0000db70 	andeq	sp, r0, r0, ror fp
   10570:	0023991d 	eoreq	r9, r3, sp, lsl r9
   10574:	1e0f0b00 	vmlane.f64	d0, d15, d0
   10578:	00098317 	andeq	r8, r9, r7, lsl r3
   1057c:	24131d00 	ldrcs	r1, [r3], #-3328	; 0xfffff300
   10580:	100b0000 	andne	r0, fp, r0
   10584:	4826211e 	stmdami	r6!, {r1, r2, r3, r4, r8, sp}
   10588:	1c000000 	stcne	0, cr0, [r0], {-0}
   1058c:	1e120b04 	vnmlsne.f64	d0, d2, d4
   10590:	00db9505 	sbcseq	r9, fp, r5, lsl #10
   10594:	23aa1d00 			; <UNDEFINED> instruction: 0x23aa1d00
   10598:	140b0000 	strne	r0, [fp], #-0
   1059c:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   105a0:	081d0000 	ldmdaeq	sp, {}	; <UNPREDICTABLE>
   105a4:	0b000019 	bleq	10610 <__ram_ret_data_start+0xcd80>
   105a8:	26211e15 			; <UNDEFINED> instruction: 0x26211e15
   105ac:	00000048 	andeq	r0, r0, r8, asr #32
   105b0:	170b041c 	smladne	fp, ip, r4, r0
   105b4:	dbba051e 	blle	fee91a34 <__data_end_ram_ret__+0xdeda1a34>
   105b8:	b31d0000 	tstlt	sp, #0
   105bc:	0b000023 	bleq	10650 <__ram_ret_data_start+0xcdc0>
   105c0:	83171e19 	tsthi	r7, #400	; 0x190
   105c4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   105c8:	0000771f 	andeq	r7, r0, pc, lsl r7
   105cc:	211e1a0b 	tstcs	lr, fp, lsl #20
   105d0:	00004826 	andeq	r4, r0, r6, lsr #16
   105d4:	0b041c00 	bleq	1175dc <__ram_ret_data_start+0x113d4c>
   105d8:	df051e1c 	svcle	0x00051e1c
   105dc:	1d0000db 	stcne	0, cr0, [r0, #-876]	; 0xfffffc94
   105e0:	000023bc 			; <UNDEFINED> instruction: 0x000023bc
   105e4:	171e1e0b 	ldrne	r1, [lr, -fp, lsl #28]
   105e8:	00000983 	andeq	r0, r0, r3, lsl #19
   105ec:	00a2401d 	adceq	r4, r2, sp, lsl r0
   105f0:	1e1f0b00 	vnmlsne.f64	d0, d15, d0
   105f4:	00482621 	subeq	r2, r8, r1, lsr #12
   105f8:	041c0000 	ldreq	r0, [ip], #-0
   105fc:	051e210b 	ldreq	r2, [lr, #-267]	; 0xfffffef5
   10600:	0000dc04 	andeq	sp, r0, r4, lsl #24
   10604:	0045ea1d 	subeq	lr, r5, sp, lsl sl
   10608:	1e230b00 	vmulne.f64	d0, d3, d0
   1060c:	00098317 	andeq	r8, r9, r7, lsl r3
   10610:	32d41d00 	sbcscc	r1, r4, #0, 26
   10614:	240b0000 	strcs	r0, [fp], #-0
   10618:	4826211e 	stmdami	r6!, {r1, r2, r3, r4, r8, sp}
   1061c:	1c000000 	stcne	0, cr0, [r0], {-0}
   10620:	1e260b04 	vmulne.f64	d0, d6, d4
   10624:	00dc2905 	sbcseq	r2, ip, r5, lsl #18
   10628:	64761d00 	ldrbtvs	r1, [r6], #-3328	; 0xfffff300
   1062c:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
   10630:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   10634:	2d1d0000 	ldccs	0, cr0, [sp, #-0]
   10638:	0b00008e 	bleq	10878 <__ram_ret_data_start+0xcfe8>
   1063c:	0a201e29 	beq	817ee8 <__ram_ret_data_start+0x814658>
   10640:	00000049 	andeq	r0, r0, r9, asr #32
   10644:	2b0b041c 	blcs	2d16bc <__ram_ret_data_start+0x2cde2c>
   10648:	dc4e051e 	cfstr64le	mvdx0, [lr], {30}
   1064c:	2f1d0000 	svccs	0x001d0000
   10650:	0b000018 	bleq	106b8 <__ram_ret_data_start+0xce28>
   10654:	83171e2d 	tsthi	r7, #720	; 0x2d0
   10658:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1065c:	00007f5b 	andeq	r7, r0, fp, asr pc
   10660:	1f1e2e0b 	svcne	0x001e2e0b
   10664:	00004a43 	andeq	r4, r0, r3, asr #20
   10668:	0b041c00 	bleq	117670 <__ram_ret_data_start+0x113de0>
   1066c:	73051e30 	movwvc	r1, #24112	; 0x5e30
   10670:	1d0000dc 	stcne	0, cr0, [r0, #-880]	; 0xfffffc90
   10674:	00002821 	andeq	r2, r0, r1, lsr #16
   10678:	171e320b 	ldrne	r3, [lr, -fp, lsl #4]
   1067c:	00000983 	andeq	r0, r0, r3, lsl #19
   10680:	0027141d 	eoreq	r1, r7, sp, lsl r4
   10684:	1e330b00 	vaddne.f64	d0, d3, d0
   10688:	004b7c20 	subeq	r7, fp, r0, lsr #24
   1068c:	041c0000 	ldreq	r0, [ip], #-0
   10690:	051e350b 	ldreq	r3, [lr, #-1291]	; 0xfffffaf5
   10694:	0000dc98 	muleq	r0, r8, ip
   10698:	009c031d 	addseq	r0, ip, sp, lsl r3
   1069c:	1e370b00 	vaddne.f64	d0, d7, d0
   106a0:	00098317 	andeq	r8, r9, r7, lsl r3
   106a4:	647c1d00 	ldrbtvs	r1, [ip], #-3328	; 0xfffff300
   106a8:	380b0000 	stmdacc	fp, {}	; <UNPREDICTABLE>
   106ac:	4bb61e1e 	blmi	fed97f2c <__data_end_ram_ret__+0xdeca7f2c>
   106b0:	1c000000 	stcne	0, cr0, [r0], {-0}
   106b4:	1e3a0b04 	vaddne.f64	d0, d10, d4
   106b8:	00dcbd05 	sbcseq	fp, ip, r5, lsl #26
   106bc:	78391d00 	ldmdavc	r9!, {r8, sl, fp, ip}
   106c0:	3c0b0000 	stccc	0, cr0, [fp], {-0}
   106c4:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   106c8:	1b1d0000 	blne	7506d0 <__ram_ret_data_start+0x74ce40>
   106cc:	0b00008e 	bleq	1090c <__ram_ret_data_start+0xd07c>
   106d0:	b61e1e3d 			; <UNDEFINED> instruction: 0xb61e1e3d
   106d4:	0000004b 	andeq	r0, r0, fp, asr #32
   106d8:	3f0b041c 	svccc	0x000b041c
   106dc:	dce2051e 	cfstr64le	mvdx0, [r2], #120	; 0x78
   106e0:	101d0000 	andsne	r0, sp, r0
   106e4:	0b00009c 	bleq	1095c <__ram_ret_data_start+0xd0cc>
   106e8:	83171e41 	tsthi	r7, #1040	; 0x410
   106ec:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   106f0:	0000203a 	andeq	r2, r0, sl, lsr r0
   106f4:	1e1e420b 	cdpne	2, 1, cr4, cr14, cr11, {0}
   106f8:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   106fc:	0b041c00 	bleq	117704 <__ram_ret_data_start+0x113e74>
   10700:	07051e44 	streq	r1, [r5, -r4, asr #28]
   10704:	1d0000dd 	stcne	0, cr0, [r0, #-884]	; 0xfffffc8c
   10708:	00009c16 	andeq	r9, r0, r6, lsl ip
   1070c:	171e460b 	ldrne	r4, [lr, -fp, lsl #12]
   10710:	00000983 	andeq	r0, r0, r3, lsl #19
   10714:	004aae1d 	subeq	sl, sl, sp, lsl lr
   10718:	1e470b00 	vmlane.f64	d16, d7, d0
   1071c:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10720:	041c0000 	ldreq	r0, [ip], #-0
   10724:	051e490b 	ldreq	r4, [lr, #-2315]	; 0xfffff6f5
   10728:	0000dd2c 	andeq	sp, r0, ip, lsr #26
   1072c:	009c1c1d 	addseq	r1, ip, sp, lsl ip
   10730:	1e4b0b00 	vmlane.f64	d16, d11, d0
   10734:	00098317 	andeq	r8, r9, r7, lsl r3
   10738:	74301d00 	ldrtvc	r1, [r0], #-3328	; 0xfffff300
   1073c:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
   10740:	4bb61e1e 	blmi	fed97fc0 <__data_end_ram_ret__+0xdeca7fc0>
   10744:	1c000000 	stcne	0, cr0, [r0], {-0}
   10748:	1e4e0b04 	vmlane.f64	d16, d14, d4
   1074c:	00dd5105 	sbcseq	r5, sp, r5, lsl #2
   10750:	9c221d00 	stcls	13, cr1, [r2], #-0
   10754:	500b0000 	andpl	r0, fp, r0
   10758:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   1075c:	cc1d0000 	ldcgt	0, cr0, [sp], {-0}
   10760:	0b00009d 	bleq	109dc <__ram_ret_data_start+0xd14c>
   10764:	b61e1e51 			; <UNDEFINED> instruction: 0xb61e1e51
   10768:	0000004b 	andeq	r0, r0, fp, asr #32
   1076c:	530b041c 	movwpl	r0, #46108	; 0xb41c
   10770:	dd76051e 	cfldr64le	mvdx0, [r6, #-120]!	; 0xffffff88
   10774:	281d0000 	ldmdacs	sp, {}	; <UNPREDICTABLE>
   10778:	0b00009c 	bleq	109f0 <__ram_ret_data_start+0xd160>
   1077c:	83171e55 	tsthi	r7, #1360	; 0x550
   10780:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10784:	000099fe 	strdeq	r9, [r0], -lr
   10788:	1e1e560b 	cfmsub32ne	mvax0, mvfx5, mvfx14, mvfx11
   1078c:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10790:	0b041c00 	bleq	117798 <__ram_ret_data_start+0x113f08>
   10794:	9b051e58 	blls	1580fc <__ram_ret_data_start+0x15486c>
   10798:	1d0000dd 	stcne	0, cr0, [r0, #-884]	; 0xfffffc8c
   1079c:	00009c2e 	andeq	r9, r0, lr, lsr #24
   107a0:	171e5a0b 	ldrne	r5, [lr, -fp, lsl #20]
   107a4:	00000983 	andeq	r0, r0, r3, lsl #19
   107a8:	00576c1d 	subseq	r6, r7, sp, lsl ip
   107ac:	1e5b0b00 	vnmlsne.f64	d16, d11, d0
   107b0:	004bb61e 	subeq	fp, fp, lr, lsl r6
   107b4:	041c0000 	ldreq	r0, [ip], #-0
   107b8:	051e5d0b 	ldreq	r5, [lr, #-3339]	; 0xfffff2f5
   107bc:	0000ddc0 	andeq	sp, r0, r0, asr #27
   107c0:	009c341d 	addseq	r3, ip, sp, lsl r4
   107c4:	1e5f0b00 	vnmlsne.f64	d16, d15, d0
   107c8:	00098317 	andeq	r8, r9, r7, lsl r3
   107cc:	82c51d00 	sbchi	r1, r5, #0, 26
   107d0:	600b0000 	andvs	r0, fp, r0
   107d4:	4bb61e1e 	blmi	fed98054 <__data_end_ram_ret__+0xdeca8054>
   107d8:	1c000000 	stcne	0, cr0, [r0], {-0}
   107dc:	1e620b04 	vmulne.f64	d16, d2, d4
   107e0:	00dde505 	sbcseq	lr, sp, r5, lsl #10
   107e4:	9c3a1d00 	ldcls	13, cr1, [sl], #-0
   107e8:	640b0000 	strvs	r0, [fp], #-0
   107ec:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   107f0:	c71d0000 	ldrgt	r0, [sp, -r0]
   107f4:	0b0000ac 	bleq	10aac <__ram_ret_data_start+0xd21c>
   107f8:	b61e1e65 	ldrlt	r1, [lr], -r5, ror #28
   107fc:	0000004b 	andeq	r0, r0, fp, asr #32
   10800:	670b041c 	smladvs	fp, ip, r4, r0
   10804:	de0a051e 	mcrle	5, 0, r0, cr10, cr14, {0}
   10808:	ea1d0000 	b	750810 <__ram_ret_data_start+0x74cf80>
   1080c:	0b00002e 	bleq	108cc <__ram_ret_data_start+0xd03c>
   10810:	83171e69 	tsthi	r7, #1680	; 0x690
   10814:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10818:	00001990 	muleq	r0, r0, r9
   1081c:	1e1e6a0b 	vnmlsne.f32	s12, s28, s22
   10820:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10824:	0b041c00 	bleq	11782c <__ram_ret_data_start+0x113f9c>
   10828:	2f051e6c 	svccs	0x00051e6c
   1082c:	1d0000de 	stcne	0, cr0, [r0, #-888]	; 0xfffffc88
   10830:	00002ef1 	strdeq	r2, [r0], -r1
   10834:	171e6e0b 	ldrne	r6, [lr, -fp, lsl #28]
   10838:	00000983 	andeq	r0, r0, r3, lsl #19
   1083c:	00441d1d 	subeq	r1, r4, sp, lsl sp
   10840:	1e6f0b00 	vmulne.f64	d16, d15, d0
   10844:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10848:	041c0000 	ldreq	r0, [ip], #-0
   1084c:	051e710b 	ldreq	r7, [lr, #-267]	; 0xfffffef5
   10850:	0000de54 	andeq	sp, r0, r4, asr lr
   10854:	002ef81d 	eoreq	pc, lr, sp, lsl r8	; <UNPREDICTABLE>
   10858:	1e730b00 	vaddne.f64	d16, d3, d0
   1085c:	00098317 	andeq	r8, r9, r7, lsl r3
   10860:	6bf71d00 	blvs	ffdd7c68 <__data_end_ram_ret__+0xdfce7c68>
   10864:	740b0000 	strvc	r0, [fp], #-0
   10868:	4bb61e1e 	blmi	fed980e8 <__data_end_ram_ret__+0xdeca80e8>
   1086c:	1c000000 	stcne	0, cr0, [r0], {-0}
   10870:	1e760b04 	vaddne.f64	d16, d6, d4
   10874:	00de7905 	sbcseq	r7, lr, r5, lsl #18
   10878:	2eff1d00 	cdpcs	13, 15, cr1, cr15, cr0, {0}
   1087c:	780b0000 	stmdavc	fp, {}	; <UNPREDICTABLE>
   10880:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   10884:	b71d0000 	ldrlt	r0, [sp, -r0]
   10888:	0b00004c 	bleq	109c0 <__ram_ret_data_start+0xd130>
   1088c:	b61e1e79 			; <UNDEFINED> instruction: 0xb61e1e79
   10890:	0000004b 	andeq	r0, r0, fp, asr #32
   10894:	7b0b041c 	blvc	2d190c <__ram_ret_data_start+0x2ce07c>
   10898:	de9e051e 	mrcle	5, 4, r0, cr14, cr14, {0}
   1089c:	061d0000 	ldreq	r0, [sp], -r0
   108a0:	0b00002f 	bleq	10964 <__ram_ret_data_start+0xd0d4>
   108a4:	83171e7d 	tsthi	r7, #2000	; 0x7d0
   108a8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   108ac:	00002804 	andeq	r2, r0, r4, lsl #16
   108b0:	1e1e7e0b 	cdpne	14, 1, cr7, cr14, cr11, {0}
   108b4:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   108b8:	0b041c00 	bleq	1178c0 <__ram_ret_data_start+0x114030>
   108bc:	c3051e80 	movwgt	r1, #24192	; 0x5e80
   108c0:	1d0000de 	stcne	0, cr0, [r0, #-888]	; 0xfffffc88
   108c4:	00002f0d 	andeq	r2, r0, sp, lsl #30
   108c8:	171e820b 	ldrne	r8, [lr, -fp, lsl #4]
   108cc:	00000983 	andeq	r0, r0, r3, lsl #19
   108d0:	0051411d 	subseq	r4, r1, sp, lsl r1
   108d4:	1e830b00 	vdivne.f64	d0, d3, d0
   108d8:	004bb61e 	subeq	fp, fp, lr, lsl r6
   108dc:	041c0000 	ldreq	r0, [ip], #-0
   108e0:	051e850b 	ldreq	r8, [lr, #-1291]	; 0xfffffaf5
   108e4:	0000dee8 	andeq	sp, r0, r8, ror #29
   108e8:	0080bd1d 	addeq	fp, r0, sp, lsl sp
   108ec:	1e870b00 	vdivne.f64	d0, d7, d0
   108f0:	00098317 	andeq	r8, r9, r7, lsl r3
   108f4:	7c031d00 	stcvc	13, cr1, [r3], {-0}
   108f8:	880b0000 	stmdahi	fp, {}	; <UNPREDICTABLE>
   108fc:	4bb61e1e 	blmi	fed9817c <__data_end_ram_ret__+0xdeca817c>
   10900:	1c000000 	stcne	0, cr0, [r0], {-0}
   10904:	1e8a0b04 	vdivne.f64	d0, d10, d4
   10908:	00df0d05 	sbcseq	r0, pc, r5, lsl #26
   1090c:	2f1b1d00 	svccs	0x001b1d00
   10910:	8c0b0000 	stchi	0, cr0, [fp], {-0}
   10914:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   10918:	001d0000 	andseq	r0, sp, r0
   1091c:	0b0000a6 	bleq	10bbc <__ram_ret_data_start+0xd32c>
   10920:	b61e1e8d 	ldrlt	r1, [lr], -sp, lsl #29
   10924:	0000004b 	andeq	r0, r0, fp, asr #32
   10928:	8f0b041c 	svchi	0x000b041c
   1092c:	df32051e 	svcle	0x0032051e
   10930:	991d0000 	ldmdbls	sp, {}	; <UNPREDICTABLE>
   10934:	0b00002a 	bleq	109e4 <__ram_ret_data_start+0xd154>
   10938:	83171e91 	tsthi	r7, #2320	; 0x910
   1093c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10940:	000037ee 	andeq	r3, r0, lr, ror #15
   10944:	1e1e920b 	cdpne	2, 1, cr9, cr14, cr11, {0}
   10948:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   1094c:	0b041c00 	bleq	117954 <__ram_ret_data_start+0x1140c4>
   10950:	57051e94 			; <UNDEFINED> instruction: 0x57051e94
   10954:	1d0000df 	stcne	0, cr0, [r0, #-892]	; 0xfffffc84
   10958:	00002aa0 	andeq	r2, r0, r0, lsr #21
   1095c:	171e960b 	ldrne	r9, [lr, -fp, lsl #12]
   10960:	00000983 	andeq	r0, r0, r3, lsl #19
   10964:	005f2a1d 	subseq	r2, pc, sp, lsl sl	; <UNPREDICTABLE>
   10968:	1e970b00 	vfnmsne.f64	d0, d7, d0
   1096c:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10970:	041c0000 	ldreq	r0, [ip], #-0
   10974:	051e990b 	ldreq	r9, [lr, #-2315]	; 0xfffff6f5
   10978:	0000df7c 	andeq	sp, r0, ip, ror pc
   1097c:	002f7f1d 	eoreq	r7, pc, sp, lsl pc	; <UNPREDICTABLE>
   10980:	1e9b0b00 	vfnmsne.f64	d0, d11, d0
   10984:	00098317 	andeq	r8, r9, r7, lsl r3
   10988:	4f8e1d00 	svcmi	0x008e1d00
   1098c:	9c0b0000 	stcls	0, cr0, [fp], {-0}
   10990:	4bb61e1e 	blmi	fed98210 <__data_end_ram_ret__+0xdeca8210>
   10994:	1c000000 	stcne	0, cr0, [r0], {-0}
   10998:	1e9e0b04 	vfnmsne.f64	d0, d14, d4
   1099c:	00dfa105 	sbcseq	sl, pc, r5, lsl #2
   109a0:	2f861d00 	svccs	0x00861d00
   109a4:	a00b0000 	andge	r0, fp, r0
   109a8:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   109ac:	091d0000 	ldmdbeq	sp, {}	; <UNPREDICTABLE>
   109b0:	0b00007a 	bleq	10ba0 <__ram_ret_data_start+0xd310>
   109b4:	b61e1ea1 	ldrlt	r1, [lr], -r1, lsr #29
   109b8:	0000004b 	andeq	r0, r0, fp, asr #32
   109bc:	a30b041c 	movwge	r0, #46108	; 0xb41c
   109c0:	dfc6051e 	svcle	0x00c6051e
   109c4:	8d1d0000 	ldchi	0, cr0, [sp, #-0]
   109c8:	0b00002f 	bleq	10a8c <__ram_ret_data_start+0xd1fc>
   109cc:	83171ea5 	tsthi	r7, #2640	; 0xa50
   109d0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   109d4:	0000a4c2 	andeq	sl, r0, r2, asr #9
   109d8:	1e1ea60b 	cfmsub32ne	mvax0, mvfx10, mvfx14, mvfx11
   109dc:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   109e0:	0b041c00 	bleq	1179e8 <__ram_ret_data_start+0x114158>
   109e4:	eb051ea8 	bl	15848c <__ram_ret_data_start+0x154bfc>
   109e8:	1d0000df 	stcne	0, cr0, [r0, #-892]	; 0xfffffc84
   109ec:	00002f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
   109f0:	171eaa0b 	ldrne	sl, [lr, -fp, lsl #20]
   109f4:	00000983 	andeq	r0, r0, r3, lsl #19
   109f8:	0036181d 	eorseq	r1, r6, sp, lsl r8
   109fc:	1eab0b00 	vfmane.f64	d0, d11, d0
   10a00:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10a04:	041c0000 	ldreq	r0, [ip], #-0
   10a08:	051ead0b 	ldreq	sl, [lr, #-3339]	; 0xfffff2f5
   10a0c:	0000e010 	andeq	lr, r0, r0, lsl r0
   10a10:	002b191d 	eoreq	r1, fp, sp, lsl r9
   10a14:	1eaf0b00 	vfmane.f64	d0, d15, d0
   10a18:	00098317 	andeq	r8, r9, r7, lsl r3
   10a1c:	5db81d00 	ldcpl	13, cr1, [r8]
   10a20:	b00b0000 	andlt	r0, fp, r0
   10a24:	4bb61e1e 	blmi	fed982a4 <__data_end_ram_ret__+0xdeca82a4>
   10a28:	1c000000 	stcne	0, cr0, [r0], {-0}
   10a2c:	1eb20b04 	vmovne.f64	d0, #36	; 0x41200000  10.0
   10a30:	00e03505 	rsceq	r3, r0, r5, lsl #10
   10a34:	2fa91d00 	svccs	0x00a91d00
   10a38:	b40b0000 	strlt	r0, [fp], #-0
   10a3c:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   10a40:	6a1d0000 	bvs	750a48 <__ram_ret_data_start+0x74d1b8>
   10a44:	0b000088 	bleq	10c6c <__ram_ret_data_start+0xd3dc>
   10a48:	b61e1eb5 			; <UNDEFINED> instruction: 0xb61e1eb5
   10a4c:	0000004b 	andeq	r0, r0, fp, asr #32
   10a50:	b70b041c 	smladlt	fp, ip, r4, r0
   10a54:	e05a051e 	subs	r0, sl, lr, lsl r5
   10a58:	b01d0000 	andslt	r0, sp, r0
   10a5c:	0b00002f 	bleq	10b20 <__ram_ret_data_start+0xd290>
   10a60:	83171eb9 	tsthi	r7, #2960	; 0xb90
   10a64:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10a68:	00001a32 	andeq	r1, r0, r2, lsr sl
   10a6c:	1e1eba0b 	vnmlsne.f32	s22, s28, s22
   10a70:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10a74:	0b041c00 	bleq	117a7c <__ram_ret_data_start+0x1141ec>
   10a78:	7f051ebc 	svcvc	0x00051ebc
   10a7c:	1d0000e0 	stcne	0, cr0, [r0, #-896]	; 0xfffffc80
   10a80:	00002fb7 			; <UNDEFINED> instruction: 0x00002fb7
   10a84:	171ebe0b 	ldrne	fp, [lr, -fp, lsl #28]
   10a88:	00000983 	andeq	r0, r0, r3, lsl #19
   10a8c:	0044701d 	subeq	r7, r4, sp, lsl r0
   10a90:	1ebf0b00 	vmovne.f64	d0, #240	; 0xbf800000 -1.0
   10a94:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10a98:	041c0000 	ldreq	r0, [ip], #-0
   10a9c:	051ec10b 	ldreq	ip, [lr, #-267]	; 0xfffffef5
   10aa0:	0000e0a4 	andeq	lr, r0, r4, lsr #1
   10aa4:	002b2a1d 	eoreq	r2, fp, sp, lsl sl
   10aa8:	1ec30b00 	vdivne.f64	d16, d3, d0
   10aac:	00098317 	andeq	r8, r9, r7, lsl r3
   10ab0:	92fc1d00 	rscsls	r1, ip, #0, 26
   10ab4:	c40b0000 	strgt	r0, [fp], #-0
   10ab8:	4bb61e1e 	blmi	fed98338 <__data_end_ram_ret__+0xdeca8338>
   10abc:	1c000000 	stcne	0, cr0, [r0], {-0}
   10ac0:	1ec60b04 	vdivne.f64	d16, d6, d4
   10ac4:	00e0c905 	rsceq	ip, r0, r5, lsl #18
   10ac8:	2fbe1d00 	svccs	0x00be1d00
   10acc:	c80b0000 	stmdagt	fp, {}	; <UNPREDICTABLE>
   10ad0:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   10ad4:	b41d0000 	ldrlt	r0, [sp], #-0
   10ad8:	0b000096 	bleq	10d38 <__ram_ret_data_start+0xd4a8>
   10adc:	b61e1ec9 	ldrlt	r1, [lr], -r9, asr #29
   10ae0:	0000004b 	andeq	r0, r0, fp, asr #32
   10ae4:	cb0b041c 	blgt	2d1b5c <__ram_ret_data_start+0x2ce2cc>
   10ae8:	e0ee051e 	rsc	r0, lr, lr, lsl r5
   10aec:	cd1d0000 	ldcgt	0, cr0, [sp, #-0]
   10af0:	0b000028 	bleq	10b98 <__ram_ret_data_start+0xd308>
   10af4:	83171ecd 	tsthi	r7, #3280	; 0xcd0
   10af8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10afc:	00008719 	andeq	r8, r0, r9, lsl r7
   10b00:	1e1ece0b 	cdpne	14, 1, cr12, cr14, cr11, {0}
   10b04:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10b08:	0b041c00 	bleq	117b10 <__ram_ret_data_start+0x114280>
   10b0c:	13051ed0 	movwne	r1, #24272	; 0x5ed0
   10b10:	1d0000e1 	stcne	0, cr0, [r0, #-900]	; 0xfffffc7c
   10b14:	00003038 	andeq	r3, r0, r8, lsr r0
   10b18:	171ed20b 	ldrne	sp, [lr, -fp, lsl #4]
   10b1c:	00000983 	andeq	r0, r0, r3, lsl #19
   10b20:	0018f41d 	andseq	pc, r8, sp, lsl r4	; <UNPREDICTABLE>
   10b24:	1ed30b00 	vfnmsne.f64	d16, d3, d0
   10b28:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10b2c:	041c0000 	ldreq	r0, [ip], #-0
   10b30:	051ed50b 	ldreq	sp, [lr, #-1291]	; 0xfffffaf5
   10b34:	0000e138 	andeq	lr, r0, r8, lsr r1
   10b38:	008d1d1d 	addeq	r1, sp, sp, lsl sp
   10b3c:	1ed70b00 	vfnmsne.f64	d16, d7, d0
   10b40:	00098317 	andeq	r8, r9, r7, lsl r3
   10b44:	43461d00 	movtmi	r1, #27904	; 0x6d00
   10b48:	d80b0000 	stmdale	fp, {}	; <UNPREDICTABLE>
   10b4c:	4bb61e1e 	blmi	fed983cc <__data_end_ram_ret__+0xdeca83cc>
   10b50:	1c000000 	stcne	0, cr0, [r0], {-0}
   10b54:	1eda0b04 	vfnmsne.f64	d16, d10, d4
   10b58:	00e15d05 	rsceq	r5, r1, r5, lsl #26
   10b5c:	8d231d00 	stchi	13, cr1, [r3, #-0]
   10b60:	dc0b0000 	stcle	0, cr0, [fp], {-0}
   10b64:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   10b68:	3c1d0000 	ldccc	0, cr0, [sp], {-0}
   10b6c:	0b00008f 	bleq	10db0 <__ram_ret_data_start+0xd520>
   10b70:	b61e1edd 			; <UNDEFINED> instruction: 0xb61e1edd
   10b74:	0000004b 	andeq	r0, r0, fp, asr #32
   10b78:	df0b041c 	svcle	0x000b041c
   10b7c:	e182051e 	orr	r0, r2, lr, lsl r5
   10b80:	291d0000 	ldmdbcs	sp, {}	; <UNPREDICTABLE>
   10b84:	0b00008d 	bleq	10dc0 <__ram_ret_data_start+0xd530>
   10b88:	83171ee1 	tsthi	r7, #3600	; 0xe10
   10b8c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10b90:	00004bca 	andeq	r4, r0, sl, asr #23
   10b94:	1e1ee20b 	cdpne	2, 1, cr14, cr14, cr11, {0}
   10b98:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10b9c:	0b041c00 	bleq	117ba4 <__ram_ret_data_start+0x114314>
   10ba0:	a7051ee4 	strge	r1, [r5, -r4, ror #29]
   10ba4:	1d0000e1 	stcne	0, cr0, [r0, #-900]	; 0xfffffc7c
   10ba8:	00008d46 	andeq	r8, r0, r6, asr #26
   10bac:	171ee60b 	ldrne	lr, [lr, -fp, lsl #12]
   10bb0:	00000983 	andeq	r0, r0, r3, lsl #19
   10bb4:	0027211d 	eoreq	r2, r7, sp, lsl r1
   10bb8:	1ee70b00 	vfmane.f64	d16, d7, d0
   10bbc:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10bc0:	041c0000 	ldreq	r0, [ip], #-0
   10bc4:	051ee90b 	ldreq	lr, [lr, #-2315]	; 0xfffff6f5
   10bc8:	0000e1cc 	andeq	lr, r0, ip, asr #3
   10bcc:	008d4c1d 	addeq	r4, sp, sp, lsl ip
   10bd0:	1eeb0b00 	vfmane.f64	d16, d11, d0
   10bd4:	00098317 	andeq	r8, r9, r7, lsl r3
   10bd8:	50491d00 	subpl	r1, r9, r0, lsl #26
   10bdc:	ec0b0000 	stc	0, cr0, [fp], {-0}
   10be0:	4bb61e1e 	blmi	fed98460 <__data_end_ram_ret__+0xdeca8460>
   10be4:	1c000000 	stcne	0, cr0, [r0], {-0}
   10be8:	1eee0b04 	vfmane.f64	d16, d14, d4
   10bec:	00e1f105 	rsceq	pc, r1, r5, lsl #2
   10bf0:	50e11d00 	rscpl	r1, r1, r0, lsl #26
   10bf4:	f00b0000 			; <UNDEFINED> instruction: 0xf00b0000
   10bf8:	0983171e 	stmibeq	r3, {r1, r2, r3, r4, r8, r9, sl, ip}
   10bfc:	1e1d0000 	cdpne	0, 1, cr0, cr13, cr0, {0}
   10c00:	0b000048 	bleq	10d28 <__ram_ret_data_start+0xd498>
   10c04:	b61e1ef1 			; <UNDEFINED> instruction: 0xb61e1ef1
   10c08:	0000004b 	andeq	r0, r0, fp, asr #32
   10c0c:	f30b041c 	vqshl.u8	d0, d12, d11
   10c10:	e216051e 	ands	r0, r6, #125829120	; 0x7800000
   10c14:	ef1d0000 	svc	0x001d0000
   10c18:	0b000033 	bleq	10cec <__ram_ret_data_start+0xd45c>
   10c1c:	83171ef5 	tsthi	r7, #3920	; 0xf50
   10c20:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10c24:	0000a588 	andeq	sl, r0, r8, lsl #11
   10c28:	1e1ef60b 	cfmsub32ne	mvax0, mvfx15, mvfx14, mvfx11
   10c2c:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10c30:	0b041c00 	bleq	117c38 <__ram_ret_data_start+0x1143a8>
   10c34:	3b051ef8 	blcc	15881c <__ram_ret_data_start+0x154f8c>
   10c38:	1d0000e2 	stcne	0, cr0, [r0, #-904]	; 0xfffffc78
   10c3c:	000033f5 	strdeq	r3, [r0], -r5
   10c40:	171efa0b 	ldrne	pc, [lr, -fp, lsl #20]
   10c44:	00000983 	andeq	r0, r0, r3, lsl #19
   10c48:	0037441d 	eorseq	r4, r7, sp, lsl r4
   10c4c:	1efb0b00 	vmovne.f64	d16, #176	; 0xc1800000 -16.0
   10c50:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10c54:	041c0000 	ldreq	r0, [ip], #-0
   10c58:	051efd0b 	ldreq	pc, [lr, #-3339]	; 0xfffff2f5
   10c5c:	0000e260 	andeq	lr, r0, r0, ror #4
   10c60:	0034941d 	eorseq	r9, r4, sp, lsl r4
   10c64:	1eff0b00 	vmovne.f64	d16, #240	; 0xbf800000 -1.0
   10c68:	00098317 	andeq	r8, r9, r7, lsl r3
   10c6c:	25461d00 	strbcs	r1, [r6, #-3328]	; 0xfffff300
   10c70:	000b0000 	andeq	r0, fp, r0
   10c74:	4bb61e1f 	blmi	fed984f8 <__data_end_ram_ret__+0xdeca84f8>
   10c78:	1c000000 	stcne	0, cr0, [r0], {-0}
   10c7c:	1f020b04 	svcne	0x00020b04
   10c80:	00e28505 	rsceq	r8, r2, r5, lsl #10
   10c84:	349a1d00 	ldrcc	r1, [sl], #3328	; 0xd00
   10c88:	040b0000 	streq	r0, [fp], #-0
   10c8c:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   10c90:	1a1d0000 	bne	750c98 <__ram_ret_data_start+0x74d408>
   10c94:	0b00004f 	bleq	10dd8 <__ram_ret_data_start+0xd548>
   10c98:	b61e1f05 	ldrlt	r1, [lr], -r5, lsl #30
   10c9c:	0000004b 	andeq	r0, r0, fp, asr #32
   10ca0:	070b041c 	smladeq	fp, ip, r4, r0
   10ca4:	e2aa051f 	adc	r0, sl, #130023424	; 0x7c00000
   10ca8:	a01d0000 	andsge	r0, sp, r0
   10cac:	0b000034 	bleq	10d84 <__ram_ret_data_start+0xd4f4>
   10cb0:	83171f09 	tsthi	r7, #9, 30	; 0x24
   10cb4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10cb8:	0000ab8b 	andeq	sl, r0, fp, lsl #23
   10cbc:	1e1f0a0b 	vnmlsne.f32	s0, s30, s22
   10cc0:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10cc4:	0b041c00 	bleq	117ccc <__ram_ret_data_start+0x11443c>
   10cc8:	cf051f0c 	svcgt	0x00051f0c
   10ccc:	1d0000e2 	stcne	0, cr0, [r0, #-904]	; 0xfffffc78
   10cd0:	000034a6 	andeq	r3, r0, r6, lsr #9
   10cd4:	171f0e0b 	ldrne	r0, [pc, -fp, lsl #28]
   10cd8:	00000983 	andeq	r0, r0, r3, lsl #19
   10cdc:	00a3c71d 	adceq	ip, r3, sp, lsl r7
   10ce0:	1f0f0b00 	svcne	0x000f0b00
   10ce4:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10ce8:	041c0000 	ldreq	r0, [ip], #-0
   10cec:	051f110b 	ldreq	r1, [pc, #-267]	; 10be9 <__ram_ret_data_start+0xd359>
   10cf0:	0000e2f4 	strdeq	lr, [r0], -r4
   10cf4:	0034ac1d 	eorseq	sl, r4, sp, lsl ip
   10cf8:	1f130b00 	svcne	0x00130b00
   10cfc:	00098317 	andeq	r8, r9, r7, lsl r3
   10d00:	355f1d00 	ldrbcc	r1, [pc, #-3328]	; 10008 <__ram_ret_data_start+0xc778>
   10d04:	140b0000 	strne	r0, [fp], #-0
   10d08:	4bb61e1f 	blmi	fed9858c <__data_end_ram_ret__+0xdeca858c>
   10d0c:	1c000000 	stcne	0, cr0, [r0], {-0}
   10d10:	1f160b04 	svcne	0x00160b04
   10d14:	00e31905 	rsceq	r1, r3, r5, lsl #18
   10d18:	34b21d00 	ldrtcc	r1, [r2], #3328	; 0xd00
   10d1c:	180b0000 	stmdane	fp, {}	; <UNPREDICTABLE>
   10d20:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   10d24:	e21d0000 	ands	r0, sp, #0
   10d28:	0b00005c 	bleq	10ea0 <__ram_ret_data_start+0xd610>
   10d2c:	b61e1f19 	sadd16lt	r1, lr, r9
   10d30:	0000004b 	andeq	r0, r0, fp, asr #32
   10d34:	1b0b041c 	blne	2d1dac <__ram_ret_data_start+0x2ce51c>
   10d38:	e33e051f 	teq	lr, #130023424	; 0x7c00000
   10d3c:	521d0000 	andspl	r0, sp, #0
   10d40:	0b00008e 	bleq	10f80 <__ram_ret_data_start+0xd6f0>
   10d44:	83171f1d 	tsthi	r7, #29, 30	; 0x74
   10d48:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10d4c:	000087df 	ldrdeq	r8, [r0], -pc	; <UNPREDICTABLE>
   10d50:	1e1f1e0b 	cdpne	14, 1, cr1, cr15, cr11, {0}
   10d54:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10d58:	0b041c00 	bleq	117d60 <__ram_ret_data_start+0x1144d0>
   10d5c:	63051f20 	movwvs	r1, #24352	; 0x5f20
   10d60:	1d0000e3 	stcne	0, cr0, [r0, #-908]	; 0xfffffc74
   10d64:	000034d2 	ldrdeq	r3, [r0], -r2
   10d68:	171f220b 	ldrne	r2, [pc, -fp, lsl #4]
   10d6c:	00000983 	andeq	r0, r0, r3, lsl #19
   10d70:	0019881d 	andseq	r8, r9, sp, lsl r8
   10d74:	1f230b00 	svcne	0x00230b00
   10d78:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10d7c:	041c0000 	ldreq	r0, [ip], #-0
   10d80:	051f250b 	ldreq	r2, [pc, #-1291]	; 1087d <__ram_ret_data_start+0xcfed>
   10d84:	0000e388 	andeq	lr, r0, r8, lsl #7
   10d88:	0034d81d 	eorseq	sp, r4, sp, lsl r8
   10d8c:	1f270b00 	svcne	0x00270b00
   10d90:	00098317 	andeq	r8, r9, r7, lsl r3
   10d94:	44151d00 	ldrmi	r1, [r5], #-3328	; 0xfffff300
   10d98:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
   10d9c:	4bb61e1f 	blmi	fed98620 <__data_end_ram_ret__+0xdeca8620>
   10da0:	1c000000 	stcne	0, cr0, [r0], {-0}
   10da4:	1f2a0b04 	svcne	0x002a0b04
   10da8:	00e3ad05 	rsceq	sl, r3, r5, lsl #26
   10dac:	34de1d00 	ldrbcc	r1, [lr], #3328	; 0xd00
   10db0:	2c0b0000 	stccs	0, cr0, [fp], {-0}
   10db4:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   10db8:	811d0000 	tsthi	sp, r0
   10dbc:	0b000091 	bleq	11008 <__ram_ret_data_start+0xd778>
   10dc0:	b61e1f2d 	ldrlt	r1, [lr], -sp, lsr #30
   10dc4:	0000004b 	andeq	r0, r0, fp, asr #32
   10dc8:	2f0b041c 	svccs	0x000b041c
   10dcc:	e3d2051f 	bics	r0, r2, #130023424	; 0x7c00000
   10dd0:	8d1d0000 	ldchi	0, cr0, [sp, #-0]
   10dd4:	0b000035 	bleq	10eb0 <__ram_ret_data_start+0xd620>
   10dd8:	83171f31 	tsthi	r7, #49, 30	; 0xc4
   10ddc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10de0:	00005b7e 	andeq	r5, r0, lr, ror fp
   10de4:	1e1f320b 	cdpne	2, 1, cr3, cr15, cr11, {0}
   10de8:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10dec:	0b041c00 	bleq	117df4 <__ram_ret_data_start+0x114564>
   10df0:	f7051f34 			; <UNDEFINED> instruction: 0xf7051f34
   10df4:	1d0000e3 	stcne	0, cr0, [r0, #-908]	; 0xfffffc74
   10df8:	00003593 	muleq	r0, r3, r5
   10dfc:	171f360b 	ldrne	r3, [pc, -fp, lsl #12]
   10e00:	00000983 	andeq	r0, r0, r3, lsl #19
   10e04:	00862f1d 	addeq	r2, r6, sp, lsl pc
   10e08:	1f370b00 	svcne	0x00370b00
   10e0c:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10e10:	041c0000 	ldreq	r0, [ip], #-0
   10e14:	051f390b 	ldreq	r3, [pc, #-2315]	; 10511 <__ram_ret_data_start+0xcc81>
   10e18:	0000e41c 	andeq	lr, r0, ip, lsl r4
   10e1c:	0035991d 	eorseq	r9, r5, sp, lsl r9
   10e20:	1f3b0b00 	svcne	0x003b0b00
   10e24:	00098317 	andeq	r8, r9, r7, lsl r3
   10e28:	18341d00 	ldmdane	r4!, {r8, sl, fp, ip}
   10e2c:	3c0b0000 	stccc	0, cr0, [fp], {-0}
   10e30:	4bb61e1f 	blmi	fed986b4 <__data_end_ram_ret__+0xdeca86b4>
   10e34:	1c000000 	stcne	0, cr0, [r0], {-0}
   10e38:	1f3e0b04 	svcne	0x003e0b04
   10e3c:	00e44105 	rsceq	r4, r4, r5, lsl #2
   10e40:	90411d00 	subls	r1, r1, r0, lsl #26
   10e44:	400b0000 	andmi	r0, fp, r0
   10e48:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   10e4c:	981d0000 	ldmdals	sp, {}	; <UNPREDICTABLE>
   10e50:	0b000042 	bleq	10f60 <__ram_ret_data_start+0xd6d0>
   10e54:	b61e1f41 	ldrlt	r1, [lr], -r1, asr #30
   10e58:	0000004b 	andeq	r0, r0, fp, asr #32
   10e5c:	430b041c 	movwmi	r0, #46108	; 0xb41c
   10e60:	e466051f 	strbt	r0, [r6], #-1311	; 0xfffffae1
   10e64:	a61d0000 	ldrge	r0, [sp], -r0
   10e68:	0b000035 	bleq	10f44 <__ram_ret_data_start+0xd6b4>
   10e6c:	83171f45 	tsthi	r7, #276	; 0x114
   10e70:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10e74:	00006a82 	andeq	r6, r0, r2, lsl #21
   10e78:	1e1f460b 	cfmsub32ne	mvax0, mvfx4, mvfx15, mvfx11
   10e7c:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10e80:	0b041c00 	bleq	117e88 <__ram_ret_data_start+0x1145f8>
   10e84:	8b051f48 	blhi	158bac <__ram_ret_data_start+0x15531c>
   10e88:	1d0000e4 	stcne	0, cr0, [r0, #-912]	; 0xfffffc70
   10e8c:	00009053 	andeq	r9, r0, r3, asr r0
   10e90:	171f4a0b 	ldrne	r4, [pc, -fp, lsl #20]
   10e94:	00000983 	andeq	r0, r0, r3, lsl #19
   10e98:	0095061d 	addseq	r0, r5, sp, lsl r6
   10e9c:	1f4b0b00 	svcne	0x004b0b00
   10ea0:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10ea4:	041c0000 	ldreq	r0, [ip], #-0
   10ea8:	051f4d0b 	ldreq	r4, [pc, #-3339]	; 101a5 <__ram_ret_data_start+0xc915>
   10eac:	0000e4b0 			; <UNDEFINED> instruction: 0x0000e4b0
   10eb0:	0035ac1d 	eorseq	sl, r5, sp, lsl ip
   10eb4:	1f4f0b00 	svcne	0x004f0b00
   10eb8:	00098317 	andeq	r8, r9, r7, lsl r3
   10ebc:	26551d00 	ldrbcs	r1, [r5], -r0, lsl #26
   10ec0:	500b0000 	andpl	r0, fp, r0
   10ec4:	4bb61e1f 	blmi	fed98748 <__data_end_ram_ret__+0xdeca8748>
   10ec8:	1c000000 	stcne	0, cr0, [r0], {-0}
   10ecc:	1f520b04 	svcne	0x00520b04
   10ed0:	00e4d505 	rsceq	sp, r4, r5, lsl #10
   10ed4:	35b21d00 	ldrcc	r1, [r2, #3328]!	; 0xd00
   10ed8:	540b0000 	strpl	r0, [fp], #-0
   10edc:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   10ee0:	811d0000 	tsthi	sp, r0
   10ee4:	0b00004f 	bleq	11028 <__ram_ret_data_start+0xd798>
   10ee8:	b61e1f55 	ssaxlt	r1, lr, r5
   10eec:	0000004b 	andeq	r0, r0, fp, asr #32
   10ef0:	570b041c 	smladpl	fp, ip, r4, r0
   10ef4:	e4fa051f 	ldrbt	r0, [sl], #1311	; 0x51f
   10ef8:	b81d0000 	ldmdalt	sp, {}	; <UNPREDICTABLE>
   10efc:	0b000035 	bleq	10fd8 <__ram_ret_data_start+0xd748>
   10f00:	83171f59 	tsthi	r7, #356	; 0x164
   10f04:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10f08:	00007a01 	andeq	r7, r0, r1, lsl #20
   10f0c:	1e1f5a0b 	vnmlsne.f32	s10, s30, s22
   10f10:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10f14:	0b041c00 	bleq	117f1c <__ram_ret_data_start+0x11468c>
   10f18:	1f051f5c 	svcne	0x00051f5c
   10f1c:	1d0000e5 	stcne	0, cr0, [r0, #-916]	; 0xfffffc6c
   10f20:	000035be 			; <UNDEFINED> instruction: 0x000035be
   10f24:	171f5e0b 	ldrne	r5, [pc, -fp, lsl #28]
   10f28:	00000983 	andeq	r0, r0, r3, lsl #19
   10f2c:	002c391d 	eoreq	r3, ip, sp, lsl r9
   10f30:	1f5f0b00 	svcne	0x005f0b00
   10f34:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10f38:	041c0000 	ldreq	r0, [ip], #-0
   10f3c:	051f610b 	ldreq	r6, [pc, #-267]	; 10e39 <__ram_ret_data_start+0xd5a9>
   10f40:	0000e544 	andeq	lr, r0, r4, asr #10
   10f44:	0055111d 	subseq	r1, r5, sp, lsl r1
   10f48:	1f630b00 	svcne	0x00630b00
   10f4c:	00098317 	andeq	r8, r9, r7, lsl r3
   10f50:	938d1d00 	orrls	r1, sp, #0, 26
   10f54:	640b0000 	strvs	r0, [fp], #-0
   10f58:	4bb61e1f 	blmi	fed987dc <__data_end_ram_ret__+0xdeca87dc>
   10f5c:	1c000000 	stcne	0, cr0, [r0], {-0}
   10f60:	1f660b04 	svcne	0x00660b04
   10f64:	00e56905 	rsceq	r6, r5, r5, lsl #18
   10f68:	36121d00 	ldrcc	r1, [r2], -r0, lsl #26
   10f6c:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
   10f70:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   10f74:	a81d0000 	ldmdage	sp, {}	; <UNPREDICTABLE>
   10f78:	0b000024 	bleq	11010 <__ram_ret_data_start+0xd780>
   10f7c:	b61e1f69 	ldrlt	r1, [lr], -r9, ror #30
   10f80:	0000004b 	andeq	r0, r0, fp, asr #32
   10f84:	6b0b041c 	blvs	2d1ffc <__ram_ret_data_start+0x2ce76c>
   10f88:	e58e051f 	str	r0, [lr, #1311]	; 0x51f
   10f8c:	7b1d0000 	blvc	750f94 <__ram_ret_data_start+0x74d704>
   10f90:	0b000091 	bleq	111dc <__ram_ret_data_start+0xd94c>
   10f94:	83171f6d 	tsthi	r7, #436	; 0x1b4
   10f98:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   10f9c:	00004e7c 	andeq	r4, r0, ip, ror lr
   10fa0:	1e1f6e0b 	cdpne	14, 1, cr6, cr15, cr11, {0}
   10fa4:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   10fa8:	0b041c00 	bleq	117fb0 <__ram_ret_data_start+0x114720>
   10fac:	b3051f70 	movwlt	r1, #24432	; 0x5f70
   10fb0:	1d0000e5 	stcne	0, cr0, [r0, #-916]	; 0xfffffc6c
   10fb4:	00003620 	andeq	r3, r0, r0, lsr #12
   10fb8:	171f720b 	ldrne	r7, [pc, -fp, lsl #4]
   10fbc:	00000983 	andeq	r0, r0, r3, lsl #19
   10fc0:	0078551d 	rsbseq	r5, r8, sp, lsl r5
   10fc4:	1f730b00 	svcne	0x00730b00
   10fc8:	004bb61e 	subeq	fp, fp, lr, lsl r6
   10fcc:	041c0000 	ldreq	r0, [ip], #-0
   10fd0:	051f750b 	ldreq	r7, [pc, #-1291]	; 10acd <__ram_ret_data_start+0xd23d>
   10fd4:	0000e5d8 	ldrdeq	lr, [r0], -r8
   10fd8:	0036261d 	eorseq	r2, r6, sp, lsl r6
   10fdc:	1f770b00 	svcne	0x00770b00
   10fe0:	00098317 	andeq	r8, r9, r7, lsl r3
   10fe4:	a2f21d00 	rscsge	r1, r2, #0, 26
   10fe8:	780b0000 	stmdavc	fp, {}	; <UNPREDICTABLE>
   10fec:	4bb61e1f 	blmi	fed98870 <__data_end_ram_ret__+0xdeca8870>
   10ff0:	1c000000 	stcne	0, cr0, [r0], {-0}
   10ff4:	1f7a0b04 	svcne	0x007a0b04
   10ff8:	00e5fd05 	rsceq	pc, r5, r5, lsl #26
   10ffc:	362c1d00 	strtcc	r1, [ip], -r0, lsl #26
   11000:	7c0b0000 	stcvc	0, cr0, [fp], {-0}
   11004:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   11008:	6b1d0000 	blvs	751010 <__ram_ret_data_start+0x74d780>
   1100c:	0b000034 	bleq	110e4 <__ram_ret_data_start+0xd854>
   11010:	b61e1f7d 	ssub16lt	r1, lr, sp
   11014:	0000004b 	andeq	r0, r0, fp, asr #32
   11018:	7f0b041c 	svcvc	0x000b041c
   1101c:	e622051f 			; <UNDEFINED> instruction: 0xe622051f
   11020:	321d0000 	andscc	r0, sp, #0
   11024:	0b000036 	bleq	11104 <__ram_ret_data_start+0xd874>
   11028:	83171f81 	tsthi	r7, #516	; 0x204
   1102c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11030:	00005c56 	andeq	r5, r0, r6, asr ip
   11034:	1e1f820b 	cdpne	2, 1, cr8, cr15, cr11, {0}
   11038:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   1103c:	0b041c00 	bleq	118044 <__ram_ret_data_start+0x1147b4>
   11040:	47051f84 	strmi	r1, [r5, -r4, lsl #31]
   11044:	1d0000e6 	stcne	0, cr0, [r0, #-920]	; 0xfffffc68
   11048:	00003638 	andeq	r3, r0, r8, lsr r6
   1104c:	171f860b 	ldrne	r8, [pc, -fp, lsl #12]
   11050:	00000983 	andeq	r0, r0, r3, lsl #19
   11054:	0087071d 	addeq	r0, r7, sp, lsl r7
   11058:	1f870b00 	svcne	0x00870b00
   1105c:	004bb61e 	subeq	fp, fp, lr, lsl r6
   11060:	041c0000 	ldreq	r0, [ip], #-0
   11064:	051f890b 	ldreq	r8, [pc, #-2315]	; 10761 <__ram_ret_data_start+0xced1>
   11068:	0000e66c 	andeq	lr, r0, ip, ror #12
   1106c:	00363e1d 	eorseq	r3, r6, sp, lsl lr
   11070:	1f8b0b00 	svcne	0x008b0b00
   11074:	00098317 	andeq	r8, r9, r7, lsl r3
   11078:	82b51d00 	adcshi	r1, r5, #0, 26
   1107c:	8c0b0000 	stchi	0, cr0, [fp], {-0}
   11080:	4bb61e1f 	blmi	fed98904 <__data_end_ram_ret__+0xdeca8904>
   11084:	1c000000 	stcne	0, cr0, [r0], {-0}
   11088:	1f8e0b04 	svcne	0x008e0b04
   1108c:	00e69105 	rsceq	r9, r6, r5, lsl #2
   11090:	1bbf1d00 	blne	fefd8498 <__data_end_ram_ret__+0xdeee8498>
   11094:	900b0000 	andls	r0, fp, r0
   11098:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   1109c:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
   110a0:	0b00003f 	bleq	111a4 <__ram_ret_data_start+0xd914>
   110a4:	b61e1f91 	sadd8lt	r1, lr, r1
   110a8:	0000004b 	andeq	r0, r0, fp, asr #32
   110ac:	930b041c 	movwls	r0, #46108	; 0xb41c
   110b0:	e6b6051f 	ssat	r0, #23, pc, lsl #10	; <UNPREDICTABLE>
   110b4:	0e1d0000 	cdpeq	0, 1, cr0, cr13, cr0, {0}
   110b8:	0b000037 	bleq	1119c <__ram_ret_data_start+0xd90c>
   110bc:	83171f95 	tsthi	r7, #596	; 0x254
   110c0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   110c4:	000031b7 			; <UNDEFINED> instruction: 0x000031b7
   110c8:	1e1f960b 	cfmsub32ne	mvax0, mvfx9, mvfx15, mvfx11
   110cc:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   110d0:	0b041c00 	bleq	1180d8 <__ram_ret_data_start+0x114848>
   110d4:	db051f98 	blle	158f3c <__ram_ret_data_start+0x1556ac>
   110d8:	1d0000e6 	stcne	0, cr0, [r0, #-920]	; 0xfffffc68
   110dc:	00003714 	andeq	r3, r0, r4, lsl r7
   110e0:	171f9a0b 	ldrne	r9, [pc, -fp, lsl #20]
   110e4:	00000983 	andeq	r0, r0, r3, lsl #19
   110e8:	005a981d 	subseq	r9, sl, sp, lsl r8
   110ec:	1f9b0b00 	svcne	0x009b0b00
   110f0:	004bb61e 	subeq	fp, fp, lr, lsl r6
   110f4:	041c0000 	ldreq	r0, [ip], #-0
   110f8:	051f9d0b 	ldreq	r9, [pc, #-3339]	; 103f5 <__ram_ret_data_start+0xcb65>
   110fc:	0000e700 	andeq	lr, r0, r0, lsl #14
   11100:	00371a1d 	eorseq	r1, r7, sp, lsl sl
   11104:	1f9f0b00 	svcne	0x009f0b00
   11108:	00098317 	andeq	r8, r9, r7, lsl r3
   1110c:	854e1d00 	strbhi	r1, [lr, #-3328]	; 0xfffff300
   11110:	a00b0000 	andge	r0, fp, r0
   11114:	4bb61e1f 	blmi	fed98998 <__data_end_ram_ret__+0xdeca8998>
   11118:	1c000000 	stcne	0, cr0, [r0], {-0}
   1111c:	1fa20b04 	svcne	0x00a20b04
   11120:	00e72505 	rsceq	r2, r7, r5, lsl #10
   11124:	37201d00 	strcc	r1, [r0, -r0, lsl #26]!
   11128:	a40b0000 	strge	r0, [fp], #-0
   1112c:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   11130:	c41d0000 	ldrgt	r0, [sp], #-0
   11134:	0b000017 	bleq	11198 <__ram_ret_data_start+0xd908>
   11138:	b61e1fa5 	ldrlt	r1, [lr], -r5, lsr #31
   1113c:	0000004b 	andeq	r0, r0, fp, asr #32
   11140:	a70b041c 	smladge	fp, ip, r4, r0
   11144:	e74a051f 	smlald	r0, sl, pc, r5	; <UNPREDICTABLE>
   11148:	261d0000 	ldrcs	r0, [sp], -r0
   1114c:	0b000037 	bleq	11230 <__ram_ret_data_start+0xd9a0>
   11150:	83171fa9 	tsthi	r7, #676	; 0x2a4
   11154:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11158:	0000420f 	andeq	r4, r0, pc, lsl #4
   1115c:	1e1faa0b 	vnmlsne.f32	s20, s30, s22
   11160:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   11164:	0b041c00 	bleq	11816c <__ram_ret_data_start+0x1148dc>
   11168:	6f051fac 	svcvs	0x00051fac
   1116c:	1d0000e7 	stcne	0, cr0, [r0, #-924]	; 0xfffffc64
   11170:	0000372c 	andeq	r3, r0, ip, lsr #14
   11174:	171fae0b 	ldrne	sl, [pc, -fp, lsl #28]
   11178:	00000983 	andeq	r0, r0, r3, lsl #19
   1117c:	0069af1d 	rsbeq	sl, r9, sp, lsl pc
   11180:	1faf0b00 	svcne	0x00af0b00
   11184:	004bb61e 	subeq	fp, fp, lr, lsl r6
   11188:	041c0000 	ldreq	r0, [ip], #-0
   1118c:	051fb10b 	ldreq	fp, [pc, #-267]	; 11089 <__ram_ret_data_start+0xd7f9>
   11190:	0000e794 	muleq	r0, r4, r7
   11194:	0037321d 	eorseq	r3, r7, sp, lsl r2
   11198:	1fb30b00 	svcne	0x00b30b00
   1119c:	00098317 	andeq	r8, r9, r7, lsl r3
   111a0:	94811d00 	strls	r1, [r1], #3328	; 0xd00
   111a4:	b40b0000 	strlt	r0, [fp], #-0
   111a8:	4bb61e1f 	blmi	fed98a2c <__data_end_ram_ret__+0xdeca8a2c>
   111ac:	1c000000 	stcne	0, cr0, [r0], {-0}
   111b0:	1fb60b04 	svcne	0x00b60b04
   111b4:	00e7b905 	rsceq	fp, r7, r5, lsl #18
   111b8:	37381d00 	ldrcc	r1, [r8, -r0, lsl #26]!
   111bc:	b80b0000 	stmdalt	fp, {}	; <UNPREDICTABLE>
   111c0:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   111c4:	3e1d0000 	cdpcc	0, 1, cr0, cr13, cr0, {0}
   111c8:	0b000025 	bleq	11264 <__ram_ret_data_start+0xd9d4>
   111cc:	b61e1fb9 			; <UNDEFINED> instruction: 0xb61e1fb9
   111d0:	0000004b 	andeq	r0, r0, fp, asr #32
   111d4:	bb0b041c 	bllt	2d224c <__ram_ret_data_start+0x2ce9bc>
   111d8:	e7de051f 	bfc	r0, #10, #21
   111dc:	3e1d0000 	cdpcc	0, 1, cr0, cr13, cr0, {0}
   111e0:	0b000037 	bleq	112c4 <__ram_ret_data_start+0xda34>
   111e4:	83171fbd 	tsthi	r7, #756	; 0x2f4
   111e8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   111ec:	00004f12 	andeq	r4, r0, r2, lsl pc
   111f0:	1e1fbe0b 	cdpne	14, 1, cr11, cr15, cr11, {0}
   111f4:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   111f8:	0b041c00 	bleq	118200 <__ram_ret_data_start+0x114970>
   111fc:	03051fc0 	movweq	r1, #24512	; 0x5fc0
   11200:	1d0000e8 	stcne	0, cr0, [r0, #-928]	; 0xfffffc60
   11204:	00009381 	andeq	r9, r0, r1, lsl #7
   11208:	171fc20b 	ldrne	ip, [pc, -fp, lsl #4]
   1120c:	00000983 	andeq	r0, r0, r3, lsl #19
   11210:	0046b71d 	subeq	fp, r6, sp, lsl r7
   11214:	1fc30b00 	svcne	0x00c30b00
   11218:	004bb61e 	subeq	fp, fp, lr, lsl r6
   1121c:	041c0000 	ldreq	r0, [ip], #-0
   11220:	051fc50b 	ldreq	ip, [pc, #-1291]	; 10d1d <__ram_ret_data_start+0xd48d>
   11224:	0000e828 	andeq	lr, r0, r8, lsr #16
   11228:	0094b61d 	addseq	fp, r4, sp, lsl r6
   1122c:	1fc70b00 	svcne	0x00c70b00
   11230:	00098317 	andeq	r8, r9, r7, lsl r3
   11234:	68731d00 	ldmdavs	r3!, {r8, sl, fp, ip}^
   11238:	c80b0000 	stmdagt	fp, {}	; <UNPREDICTABLE>
   1123c:	4bb61e1f 	blmi	fed98ac0 <__data_end_ram_ret__+0xdeca8ac0>
   11240:	1c000000 	stcne	0, cr0, [r0], {-0}
   11244:	1fca0b04 	svcne	0x00ca0b04
   11248:	00e84d05 	rsceq	r4, r8, r5, lsl #26
   1124c:	37be1d00 	ldrcc	r1, [lr, r0, lsl #26]!
   11250:	cc0b0000 	stcgt	0, cr0, [fp], {-0}
   11254:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   11258:	bf1d0000 	svclt	0x001d0000
   1125c:	0b000092 	bleq	114ac <__ram_ret_data_start+0xdc1c>
   11260:	b61e1fcd 	ldrlt	r1, [lr], -sp, asr #31
   11264:	0000004b 	andeq	r0, r0, fp, asr #32
   11268:	cf0b041c 	svcgt	0x000b041c
   1126c:	e872051f 	ldmda	r2!, {r0, r1, r2, r3, r4, r8, sl}^
   11270:	c41d0000 	ldrgt	r0, [sp], #-0
   11274:	0b000037 	bleq	11358 <__ram_ret_data_start+0xdac8>
   11278:	83171fd1 	tsthi	r7, #836	; 0x344
   1127c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11280:	000023f9 	strdeq	r2, [r0], -r9
   11284:	1e1fd20b 	cdpne	2, 1, cr13, cr15, cr11, {0}
   11288:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   1128c:	0b041c00 	bleq	118294 <__ram_ret_data_start+0x114a04>
   11290:	97051fd4 			; <UNDEFINED> instruction: 0x97051fd4
   11294:	1d0000e8 	stcne	0, cr0, [r0, #-928]	; 0xfffffc60
   11298:	000037ca 	andeq	r3, r0, sl, asr #15
   1129c:	171fd60b 	ldrne	sp, [pc, -fp, lsl #12]
   112a0:	00000983 	andeq	r0, r0, r3, lsl #19
   112a4:	004df81d 	subeq	pc, sp, sp, lsl r8	; <UNPREDICTABLE>
   112a8:	1fd70b00 	svcne	0x00d70b00
   112ac:	004bb61e 	subeq	fp, fp, lr, lsl r6
   112b0:	041c0000 	ldreq	r0, [ip], #-0
   112b4:	051fd90b 	ldreq	sp, [pc, #-2315]	; 109b1 <__ram_ret_data_start+0xd121>
   112b8:	0000e8bc 			; <UNDEFINED> instruction: 0x0000e8bc
   112bc:	0037d01d 	eorseq	sp, r7, sp, lsl r0
   112c0:	1fdb0b00 	svcne	0x00db0b00
   112c4:	00098317 	andeq	r8, r9, r7, lsl r3
   112c8:	77011d00 	strvc	r1, [r1, -r0, lsl #26]
   112cc:	dc0b0000 	stcle	0, cr0, [fp], {-0}
   112d0:	4bb61e1f 	blmi	fed98b54 <__data_end_ram_ret__+0xdeca8b54>
   112d4:	1c000000 	stcne	0, cr0, [r0], {-0}
   112d8:	1fde0b04 	svcne	0x00de0b04
   112dc:	00e8e105 	rsceq	lr, r8, r5, lsl #2
   112e0:	37d61d00 	ldrbcc	r1, [r6, r0, lsl #26]
   112e4:	e00b0000 	and	r0, fp, r0
   112e8:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   112ec:	181d0000 	ldmdane	sp, {}	; <UNPREDICTABLE>
   112f0:	0b0000a2 	bleq	11580 <__ram_ret_data_start+0xdcf0>
   112f4:	b61e1fe1 	ldrlt	r1, [lr], -r1, ror #31
   112f8:	0000004b 	andeq	r0, r0, fp, asr #32
   112fc:	e30b041c 	movw	r0, #46108	; 0xb41c
   11300:	e906051f 	stmdb	r6, {r0, r1, r2, r3, r4, r8, sl}
   11304:	dc1d0000 	ldcle	0, cr0, [sp], {-0}
   11308:	0b000037 	bleq	113ec <__ram_ret_data_start+0xdb5c>
   1130c:	83171fe5 	tsthi	r7, #916	; 0x394
   11310:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11314:	000032bd 			; <UNDEFINED> instruction: 0x000032bd
   11318:	1e1fe60b 	cfmsub32ne	mvax0, mvfx14, mvfx15, mvfx11
   1131c:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   11320:	0b041c00 	bleq	118328 <__ram_ret_data_start+0x114a98>
   11324:	2b051fe8 	blcs	1592cc <__ram_ret_data_start+0x155a3c>
   11328:	1d0000e9 	stcne	0, cr0, [r0, #-932]	; 0xfffffc5c
   1132c:	000037e2 	andeq	r3, r0, r2, ror #15
   11330:	171fea0b 	ldrne	lr, [pc, -fp, lsl #20]
   11334:	00000983 	andeq	r0, r0, r3, lsl #19
   11338:	005b5f1d 	subseq	r5, fp, sp, lsl pc
   1133c:	1feb0b00 	svcne	0x00eb0b00
   11340:	004bb61e 	subeq	fp, fp, lr, lsl r6
   11344:	041c0000 	ldreq	r0, [ip], #-0
   11348:	051fed0b 	ldreq	lr, [pc, #-3339]	; 10645 <__ram_ret_data_start+0xcdb5>
   1134c:	0000e950 	andeq	lr, r0, r0, asr r9
   11350:	0037e81d 	eorseq	lr, r7, sp, lsl r8
   11354:	1fef0b00 	svcne	0x00ef0b00
   11358:	00098317 	andeq	r8, r9, r7, lsl r3
   1135c:	85f01d00 	ldrbhi	r1, [r0, #3328]!	; 0xd00
   11360:	f00b0000 			; <UNDEFINED> instruction: 0xf00b0000
   11364:	4bb61e1f 	blmi	fed98be8 <__data_end_ram_ret__+0xdeca8be8>
   11368:	1c000000 	stcne	0, cr0, [r0], {-0}
   1136c:	1ff20b04 	svcne	0x00f20b04
   11370:	00e97505 	rsceq	r7, r9, r5, lsl #10
   11374:	94dd1d00 	ldrbls	r1, [sp], #3328	; 0xd00
   11378:	f40b0000 	vst4.8	{d0-d3}, [fp], r0
   1137c:	0983171f 	stmibeq	r3, {r0, r1, r2, r3, r4, r8, r9, sl, ip}
   11380:	271d0000 	ldrcs	r0, [sp, -r0]
   11384:	0b000018 	bleq	113ec <__ram_ret_data_start+0xdb5c>
   11388:	b61e1ff5 	ssub8lt	r1, lr, r5
   1138c:	0000004b 	andeq	r0, r0, fp, asr #32
   11390:	f70b041c 			; <UNDEFINED> instruction: 0xf70b041c
   11394:	e99a051f 	ldmib	sl, {r0, r1, r2, r3, r4, r8, sl}
   11398:	201d0000 	andscs	r0, sp, r0
   1139c:	0b000038 	bleq	11484 <__ram_ret_data_start+0xdbf4>
   113a0:	83171ff9 	tsthi	r7, #996	; 0x3e4
   113a4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   113a8:	0000a0bc 	strheq	sl, [r0], -ip
   113ac:	1e1ffa0b 	vnmlsne.f32	s30, s30, s22
   113b0:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   113b4:	0b041c00 	bleq	1183bc <__ram_ret_data_start+0x114b2c>
   113b8:	bf051ffc 	svclt	0x00051ffc
   113bc:	1d0000e9 	stcne	0, cr0, [r0, #-932]	; 0xfffffc5c
   113c0:	00003826 	andeq	r3, r0, r6, lsr #16
   113c4:	171ffe0b 	ldrne	pc, [pc, -fp, lsl #28]
   113c8:	00000983 	andeq	r0, r0, r3, lsl #19
   113cc:	0031001d 	eorseq	r0, r1, sp, lsl r0
   113d0:	1fff0b00 	svcne	0x00ff0b00
   113d4:	004bb61e 	subeq	fp, fp, lr, lsl r6
   113d8:	041c0000 	ldreq	r0, [ip], #-0
   113dc:	0520010b 	streq	r0, [r0, #-267]!	; 0xfffffef5
   113e0:	0000e9e4 	andeq	lr, r0, r4, ror #19
   113e4:	005b341d 	subseq	r3, fp, sp, lsl r4
   113e8:	20030b00 	andcs	r0, r3, r0, lsl #22
   113ec:	00098317 	andeq	r8, r9, r7, lsl r3
   113f0:	598e1d00 	stmibpl	lr, {r8, sl, fp, ip}
   113f4:	040b0000 	streq	r0, [fp], #-0
   113f8:	4bb61e20 	blmi	fed98c80 <__data_end_ram_ret__+0xdeca8c80>
   113fc:	1c000000 	stcne	0, cr0, [r0], {-0}
   11400:	20060b04 	andcs	r0, r6, r4, lsl #22
   11404:	00ea0905 	rsceq	r0, sl, r5, lsl #18
   11408:	382c1d00 	stmdacc	ip!, {r8, sl, fp, ip}
   1140c:	080b0000 	stmdaeq	fp, {}	; <UNPREDICTABLE>
   11410:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   11414:	e11d0000 	tst	sp, r0
   11418:	0b000084 	bleq	11630 <__ram_ret_data_start+0xdda0>
   1141c:	b61e2009 	ldrlt	r2, [lr], -r9
   11420:	0000004b 	andeq	r0, r0, fp, asr #32
   11424:	0b0b041c 	bleq	2d249c <__ram_ret_data_start+0x2cec0c>
   11428:	ea2e0520 	b	b928b0 <__ram_ret_data_start+0xb8f020>
   1142c:	321d0000 	andscc	r0, sp, #0
   11430:	0b000038 	bleq	11518 <__ram_ret_data_start+0xdc88>
   11434:	8317200d 	tsthi	r7, #13
   11438:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1143c:	0000aed1 	ldrdeq	sl, [r0], -r1
   11440:	1e200e0b 	cdpne	14, 2, cr0, cr0, cr11, {0}
   11444:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   11448:	0b041c00 	bleq	118450 <__ram_ret_data_start+0x114bc0>
   1144c:	53052010 	movwpl	r2, #20496	; 0x5010
   11450:	1d0000ea 	stcne	0, cr0, [r0, #-936]	; 0xfffffc58
   11454:	00003838 	andeq	r3, r0, r8, lsr r8
   11458:	1720120b 	strne	r1, [r0, -fp, lsl #4]!
   1145c:	00000983 	andeq	r0, r0, r3, lsl #19
   11460:	003b061d 	eorseq	r0, fp, sp, lsl r6
   11464:	20130b00 	andscs	r0, r3, r0, lsl #22
   11468:	004bb61e 	subeq	fp, fp, lr, lsl r6
   1146c:	041c0000 	ldreq	r0, [ip], #-0
   11470:	0520150b 	streq	r1, [r0, #-1291]!	; 0xfffffaf5
   11474:	0000ea78 	andeq	lr, r0, r8, ror sl
   11478:	00383e1d 	eorseq	r3, r8, sp, lsl lr
   1147c:	20170b00 	andscs	r0, r7, r0, lsl #22
   11480:	00098317 	andeq	r8, r9, r7, lsl r3
   11484:	8cc61d00 	stclhi	13, cr1, [r6], {0}
   11488:	180b0000 	stmdane	fp, {}	; <UNPREDICTABLE>
   1148c:	4bb61e20 	blmi	fed98d14 <__data_end_ram_ret__+0xdeca8d14>
   11490:	1c000000 	stcne	0, cr0, [r0], {-0}
   11494:	201a0b04 	andscs	r0, sl, r4, lsl #22
   11498:	00ea9d05 	rsceq	r9, sl, r5, lsl #26
   1149c:	38441d00 	stmdacc	r4, {r8, sl, fp, ip}^
   114a0:	1c0b0000 	stcne	0, cr0, [fp], {-0}
   114a4:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   114a8:	791d0000 	ldmdbvc	sp, {}	; <UNPREDICTABLE>
   114ac:	0b000093 	bleq	11700 <__ram_ret_data_start+0xde70>
   114b0:	b61e201d 			; <UNDEFINED> instruction: 0xb61e201d
   114b4:	0000004b 	andeq	r0, r0, fp, asr #32
   114b8:	1f0b041c 	svcne	0x000b041c
   114bc:	eac20520 	b	ff092944 <__data_end_ram_ret__+0xdefa2944>
   114c0:	4a1d0000 	bmi	7514c8 <__ram_ret_data_start+0x74dc38>
   114c4:	0b000038 	bleq	115ac <__ram_ret_data_start+0xdd1c>
   114c8:	83172021 	tsthi	r7, #33	; 0x21
   114cc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   114d0:	000024a0 	andeq	r2, r0, r0, lsr #9
   114d4:	1e20220b 	cdpne	2, 2, cr2, cr0, cr11, {0}
   114d8:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   114dc:	0b041c00 	bleq	1184e4 <__ram_ret_data_start+0x114c54>
   114e0:	e7052024 	str	r2, [r5, -r4, lsr #32]
   114e4:	1d0000ea 	stcne	0, cr0, [r0, #-936]	; 0xfffffc58
   114e8:	00003850 	andeq	r3, r0, r0, asr r8
   114ec:	1720260b 	strne	r2, [r0, -fp, lsl #12]!
   114f0:	00000983 	andeq	r0, r0, r3, lsl #19
   114f4:	004e741d 	subeq	r7, lr, sp, lsl r4
   114f8:	20270b00 	eorcs	r0, r7, r0, lsl #22
   114fc:	004bb61e 	subeq	fp, fp, lr, lsl r6
   11500:	041c0000 	ldreq	r0, [ip], #-0
   11504:	0520290b 	streq	r2, [r0, #-2315]!	; 0xfffff6f5
   11508:	0000eb0c 	andeq	lr, r0, ip, lsl #22
   1150c:	0070ad1d 	rsbseq	sl, r0, sp, lsl sp
   11510:	202b0b00 	eorcs	r0, fp, r0, lsl #22
   11514:	00098317 	andeq	r8, r9, r7, lsl r3
   11518:	3f511d00 	svccc	0x00511d00
   1151c:	2c0b0000 	stccs	0, cr0, [fp], {-0}
   11520:	4bb61e20 	blmi	fed98da8 <__data_end_ram_ret__+0xdeca8da8>
   11524:	1c000000 	stcne	0, cr0, [r0], {-0}
   11528:	202e0b04 	eorcs	r0, lr, r4, lsl #22
   1152c:	00eb3105 	rsceq	r3, fp, r5, lsl #2
   11530:	70b41d00 	adcsvc	r1, r4, r0, lsl #26
   11534:	300b0000 	andcc	r0, fp, r0
   11538:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   1153c:	bd1d0000 	ldclt	0, cr0, [sp, #-0]
   11540:	0b000066 	bleq	116e0 <__ram_ret_data_start+0xde50>
   11544:	b61e2031 			; <UNDEFINED> instruction: 0xb61e2031
   11548:	0000004b 	andeq	r0, r0, fp, asr #32
   1154c:	330b041c 	movwcc	r0, #46108	; 0xb41c
   11550:	eb560520 	bl	15929d8 <__ram_ret_data_start+0x158f148>
   11554:	bb1d0000 	bllt	75155c <__ram_ret_data_start+0x74dccc>
   11558:	0b000070 	bleq	11720 <__ram_ret_data_start+0xde90>
   1155c:	83172035 	tsthi	r7, #53	; 0x35
   11560:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11564:	000090c5 	andeq	r9, r0, r5, asr #1
   11568:	1e20360b 	cfmadda32ne	mvax0, mvax3, mvfx0, mvfx11
   1156c:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   11570:	0b041c00 	bleq	118578 <__ram_ret_data_start+0x114ce8>
   11574:	7b052038 	blvc	15965c <__ram_ret_data_start+0x155dcc>
   11578:	1d0000eb 	stcne	0, cr0, [r0, #-940]	; 0xfffffc54
   1157c:	000070c2 	andeq	r7, r0, r2, asr #1
   11580:	17203a0b 	strne	r3, [r0, -fp, lsl #20]!
   11584:	00000983 	andeq	r0, r0, r3, lsl #19
   11588:	0022a91d 	eoreq	sl, r2, sp, lsl r9
   1158c:	203b0b00 	eorscs	r0, fp, r0, lsl #22
   11590:	004bb61e 	subeq	fp, fp, lr, lsl r6
   11594:	041c0000 	ldreq	r0, [ip], #-0
   11598:	05203d0b 	streq	r3, [r0, #-3339]!	; 0xfffff2f5
   1159c:	0000eba0 	andeq	lr, r0, r0, lsr #23
   115a0:	0070c91d 	rsbseq	ip, r0, sp, lsl r9
   115a4:	203f0b00 	eorscs	r0, pc, r0, lsl #22
   115a8:	00098317 	andeq	r8, r9, r7, lsl r3
   115ac:	4cca1d00 	stclmi	13, cr1, [sl], {0}
   115b0:	400b0000 	andmi	r0, fp, r0
   115b4:	4bb61e20 	blmi	fed98e3c <__data_end_ram_ret__+0xdeca8e3c>
   115b8:	1c000000 	stcne	0, cr0, [r0], {-0}
   115bc:	20420b04 	subcs	r0, r2, r4, lsl #22
   115c0:	00ebc505 	rsceq	ip, fp, r5, lsl #10
   115c4:	70d01d00 	sbcsvc	r1, r0, r0, lsl #26
   115c8:	440b0000 	strmi	r0, [fp], #-0
   115cc:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   115d0:	e61d0000 	ldr	r0, [sp], -r0
   115d4:	0b000075 	bleq	117b0 <__ram_ret_data_start+0xdf20>
   115d8:	b61e2045 	ldrlt	r2, [lr], -r5, asr #32
   115dc:	0000004b 	andeq	r0, r0, fp, asr #32
   115e0:	470b041c 	smladmi	fp, ip, r4, r0
   115e4:	ebea0520 	bl	ffa92a6c <__data_end_ram_ret__+0xdf9a2a6c>
   115e8:	d71d0000 	ldrle	r0, [sp, -r0]
   115ec:	0b000070 	bleq	117b4 <__ram_ret_data_start+0xdf24>
   115f0:	83172049 	tsthi	r7, #73	; 0x49
   115f4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   115f8:	0000a11a 	andeq	sl, r0, sl, lsl r1
   115fc:	1e204a0b 	vmulne.f32	s8, s0, s22
   11600:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   11604:	0b041c00 	bleq	11860c <__ram_ret_data_start+0x114d7c>
   11608:	0f05204c 	svceq	0x0005204c
   1160c:	1d0000ec 	stcne	0, cr0, [r0, #-944]	; 0xfffffc50
   11610:	000070de 	ldrdeq	r7, [r0], -lr
   11614:	17204e0b 	strne	r4, [r0, -fp, lsl #28]!
   11618:	00000983 	andeq	r0, r0, r3, lsl #19
   1161c:	00313d1d 	eorseq	r3, r1, sp, lsl sp
   11620:	204f0b00 	subcs	r0, pc, r0, lsl #22
   11624:	004bb61e 	subeq	fp, fp, lr, lsl r6
   11628:	041c0000 	ldreq	r0, [ip], #-0
   1162c:	0520510b 	streq	r5, [r0, #-267]!	; 0xfffffef5
   11630:	0000ec34 	andeq	lr, r0, r4, lsr ip
   11634:	0070e51d 	rsbseq	lr, r0, sp, lsl r5
   11638:	20530b00 	subscs	r0, r3, r0, lsl #22
   1163c:	00098317 	andeq	r8, r9, r7, lsl r3
   11640:	59d11d00 	ldmibpl	r1, {r8, sl, fp, ip}^
   11644:	540b0000 	strpl	r0, [fp], #-0
   11648:	4bb61e20 	blmi	fed98ed0 <__data_end_ram_ret__+0xdeca8ed0>
   1164c:	1c000000 	stcne	0, cr0, [r0], {-0}
   11650:	20560b04 	subscs	r0, r6, r4, lsl #22
   11654:	00ec5905 	rsceq	r5, ip, r5, lsl #18
   11658:	70ec1d00 	rscvc	r1, ip, r0, lsl #26
   1165c:	580b0000 	stmdapl	fp, {}	; <UNPREDICTABLE>
   11660:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   11664:	061d0000 	ldreq	r0, [sp], -r0
   11668:	0b000085 	bleq	11884 <__ram_ret_data_start+0xdff4>
   1166c:	b61e2059 			; <UNDEFINED> instruction: 0xb61e2059
   11670:	0000004b 	andeq	r0, r0, fp, asr #32
   11674:	5b0b041c 	blpl	2d26ec <__ram_ret_data_start+0x2cee5c>
   11678:	ec7e0520 	cfldr64	mvdx0, [lr], #-128	; 0xffffff80
   1167c:	a91d0000 	ldmdbge	sp, {}	; <UNPREDICTABLE>
   11680:	0b000071 	bleq	1184c <__ram_ret_data_start+0xdfbc>
   11684:	8317205d 	tsthi	r7, #93	; 0x5d
   11688:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1168c:	000074a7 	andeq	r7, r0, r7, lsr #9
   11690:	1e205e0b 	cdpne	14, 2, cr5, cr0, cr11, {0}
   11694:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   11698:	0b041c00 	bleq	1186a0 <__ram_ret_data_start+0x114e10>
   1169c:	a3052060 	movwge	r2, #20576	; 0x5060
   116a0:	1d0000ec 	stcne	0, cr0, [r0, #-944]	; 0xfffffc50
   116a4:	000071b0 			; <UNDEFINED> instruction: 0x000071b0
   116a8:	1720620b 	strne	r6, [r0, -fp, lsl #4]!
   116ac:	00000983 	andeq	r0, r0, r3, lsl #19
   116b0:	009e931d 	addseq	r9, lr, sp, lsl r3
   116b4:	20630b00 	rsbcs	r0, r3, r0, lsl #22
   116b8:	004bb61e 	subeq	fp, fp, lr, lsl r6
   116bc:	041c0000 	ldreq	r0, [ip], #-0
   116c0:	0520650b 	streq	r6, [r0, #-1291]!	; 0xfffffaf5
   116c4:	0000ecc8 	andeq	lr, r0, r8, asr #25
   116c8:	0071b71d 	rsbseq	fp, r1, sp, lsl r7
   116cc:	20670b00 	rsbcs	r0, r7, r0, lsl #22
   116d0:	00098317 	andeq	r8, r9, r7, lsl r3
   116d4:	2fdb1d00 	svccs	0x00db1d00
   116d8:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
   116dc:	4bb61e20 	blmi	fed98f64 <__data_end_ram_ret__+0xdeca8f64>
   116e0:	1c000000 	stcne	0, cr0, [r0], {-0}
   116e4:	206a0b04 	rsbcs	r0, sl, r4, lsl #22
   116e8:	00eced05 	rsceq	lr, ip, r5, lsl #26
   116ec:	71be1d00 			; <UNDEFINED> instruction: 0x71be1d00
   116f0:	6c0b0000 	stcvs	0, cr0, [fp], {-0}
   116f4:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   116f8:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
   116fc:	0b000058 	bleq	11864 <__ram_ret_data_start+0xdfd4>
   11700:	b61e206d 	ldrlt	r2, [lr], -sp, rrx
   11704:	0000004b 	andeq	r0, r0, fp, asr #32
   11708:	6f0b041c 	svcvs	0x000b041c
   1170c:	ed120520 	cfldr32	mvfx0, [r2, #-128]	; 0xffffff80
   11710:	c51d0000 	ldrgt	r0, [sp, #-0]
   11714:	0b000071 	bleq	118e0 <__ram_ret_data_start+0xe050>
   11718:	83172071 	tsthi	r7, #113	; 0x71
   1171c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11720:	0000835f 	andeq	r8, r0, pc, asr r3
   11724:	1e20720b 	cdpne	2, 2, cr7, cr0, cr11, {0}
   11728:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   1172c:	0b041c00 	bleq	118734 <__ram_ret_data_start+0x114ea4>
   11730:	37052074 	smlsdxcc	r5, r4, r0, r2
   11734:	1d0000ed 	stcne	0, cr0, [r0, #-948]	; 0xfffffc4c
   11738:	000071cc 	andeq	r7, r0, ip, asr #3
   1173c:	1720760b 	strne	r7, [r0, -fp, lsl #12]!
   11740:	00000983 	andeq	r0, r0, r3, lsl #19
   11744:	009ae41d 	addseq	lr, sl, sp, lsl r4
   11748:	20770b00 	rsbscs	r0, r7, r0, lsl #22
   1174c:	004bb61e 	subeq	fp, fp, lr, lsl r6
   11750:	041c0000 	ldreq	r0, [ip], #-0
   11754:	0520790b 	streq	r7, [r0, #-2315]!	; 0xfffff6f5
   11758:	0000ed5c 	andeq	lr, r0, ip, asr sp
   1175c:	0071d31d 	rsbseq	sp, r1, sp, lsl r3
   11760:	207b0b00 	rsbscs	r0, fp, r0, lsl #22
   11764:	00098317 	andeq	r8, r9, r7, lsl r3
   11768:	40081d00 	andmi	r1, r8, r0, lsl #26
   1176c:	7c0b0000 	stcvc	0, cr0, [fp], {-0}
   11770:	4bb61e20 	blmi	fed98ff8 <__data_end_ram_ret__+0xdeca8ff8>
   11774:	1c000000 	stcne	0, cr0, [r0], {-0}
   11778:	207e0b04 	rsbscs	r0, lr, r4, lsl #22
   1177c:	00ed8105 	rsceq	r8, sp, r5, lsl #2
   11780:	71da1d00 	bicsvc	r1, sl, r0, lsl #26
   11784:	800b0000 	andhi	r0, fp, r0
   11788:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   1178c:	f41d0000 			; <UNDEFINED> instruction: 0xf41d0000
   11790:	0b0000a9 	bleq	11a3c <__ram_ret_data_start+0xe1ac>
   11794:	b61e2081 	ldrlt	r2, [lr], -r1, lsl #1
   11798:	0000004b 	andeq	r0, r0, fp, asr #32
   1179c:	830b041c 	movwhi	r0, #46108	; 0xb41c
   117a0:	eda60520 	cfstr32	mvfx0, [r6, #128]!	; 0x80
   117a4:	e11d0000 	tst	sp, r0
   117a8:	0b000071 	bleq	11974 <__ram_ret_data_start+0xe0e4>
   117ac:	83172085 	tsthi	r7, #133	; 0x85
   117b0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   117b4:	0000918f 	andeq	r9, r0, pc, lsl #3
   117b8:	1e20860b 	cfmadda32ne	mvax0, mvax8, mvfx0, mvfx11
   117bc:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   117c0:	0b041c00 	bleq	1187c8 <__ram_ret_data_start+0x114f38>
   117c4:	cb052088 	blgt	1599ec <__ram_ret_data_start+0x15615c>
   117c8:	1d0000ed 	stcne	0, cr0, [r0, #-948]	; 0xfffffc4c
   117cc:	000071e8 	andeq	r7, r0, r8, ror #3
   117d0:	17208a0b 	strne	r8, [r0, -fp, lsl #20]!
   117d4:	00000983 	andeq	r0, r0, r3, lsl #19
   117d8:	001f971d 	andseq	r9, pc, sp, lsl r7	; <UNPREDICTABLE>
   117dc:	208b0b00 	addcs	r0, fp, r0, lsl #22
   117e0:	004bb61e 	subeq	fp, fp, lr, lsl r6
   117e4:	041c0000 	ldreq	r0, [ip], #-0
   117e8:	05208d0b 	streq	r8, [r0, #-3339]!	; 0xfffff2f5
   117ec:	0000edf0 	strdeq	lr, [r0], -r0
   117f0:	00728b1d 	rsbseq	r8, r2, sp, lsl fp
   117f4:	208f0b00 	addcs	r0, pc, r0, lsl #22
   117f8:	00098317 	andeq	r8, r9, r7, lsl r3
   117fc:	abf31d00 	blge	ffcd8c04 <__data_end_ram_ret__+0xdfbe8c04>
   11800:	900b0000 	andls	r0, fp, r0
   11804:	4bb61e20 	blmi	fed9908c <__data_end_ram_ret__+0xdeca908c>
   11808:	1c000000 	stcne	0, cr0, [r0], {-0}
   1180c:	20920b04 	addscs	r0, r2, r4, lsl #22
   11810:	00ee1505 	rsceq	r1, lr, r5, lsl #10
   11814:	72921d00 	addsvc	r1, r2, #0, 26
   11818:	940b0000 	strls	r0, [fp], #-0
   1181c:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   11820:	691d0000 	ldmdbvs	sp, {}	; <UNPREDICTABLE>
   11824:	0b00003e 	bleq	11924 <__ram_ret_data_start+0xe094>
   11828:	b61e2095 			; <UNDEFINED> instruction: 0xb61e2095
   1182c:	0000004b 	andeq	r0, r0, fp, asr #32
   11830:	970b041c 	smladls	fp, ip, r4, r0
   11834:	ee3a0520 	cfabs64	mvdx0, mvdx10
   11838:	991d0000 	ldmdbls	sp, {}	; <UNPREDICTABLE>
   1183c:	0b000072 	bleq	11a0c <__ram_ret_data_start+0xe17c>
   11840:	83172099 	tsthi	r7, #153	; 0x99
   11844:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11848:	000065fd 	strdeq	r6, [r0], -sp
   1184c:	1e209a0b 	vmulne.f32	s18, s0, s22
   11850:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   11854:	0b041c00 	bleq	11885c <__ram_ret_data_start+0x114fcc>
   11858:	5f05209c 	svcpl	0x0005209c
   1185c:	1d0000ee 	stcne	0, cr0, [r0, #-952]	; 0xfffffc48
   11860:	000072a0 	andeq	r7, r0, r0, lsr #5
   11864:	17209e0b 	strne	r9, [r0, -fp, lsl #28]!
   11868:	00000983 	andeq	r0, r0, r3, lsl #19
   1186c:	008ffb1d 	addeq	pc, pc, sp, lsl fp	; <UNPREDICTABLE>
   11870:	209f0b00 	addscs	r0, pc, r0, lsl #22
   11874:	004bb61e 	subeq	fp, fp, lr, lsl r6
   11878:	041c0000 	ldreq	r0, [ip], #-0
   1187c:	0520a10b 	streq	sl, [r0, #-267]!	; 0xfffffef5
   11880:	0000ee84 	andeq	lr, r0, r4, lsl #29
   11884:	0072a71d 	rsbseq	sl, r2, sp, lsl r7
   11888:	20a30b00 	adccs	r0, r3, r0, lsl #22
   1188c:	00098317 	andeq	r8, r9, r7, lsl r3
   11890:	22101d00 	andscs	r1, r0, #0, 26
   11894:	a40b0000 	strge	r0, [fp], #-0
   11898:	4bb61e20 	blmi	fed99120 <__data_end_ram_ret__+0xdeca9120>
   1189c:	1c000000 	stcne	0, cr0, [r0], {-0}
   118a0:	20a60b04 	adccs	r0, r6, r4, lsl #22
   118a4:	00eea905 	rsceq	sl, lr, r5, lsl #18
   118a8:	72ae1d00 	adcvc	r1, lr, #0, 26
   118ac:	a80b0000 	stmdage	fp, {}	; <UNPREDICTABLE>
   118b0:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   118b4:	ae1d0000 	cdpge	0, 1, cr0, cr13, cr0, {0}
   118b8:	0b00006f 	bleq	11a7c <__ram_ret_data_start+0xe1ec>
   118bc:	b61e20a9 	ldrlt	r2, [lr], -r9, lsr #1
   118c0:	0000004b 	andeq	r0, r0, fp, asr #32
   118c4:	ab0b041c 	blge	2d293c <__ram_ret_data_start+0x2cf0ac>
   118c8:	eece0520 	cdp	5, 12, cr0, cr14, cr0, {1}
   118cc:	b51d0000 	ldrlt	r0, [sp, #-0]
   118d0:	0b000072 	bleq	11aa0 <__ram_ret_data_start+0xe210>
   118d4:	831720ad 	tsthi	r7, #173	; 0xad
   118d8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   118dc:	00007505 	andeq	r7, r0, r5, lsl #10
   118e0:	1e20ae0b 	cdpne	14, 2, cr10, cr0, cr11, {0}
   118e4:	00004bb6 			; <UNDEFINED> instruction: 0x00004bb6
   118e8:	0b041c00 	bleq	1188f0 <__ram_ret_data_start+0x115060>
   118ec:	f30520b0 	vqadd.u8	d2, d21, d16
   118f0:	1d0000ee 	stcne	0, cr0, [r0, #-952]	; 0xfffffc48
   118f4:	000072bc 			; <UNDEFINED> instruction: 0x000072bc
   118f8:	1720b20b 	strne	fp, [r0, -fp, lsl #4]!
   118fc:	00000983 	andeq	r0, r0, r3, lsl #19
   11900:	009fa51d 	addseq	sl, pc, sp, lsl r5	; <UNPREDICTABLE>
   11904:	20b30b00 	adcscs	r0, r3, r0, lsl #22
   11908:	004bb61e 	subeq	fp, fp, lr, lsl r6
   1190c:	041c0000 	ldreq	r0, [ip], #-0
   11910:	0520b50b 	streq	fp, [r0, #-1291]!	; 0xfffffaf5
   11914:	0000ef18 	andeq	lr, r0, r8, lsl pc
   11918:	006f9c1d 	rsbeq	r9, pc, sp, lsl ip	; <UNPREDICTABLE>
   1191c:	20b70b00 	adcscs	r0, r7, r0, lsl #22
   11920:	00098317 	andeq	r8, r9, r7, lsl r3
   11924:	5b901d00 	blpl	fe418d2c <__data_end_ram_ret__+0xde328d2c>
   11928:	b80b0000 	stmdalt	fp, {}	; <UNPREDICTABLE>
   1192c:	4dee2020 	stclmi	0, cr2, [lr, #128]!	; 0x80
   11930:	1c000000 	stcne	0, cr0, [r0], {-0}
   11934:	20ba0b04 	adcscs	r0, sl, r4, lsl #22
   11938:	00ef3d05 	rsceq	r3, pc, r5, lsl #26
   1193c:	6fa51d00 	svcvs	0x00a51d00
   11940:	bc0b0000 	stclt	0, cr0, [fp], {-0}
   11944:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   11948:	411d0000 	tstmi	sp, r0
   1194c:	0b000086 	bleq	11b6c <__ram_ret_data_start+0xe2dc>
   11950:	ee2020bd 	mcr	0, 1, r2, cr0, cr13, {5}
   11954:	0000004d 	andeq	r0, r0, sp, asr #32
   11958:	bf0b041c 	svclt	0x000b041c
   1195c:	ef620520 	svc	0x00620520
   11960:	191d0000 	ldmdbne	sp, {}	; <UNPREDICTABLE>
   11964:	0b000070 	bleq	11b2c <__ram_ret_data_start+0xe29c>
   11968:	831720c1 	tsthi	r7, #193	; 0xc1
   1196c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11970:	000075db 	ldrdeq	r7, [r0], -fp
   11974:	2020c20b 	eorcs	ip, r0, fp, lsl #4
   11978:	00004dee 	andeq	r4, r0, lr, ror #27
   1197c:	0b041c00 	bleq	118984 <__ram_ret_data_start+0x1150f4>
   11980:	870520c4 	strhi	r2, [r5, -r4, asr #1]
   11984:	1d0000ef 	stcne	0, cr0, [r0, #-956]	; 0xfffffc44
   11988:	00007022 	andeq	r7, r0, r2, lsr #32
   1198c:	1720c60b 	strne	ip, [r0, -fp, lsl #12]!
   11990:	00000983 	andeq	r0, r0, r3, lsl #19
   11994:	00a0d71d 	adceq	sp, r0, sp, lsl r7
   11998:	20c70b00 	sbccs	r0, r7, r0, lsl #22
   1199c:	004dee20 	subeq	lr, sp, r0, lsr #28
   119a0:	041c0000 	ldreq	r0, [ip], #-0
   119a4:	0520c90b 	streq	ip, [r0, #-2315]!	; 0xfffff6f5
   119a8:	0000efac 	andeq	lr, r0, ip, lsr #31
   119ac:	006aa01d 	rsbeq	sl, sl, sp, lsl r0
   119b0:	20cb0b00 	sbccs	r0, fp, r0, lsl #22
   119b4:	00098317 	andeq	r8, r9, r7, lsl r3
   119b8:	31241d00 			; <UNDEFINED> instruction: 0x31241d00
   119bc:	cc0b0000 	stcgt	0, cr0, [fp], {-0}
   119c0:	4dee2020 	stclmi	0, cr2, [lr, #128]!	; 0x80
   119c4:	1c000000 	stcne	0, cr0, [r0], {-0}
   119c8:	20ce0b04 	sbccs	r0, lr, r4, lsl #22
   119cc:	00efd105 	rsceq	sp, pc, r5, lsl #2
   119d0:	6aaf1d00 	bvs	febd8dd8 <__data_end_ram_ret__+0xdeae8dd8>
   119d4:	d00b0000 	andle	r0, fp, r0
   119d8:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   119dc:	ae1d0000 	cdpge	0, 1, cr0, cr13, cr0, {0}
   119e0:	0b000059 	bleq	11b4c <__ram_ret_data_start+0xe2bc>
   119e4:	ee2020d1 	mcr	0, 1, r2, cr0, cr1, {6}
   119e8:	0000004d 	andeq	r0, r0, sp, asr #32
   119ec:	d30b041c 	movwle	r0, #46108	; 0xb41c
   119f0:	eff60520 	svc	0x00f60520
   119f4:	b81d0000 	ldmdalt	sp, {}	; <UNPREDICTABLE>
   119f8:	0b00006a 	bleq	11ba8 <__ram_ret_data_start+0xe318>
   119fc:	831720d5 	tsthi	r7, #213	; 0xd5
   11a00:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11a04:	00002867 	andeq	r2, r0, r7, ror #16
   11a08:	2020d60b 	eorcs	sp, r0, fp, lsl #12
   11a0c:	00004dee 	andeq	r4, r0, lr, ror #27
   11a10:	0b041c00 	bleq	118a18 <__ram_ret_data_start+0x115188>
   11a14:	1b0520d8 	blne	159d7c <__ram_ret_data_start+0x1564ec>
   11a18:	1d0000f0 	stcne	0, cr0, [r0, #-960]	; 0xfffffc40
   11a1c:	00006ac1 	andeq	r6, r0, r1, asr #21
   11a20:	1720da0b 	strne	sp, [r0, -fp, lsl #20]!
   11a24:	00000983 	andeq	r0, r0, r3, lsl #19
   11a28:	00aefa1d 	adceq	pc, lr, sp, lsl sl	; <UNPREDICTABLE>
   11a2c:	20db0b00 	sbcscs	r0, fp, r0, lsl #22
   11a30:	004dee20 	subeq	lr, sp, r0, lsr #28
   11a34:	041c0000 	ldreq	r0, [ip], #-0
   11a38:	0520dd0b 	streq	sp, [r0, #-3339]!	; 0xfffff2f5
   11a3c:	0000f040 	andeq	pc, r0, r0, asr #32
   11a40:	006aca1d 	rsbeq	ip, sl, sp, lsl sl
   11a44:	20df0b00 	sbcscs	r0, pc, r0, lsl #22
   11a48:	00098317 	andeq	r8, r9, r7, lsl r3
   11a4c:	41431d00 	cmpmi	r3, r0, lsl #26
   11a50:	e00b0000 	and	r0, fp, r0
   11a54:	4dee2020 	stclmi	0, cr2, [lr, #128]!	; 0x80
   11a58:	1c000000 	stcne	0, cr0, [r0], {-0}
   11a5c:	20e20b04 	rsccs	r0, r2, r4, lsl #22
   11a60:	00f06505 	rscseq	r6, r0, r5, lsl #10
   11a64:	6ad31d00 	bvs	ff4d8e6c <__data_end_ram_ret__+0xdf3e8e6c>
   11a68:	e40b0000 	str	r0, [fp], #-0
   11a6c:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   11a70:	d81d0000 	ldmdale	sp, {}	; <UNPREDICTABLE>
   11a74:	0b00006b 	bleq	11c28 <__ram_ret_data_start+0xe398>
   11a78:	ee2020e5 	cdp	0, 2, cr2, cr0, cr5, {7}
   11a7c:	0000004d 	andeq	r0, r0, sp, asr #32
   11a80:	e70b041c 	smlad	fp, ip, r4, r0
   11a84:	f08a0520 			; <UNDEFINED> instruction: 0xf08a0520
   11a88:	dc1d0000 	ldcle	0, cr0, [sp], {-0}
   11a8c:	0b00006a 	bleq	11c3c <__ram_ret_data_start+0xe3ac>
   11a90:	831720e9 	tsthi	r7, #233	; 0xe9
   11a94:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11a98:	0000939d 	muleq	r0, sp, r3
   11a9c:	2020ea0b 	eorcs	lr, r0, fp, lsl #20
   11aa0:	00004dee 	andeq	r4, r0, lr, ror #27
   11aa4:	0b041c00 	bleq	118aac <__ram_ret_data_start+0x11521c>
   11aa8:	af0520ec 	svcge	0x000520ec
   11aac:	1d0000f0 	stcne	0, cr0, [r0, #-960]	; 0xfffffc40
   11ab0:	0000705f 	andeq	r7, r0, pc, asr r0
   11ab4:	1720ee0b 	strne	lr, [r0, -fp, lsl #28]!
   11ab8:	00000983 	andeq	r0, r0, r3, lsl #19
   11abc:	0024b01d 	eoreq	fp, r4, sp, lsl r0
   11ac0:	20ef0b00 	rsccs	r0, pc, r0, lsl #22
   11ac4:	004dee20 	subeq	lr, sp, r0, lsr #28
   11ac8:	041c0000 	ldreq	r0, [ip], #-0
   11acc:	0520f10b 	streq	pc, [r0, #-267]!	; 0xfffffef5
   11ad0:	0000f0d4 	ldrdeq	pc, [r0], -r4
   11ad4:	00715b1d 	rsbseq	r5, r1, sp, lsl fp
   11ad8:	20f30b00 	rscscs	r0, r3, r0, lsl #22
   11adc:	00098317 	andeq	r8, r9, r7, lsl r3
   11ae0:	ad5a1d00 	ldclge	13, cr1, [sl, #-0]
   11ae4:	f40b0000 	vst4.8	{d0-d3}, [fp], r0
   11ae8:	4dee2020 	stclmi	0, cr2, [lr, #128]!	; 0x80
   11aec:	1c000000 	stcne	0, cr0, [r0], {-0}
   11af0:	20f60b04 	rscscs	r0, r6, r4, lsl #22
   11af4:	00f0f905 	rscseq	pc, r0, r5, lsl #18
   11af8:	71641d00 	cmnvc	r4, r0, lsl #26
   11afc:	f80b0000 			; <UNDEFINED> instruction: 0xf80b0000
   11b00:	09831720 	stmibeq	r3, {r5, r8, r9, sl, ip}
   11b04:	e61d0000 	ldr	r0, [sp], -r0
   11b08:	0b00003f 	bleq	11c0c <__ram_ret_data_start+0xe37c>
   11b0c:	ee2020f9 	mcr	0, 1, r2, cr0, cr9, {7}
   11b10:	0000004d 	andeq	r0, r0, sp, asr #32
   11b14:	fb0b041c 	blx	2d2b8e <__ram_ret_data_start+0x2cf2fe>
   11b18:	f11e0520 			; <UNDEFINED> instruction: 0xf11e0520
   11b1c:	a51d0000 	ldrge	r0, [sp, #-0]
   11b20:	0b00004a 	bleq	11c50 <__ram_ret_data_start+0xe3c0>
   11b24:	831720fd 	tsthi	r7, #253	; 0xfd
   11b28:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11b2c:	00006787 	andeq	r6, r0, r7, lsl #15
   11b30:	2020fe0b 	eorcs	pc, r0, fp, lsl #28
   11b34:	00004dee 	andeq	r4, r0, lr, ror #27
   11b38:	0b041c00 	bleq	118b40 <__ram_ret_data_start+0x1152b0>
   11b3c:	43052100 	movwmi	r2, #20736	; 0x5100
   11b40:	1d0000f1 	stcne	0, cr0, [r0, #-964]	; 0xfffffc3c
   11b44:	0000716d 	andeq	r7, r0, sp, ror #2
   11b48:	1721020b 	strne	r0, [r1, -fp, lsl #4]!
   11b4c:	00000983 	andeq	r0, r0, r3, lsl #19
   11b50:	0091641d 	addseq	r6, r1, sp, lsl r4
   11b54:	21030b00 	tstcs	r3, r0, lsl #22
   11b58:	004dee20 	subeq	lr, sp, r0, lsr #28
   11b5c:	041c0000 	ldreq	r0, [ip], #-0
   11b60:	0521050b 	streq	r0, [r1, #-1291]!	; 0xfffffaf5
   11b64:	0000f168 	andeq	pc, r0, r8, ror #2
   11b68:	00a5511d 	adceq	r5, r5, sp, lsl r1
   11b6c:	21070b00 	tstcs	r7, r0, lsl #22
   11b70:	00098317 	andeq	r8, r9, r7, lsl r3
   11b74:	8c491d00 	mcrrhi	13, 0, r1, r9, cr0
   11b78:	080b0000 	stmdaeq	fp, {}	; <UNPREDICTABLE>
   11b7c:	50262021 	eorpl	r2, r6, r1, lsr #32
   11b80:	1c000000 	stcne	0, cr0, [r0], {-0}
   11b84:	210a0b04 	tstcs	sl, r4, lsl #22
   11b88:	00f18d05 	rscseq	r8, r1, r5, lsl #26
   11b8c:	5ab71d00 	bpl	fedd8f94 <__data_end_ram_ret__+0xdece8f94>
   11b90:	0c0b0000 	stceq	0, cr0, [fp], {-0}
   11b94:	09831721 	stmibeq	r3, {r0, r5, r8, r9, sl, ip}
   11b98:	621d0000 	andsvs	r0, sp, #0
   11b9c:	0b000088 	bleq	11dc4 <__ram_ret_data_start+0xe534>
   11ba0:	5e20210d 	sufpls	f2, f0, #5.0
   11ba4:	00000052 	andeq	r0, r0, r2, asr r0
   11ba8:	0f0b041c 	svceq	0x000b041c
   11bac:	f1b20521 			; <UNDEFINED> instruction: 0xf1b20521
   11bb0:	492c0000 	stmdbmi	ip!, {}	; <UNPREDICTABLE>
   11bb4:	0b005245 	bleq	264d0 <__ram_ret_data_start+0x22c40>
   11bb8:	83172111 	tsthi	r7, #1073741828	; 0x40000004
   11bbc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   11bc0:	00008c4b 	andeq	r8, r0, fp, asr #24
   11bc4:	1e21120b 	cdpne	2, 2, cr1, cr1, cr11, {0}
   11bc8:	00005496 	muleq	r0, r6, r4
   11bcc:	02a82500 	adceq	r2, r8, #0, 10
   11bd0:	091dc00b 	ldmdbeq	sp, {r0, r1, r3, lr, pc}
   11bd4:	0000f624 	andeq	pc, r0, r4, lsr #12
   11bd8:	00d9202d 	sbcseq	r2, r9, sp, lsr #32
   11bdc:	452d0000 	strmi	r0, [sp, #-0]!
   11be0:	040000d9 	streq	r0, [r0], #-217	; 0xffffff27
   11be4:	00d96a2d 	sbcseq	r6, r9, sp, lsr #20
   11be8:	8f2d0800 	svchi	0x002d0800
   11bec:	0c0000d9 	stceq	0, cr0, [r0], {217}	; 0xd9
   11bf0:	00d9b42d 	sbcseq	fp, r9, sp, lsr #8
   11bf4:	d92d1000 	stmfdle	sp!, {ip}
   11bf8:	140000d9 	strne	r0, [r0], #-217	; 0xffffff27
   11bfc:	00d9fe2d 	sbcseq	pc, r9, sp, lsr #28
   11c00:	232d1800 			; <UNDEFINED> instruction: 0x232d1800
   11c04:	1c0000da 	stcne	0, cr0, [r0], {218}	; 0xda
   11c08:	00da482d 	sbcseq	r4, sl, sp, lsr #16
   11c0c:	6d2d2000 	stcvs	0, cr2, [sp, #-0]
   11c10:	240000da 	strcs	r0, [r0], #-218	; 0xffffff26
   11c14:	00da922d 	sbcseq	r9, sl, sp, lsr #4
   11c18:	b72d2800 	strlt	r2, [sp, -r0, lsl #16]!
   11c1c:	2c0000da 	stccs	0, cr0, [r0], {218}	; 0xda
   11c20:	00dadc2d 	sbcseq	sp, sl, sp, lsr #24
   11c24:	012d3000 			; <UNDEFINED> instruction: 0x012d3000
   11c28:	340000db 	strcc	r0, [r0], #-219	; 0xffffff25
   11c2c:	00db262d 	sbcseq	r2, fp, sp, lsr #12
   11c30:	4b2d3800 	blmi	b5fc38 <__ram_ret_data_start+0xb5c3a8>
   11c34:	3c0000db 	stccc	0, cr0, [r0], {219}	; 0xdb
   11c38:	00db702d 	sbcseq	r7, fp, sp, lsr #32
   11c3c:	952d4000 	strls	r4, [sp, #-0]!
   11c40:	440000db 	strmi	r0, [r0], #-219	; 0xffffff25
   11c44:	00dbba2d 	sbcseq	fp, fp, sp, lsr #20
   11c48:	df2d4800 	svcle	0x002d4800
   11c4c:	4c0000db 	stcmi	0, cr0, [r0], {219}	; 0xdb
   11c50:	00dc042d 	sbcseq	r0, ip, sp, lsr #8
   11c54:	292d5000 	pushcs	{ip, lr}
   11c58:	540000dc 	strpl	r0, [r0], #-220	; 0xffffff24
   11c5c:	00dc4e2d 	sbcseq	r4, ip, sp, lsr #28
   11c60:	732d5800 			; <UNDEFINED> instruction: 0x732d5800
   11c64:	5c0000dc 	stcpl	0, cr0, [r0], {220}	; 0xdc
   11c68:	00dc982d 	sbcseq	r9, ip, sp, lsr #16
   11c6c:	bd2d6000 	stclt	0, cr6, [sp, #-0]
   11c70:	640000dc 	strvs	r0, [r0], #-220	; 0xffffff24
   11c74:	00dce22d 	sbcseq	lr, ip, sp, lsr #4
   11c78:	072d6800 	streq	r6, [sp, -r0, lsl #16]!
   11c7c:	6c0000dd 	stcvs	0, cr0, [r0], {221}	; 0xdd
   11c80:	00dd2c2d 	sbcseq	r2, sp, sp, lsr #24
   11c84:	512d7000 			; <UNDEFINED> instruction: 0x512d7000
   11c88:	740000dd 	strvc	r0, [r0], #-221	; 0xffffff23
   11c8c:	00dd762d 	sbcseq	r7, sp, sp, lsr #12
   11c90:	9b2d7800 	blls	b6fc98 <__ram_ret_data_start+0xb6c408>
   11c94:	7c0000dd 	stcvc	0, cr0, [r0], {221}	; 0xdd
   11c98:	00ddc02d 	sbcseq	ip, sp, sp, lsr #32
   11c9c:	e52d8000 	str	r8, [sp, #-0]!
   11ca0:	840000dd 	strhi	r0, [r0], #-221	; 0xffffff23
   11ca4:	00de0a2d 	sbcseq	r0, lr, sp, lsr #20
   11ca8:	2f2d8800 	svccs	0x002d8800
   11cac:	8c0000de 	stchi	0, cr0, [r0], {222}	; 0xde
   11cb0:	00de542d 	sbcseq	r5, lr, sp, lsr #8
   11cb4:	792d9000 	pushvc	{ip, pc}
   11cb8:	940000de 	strls	r0, [r0], #-222	; 0xffffff22
   11cbc:	00de9e2d 	sbcseq	r9, lr, sp, lsr #28
   11cc0:	c32d9800 			; <UNDEFINED> instruction: 0xc32d9800
   11cc4:	9c0000de 	stcls	0, cr0, [r0], {222}	; 0xde
   11cc8:	00dee82d 	sbcseq	lr, lr, sp, lsr #16
   11ccc:	0d2da000 	stceq	0, cr10, [sp, #-0]
   11cd0:	a40000df 	strge	r0, [r0], #-223	; 0xffffff21
   11cd4:	00df322d 	sbcseq	r3, pc, sp, lsr #4
   11cd8:	572da800 	strpl	sl, [sp, -r0, lsl #16]!
   11cdc:	ac0000df 	stcge	0, cr0, [r0], {223}	; 0xdf
   11ce0:	00df7c2d 	sbcseq	r7, pc, sp, lsr #24
   11ce4:	a12db000 			; <UNDEFINED> instruction: 0xa12db000
   11ce8:	b40000df 	strlt	r0, [r0], #-223	; 0xffffff21
   11cec:	00dfc62d 	sbcseq	ip, pc, sp, lsr #12
   11cf0:	eb2db800 	bl	b7fcf8 <__ram_ret_data_start+0xb7c468>
   11cf4:	bc0000df 	stclt	0, cr0, [r0], {223}	; 0xdf
   11cf8:	00e0102d 	rsceq	r1, r0, sp, lsr #32
   11cfc:	352dc000 	strcc	ip, [sp, #-0]!
   11d00:	c40000e0 	strgt	r0, [r0], #-224	; 0xffffff20
   11d04:	00e05a2d 	rsceq	r5, r0, sp, lsr #20
   11d08:	7f2dc800 	svcvc	0x002dc800
   11d0c:	cc0000e0 	stcgt	0, cr0, [r0], {224}	; 0xe0
   11d10:	00e0a42d 	rsceq	sl, r0, sp, lsr #8
   11d14:	c92dd000 	pushgt	{ip, lr, pc}
   11d18:	d40000e0 	strle	r0, [r0], #-224	; 0xffffff20
   11d1c:	00e0ee2d 	rsceq	lr, r0, sp, lsr #28
   11d20:	132dd800 			; <UNDEFINED> instruction: 0x132dd800
   11d24:	dc0000e1 	stcle	0, cr0, [r0], {225}	; 0xe1
   11d28:	00e1382d 	rsceq	r3, r1, sp, lsr #16
   11d2c:	5d2de000 	stcpl	0, cr14, [sp, #-0]
   11d30:	e40000e1 	str	r0, [r0], #-225	; 0xffffff1f
   11d34:	00e1822d 	rsceq	r8, r1, sp, lsr #4
   11d38:	a72de800 	strge	lr, [sp, -r0, lsl #16]!
   11d3c:	ec0000e1 	stc	0, cr0, [r0], {225}	; 0xe1
   11d40:	00e1cc2d 	rsceq	ip, r1, sp, lsr #24
   11d44:	f12df000 			; <UNDEFINED> instruction: 0xf12df000
   11d48:	f40000e1 	vst4.<illegal width 64>	{d0-d3}, [r0 :128], r1
   11d4c:	00e2162d 	rsceq	r1, r2, sp, lsr #12
   11d50:	3b2df800 	blcc	b8fd58 <__ram_ret_data_start+0xb8c4c8>
   11d54:	fc0000e2 	stc2	0, cr0, [r0], {226}	; 0xe2
   11d58:	00e2602f 	rsceq	r6, r2, pc, lsr #32
   11d5c:	2f010000 	svccs	0x00010000
   11d60:	0000e285 	andeq	lr, r0, r5, lsl #5
   11d64:	aa2f0104 	bge	bd217c <__ram_ret_data_start+0xbce8ec>
   11d68:	080000e2 	stmdaeq	r0, {r1, r5, r6, r7}
   11d6c:	e2cf2f01 	sbc	r2, pc, #1, 30
   11d70:	010c0000 	mrseq	r0, (UNDEF: 12)
   11d74:	00e2f42f 	rsceq	pc, r2, pc, lsr #8
   11d78:	2f011000 	svccs	0x00011000
   11d7c:	0000e319 	andeq	lr, r0, r9, lsl r3
   11d80:	3e2f0114 	mcrcc	1, 1, r0, cr15, cr4, {0}
   11d84:	180000e3 	stmdane	r0, {r0, r1, r5, r6, r7}
   11d88:	e3632f01 	cmn	r3, #1, 30
   11d8c:	011c0000 	tsteq	ip, r0
   11d90:	00e3882f 	rsceq	r8, r3, pc, lsr #16
   11d94:	2f012000 	svccs	0x00012000
   11d98:	0000e3ad 	andeq	lr, r0, sp, lsr #7
   11d9c:	d22f0124 	eorle	r0, pc, #36, 2
   11da0:	280000e3 	stmdacs	r0, {r0, r1, r5, r6, r7}
   11da4:	e3f72f01 	mvns	r2, #1, 30
   11da8:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
   11dac:	00e41c2f 	rsceq	r1, r4, pc, lsr #24
   11db0:	2f013000 	svccs	0x00013000
   11db4:	0000e441 	andeq	lr, r0, r1, asr #8
   11db8:	662f0134 			; <UNDEFINED> instruction: 0x662f0134
   11dbc:	380000e4 	stmdacc	r0, {r2, r5, r6, r7}
   11dc0:	e48b2f01 	str	r2, [fp], #3841	; 0xf01
   11dc4:	013c0000 	teqeq	ip, r0
   11dc8:	00e4b02f 	rsceq	fp, r4, pc, lsr #32
   11dcc:	2f014000 	svccs	0x00014000
   11dd0:	0000e4d5 	ldrdeq	lr, [r0], -r5
   11dd4:	fa2f0144 	blx	bd22ec <__ram_ret_data_start+0xbcea5c>
   11dd8:	480000e4 	stmdami	r0, {r2, r5, r6, r7}
   11ddc:	e51f2f01 	ldr	r2, [pc, #-3841]	; 10ee3 <__ram_ret_data_start+0xd653>
   11de0:	014c0000 	mrseq	r0, (UNDEF: 76)
   11de4:	00e5442f 	rsceq	r4, r5, pc, lsr #8
   11de8:	2f015000 	svccs	0x00015000
   11dec:	0000e569 	andeq	lr, r0, r9, ror #10
   11df0:	8e2f0154 	mcrhi	1, 1, r0, cr15, cr4, {2}
   11df4:	580000e5 	stmdapl	r0, {r0, r2, r5, r6, r7}
   11df8:	e5b32f01 	ldr	r2, [r3, #3841]!	; 0xf01
   11dfc:	015c0000 	cmpeq	ip, r0
   11e00:	00e5d82f 	rsceq	sp, r5, pc, lsr #16
   11e04:	2f016000 	svccs	0x00016000
   11e08:	0000e5fd 	strdeq	lr, [r0], -sp
   11e0c:	222f0164 	eorcs	r0, pc, #100, 2
   11e10:	680000e6 	stmdavs	r0, {r1, r2, r5, r6, r7}
   11e14:	e6472f01 	strb	r2, [r7], -r1, lsl #30
   11e18:	016c0000 	cmneq	ip, r0
   11e1c:	00e66c2f 	rsceq	r6, r6, pc, lsr #24
   11e20:	2f017000 	svccs	0x00017000
   11e24:	0000e691 	muleq	r0, r1, r6
   11e28:	b62f0174 			; <UNDEFINED> instruction: 0xb62f0174
   11e2c:	780000e6 	stmdavc	r0, {r1, r2, r5, r6, r7}
   11e30:	e6db2f01 	ldrb	r2, [fp], r1, lsl #30
   11e34:	017c0000 	cmneq	ip, r0
   11e38:	00e7002f 	rsceq	r0, r7, pc, lsr #32
   11e3c:	2f018000 	svccs	0x00018000
   11e40:	0000e725 	andeq	lr, r0, r5, lsr #14
   11e44:	4a2f0184 	bmi	bd245c <__ram_ret_data_start+0xbcebcc>
   11e48:	880000e7 	stmdahi	r0, {r0, r1, r2, r5, r6, r7}
   11e4c:	e76f2f01 	strb	r2, [pc, -r1, lsl #30]!
   11e50:	018c0000 	orreq	r0, ip, r0
   11e54:	00e7942f 	rsceq	r9, r7, pc, lsr #8
   11e58:	2f019000 	svccs	0x00019000
   11e5c:	0000e7b9 			; <UNDEFINED> instruction: 0x0000e7b9
   11e60:	de2f0194 	mcrle	1, 1, r0, cr15, cr4, {4}
   11e64:	980000e7 	stmdals	r0, {r0, r1, r2, r5, r6, r7}
   11e68:	e8032f01 	stmda	r3, {r0, r8, r9, sl, fp, sp}
   11e6c:	019c0000 	orrseq	r0, ip, r0
   11e70:	00e8282f 	rsceq	r2, r8, pc, lsr #16
   11e74:	2f01a000 	svccs	0x0001a000
   11e78:	0000e84d 	andeq	lr, r0, sp, asr #16
   11e7c:	722f01a4 	eorvc	r0, pc, #164, 2	; 0x29
   11e80:	a80000e8 	stmdage	r0, {r3, r5, r6, r7}
   11e84:	e8972f01 	ldm	r7, {r0, r8, r9, sl, fp, sp}
   11e88:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
   11e8c:	00e8bc2f 	rsceq	fp, r8, pc, lsr #24
   11e90:	2f01b000 	svccs	0x0001b000
   11e94:	0000e8e1 	andeq	lr, r0, r1, ror #17
   11e98:	062f01b4 			; <UNDEFINED> instruction: 0x062f01b4
   11e9c:	b80000e9 	stmdalt	r0, {r0, r3, r5, r6, r7}
   11ea0:	e92b2f01 	stmdb	fp!, {r0, r8, r9, sl, fp, sp}
   11ea4:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
   11ea8:	00e9502f 	rsceq	r5, r9, pc, lsr #32
   11eac:	2f01c000 	svccs	0x0001c000
   11eb0:	0000e975 	andeq	lr, r0, r5, ror r9
   11eb4:	9a2f01c4 	bls	bd25cc <__ram_ret_data_start+0xbced3c>
   11eb8:	c80000e9 	stmdagt	r0, {r0, r3, r5, r6, r7}
   11ebc:	e9bf2f01 	ldmib	pc!, {r0, r8, r9, sl, fp, sp}	; <UNPREDICTABLE>
   11ec0:	01cc0000 	biceq	r0, ip, r0
   11ec4:	00e9e42f 	rsceq	lr, r9, pc, lsr #8
   11ec8:	2f01d000 	svccs	0x0001d000
   11ecc:	0000ea09 	andeq	lr, r0, r9, lsl #20
   11ed0:	2e2f01d4 	mcrcs	1, 1, r0, cr15, cr4, {6}
   11ed4:	d80000ea 	stmdale	r0, {r1, r3, r5, r6, r7}
   11ed8:	ea532f01 	b	14ddae4 <__ram_ret_data_start+0x14da254>
   11edc:	01dc0000 	bicseq	r0, ip, r0
   11ee0:	00ea782f 	rsceq	r7, sl, pc, lsr #16
   11ee4:	2f01e000 	svccs	0x0001e000
   11ee8:	0000ea9d 	muleq	r0, sp, sl
   11eec:	c22f01e4 	eorgt	r0, pc, #228, 2	; 0x39
   11ef0:	e80000ea 	stmda	r0, {r1, r3, r5, r6, r7}
   11ef4:	eae72f01 	b	ff9ddb00 <__data_end_ram_ret__+0xdf8edb00>
   11ef8:	01ec0000 	mvneq	r0, r0
   11efc:	00eb0c2f 	rsceq	r0, fp, pc, lsr #24
   11f00:	2f01f000 	svccs	0x0001f000
   11f04:	0000eb31 	andeq	lr, r0, r1, lsr fp
   11f08:	562f01f4 			; <UNDEFINED> instruction: 0x562f01f4
   11f0c:	f80000eb 			; <UNDEFINED> instruction: 0xf80000eb
   11f10:	eb7b2f01 	bl	1eddb1c <__ram_ret_data_start+0x1eda28c>
   11f14:	01fc0000 	mvnseq	r0, r0
   11f18:	00eba02f 	rsceq	sl, fp, pc, lsr #32
   11f1c:	2f020000 	svccs	0x00020000
   11f20:	0000ebc5 	andeq	lr, r0, r5, asr #23
   11f24:	ea2f0204 	b	bd273c <__ram_ret_data_start+0xbceeac>
   11f28:	080000eb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7}
   11f2c:	ec0f2f02 	stc	15, cr2, [pc], {2}
   11f30:	020c0000 	andeq	r0, ip, #0
   11f34:	00ec342f 	rsceq	r3, ip, pc, lsr #8
   11f38:	2f021000 	svccs	0x00021000
   11f3c:	0000ec59 	andeq	lr, r0, r9, asr ip
   11f40:	7e2f0214 	mcrvc	2, 1, r0, cr15, cr4, {0}
   11f44:	180000ec 	stmdane	r0, {r2, r3, r5, r6, r7}
   11f48:	eca32f02 	stc	15, cr2, [r3], #8
   11f4c:	021c0000 	andseq	r0, ip, #0
   11f50:	00ecc82f 	rsceq	ip, ip, pc, lsr #16
   11f54:	2f022000 	svccs	0x00022000
   11f58:	0000eced 	andeq	lr, r0, sp, ror #25
   11f5c:	122f0224 	eorne	r0, pc, #36, 4	; 0x40000002
   11f60:	280000ed 	stmdacs	r0, {r0, r2, r3, r5, r6, r7}
   11f64:	ed372f02 	ldc	15, cr2, [r7, #-8]!
   11f68:	022c0000 	eoreq	r0, ip, #0
   11f6c:	00ed5c2f 	rsceq	r5, sp, pc, lsr #24
   11f70:	2f023000 	svccs	0x00023000
   11f74:	0000ed81 	andeq	lr, r0, r1, lsl #27
   11f78:	a62f0234 			; <UNDEFINED> instruction: 0xa62f0234
   11f7c:	380000ed 	stmdacc	r0, {r0, r2, r3, r5, r6, r7}
   11f80:	edcb2f02 	stcl	15, cr2, [fp, #8]
   11f84:	023c0000 	eorseq	r0, ip, #0
   11f88:	00edf02f 	rsceq	pc, sp, pc, lsr #32
   11f8c:	2f024000 	svccs	0x00024000
   11f90:	0000ee15 	andeq	lr, r0, r5, lsl lr
   11f94:	3a2f0244 	bcc	bd28ac <__ram_ret_data_start+0xbcf01c>
   11f98:	480000ee 	stmdami	r0, {r1, r2, r3, r5, r6, r7}
   11f9c:	ee5f2f02 	cdp	15, 5, cr2, cr15, cr2, {0}
   11fa0:	024c0000 	subeq	r0, ip, #0
   11fa4:	00ee842f 	rsceq	r8, lr, pc, lsr #8
   11fa8:	2f025000 	svccs	0x00025000
   11fac:	0000eea9 	andeq	lr, r0, r9, lsr #29
   11fb0:	ce2f0254 	mcrgt	2, 1, r0, cr15, cr4, {2}
   11fb4:	580000ee 	stmdapl	r0, {r1, r2, r3, r5, r6, r7}
   11fb8:	eef32f02 	cdp	15, 15, cr2, cr3, cr2, {0}
   11fbc:	025c0000 	subseq	r0, ip, #0
   11fc0:	00ef182f 	rsceq	r1, pc, pc, lsr #16
   11fc4:	2f026000 	svccs	0x00026000
   11fc8:	0000ef3d 	andeq	lr, r0, sp, lsr pc
   11fcc:	622f0264 	eorvs	r0, pc, #100, 4	; 0x40000006
   11fd0:	680000ef 	stmdavs	r0, {r0, r1, r2, r3, r5, r6, r7}
   11fd4:	ef872f02 	svc	0x00872f02
   11fd8:	026c0000 	rsbeq	r0, ip, #0
   11fdc:	00efac2f 	rsceq	sl, pc, pc, lsr #24
   11fe0:	2f027000 	svccs	0x00027000
   11fe4:	0000efd1 	ldrdeq	lr, [r0], -r1
   11fe8:	f62f0274 			; <UNDEFINED> instruction: 0xf62f0274
   11fec:	780000ef 	stmdavc	r0, {r0, r1, r2, r3, r5, r6, r7}
   11ff0:	f01b2f02 			; <UNDEFINED> instruction: 0xf01b2f02
   11ff4:	027c0000 	rsbseq	r0, ip, #0
   11ff8:	00f0402f 	rscseq	r4, r0, pc, lsr #32
   11ffc:	2f028000 	svccs	0x00028000
   12000:	0000f065 	andeq	pc, r0, r5, rrx
   12004:	8a2f0284 	bhi	bd2a1c <__ram_ret_data_start+0xbcf18c>
   12008:	880000f0 	stmdahi	r0, {r4, r5, r6, r7}
   1200c:	f0af2f02 			; <UNDEFINED> instruction: 0xf0af2f02
   12010:	028c0000 	addeq	r0, ip, #0
   12014:	00f0d42f 	rscseq	sp, r0, pc, lsr #8
   12018:	2f029000 	svccs	0x00029000
   1201c:	0000f0f9 	strdeq	pc, [r0], -r9
   12020:	1e2f0294 	mcrne	2, 1, r0, cr15, cr4, {4}
   12024:	980000f1 	stmdals	r0, {r0, r4, r5, r6, r7}
   12028:	f1432f02 			; <UNDEFINED> instruction: 0xf1432f02
   1202c:	029c0000 	addseq	r0, ip, #0
   12030:	00f1682f 	rscseq	r6, r1, pc, lsr #16
   12034:	2f02a000 	svccs	0x0002a000
   12038:	0000f18d 	andeq	pc, r0, sp, lsl #3
   1203c:	060002a4 	streq	r0, [r0], -r4, lsr #5
   12040:	00006f7a 	andeq	r6, r0, sl, ror pc
   12044:	0221140b 	eoreq	r1, r1, #184549376	; 0xb000000
   12048:	0000f1b2 			; <UNDEFINED> instruction: 0x0000f1b2
   1204c:	430b041c 	movwmi	r0, #46108	; 0xb41c
   12050:	f6550526 			; <UNDEFINED> instruction: 0xf6550526
   12054:	432c0000 			; <UNDEFINED> instruction: 0x432c0000
   12058:	450b0052 	strmi	r0, [fp, #-82]	; 0xffffffae
   1205c:	09831726 	stmibeq	r3, {r1, r2, r5, r8, r9, sl, ip}
   12060:	e41d0000 	ldr	r0, [sp], #-0
   12064:	0b00000b 	bleq	12098 <__ram_ret_data_start+0xe808>
   12068:	7a1d2646 	bvc	75b988 <__ram_ret_data_start+0x7580f8>
   1206c:	00000055 	andeq	r0, r0, r5, asr r0
   12070:	480b041c 	stmdami	fp, {r2, r3, r4, sl}
   12074:	f67a0526 			; <UNDEFINED> instruction: 0xf67a0526
   12078:	1b1d0000 	blne	752080 <__ram_ret_data_start+0x74e7f0>
   1207c:	0b000019 	bleq	120e8 <__ram_ret_data_start+0xe858>
   12080:	8317264a 	tsthi	r7, #77594624	; 0x4a00000
   12084:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12088:	00008872 	andeq	r8, r0, r2, ror r8
   1208c:	1f264b0b 	svcne	0x00264b0b
   12090:	000055c5 	andeq	r5, r0, r5, asr #11
   12094:	0b041c00 	bleq	11909c <__ram_ret_data_start+0x11580c>
   12098:	9f05264d 	svcls	0x0005264d
   1209c:	2c0000f6 	stccs	0, cr0, [r0], {246}	; 0xf6
   120a0:	00524346 	subseq	r4, r2, r6, asr #6
   120a4:	17264f0b 	strne	r4, [r6, -fp, lsl #30]!
   120a8:	00000983 	andeq	r0, r0, r3, lsl #19
   120ac:	0006201d 	andeq	r2, r6, sp, lsl r0
   120b0:	26500b00 	ldrbcs	r0, [r0], -r0, lsl #22
   120b4:	0056981e 	subseq	r9, r6, lr, lsl r8
   120b8:	041c0000 	ldreq	r0, [ip], #-0
   120bc:	0526520b 	streq	r5, [r6, #-523]!	; 0xfffffdf5
   120c0:	0000f6c3 	andeq	pc, r0, r3, asr #13
   120c4:	0052532c 	subseq	r5, r2, ip, lsr #6
   120c8:	1726540b 	strne	r5, [r6, -fp, lsl #8]!
   120cc:	00000983 	andeq	r0, r0, r3, lsl #19
   120d0:	0000f41d 	andeq	pc, r0, sp, lsl r4	; <UNPREDICTABLE>
   120d4:	26550b00 	ldrbcs	r0, [r5], -r0, lsl #22
   120d8:	0057491d 	subseq	r4, r7, sp, lsl r9
   120dc:	041c0000 	ldreq	r0, [ip], #-0
   120e0:	0526570b 	streq	r5, [r6, #-1803]!	; 0xfffff8f5
   120e4:	0000f6e8 	andeq	pc, r0, r8, ror #13
   120e8:	001c9a1d 	andseq	r9, ip, sp, lsl sl
   120ec:	26590b00 	ldrbcs	r0, [r9], -r0, lsl #22
   120f0:	00098317 	andeq	r8, r9, r7, lsl r3
   120f4:	42aa1d00 	adcmi	r1, sl, #0, 26
   120f8:	5a0b0000 	bpl	2d2100 <__ram_ret_data_start+0x2ce870>
   120fc:	57831f26 	strpl	r1, [r3, r6, lsr #30]
   12100:	1c000000 	stcne	0, cr0, [r0], {-0}
   12104:	265c0b04 	ldrbcs	r0, [ip], -r4, lsl #22
   12108:	00f70d05 	rscseq	r0, r7, r5, lsl #26
   1210c:	3e321d00 	cdpcc	13, 3, cr1, cr2, cr0, {0}
   12110:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
   12114:	09831726 	stmibeq	r3, {r1, r2, r5, r8, r9, sl, ip}
   12118:	231d0000 	tstcs	sp, #0
   1211c:	0b000023 	bleq	121b0 <__ram_ret_data_start+0xe920>
   12120:	bd1f265f 	ldclt	6, cr2, [pc, #-380]	; 11fac <__ram_ret_data_start+0xe71c>
   12124:	00000057 	andeq	r0, r0, r7, asr r0
   12128:	610b041c 	tstvs	fp, ip, lsl r4
   1212c:	f7320526 			; <UNDEFINED> instruction: 0xf7320526
   12130:	7b1d0000 	blvc	752138 <__ram_ret_data_start+0x74e8a8>
   12134:	0b00003c 	bleq	1222c <__ram_ret_data_start+0xe99c>
   12138:	83172663 	tsthi	r7, #103809024	; 0x6300000
   1213c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12140:	0000ad65 	andeq	sl, r0, r5, ror #26
   12144:	1f26640b 	svcne	0x0026640b
   12148:	000057f7 	strdeq	r5, [r0], -r7
   1214c:	0b041c00 	bleq	119154 <__ram_ret_data_start+0x1158c4>
   12150:	57052667 	strpl	r2, [r5, -r7, ror #12]
   12154:	2c0000f7 	stccs	0, cr0, [r0], {247}	; 0xf7
   12158:	00325253 	eorseq	r5, r2, r3, asr r2
   1215c:	1726690b 	strne	r6, [r6, -fp, lsl #18]!
   12160:	00000983 	andeq	r0, r0, r3, lsl #19
   12164:	00a5a11d 	adceq	sl, r5, sp, lsl r1
   12168:	266a0b00 	strbtcs	r0, [sl], -r0, lsl #22
   1216c:	0058421e 	subseq	r4, r8, lr, lsl r2
   12170:	041c0000 	ldreq	r0, [ip], #-0
   12174:	05266d0b 	streq	r6, [r6, #-3339]!	; 0xfffff2f5
   12178:	0000f77c 	andeq	pc, r0, ip, ror r7	; <UNPREDICTABLE>
   1217c:	0027a81d 	eoreq	sl, r7, sp, lsl r8
   12180:	266f0b00 	strbtcs	r0, [pc], -r0, lsl #22
   12184:	00098317 	andeq	r8, r9, r7, lsl r3
   12188:	96fd1d00 	ldrbtls	r1, [sp], r0, lsl #26
   1218c:	700b0000 	andvc	r0, fp, r0
   12190:	587c1f26 	ldmdapl	ip!, {r1, r2, r5, r8, r9, sl, fp, ip}^
   12194:	25000000 	strcs	r0, [r0, #-0]
   12198:	410b0808 	tstmi	fp, r8, lsl #16
   1219c:	f7db0926 			; <UNDEFINED> instruction: 0xf7db0926
   121a0:	312d0000 			; <UNDEFINED> instruction: 0x312d0000
   121a4:	000000f6 	strdeq	r0, [r0], -r6
   121a8:	00f6552d 	rscseq	r5, r6, sp, lsr #10
   121ac:	7a2d0400 	bvc	b531b4 <__ram_ret_data_start+0xb4f924>
   121b0:	080000f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7}
   121b4:	00f69f2d 	rscseq	r9, r6, sp, lsr #30
   121b8:	c32d0c00 			; <UNDEFINED> instruction: 0xc32d0c00
   121bc:	100000f6 	strdne	r0, [r0], -r6
   121c0:	00f6e82d 	rscseq	lr, r6, sp, lsr #16
   121c4:	0d2d1400 	cfstrseq	mvf1, [sp, #-0]
   121c8:	180000f7 	stmdane	r0, {r0, r1, r2, r4, r5, r6, r7}
   121cc:	00057a18 	andeq	r7, r5, r8, lsl sl
   121d0:	26660b00 	strbtcs	r0, [r6], -r0, lsl #22
   121d4:	00c1b50d 	sbceq	fp, r1, sp, lsl #10
   121d8:	322d1c00 	eorcc	r1, sp, #0, 24
   121dc:	240000f7 	strcs	r0, [r0], #-247	; 0xffffff09
   121e0:	00058418 	andeq	r8, r5, r8, lsl r4
   121e4:	266c0b00 	strbtcs	r0, [ip], -r0, lsl #22
   121e8:	00f7db0d 	rscseq	sp, r7, sp, lsl #22
   121ec:	572f2800 	strpl	r2, [pc, -r0, lsl #16]!
   121f0:	040000f7 	streq	r0, [r0], #-247	; 0xffffff09
   121f4:	44090008 	strmi	r0, [r9], #-8
   121f8:	ec000009 	stc	0, cr0, [r0], {9}
   121fc:	270000f7 			; <UNDEFINED> instruction: 0x270000f7
   12200:	00000094 	muleq	r0, r4, r0
   12204:	060007db 			; <UNDEFINED> instruction: 0x060007db
   12208:	00007fbe 			; <UNDEFINED> instruction: 0x00007fbe
   1220c:	0226720b 	eoreq	r7, r6, #-1342177280	; 0xb0000000
   12210:	0000f77c 	andeq	pc, r0, ip, ror r7	; <UNPREDICTABLE>
   12214:	cb0b021c 	blgt	2d2a8c <__ram_ret_data_start+0x2cf1fc>
   12218:	f81e0526 			; <UNDEFINED> instruction: 0xf81e0526
   1221c:	1e1d0000 	cdpne	0, 1, cr0, cr13, cr0, {0}
   12220:	0b000089 	bleq	1244c <__ram_ret_data_start+0xebbc>
   12224:	611726cd 	tstvs	r7, sp, asr #13
   12228:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1222c:	00008e8a 	andeq	r8, r0, sl, lsl #29
   12230:	2326ce0b 			; <UNDEFINED> instruction: 0x2326ce0b
   12234:	000058b6 			; <UNDEFINED> instruction: 0x000058b6
   12238:	0b021c00 	bleq	99240 <__ram_ret_data_start+0x959b0>
   1223c:	430526d3 	movwmi	r2, #22227	; 0x56d3
   12240:	1d0000f8 	stcne	0, cr0, [r0, #-992]	; 0xfffffc20
   12244:	0000621f 	andeq	r6, r0, pc, lsl r2
   12248:	1726d50b 	strne	sp, [r6, -fp, lsl #10]!
   1224c:	00000961 	andeq	r0, r0, r1, ror #18
   12250:	0073701d 	rsbseq	r7, r3, sp, lsl r0
   12254:	26d60b00 	ldrbcs	r0, [r6], r0, lsl #22
   12258:	00593425 	subseq	r3, r9, r5, lsr #8
   1225c:	021c0000 	andseq	r0, ip, #0
   12260:	0526d80b 	streq	sp, [r6, #-2059]!	; 0xfffff7f5
   12264:	0000f868 	andeq	pc, r0, r8, ror #16
   12268:	444d432c 	strbmi	r4, [sp], #-812	; 0xfffffcd4
   1226c:	26da0b00 	ldrbcs	r0, [sl], r0, lsl #22
   12270:	00096117 	andeq	r6, r9, r7, lsl r1
   12274:	23241d00 			; <UNDEFINED> instruction: 0x23241d00
   12278:	db0b0000 	blle	2d2280 <__ram_ret_data_start+0x2ce9f0>
   1227c:	59d41f26 	ldmibpl	r4, {r1, r2, r5, r8, r9, sl, fp, ip}^
   12280:	1c000000 	stcne	0, cr0, [r0], {-0}
   12284:	26e70b04 	strbtcs	r0, [r7], r4, lsl #22
   12288:	00f88d05 	rscseq	r8, r8, r5, lsl #26
   1228c:	1e631d00 	cdpne	13, 6, cr1, cr3, cr0, {0}
   12290:	e90b0000 	stmdb	fp, {}	; <UNPREDICTABLE>
   12294:	09831726 	stmibeq	r3, {r1, r2, r5, r8, r9, sl, ip}
   12298:	b61d0000 	ldrlt	r0, [sp], -r0
   1229c:	0b00002c 	bleq	12354 <__ram_ret_data_start+0xeac4>
   122a0:	fb2126ea 	blx	85be52 <__ram_ret_data_start+0x8585c2>
   122a4:	0000005a 	andeq	r0, r0, sl, asr r0
   122a8:	ec0b011c 	stfs	f0, [fp], {28}
   122ac:	f8b20526 			; <UNDEFINED> instruction: 0xf8b20526
   122b0:	401d0000 	andsmi	r0, sp, r0
   122b4:	0b000097 	bleq	12518 <__ram_ret_data_start+0xec88>
   122b8:	501626ee 	andspl	r2, r6, lr, ror #13
   122bc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   122c0:	00009688 	andeq	r9, r0, r8, lsl #13
   122c4:	2326ef0b 			; <UNDEFINED> instruction: 0x2326ef0b
   122c8:	00005b89 	andeq	r5, r0, r9, lsl #23
   122cc:	0b011c00 	bleq	592d4 <__ram_ret_data_start+0x55a44>
   122d0:	d70526f1 			; <UNDEFINED> instruction: 0xd70526f1
   122d4:	1d0000f8 	stcne	0, cr0, [r0, #-992]	; 0xfffffc20
   122d8:	000017a0 	andeq	r1, r0, r0, lsr #15
   122dc:	1626f30b 	strtne	pc, [r6], -fp, lsl #6
   122e0:	00000950 	andeq	r0, r0, r0, asr r9
   122e4:	008f091d 	addeq	r0, pc, sp, lsl r9	; <UNPREDICTABLE>
   122e8:	26f40b00 	ldrbtcs	r0, [r4], r0, lsl #22
   122ec:	005bc322 	subseq	ip, fp, r2, lsr #6
   122f0:	011c0000 	tsteq	ip, r0
   122f4:	0526f60b 	streq	pc, [r6, #-1547]!	; 0xfffff9f5
   122f8:	0000f8fc 	strdeq	pc, [r0], -ip
   122fc:	009bd21d 	addseq	sp, fp, sp, lsl r2
   12300:	26f80b00 	ldrbtcs	r0, [r8], r0, lsl #22
   12304:	00095016 	andeq	r5, r9, r6, lsl r0
   12308:	56c31d00 	strbpl	r1, [r3], r0, lsl #26
   1230c:	f90b0000 			; <UNDEFINED> instruction: 0xf90b0000
   12310:	5c2f2426 	cfstrspl	mvf2, [pc], #-152	; 12280 <__ram_ret_data_start+0xe9f0>
   12314:	1c000000 	stcne	0, cr0, [r0], {-0}
   12318:	26fc0b02 	ldrbtcs	r0, [ip], r2, lsl #22
   1231c:	00f92105 	rscseq	r2, r9, r5, lsl #2
   12320:	51a91d00 			; <UNDEFINED> instruction: 0x51a91d00
   12324:	fe0b0000 	cdp2	0, 0, cr0, cr11, cr0, {0}
   12328:	09611726 	stmdbeq	r1!, {r1, r2, r5, r8, r9, sl, ip}^
   1232c:	d41d0000 	ldrle	r0, [sp], #-0
   12330:	0b000065 	bleq	124cc <__ram_ret_data_start+0xec3c>
   12334:	9a2226ff 	bls	89bf38 <__ram_ret_data_start+0x8986a8>
   12338:	0000005c 	andeq	r0, r0, ip, asr r0
   1233c:	010b011c 	tsteq	fp, ip, lsl r1
   12340:	f9460527 			; <UNDEFINED> instruction: 0xf9460527
   12344:	721d0000 	andsvc	r0, sp, #0
   12348:	0b000058 	bleq	124b0 <__ram_ret_data_start+0xec20>
   1234c:	50162703 	andspl	r2, r6, r3, lsl #14
   12350:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12354:	0000a4ad 	andeq	sl, r0, sp, lsr #9
   12358:	2327040b 			; <UNDEFINED> instruction: 0x2327040b
   1235c:	00005cd4 	ldrdeq	r5, [r0], -r4
   12360:	0b011c00 	bleq	59368 <__ram_ret_data_start+0x55ad8>
   12364:	6b052706 	blvs	15bf84 <__ram_ret_data_start+0x1586f4>
   12368:	1d0000f9 	stcne	0, cr0, [r0, #-996]	; 0xfffffc1c
   1236c:	00004c2e 	andeq	r4, r0, lr, lsr #24
   12370:	1627080b 	strtne	r0, [r7], -fp, lsl #16
   12374:	00000950 	andeq	r0, r0, r0, asr r9
   12378:	00848d1d 	addeq	r8, r4, sp, lsl sp
   1237c:	27090b00 	strcs	r0, [r9, -r0, lsl #22]
   12380:	005d3022 	subseq	r3, sp, r2, lsr #32
   12384:	021c0000 	andseq	r0, ip, #0
   12388:	05270b0b 	streq	r0, [r7, #-2827]!	; 0xfffff4f5
   1238c:	0000f990 	muleq	r0, r0, r9
   12390:	0047891d 	subeq	r8, r7, sp, lsl r9
   12394:	270d0b00 	strcs	r0, [sp, -r0, lsl #22]
   12398:	00096117 	andeq	r6, r9, r7, lsl r1
   1239c:	a4b71d00 	ldrtge	r1, [r7], #3328	; 0xd00
   123a0:	0e0b0000 	cdpeq	0, 0, cr0, cr11, cr0, {0}
   123a4:	5e002427 	cdppl	4, 0, cr2, cr0, cr7, {1}
   123a8:	1c000000 	stcne	0, cr0, [r0], {-0}
   123ac:	27100b02 	ldrcs	r0, [r0, -r2, lsl #22]
   123b0:	00f9b505 	rscseq	fp, r9, r5, lsl #10
   123b4:	59851d00 	stmibpl	r5, {r8, sl, fp, ip}
   123b8:	120b0000 	andne	r0, fp, #0
   123bc:	09611727 	stmdbeq	r1!, {r0, r1, r2, r5, r8, r9, sl, ip}^
   123c0:	9f1d0000 	svcls	0x001d0000
   123c4:	0b0000a1 	bleq	12650 <__ram_ret_data_start+0xedc0>
   123c8:	c2242713 	eorgt	r2, r4, #4980736	; 0x4c0000
   123cc:	0000005e 	andeq	r0, r0, lr, asr r0
   123d0:	150b021c 	strne	r0, [fp, #-540]	; 0xfffffde4
   123d4:	f9da0527 			; <UNDEFINED> instruction: 0xf9da0527
   123d8:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
   123dc:	0b000064 	bleq	12574 <__ram_ret_data_start+0xece4>
   123e0:	61172717 	tstvs	r7, r7, lsl r7
   123e4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   123e8:	00006e35 	andeq	r6, r0, r5, lsr lr
   123ec:	2627180b 	strtcs	r1, [r7], -fp, lsl #16
   123f0:	00005f84 	andeq	r5, r0, r4, lsl #31
   123f4:	0b021c00 	bleq	993fc <__ram_ret_data_start+0x95b6c>
   123f8:	ff05271a 			; <UNDEFINED> instruction: 0xff05271a
   123fc:	1d0000f9 	stcne	0, cr0, [r0, #-996]	; 0xfffffc1c
   12400:	00008efe 	strdeq	r8, [r0], -lr
   12404:	17271c0b 	strne	r1, [r7, -fp, lsl #24]!
   12408:	00000961 	andeq	r0, r0, r1, ror #18
   1240c:	0063001d 	rsbeq	r0, r3, sp, lsl r0
   12410:	271d0b00 	ldrcs	r0, [sp, -r0, lsl #22]
   12414:	00604626 	rsbeq	r4, r0, r6, lsr #12
   12418:	021c0000 	andseq	r0, ip, #0
   1241c:	05271f0b 	streq	r1, [r7, #-3851]!	; 0xfffff0f5
   12420:	0000fa24 	andeq	pc, r0, r4, lsr #20
   12424:	003ec41d 	eorseq	ip, lr, sp, lsl r4
   12428:	27210b00 	strcs	r0, [r1, -r0, lsl #22]!
   1242c:	00096117 	andeq	r6, r9, r7, lsl r1
   12430:	65531d00 	ldrbvs	r1, [r3, #-3328]	; 0xfffff300
   12434:	220b0000 	andcs	r0, fp, #0
   12438:	61082627 	tstvs	r8, r7, lsr #12
   1243c:	1c000000 	stcne	0, cr0, [r0], {-0}
   12440:	27240b02 	strcs	r0, [r4, -r2, lsl #22]!
   12444:	00fa4905 	rscseq	r4, sl, r5, lsl #18
   12448:	3b691d00 	blcc	1a59850 <__ram_ret_data_start+0x1a55fc0>
   1244c:	260b0000 	strcs	r0, [fp], -r0
   12450:	09611727 	stmdbeq	r1!, {r0, r1, r2, r5, r8, r9, sl, ip}^
   12454:	0e1d0000 	cdpeq	0, 1, cr0, cr13, cr0, {0}
   12458:	0b000066 	bleq	125f8 <__ram_ret_data_start+0xed68>
   1245c:	ca262727 	bgt	99c100 <__ram_ret_data_start+0x998870>
   12460:	00000061 	andeq	r0, r0, r1, rrx
   12464:	290b021c 	stmdbcs	fp, {r2, r3, r4, r9}
   12468:	fa6e0527 	blx	1b9390c <__ram_ret_data_start+0x1b9007c>
   1246c:	201d0000 	andscs	r0, sp, r0
   12470:	0b0000a2 	bleq	12700 <__ram_ret_data_start+0xee70>
   12474:	6117272b 	tstvs	r7, fp, lsr #14
   12478:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1247c:	00006f20 	andeq	r6, r0, r0, lsr #30
   12480:	24272c0b 	strtcs	r2, [r7], #-3083	; 0xfffff3f5
   12484:	00006267 	andeq	r6, r0, r7, ror #4
   12488:	0b021c00 	bleq	99490 <__ram_ret_data_start+0x95c00>
   1248c:	9305272f 	movwls	r2, #22319	; 0x572f
   12490:	2c0000fa 	stccs	0, cr0, [r0], {250}	; 0xfa
   12494:	00414546 	subeq	r4, r1, r6, asr #10
   12498:	1727310b 	strne	r3, [r7, -fp, lsl #2]!
   1249c:	00000961 	andeq	r0, r0, r1, ror #18
   124a0:	004ff91d 	subeq	pc, pc, sp, lsl r9	; <UNPREDICTABLE>
   124a4:	27320b00 	ldrcs	r0, [r2, -r0, lsl #22]!
   124a8:	0063071f 	rsbeq	r0, r3, pc, lsl r7
   124ac:	021c0000 	andseq	r0, ip, #0
   124b0:	0527340b 	streq	r3, [r7, #-1035]!	; 0xfffffbf5
   124b4:	0000fab8 			; <UNDEFINED> instruction: 0x0000fab8
   124b8:	4545462c 	strbmi	r4, [r5, #-1580]	; 0xfffff9d4
   124bc:	27360b00 	ldrcs	r0, [r6, -r0, lsl #22]!
   124c0:	00096117 	andeq	r6, r9, r7, lsl r1
   124c4:	5df01d00 	ldclpl	13, cr1, [r0]
   124c8:	370b0000 	strcc	r0, [fp, -r0]
   124cc:	63c91f27 	bicvs	r1, r9, #39, 30	; 0x9c
   124d0:	1b000000 	blne	124d8 <__ram_ret_data_start+0xec48>
   124d4:	26c80b54 			; <UNDEFINED> instruction: 0x26c80b54
   124d8:	00fc1509 	rscseq	r1, ip, r9, lsl #10
   124dc:	05301800 	ldreq	r1, [r0, #-2048]!	; 0xfffff800
   124e0:	ca0b0000 	bgt	2d24e8 <__ram_ret_data_start+0x2cec58>
   124e4:	c1a50d26 			; <UNDEFINED> instruction: 0xc1a50d26
   124e8:	2d000000 	stccs	0, cr0, [r0, #-0]
   124ec:	0000f7f9 	strdeq	pc, [r0], -r9
   124f0:	35d71804 	ldrbcc	r1, [r7, #2052]	; 0x804
   124f4:	d00b0000 	andle	r0, fp, r0
   124f8:	09611326 	stmdbeq	r1!, {r1, r2, r5, r8, r9, ip}^
   124fc:	18060000 	stmdane	r6, {}	; <UNPREDICTABLE>
   12500:	00001bd8 	ldrdeq	r1, [r0], -r8
   12504:	1326d10b 			; <UNDEFINED> instruction: 0x1326d10b
   12508:	00000961 	andeq	r0, r0, r1, ror #18
   1250c:	1bdd1808 	blne	ff758534 <__data_end_ram_ret__+0xdf668534>
   12510:	d20b0000 	andle	r0, fp, #0
   12514:	09611326 	stmdbeq	r1!, {r1, r2, r5, r8, r9, ip}^
   12518:	2d0a0000 	stccs	0, cr0, [sl, #-0]
   1251c:	0000f81e 	andeq	pc, r0, lr, lsl r8	; <UNPREDICTABLE>
   12520:	f8432d0c 			; <UNDEFINED> instruction: 0xf8432d0c
   12524:	180e0000 	stmdane	lr, {}	; <UNPREDICTABLE>
   12528:	0000214e 	andeq	r2, r0, lr, asr #2
   1252c:	1326dd0b 			; <UNDEFINED> instruction: 0x1326dd0b
   12530:	00000961 	andeq	r0, r0, r1, ror #18
   12534:	53b41810 			; <UNDEFINED> instruction: 0x53b41810
   12538:	de0b0000 	cdple	0, 0, cr0, cr11, cr0, {0}
   1253c:	09611326 	stmdbeq	r1!, {r1, r2, r5, r8, r9, ip}^
   12540:	18120000 	ldmdane	r2, {}	; <UNPREDICTABLE>
   12544:	0000216b 	andeq	r2, r0, fp, ror #2
   12548:	1326df0b 			; <UNDEFINED> instruction: 0x1326df0b
   1254c:	00000961 	andeq	r0, r0, r1, ror #18
   12550:	21711814 	cmncs	r1, r4, lsl r8
   12554:	e00b0000 	and	r0, fp, r0
   12558:	09611326 	stmdbeq	r1!, {r1, r2, r5, r8, r9, ip}^
   1255c:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
   12560:	00002177 	andeq	r2, r0, r7, ror r1
   12564:	1326e10b 			; <UNDEFINED> instruction: 0x1326e10b
   12568:	00000961 	andeq	r0, r0, r1, ror #18
   1256c:	53d01818 	bicspl	r1, r0, #24, 16	; 0x180000
   12570:	e20b0000 	and	r0, fp, #0
   12574:	09611326 	stmdbeq	r1!, {r1, r2, r5, r8, r9, ip}^
   12578:	181a0000 	ldmdane	sl, {}	; <UNPREDICTABLE>
   1257c:	00002194 	muleq	r0, r4, r1
   12580:	1326e30b 			; <UNDEFINED> instruction: 0x1326e30b
   12584:	00000961 	andeq	r0, r0, r1, ror #18
   12588:	219a181c 	orrscs	r1, sl, ip, lsl r8
   1258c:	e40b0000 	str	r0, [fp], #-0
   12590:	09611326 	stmdbeq	r1!, {r1, r2, r5, r8, r9, ip}^
   12594:	181e0000 	ldmdane	lr, {}	; <UNPREDICTABLE>
   12598:	000060fd 	strdeq	r6, [r0], -sp
   1259c:	1326e50b 			; <UNDEFINED> instruction: 0x1326e50b
   125a0:	00000961 	andeq	r0, r0, r1, ror #18
   125a4:	61031820 	tstvs	r3, r0, lsr #16
   125a8:	e60b0000 	str	r0, [fp], -r0
   125ac:	09611326 	stmdbeq	r1!, {r1, r2, r5, r8, r9, ip}^
   125b0:	2d220000 	stccs	0, cr0, [r2, #-0]
   125b4:	0000f868 	andeq	pc, r0, r8, ror #16
   125b8:	f88d2d24 			; <UNDEFINED> instruction: 0xf88d2d24
   125bc:	2d280000 	stccs	0, cr0, [r8, #-0]
   125c0:	0000f8b2 			; <UNDEFINED> instruction: 0x0000f8b2
   125c4:	f8d72d29 			; <UNDEFINED> instruction: 0xf8d72d29
   125c8:	182a0000 	stmdane	sl!, {}	; <UNPREDICTABLE>
   125cc:	0000001d 	andeq	r0, r0, sp, lsl r0
   125d0:	0d26fb0b 	fstmdbxeq	r6!, {d15-d19}	;@ Deprecated
   125d4:	0000c195 	muleq	r0, r5, r1
   125d8:	f8fc2d2b 			; <UNDEFINED> instruction: 0xf8fc2d2b
   125dc:	2d2c0000 	stccs	0, cr0, [ip, #-0]
   125e0:	0000f921 	andeq	pc, r0, r1, lsr #18
   125e4:	f9462d2e 			; <UNDEFINED> instruction: 0xf9462d2e
   125e8:	2d2f0000 	stccs	0, cr0, [pc, #-0]	; 125f0 <__ram_ret_data_start+0xed60>
   125ec:	0000f96b 	andeq	pc, r0, fp, ror #18
   125f0:	f9902d30 			; <UNDEFINED> instruction: 0xf9902d30
   125f4:	2d320000 	ldccs	0, cr0, [r2, #-0]
   125f8:	0000f9b5 			; <UNDEFINED> instruction: 0x0000f9b5
   125fc:	f9da2d34 			; <UNDEFINED> instruction: 0xf9da2d34
   12600:	2d360000 	ldccs	0, cr0, [r6, #-0]
   12604:	0000f9ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12608:	fa242d38 	blx	91daf0 <__ram_ret_data_start+0x91a260>
   1260c:	2d3a0000 	ldccs	0, cr0, [sl, #-0]
   12610:	0000fa49 	andeq	pc, r0, r9, asr #20
   12614:	11ae183c 			; <UNDEFINED> instruction: 0x11ae183c
   12618:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
   1261c:	fc150d27 	ldc2	13, cr0, [r5], {39}	; 0x27
   12620:	2d3e0000 	ldccs	0, cr0, [lr, #-0]
   12624:	0000fa6e 	andeq	pc, r0, lr, ror #20
   12628:	fa932d50 	blx	fe4ddb70 <__data_end_ram_ret__+0xde3edb70>
   1262c:	00520000 	subseq	r0, r2, r0
   12630:	00094409 	andeq	r4, r9, r9, lsl #8
   12634:	00fc2500 	rscseq	r2, ip, r0, lsl #10
   12638:	00940a00 	addseq	r0, r4, r0, lsl #20
   1263c:	00110000 	andseq	r0, r1, r0
   12640:	007edf06 	rsbseq	sp, lr, r6, lsl #30
   12644:	27390b00 	ldrcs	r0, [r9, -r0, lsl #22]!
   12648:	00fab802 	rscseq	fp, sl, r2, lsl #16
   1264c:	0b041c00 	bleq	119654 <__ram_ret_data_start+0x115dc4>
   12650:	5705273e 	smladxpl	r5, lr, r7, r2
   12654:	2c0000fc 	stccs	0, cr0, [r0], {252}	; 0xfc
   12658:	00315243 	eorseq	r5, r1, r3, asr #4
   1265c:	1727400b 	strne	r4, [r7, -fp]!
   12660:	00000983 	andeq	r0, r0, r3, lsl #19
   12664:	000e7b1d 	andeq	r7, lr, sp, lsl fp
   12668:	27410b00 	strbcs	r0, [r1, -r0, lsl #22]
   1266c:	0065021d 	rsbeq	r0, r5, sp, lsl r2
   12670:	041c0000 	ldreq	r0, [ip], #-0
   12674:	0527440b 	streq	r4, [r7, #-1035]!	; 0xfffffbf5
   12678:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
   1267c:	005cad1d 	subseq	sl, ip, sp, lsl sp
   12680:	27460b00 	strbcs	r0, [r6, -r0, lsl #22]
   12684:	00098317 	andeq	r8, r9, r7, lsl r3
   12688:	303e1d00 	eorscc	r1, lr, r0, lsl #26
   1268c:	470b0000 	strmi	r0, [fp, -r0]
   12690:	66191e27 	ldrvs	r1, [r9], -r7, lsr #28
   12694:	1c000000 	stcne	0, cr0, [r0], {-0}
   12698:	274a0b04 	strbcs	r0, [sl, -r4, lsl #22]
   1269c:	00fca005 	rscseq	sl, ip, r5
   126a0:	52532c00 	subspl	r2, r3, #0, 24
   126a4:	274c0b00 	strbcs	r0, [ip, -r0, lsl #22]
   126a8:	00098317 	andeq	r8, r9, r7, lsl r3
   126ac:	00f41d00 	rscseq	r1, r4, r0, lsl #26
   126b0:	4d0b0000 	stcmi	0, cr0, [fp, #-0]
   126b4:	66ca1c27 	strbvs	r1, [sl], r7, lsr #24
   126b8:	1c000000 	stcne	0, cr0, [r0], {-0}
   126bc:	274f0b04 	strbcs	r0, [pc, -r4, lsl #22]
   126c0:	00fcc505 	rscseq	ip, ip, r5, lsl #10
   126c4:	5cb21d00 	ldcpl	13, cr1, [r2]
   126c8:	510b0000 	mrspl	r0, (UNDEF: 11)
   126cc:	09831727 	stmibeq	r3, {r0, r1, r2, r5, r8, r9, sl, ip}
   126d0:	b01d0000 	andslt	r0, sp, r0
   126d4:	0b000058 	bleq	1283c <__ram_ret_data_start+0xefac>
   126d8:	8c1e2752 	ldchi	7, cr2, [lr], {82}	; 0x52
   126dc:	00000067 	andeq	r0, r0, r7, rrx
   126e0:	3b0b1c1b 	blcc	2d9754 <__ram_ret_data_start+0x2d5ec4>
   126e4:	fd110927 	ldc2	9, cr0, [r1, #-78]	; 0xffffffb2	; <UNPREDICTABLE>
   126e8:	442e0000 	strtmi	r0, [lr], #-0
   126ec:	3d0b0052 	stccc	0, cr0, [fp, #-328]	; 0xfffffeb8
   126f0:	09831327 	stmibeq	r3, {r0, r1, r2, r5, r8, r9, ip}
   126f4:	2d000000 	stccs	0, cr0, [r0, #-0]
   126f8:	0000fc32 	andeq	pc, r0, r2, lsr ip	; <UNPREDICTABLE>
   126fc:	06261804 	strteq	r1, [r6], -r4, lsl #16
   12700:	430b0000 	movwmi	r0, #45056	; 0xb000
   12704:	c1a50d27 			; <UNDEFINED> instruction: 0xc1a50d27
   12708:	2d080000 	stccs	0, cr0, [r8, #-0]
   1270c:	0000fc57 	andeq	pc, r0, r7, asr ip	; <UNPREDICTABLE>
   12710:	0552180c 	ldrbeq	r1, [r2, #-2060]	; 0xfffff7f4
   12714:	490b0000 	stmdbmi	fp, {}	; <UNPREDICTABLE>
   12718:	c1a50d27 			; <UNDEFINED> instruction: 0xc1a50d27
   1271c:	2d100000 	ldccs	0, cr0, [r0, #-0]
   12720:	0000fc7c 	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
   12724:	fca02d14 	stc2	13, cr2, [r0], #80	; 0x50
   12728:	00180000 	andseq	r0, r8, r0
   1272c:	00a25a06 	adceq	r5, r2, r6, lsl #20
   12730:	27540b00 	ldrbcs	r0, [r4, -r0, lsl #22]
   12734:	00fcc502 	rscseq	ip, ip, r2, lsl #10
   12738:	0b041c00 	bleq	119740 <__ram_ret_data_start+0x115eb0>
   1273c:	42052776 	andmi	r2, r5, #30932992	; 0x1d80000
   12740:	2c0000fd 	stccs	0, cr0, [r0], {253}	; 0xfd
   12744:	0b005253 	bleq	27098 <__ram_ret_data_start+0x23808>
   12748:	83172778 	tsthi	r7, #120, 14	; 0x1e00000
   1274c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12750:	000000f4 	strdeq	r0, [r0], -r4
   12754:	1d27790b 			; <UNDEFINED> instruction: 0x1d27790b
   12758:	000067e8 	andeq	r6, r0, r8, ror #15
   1275c:	0b041c00 	bleq	119764 <__ram_ret_data_start+0x115ed4>
   12760:	6605277b 			; <UNDEFINED> instruction: 0x6605277b
   12764:	2c0000fd 	stccs	0, cr0, [r0], {253}	; 0xfd
   12768:	0b005252 	bleq	270b8 <__ram_ret_data_start+0x23828>
   1276c:	8317277d 	tsthi	r7, #32768000	; 0x1f40000
   12770:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12774:	000028a4 	andeq	r2, r0, r4, lsr #17
   12778:	1d277e0b 	stcne	14, cr7, [r7, #-44]!	; 0xffffffd4
   1277c:	00006821 	andeq	r6, r0, r1, lsr #16
   12780:	0b0c1b00 	bleq	319388 <__ram_ret_data_start+0x315af8>
   12784:	8b092773 	blhi	25c558 <__ram_ret_data_start+0x258cc8>
   12788:	180000fd 	stmdane	r0, {r0, r2, r3, r4, r5, r6, r7}
   1278c:	00000530 	andeq	r0, r0, r0, lsr r5
   12790:	0d27750b 	cfstr32eq	mvfx7, [r7, #-44]!	; 0xffffffd4
   12794:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   12798:	fd1e2d00 	ldc2	13, cr2, [lr, #-0]
   1279c:	2d040000 	stccs	0, cr0, [r4, #-0]
   127a0:	0000fd42 	andeq	pc, r0, r2, asr #26
   127a4:	a5060008 	strge	r0, [r6, #-8]
   127a8:	0b000082 	bleq	129b8 <__ram_ret_data_start+0xf128>
   127ac:	66022780 	strvs	r2, [r2], -r0, lsl #15
   127b0:	1c0000fd 	stcne	0, cr0, [r0], {253}	; 0xfd
   127b4:	28c00b02 	stmiacs	r0, {r1, r8, r9, fp}^
   127b8:	00fdbd05 	rscseq	fp, sp, r5, lsl #26
   127bc:	a1aa1d00 			; <UNDEFINED> instruction: 0xa1aa1d00
   127c0:	c20b0000 	andgt	r0, fp, #0
   127c4:	09611728 	stmdbeq	r1!, {r3, r5, r8, r9, sl, ip}^
   127c8:	701d0000 	andsvc	r0, sp, r0
   127cc:	0b0000ac 	bleq	12a84 <__ram_ret_data_start+0xf1f4>
   127d0:	d22028c3 	eorle	r2, r0, #12779520	; 0xc30000
   127d4:	00000068 	andeq	r0, r0, r8, rrx
   127d8:	c50b021c 	strgt	r0, [fp, #-540]	; 0xfffffde4
   127dc:	fde20528 	stc2l	5, cr0, [r2, #160]!	; 0xa0
   127e0:	2d1d0000 	ldccs	0, cr0, [sp, #-0]
   127e4:	0b0000a7 	bleq	12a88 <__ram_ret_data_start+0xf1f8>
   127e8:	611728c7 	tstvs	r7, r7, asr #17
   127ec:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   127f0:	00009825 	andeq	r9, r0, r5, lsr #16
   127f4:	2028c80b 	eorcs	ip, r8, fp, lsl #16
   127f8:	000069a5 	andeq	r6, r0, r5, lsr #19
   127fc:	0b021c00 	bleq	99804 <__ram_ret_data_start+0x95f74>
   12800:	070528ca 	streq	r2, [r5, -sl, asr #17]
   12804:	1d0000fe 	stcne	0, cr0, [r0, #-1016]	; 0xfffffc08
   12808:	0000a1b0 			; <UNDEFINED> instruction: 0x0000a1b0
   1280c:	1728cc0b 	strne	ip, [r8, -fp, lsl #24]!
   12810:	00000961 	andeq	r0, r0, r1, ror #18
   12814:	003f041d 	eorseq	r0, pc, sp, lsl r4	; <UNPREDICTABLE>
   12818:	28cd0b00 	stmiacs	sp, {r8, r9, fp}^
   1281c:	006a5620 	rsbeq	r5, sl, r0, lsr #12
   12820:	021c0000 	andseq	r0, ip, #0
   12824:	0528cf0b 	streq	ip, [r8, #-3851]!	; 0xfffff0f5
   12828:	0000fe2c 	andeq	pc, r0, ip, lsr #28
   1282c:	0020ba1d 	eoreq	fp, r0, sp, lsl sl
   12830:	28d10b00 	ldmcs	r1, {r8, r9, fp}^
   12834:	00096117 	andeq	r6, r9, r7, lsl r1
   12838:	2a701d00 	bcs	1c19c40 <__ram_ret_data_start+0x1c163b0>
   1283c:	d20b0000 	andle	r0, fp, #0
   12840:	6b292028 	blvs	a5a8e8 <__ram_ret_data_start+0xa57058>
   12844:	1c000000 	stcne	0, cr0, [r0], {-0}
   12848:	28d40b02 	ldmcs	r4, {r1, r8, r9, fp}^
   1284c:	00fe5105 	rscseq	r5, lr, r5, lsl #2
   12850:	a1b61d00 			; <UNDEFINED> instruction: 0xa1b61d00
   12854:	d60b0000 	strle	r0, [fp], -r0
   12858:	09611728 	stmdbeq	r1!, {r3, r5, r8, r9, sl, ip}^
   1285c:	a61d0000 	ldrge	r0, [sp], -r0
   12860:	0b000066 	bleq	12a00 <__ram_ret_data_start+0xf170>
   12864:	da2028d7 	ble	81cbc8 <__ram_ret_data_start+0x819338>
   12868:	0000006b 	andeq	r0, r0, fp, rrx
   1286c:	d90b021c 	stmdble	fp, {r2, r3, r4, r9}
   12870:	fe760528 	cdp2	5, 7, cr0, cr6, cr8, {1}
   12874:	c01d0000 	andsgt	r0, sp, r0
   12878:	0b000020 	bleq	12900 <__ram_ret_data_start+0xf070>
   1287c:	611728db 			; <UNDEFINED> instruction: 0x611728db
   12880:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12884:	00006424 	andeq	r6, r0, r4, lsr #8
   12888:	2028dc0b 	eorcs	sp, r8, fp, lsl #24
   1288c:	00006cad 	andeq	r6, r0, sp, lsr #25
   12890:	0b021c00 	bleq	99898 <__ram_ret_data_start+0x96008>
   12894:	9b0528de 	blls	15cc14 <__ram_ret_data_start+0x159384>
   12898:	1d0000fe 	stcne	0, cr0, [r0, #-1016]	; 0xfffffc08
   1289c:	0000265d 	andeq	r2, r0, sp, asr r6
   128a0:	1728e00b 	strne	lr, [r8, -fp]!
   128a4:	00000961 	andeq	r0, r0, r1, ror #18
   128a8:	0045471d 	subeq	r4, r5, sp, lsl r7
   128ac:	28e10b00 	stmiacs	r1!, {r8, r9, fp}^
   128b0:	006d6f21 	rsbeq	r6, sp, r1, lsr #30
   128b4:	041c0000 	ldreq	r0, [ip], #-0
   128b8:	0528e40b 	streq	lr, [r8, #-1035]!	; 0xfffffbf5
   128bc:	0000fec0 	andeq	pc, r0, r0, asr #29
   128c0:	00266b1d 	eoreq	r6, r6, sp, lsl fp
   128c4:	28e60b00 	stmiacs	r6!, {r8, r9, fp}^
   128c8:	00098317 	andeq	r8, r9, r7, lsl r3
   128cc:	52661d00 	rsbpl	r1, r6, #0, 26
   128d0:	e70b0000 	str	r0, [fp, -r0]
   128d4:	6eb92128 	frdvsep	f2, f1, #0.0
   128d8:	1c000000 	stcne	0, cr0, [r0], {-0}
   128dc:	28e90b02 	stmiacs	r9!, {r1, r8, r9, fp}^
   128e0:	00fee505 	rscseq	lr, lr, r5, lsl #10
   128e4:	26f21d00 	ldrbtcs	r1, [r2], r0, lsl #26
   128e8:	eb0b0000 	bl	2d28f0 <__ram_ret_data_start+0x2cf060>
   128ec:	09611728 	stmdbeq	r1!, {r3, r5, r8, r9, sl, ip}^
   128f0:	1e1d0000 	cdpne	0, 1, cr0, cr13, cr0, {0}
   128f4:	0b00007c 	bleq	12aec <__ram_ret_data_start+0xf25c>
   128f8:	7b2128ec 	blvc	85ccb0 <__ram_ret_data_start+0x859420>
   128fc:	0000006f 	andeq	r0, r0, pc, rrx
   12900:	ef0b041c 	svc	0x000b041c
   12904:	ff0a0528 			; <UNDEFINED> instruction: 0xff0a0528
   12908:	f91d0000 			; <UNDEFINED> instruction: 0xf91d0000
   1290c:	0b000026 	bleq	129ac <__ram_ret_data_start+0xf11c>
   12910:	831728f1 	tsthi	r7, #15794176	; 0xf10000
   12914:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12918:	00004380 	andeq	r4, r0, r0, lsl #7
   1291c:	2128f20b 	msrcs	R8_fiq, fp
   12920:	000070c5 	andeq	r7, r0, r5, asr #1
   12924:	0b021c00 	bleq	9992c <__ram_ret_data_start+0x9609c>
   12928:	2f0528f4 	svccs	0x000528f4
   1292c:	1d0000ff 	stcne	0, cr0, [r0, #-1020]	; 0xfffffc04
   12930:	000039d3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
   12934:	1728f60b 	strne	pc, [r8, -fp, lsl #12]!
   12938:	00000961 	andeq	r0, r0, r1, ror #18
   1293c:	001a531d 	andseq	r5, sl, sp, lsl r3
   12940:	28f70b00 	ldmcs	r7!, {r8, r9, fp}^
   12944:	00718721 	rsbseq	r8, r1, r1, lsr #14
   12948:	041c0000 	ldreq	r0, [ip], #-0
   1294c:	0528fa0b 	streq	pc, [r8, #-2571]!	; 0xfffff5f5
   12950:	0000ff54 	andeq	pc, r0, r4, asr pc	; <UNPREDICTABLE>
   12954:	0039ef1d 	eorseq	lr, r9, sp, lsl pc
   12958:	28fc0b00 	ldmcs	ip!, {r8, r9, fp}^
   1295c:	00098317 	andeq	r8, r9, r7, lsl r3
   12960:	18a51d00 	stmiane	r5!, {r8, sl, fp, ip}
   12964:	fd0b0000 	stc2	0, cr0, [fp, #-0]
   12968:	72d12128 	sbcsvc	r2, r1, #40, 2
   1296c:	1c000000 	stcne	0, cr0, [r0], {-0}
   12970:	29030b02 	stmdbcs	r3, {r1, r8, r9, fp}
   12974:	00ff7905 	rscseq	r7, pc, r5, lsl #18
   12978:	80881d00 	addhi	r1, r8, r0, lsl #26
   1297c:	050b0000 	streq	r0, [fp, #-0]
   12980:	09611729 	stmdbeq	r1!, {r0, r3, r5, r8, r9, sl, ip}^
   12984:	151d0000 	ldrne	r0, [sp, #-0]
   12988:	0b000023 	bleq	12a1c <__ram_ret_data_start+0xf18c>
   1298c:	a41f2906 	ldrge	r2, [pc], #-2310	; 12994 <__ram_ret_data_start+0xf104>
   12990:	00000073 	andeq	r0, r0, r3, ror r0
   12994:	080b021c 	stmdaeq	fp, {r2, r3, r4, r9}
   12998:	ff9e0529 			; <UNDEFINED> instruction: 0xff9e0529
   1299c:	111d0000 	tstne	sp, r0
   129a0:	0b00009e 	bleq	12c20 <__ram_ret_data_start+0xf390>
   129a4:	6117290a 	tstvs	r7, sl, lsl #18
   129a8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   129ac:	00009e3f 	andeq	r9, r0, pc, lsr lr
   129b0:	1f290b0b 	svcne	0x00290b0b
   129b4:	00007400 	andeq	r7, r0, r0, lsl #8
   129b8:	0b021c00 	bleq	999c0 <__ram_ret_data_start+0x96130>
   129bc:	c3052919 	movwgt	r2, #22809	; 0x5919
   129c0:	1d0000ff 	stcne	0, cr0, [r0, #-1020]	; 0xfffffc04
   129c4:	00001749 	andeq	r1, r0, r9, asr #14
   129c8:	17291b0b 	strne	r1, [r9, -fp, lsl #22]!
   129cc:	00000961 	andeq	r0, r0, r1, ror #18
   129d0:	0038d81d 	eorseq	sp, r8, sp, lsl r8
   129d4:	291c0b00 	ldmdbcs	ip, {r8, r9, fp}
   129d8:	00745c20 	rsbseq	r5, r4, r0, lsr #24
   129dc:	021c0000 	andseq	r0, ip, #0
   129e0:	05291f0b 	streq	r1, [r9, #-3851]!	; 0xfffff0f5
   129e4:	0000ffe8 	andeq	pc, r0, r8, ror #31
   129e8:	00174f1d 	andseq	r4, r7, sp, lsl pc
   129ec:	29210b00 	stmdbcs	r1!, {r8, r9, fp}
   129f0:	00096117 	andeq	r6, r9, r7, lsl r1
   129f4:	20a41d00 	adccs	r1, r4, r0, lsl #26
   129f8:	220b0000 	andcs	r0, fp, #0
   129fc:	74b82029 	ldrtvc	r2, [r8], #41	; 0x29
   12a00:	1c000000 	stcne	0, cr0, [r0], {-0}
   12a04:	29250b02 	stmdbcs	r5!, {r1, r8, r9, fp}
   12a08:	01000d05 	tsteq	r0, r5, lsl #26
   12a0c:	17551d00 	ldrbne	r1, [r5, -r0, lsl #26]
   12a10:	270b0000 	strcs	r0, [fp, -r0]
   12a14:	09611729 	stmdbeq	r1!, {r0, r3, r5, r8, r9, sl, ip}^
   12a18:	b61d0000 	ldrlt	r0, [sp], -r0
   12a1c:	0b00008a 	bleq	12c4c <__ram_ret_data_start+0xf3bc>
   12a20:	14202928 	strtne	r2, [r0], #-2344	; 0xfffff6d8
   12a24:	00000075 	andeq	r0, r0, r5, ror r0
   12a28:	2b0b021c 	blcs	2d32a0 <__ram_ret_data_start+0x2cfa10>
   12a2c:	00320529 	eorseq	r0, r2, r9, lsr #10
   12a30:	011d0001 	tsteq	sp, r1
   12a34:	0b000026 	bleq	12ad4 <__ram_ret_data_start+0xf244>
   12a38:	6117292d 	tstvs	r7, sp, lsr #18
   12a3c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12a40:	00009a3b 	andeq	r9, r0, fp, lsr sl
   12a44:	1f292e0b 	svcne	0x00292e0b
   12a48:	0000763c 	andeq	r7, r0, ip, lsr r6
   12a4c:	0b021c00 	bleq	99a54 <__ram_ret_data_start+0x961c4>
   12a50:	5705293c 	smladxpl	r5, ip, r9, r2
   12a54:	1d000100 	stfnes	f0, [r0, #-0]
   12a58:	000018c7 	andeq	r1, r0, r7, asr #17
   12a5c:	17293e0b 	strne	r3, [r9, -fp, lsl #28]!
   12a60:	00000961 	andeq	r0, r0, r1, ror #18
   12a64:	006f671d 	rsbeq	r6, pc, sp, lsl r7	; <UNPREDICTABLE>
   12a68:	293f0b00 	ldmdbcs	pc!, {r8, r9, fp}	; <UNPREDICTABLE>
   12a6c:	00770f21 	rsbseq	r0, r7, r1, lsr #30
   12a70:	021c0000 	andseq	r0, ip, #0
   12a74:	0529410b 	streq	r4, [r9, #-267]!	; 0xfffffef5
   12a78:	0001007c 	andeq	r0, r1, ip, ror r0
   12a7c:	0097531d 	addseq	r5, r7, sp, lsl r3
   12a80:	29430b00 	stmdbcs	r3, {r8, r9, fp}^
   12a84:	00096117 	andeq	r6, r9, r7, lsl r1
   12a88:	5fad1d00 	svcpl	0x00ad1d00
   12a8c:	440b0000 	strmi	r0, [fp], #-0
   12a90:	777c2129 	ldrbvc	r2, [ip, -r9, lsr #2]!
   12a94:	1c000000 	stcne	0, cr0, [r0], {-0}
   12a98:	29460b02 	stmdbcs	r6, {r1, r8, r9, fp}^
   12a9c:	0100a105 	tsteq	r0, r5, lsl #2
   12aa0:	18dd1d00 	ldmne	sp, {r8, sl, fp, ip}^
   12aa4:	480b0000 	stmdami	fp, {}	; <UNPREDICTABLE>
   12aa8:	09611729 	stmdbeq	r1!, {r0, r3, r5, r8, r9, sl, ip}^
   12aac:	a71d0000 	ldrge	r0, [sp, -r0]
   12ab0:	0b000080 	bleq	12cb8 <__ram_ret_data_start+0xf428>
   12ab4:	4f212949 	svcmi	0x00212949
   12ab8:	00000078 	andeq	r0, r0, r8, ror r0
   12abc:	4b0b021c 	blmi	2d3334 <__ram_ret_data_start+0x2cfaa4>
   12ac0:	00c60529 	sbceq	r0, r6, r9, lsr #10
   12ac4:	ea1d0001 	b	752ad0 <__ram_ret_data_start+0x74f240>
   12ac8:	0b0000a6 	bleq	12d68 <__ram_ret_data_start+0xf4d8>
   12acc:	6117294d 	tstvs	r7, sp, asr #18
   12ad0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12ad4:	00006e48 	andeq	r6, r0, r8, asr #28
   12ad8:	21294e0b 			; <UNDEFINED> instruction: 0x21294e0b
   12adc:	000078bc 			; <UNDEFINED> instruction: 0x000078bc
   12ae0:	0b021c00 	bleq	99ae8 <__ram_ret_data_start+0x96258>
   12ae4:	eb052950 	bl	15d02c <__ram_ret_data_start+0x15979c>
   12ae8:	1d000100 	stfnes	f0, [r0, #-0]
   12aec:	00004362 	andeq	r4, r0, r2, ror #6
   12af0:	1729520b 	strne	r5, [r9, -fp, lsl #4]!
   12af4:	00000961 	andeq	r0, r0, r1, ror #18
   12af8:	007e231d 	rsbseq	r2, lr, sp, lsl r3
   12afc:	29530b00 	ldmdbcs	r3, {r8, r9, fp}^
   12b00:	00798f21 	rsbseq	r8, r9, r1, lsr #30
   12b04:	021c0000 	andseq	r0, ip, #0
   12b08:	0529550b 	streq	r5, [r9, #-1291]!	; 0xfffffaf5
   12b0c:	00010110 	andeq	r0, r1, r0, lsl r1
   12b10:	0098121d 	addseq	r1, r8, sp, lsl r2
   12b14:	29570b00 	ldmdbcs	r7, {r8, r9, fp}^
   12b18:	00096117 	andeq	r6, r9, r7, lsl r1
   12b1c:	972b1d00 	strls	r1, [fp, -r0, lsl #26]!
   12b20:	580b0000 	stmdapl	fp, {}	; <UNPREDICTABLE>
   12b24:	79fc2129 	ldmibvc	ip!, {r0, r3, r5, r8, sp}^
   12b28:	1c000000 	stcne	0, cr0, [r0], {-0}
   12b2c:	295a0b02 	ldmdbcs	sl, {r1, r8, r9, fp}^
   12b30:	01013505 	tsteq	r1, r5, lsl #10
   12b34:	19571d00 	ldmdbne	r7, {r8, sl, fp, ip}^
   12b38:	5c0b0000 	stcpl	0, cr0, [fp], {-0}
   12b3c:	09611729 	stmdbeq	r1!, {r0, r3, r5, r8, r9, sl, ip}^
   12b40:	131d0000 	tstne	sp, #0
   12b44:	0b00001f 	bleq	12bc8 <__ram_ret_data_start+0xf338>
   12b48:	cf21295d 	svcgt	0x0021295d
   12b4c:	0000007a 	andeq	r0, r0, sl, ror r0
   12b50:	5f0b021c 	svcpl	0x000b021c
   12b54:	015a0529 	cmpeq	sl, r9, lsr #10
   12b58:	191d0001 	ldmdbne	sp, {r0}
   12b5c:	0b000098 	bleq	12dc4 <__ram_ret_data_start+0xf534>
   12b60:	61172961 	tstvs	r7, r1, ror #18
   12b64:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12b68:	0000a73d 	andeq	sl, r0, sp, lsr r7
   12b6c:	2129620b 			; <UNDEFINED> instruction: 0x2129620b
   12b70:	00007b3c 	andeq	r7, r0, ip, lsr fp
   12b74:	0b021c00 	bleq	99b7c <__ram_ret_data_start+0x962ec>
   12b78:	7f052964 	svcvc	0x00052964
   12b7c:	1d000101 	stfnes	f0, [r0, #-4]
   12b80:	000019ec 	andeq	r1, r0, ip, ror #19
   12b84:	1729660b 	strne	r6, [r9, -fp, lsl #12]!
   12b88:	00000961 	andeq	r0, r0, r1, ror #18
   12b8c:	00475a1d 	subeq	r5, r7, sp, lsl sl
   12b90:	29670b00 	stmdbcs	r7!, {r8, r9, fp}^
   12b94:	007c0f21 	rsbseq	r0, ip, r1, lsr #30
   12b98:	021c0000 	andseq	r0, ip, #0
   12b9c:	0529690b 	streq	r6, [r9, #-2315]!	; 0xfffff6f5
   12ba0:	000101a4 	andeq	r0, r1, r4, lsr #3
   12ba4:	001ec91d 	andseq	ip, lr, sp, lsl r9
   12ba8:	296b0b00 	stmdbcs	fp!, {r8, r9, fp}^
   12bac:	00096117 	andeq	r6, r9, r7, lsl r1
   12bb0:	5c411d00 	mcrrpl	13, 0, r1, r1, cr0
   12bb4:	6c0b0000 	stcvs	0, cr0, [fp], {-0}
   12bb8:	7c7c2129 	ldfvce	f2, [ip], #-164	; 0xffffff5c
   12bbc:	1c000000 	stcne	0, cr0, [r0], {-0}
   12bc0:	296e0b02 	stmdbcs	lr!, {r1, r8, r9, fp}^
   12bc4:	0101c905 	tsteq	r1, r5, lsl #18
   12bc8:	19f91d00 	ldmibne	r9!, {r8, sl, fp, ip}^
   12bcc:	700b0000 	andvc	r0, fp, r0
   12bd0:	09611729 	stmdbeq	r1!, {r0, r3, r5, r8, r9, sl, ip}^
   12bd4:	cd1d0000 	ldcgt	0, cr0, [sp, #-0]
   12bd8:	0b000054 	bleq	12d30 <__ram_ret_data_start+0xf4a0>
   12bdc:	4f212971 	svcmi	0x00212971
   12be0:	0000007d 	andeq	r0, r0, sp, ror r0
   12be4:	730b021c 	movwvc	r0, #45596	; 0xb21c
   12be8:	01ee0529 	mvneq	r0, r9, lsr #10
   12bec:	ce1d0001 	cdpgt	0, 1, cr0, cr13, cr1, {0}
   12bf0:	0b000098 	bleq	12e58 <__ram_ret_data_start+0xf5c8>
   12bf4:	61172975 	tstvs	r7, r5, ror r9
   12bf8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   12bfc:	000045a5 	andeq	r4, r0, r5, lsr #11
   12c00:	2129760b 			; <UNDEFINED> instruction: 0x2129760b
   12c04:	00007dbc 			; <UNDEFINED> instruction: 0x00007dbc
   12c08:	0b021c00 	bleq	99c10 <__ram_ret_data_start+0x96380>
   12c0c:	13052979 	movwne	r2, #22905	; 0x5979
   12c10:	1d000102 	stfnes	f0, [r0, #-8]
   12c14:	000054b5 			; <UNDEFINED> instruction: 0x000054b5
   12c18:	17297b0b 	strne	r7, [r9, -fp, lsl #22]!
   12c1c:	00000961 	andeq	r0, r0, r1, ror #18
   12c20:	005b9b1d 	subseq	r9, fp, sp, lsl fp
   12c24:	297c0b00 	ldmdbcs	ip!, {r8, r9, fp}^
   12c28:	007e071f 	rsbseq	r0, lr, pc, lsl r7
   12c2c:	f41b0000 			; <UNDEFINED> instruction: 0xf41b0000
   12c30:	0928b20b 	stmdbeq	r8!, {r0, r1, r3, r9, ip, sp, pc}
   12c34:	0001056a 	andeq	r0, r1, sl, ror #10
   12c38:	00053018 	andeq	r3, r5, r8, lsl r0
   12c3c:	28b40b00 	ldmcs	r4!, {r8, r9, fp}
   12c40:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12c44:	47180000 	ldrmi	r0, [r8, -r0]
   12c48:	0b000061 	bleq	12dd4 <__ram_ret_data_start+0xf544>
   12c4c:	611328b5 			; <UNDEFINED> instruction: 0x611328b5
   12c50:	02000009 	andeq	r0, r0, #9
   12c54:	00053a18 	andeq	r3, r5, r8, lsl sl
   12c58:	28b60b00 	ldmcs	r6!, {r8, r9, fp}
   12c5c:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12c60:	4e180400 	cfmulsmi	mvf0, mvf8, mvf0
   12c64:	0b000061 	bleq	12df0 <__ram_ret_data_start+0xf560>
   12c68:	611328b7 			; <UNDEFINED> instruction: 0x611328b7
   12c6c:	06000009 	streq	r0, [r0], -r9
   12c70:	00062618 	andeq	r2, r6, r8, lsl r6
   12c74:	28b80b00 	ldmcs	r8!, {r8, r9, fp}
   12c78:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12c7c:	72180800 	andsvc	r0, r8, #0, 16
   12c80:	0b000062 	bleq	12e10 <__ram_ret_data_start+0xf580>
   12c84:	611328b9 			; <UNDEFINED> instruction: 0x611328b9
   12c88:	0a000009 	beq	12cb4 <__ram_ret_data_start+0xf424>
   12c8c:	00055218 	andeq	r5, r5, r8, lsl r2
   12c90:	28ba0b00 	ldmcs	sl!, {r8, r9, fp}
   12c94:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12c98:	79180c00 	ldmdbvc	r8, {sl, fp}
   12c9c:	0b000062 	bleq	12e2c <__ram_ret_data_start+0xf59c>
   12ca0:	611328bb 			; <UNDEFINED> instruction: 0x611328bb
   12ca4:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
   12ca8:	00055c18 	andeq	r5, r5, r8, lsl ip
   12cac:	28bc0b00 	ldmcs	ip!, {r8, r9, fp}
   12cb0:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12cb4:	43181000 	tstmi	r8, #0
   12cb8:	0b000063 	bleq	12e4c <__ram_ret_data_start+0xf5bc>
   12cbc:	611328bd 			; <UNDEFINED> instruction: 0x611328bd
   12cc0:	12000009 	andne	r0, r0, #9
   12cc4:	00056618 	andeq	r6, r5, r8, lsl r6
   12cc8:	28be0b00 	ldmcs	lr!, {r8, r9, fp}
   12ccc:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12cd0:	4a181400 	bmi	617cd8 <__ram_ret_data_start+0x614448>
   12cd4:	0b000063 	bleq	12e68 <__ram_ret_data_start+0xf5d8>
   12cd8:	611328bf 			; <UNDEFINED> instruction: 0x611328bf
   12cdc:	16000009 	strne	r0, [r0], -r9
   12ce0:	00fd982d 	rscseq	r9, sp, sp, lsr #16
   12ce4:	bd2d1800 	stclt	8, cr1, [sp, #-0]
   12ce8:	1a0000fd 	bne	130e4 <__ram_ret_data_start+0xf854>
   12cec:	00fde22d 	rscseq	lr, sp, sp, lsr #4
   12cf0:	072d1c00 	streq	r1, [sp, -r0, lsl #24]!
   12cf4:	1e0000fe 	mcrne	0, 0, r0, cr0, cr14, {7}
   12cf8:	00fe2c2d 	rscseq	r2, lr, sp, lsr #24
   12cfc:	512d2000 			; <UNDEFINED> instruction: 0x512d2000
   12d00:	220000fe 	andcs	r0, r0, #254	; 0xfe
   12d04:	00fe762d 	rscseq	r7, lr, sp, lsr #12
   12d08:	d8182400 	ldmdale	r8, {sl, sp}
   12d0c:	0b00000f 	bleq	12d50 <__ram_ret_data_start+0xf4c0>
   12d10:	e50d28e3 	str	r2, [sp, #-2275]	; 0xfffff71d
   12d14:	260000c1 	strcs	r0, [r0], -r1, asr #1
   12d18:	00fe9b2d 	rscseq	r9, lr, sp, lsr #22
   12d1c:	c02d2800 	eorgt	r2, sp, r0, lsl #16
   12d20:	2c0000fe 	stccs	0, cr0, [r0], {254}	; 0xfe
   12d24:	000fee18 	andeq	lr, pc, r8, lsl lr	; <UNPREDICTABLE>
   12d28:	28ee0b00 	stmiacs	lr!, {r8, r9, fp}^
   12d2c:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12d30:	e52d2e00 	str	r2, [sp, #-3584]!	; 0xfffff200
   12d34:	300000fe 	strdcc	r0, [r0], -lr
   12d38:	00ff0a2d 	rscseq	r0, pc, sp, lsr #20
   12d3c:	04183400 	ldreq	r3, [r8], #-1024	; 0xfffffc00
   12d40:	0b000010 	bleq	12d88 <__ram_ret_data_start+0xf4f8>
   12d44:	e50d28f9 	str	r2, [sp, #-2297]	; 0xfffff707
   12d48:	360000c1 	strcc	r0, [r0], -r1, asr #1
   12d4c:	00ff2f2d 	rscseq	r2, pc, sp, lsr #30
   12d50:	05183800 	ldreq	r3, [r8, #-2048]	; 0xfffff800
   12d54:	0b000058 	bleq	12ebc <__ram_ret_data_start+0xf62c>
   12d58:	d50d28ff 	strle	r2, [sp, #-2303]	; 0xfffff701
   12d5c:	3c0000c1 	stccc	0, cr0, [r0], {193}	; 0xc1
   12d60:	003f3d18 	eorseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
   12d64:	29000b00 	stmdbcs	r0, {r8, r9, fp}
   12d68:	00096113 	andeq	r6, r9, r3, lsl r1
   12d6c:	17184200 	ldrne	r4, [r8, -r0, lsl #4]
   12d70:	0b000010 	bleq	12db8 <__ram_ret_data_start+0xf528>
   12d74:	e50d2901 	str	r2, [sp, #-2305]	; 0xfffff6ff
   12d78:	440000c1 	strmi	r0, [r0], #-193	; 0xffffff3f
   12d7c:	00831c18 	addeq	r1, r3, r8, lsl ip
   12d80:	29020b00 	stmdbcs	r2, {r8, r9, fp}
   12d84:	00096113 	andeq	r6, r9, r3, lsl r1
   12d88:	542d4600 	strtpl	r4, [sp], #-1536	; 0xfffffa00
   12d8c:	480000ff 	stmdami	r0, {r0, r1, r2, r3, r4, r5, r6, r7}
   12d90:	00ff792d 	rscseq	r7, pc, sp, lsr #18
   12d94:	b9184a00 	ldmdblt	r8, {r9, fp, lr}
   12d98:	0b000010 	bleq	12de0 <__ram_ret_data_start+0xf550>
   12d9c:	6a0d290d 	bvs	35d1d8 <__ram_ret_data_start+0x359948>
   12da0:	4c000105 	stfmis	f0, [r0], {5}
   12da4:	002b9318 	eoreq	r9, fp, r8, lsl r3
   12da8:	290e0b00 	stmdbcs	lr, {r8, r9, fp}
   12dac:	00096113 	andeq	r6, r9, r3, lsl r1
   12db0:	f4188200 			; <UNDEFINED> instruction: 0xf4188200
   12db4:	0b00004e 	bleq	12ef4 <__ram_ret_data_start+0xf664>
   12db8:	6113290f 	tstvs	r3, pc, lsl #18
   12dbc:	84000009 	strhi	r0, [r0], #-9
   12dc0:	008a2818 	addeq	r2, sl, r8, lsl r8
   12dc4:	29100b00 	ldmdbcs	r0, {r8, r9, fp}
   12dc8:	00096113 	andeq	r6, r9, r3, lsl r1
   12dcc:	9a188600 	bls	6345d4 <__ram_ret_data_start+0x630d44>
   12dd0:	0b000058 	bleq	12f38 <__ram_ret_data_start+0xf6a8>
   12dd4:	e50d2911 	str	r2, [sp, #-2321]	; 0xfffff6ef
   12dd8:	880000c1 	stmdahi	r0, {r0, r6, r7}
   12ddc:	002b9918 	eoreq	r9, fp, r8, lsl r9
   12de0:	29120b00 	ldmdbcs	r2, {r8, r9, fp}
   12de4:	00096113 	andeq	r6, r9, r3, lsl r1
   12de8:	52188a00 	andspl	r8, r8, #0, 20
   12dec:	0b00005f 	bleq	12f70 <__ram_ret_data_start+0xf6e0>
   12df0:	61132913 	tstvs	r3, r3, lsl r9
   12df4:	8c000009 	stchi	0, cr0, [r0], {9}
   12df8:	008a2e18 	addeq	r2, sl, r8, lsl lr
   12dfc:	29140b00 	ldmdbcs	r4, {r8, r9, fp}
   12e00:	00096113 	andeq	r6, r9, r3, lsl r1
   12e04:	ec188e00 	ldc	14, cr8, [r8], {-0}
   12e08:	0b000010 	bleq	12e50 <__ram_ret_data_start+0xf5c0>
   12e0c:	e50d2915 	str	r2, [sp, #-2325]	; 0xfffff6eb
   12e10:	900000c1 	andls	r0, r0, r1, asr #1
   12e14:	002b9f18 	eoreq	r9, fp, r8, lsl pc
   12e18:	29160b00 	ldmdbcs	r6, {r8, r9, fp}
   12e1c:	00096113 	andeq	r6, r9, r3, lsl r1
   12e20:	58189200 	ldmdapl	r8, {r9, ip, pc}
   12e24:	0b00005f 	bleq	12fa8 <__ram_ret_data_start+0xf718>
   12e28:	61132917 	tstvs	r3, r7, lsl r9
   12e2c:	94000009 	strls	r0, [r0], #-9
   12e30:	008a3418 	addeq	r3, sl, r8, lsl r4
   12e34:	29180b00 	ldmdbcs	r8, {r8, r9, fp}
   12e38:	00096113 	andeq	r6, r9, r3, lsl r1
   12e3c:	9e2d9600 	cfmadda32ls	mvax0, mvax9, mvfx13, mvfx0
   12e40:	980000ff 	stmdals	r0, {r0, r1, r2, r3, r4, r5, r6, r7}
   12e44:	00592218 	subseq	r2, r9, r8, lsl r2
   12e48:	291e0b00 	ldmdbcs	lr, {r8, r9, fp}
   12e4c:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12e50:	c32d9a00 			; <UNDEFINED> instruction: 0xc32d9a00
   12e54:	9c0000ff 	stcls	0, cr0, [r0], {255}	; 0xff
   12e58:	00592d18 	subseq	r2, r9, r8, lsl sp
   12e5c:	29240b00 	stmdbcs	r4!, {r8, r9, fp}
   12e60:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12e64:	e82d9e00 	stmda	sp!, {r9, sl, fp, ip, pc}
   12e68:	a00000ff 	strdge	r0, [r0], -pc	; <UNPREDICTABLE>
   12e6c:	00593818 	subseq	r3, r9, r8, lsl r8
   12e70:	292a0b00 	stmdbcs	sl!, {r8, r9, fp}
   12e74:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12e78:	0d2da200 	sfmeq	f2, 1, [sp, #-0]
   12e7c:	a4000100 	strge	r0, [r0], #-256	; 0xffffff00
   12e80:	00594318 	subseq	r4, r9, r8, lsl r3
   12e84:	29300b00 	ldmdbcs	r0!, {r8, r9, fp}
   12e88:	00c2050d 	sbceq	r0, r2, sp, lsl #10
   12e8c:	1318a600 	tstne	r8, #0, 12
   12e90:	0b00003d 	bleq	12f8c <__ram_ret_data_start+0xf6fc>
   12e94:	61132931 	tstvs	r3, r1, lsr r9
   12e98:	b2000009 	andlt	r0, r0, #9
   12e9c:	00594e18 	subseq	r4, r9, r8, lsl lr
   12ea0:	29320b00 	ldmdbcs	r2!, {r8, r9, fp}
   12ea4:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12ea8:	1a18b400 	bne	63feb0 <__ram_ret_data_start+0x63c620>
   12eac:	0b00003d 	bleq	12fa8 <__ram_ret_data_start+0xf718>
   12eb0:	61132933 	tstvs	r3, r3, lsr r9
   12eb4:	b6000009 	strlt	r0, [r0], -r9
   12eb8:	008a6918 	addeq	r6, sl, r8, lsl r9
   12ebc:	29340b00 	ldmdbcs	r4!, {r8, r9, fp}
   12ec0:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12ec4:	7c18b800 	ldcvc	8, cr11, [r8], {-0}
   12ec8:	0b000083 	bleq	130dc <__ram_ret_data_start+0xf84c>
   12ecc:	61132935 	tstvs	r3, r5, lsr r9
   12ed0:	ba000009 	blt	12efc <__ram_ret_data_start+0xf66c>
   12ed4:	00596318 	subseq	r6, r9, r8, lsl r3
   12ed8:	29360b00 	ldmdbcs	r6!, {r8, r9, fp}
   12edc:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12ee0:	a918bc00 	ldmdbge	r8, {sl, fp, ip, sp, pc}
   12ee4:	0b00003d 	bleq	12fe0 <__ram_ret_data_start+0xf750>
   12ee8:	61132937 	tstvs	r3, r7, lsr r9
   12eec:	be000009 	cdplt	0, 0, cr0, cr0, cr9, {0}
   12ef0:	00596e18 	subseq	r6, r9, r8, lsl lr
   12ef4:	29380b00 	ldmdbcs	r8!, {r8, r9, fp}
   12ef8:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12efc:	4218c000 	andsmi	ip, r8, #0
   12f00:	0b00003e 	bleq	13000 <__ram_ret_data_start+0xf770>
   12f04:	61132939 	tstvs	r3, r9, lsr r9
   12f08:	c2000009 	andgt	r0, r0, #9
   12f0c:	0012c918 	andseq	ip, r2, r8, lsl r9
   12f10:	293a0b00 	ldmdbcs	sl!, {r8, r9, fp}
   12f14:	00c1e50d 	sbceq	lr, r1, sp, lsl #10
   12f18:	4918c400 	ldmdbmi	r8, {sl, lr, pc}
   12f1c:	0b00003e 	bleq	1301c <__ram_ret_data_start+0xf78c>
   12f20:	6113293b 	tstvs	r3, fp, lsr r9
   12f24:	c6000009 	strgt	r0, [r0], -r9
   12f28:	0100322d 	tsteq	r0, sp, lsr #4
   12f2c:	572dc800 	strpl	ip, [sp, -r0, lsl #16]!
   12f30:	ca000100 	bgt	13338 <__ram_ret_data_start+0xfaa8>
   12f34:	01007c2d 	tsteq	r0, sp, lsr #24
   12f38:	a12dcc00 			; <UNDEFINED> instruction: 0xa12dcc00
   12f3c:	ce000100 	adfgts	f0, f0, f0
   12f40:	0100c62d 	tsteq	r0, sp, lsr #12
   12f44:	eb2dd000 	bl	b86f4c <__ram_ret_data_start+0xb836bc>
   12f48:	d2000100 	andle	r0, r0, #0, 2
   12f4c:	0101102d 	tsteq	r1, sp, lsr #32
   12f50:	352dd400 	strcc	sp, [sp, #-1024]!	; 0xfffffc00
   12f54:	d6000101 	strle	r0, [r0], -r1, lsl #2
   12f58:	01015a2d 	tsteq	r1, sp, lsr #20
   12f5c:	7f2dd800 	svcvc	0x002dd800
   12f60:	da000101 	ble	1336c <__ram_ret_data_start+0xfadc>
   12f64:	0101a42d 	tsteq	r1, sp, lsr #8
   12f68:	c92ddc00 	pushgt	{sl, fp, ip, lr, pc}
   12f6c:	de000101 	adfles	f0, f0, f1
   12f70:	008c6f18 	addeq	r6, ip, r8, lsl pc
   12f74:	29780b00 	ldmdbcs	r8!, {r8, r9, fp}^
   12f78:	00d2070d 	sbcseq	r0, r2, sp, lsl #14
   12f7c:	ee2de000 	cdp	0, 2, cr14, cr13, cr0, {0}
   12f80:	f0000101 			; <UNDEFINED> instruction: 0xf0000101
   12f84:	09440900 	stmdbeq	r4, {r8, fp}^
   12f88:	057a0000 	ldrbeq	r0, [sl, #-0]!
   12f8c:	940a0001 	strls	r0, [sl], #-1
   12f90:	35000000 	strcc	r0, [r0, #-0]
   12f94:	3abd0600 	bcc	fef5479c <__data_end_ram_ret__+0xdee6479c>
   12f98:	7e0b0000 	cdpvc	0, 0, cr0, cr11, cr0, {0}
   12f9c:	02130229 	andseq	r0, r3, #-1879048190	; 0x90000002
   12fa0:	041c0001 	ldreq	r0, [ip], #-1
   12fa4:	0529970b 	streq	r9, [r9, #-1803]!	; 0xfffff8f5
   12fa8:	000105ac 	andeq	r0, r1, ip, lsr #11
   12fac:	006b781d 	rsbeq	r7, fp, sp, lsl r8
   12fb0:	29990b00 	ldmibcs	r9, {r8, r9, fp}
   12fb4:	00098317 	andeq	r8, r9, r7, lsl r3
   12fb8:	4f431d00 	svcmi	0x00431d00
   12fbc:	9a0b0000 	bls	2d2fc4 <__ram_ret_data_start+0x2cf734>
   12fc0:	7e412029 	cdpvc	0, 4, cr2, cr1, cr9, {1}
   12fc4:	1c000000 	stcne	0, cr0, [r0], {-0}
   12fc8:	299c0b04 	ldmibcs	ip, {r2, r8, r9, fp}
   12fcc:	0105d105 	tsteq	r5, r5, lsl #2
   12fd0:	57181d00 	ldrpl	r1, [r8, -r0, lsl #26]
   12fd4:	9e0b0000 	cdpls	0, 0, cr0, cr11, cr0, {0}
   12fd8:	09831729 	stmibeq	r3, {r0, r3, r5, r8, r9, sl, ip}
   12fdc:	ea1d0000 	b	752fe4 <__ram_ret_data_start+0x74f754>
   12fe0:	0b000080 	bleq	131e8 <__ram_ret_data_start+0xf958>
   12fe4:	7b20299f 	blvc	81d668 <__ram_ret_data_start+0x819dd8>
   12fe8:	0000007e 	andeq	r0, r0, lr, ror r0
   12fec:	a10b041c 	tstge	fp, ip, lsl r4
   12ff0:	05f60529 	ldrbeq	r0, [r6, #1321]!	; 0x529
   12ff4:	e81d0001 	ldmda	sp, {r0}
   12ff8:	0b000057 	bleq	1315c <__ram_ret_data_start+0xf8cc>
   12ffc:	831729a3 	tsthi	r7, #2670592	; 0x28c000
   13000:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13004:	00001f7f 	andeq	r1, r0, pc, ror pc
   13008:	2029a40b 	eorcs	sl, r9, fp, lsl #8
   1300c:	00007eb5 			; <UNDEFINED> instruction: 0x00007eb5
   13010:	0b041c00 	bleq	11a018 <__ram_ret_data_start+0x116788>
   13014:	1b0529a6 	blne	15d6b4 <__ram_ret_data_start+0x159e24>
   13018:	1d000106 	stfnes	f0, [r0, #-24]	; 0xffffffe8
   1301c:	0000587a 	andeq	r5, r0, sl, ror r8
   13020:	1729a80b 	strne	sl, [r9, -fp, lsl #16]!
   13024:	00000983 	andeq	r0, r0, r3, lsl #19
   13028:	0054f71d 	subseq	pc, r4, sp, lsl r7	; <UNPREDICTABLE>
   1302c:	29a90b00 	stmibcs	r9!, {r8, r9, fp}
   13030:	007eef20 	rsbseq	lr, lr, r0, lsr #30
   13034:	041c0000 	ldreq	r0, [ip], #-0
   13038:	0529ab0b 	streq	sl, [r9, #-2827]!	; 0xfffff4f5
   1303c:	00010640 	andeq	r0, r1, r0, asr #12
   13040:	00abaa1d 	adceq	sl, fp, sp, lsl sl
   13044:	29ad0b00 	stmibcs	sp!, {r8, r9, fp}
   13048:	00098317 	andeq	r8, r9, r7, lsl r3
   1304c:	49cf1d00 	stmibmi	pc, {r8, sl, fp, ip}^	; <UNPREDICTABLE>
   13050:	ae0b0000 	cdpge	0, 0, cr0, cr11, cr0, {0}
   13054:	7f292029 	svcvc	0x00292029
   13058:	1c000000 	stcne	0, cr0, [r0], {-0}
   1305c:	29b00b04 	ldmibcs	r0!, {r2, r8, r9, fp}
   13060:	01066505 	tsteq	r6, r5, lsl #10
   13064:	abfc1d00 	blge	fff1a46c <__data_end_ram_ret__+0xdfe2a46c>
   13068:	b20b0000 	andlt	r0, fp, #0
   1306c:	09831729 	stmibeq	r3, {r0, r3, r5, r8, r9, sl, ip}
   13070:	ee1d0000 	cdp	0, 1, cr0, cr13, cr0, {0}
   13074:	0b0000a8 	bleq	1331c <__ram_ret_data_start+0xfa8c>
   13078:	632029b3 			; <UNDEFINED> instruction: 0x632029b3
   1307c:	0000007f 	andeq	r0, r0, pc, ror r0
   13080:	b50b041c 	strlt	r0, [fp, #-1052]	; 0xfffffbe4
   13084:	068a0529 	streq	r0, [sl], r9, lsr #10
   13088:	d51d0001 	ldrle	r0, [sp, #-1]
   1308c:	0b00006c 	bleq	13244 <__ram_ret_data_start+0xf9b4>
   13090:	831729b7 	tsthi	r7, #2998272	; 0x2dc000
   13094:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13098:	000046f3 	strdeq	r4, [r0], -r3
   1309c:	2029b80b 	eorcs	fp, r9, fp, lsl #16
   130a0:	00007f9d 	muleq	r0, sp, pc	; <UNPREDICTABLE>
   130a4:	0b041c00 	bleq	11a0ac <__ram_ret_data_start+0x11681c>
   130a8:	af0529ba 	svcge	0x000529ba
   130ac:	1d000106 	stfnes	f0, [r0, #-24]	; 0xffffffe8
   130b0:	00006dd0 	ldrdeq	r6, [r0], -r0
   130b4:	1729bc0b 	strne	fp, [r9, -fp, lsl #24]!
   130b8:	00000983 	andeq	r0, r0, r3, lsl #19
   130bc:	007e4a1d 	rsbseq	r4, lr, sp, lsl sl
   130c0:	29bd0b00 	ldmibcs	sp!, {r8, r9, fp}
   130c4:	007fd720 	rsbseq	sp, pc, r0, lsr #14
   130c8:	041c0000 	ldreq	r0, [ip], #-0
   130cc:	0529bf0b 	streq	fp, [r9, #-3851]!	; 0xfffff0f5
   130d0:	000106d4 	ldrdeq	r0, [r1], -r4
   130d4:	00ade11d 	adceq	lr, sp, sp, lsl r1
   130d8:	29c10b00 	stmibcs	r1, {r8, r9, fp}^
   130dc:	00098317 	andeq	r8, r9, r7, lsl r3
   130e0:	1c801d00 	stcne	13, cr1, [r0], {0}
   130e4:	c20b0000 	andgt	r0, fp, #0
   130e8:	80112029 	andshi	r2, r1, r9, lsr #32
   130ec:	1c000000 	stcne	0, cr0, [r0], {-0}
   130f0:	29c40b04 	stmibcs	r4, {r2, r8, r9, fp}^
   130f4:	0106f905 	tsteq	r6, r5, lsl #18	; <UNPREDICTABLE>
   130f8:	ae971d00 	cdpge	13, 9, cr1, cr7, cr0, {0}
   130fc:	c60b0000 	strgt	r0, [fp], -r0
   13100:	09831729 	stmibeq	r3, {r0, r3, r5, r8, r9, sl, ip}
   13104:	7b1d0000 	blvc	75310c <__ram_ret_data_start+0x74f87c>
   13108:	0b000052 	bleq	13258 <__ram_ret_data_start+0xf9c8>
   1310c:	4b2029c7 	blmi	81d830 <__ram_ret_data_start+0x819fa0>
   13110:	00000080 	andeq	r0, r0, r0, lsl #1
   13114:	c90b041c 	stmdbgt	fp, {r2, r3, r4, sl}
   13118:	071e0529 	ldreq	r0, [lr, -r9, lsr #10]
   1311c:	891d0001 	ldmdbhi	sp, {r0}
   13120:	0b00008f 	bleq	13364 <__ram_ret_data_start+0xfad4>
   13124:	831729cb 	tsthi	r7, #3325952	; 0x32c000
   13128:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1312c:	000064ef 	andeq	r6, r0, pc, ror #9
   13130:	2029cc0b 	eorcs	ip, r9, fp, lsl #24
   13134:	00008085 	andeq	r8, r0, r5, lsl #1
   13138:	0b041c00 	bleq	11a140 <__ram_ret_data_start+0x1168b0>
   1313c:	430529ce 	movwmi	r2, #22990	; 0x59ce
   13140:	1d000107 	stfnes	f0, [r0, #-28]	; 0xffffffe4
   13144:	00009070 	andeq	r9, r0, r0, ror r0
   13148:	1729d00b 	strne	sp, [r9, -fp]!
   1314c:	00000983 	andeq	r0, r0, r3, lsl #19
   13150:	003d5b1d 	eorseq	r5, sp, sp, lsl fp
   13154:	29d10b00 	ldmibcs	r1, {r8, r9, fp}^
   13158:	0080bf20 	addeq	fp, r0, r0, lsr #30
   1315c:	041c0000 	ldreq	r0, [ip], #-0
   13160:	0529d30b 	streq	sp, [r9, #-779]!	; 0xfffffcf5
   13164:	00010768 	andeq	r0, r1, r8, ror #14
   13168:	0091361d 	addseq	r3, r1, sp, lsl r6
   1316c:	29d50b00 	ldmibcs	r5, {r8, r9, fp}^
   13170:	00098317 	andeq	r8, r9, r7, lsl r3
   13174:	731e1d00 	tstvc	lr, #0, 26
   13178:	d60b0000 	strle	r0, [fp], -r0
   1317c:	80f92029 	rscshi	r2, r9, r9, lsr #32
   13180:	1c000000 	stcne	0, cr0, [r0], {-0}
   13184:	29d80b04 	ldmibcs	r8, {r2, r8, r9, fp}^
   13188:	01078d05 	tsteq	r7, r5, lsl #26
   1318c:	1b5a1d00 	blne	169a594 <__ram_ret_data_start+0x1696d04>
   13190:	da0b0000 	ble	2d3198 <__ram_ret_data_start+0x2cf908>
   13194:	09831729 	stmibeq	r3, {r0, r3, r5, r8, r9, sl, ip}
   13198:	9c1d0000 	ldcls	0, cr0, [sp], {-0}
   1319c:	0b0000aa 	bleq	1344c <__ram_ret_data_start+0xfbbc>
   131a0:	332029db 			; <UNDEFINED> instruction: 0x332029db
   131a4:	00000081 	andeq	r0, r0, r1, lsl #1
   131a8:	dd0b041c 	cfstrsle	mvf0, [fp, #-112]	; 0xffffff90
   131ac:	07b20529 	ldreq	r0, [r2, r9, lsr #10]!
   131b0:	941d0001 	ldrls	r0, [sp], #-1
   131b4:	0b00001c 	bleq	1322c <__ram_ret_data_start+0xf99c>
   131b8:	831729df 	tsthi	r7, #3653632	; 0x37c000
   131bc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   131c0:	0000546f 	andeq	r5, r0, pc, ror #8
   131c4:	2029e00b 	eorcs	lr, r9, fp
   131c8:	0000816d 	andeq	r8, r0, sp, ror #2
   131cc:	0b041c00 	bleq	11a1d4 <__ram_ret_data_start+0x116944>
   131d0:	d70529e2 	strle	r2, [r5, -r2, ror #19]
   131d4:	1d000107 	stfnes	f0, [r0, #-28]	; 0xffffffe4
   131d8:	000093b1 			; <UNDEFINED> instruction: 0x000093b1
   131dc:	1729e40b 	strne	lr, [r9, -fp, lsl #8]!
   131e0:	00000983 	andeq	r0, r0, r3, lsl #19
   131e4:	007f881d 	rsbseq	r8, pc, sp, lsl r8	; <UNPREDICTABLE>
   131e8:	29e50b00 	stmibcs	r5!, {r8, r9, fp}^
   131ec:	0081a720 	addeq	sl, r1, r0, lsr #14
   131f0:	041c0000 	ldreq	r0, [ip], #-0
   131f4:	0529e70b 	streq	lr, [r9, #-1803]!	; 0xfffff8f5
   131f8:	000107fc 	strdeq	r0, [r1], -ip
   131fc:	0096051d 	addseq	r0, r6, sp, lsl r5
   13200:	29e90b00 	stmibcs	r9!, {r8, r9, fp}^
   13204:	00098317 	andeq	r8, r9, r7, lsl r3
   13208:	79461d00 	stmdbvc	r6, {r8, sl, fp, ip}^
   1320c:	ea0b0000 	b	2d3214 <__ram_ret_data_start+0x2cf984>
   13210:	81e12029 	mvnhi	r2, r9, lsr #32
   13214:	1c000000 	stcne	0, cr0, [r0], {-0}
   13218:	29ec0b04 	stmibcs	ip!, {r2, r8, r9, fp}^
   1321c:	01082105 	tsteq	r8, r5, lsl #2
   13220:	a4681d00 	strbtge	r1, [r8], #-3328	; 0xfffff300
   13224:	ee0b0000 	cdp	0, 0, cr0, cr11, cr0, {0}
   13228:	09831729 	stmibeq	r3, {r0, r3, r5, r8, r9, sl, ip}
   1322c:	c21d0000 	andsgt	r0, sp, #0
   13230:	0b00001f 	bleq	132b4 <__ram_ret_data_start+0xfa24>
   13234:	1b2029ef 	blne	81d9f8 <__ram_ret_data_start+0x81a168>
   13238:	00000082 	andeq	r0, r0, r2, lsl #1
   1323c:	f10b041c 			; <UNDEFINED> instruction: 0xf10b041c
   13240:	08460529 	stmdaeq	r6, {r0, r3, r5, r8, sl}^
   13244:	ae1d0001 	cdpge	0, 1, cr0, cr13, cr1, {0}
   13248:	0b000096 	bleq	134a8 <__ram_ret_data_start+0xfc18>
   1324c:	831729f3 	tsthi	r7, #3981312	; 0x3cc000
   13250:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13254:	00001882 	andeq	r1, r0, r2, lsl #17
   13258:	2029f40b 	eorcs	pc, r9, fp, lsl #8
   1325c:	00008255 	andeq	r8, r0, r5, asr r2
   13260:	0b041c00 	bleq	11a268 <__ram_ret_data_start+0x1169d8>
   13264:	6b0529f6 	blvs	15da44 <__ram_ret_data_start+0x15a1b4>
   13268:	1d000108 	stfnes	f0, [r0, #-32]	; 0xffffffe0
   1326c:	000032b7 			; <UNDEFINED> instruction: 0x000032b7
   13270:	1729f80b 	strne	pc, [r9, -fp, lsl #16]!
   13274:	00000983 	andeq	r0, r0, r3, lsl #19
   13278:	0055541d 	subseq	r5, r5, sp, lsl r4
   1327c:	29f90b00 	ldmibcs	r9!, {r8, r9, fp}^
   13280:	00828f20 	addeq	r8, r2, r0, lsr #30
   13284:	041c0000 	ldreq	r0, [ip], #-0
   13288:	0529fb0b 	streq	pc, [r9, #-2827]!	; 0xfffff4f5
   1328c:	00010890 	muleq	r1, r0, r8
   13290:	00896b1d 	addeq	r6, r9, sp, lsl fp
   13294:	29fd0b00 	ldmibcs	sp!, {r8, r9, fp}^
   13298:	00098317 	andeq	r8, r9, r7, lsl r3
   1329c:	6eb61d00 	cdpvs	13, 11, cr1, cr6, cr0, {0}
   132a0:	fe0b0000 	cdp2	0, 0, cr0, cr11, cr0, {0}
   132a4:	83512029 	cmphi	r1, #41	; 0x29
   132a8:	1c000000 	stcne	0, cr0, [r0], {-0}
   132ac:	2a000b04 	bcs	15ec4 <__ram_ret_data_start+0x12634>
   132b0:	0108b505 	tsteq	r8, r5, lsl #10
   132b4:	9ce61d00 	stclls	13, cr1, [r6]
   132b8:	020b0000 	andeq	r0, fp, #0
   132bc:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   132c0:	041d0000 	ldreq	r0, [sp], #-0
   132c4:	0b00005d 	bleq	13440 <__ram_ret_data_start+0xfbb0>
   132c8:	68202a03 	stmdavs	r0!, {r0, r1, r9, fp, sp}
   132cc:	00000084 	andeq	r0, r0, r4, lsl #1
   132d0:	050b041c 	streq	r0, [fp, #-1052]	; 0xfffffbe4
   132d4:	08da052a 	ldmeq	sl, {r1, r3, r5, r8, sl}^
   132d8:	591d0001 	ldmdbpl	sp, {r0}
   132dc:	0b0000a7 	bleq	13580 <__ram_ret_data_start+0xfcf0>
   132e0:	83172a07 	tsthi	r7, #28672	; 0x7000
   132e4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   132e8:	000069e6 	andeq	r6, r0, r6, ror #19
   132ec:	202a080b 	eorcs	r0, sl, fp, lsl #16
   132f0:	000085d4 	ldrdeq	r8, [r0], -r4
   132f4:	0b041c00 	bleq	11a2fc <__ram_ret_data_start+0x116a6c>
   132f8:	ff052a0a 			; <UNDEFINED> instruction: 0xff052a0a
   132fc:	1d000108 	stfnes	f0, [r0, #-32]	; 0xffffffe0
   13300:	000092f6 	strdeq	r9, [r0], -r6
   13304:	172a0c0b 	strne	r0, [sl, -fp, lsl #24]!
   13308:	00000983 	andeq	r0, r0, r3, lsl #19
   1330c:	0051491d 	subseq	r4, r1, sp, lsl r9
   13310:	2a0d0b00 	bcs	355f18 <__ram_ret_data_start+0x352688>
   13314:	00871e20 	addeq	r1, r7, r0, lsr #28
   13318:	041c0000 	ldreq	r0, [ip], #-0
   1331c:	052a0f0b 	streq	r0, [sl, #-3851]!	; 0xfffff0f5
   13320:	00010924 	andeq	r0, r1, r4, lsr #18
   13324:	0029571d 	eoreq	r5, r9, sp, lsl r7
   13328:	2a110b00 	bcs	455f30 <__ram_ret_data_start+0x4526a0>
   1332c:	00098317 	andeq	r8, r9, r7, lsl r3
   13330:	3ff11d00 	svccc	0x00f11d00
   13334:	120b0000 	andne	r0, fp, #0
   13338:	87ad202a 	strhi	r2, [sp, sl, lsr #32]!
   1333c:	1c000000 	stcne	0, cr0, [r0], {-0}
   13340:	2a150b04 	bcs	555f58 <__ram_ret_data_start+0x5526c8>
   13344:	01094905 	tsteq	r9, r5, lsl #18
   13348:	558d1d00 	strpl	r1, [sp, #3328]	; 0xd00
   1334c:	170b0000 	strne	r0, [fp, -r0]
   13350:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   13354:	a51d0000 	ldrge	r0, [sp, #-0]
   13358:	0b00002c 	bleq	13410 <__ram_ret_data_start+0xfb80>
   1335c:	91202a18 			; <UNDEFINED> instruction: 0x91202a18
   13360:	00000088 	andeq	r0, r0, r8, lsl #1
   13364:	1a0b041c 	bne	2d43dc <__ram_ret_data_start+0x2d0b4c>
   13368:	096e052a 	stmdbeq	lr!, {r1, r3, r5, r8, sl}^
   1336c:	871d0001 	ldrhi	r0, [sp, -r1]
   13370:	0b000093 	bleq	135c4 <__ram_ret_data_start+0xfd34>
   13374:	83172a1c 	tsthi	r7, #28, 20	; 0x1c000
   13378:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1337c:	000067b4 			; <UNDEFINED> instruction: 0x000067b4
   13380:	202a1d0b 	eorcs	r1, sl, fp, lsl #26
   13384:	00008920 	andeq	r8, r0, r0, lsr #18
   13388:	0b041c00 	bleq	11a390 <__ram_ret_data_start+0x116b00>
   1338c:	93052a1f 	movwls	r2, #23071	; 0x5a1f
   13390:	1d000109 	stfnes	f0, [r0, #-36]	; 0xffffffdc
   13394:	00001ec3 	andeq	r1, r0, r3, asr #29
   13398:	172a210b 	strne	r2, [sl, -fp, lsl #2]!
   1339c:	00000983 	andeq	r0, r0, r3, lsl #19
   133a0:	00a77b1d 	adceq	r7, r7, sp, lsl fp
   133a4:	2a220b00 	bcs	895fac <__ram_ret_data_start+0x89271c>
   133a8:	008a5920 	addeq	r5, sl, r0, lsr #18
   133ac:	041c0000 	ldreq	r0, [ip], #-0
   133b0:	052a240b 	streq	r2, [sl, #-1035]!	; 0xfffffbf5
   133b4:	000109b8 			; <UNDEFINED> instruction: 0x000109b8
   133b8:	0092651d 	addseq	r6, r2, sp, lsl r5
   133bc:	2a260b00 	bcs	995fc4 <__ram_ret_data_start+0x992734>
   133c0:	00098317 	andeq	r8, r9, r7, lsl r3
   133c4:	21e31d00 	mvncs	r1, r0, lsl #26
   133c8:	270b0000 	strcs	r0, [fp, -r0]
   133cc:	8b4e202a 	blhi	139b47c <__ram_ret_data_start+0x1397bec>
   133d0:	1c000000 	stcne	0, cr0, [r0], {-0}
   133d4:	2a290b04 	bcs	a55fec <__ram_ret_data_start+0xa5275c>
   133d8:	0109dd05 	tsteq	r9, r5, lsl #26
   133dc:	68221d00 	stmdavs	r2!, {r8, sl, fp, ip}
   133e0:	2b0b0000 	blcs	2d33e8 <__ram_ret_data_start+0x2cfb58>
   133e4:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   133e8:	951d0000 	ldrls	r0, [sp, #-0]
   133ec:	0b000026 	bleq	1348c <__ram_ret_data_start+0xfbfc>
   133f0:	43202a2c 			; <UNDEFINED> instruction: 0x43202a2c
   133f4:	0000008c 	andeq	r0, r0, ip, lsl #1
   133f8:	2e0b041c 	cfmvdlrcs	mvd11, r0
   133fc:	0a02052a 	beq	948ac <__ram_ret_data_start+0x9101c>
   13400:	1b1d0001 	blne	75340c <__ram_ret_data_start+0x74fb7c>
   13404:	0b0000a4 	bleq	1369c <__ram_ret_data_start+0xfe0c>
   13408:	83172a30 	tsthi	r7, #48, 20	; 0x30000
   1340c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13410:	00001913 	andeq	r1, r0, r3, lsl r9
   13414:	202a310b 	eorcs	r3, sl, fp, lsl #2
   13418:	00008d38 	andeq	r8, r0, r8, lsr sp
   1341c:	0b041c00 	bleq	11a424 <__ram_ret_data_start+0x116b94>
   13420:	27052a33 	smladxcs	r5, r3, sl, r2
   13424:	1d00010a 	stfnes	f0, [r0, #-40]	; 0xffffffd8
   13428:	0000a82a 	andeq	sl, r0, sl, lsr #16
   1342c:	172a350b 	strne	r3, [sl, -fp, lsl #10]!
   13430:	00000983 	andeq	r0, r0, r3, lsl #19
   13434:	0060a91d 	rsbeq	sl, r0, sp, lsl r9
   13438:	2a360b00 	bcs	d96040 <__ram_ret_data_start+0xd927b0>
   1343c:	008e1c20 	addeq	r1, lr, r0, lsr #24
   13440:	041c0000 	ldreq	r0, [ip], #-0
   13444:	052a380b 	streq	r3, [sl, #-2059]!	; 0xfffff7f5
   13448:	00010a4c 	andeq	r0, r1, ip, asr #20
   1344c:	00a89a1d 	adceq	r9, r8, sp, lsl sl
   13450:	2a3a0b00 	bcs	e96058 <__ram_ret_data_start+0xe927c8>
   13454:	00098317 	andeq	r8, r9, r7, lsl r3
   13458:	98421d00 	stmdals	r2, {r8, sl, fp, ip}^
   1345c:	3b0b0000 	blcc	2d3464 <__ram_ret_data_start+0x2cfbd4>
   13460:	8f00202a 	svchi	0x0000202a
   13464:	1c000000 	stcne	0, cr0, [r0], {-0}
   13468:	2a3d0b04 	bcs	f56080 <__ram_ret_data_start+0xf527f0>
   1346c:	010a7105 	tsteq	sl, r5, lsl #2
   13470:	502c1d00 	eorpl	r1, ip, r0, lsl #26
   13474:	3f0b0000 	svccc	0x000b0000
   13478:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   1347c:	581d0000 	ldmdapl	sp, {}	; <UNPREDICTABLE>
   13480:	0b00007d 	bleq	1367c <__ram_ret_data_start+0xfdec>
   13484:	28202a40 	stmdacs	r0!, {r6, r9, fp, sp}
   13488:	00000090 	muleq	r0, r0, r0
   1348c:	420b041c 	andmi	r0, fp, #28, 8	; 0x1c000000
   13490:	0a96052a 	beq	fe594940 <__data_end_ram_ret__+0xde4a4940>
   13494:	e41d0001 	ldr	r0, [sp], #-1
   13498:	0b000083 	bleq	136ac <__ram_ret_data_start+0xfe1c>
   1349c:	83172a44 	tsthi	r7, #68, 20	; 0x44000
   134a0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   134a4:	00003976 	andeq	r3, r0, r6, ror r9
   134a8:	202a450b 	eorcs	r4, sl, fp, lsl #10
   134ac:	00009150 	andeq	r9, r0, r0, asr r1
   134b0:	0b901b00 	bleq	fe41a0b8 <__data_end_ram_ret__+0xde32a0b8>
   134b4:	81092995 			; <UNDEFINED> instruction: 0x81092995
   134b8:	2d00010b 	stfcss	f0, [r0, #-44]	; 0xffffffd4
   134bc:	00010587 	andeq	r0, r1, r7, lsl #11
   134c0:	05ac2d00 	streq	r2, [ip, #3328]!	; 0xd00
   134c4:	2d040001 	stccs	0, cr0, [r4, #-4]
   134c8:	000105d1 	ldrdeq	r0, [r1], -r1
   134cc:	05f62d08 	ldrbeq	r2, [r6, #3336]!	; 0xd08
   134d0:	2d0c0001 	stccs	0, cr0, [ip, #-4]
   134d4:	0001061b 	andeq	r0, r1, fp, lsl r6
   134d8:	06402d10 			; <UNDEFINED> instruction: 0x06402d10
   134dc:	2d140001 	ldccs	0, cr0, [r4, #-4]
   134e0:	00010665 	andeq	r0, r1, r5, ror #12
   134e4:	068a2d18 	pkhbteq	r2, sl, r8, lsl #26
   134e8:	2d1c0001 	ldccs	0, cr0, [ip, #-4]
   134ec:	000106af 	andeq	r0, r1, pc, lsr #13
   134f0:	06d42d20 	ldrbeq	r2, [r4], r0, lsr #26
   134f4:	2d240001 	stccs	0, cr0, [r4, #-4]!
   134f8:	000106f9 	strdeq	r0, [r1], -r9
   134fc:	071e2d28 	ldreq	r2, [lr, -r8, lsr #26]
   13500:	2d2c0001 	stccs	0, cr0, [ip, #-4]!
   13504:	00010743 	andeq	r0, r1, r3, asr #14
   13508:	07682d30 			; <UNDEFINED> instruction: 0x07682d30
   1350c:	2d340001 	ldccs	0, cr0, [r4, #-4]!
   13510:	0001078d 	andeq	r0, r1, sp, lsl #15
   13514:	07b22d38 			; <UNDEFINED> instruction: 0x07b22d38
   13518:	2d3c0001 	ldccs	0, cr0, [ip, #-4]!
   1351c:	000107d7 	ldrdeq	r0, [r1], -r7
   13520:	07fc2d40 	ldrbeq	r2, [ip, r0, asr #26]!
   13524:	2d440001 	stclcs	0, cr0, [r4, #-4]
   13528:	00010821 	andeq	r0, r1, r1, lsr #16
   1352c:	08462d48 	stmdaeq	r6, {r3, r6, r8, sl, fp, sp}^
   13530:	2d4c0001 	stclcs	0, cr0, [ip, #-4]
   13534:	0001086b 	andeq	r0, r1, fp, ror #16
   13538:	08902d50 	ldmeq	r0, {r4, r6, r8, sl, fp, sp}
   1353c:	2d540001 	ldclcs	0, cr0, [r4, #-4]
   13540:	000108b5 			; <UNDEFINED> instruction: 0x000108b5
   13544:	08da2d58 	ldmeq	sl, {r3, r4, r6, r8, sl, fp, sp}^
   13548:	2d5c0001 	ldclcs	0, cr0, [ip, #-4]
   1354c:	000108ff 	strdeq	r0, [r1], -pc	; <UNPREDICTABLE>
   13550:	589a1860 	ldmpl	sl, {r5, r6, fp, ip}
   13554:	140b0000 	strne	r0, [fp], #-0
   13558:	c1a50d2a 			; <UNDEFINED> instruction: 0xc1a50d2a
   1355c:	2d640000 	stclcs	0, cr0, [r4, #-0]
   13560:	00010924 	andeq	r0, r1, r4, lsr #18
   13564:	09492d68 	stmdbeq	r9, {r3, r5, r6, r8, sl, fp, sp}^
   13568:	2d6c0001 	stclcs	0, cr0, [ip, #-4]!
   1356c:	0001096e 	andeq	r0, r1, lr, ror #18
   13570:	09932d70 	ldmibeq	r3, {r4, r5, r6, r8, sl, fp, sp}
   13574:	2d740001 	ldclcs	0, cr0, [r4, #-4]!
   13578:	000109b8 			; <UNDEFINED> instruction: 0x000109b8
   1357c:	09dd2d78 	ldmibeq	sp, {r3, r4, r5, r6, r8, sl, fp, sp}^
   13580:	2d7c0001 	ldclcs	0, cr0, [ip, #-4]!
   13584:	00010a02 	andeq	r0, r1, r2, lsl #20
   13588:	0a272d80 	beq	9deb90 <__ram_ret_data_start+0x9db300>
   1358c:	2d840001 	stccs	0, cr0, [r4, #4]
   13590:	00010a4c 	andeq	r0, r1, ip, asr #20
   13594:	0a712d88 	beq	1c5ebbc <__ram_ret_data_start+0x1c5b32c>
   13598:	008c0001 	addeq	r0, ip, r1
   1359c:	00691806 	rsbeq	r1, r9, r6, lsl #16
   135a0:	2a470b00 	bcs	11d61a8 <__ram_ret_data_start+0x11d2918>
   135a4:	010a9602 	tsteq	sl, r2, lsl #12
   135a8:	0b041c00 	bleq	11a5b0 <__ram_ret_data_start+0x116d20>
   135ac:	b3052a5f 	movwlt	r2, #23135	; 0x5a5f
   135b0:	1d00010b 	stfnes	f0, [r0, #-44]	; 0xffffffd4
   135b4:	00006b78 	andeq	r6, r0, r8, ror fp
   135b8:	172a610b 	strne	r6, [sl, -fp, lsl #2]!
   135bc:	00000983 	andeq	r0, r0, r3, lsl #19
   135c0:	004f431d 	subeq	r4, pc, sp, lsl r3	; <UNPREDICTABLE>
   135c4:	2a620b00 	bcs	18961cc <__ram_ret_data_start+0x189293c>
   135c8:	00918a20 	addseq	r8, r1, r0, lsr #20
   135cc:	041c0000 	ldreq	r0, [ip], #-0
   135d0:	052a640b 	streq	r6, [sl, #-1035]!	; 0xfffffbf5
   135d4:	00010bd8 	ldrdeq	r0, [r1], -r8
   135d8:	0057181d 	subseq	r1, r7, sp, lsl r8
   135dc:	2a660b00 	bcs	19961e4 <__ram_ret_data_start+0x1992954>
   135e0:	00098317 	andeq	r8, r9, r7, lsl r3
   135e4:	80ea1d00 	rschi	r1, sl, r0, lsl #26
   135e8:	670b0000 	strvs	r0, [fp, -r0]
   135ec:	91c4202a 	bicls	r2, r4, sl, lsr #32
   135f0:	1c000000 	stcne	0, cr0, [r0], {-0}
   135f4:	2a6a0b04 	bcs	1a9620c <__ram_ret_data_start+0x1a9297c>
   135f8:	010bfd05 	tsteq	fp, r5, lsl #26	; <UNPREDICTABLE>
   135fc:	90f61d00 	rscsls	r1, r6, r0, lsl #26
   13600:	6c0b0000 	stcvs	0, cr0, [fp], {-0}
   13604:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   13608:	b01d0000 	andslt	r0, sp, r0
   1360c:	0b000085 	bleq	13828 <__ram_ret_data_start+0xff98>
   13610:	fe202a6d 			; <UNDEFINED> instruction: 0xfe202a6d
   13614:	00000091 	muleq	r0, r1, r0
   13618:	6f0b041c 	svcvs	0x000b041c
   1361c:	0c22052a 	cfstr32eq	mvfx0, [r2], #-168	; 0xffffff58
   13620:	ba1d0001 	blt	75362c <__ram_ret_data_start+0x74fd9c>
   13624:	0b000054 	bleq	1377c <__ram_ret_data_start+0xfeec>
   13628:	83172a71 	tsthi	r7, #462848	; 0x71000
   1362c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13630:	000017e7 	andeq	r1, r0, r7, ror #15
   13634:	202a720b 	eorcs	r7, sl, fp, lsl #4
   13638:	000091fe 	strdeq	r9, [r0], -lr
   1363c:	0b041c00 	bleq	11a644 <__ram_ret_data_start+0x116db4>
   13640:	47052a74 	smlsdxmi	r5, r4, sl, r2
   13644:	1d00010c 	stfnes	f0, [r0, #-48]	; 0xffffffd0
   13648:	000090fd 	strdeq	r9, [r0], -sp
   1364c:	172a760b 	strne	r7, [sl, -fp, lsl #12]!
   13650:	00000983 	andeq	r0, r0, r3, lsl #19
   13654:	0042691d 	subeq	r6, r2, sp, lsl r9
   13658:	2a770b00 	bcs	1dd6260 <__ram_ret_data_start+0x1dd29d0>
   1365c:	0091fe20 	addseq	pc, r1, r0, lsr #28
   13660:	041c0000 	ldreq	r0, [ip], #-0
   13664:	052a790b 	streq	r7, [sl, #-2315]!	; 0xfffff6f5
   13668:	00010c6c 	andeq	r0, r1, ip, ror #24
   1366c:	0091041d 	addseq	r0, r1, sp, lsl r4
   13670:	2a7b0b00 	bcs	1ed6278 <__ram_ret_data_start+0x1ed29e8>
   13674:	00098317 	andeq	r8, r9, r7, lsl r3
   13678:	47921d00 	ldrmi	r1, [r2, r0, lsl #26]
   1367c:	7c0b0000 	stcvc	0, cr0, [fp], {-0}
   13680:	91fe202a 	mvnsls	r2, sl, lsr #32
   13684:	1c000000 	stcne	0, cr0, [r0], {-0}
   13688:	2a7e0b04 	bcs	1f962a0 <__ram_ret_data_start+0x1f92a10>
   1368c:	010c9105 	tsteq	ip, r5, lsl #2
   13690:	910b1d00 	tstls	fp, r0, lsl #26
   13694:	800b0000 	andhi	r0, fp, r0
   13698:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   1369c:	751d0000 	ldrvc	r0, [sp, #-0]
   136a0:	0b00009b 	bleq	13914 <__ram_ret_data_start+0x10084>
   136a4:	fe202a81 	vselge.f32	s4, s1, s2
   136a8:	00000091 	muleq	r0, r1, r0
   136ac:	830b041c 	movwhi	r0, #46108	; 0xb41c
   136b0:	0cb6052a 	cfldr32eq	mvfx0, [r6], #168	; 0xa8
   136b4:	121d0001 	andsne	r0, sp, #1
   136b8:	0b000091 	bleq	13904 <__ram_ret_data_start+0x10074>
   136bc:	83172a85 	tsthi	r7, #544768	; 0x85000
   136c0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   136c4:	00002592 	muleq	r0, r2, r5
   136c8:	202a860b 	eorcs	r8, sl, fp, lsl #12
   136cc:	000091fe 	strdeq	r9, [r0], -lr
   136d0:	0b041c00 	bleq	11a6d8 <__ram_ret_data_start+0x116e48>
   136d4:	db052a88 	blle	15e0fc <__ram_ret_data_start+0x15a86c>
   136d8:	1d00010c 	stfnes	f0, [r0, #-48]	; 0xffffffd0
   136dc:	00009119 	andeq	r9, r0, r9, lsl r1
   136e0:	172a8a0b 	strne	r8, [sl, -fp, lsl #20]!
   136e4:	00000983 	andeq	r0, r0, r3, lsl #19
   136e8:	004f5a1d 	subeq	r5, pc, sp, lsl sl	; <UNPREDICTABLE>
   136ec:	2a8b0b00 	bcs	fe2d62f4 <__data_end_ram_ret__+0xde1e62f4>
   136f0:	0091fe20 	addseq	pc, r1, r0, lsr #28
   136f4:	041c0000 	ldreq	r0, [ip], #-0
   136f8:	052a8d0b 	streq	r8, [sl, #-3339]!	; 0xfffff2f5
   136fc:	00010d00 	andeq	r0, r1, r0, lsl #26
   13700:	0091201d 	addseq	r2, r1, sp, lsl r0
   13704:	2a8f0b00 	bcs	fe3d630c <__data_end_ram_ret__+0xde2e630c>
   13708:	00098317 	andeq	r8, r9, r7, lsl r3
   1370c:	79541d00 	ldmdbvc	r4, {r8, sl, fp, ip}^
   13710:	900b0000 	andls	r0, fp, r0
   13714:	91fe202a 	mvnsls	r2, sl, lsr #32
   13718:	1c000000 	stcne	0, cr0, [r0], {-0}
   1371c:	2a930b04 	bcs	fe4d6334 <__data_end_ram_ret__+0xde3e6334>
   13720:	010d2505 	tsteq	sp, r5, lsl #10
   13724:	a6321d00 	ldrtge	r1, [r2], -r0, lsl #26
   13728:	950b0000 	strls	r0, [fp, #-0]
   1372c:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   13730:	5e1d0000 	cdppl	0, 1, cr0, cr13, cr0, {0}
   13734:	0b00002d 	bleq	137f0 <__ram_ret_data_start+0xff60>
   13738:	d1202a96 			; <UNDEFINED> instruction: 0xd1202a96
   1373c:	00000092 	muleq	r0, r2, r0
   13740:	980b041c 	stmdals	fp, {r2, r3, r4, sl}
   13744:	0d4a052a 	cfstr64eq	mvdx0, [sl, #-168]	; 0xffffff58
   13748:	5f1d0001 	svcpl	0x001d0001
   1374c:	0b000085 	bleq	13968 <__ram_ret_data_start+0x100d8>
   13750:	83172a9a 	tsthi	r7, #630784	; 0x9a000
   13754:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13758:	000060e8 	andeq	r6, r0, r8, ror #1
   1375c:	202a9b0b 	eorcs	r9, sl, fp, lsl #22
   13760:	0000940a 	andeq	r9, r0, sl, lsl #8
   13764:	0b041c00 	bleq	11a76c <__ram_ret_data_start+0x116edc>
   13768:	6f052a9d 	svcvs	0x00052a9d
   1376c:	1d00010d 	stfnes	f0, [r0, #-52]	; 0xffffffcc
   13770:	0000502c 	andeq	r5, r0, ip, lsr #32
   13774:	172a9f0b 	strne	r9, [sl, -fp, lsl #30]!
   13778:	00000983 	andeq	r0, r0, r3, lsl #19
   1377c:	007d581d 	rsbseq	r5, sp, sp, lsl r8
   13780:	2aa00b00 	bcs	fe816388 <__data_end_ram_ret__+0xde726388>
   13784:	00951020 	addseq	r1, r5, r0, lsr #32
   13788:	041c0000 	ldreq	r0, [ip], #-0
   1378c:	052aa20b 	streq	sl, [sl, #-523]!	; 0xfffffdf5
   13790:	00010d94 	muleq	r1, r4, sp
   13794:	0083e41d 	addeq	lr, r3, sp, lsl r4
   13798:	2aa40b00 	bcs	fe9163a0 <__data_end_ram_ret__+0xde8263a0>
   1379c:	00098317 	andeq	r8, r9, r7, lsl r3
   137a0:	39761d00 	ldmdbcc	r6!, {r8, sl, fp, ip}^
   137a4:	a50b0000 	strge	r0, [fp, #-0]
   137a8:	9616202a 	ldrls	r2, [r6], -sl, lsr #32
   137ac:	1c000000 	stcne	0, cr0, [r0], {-0}
   137b0:	2aa70b04 	bcs	fe9d63c8 <__data_end_ram_ret__+0xde8e63c8>
   137b4:	010db905 	tsteq	sp, r5, lsl #18
   137b8:	9ce61d00 	stclls	13, cr1, [r6]
   137bc:	a90b0000 	stmdbge	fp, {}	; <UNPREDICTABLE>
   137c0:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   137c4:	041d0000 	ldreq	r0, [sp], #-0
   137c8:	0b00005d 	bleq	13944 <__ram_ret_data_start+0x100b4>
   137cc:	c7202aaa 	strgt	r2, [r0, -sl, lsr #21]!
   137d0:	00000096 	muleq	r0, r6, r0
   137d4:	ac0b041c 	cfstrsge	mvf0, [fp], {28}
   137d8:	0dde052a 	cfldr64eq	mvdx0, [lr, #168]	; 0xa8
   137dc:	571d0001 	ldrpl	r0, [sp, -r1]
   137e0:	0b000041 	bleq	138ec <__ram_ret_data_start+0x1005c>
   137e4:	83172aae 	tsthi	r7, #712704	; 0xae000
   137e8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   137ec:	000081a6 	andeq	r8, r0, r6, lsr #3
   137f0:	202aaf0b 	eorcs	sl, sl, fp, lsl #30
   137f4:	00009778 	andeq	r9, r0, r8, ror r7
   137f8:	0b041c00 	bleq	11a800 <__ram_ret_data_start+0x116f70>
   137fc:	03052ab1 	movweq	r2, #23217	; 0x5ab1
   13800:	1d00010e 	stfnes	f0, [r0, #-56]	; 0xffffffc8
   13804:	0000558d 	andeq	r5, r0, sp, lsl #11
   13808:	172ab30b 	strne	fp, [sl, -fp, lsl #6]!
   1380c:	00000983 	andeq	r0, r0, r3, lsl #19
   13810:	002ca51d 	eoreq	sl, ip, sp, lsl r5
   13814:	2ab40b00 	bcs	fed1641c <__data_end_ram_ret__+0xdec2641c>
   13818:	00982920 	addseq	r2, r8, r0, lsr #18
   1381c:	041c0000 	ldreq	r0, [ip], #-0
   13820:	052ab60b 	streq	fp, [sl, #-1547]!	; 0xfffff9f5
   13824:	00010e28 	andeq	r0, r1, r8, lsr #28
   13828:	001ec31d 	andseq	ip, lr, sp, lsl r3
   1382c:	2ab80b00 	bcs	fee16434 <__data_end_ram_ret__+0xded26434>
   13830:	00098317 	andeq	r8, r9, r7, lsl r3
   13834:	a77b1d00 	ldrbge	r1, [fp, -r0, lsl #26]!
   13838:	b90b0000 	stmdblt	fp, {}	; <UNPREDICTABLE>
   1383c:	98da202a 	ldmls	sl, {r1, r3, r5, sp}^
   13840:	1c000000 	stcne	0, cr0, [r0], {-0}
   13844:	2abc0b04 	bcs	fef1645c <__data_end_ram_ret__+0xdee2645c>
   13848:	010e4d05 	tsteq	lr, r5, lsl #26
   1384c:	452b1d00 	strmi	r1, [fp, #-3328]!	; 0xfffff300
   13850:	be0b0000 	cdplt	0, 0, cr0, cr11, cr0, {0}
   13854:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   13858:	e41d0000 	ldr	r0, [sp], #-0
   1385c:	0b000025 	bleq	138f8 <__ram_ret_data_start+0x10068>
   13860:	36202abf 			; <UNDEFINED> instruction: 0x36202abf
   13864:	00000099 	muleq	r0, r9, r0
   13868:	c20b041c 	andgt	r0, fp, #28, 8	; 0x1c000000
   1386c:	0e72052a 	cdpeq	5, 7, cr0, cr2, cr10, {1}
   13870:	321d0001 	andscc	r0, sp, #1
   13874:	0b000045 	bleq	13990 <__ram_ret_data_start+0x10100>
   13878:	83172ac4 	tsthi	r7, #196, 20	; 0xc4000
   1387c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13880:	000095c8 	andeq	r9, r0, r8, asr #11
   13884:	202ac50b 	eorcs	ip, sl, fp, lsl #10
   13888:	00009936 	andeq	r9, r0, r6, lsr r9
   1388c:	0b041c00 	bleq	11a894 <__ram_ret_data_start+0x117004>
   13890:	97052ac8 	strls	r2, [r5, -r8, asr #21]
   13894:	1d00010e 	stfnes	f0, [r0, #-56]	; 0xffffffc8
   13898:	00004539 	andeq	r4, r0, r9, lsr r5
   1389c:	172aca0b 	strne	ip, [sl, -fp, lsl #20]!
   138a0:	00000983 	andeq	r0, r0, r3, lsl #19
   138a4:	0095fc1d 	addseq	pc, r5, sp, lsl ip	; <UNPREDICTABLE>
   138a8:	2acb0b00 	bcs	ff2d64b0 <__data_end_ram_ret__+0xdf1e64b0>
   138ac:	00993620 	addseq	r3, r9, r0, lsr #12
   138b0:	041c0000 	ldreq	r0, [ip], #-0
   138b4:	052ace0b 	streq	ip, [sl, #-3595]!	; 0xfffff1f5
   138b8:	00010ebc 			; <UNDEFINED> instruction: 0x00010ebc
   138bc:	0045401d 	subeq	r4, r5, sp, lsl r0
   138c0:	2ad00b00 	bcs	ff4164c8 <__data_end_ram_ret__+0xdf3264c8>
   138c4:	00098317 	andeq	r8, r9, r7, lsl r3
   138c8:	51381d00 	teqpl	r8, r0, lsl #26
   138cc:	d10b0000 	mrsle	r0, (UNDEF: 11)
   138d0:	9936202a 	ldmdbls	r6!, {r1, r3, r5, sp}
   138d4:	1c000000 	stcne	0, cr0, [r0], {-0}
   138d8:	2ad40b04 	bcs	ff5164f0 <__data_end_ram_ret__+0xdf4264f0>
   138dc:	010ee105 	tsteq	lr, r5, lsl #2
   138e0:	5fe61d00 	svcpl	0x00e61d00
   138e4:	d60b0000 	strle	r0, [fp], -r0
   138e8:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   138ec:	b51d0000 	ldrlt	r0, [sp, #-0]
   138f0:	0b000027 	bleq	13994 <__ram_ret_data_start+0x10104>
   138f4:	1a202ad7 	bne	81e458 <__ram_ret_data_start+0x81abc8>
   138f8:	0000009a 	muleq	r0, sl, r0
   138fc:	d90b041c 	stmdble	fp, {r2, r3, r4, sl}
   13900:	0f06052a 	svceq	0x0006052a
   13904:	ed1d0001 	ldc	0, cr0, [sp, #-4]
   13908:	0b00005f 	bleq	13a8c <__ram_ret_data_start+0x101fc>
   1390c:	83172adb 	tsthi	r7, #897024	; 0xdb000
   13910:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13914:	0000512f 	andeq	r5, r0, pc, lsr #2
   13918:	202adc0b 	eorcs	sp, sl, fp, lsl #24
   1391c:	00009a1a 	andeq	r9, r0, sl, lsl sl
   13920:	0b041c00 	bleq	11a928 <__ram_ret_data_start+0x117098>
   13924:	2b052ade 	blcs	15e4a4 <__ram_ret_data_start+0x15ac14>
   13928:	1d00010f 	stfnes	f0, [r0, #-60]	; 0xffffffc4
   1392c:	00005ff4 	strdeq	r5, [r0], -r4
   13930:	172ae00b 	strne	lr, [sl, -fp]!
   13934:	00000983 	andeq	r0, r0, r3, lsl #19
   13938:	007bc31d 	rsbseq	ip, fp, sp, lsl r3
   1393c:	2ae10b00 	bcs	ff856544 <__data_end_ram_ret__+0xdf766544>
   13940:	009a1a20 	addseq	r1, sl, r0, lsr #20
   13944:	041c0000 	ldreq	r0, [ip], #-0
   13948:	052ae30b 	streq	lr, [sl, #-779]!	; 0xfffffcf5
   1394c:	00010f50 	andeq	r0, r1, r0, asr pc
   13950:	005ffb1d 	subseq	pc, pc, sp, lsl fp	; <UNPREDICTABLE>
   13954:	2ae50b00 	bcs	ff95655c <__data_end_ram_ret__+0xdf86655c>
   13958:	00098317 	andeq	r8, r9, r7, lsl r3
   1395c:	a5ea1d00 	strbge	r1, [sl, #3328]!	; 0xd00
   13960:	e60b0000 	str	r0, [fp], -r0
   13964:	9a1a202a 	bls	69ba14 <__ram_ret_data_start+0x698184>
   13968:	1c000000 	stcne	0, cr0, [r0], {-0}
   1396c:	2ae80b04 	bcs	ffa16584 <__data_end_ram_ret__+0xdf926584>
   13970:	010f7505 	tsteq	pc, r5, lsl #10
   13974:	60021d00 	andvs	r1, r2, r0, lsl #26
   13978:	ea0b0000 	b	2d3980 <__ram_ret_data_start+0x2d00f0>
   1397c:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   13980:	091d0000 	ldmdbeq	sp, {}	; <UNPREDICTABLE>
   13984:	0b000062 	bleq	13b14 <__ram_ret_data_start+0x10284>
   13988:	1a202aeb 	bne	81e53c <__ram_ret_data_start+0x81acac>
   1398c:	0000009a 	muleq	r0, sl, r0
   13990:	ed0b041c 	cfstrs	mvf0, [fp, #-112]	; 0xffffff90
   13994:	0f9a052a 	svceq	0x009a052a
   13998:	091d0001 	ldmdbeq	sp, {r0}
   1399c:	0b000060 	bleq	13b24 <__ram_ret_data_start+0x10294>
   139a0:	83172aef 	tsthi	r7, #978944	; 0xef000
   139a4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   139a8:	00005f07 	andeq	r5, r0, r7, lsl #30
   139ac:	202af00b 	eorcs	pc, sl, fp
   139b0:	00009a1a 	andeq	r9, r0, sl, lsl sl
   139b4:	0b041c00 	bleq	11a9bc <__ram_ret_data_start+0x11712c>
   139b8:	bf052af2 	svclt	0x00052af2
   139bc:	1d00010f 	stfnes	f0, [r0, #-60]	; 0xffffffc4
   139c0:	00001fe9 	andeq	r1, r0, r9, ror #31
   139c4:	172af40b 	strne	pc, [sl, -fp, lsl #8]!
   139c8:	00000983 	andeq	r0, r0, r3, lsl #19
   139cc:	002cad1d 	eoreq	sl, ip, sp, lsl sp
   139d0:	2af50b00 	bcs	ffd565d8 <__data_end_ram_ret__+0xdfc665d8>
   139d4:	009a1a20 	addseq	r1, sl, r0, lsr #20
   139d8:	041c0000 	ldreq	r0, [ip], #-0
   139dc:	052af70b 	streq	pc, [sl, #-1803]!	; 0xfffff8f5
   139e0:	00010fe4 	andeq	r0, r1, r4, ror #31
   139e4:	0060101d 	rsbeq	r1, r0, sp, lsl r0
   139e8:	2af90b00 	bcs	ffe565f0 <__data_end_ram_ret__+0xdfd665f0>
   139ec:	00098317 	andeq	r8, r9, r7, lsl r3
   139f0:	1b511d00 	blne	145adf8 <__ram_ret_data_start+0x1457568>
   139f4:	fa0b0000 	blx	2d39fc <__ram_ret_data_start+0x2d016c>
   139f8:	9a1a202a 	bls	69baa8 <__ram_ret_data_start+0x698218>
   139fc:	1c000000 	stcne	0, cr0, [r0], {-0}
   13a00:	2afd0b04 	bcs	fff56618 <__data_end_ram_ret__+0xdfe66618>
   13a04:	01100905 	tsteq	r0, r5, lsl #18
   13a08:	a1531d00 	cmpge	r3, r0, lsl #26
   13a0c:	ff0b0000 			; <UNDEFINED> instruction: 0xff0b0000
   13a10:	0983172a 	stmibeq	r3, {r1, r3, r5, r8, r9, sl, ip}
   13a14:	0e1d0000 	cdpeq	0, 1, cr0, cr13, cr0, {0}
   13a18:	0b00003a 	bleq	13b08 <__ram_ret_data_start+0x10278>
   13a1c:	ba202b00 	blt	81e624 <__ram_ret_data_start+0x81ad94>
   13a20:	0000009a 	muleq	r0, sl, r0
   13a24:	020b041c 	andeq	r0, fp, #28, 8	; 0x1c000000
   13a28:	102e052b 	eorne	r0, lr, fp, lsr #10
   13a2c:	5a1d0001 	bpl	753a38 <__ram_ret_data_start+0x7501a8>
   13a30:	0b0000a1 	bleq	13cbc <__ram_ret_data_start+0x1042c>
   13a34:	83172b04 	tsthi	r7, #4, 22	; 0x1000
   13a38:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13a3c:	000061dd 	ldrdeq	r6, [r0], -sp
   13a40:	202b050b 	eorcs	r0, fp, fp, lsl #10
   13a44:	00009aba 			; <UNDEFINED> instruction: 0x00009aba
   13a48:	0b041c00 	bleq	11aa50 <__ram_ret_data_start+0x1171c0>
   13a4c:	53052b07 	movwpl	r2, #23303	; 0x5b07
   13a50:	1d000110 	stfnes	f0, [r0, #-64]	; 0xffffffc0
   13a54:	0000a161 	andeq	sl, r0, r1, ror #2
   13a58:	172b090b 	strne	r0, [fp, -fp, lsl #18]!
   13a5c:	00000983 	andeq	r0, r0, r3, lsl #19
   13a60:	0078791d 	rsbseq	r7, r8, sp, lsl r9
   13a64:	2b0a0b00 	blcs	29666c <__ram_ret_data_start+0x292ddc>
   13a68:	009aba20 	addseq	fp, sl, r0, lsr #20
   13a6c:	041c0000 	ldreq	r0, [ip], #-0
   13a70:	052b0c0b 	streq	r0, [fp, #-3083]!	; 0xfffff3f5
   13a74:	00011078 	andeq	r1, r1, r8, ror r0
   13a78:	00a1681d 	adceq	r6, r1, sp, lsl r8
   13a7c:	2b0e0b00 	blcs	396684 <__ram_ret_data_start+0x392df4>
   13a80:	00098317 	andeq	r8, r9, r7, lsl r3
   13a84:	1dbc1d00 	ldcne	13, cr1, [ip]
   13a88:	0f0b0000 	svceq	0x000b0000
   13a8c:	9aba202b 	bls	fee9bb40 <__data_end_ram_ret__+0xdedabb40>
   13a90:	1c000000 	stcne	0, cr0, [r0], {-0}
   13a94:	2b110b04 	blcs	4566ac <__ram_ret_data_start+0x452e1c>
   13a98:	01109d05 	tsteq	r0, r5, lsl #26
   13a9c:	a16f1d00 	cmnge	pc, r0, lsl #26
   13aa0:	130b0000 	movwne	r0, #45056	; 0xb000
   13aa4:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   13aa8:	721d0000 	andsvc	r0, sp, #0
   13aac:	0b000047 	bleq	13bd0 <__ram_ret_data_start+0x10340>
   13ab0:	ba202b14 	blt	81e708 <__ram_ret_data_start+0x81ae78>
   13ab4:	0000009a 	muleq	r0, sl, r0
   13ab8:	160b041c 			; <UNDEFINED> instruction: 0x160b041c
   13abc:	10c2052b 	sbcne	r0, r2, fp, lsr #10
   13ac0:	761d0001 	ldrvc	r0, [sp], -r1
   13ac4:	0b0000a1 	bleq	13d50 <__ram_ret_data_start+0x104c0>
   13ac8:	83172b18 	tsthi	r7, #24, 22	; 0x6000
   13acc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13ad0:	000070a4 	andeq	r7, r0, r4, lsr #1
   13ad4:	202b190b 	eorcs	r1, fp, fp, lsl #18
   13ad8:	00009aba 			; <UNDEFINED> instruction: 0x00009aba
   13adc:	0b041c00 	bleq	11aae4 <__ram_ret_data_start+0x117254>
   13ae0:	e7052b1b 	smlad	r5, fp, fp, r2
   13ae4:	1d000110 	stfnes	f0, [r0, #-64]	; 0xffffffc0
   13ae8:	0000a17d 	andeq	sl, r0, sp, ror r1
   13aec:	172b1d0b 	strne	r1, [fp, -fp, lsl #26]!
   13af0:	00000983 	andeq	r0, r0, r3, lsl #19
   13af4:	009b441d 	addseq	r4, fp, sp, lsl r4
   13af8:	2b1e0b00 	blcs	796700 <__ram_ret_data_start+0x792e70>
   13afc:	009aba20 	addseq	fp, sl, r0, lsr #20
   13b00:	041c0000 	ldreq	r0, [ip], #-0
   13b04:	052b200b 	streq	r2, [fp, #-11]!
   13b08:	0001110c 	andeq	r1, r1, ip, lsl #2
   13b0c:	00a1841d 	adceq	r8, r1, sp, lsl r4
   13b10:	2b220b00 	blcs	896718 <__ram_ret_data_start+0x892e88>
   13b14:	00098317 	andeq	r8, r9, r7, lsl r3
   13b18:	2c8b1d00 	stccs	13, cr1, [fp], {0}
   13b1c:	230b0000 	movwcs	r0, #45056	; 0xb000
   13b20:	9aba202b 	bls	fee9bbd4 <__data_end_ram_ret__+0xdedabbd4>
   13b24:	25000000 	strcs	r0, [r0, #-0]
   13b28:	5d0b0160 	stfpls	f0, [fp, #-384]	; 0xfffffe80
   13b2c:	127d092a 	rsbsne	r0, sp, #688128	; 0xa8000
   13b30:	8e2d0001 	cdphi	0, 2, cr0, cr13, cr1, {0}
   13b34:	0000010b 	andeq	r0, r0, fp, lsl #2
   13b38:	010bb32d 	tsteq	fp, sp, lsr #6
   13b3c:	26180400 	ldrcs	r0, [r8], -r0, lsl #8
   13b40:	0b000006 	bleq	13b60 <__ram_ret_data_start+0x102d0>
   13b44:	7d0d2a69 	vstrvc	s4, [sp, #-420]	; 0xfffffe5c
   13b48:	08000112 	stmdaeq	r0, {r1, r4, r8}
   13b4c:	010bd82d 	tsteq	fp, sp, lsr #16
   13b50:	fd2d4000 	stc2	0, cr4, [sp, #-0]
   13b54:	4400010b 	strmi	r0, [r0], #-267	; 0xfffffef5
   13b58:	010c222d 	tsteq	ip, sp, lsr #4
   13b5c:	472d4800 	strmi	r4, [sp, -r0, lsl #16]!
   13b60:	4c00010c 	stfmis	f0, [r0], {12}
   13b64:	010c6c2d 	tsteq	ip, sp, lsr #24
   13b68:	912d5000 			; <UNDEFINED> instruction: 0x912d5000
   13b6c:	5400010c 	strpl	r0, [r0], #-268	; 0xfffffef4
   13b70:	010cb62d 	tsteq	ip, sp, lsr #12
   13b74:	db2d5800 	blle	b69b7c <__ram_ret_data_start+0xb662ec>
   13b78:	5c00010c 	stfpls	f0, [r0], {12}
   13b7c:	000fb718 	andeq	fp, pc, r8, lsl r7	; <UNPREDICTABLE>
   13b80:	2a920b00 	bcs	fe496788 <__data_end_ram_ret__+0xde3a6788>
   13b84:	01128d0d 	tsteq	r2, sp, lsl #26
   13b88:	002d6000 	eoreq	r6, sp, r0
   13b8c:	8000010d 	andhi	r0, r0, sp, lsl #2
   13b90:	010d252d 	tsteq	sp, sp, lsr #10
   13b94:	4a2d8400 	bmi	b74b9c <__ram_ret_data_start+0xb7130c>
   13b98:	8800010d 	stmdahi	r0, {r0, r2, r3, r8}
   13b9c:	010d6f2d 	tsteq	sp, sp, lsr #30
   13ba0:	942d8c00 	strtls	r8, [sp], #-3072	; 0xfffff400
   13ba4:	9000010d 	andls	r0, r0, sp, lsl #2
   13ba8:	010db92d 	tsteq	sp, sp, lsr #18
   13bac:	de2d9400 	cdple	4, 2, cr9, cr13, cr0, {0}
   13bb0:	9800010d 	stmdals	r0, {r0, r2, r3, r8}
   13bb4:	010e032d 	tsteq	lr, sp, lsr #6
   13bb8:	05189c00 	ldreq	r9, [r8, #-3072]	; 0xfffff400
   13bbc:	0b000058 	bleq	13d24 <__ram_ret_data_start+0x10494>
   13bc0:	8d0d2abb 	vstrhi	s4, [sp, #-748]	; 0xfffffd14
   13bc4:	a0000112 	andge	r0, r0, r2, lsl r1
   13bc8:	010e282d 	tsteq	lr, sp, lsr #16
   13bcc:	1718c000 	ldrne	ip, [r8, -r0]
   13bd0:	0b000010 	bleq	13c18 <__ram_ret_data_start+0x10388>
   13bd4:	a50d2ac1 	strge	r2, [sp, #-2753]	; 0xfffff53f
   13bd8:	c40000c1 	strgt	r0, [r0], #-193	; 0xffffff3f
   13bdc:	010e4d2d 	tsteq	lr, sp, lsr #26
   13be0:	1d18c800 	ldcne	8, cr12, [r8, #-0]
   13be4:	0b000000 	bleq	13bec <__ram_ret_data_start+0x1035c>
   13be8:	a50d2ac7 	strge	r2, [sp, #-2759]	; 0xfffff539
   13bec:	cc0000c1 	stcgt	0, cr0, [r0], {193}	; 0xc1
   13bf0:	010e722d 	tsteq	lr, sp, lsr #4
   13bf4:	8f18d000 	svchi	0x0018d000
   13bf8:	0b000058 	bleq	13d60 <__ram_ret_data_start+0x104d0>
   13bfc:	a50d2acd 	strge	r2, [sp, #-2765]	; 0xfffff533
   13c00:	d40000c1 	strle	r0, [r0], #-193	; 0xffffff3f
   13c04:	010e972d 	tsteq	lr, sp, lsr #14
   13c08:	b918d800 	ldmdblt	r8, {fp, ip, lr, pc}
   13c0c:	0b000010 	bleq	13c54 <__ram_ret_data_start+0x103c4>
   13c10:	9d0d2ad3 	vstrls	s4, [sp, #-844]	; 0xfffffcb4
   13c14:	dc000112 	stfles	f0, [r0], {18}
   13c18:	010ebc2f 	tsteq	lr, pc, lsr #24
   13c1c:	2f010000 	svccs	0x00010000
   13c20:	00010ee1 	andeq	r0, r1, r1, ror #29
   13c24:	062f0104 	strteq	r0, [pc], -r4, lsl #2
   13c28:	0800010f 	stmdaeq	r0, {r0, r1, r2, r3, r8}
   13c2c:	0f2b2f01 	svceq	0x002b2f01
   13c30:	010c0001 	tsteq	ip, r1
   13c34:	010f502f 	tsteq	pc, pc, lsr #32
   13c38:	2f011000 	svccs	0x00011000
   13c3c:	00010f75 	andeq	r0, r1, r5, ror pc
   13c40:	9a2f0114 	bls	bd4098 <__ram_ret_data_start+0xbd0808>
   13c44:	1800010f 	stmdane	r0, {r0, r1, r2, r3, r8}
   13c48:	0fbf2f01 	svceq	0x00bf2f01
   13c4c:	011c0001 	tsteq	ip, r1
   13c50:	0011ae19 	andseq	sl, r1, r9, lsl lr
   13c54:	2afc0b00 	bcs	fff1685c <__data_end_ram_ret__+0xdfe2685c>
   13c58:	01128d0d 	tsteq	r2, sp, lsl #26
   13c5c:	2f012000 	svccs	0x00012000
   13c60:	00010fe4 	andeq	r0, r1, r4, ror #31
   13c64:	092f0140 	stmdbeq	pc!, {r6, r8}	; <UNPREDICTABLE>
   13c68:	44000110 	strmi	r0, [r0], #-272	; 0xfffffef0
   13c6c:	102e2f01 	eorne	r2, lr, r1, lsl #30
   13c70:	01480001 	cmpeq	r8, r1
   13c74:	0110532f 	tsteq	r0, pc, lsr #6
   13c78:	2f014c00 	svccs	0x00014c00
   13c7c:	00011078 	andeq	r1, r1, r8, ror r0
   13c80:	9d2f0150 	stflss	f0, [pc, #-320]!	; 13b48 <__ram_ret_data_start+0x102b8>
   13c84:	54000110 	strpl	r0, [r0], #-272	; 0xfffffef0
   13c88:	10c22f01 	sbcne	r2, r2, r1, lsl #30
   13c8c:	01580001 	cmpeq	r8, r1
   13c90:	0110e72f 	tsteq	r0, pc, lsr #14
   13c94:	00015c00 	andeq	r5, r1, r0, lsl #24
   13c98:	00094409 	andeq	r4, r9, r9, lsl #8
   13c9c:	01128d00 	tsteq	r2, r0, lsl #26
   13ca0:	00940a00 	addseq	r0, r4, r0, lsl #20
   13ca4:	00370000 	eorseq	r0, r7, r0
   13ca8:	00094409 	andeq	r4, r9, r9, lsl #8
   13cac:	01129d00 	tsteq	r2, r0, lsl #26
   13cb0:	00940a00 	addseq	r0, r4, r0, lsl #20
   13cb4:	001f0000 	andseq	r0, pc, r0
   13cb8:	00094409 	andeq	r4, r9, r9, lsl #8
   13cbc:	0112ad00 	tsteq	r2, r0, lsl #26
   13cc0:	00940a00 	addseq	r0, r4, r0, lsl #20
   13cc4:	00230000 	eoreq	r0, r3, r0
   13cc8:	009c3f06 	addseq	r3, ip, r6, lsl #30
   13ccc:	2b250b00 	blcs	9568d4 <__ram_ret_data_start+0x953044>
   13cd0:	01110c02 	tsteq	r1, r2, lsl #24
   13cd4:	0b041c00 	bleq	11acdc <__ram_ret_data_start+0x11744c>
   13cd8:	de052b3a 	vmovle.16	d5[0], r2
   13cdc:	2c000112 	stfcss	f0, [r0], {18}
   13ce0:	0b005253 	bleq	28634 <__ram_ret_data_start+0x24da4>
   13ce4:	83172b3c 	tsthi	r7, #60, 22	; 0xf000
   13ce8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13cec:	000000f4 	strdeq	r0, [r0], -r4
   13cf0:	1e2b3d0b 	cdpne	13, 2, cr3, cr11, cr11, {0}
   13cf4:	00009b9b 	muleq	r0, fp, fp
   13cf8:	0b041c00 	bleq	11ad00 <__ram_ret_data_start+0x117470>
   13cfc:	02052b3f 	andeq	r2, r5, #64512	; 0xfc00
   13d00:	2c000113 	stfcss	f0, [r0], {19}
   13d04:	0b005244 	bleq	2861c <__ram_ret_data_start+0x24d8c>
   13d08:	83172b41 	tsthi	r7, #66560	; 0x10400
   13d0c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13d10:	00007e4d 	andeq	r7, r0, sp, asr #28
   13d14:	1e2b420b 	cdpne	2, 2, cr4, cr11, cr11, {0}
   13d18:	00009c08 	andeq	r9, r0, r8, lsl #24
   13d1c:	0b041c00 	bleq	11ad24 <__ram_ret_data_start+0x117494>
   13d20:	27052b44 	strcs	r2, [r5, -r4, asr #22]
   13d24:	2c000113 	stfcss	f0, [r0], {19}
   13d28:	00525242 	subseq	r5, r2, r2, asr #4
   13d2c:	172b460b 	strne	r4, [fp, -fp, lsl #12]!
   13d30:	00000983 	andeq	r0, r0, r3, lsl #19
   13d34:	0028a31d 	eoreq	sl, r8, sp, lsl r3
   13d38:	2b470b00 	blcs	11d6940 <__ram_ret_data_start+0x11d30b0>
   13d3c:	009c641f 	addseq	r6, ip, pc, lsl r4
   13d40:	041c0000 	ldreq	r0, [ip], #-0
   13d44:	052b490b 	streq	r4, [fp, #-2315]!	; 0xfffff6f5
   13d48:	0001134c 	andeq	r1, r1, ip, asr #6
   13d4c:	3152432c 	cmpcc	r2, ip, lsr #6
   13d50:	2b4b0b00 	blcs	12d6958 <__ram_ret_data_start+0x12d30c8>
   13d54:	00098317 	andeq	r8, r9, r7, lsl r3
   13d58:	0e7b1d00 	cdpeq	13, 7, cr1, cr11, cr0, {0}
   13d5c:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
   13d60:	9e401f2b 	cdpls	15, 4, cr1, cr0, cr11, {1}
   13d64:	1c000000 	stcne	0, cr0, [r0], {-0}
   13d68:	2b4e0b04 	blcs	1396980 <__ram_ret_data_start+0x13930f0>
   13d6c:	01137105 	tsteq	r3, r5, lsl #2
   13d70:	52432c00 	subpl	r2, r3, #0, 24
   13d74:	500b0032 	andpl	r0, fp, r2, lsr r0
   13d78:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   13d7c:	2d1d0000 	ldccs	0, cr0, [sp, #-0]
   13d80:	0b0000a2 	bleq	14010 <__ram_ret_data_start+0x10780>
   13d84:	ad1f2b51 	vldrge	d2, [pc, #-324]	; 13c48 <__ram_ret_data_start+0x103b8>
   13d88:	0000009e 	muleq	r0, lr, r0
   13d8c:	530b041c 	movwpl	r0, #46108	; 0xb41c
   13d90:	1396052b 	orrsne	r0, r6, #180355072	; 0xac00000
   13d94:	432c0001 			; <UNDEFINED> instruction: 0x432c0001
   13d98:	0b003352 	bleq	20ae8 <__ram_ret_data_start+0x1d258>
   13d9c:	83172b55 	tsthi	r7, #87040	; 0x15400
   13da0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13da4:	000032c9 	andeq	r3, r0, r9, asr #5
   13da8:	1f2b560b 	svcne	0x002b560b
   13dac:	00009f3c 	andeq	r9, r0, ip, lsr pc
   13db0:	0b041c00 	bleq	11adb8 <__ram_ret_data_start+0x117528>
   13db4:	ba052b58 	blt	15eb1c <__ram_ret_data_start+0x15b28c>
   13db8:	2c000113 	stfcss	f0, [r0], {19}
   13dbc:	0b005250 	bleq	28704 <__ram_ret_data_start+0x24e74>
   13dc0:	83172b5a 	tsthi	r7, #92160	; 0x16800
   13dc4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13dc8:	00000d83 	andeq	r0, r0, r3, lsl #27
   13dcc:	1e2b5b0b 	vmulne.f64	d5, d11, d11
   13dd0:	00009f76 	andeq	r9, r0, r6, ror pc
   13dd4:	0b1c1b00 	bleq	71a9dc <__ram_ret_data_start+0x71714c>
   13dd8:	ef092b38 	svc	0x00092b38
   13ddc:	2d000113 	stfcss	f0, [r0, #-76]	; 0xffffffb4
   13de0:	000112ba 			; <UNDEFINED> instruction: 0x000112ba
   13de4:	12de2d00 	sbcsne	r2, lr, #0, 26
   13de8:	2d040001 	stccs	0, cr0, [r4, #-4]
   13dec:	00011302 	andeq	r1, r1, r2, lsl #6
   13df0:	13272d08 			; <UNDEFINED> instruction: 0x13272d08
   13df4:	2d0c0001 	stccs	0, cr0, [ip, #-4]
   13df8:	0001134c 	andeq	r1, r1, ip, asr #6
   13dfc:	13712d10 	cmnne	r1, #16, 26	; 0x400
   13e00:	2d140001 	ldccs	0, cr0, [r4, #-4]
   13e04:	00011396 	muleq	r1, r6, r3
   13e08:	31060018 	tstcc	r6, r8, lsl r0
   13e0c:	0b00007d 	bleq	14008 <__ram_ret_data_start+0x10778>
   13e10:	ba022b5d 	blt	9eb8c <__ram_ret_data_start+0x9b2fc>
   13e14:	1c000113 	stfnes	f0, [r0], {19}
   13e18:	2b620b04 	blcs	1896a30 <__ram_ret_data_start+0x18931a0>
   13e1c:	01142105 	tsteq	r4, r5, lsl #2
   13e20:	72c31d00 	sbcvc	r1, r3, #0, 26
   13e24:	640b0000 	strvs	r0, [fp], #-0
   13e28:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   13e2c:	4e1d0000 	cdpmi	0, 1, cr0, cr13, cr0, {0}
   13e30:	0b00002b 	bleq	13ee4 <__ram_ret_data_start+0x10654>
   13e34:	05232b65 	streq	r2, [r3, #-2917]!	; 0xfffff49b
   13e38:	000000a0 	andeq	r0, r0, r0, lsr #1
   13e3c:	670b041c 	smladvs	fp, ip, r4, r0
   13e40:	1446052b 	strbne	r0, [r6], #-1323	; 0xfffffad5
   13e44:	5c1d0001 	ldcpl	0, cr0, [sp], {1}
   13e48:	0b0000ae 	bleq	14108 <__ram_ret_data_start+0x10878>
   13e4c:	83172b69 	tsthi	r7, #107520	; 0x1a400
   13e50:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13e54:	0000934b 	andeq	r9, r0, fp, asr #6
   13e58:	232b6a0b 			; <UNDEFINED> instruction: 0x232b6a0b
   13e5c:	0000a0b6 	strheq	sl, [r0], -r6
   13e60:	0b041c00 	bleq	11ae68 <__ram_ret_data_start+0x1175d8>
   13e64:	6b052b6c 	blvs	15ec1c <__ram_ret_data_start+0x15b38c>
   13e68:	1d000114 	stfnes	f0, [r0, #-80]	; 0xffffffb0
   13e6c:	0000a62a 	andeq	sl, r0, sl, lsr #12
   13e70:	172b6e0b 	strne	r6, [fp, -fp, lsl #28]!
   13e74:	00000983 	andeq	r0, r0, r3, lsl #19
   13e78:	001de51d 	andseq	lr, sp, sp, lsl r5
   13e7c:	2b6f0b00 	blcs	1bd6a84 <__ram_ret_data_start+0x1bd31f4>
   13e80:	00a17823 	adceq	r7, r1, r3, lsr #16
   13e84:	041c0000 	ldreq	r0, [ip], #-0
   13e88:	052b710b 	streq	r7, [fp, #-267]!	; 0xfffffef5
   13e8c:	00011490 	muleq	r1, r0, r4
   13e90:	00a69b1d 	adceq	r9, r6, sp, lsl fp
   13e94:	2b730b00 	blcs	1cd6a9c <__ram_ret_data_start+0x1cd320c>
   13e98:	00098317 	andeq	r8, r9, r7, lsl r3
   13e9c:	41a81d00 			; <UNDEFINED> instruction: 0x41a81d00
   13ea0:	740b0000 	strvc	r0, [fp], #-0
   13ea4:	a38e232b 	orrge	r2, lr, #-1409286144	; 0xac000000
   13ea8:	1c000000 	stcne	0, cr0, [r0], {-0}
   13eac:	2b760b04 	blcs	1d96ac4 <__ram_ret_data_start+0x1d93234>
   13eb0:	0114b505 	tsteq	r4, r5, lsl #10
   13eb4:	44011d00 	strmi	r1, [r1], #-3328	; 0xfffff300
   13eb8:	780b0000 	stmdavc	fp, {}	; <UNPREDICTABLE>
   13ebc:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   13ec0:	3c1d0000 	ldccc	0, cr0, [sp], {-0}
   13ec4:	0b000091 	bleq	14110 <__ram_ret_data_start+0x10880>
   13ec8:	a4232b79 	strtge	r2, [r3], #-2937	; 0xfffff487
   13ecc:	000000a5 	andeq	r0, r0, r5, lsr #1
   13ed0:	7b0b041c 	blvc	2d4f48 <__ram_ret_data_start+0x2d16b8>
   13ed4:	14da052b 	ldrbne	r0, [sl], #1323	; 0x52b
   13ed8:	741d0001 	ldrvc	r0, [sp], #-1
   13edc:	0b00008e 	bleq	1411c <__ram_ret_data_start+0x1088c>
   13ee0:	83172b7d 	tsthi	r7, #128000	; 0x1f400
   13ee4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13ee8:	0000a684 	andeq	sl, r0, r4, lsl #13
   13eec:	232b7e0b 			; <UNDEFINED> instruction: 0x232b7e0b
   13ef0:	0000a611 	andeq	sl, r0, r1, lsl r6
   13ef4:	0b041c00 	bleq	11aefc <__ram_ret_data_start+0x11766c>
   13ef8:	ff052b80 			; <UNDEFINED> instruction: 0xff052b80
   13efc:	1d000114 	stfnes	f0, [r0, #-80]	; 0xffffffb0
   13f00:	00001c78 	andeq	r1, r0, r8, ror ip
   13f04:	172b820b 	strne	r8, [fp, -fp, lsl #4]!
   13f08:	00000983 	andeq	r0, r0, r3, lsl #19
   13f0c:	007de91d 	rsbseq	lr, sp, sp, lsl r9
   13f10:	2b830b00 	blcs	fe0d6b18 <__data_end_ram_ret__+0xddfe6b18>
   13f14:	00a67e23 	adceq	r7, r6, r3, lsr #28
   13f18:	041c0000 	ldreq	r0, [ip], #-0
   13f1c:	052b850b 	streq	r8, [fp, #-1291]!	; 0xfffffaf5
   13f20:	00011524 	andeq	r1, r1, r4, lsr #10
   13f24:	001c701d 	andseq	r7, ip, sp, lsl r0
   13f28:	2b870b00 	blcs	fe1d6b30 <__data_end_ram_ret__+0xde0e6b30>
   13f2c:	00098317 	andeq	r8, r9, r7, lsl r3
   13f30:	8c3f1d00 	ldchi	13, cr1, [pc], #-0	; 13f38 <__ram_ret_data_start+0x106a8>
   13f34:	880b0000 	stmdahi	fp, {}	; <UNPREDICTABLE>
   13f38:	a6b8232b 	ldrtge	r2, [r8], fp, lsr #6
   13f3c:	1c000000 	stcne	0, cr0, [r0], {-0}
   13f40:	2b8a0b04 	blcs	fe296b58 <__data_end_ram_ret__+0xde1a6b58>
   13f44:	01154905 	tsteq	r5, r5, lsl #18
   13f48:	35cd1d00 	strbcc	r1, [sp, #3328]	; 0xd00
   13f4c:	8c0b0000 	stchi	0, cr0, [fp], {-0}
   13f50:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   13f54:	531d0000 	tstpl	sp, #0
   13f58:	0b000044 	bleq	14070 <__ram_ret_data_start+0x107e0>
   13f5c:	f2252b8d 	vqdmulh.s32	d2, d21, d13
   13f60:	000000a6 	andeq	r0, r0, r6, lsr #1
   13f64:	8f0b041c 	svchi	0x000b041c
   13f68:	156e052b 	strbne	r0, [lr, #-1323]!	; 0xfffffad5
   13f6c:	b41d0001 	ldrlt	r0, [sp], #-1
   13f70:	0b00003a 	bleq	14060 <__ram_ret_data_start+0x107d0>
   13f74:	83172b91 	tsthi	r7, #148480	; 0x24400
   13f78:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   13f7c:	00006d97 	muleq	r0, r7, sp
   13f80:	242b920b 	strtcs	r9, [fp], #-523	; 0xfffffdf5
   13f84:	0000a74e 	andeq	sl, r0, lr, asr #14
   13f88:	0b041c00 	bleq	11af90 <__ram_ret_data_start+0x117700>
   13f8c:	93052b97 	movwls	r2, #23447	; 0x5b97
   13f90:	1d000115 	stfnes	f0, [r0, #-84]	; 0xffffffac
   13f94:	0000a5a7 	andeq	sl, r0, r7, lsr #11
   13f98:	172b990b 	strne	r9, [fp, -fp, lsl #18]!
   13f9c:	00000983 	andeq	r0, r0, r3, lsl #19
   13fa0:	00189a1d 	andseq	r9, r8, sp, lsl sl
   13fa4:	2b9a0b00 	blcs	fe696bac <__data_end_ram_ret__+0xde5a6bac>
   13fa8:	00a7aa24 	adceq	sl, r7, r4, lsr #20
   13fac:	041c0000 	ldreq	r0, [ip], #-0
   13fb0:	052b9c0b 	streq	r9, [fp, #-3083]!	; 0xfffff3f5
   13fb4:	000115b8 			; <UNDEFINED> instruction: 0x000115b8
   13fb8:	001def1d 	andseq	lr, sp, sp, lsl pc
   13fbc:	2b9e0b00 	blcs	fe796bc4 <__data_end_ram_ret__+0xde6a6bc4>
   13fc0:	00098317 	andeq	r8, r9, r7, lsl r3
   13fc4:	505f1d00 	subspl	r1, pc, r0, lsl #26
   13fc8:	9f0b0000 	svcls	0x000b0000
   13fcc:	a806232b 	stmdage	r6, {r0, r1, r3, r5, r8, r9, sp}
   13fd0:	1c000000 	stcne	0, cr0, [r0], {-0}
   13fd4:	2ba10b04 	blcs	fe856bec <__data_end_ram_ret__+0xde766bec>
   13fd8:	0115dd05 	tsteq	r5, r5, lsl #26
   13fdc:	1df81d00 	ldclne	13, cr1, [r8]
   13fe0:	a30b0000 	movwge	r0, #45056	; 0xb000
   13fe4:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   13fe8:	231d0000 	tstcs	sp, #0
   13fec:	0b00007b 	bleq	141e0 <__ram_ret_data_start+0x10950>
   13ff0:	06232ba4 	strteq	r2, [r3], -r4, lsr #23
   13ff4:	000000a8 	andeq	r0, r0, r8, lsr #1
   13ff8:	a60b041c 			; <UNDEFINED> instruction: 0xa60b041c
   13ffc:	1602052b 	strne	r0, [r2], -fp, lsr #10
   14000:	011d0001 	tsteq	sp, r1
   14004:	0b00001e 	bleq	14084 <__ram_ret_data_start+0x107f4>
   14008:	83172ba8 	tsthi	r7, #168, 22	; 0x2a000
   1400c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14010:	0000a590 	muleq	r0, r0, r5
   14014:	232ba90b 			; <UNDEFINED> instruction: 0x232ba90b
   14018:	0000a806 	andeq	sl, r0, r6, lsl #16
   1401c:	0b041c00 	bleq	11b024 <__ram_ret_data_start+0x117794>
   14020:	27052bab 	strcs	r2, [r5, -fp, lsr #23]
   14024:	1d000116 	stfnes	f0, [r0, #-88]	; 0xffffffa8
   14028:	00001e0a 	andeq	r1, r0, sl, lsl #28
   1402c:	172bad0b 	strne	sl, [fp, -fp, lsl #26]!
   14030:	00000983 	andeq	r0, r0, r3, lsl #19
   14034:	0037641d 	eorseq	r6, r7, sp, lsl r4
   14038:	2bae0b00 	blcs	feb96c40 <__data_end_ram_ret__+0xdeaa6c40>
   1403c:	00a80623 	adceq	r0, r8, r3, lsr #12
   14040:	041c0000 	ldreq	r0, [ip], #-0
   14044:	052bb00b 	streq	fp, [fp, #-11]!
   14048:	0001164c 	andeq	r1, r1, ip, asr #12
   1404c:	007f191d 	rsbseq	r1, pc, sp, lsl r9	; <UNPREDICTABLE>
   14050:	2bb20b00 	blcs	fec96c58 <__data_end_ram_ret__+0xdeba6c58>
   14054:	00098317 	andeq	r8, r9, r7, lsl r3
   14058:	5ebe1d00 	cdppl	13, 11, cr1, cr14, cr0, {0}
   1405c:	b30b0000 	movwlt	r0, #45056	; 0xb000
   14060:	a806232b 	stmdage	r6, {r0, r1, r3, r5, r8, r9, sp}
   14064:	1c000000 	stcne	0, cr0, [r0], {-0}
   14068:	2bb60b04 	blcs	fed96c80 <__data_end_ram_ret__+0xdeca6c80>
   1406c:	01167105 	tsteq	r6, r5, lsl #2
   14070:	91981d00 	orrsls	r1, r8, r0, lsl #26
   14074:	b80b0000 	stmdalt	fp, {}	; <UNPREDICTABLE>
   14078:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   1407c:	d51d0000 	ldrle	r0, [sp, #-0]
   14080:	0b000046 	bleq	141a0 <__ram_ret_data_start+0x10910>
   14084:	51202bb9 			; <UNDEFINED> instruction: 0x51202bb9
   14088:	000000a8 	andeq	r0, r0, r8, lsr #1
   1408c:	bb0b041c 	bllt	2d5104 <__ram_ret_data_start+0x2d1874>
   14090:	1696052b 	ldrne	r0, [r6], fp, lsr #10
   14094:	721d0001 	andsvc	r0, sp, #1
   14098:	0b000042 	bleq	141a8 <__ram_ret_data_start+0x10918>
   1409c:	83172bbd 	tsthi	r7, #193536	; 0x2f400
   140a0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   140a4:	00008c1d 	andeq	r8, r0, sp, lsl ip
   140a8:	202bbe0b 	eorcs	fp, fp, fp, lsl #28
   140ac:	0000a88b 	andeq	sl, r0, fp, lsl #17
   140b0:	0b041c00 	bleq	11b0b8 <__ram_ret_data_start+0x117828>
   140b4:	bb052bc0 	bllt	15efbc <__ram_ret_data_start+0x15b72c>
   140b8:	1d000116 	stfnes	f0, [r0, #-88]	; 0xffffffa8
   140bc:	00006be3 	andeq	r6, r0, r3, ror #23
   140c0:	172bc20b 	strne	ip, [fp, -fp, lsl #4]!
   140c4:	00000983 	andeq	r0, r0, r3, lsl #19
   140c8:	006e921d 	rsbeq	r9, lr, sp, lsl r2
   140cc:	2bc30b00 	blcs	ff0d6cd4 <__data_end_ram_ret__+0xdefe6cd4>
   140d0:	00a8c521 	adceq	ip, r8, r1, lsr #10
   140d4:	041c0000 	ldreq	r0, [ip], #-0
   140d8:	052bc60b 	streq	ip, [fp, #-1547]!	; 0xfffff9f5
   140dc:	000116e0 	andeq	r1, r1, r0, ror #13
   140e0:	001c281d 	andseq	r2, ip, sp, lsl r8
   140e4:	2bc80b00 	blcs	ff216cec <__data_end_ram_ret__+0xdf126cec>
   140e8:	00098317 	andeq	r8, r9, r7, lsl r3
   140ec:	30d21d00 	sbcscc	r1, r2, r0, lsl #26
   140f0:	c90b0000 	stmdbgt	fp, {}	; <UNPREDICTABLE>
   140f4:	a910232b 	ldmdbge	r0, {r0, r1, r3, r5, r8, r9, sp}
   140f8:	1c000000 	stcne	0, cr0, [r0], {-0}
   140fc:	2bcb0b04 	blcs	ff2d6d14 <__data_end_ram_ret__+0xdf1e6d14>
   14100:	01170505 	tsteq	r7, r5, lsl #10
   14104:	4e161d00 	cdpmi	13, 1, cr1, cr6, cr0, {0}
   14108:	cd0b0000 	stcgt	0, cr0, [fp, #-0]
   1410c:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   14110:	691d0000 	ldmdbvs	sp, {}	; <UNPREDICTABLE>
   14114:	0b000043 	bleq	14228 <__ram_ret_data_start+0x10998>
   14118:	4a212bce 	bmi	85f058 <__ram_ret_data_start+0x85b7c8>
   1411c:	000000a9 	andeq	r0, r0, r9, lsr #1
   14120:	d00b041c 	andle	r0, fp, ip, lsl r4
   14124:	172a052b 	strne	r0, [sl, -fp, lsr #10]!
   14128:	211d0001 	tstcs	sp, r1
   1412c:	0b000022 	bleq	141bc <__ram_ret_data_start+0x1092c>
   14130:	83172bd2 	tsthi	r7, #215040	; 0x34800
   14134:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14138:	000062bf 			; <UNDEFINED> instruction: 0x000062bf
   1413c:	242bd30b 	strtcs	sp, [fp], #-779	; 0xfffffcf5
   14140:	0000a984 	andeq	sl, r0, r4, lsl #19
   14144:	0b041c00 	bleq	11b14c <__ram_ret_data_start+0x1178bc>
   14148:	4f052bd6 	svcmi	0x00052bd6
   1414c:	1d000117 	stfnes	f0, [r0, #-92]	; 0xffffffa4
   14150:	00001eeb 	andeq	r1, r0, fp, ror #29
   14154:	172bd80b 	strne	sp, [fp, -fp, lsl #16]!
   14158:	00000983 	andeq	r0, r0, r3, lsl #19
   1415c:	007d511d 	rsbseq	r5, sp, sp, lsl r1
   14160:	2bd90b00 	blcs	ff656d68 <__data_end_ram_ret__+0xdf566d68>
   14164:	00aa8a20 	adceq	r8, sl, r0, lsr #20
   14168:	041c0000 	ldreq	r0, [ip], #-0
   1416c:	052bdc0b 	streq	sp, [fp, #-3083]!	; 0xfffff3f5
   14170:	00011774 	andeq	r1, r1, r4, ror r7
   14174:	0047f61d 	subeq	pc, r7, sp, lsl r6	; <UNPREDICTABLE>
   14178:	2bde0b00 	blcs	ff796d80 <__data_end_ram_ret__+0xdf6a6d80>
   1417c:	00098317 	andeq	r8, r9, r7, lsl r3
   14180:	68b81d00 	ldmvs	r8!, {r8, sl, fp, ip}
   14184:	df0b0000 	svcle	0x000b0000
   14188:	ab5d222b 	blge	175ca3c <__ram_ret_data_start+0x17591ac>
   1418c:	1c000000 	stcne	0, cr0, [r0], {-0}
   14190:	2be20b04 	blcs	ff896da8 <__data_end_ram_ret__+0xdf7a6da8>
   14194:	01179905 	tsteq	r7, r5, lsl #18
   14198:	408d1d00 	addmi	r1, sp, r0, lsl #26
   1419c:	e40b0000 	str	r0, [fp], #-0
   141a0:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   141a4:	ae1d0000 	cdpge	0, 1, cr0, cr13, cr0, {0}
   141a8:	0b000031 	bleq	14274 <__ram_ret_data_start+0x109e4>
   141ac:	41212be5 			; <UNDEFINED> instruction: 0x41212be5
   141b0:	000000ac 	andeq	r0, r0, ip, lsr #1
   141b4:	e70b041c 	smlad	fp, ip, r4, r0
   141b8:	17be052b 	ldrne	r0, [lr, fp, lsr #10]!
   141bc:	df1d0001 	svcle	0x001d0001
   141c0:	0b00009f 	bleq	14444 <__ram_ret_data_start+0x10bb4>
   141c4:	83172be9 	tsthi	r7, #238592	; 0x3a400
   141c8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   141cc:	00004a22 	andeq	r4, r0, r2, lsr #20
   141d0:	242bea0b 	strtcs	lr, [fp], #-2571	; 0xfffff5f5
   141d4:	0000ad25 	andeq	sl, r0, r5, lsr #26
   141d8:	0b041c00 	bleq	11b1e0 <__ram_ret_data_start+0x117950>
   141dc:	e3052bec 	movw	r2, #23532	; 0x5bec
   141e0:	1d000117 	stfnes	f0, [r0, #-92]	; 0xffffffa4
   141e4:	000025a4 	andeq	r2, r0, r4, lsr #11
   141e8:	172bee0b 	strne	lr, [fp, -fp, lsl #28]!
   141ec:	00000983 	andeq	r0, r0, r3, lsl #19
   141f0:	0031821d 	eorseq	r8, r1, sp, lsl r2
   141f4:	2bef0b00 	blcs	ffbd6dfc <__data_end_ram_ret__+0xdfae6dfc>
   141f8:	00ad8122 	adceq	r8, sp, r2, lsr #2
   141fc:	041c0000 	ldreq	r0, [ip], #-0
   14200:	052bf30b 	streq	pc, [fp, #-779]!	; 0xfffffcf5
   14204:	00011808 	andeq	r1, r1, r8, lsl #16
   14208:	0047fe1d 	subeq	pc, r7, sp, lsl lr	; <UNPREDICTABLE>
   1420c:	2bf50b00 	blcs	ffd56e14 <__data_end_ram_ret__+0xdfc66e14>
   14210:	00098317 	andeq	r8, r9, r7, lsl r3
   14214:	93101d00 	tstls	r0, #0, 26
   14218:	f60b0000 			; <UNDEFINED> instruction: 0xf60b0000
   1421c:	ab5d222b 	blge	175cad0 <__ram_ret_data_start+0x1759240>
   14220:	1c000000 	stcne	0, cr0, [r0], {-0}
   14224:	2bf90b04 	blcs	ffe56e3c <__data_end_ram_ret__+0xdfd66e3c>
   14228:	01182d05 	tsteq	r8, r5, lsl #26
   1422c:	40941d00 	addsmi	r1, r4, r0, lsl #26
   14230:	fb0b0000 	blx	2d423a <__ram_ret_data_start+0x2d09aa>
   14234:	0983172b 	stmibeq	r3, {r0, r1, r3, r5, r8, r9, sl, ip}
   14238:	8f1d0000 	svchi	0x001d0000
   1423c:	0b00005a 	bleq	143ac <__ram_ret_data_start+0x10b1c>
   14240:	41212bfc 	strdmi	r2, [r1, -ip]!
   14244:	000000ac 	andeq	r0, r0, ip, lsr #1
   14248:	fe0b041c 	mcr2	4, 0, r0, cr11, cr12, {0}
   1424c:	1852052b 	ldmdane	r2, {r0, r1, r3, r5, r8, sl}^
   14250:	e91d0001 	ldmdb	sp, {r0}
   14254:	0b00009f 	bleq	144d8 <__ram_ret_data_start+0x10c48>
   14258:	83172c00 	tsthi	r7, #0, 24
   1425c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14260:	0000737c 	andeq	r7, r0, ip, ror r3
   14264:	242c010b 	strtcs	r0, [ip], #-267	; 0xfffffef5
   14268:	0000ad25 	andeq	sl, r0, r5, lsr #26
   1426c:	0b041c00 	bleq	11b274 <__ram_ret_data_start+0x1179e4>
   14270:	77052c03 	strvc	r2, [r5, -r3, lsl #24]
   14274:	1d000118 	stfnes	f0, [r0, #-96]	; 0xffffffa0
   14278:	000025ac 	andeq	r2, r0, ip, lsr #11
   1427c:	172c050b 	strne	r0, [ip, -fp, lsl #10]!
   14280:	00000983 	andeq	r0, r0, r3, lsl #19
   14284:	00a75f1d 	adceq	r5, r7, sp, lsl pc
   14288:	2c060b00 			; <UNDEFINED> instruction: 0x2c060b00
   1428c:	00ad8122 	adceq	r8, sp, r2, lsr #2
   14290:	041c0000 	ldreq	r0, [ip], #-0
   14294:	052c0a0b 	streq	r0, [ip, #-2571]!	; 0xfffff5f5
   14298:	0001189c 	muleq	r1, ip, r8
   1429c:	0048061d 	subeq	r0, r8, sp, lsl r6
   142a0:	2c0c0b00 			; <UNDEFINED> instruction: 0x2c0c0b00
   142a4:	00098317 	andeq	r8, r9, r7, lsl r3
   142a8:	24611d00 	strbtcs	r1, [r1], #-3328	; 0xfffff300
   142ac:	0d0b0000 	stceq	0, cr0, [fp, #-0]
   142b0:	ab5d222c 	blge	175cb68 <__ram_ret_data_start+0x17592d8>
   142b4:	1c000000 	stcne	0, cr0, [r0], {-0}
   142b8:	2c100b04 			; <UNDEFINED> instruction: 0x2c100b04
   142bc:	0118c105 	tsteq	r8, r5, lsl #2
   142c0:	409b1d00 	addsmi	r1, fp, r0, lsl #26
   142c4:	120b0000 	andne	r0, fp, #0
   142c8:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   142cc:	451d0000 	ldrmi	r0, [sp, #-0]
   142d0:	0b000085 	bleq	144ec <__ram_ret_data_start+0x10c5c>
   142d4:	41212c13 			; <UNDEFINED> instruction: 0x41212c13
   142d8:	000000ac 	andeq	r0, r0, ip, lsr #1
   142dc:	150b041c 	strne	r0, [fp, #-1052]	; 0xfffffbe4
   142e0:	18e6052c 	stmiane	r6!, {r2, r3, r5, r8, sl}^
   142e4:	f31d0001 	vhadd.u16	d0, d13, d1
   142e8:	0b00009f 	bleq	1456c <__ram_ret_data_start+0x10cdc>
   142ec:	83172c17 	tsthi	r7, #5888	; 0x1700
   142f0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   142f4:	00007e95 	muleq	r0, r5, lr
   142f8:	242c180b 	strtcs	r1, [ip], #-2059	; 0xfffff7f5
   142fc:	0000ad25 	andeq	sl, r0, r5, lsr #26
   14300:	0b041c00 	bleq	11b308 <__ram_ret_data_start+0x117a78>
   14304:	0b052c1a 	bleq	15f374 <__ram_ret_data_start+0x15bae4>
   14308:	1d000119 	stfnes	f0, [r0, #-100]	; 0xffffff9c
   1430c:	000025b4 			; <UNDEFINED> instruction: 0x000025b4
   14310:	172c1c0b 	strne	r1, [ip, -fp, lsl #24]!
   14314:	00000983 	andeq	r0, r0, r3, lsl #19
   14318:	0085311d 	addeq	r3, r5, sp, lsl r1
   1431c:	2c1d0b00 			; <UNDEFINED> instruction: 0x2c1d0b00
   14320:	00ad8122 	adceq	r8, sp, r2, lsr #2
   14324:	041c0000 	ldreq	r0, [ip], #-0
   14328:	052c210b 	streq	r2, [ip, #-267]!	; 0xfffffef5
   1432c:	00011930 	andeq	r1, r1, r0, lsr r9
   14330:	00480e1d 	subeq	r0, r8, sp, lsl lr
   14334:	2c230b00 			; <UNDEFINED> instruction: 0x2c230b00
   14338:	00098317 	andeq	r8, r9, r7, lsl r3
   1433c:	4e1c1d00 	cdpmi	13, 1, cr1, cr12, cr0, {0}
   14340:	240b0000 	strcs	r0, [fp], #-0
   14344:	ab5d222c 	blge	175cbfc <__ram_ret_data_start+0x175936c>
   14348:	1c000000 	stcne	0, cr0, [r0], {-0}
   1434c:	2c270b04 			; <UNDEFINED> instruction: 0x2c270b04
   14350:	01195505 	tsteq	r9, r5, lsl #10
   14354:	40a21d00 	adcmi	r1, r2, r0, lsl #26
   14358:	290b0000 	stmdbcs	fp, {}	; <UNPREDICTABLE>
   1435c:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   14360:	bb1d0000 	bllt	754368 <__ram_ret_data_start+0x750ad8>
   14364:	0b000017 	bleq	143c8 <__ram_ret_data_start+0x10b38>
   14368:	41212c2a 			; <UNDEFINED> instruction: 0x41212c2a
   1436c:	000000ac 	andeq	r0, r0, ip, lsr #1
   14370:	2c0b041c 	cfstrscs	mvf0, [fp], {28}
   14374:	197a052c 	ldmdbne	sl!, {r2, r3, r5, r8, sl}^
   14378:	fd1d0001 	ldc2	0, cr0, [sp, #-4]
   1437c:	0b00009f 	bleq	14600 <__ram_ret_data_start+0x10d70>
   14380:	83172c2e 	tsthi	r7, #11776	; 0x2e00
   14384:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14388:	00002e94 	muleq	r0, r4, lr
   1438c:	242c2f0b 	strtcs	r2, [ip], #-3851	; 0xfffff0f5
   14390:	0000ad25 	andeq	sl, r0, r5, lsr #26
   14394:	0b041c00 	bleq	11b39c <__ram_ret_data_start+0x117b0c>
   14398:	9f052c31 	svcls	0x00052c31
   1439c:	1d000119 	stfnes	f0, [r0, #-100]	; 0xffffff9c
   143a0:	000025bc 			; <UNDEFINED> instruction: 0x000025bc
   143a4:	172c330b 	strne	r3, [ip, -fp, lsl #6]!
   143a8:	00000983 	andeq	r0, r0, r3, lsl #19
   143ac:	00178c1d 	andseq	r8, r7, sp, lsl ip
   143b0:	2c340b00 			; <UNDEFINED> instruction: 0x2c340b00
   143b4:	00ad8122 	adceq	r8, sp, r2, lsr #2
   143b8:	041c0000 	ldreq	r0, [ip], #-0
   143bc:	052c380b 	streq	r3, [ip, #-2059]!	; 0xfffff7f5
   143c0:	000119c4 	andeq	r1, r1, r4, asr #19
   143c4:	0048161d 	subeq	r1, r8, sp, lsl r6
   143c8:	2c3a0b00 			; <UNDEFINED> instruction: 0x2c3a0b00
   143cc:	00098317 	andeq	r8, r9, r7, lsl r3
   143d0:	186c1d00 	stmdane	ip!, {r8, sl, fp, ip}^
   143d4:	3b0b0000 	blcc	2d43dc <__ram_ret_data_start+0x2d0b4c>
   143d8:	ab5d222c 	blge	175cc90 <__ram_ret_data_start+0x1759400>
   143dc:	1c000000 	stcne	0, cr0, [r0], {-0}
   143e0:	2c3e0b04 			; <UNDEFINED> instruction: 0x2c3e0b04
   143e4:	0119e905 	tsteq	r9, r5, lsl #18
   143e8:	40a91d00 	adcmi	r1, r9, r0, lsl #26
   143ec:	400b0000 	andmi	r0, fp, r0
   143f0:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   143f4:	061d0000 	ldreq	r0, [sp], -r0
   143f8:	0b000042 	bleq	14508 <__ram_ret_data_start+0x10c78>
   143fc:	41212c41 			; <UNDEFINED> instruction: 0x41212c41
   14400:	000000ac 	andeq	r0, r0, ip, lsr #1
   14404:	430b041c 	movwmi	r0, #46108	; 0xb41c
   14408:	1a0e052c 	bne	3958c0 <__ram_ret_data_start+0x392030>
   1440c:	071d0001 	ldreq	r0, [sp, -r1]
   14410:	0b0000a0 	bleq	14698 <__ram_ret_data_start+0x10e08>
   14414:	83172c45 	tsthi	r7, #17664	; 0x4500
   14418:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1441c:	0000569a 	muleq	r0, sl, r6
   14420:	242c460b 	strtcs	r4, [ip], #-1547	; 0xfffff9f5
   14424:	0000ad25 	andeq	sl, r0, r5, lsr #26
   14428:	0b041c00 	bleq	11b430 <__ram_ret_data_start+0x117ba0>
   1442c:	33052c48 	movwcc	r2, #23624	; 0x5c48
   14430:	1d00011a 	stfnes	f0, [r0, #-104]	; 0xffffff98
   14434:	000025c4 	andeq	r2, r0, r4, asr #11
   14438:	172c4a0b 	strne	r4, [ip, -fp, lsl #20]!
   1443c:	00000983 	andeq	r0, r0, r3, lsl #19
   14440:	00419e1d 	subeq	r9, r1, sp, lsl lr
   14444:	2c4b0b00 	mcrrcs	11, 0, r0, fp, cr0
   14448:	00ad8122 	adceq	r8, sp, r2, lsr #2
   1444c:	041c0000 	ldreq	r0, [ip], #-0
   14450:	052c4f0b 	streq	r4, [ip, #-3851]!	; 0xfffff0f5
   14454:	00011a58 	andeq	r1, r1, r8, asr sl
   14458:	0041ee1d 	subeq	lr, r1, sp, lsl lr
   1445c:	2c510b00 	mrrccs	11, 0, r0, r1, cr0
   14460:	00098317 	andeq	r8, r9, r7, lsl r3
   14464:	a2781d00 	rsbsge	r1, r8, #0, 26
   14468:	520b0000 	andpl	r0, fp, #0
   1446c:	ab5d222c 	blge	175cd24 <__ram_ret_data_start+0x1759494>
   14470:	1c000000 	stcne	0, cr0, [r0], {-0}
   14474:	2c550b04 	mrrccs	11, 0, r0, r5, cr4
   14478:	011a7d05 	tsteq	sl, r5, lsl #26
   1447c:	40b01d00 	adcsmi	r1, r0, r0, lsl #26
   14480:	570b0000 	strpl	r0, [fp, -r0]
   14484:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   14488:	a61d0000 	ldrge	r0, [sp], -r0
   1448c:	0b000069 	bleq	14638 <__ram_ret_data_start+0x10da8>
   14490:	41212c58 			; <UNDEFINED> instruction: 0x41212c58
   14494:	000000ac 	andeq	r0, r0, ip, lsr #1
   14498:	5a0b041c 	bpl	2d5510 <__ram_ret_data_start+0x2d1c80>
   1449c:	1aa2052c 	bne	fe895954 <__data_end_ram_ret__+0xde7a5954>
   144a0:	111d0001 	tstne	sp, r1
   144a4:	0b0000a0 	bleq	1472c <__ram_ret_data_start+0x10e9c>
   144a8:	83172c5c 	tsthi	r7, #92, 24	; 0x5c00
   144ac:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   144b0:	0000824d 	andeq	r8, r0, sp, asr #4
   144b4:	242c5d0b 	strtcs	r5, [ip], #-3339	; 0xfffff2f5
   144b8:	0000ad25 	andeq	sl, r0, r5, lsr #26
   144bc:	0b041c00 	bleq	11b4c4 <__ram_ret_data_start+0x117c34>
   144c0:	c7052c5f 	smlsdgt	r5, pc, ip, r2	; <UNPREDICTABLE>
   144c4:	1d00011a 	stfnes	f0, [r0, #-104]	; 0xffffff98
   144c8:	000025cc 	andeq	r2, r0, ip, asr #11
   144cc:	172c610b 	strne	r6, [ip, -fp, lsl #2]!
   144d0:	00000983 	andeq	r0, r0, r3, lsl #19
   144d4:	002b441d 	eoreq	r4, fp, sp, lsl r4
   144d8:	2c620b00 			; <UNDEFINED> instruction: 0x2c620b00
   144dc:	00ad8122 	adceq	r8, sp, r2, lsr #2
   144e0:	041c0000 	ldreq	r0, [ip], #-0
   144e4:	052c660b 	streq	r6, [ip, #-1547]!	; 0xfffff9f5
   144e8:	00011aec 	andeq	r1, r1, ip, ror #21
   144ec:	0041f61d 	subeq	pc, r1, sp, lsl r6	; <UNPREDICTABLE>
   144f0:	2c680b00 			; <UNDEFINED> instruction: 0x2c680b00
   144f4:	00098317 	andeq	r8, r9, r7, lsl r3
   144f8:	337c1d00 	cmncc	ip, #0, 26
   144fc:	690b0000 	stmdbvs	fp, {}	; <UNPREDICTABLE>
   14500:	ab5d222c 	blge	175cdb8 <__ram_ret_data_start+0x1759528>
   14504:	1c000000 	stcne	0, cr0, [r0], {-0}
   14508:	2c6c0b04 			; <UNDEFINED> instruction: 0x2c6c0b04
   1450c:	011b1105 	tsteq	fp, r5, lsl #2
   14510:	2a121d00 	bcs	49b918 <__ram_ret_data_start+0x498088>
   14514:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
   14518:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   1451c:	5b1d0000 	blpl	754524 <__ram_ret_data_start+0x750c94>
   14520:	0b000096 	bleq	14780 <__ram_ret_data_start+0x10ef0>
   14524:	41212c6f 			; <UNDEFINED> instruction: 0x41212c6f
   14528:	000000ac 	andeq	r0, r0, ip, lsr #1
   1452c:	710b041c 	tstvc	fp, ip, lsl r4
   14530:	1b36052c 	blne	d959e8 <__ram_ret_data_start+0xd92158>
   14534:	1b1d0001 	blne	754540 <__ram_ret_data_start+0x750cb0>
   14538:	0b0000a0 	bleq	147c0 <__ram_ret_data_start+0x10f30>
   1453c:	83172c73 	tsthi	r7, #29440	; 0x7300
   14540:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14544:	00009bdb 	ldrdeq	r9, [r0], -fp
   14548:	242c740b 	strtcs	r7, [ip], #-1035	; 0xfffffbf5
   1454c:	0000ad25 	andeq	sl, r0, r5, lsr #26
   14550:	0b041c00 	bleq	11b558 <__ram_ret_data_start+0x117cc8>
   14554:	5b052c76 	blpl	15f734 <__ram_ret_data_start+0x15bea4>
   14558:	1d00011b 	stfnes	f0, [r0, #-108]	; 0xffffff94
   1455c:	000025d4 	ldrdeq	r2, [r0], -r4
   14560:	172c780b 	strne	r7, [ip, -fp, lsl #16]!
   14564:	00000983 	andeq	r0, r0, r3, lsl #19
   14568:	0093ef1d 	addseq	lr, r3, sp, lsl pc
   1456c:	2c790b00 			; <UNDEFINED> instruction: 0x2c790b00
   14570:	00ad8122 	adceq	r8, sp, r2, lsr #2
   14574:	041c0000 	ldreq	r0, [ip], #-0
   14578:	052c7d0b 	streq	r7, [ip, #-3339]!	; 0xfffff2f5
   1457c:	00011b80 	andeq	r1, r1, r0, lsl #23
   14580:	0048341d 	subeq	r3, r8, sp, lsl r4
   14584:	2c7f0b00 			; <UNDEFINED> instruction: 0x2c7f0b00
   14588:	00098317 	andeq	r8, r9, r7, lsl r3
   1458c:	5bfa1d00 	blpl	ffe9b994 <__data_end_ram_ret__+0xdfdab994>
   14590:	800b0000 	andhi	r0, fp, r0
   14594:	ab5d222c 	blge	175ce4c <__ram_ret_data_start+0x17595bc>
   14598:	1c000000 	stcne	0, cr0, [r0], {-0}
   1459c:	2c830b04 	vstmiacs	r3, {d0-d1}
   145a0:	011ba505 	tsteq	fp, r5, lsl #10
   145a4:	40be1d00 	adcsmi	r1, lr, r0, lsl #26
   145a8:	850b0000 	strhi	r0, [fp, #-0]
   145ac:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   145b0:	351d0000 	ldrcc	r0, [sp, #-0]
   145b4:	0b000025 	bleq	14650 <__ram_ret_data_start+0x10dc0>
   145b8:	41212c86 	smlawbmi	r1, r6, ip, r2
   145bc:	000000ac 	andeq	r0, r0, ip, lsr #1
   145c0:	880b041c 	stmdahi	fp, {r2, r3, r4, sl}
   145c4:	1bca052c 	blne	ff295a7c <__data_end_ram_ret__+0xdf1a5a7c>
   145c8:	251d0001 	ldrcs	r0, [sp, #-1]
   145cc:	0b0000a0 	bleq	14854 <__ram_ret_data_start+0x10fc4>
   145d0:	83172c8a 	tsthi	r7, #35328	; 0x8a00
   145d4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   145d8:	00005517 	andeq	r5, r0, r7, lsl r5
   145dc:	242c8b0b 	strtcs	r8, [ip], #-2827	; 0xfffff4f5
   145e0:	0000ad25 	andeq	sl, r0, r5, lsr #26
   145e4:	0b041c00 	bleq	11b5ec <__ram_ret_data_start+0x117d5c>
   145e8:	ef052c8d 	svc	0x00052c8d
   145ec:	1d00011b 	stfnes	f0, [r0, #-108]	; 0xffffff94
   145f0:	000025dc 	ldrdeq	r2, [r0], -ip
   145f4:	172c8f0b 	strne	r8, [ip, -fp, lsl #30]!
   145f8:	00000983 	andeq	r0, r0, r3, lsl #19
   145fc:	0025041d 	eoreq	r0, r5, sp, lsl r4
   14600:	2c900b00 	vldmiacs	r0, {d0-d-1}
   14604:	00ad8122 	adceq	r8, sp, r2, lsr #2
   14608:	041c0000 	ldreq	r0, [ip], #-0
   1460c:	052c940b 	streq	r9, [ip, #-1035]!	; 0xfffffbf5
   14610:	00011c14 	andeq	r1, r1, r4, lsl ip
   14614:	0041fe1d 	subeq	pc, r1, sp, lsl lr	; <UNPREDICTABLE>
   14618:	2c960b00 	vldmiacs	r6, {d0-d-1}
   1461c:	00098317 	andeq	r8, r9, r7, lsl r3
   14620:	86531d00 	ldrbhi	r1, [r3], -r0, lsl #26
   14624:	970b0000 	strls	r0, [fp, -r0]
   14628:	ab5d222c 	blge	175cee0 <__ram_ret_data_start+0x1759650>
   1462c:	1c000000 	stcne	0, cr0, [r0], {-0}
   14630:	2c9a0b04 	vldmiacs	sl, {d0-d1}
   14634:	011c3905 	tsteq	ip, r5, lsl #18
   14638:	40c51d00 	sbcmi	r1, r5, r0, lsl #26
   1463c:	9c0b0000 	stcls	0, cr0, [fp], {-0}
   14640:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   14644:	091d0000 	ldmdbeq	sp, {}	; <UNPREDICTABLE>
   14648:	0b00004f 	bleq	1478c <__ram_ret_data_start+0x10efc>
   1464c:	41212c9d 			; <UNDEFINED> instruction: 0x41212c9d
   14650:	000000ac 	andeq	r0, r0, ip, lsr #1
   14654:	9f0b041c 	svcls	0x000b041c
   14658:	1c5e052c 	cfldr64ne	mvdx0, [lr], {44}	; 0x2c
   1465c:	2f1d0001 	svccs	0x001d0001
   14660:	0b0000a0 	bleq	148e8 <__ram_ret_data_start+0x11058>
   14664:	83172ca1 	tsthi	r7, #41216	; 0xa100
   14668:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1466c:	00006650 	andeq	r6, r0, r0, asr r6
   14670:	242ca20b 	strtcs	sl, [ip], #-523	; 0xfffffdf5
   14674:	0000ad25 	andeq	sl, r0, r5, lsr #26
   14678:	0b041c00 	bleq	11b680 <__ram_ret_data_start+0x117df0>
   1467c:	83052ca4 	movwhi	r2, #23716	; 0x5ca4
   14680:	1d00011c 	stfnes	f0, [r0, #-112]	; 0xffffff90
   14684:	000082bd 			; <UNDEFINED> instruction: 0x000082bd
   14688:	172ca60b 	strne	sl, [ip, -fp, lsl #12]!
   1468c:	00000983 	andeq	r0, r0, r3, lsl #19
   14690:	004ecc1d 	subeq	ip, lr, sp, lsl ip
   14694:	2ca70b00 	vstmiacs	r7!, {d0-d-1}
   14698:	00ad8122 	adceq	r8, sp, r2, lsr #2
   1469c:	041c0000 	ldreq	r0, [ip], #-0
   146a0:	052cab0b 	streq	sl, [ip, #-2827]!	; 0xfffff4f5
   146a4:	00011ca8 	andeq	r1, r1, r8, lsr #25
   146a8:	00484b1d 	subeq	r4, r8, sp, lsl fp
   146ac:	2cad0b00 	vstmiacs	sp!, {d0-d-1}
   146b0:	00098317 	andeq	r8, r9, r7, lsl r3
   146b4:	18901d00 	ldmne	r0, {r8, sl, fp, ip}
   146b8:	ae0b0000 	cdpge	0, 0, cr0, cr11, cr0, {0}
   146bc:	ab5d222c 	blge	175cf74 <__ram_ret_data_start+0x17596e4>
   146c0:	1c000000 	stcne	0, cr0, [r0], {-0}
   146c4:	2cb10b04 	vldmiacs	r1!, {d0-d1}
   146c8:	011ccd05 	tsteq	ip, r5, lsl #26
   146cc:	2a191d00 	bcs	65bad4 <__ram_ret_data_start+0x658244>
   146d0:	b30b0000 	movwlt	r0, #45056	; 0xb000
   146d4:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   146d8:	fc1d0000 	ldc2	0, cr0, [sp], {-0}
   146dc:	0b000078 	bleq	148c4 <__ram_ret_data_start+0x11034>
   146e0:	41212cb4 			; <UNDEFINED> instruction: 0x41212cb4
   146e4:	000000ac 	andeq	r0, r0, ip, lsr #1
   146e8:	b60b041c 			; <UNDEFINED> instruction: 0xb60b041c
   146ec:	1cf2052c 	cfldr64ne	mvdx0, [r2], #176	; 0xb0
   146f0:	391d0001 	ldmdbcc	sp, {r0}
   146f4:	0b0000a0 	bleq	1497c <__ram_ret_data_start+0x110ec>
   146f8:	83172cb8 	tsthi	r7, #184, 24	; 0xb800
   146fc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14700:	00009047 	andeq	r9, r0, r7, asr #32
   14704:	242cb90b 	strtcs	fp, [ip], #-2315	; 0xfffff6f5
   14708:	0000ad25 	andeq	sl, r0, r5, lsr #26
   1470c:	0b041c00 	bleq	11b714 <__ram_ret_data_start+0x117e84>
   14710:	17052cbb 			; <UNDEFINED> instruction: 0x17052cbb
   14714:	1d00011d 	stfnes	f0, [r0, #-116]	; 0xffffff8c
   14718:	000025ed 	andeq	r2, r0, sp, ror #11
   1471c:	172cbd0b 	strne	fp, [ip, -fp, lsl #26]!
   14720:	00000983 	andeq	r0, r0, r3, lsl #19
   14724:	0078971d 	rsbseq	r9, r8, sp, lsl r7
   14728:	2cbe0b00 	vldmiacs	lr!, {d0-d-1}
   1472c:	00ad8122 	adceq	r8, sp, r2, lsr #2
   14730:	041c0000 	ldreq	r0, [ip], #-0
   14734:	052cc20b 	streq	ip, [ip, #-523]!	; 0xfffffdf5
   14738:	00011d3c 	andeq	r1, r1, ip, lsr sp
   1473c:	00567f1d 	subseq	r7, r6, sp, lsl pc
   14740:	2cc40b00 	vstmiacs	r4, {d16-d15}
   14744:	00098317 	andeq	r8, r9, r7, lsl r3
   14748:	64561d00 	ldrbvs	r1, [r6], #-3328	; 0xfffff300
   1474c:	c50b0000 	strgt	r0, [fp, #-0]
   14750:	ab5d222c 	blge	175d008 <__ram_ret_data_start+0x1759778>
   14754:	1c000000 	stcne	0, cr0, [r0], {-0}
   14758:	2cc80b04 	vstmiacs	r8, {d16-d17}
   1475c:	011d6105 	tsteq	sp, r5, lsl #2
   14760:	5d6d1d00 	stclpl	13, cr1, [sp, #-0]
   14764:	ca0b0000 	bgt	2d476c <__ram_ret_data_start+0x2d0edc>
   14768:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   1476c:	a31d0000 	tstge	sp, #0
   14770:	0b000044 	bleq	14888 <__ram_ret_data_start+0x10ff8>
   14774:	41212ccb 	smlawtmi	r1, fp, ip, r2
   14778:	000000ac 	andeq	r0, r0, ip, lsr #1
   1477c:	cd0b041c 	cfstrsgt	mvf0, [fp, #-112]	; 0xffffff90
   14780:	1d86052c 	cfstr32ne	mvfx0, [r6, #176]	; 0xb0
   14784:	681d0001 	ldmdavs	sp, {r0}
   14788:	0b00007e 	bleq	14988 <__ram_ret_data_start+0x110f8>
   1478c:	83172ccf 	tsthi	r7, #52992	; 0xcf00
   14790:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14794:	00004d7a 	andeq	r4, r0, sl, ror sp
   14798:	242cd00b 	strtcs	sp, [ip], #-11
   1479c:	0000ad25 	andeq	sl, r0, r5, lsr #26
   147a0:	0b041c00 	bleq	11b7a8 <__ram_ret_data_start+0x117f18>
   147a4:	ab052cd2 	blge	15faf4 <__ram_ret_data_start+0x15c264>
   147a8:	1d00011d 	stfnes	f0, [r0, #-116]	; 0xffffff8c
   147ac:	0000491c 	andeq	r4, r0, ip, lsl r9
   147b0:	172cd40b 	strne	sp, [ip, -fp, lsl #8]!
   147b4:	00000983 	andeq	r0, r0, r3, lsl #19
   147b8:	0040d11d 	subeq	sp, r0, sp, lsl r1
   147bc:	2cd50b00 	vldmiacs	r5, {d16-d15}
   147c0:	00ad8122 	adceq	r8, sp, r2, lsr #2
   147c4:	041c0000 	ldreq	r0, [ip], #-0
   147c8:	052cd90b 	streq	sp, [ip, #-2315]!	; 0xfffff6f5
   147cc:	00011dd0 	ldrdeq	r1, [r1], -r0
   147d0:	0056881d 	subseq	r8, r6, sp, lsl r8
   147d4:	2cdb0b00 	vldmiacs	fp, {d16-d15}
   147d8:	00098317 	andeq	r8, r9, r7, lsl r3
   147dc:	8e031d00 	cdphi	13, 0, cr1, cr3, cr0, {0}
   147e0:	dc0b0000 	stcle	0, cr0, [fp], {-0}
   147e4:	ab5d222c 	blge	175d09c <__ram_ret_data_start+0x175980c>
   147e8:	1c000000 	stcne	0, cr0, [r0], {-0}
   147ec:	2cdf0b04 	vldmiacs	pc, {d16-d17}
   147f0:	011df505 	tsteq	sp, r5, lsl #10	; <UNPREDICTABLE>
   147f4:	5d751d00 	ldclpl	13, cr1, [r5, #-0]
   147f8:	e10b0000 	mrs	r0, (UNDEF: 11)
   147fc:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   14800:	291d0000 	ldmdbcs	sp, {}	; <UNPREDICTABLE>
   14804:	0b00006d 	bleq	149c0 <__ram_ret_data_start+0x11130>
   14808:	41212ce2 			; <UNDEFINED> instruction: 0x41212ce2
   1480c:	000000ac 	andeq	r0, r0, ip, lsr #1
   14810:	e40b041c 	str	r0, [fp], #-1052	; 0xfffffbe4
   14814:	1e1a052c 	cfmul64ne	mvdx0, mvdx10, mvdx12
   14818:	731d0001 	tstvc	sp, #1
   1481c:	0b00007e 	bleq	14a1c <__ram_ret_data_start+0x1118c>
   14820:	83172ce6 	tsthi	r7, #58880	; 0xe600
   14824:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14828:	0000a1bc 			; <UNDEFINED> instruction: 0x0000a1bc
   1482c:	242ce70b 	strtcs	lr, [ip], #-1803	; 0xfffff8f5
   14830:	0000ad25 	andeq	sl, r0, r5, lsr #26
   14834:	0b041c00 	bleq	11b83c <__ram_ret_data_start+0x117fac>
   14838:	3f052ce9 	svccc	0x00052ce9
   1483c:	1d00011e 	stfnes	f0, [r0, #-120]	; 0xffffff88
   14840:	00004925 	andeq	r4, r0, r5, lsr #18
   14844:	172ceb0b 	strne	lr, [ip, -fp, lsl #22]!
   14848:	00000983 	andeq	r0, r0, r3, lsl #19
   1484c:	007a2f1d 	rsbseq	r2, sl, sp, lsl pc
   14850:	2cec0b00 	vstmiacs	ip!, {d16-d15}
   14854:	00ad8122 	adceq	r8, sp, r2, lsr #2
   14858:	041c0000 	ldreq	r0, [ip], #-0
   1485c:	052cf00b 	streq	pc, [ip, #-11]!
   14860:	00011e64 	andeq	r1, r1, r4, ror #28
   14864:	0017b61d 	andseq	fp, r7, sp, lsl r6
   14868:	2cf20b00 	vldmiacs	r2!, {d16-d15}
   1486c:	00098317 	andeq	r8, r9, r7, lsl r3
   14870:	5f321d00 	svcpl	0x00321d00
   14874:	f30b0000 	vhadd.u8	d0, d11, d0
   14878:	adff202c 	ldclge	0, cr2, [pc, #176]!	; 14930 <__ram_ret_data_start+0x110a0>
   1487c:	1c000000 	stcne	0, cr0, [r0], {-0}
   14880:	2cf50b04 	vldmiacs	r5!, {d16-d17}
   14884:	011e8905 	tsteq	lr, r5, lsl #18
   14888:	2c1a1d00 	ldccs	13, cr1, [sl], {-0}
   1488c:	f70b0000 			; <UNDEFINED> instruction: 0xf70b0000
   14890:	0983172c 	stmibeq	r3, {r2, r3, r5, r8, r9, sl, ip}
   14894:	3f1d0000 	svccc	0x001d0000
   14898:	0b0000ad 	bleq	14b54 <__ram_ret_data_start+0x112c4>
   1489c:	d2202cf8 	eorle	r2, r0, #248, 24	; 0xf800
   148a0:	000000ae 	andeq	r0, r0, lr, lsr #1
   148a4:	fa0b041c 	blx	2d591c <__ram_ret_data_start+0x2d208c>
   148a8:	1eae052c 	cdpne	5, 10, cr0, cr14, cr12, {1}
   148ac:	b71d0001 	ldrlt	r0, [sp, -r1]
   148b0:	0b000058 	bleq	14a18 <__ram_ret_data_start+0x11188>
   148b4:	83172cfc 	tsthi	r7, #252, 24	; 0xfc00
   148b8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   148bc:	00004a88 	andeq	r4, r0, r8, lsl #21
   148c0:	202cfd0b 	eorcs	pc, ip, fp, lsl #26
   148c4:	0000af50 	andeq	sl, r0, r0, asr pc
   148c8:	0b041c00 	bleq	11b8d0 <__ram_ret_data_start+0x118040>
   148cc:	d3052d00 	movwle	r2, #23808	; 0x5d00
   148d0:	1d00011e 	stfnes	f0, [r0, #-120]	; 0xffffff88
   148d4:	00002e0a 	andeq	r2, r0, sl, lsl #28
   148d8:	172d020b 	strne	r0, [sp, -fp, lsl #4]!
   148dc:	00000983 	andeq	r0, r0, r3, lsl #19
   148e0:	002eac1d 	eoreq	sl, lr, sp, lsl ip
   148e4:	2d030b00 	vstrcs	d0, [r3, #-0]
   148e8:	00aff023 	adceq	pc, pc, r3, lsr #32
   148ec:	041c0000 	ldreq	r0, [ip], #-0
   148f0:	052d050b 	streq	r0, [sp, #-1291]!	; 0xfffffaf5
   148f4:	00011ef8 	strdeq	r1, [r1], -r8
   148f8:	004cfd1d 	subeq	pc, ip, sp, lsl sp	; <UNPREDICTABLE>
   148fc:	2d070b00 	vstrcs	d0, [r7, #-0]
   14900:	00098317 	andeq	r8, r9, r7, lsl r3
   14904:	492e1d00 	stmdbmi	lr!, {r8, sl, fp, ip}
   14908:	080b0000 	stmdaeq	fp, {}	; <UNPREDICTABLE>
   1490c:	b06e232d 	rsblt	r2, lr, sp, lsr #6
   14910:	1c000000 	stcne	0, cr0, [r0], {-0}
   14914:	2d0a0b04 	vstrcs	d0, [sl, #-16]
   14918:	011f1d05 	tsteq	pc, r5, lsl #26
   1491c:	89471d00 	stmdbhi	r7, {r8, sl, fp, ip}^
   14920:	0c0b0000 	stceq	0, cr0, [fp], {-0}
   14924:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14928:	921d0000 	andsls	r0, sp, #0
   1492c:	0b000066 	bleq	14acc <__ram_ret_data_start+0x1123c>
   14930:	ca212d0d 	bgt	85fd6c <__ram_ret_data_start+0x85c4dc>
   14934:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   14938:	0f0b041c 	svceq	0x000b041c
   1493c:	1f42052d 	svcne	0x0042052d
   14940:	631d0001 	tstvs	sp, #1
   14944:	0b000018 	bleq	149ac <__ram_ret_data_start+0x1111c>
   14948:	83172d11 	tsthi	r7, #1088	; 0x440
   1494c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14950:	00004e3d 	andeq	r4, r0, sp, lsr lr
   14954:	242d120b 	strtcs	r1, [sp], #-523	; 0xfffffdf5
   14958:	0000b126 	andeq	fp, r0, r6, lsr #2
   1495c:	0b041c00 	bleq	11b964 <__ram_ret_data_start+0x1180d4>
   14960:	67052d15 	smladvs	r5, r5, sp, r2
   14964:	1d00011f 	stfnes	f0, [r0, #-124]	; 0xffffff84
   14968:	00002de7 	andeq	r2, r0, r7, ror #27
   1496c:	172d170b 	strne	r1, [sp, -fp, lsl #14]!
   14970:	00000983 	andeq	r0, r0, r3, lsl #19
   14974:	0067ea1d 	rsbeq	lr, r7, sp, lsl sl
   14978:	2d180b00 	vldrcs	d0, [r8, #-0]
   1497c:	00b16026 	adcseq	r6, r1, r6, lsr #32
   14980:	041c0000 	ldreq	r0, [ip], #-0
   14984:	052d1b0b 	streq	r1, [sp, #-2827]!	; 0xfffff4f5
   14988:	00011f8c 	andeq	r1, r1, ip, lsl #31
   1498c:	0097881d 	addseq	r8, r7, sp, lsl r8
   14990:	2d1d0b00 	vldrcs	d0, [sp, #-0]
   14994:	00098317 	andeq	r8, r9, r7, lsl r3
   14998:	63dd1d00 	bicsvs	r1, sp, #0, 26
   1499c:	1e0b0000 	cdpne	0, 0, cr0, cr11, cr0, {0}
   149a0:	b266242d 	rsblt	r2, r6, #754974720	; 0x2d000000
   149a4:	1c000000 	stcne	0, cr0, [r0], {-0}
   149a8:	2d210b04 	vstmdbcs	r1!, {d0-d1}
   149ac:	011fb105 	tsteq	pc, r5, lsl #2
   149b0:	52fb1d00 	rscspl	r1, fp, #0, 26
   149b4:	230b0000 	movwcs	r0, #45056	; 0xb000
   149b8:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   149bc:	ff1d0000 			; <UNDEFINED> instruction: 0xff1d0000
   149c0:	0b000070 	bleq	14b88 <__ram_ret_data_start+0x112f8>
   149c4:	17242d24 	strne	r2, [r4, -r4, lsr #26]!
   149c8:	000000b3 	strheq	r0, [r0], -r3
   149cc:	270b041c 	smladcs	fp, ip, r4, r0
   149d0:	1fd6052d 	svcne	0x00d6052d
   149d4:	d21d0001 	andsle	r0, sp, #1
   149d8:	0b000066 	bleq	14b78 <__ram_ret_data_start+0x112e8>
   149dc:	83172d29 	tsthi	r7, #2624	; 0xa40
   149e0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   149e4:	0000a485 	andeq	sl, r0, r5, lsl #9
   149e8:	252d2a0b 	strcs	r2, [sp, #-2571]!	; 0xfffff5f5
   149ec:	0000b373 	andeq	fp, r0, r3, ror r3
   149f0:	0b041c00 	bleq	11b9f8 <__ram_ret_data_start+0x118168>
   149f4:	fb052d2d 	blx	15feb2 <__ram_ret_data_start+0x15c622>
   149f8:	1d00011f 	stfnes	f0, [r0, #-124]	; 0xffffff84
   149fc:	00006390 	muleq	r0, r0, r3
   14a00:	172d2f0b 	strne	r2, [sp, -fp, lsl #30]!
   14a04:	00000983 	andeq	r0, r0, r3, lsl #19
   14a08:	0064191d 	rsbeq	r1, r4, sp, lsl r9
   14a0c:	2d300b00 	vldmdbcs	r0!, {d0-d-1}
   14a10:	00b3ad24 	adcseq	sl, r3, r4, lsr #26
   14a14:	041c0000 	ldreq	r0, [ip], #-0
   14a18:	052d330b 	streq	r3, [sp, #-779]!	; 0xfffffcf5
   14a1c:	00012020 	andeq	r2, r1, r0, lsr #32
   14a20:	0097911d 	addseq	r9, r7, sp, lsl r1
   14a24:	2d350b00 	vldmdbcs	r5!, {d0-d-1}
   14a28:	00098317 	andeq	r8, r9, r7, lsl r3
   14a2c:	8d521d00 	ldclhi	13, cr1, [r2, #-0]
   14a30:	360b0000 	strcc	r0, [fp], -r0
   14a34:	b4c4232d 	strblt	r2, [r4], #813	; 0x32d
   14a38:	1c000000 	stcne	0, cr0, [r0], {-0}
   14a3c:	2d390b04 	vldmdbcs	r9!, {d0-d1}
   14a40:	01204505 			; <UNDEFINED> instruction: 0x01204505
   14a44:	53041d00 	movwpl	r1, #19712	; 0x4d00
   14a48:	3b0b0000 	blcc	2d4a50 <__ram_ret_data_start+0x2d11c0>
   14a4c:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14a50:	1d1d0000 	ldcne	0, cr0, [sp, #-0]
   14a54:	0b00001c 	bleq	14acc <__ram_ret_data_start+0x1123c>
   14a58:	75232d3c 	strvc	r2, [r3, #-3388]!	; 0xfffff2c4
   14a5c:	000000b5 	strheq	r0, [r0], -r5
   14a60:	3f0b041c 	svccc	0x000b041c
   14a64:	206a052d 	rsbcs	r0, sl, sp, lsr #10
   14a68:	1f1d0001 	svcne	0x001d0001
   14a6c:	0b00002b 	bleq	14b20 <__ram_ret_data_start+0x11290>
   14a70:	83172d41 	tsthi	r7, #4160	; 0x1040
   14a74:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14a78:	000035de 	ldrdeq	r3, [r0], -lr
   14a7c:	242d420b 	strtcs	r4, [sp], #-523	; 0xfffffdf5
   14a80:	0000b5d0 	ldrdeq	fp, [r0], -r0
   14a84:	0b041c00 	bleq	11ba8c <__ram_ret_data_start+0x1181fc>
   14a88:	8f052d45 	svchi	0x00052d45
   14a8c:	1d000120 	stfnes	f0, [r0, #-128]	; 0xffffff80
   14a90:	00006399 	muleq	r0, r9, r3
   14a94:	172d470b 	strne	r4, [sp, -fp, lsl #14]!
   14a98:	00000983 	andeq	r0, r0, r3, lsl #19
   14a9c:	008d821d 	addeq	r8, sp, sp, lsl r2
   14aa0:	2d480b00 	vstrcs	d16, [r8, #-0]
   14aa4:	00b60a23 	adcseq	r0, r6, r3, lsr #20
   14aa8:	041c0000 	ldreq	r0, [ip], #-0
   14aac:	052d4b0b 	streq	r4, [sp, #-2827]!	; 0xfffff4f5
   14ab0:	000120b4 	strheq	r2, [r1], -r4
   14ab4:	00979a1d 	addseq	r9, r7, sp, lsl sl
   14ab8:	2d4d0b00 	vstrcs	d16, [sp, #-0]
   14abc:	00098317 	andeq	r8, r9, r7, lsl r3
   14ac0:	1f8c1d00 	svcne	0x008c1d00
   14ac4:	4e0b0000 	cdpmi	0, 0, cr0, cr11, cr0, {0}
   14ac8:	b4c4232d 	strblt	r2, [r4], #813	; 0x32d
   14acc:	1c000000 	stcne	0, cr0, [r0], {-0}
   14ad0:	2d510b04 	vldrcs	d16, [r1, #-16]
   14ad4:	0120d905 			; <UNDEFINED> instruction: 0x0120d905
   14ad8:	530d1d00 	movwpl	r1, #56576	; 0xdd00
   14adc:	530b0000 	movwpl	r0, #45056	; 0xb000
   14ae0:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14ae4:	fb1d0000 	blx	754aee <__ram_ret_data_start+0x75125e>
   14ae8:	0b000098 	bleq	14d50 <__ram_ret_data_start+0x114c0>
   14aec:	75232d54 	strvc	r2, [r3, #-3412]!	; 0xfffff2ac
   14af0:	000000b5 	strheq	r0, [r0], -r5
   14af4:	570b041c 	smladpl	fp, ip, r4, r0
   14af8:	20fe052d 	rscscs	r0, lr, sp, lsr #10
   14afc:	e71d0001 	ldr	r0, [sp, -r1]
   14b00:	0b000066 	bleq	14ca0 <__ram_ret_data_start+0x11410>
   14b04:	83172d59 	tsthi	r7, #5696	; 0x1640
   14b08:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14b0c:	00005d93 	muleq	r0, r3, sp
   14b10:	242d5a0b 	strtcs	r5, [sp], #-2571	; 0xfffff5f5
   14b14:	0000b5d0 	ldrdeq	fp, [r0], -r0
   14b18:	0b041c00 	bleq	11bb20 <__ram_ret_data_start+0x118290>
   14b1c:	23052d5d 	movwcs	r2, #23901	; 0x5d5d
   14b20:	1d000121 	stfnes	f0, [r0, #-132]	; 0xffffff7c
   14b24:	000063a2 	andeq	r6, r0, r2, lsr #7
   14b28:	172d5f0b 	strne	r5, [sp, -fp, lsl #30]!
   14b2c:	00000983 	andeq	r0, r0, r3, lsl #19
   14b30:	001fa01d 	andseq	sl, pc, sp, lsl r0	; <UNPREDICTABLE>
   14b34:	2d600b00 	vstmdbcs	r0!, {d16-d15}
   14b38:	00b60a23 	adcseq	r0, r6, r3, lsr #20
   14b3c:	041c0000 	ldreq	r0, [ip], #-0
   14b40:	052d630b 	streq	r6, [sp, #-779]!	; 0xfffffcf5
   14b44:	00012148 	andeq	r2, r1, r8, asr #2
   14b48:	0097a31d 	addseq	sl, r7, sp, lsl r3
   14b4c:	2d650b00 	vstmdbcs	r5!, {d16-d15}
   14b50:	00098317 	andeq	r8, r9, r7, lsl r3
   14b54:	49bd1d00 	ldmibmi	sp!, {r8, sl, fp, ip}
   14b58:	660b0000 	strvs	r0, [fp], -r0
   14b5c:	b4c4232d 	strblt	r2, [r4], #813	; 0x32d
   14b60:	1c000000 	stcne	0, cr0, [r0], {-0}
   14b64:	2d690b04 	vstmdbcs	r9!, {d16-d17}
   14b68:	01216d05 			; <UNDEFINED> instruction: 0x01216d05
   14b6c:	53161d00 	tstpl	r6, #0, 26
   14b70:	6b0b0000 	blvs	2d4b78 <__ram_ret_data_start+0x2d12e8>
   14b74:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14b78:	ec1d0000 	ldc	0, cr0, [sp], {-0}
   14b7c:	0b000054 	bleq	14cd4 <__ram_ret_data_start+0x11444>
   14b80:	75232d6c 	strvc	r2, [r3, #-3436]!	; 0xfffff294
   14b84:	000000b5 	strheq	r0, [r0], -r5
   14b88:	6f0b041c 	svcvs	0x000b041c
   14b8c:	2192052d 	orrscs	r0, r2, sp, lsr #10
   14b90:	f11d0001 			; <UNDEFINED> instruction: 0xf11d0001
   14b94:	0b000066 	bleq	14d34 <__ram_ret_data_start+0x114a4>
   14b98:	83172d71 	tsthi	r7, #7232	; 0x1c40
   14b9c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14ba0:	00001e2a 	andeq	r1, r0, sl, lsr #28
   14ba4:	242d720b 	strtcs	r7, [sp], #-523	; 0xfffffdf5
   14ba8:	0000b5d0 	ldrdeq	fp, [r0], -r0
   14bac:	0b041c00 	bleq	11bbb4 <__ram_ret_data_start+0x118324>
   14bb0:	b7052d75 	smlsdxlt	r5, r5, sp, r2
   14bb4:	1d000121 	stfnes	f0, [r0, #-132]	; 0xffffff7c
   14bb8:	000063ab 	andeq	r6, r0, fp, lsr #7
   14bbc:	172d770b 	strne	r7, [sp, -fp, lsl #14]!
   14bc0:	00000983 	andeq	r0, r0, r3, lsl #19
   14bc4:	0049f71d 	subeq	pc, r9, sp, lsl r7	; <UNPREDICTABLE>
   14bc8:	2d780b00 	vldmdbcs	r8!, {d16-d15}
   14bcc:	00b60a23 	adcseq	r0, r6, r3, lsr #20
   14bd0:	041c0000 	ldreq	r0, [ip], #-0
   14bd4:	052d7b0b 	streq	r7, [sp, #-2827]!	; 0xfffff4f5
   14bd8:	000121dc 	ldrdeq	r2, [r1], -ip
   14bdc:	0097ac1d 	addseq	sl, r7, sp, lsl ip
   14be0:	2d7d0b00 	vldmdbcs	sp!, {d16-d15}
   14be4:	00098317 	andeq	r8, r9, r7, lsl r3
   14be8:	73341d00 	teqvc	r4, #0, 26
   14bec:	7e0b0000 	cdpvc	0, 0, cr0, cr11, cr0, {0}
   14bf0:	b4c4232d 	strblt	r2, [r4], #813	; 0x32d
   14bf4:	1c000000 	stcne	0, cr0, [r0], {-0}
   14bf8:	2d810b04 	vstrcs	d0, [r1, #16]
   14bfc:	01220105 			; <UNDEFINED> instruction: 0x01220105
   14c00:	531f1d00 	tstpl	pc, #0, 26
   14c04:	830b0000 	movwhi	r0, #45056	; 0xb000
   14c08:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14c0c:	271d0000 	ldrcs	r0, [sp, -r0]
   14c10:	0b000071 	bleq	14ddc <__ram_ret_data_start+0x1154c>
   14c14:	75232d84 	strvc	r2, [r3, #-3460]!	; 0xfffff27c
   14c18:	000000b5 	strheq	r0, [r0], -r5
   14c1c:	870b041c 	smladhi	fp, ip, r4, r0
   14c20:	2226052d 	eorcs	r0, r6, #188743680	; 0xb400000
   14c24:	fb1d0001 	blx	754c32 <__ram_ret_data_start+0x7513a2>
   14c28:	0b000066 	bleq	14dc8 <__ram_ret_data_start+0x11538>
   14c2c:	83172d89 	tsthi	r7, #8768	; 0x2240
   14c30:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14c34:	00003155 	andeq	r3, r0, r5, asr r1
   14c38:	242d8a0b 	strtcs	r8, [sp], #-2571	; 0xfffff5f5
   14c3c:	0000b5d0 	ldrdeq	fp, [r0], -r0
   14c40:	0b041c00 	bleq	11bc48 <__ram_ret_data_start+0x1183b8>
   14c44:	4b052d8d 	blmi	160280 <__ram_ret_data_start+0x15c9f0>
   14c48:	1d000122 	stfnes	f0, [r0, #-136]	; 0xffffff78
   14c4c:	000063b4 			; <UNDEFINED> instruction: 0x000063b4
   14c50:	172d8f0b 	strne	r8, [sp, -fp, lsl #30]!
   14c54:	00000983 	andeq	r0, r0, r3, lsl #19
   14c58:	0073651d 	rsbseq	r6, r3, sp, lsl r5
   14c5c:	2d900b00 	vldrcs	d0, [r0]
   14c60:	00b60a23 	adcseq	r0, r6, r3, lsr #20
   14c64:	041c0000 	ldreq	r0, [ip], #-0
   14c68:	052d930b 	streq	r9, [sp, #-779]!	; 0xfffffcf5
   14c6c:	00012270 	andeq	r2, r1, r0, ror r2
   14c70:	0097b51d 	addseq	fp, r7, sp, lsl r5
   14c74:	2d950b00 	vldrcs	d0, [r5]
   14c78:	00098317 	andeq	r8, r9, r7, lsl r3
   14c7c:	9d071d00 	stcls	13, cr1, [r7, #-0]
   14c80:	960b0000 	strls	r0, [fp], -r0
   14c84:	b4c4232d 	strblt	r2, [r4], #813	; 0x32d
   14c88:	1c000000 	stcne	0, cr0, [r0], {-0}
   14c8c:	2d990b04 	vldrcs	d0, [r9, #16]
   14c90:	01229505 			; <UNDEFINED> instruction: 0x01229505
   14c94:	53281d00 			; <UNDEFINED> instruction: 0x53281d00
   14c98:	9b0b0000 	blls	2d4ca0 <__ram_ret_data_start+0x2d1410>
   14c9c:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14ca0:	911d0000 	tstls	sp, r0
   14ca4:	0b0000aa 	bleq	14f54 <__ram_ret_data_start+0x116c4>
   14ca8:	75232d9c 	strvc	r2, [r3, #-3484]!	; 0xfffff264
   14cac:	000000b5 	strheq	r0, [r0], -r5
   14cb0:	9f0b041c 	svcls	0x000b041c
   14cb4:	22ba052d 	adcscs	r0, sl, #188743680	; 0xb400000
   14cb8:	051d0001 	ldreq	r0, [sp, #-1]
   14cbc:	0b000067 	bleq	14e60 <__ram_ret_data_start+0x115d0>
   14cc0:	83172da1 	tsthi	r7, #10304	; 0x2840
   14cc4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14cc8:	00004447 	andeq	r4, r0, r7, asr #8
   14ccc:	242da20b 	strtcs	sl, [sp], #-523	; 0xfffffdf5
   14cd0:	0000b5d0 	ldrdeq	fp, [r0], -r0
   14cd4:	0b041c00 	bleq	11bcdc <__ram_ret_data_start+0x11844c>
   14cd8:	df052da5 	svcle	0x00052da5
   14cdc:	1d000122 	stfnes	f0, [r0, #-136]	; 0xffffff78
   14ce0:	000063bd 			; <UNDEFINED> instruction: 0x000063bd
   14ce4:	172da70b 	strne	sl, [sp, -fp, lsl #14]!
   14ce8:	00000983 	andeq	r0, r0, r3, lsl #19
   14cec:	009d251d 	addseq	r2, sp, sp, lsl r5
   14cf0:	2da80b00 			; <UNDEFINED> instruction: 0x2da80b00
   14cf4:	00b60a23 	adcseq	r0, r6, r3, lsr #20
   14cf8:	041c0000 	ldreq	r0, [ip], #-0
   14cfc:	052dab0b 	streq	sl, [sp, #-2827]!	; 0xfffff4f5
   14d00:	00012304 	andeq	r2, r1, r4, lsl #6
   14d04:	0067f71d 	rsbeq	pc, r7, sp, lsl r7	; <UNPREDICTABLE>
   14d08:	2dad0b00 			; <UNDEFINED> instruction: 0x2dad0b00
   14d0c:	00098317 	andeq	r8, r9, r7, lsl r3
   14d10:	73f61d00 	mvnsvc	r1, #0, 26
   14d14:	ae0b0000 	cdpge	0, 0, cr0, cr11, cr0, {0}
   14d18:	b710242d 	ldrlt	r2, [r0, -sp, lsr #8]
   14d1c:	1c000000 	stcne	0, cr0, [r0], {-0}
   14d20:	2db10b04 			; <UNDEFINED> instruction: 0x2db10b04
   14d24:	01232905 			; <UNDEFINED> instruction: 0x01232905
   14d28:	1e4b1d00 	cdpne	13, 4, cr1, cr11, cr0, {0}
   14d2c:	b30b0000 	movwlt	r0, #45056	; 0xb000
   14d30:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14d34:	ed1d0000 	ldc	0, cr0, [sp, #-0]
   14d38:	0b00004d 	bleq	14e74 <__ram_ret_data_start+0x115e4>
   14d3c:	b0232db4 	strhtlt	r2, [r3], -r4
   14d40:	000000b7 	strheq	r0, [r0], -r7
   14d44:	b70b041c 	smladlt	fp, ip, r4, r0
   14d48:	234e052d 	movtcs	r0, #58669	; 0xe52d
   14d4c:	5a1d0001 	bpl	754d58 <__ram_ret_data_start+0x7514c8>
   14d50:	0b000094 	bleq	14fa8 <__ram_ret_data_start+0x11718>
   14d54:	83172db9 	tsthi	r7, #11840	; 0x2e40
   14d58:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14d5c:	0000782c 	andeq	r7, r0, ip, lsr #16
   14d60:	252dba0b 	strcs	fp, [sp, #-2571]!	; 0xfffff5f5
   14d64:	0000b82e 	andeq	fp, r0, lr, lsr #16
   14d68:	0b041c00 	bleq	11bd70 <__ram_ret_data_start+0x1184e0>
   14d6c:	73052dbe 	movwvc	r2, #23998	; 0x5dbe
   14d70:	1d000123 	stfnes	f0, [r0, #-140]	; 0xffffff74
   14d74:	00006807 	andeq	r6, r0, r7, lsl #16
   14d78:	172dc00b 	strne	ip, [sp, -fp]!
   14d7c:	00000983 	andeq	r0, r0, r3, lsl #19
   14d80:	009d9c1d 	addseq	r9, sp, sp, lsl ip
   14d84:	2dc10b00 	vstrcs	d16, [r1]
   14d88:	00b94523 	adcseq	r4, r9, r3, lsr #10
   14d8c:	041c0000 	ldreq	r0, [ip], #-0
   14d90:	052dc40b 	streq	ip, [sp, #-1035]!	; 0xfffffbf5
   14d94:	00012398 	muleq	r1, r8, r3
   14d98:	007a9d1d 	rsbseq	r9, sl, sp, lsl sp
   14d9c:	2dc60b00 	vstrcs	d16, [r6]
   14da0:	00098317 	andeq	r8, r9, r7, lsl r3
   14da4:	ab1f1d00 	blge	7dc1ac <__ram_ret_data_start+0x7d891c>
   14da8:	c70b0000 	strgt	r0, [fp, -r0]
   14dac:	b7b0232d 	ldrlt	r2, [r0, sp, lsr #6]!
   14db0:	1c000000 	stcne	0, cr0, [r0], {-0}
   14db4:	2dca0b04 	vstrcs	d16, [sl, #16]
   14db8:	0123bd05 			; <UNDEFINED> instruction: 0x0123bd05
   14dbc:	94641d00 	strbtls	r1, [r4], #-3328	; 0xfffff300
   14dc0:	cc0b0000 	stcgt	0, cr0, [fp], {-0}
   14dc4:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14dc8:	cf1d0000 	svcgt	0x001d0000
   14dcc:	0b0000a2 	bleq	1505c <__ram_ret_data_start+0x117cc>
   14dd0:	90242dcd 	eorls	r2, r4, sp, asr #27
   14dd4:	000000b9 	strheq	r0, [r0], -r9
   14dd8:	d10b041c 	tstle	fp, ip, lsl r4
   14ddc:	23e2052d 	mvncs	r0, #188743680	; 0xb400000
   14de0:	101d0001 	andsne	r0, sp, r1
   14de4:	0b000068 	bleq	14f8c <__ram_ret_data_start+0x116fc>
   14de8:	83172dd3 	tsthi	r7, #13504	; 0x34c0
   14dec:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14df0:	00002ede 	ldrdeq	r2, [r0], -lr
   14df4:	232dd40b 			; <UNDEFINED> instruction: 0x232dd40b
   14df8:	0000b945 	andeq	fp, r0, r5, asr #18
   14dfc:	0b041c00 	bleq	11be04 <__ram_ret_data_start+0x118574>
   14e00:	07052dd7 			; <UNDEFINED> instruction: 0x07052dd7
   14e04:	1d000124 	stfnes	f0, [r0, #-144]	; 0xffffff70
   14e08:	00001e5a 	andeq	r1, r0, sl, asr lr
   14e0c:	172dd90b 	strne	sp, [sp, -fp, lsl #18]!
   14e10:	00000983 	andeq	r0, r0, r3, lsl #19
   14e14:	003d2d1d 	eorseq	r2, sp, sp, lsl sp
   14e18:	2dda0b00 	vldrcs	d16, [sl]
   14e1c:	00b7b023 	adcseq	fp, r7, r3, lsr #32
   14e20:	041c0000 	ldreq	r0, [ip], #-0
   14e24:	052ddd0b 	streq	sp, [sp, #-3339]!	; 0xfffff2f5
   14e28:	0001242c 	andeq	r2, r1, ip, lsr #8
   14e2c:	00946e1d 	addseq	r6, r4, sp, lsl lr
   14e30:	2ddf0b00 	vldrcs	d16, [pc]	; 14e38 <__ram_ret_data_start+0x115a8>
   14e34:	00098317 	andeq	r8, r9, r7, lsl r3
   14e38:	77ce1d00 	strbvc	r1, [lr, r0, lsl #26]
   14e3c:	e00b0000 	and	r0, fp, r0
   14e40:	b990242d 	ldmiblt	r0, {r0, r2, r3, r5, sl, sp}
   14e44:	1c000000 	stcne	0, cr0, [r0], {-0}
   14e48:	2de40b04 			; <UNDEFINED> instruction: 0x2de40b04
   14e4c:	01245105 			; <UNDEFINED> instruction: 0x01245105
   14e50:	68191d00 	ldmdavs	r9, {r8, sl, fp, ip}
   14e54:	e60b0000 	str	r0, [fp], -r0
   14e58:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14e5c:	081d0000 	ldmdaeq	sp, {}	; <UNPREDICTABLE>
   14e60:	0b000057 	bleq	14fc4 <__ram_ret_data_start+0x11734>
   14e64:	45232de7 	strmi	r2, [r3, #-3559]!	; 0xfffff219
   14e68:	000000b9 	strheq	r0, [r0], -r9
   14e6c:	ea0b041c 	b	2d5ee4 <__ram_ret_data_start+0x2d2654>
   14e70:	2476052d 	ldrbtcs	r0, [r6], #-1325	; 0xfffffad3
   14e74:	a61d0001 	ldrge	r0, [sp], -r1
   14e78:	0b00007a 	bleq	15068 <__ram_ret_data_start+0x117d8>
   14e7c:	83172dec 	tsthi	r7, #236, 26	; 0x3b00
   14e80:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14e84:	000064c2 	andeq	r6, r0, r2, asr #9
   14e88:	232ded0b 			; <UNDEFINED> instruction: 0x232ded0b
   14e8c:	0000b7b0 			; <UNDEFINED> instruction: 0x0000b7b0
   14e90:	0b041c00 	bleq	11be98 <__ram_ret_data_start+0x118608>
   14e94:	9b052df0 	blls	16065c <__ram_ret_data_start+0x15cdcc>
   14e98:	1d000124 	stfnes	f0, [r0, #-144]	; 0xffffff70
   14e9c:	00007a1b 	andeq	r7, r0, fp, lsl sl
   14ea0:	172df20b 	strne	pc, [sp, -fp, lsl #4]!
   14ea4:	00000983 	andeq	r0, r0, r3, lsl #19
   14ea8:	005c4a1d 	subseq	r4, ip, sp, lsl sl
   14eac:	2df30b00 			; <UNDEFINED> instruction: 0x2df30b00
   14eb0:	00b99024 	adcseq	r9, r9, r4, lsr #32
   14eb4:	041c0000 	ldreq	r0, [ip], #-0
   14eb8:	052df70b 	streq	pc, [sp, #-1803]!	; 0xfffff8f5
   14ebc:	000124c0 	andeq	r2, r1, r0, asr #9
   14ec0:	0061d41d 	rsbeq	sp, r1, sp, lsl r4
   14ec4:	2df90b00 			; <UNDEFINED> instruction: 0x2df90b00
   14ec8:	00098317 	andeq	r8, r9, r7, lsl r3
   14ecc:	829a1d00 	addshi	r1, sl, #0, 26
   14ed0:	fa0b0000 	blx	2d4ed8 <__ram_ret_data_start+0x2d1648>
   14ed4:	b945232d 	stmdblt	r5, {r0, r2, r3, r5, r8, r9, sp}^
   14ed8:	1c000000 	stcne	0, cr0, [r0], {-0}
   14edc:	2dfd0b04 			; <UNDEFINED> instruction: 0x2dfd0b04
   14ee0:	0124e505 			; <UNDEFINED> instruction: 0x0124e505
   14ee4:	1e691d00 	cdpne	13, 6, cr1, cr9, cr0, {0}
   14ee8:	ff0b0000 			; <UNDEFINED> instruction: 0xff0b0000
   14eec:	0983172d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, sl, ip}
   14ef0:	221d0000 	andscs	r0, sp, #0
   14ef4:	0b00008e 	bleq	15134 <__ram_ret_data_start+0x118a4>
   14ef8:	b0232e00 	eorlt	r2, r3, r0, lsl #28
   14efc:	000000b7 	strheq	r0, [r0], -r7
   14f00:	030b041c 	movweq	r0, #46108	; 0xb41c
   14f04:	250a052e 	strcs	r0, [sl, #-1326]	; 0xfffffad2
   14f08:	251d0001 	ldrcs	r0, [sp, #-1]
   14f0c:	0b00007a 	bleq	150fc <__ram_ret_data_start+0x1186c>
   14f10:	83172e05 	tsthi	r7, #5, 28	; 0x50
   14f14:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14f18:	0000869b 	muleq	r0, fp, r6
   14f1c:	242e060b 	strtcs	r0, [lr], #-1547	; 0xfffff9f5
   14f20:	0000b990 	muleq	r0, r0, r9
   14f24:	0b041c00 	bleq	11bf2c <__ram_ret_data_start+0x11869c>
   14f28:	2f052e0a 	svccs	0x00052e0a
   14f2c:	1d000125 	stfnes	f0, [r0, #-148]	; 0xffffff6c
   14f30:	00006828 	andeq	r6, r0, r8, lsr #16
   14f34:	172e0c0b 	strne	r0, [lr, -fp, lsl #24]!
   14f38:	00000983 	andeq	r0, r0, r3, lsl #19
   14f3c:	00ac781d 	adceq	r7, ip, sp, lsl r8
   14f40:	2e0d0b00 	vmlacs.f64	d0, d13, d0
   14f44:	00b94523 	adcseq	r4, r9, r3, lsr #10
   14f48:	041c0000 	ldreq	r0, [ip], #-0
   14f4c:	052e100b 	streq	r1, [lr, #-11]!
   14f50:	00012554 	andeq	r2, r1, r4, asr r5
   14f54:	001e721d 	andseq	r7, lr, sp, lsl r2
   14f58:	2e120b00 	vnmlscs.f64	d0, d2, d0
   14f5c:	00098317 	andeq	r8, r9, r7, lsl r3
   14f60:	206d1d00 	rsbcs	r1, sp, r0, lsl #26
   14f64:	130b0000 	movwne	r0, #45056	; 0xb000
   14f68:	b7b0232e 	ldrlt	r2, [r0, lr, lsr #6]!
   14f6c:	1c000000 	stcne	0, cr0, [r0], {-0}
   14f70:	2e160b04 	vnmlscs.f64	d0, d6, d4
   14f74:	01257905 			; <UNDEFINED> instruction: 0x01257905
   14f78:	94891d00 	strls	r1, [r9], #3328	; 0xd00
   14f7c:	180b0000 	stmdane	fp, {}	; <UNPREDICTABLE>
   14f80:	0983172e 	stmibeq	r3, {r1, r2, r3, r5, r8, r9, sl, ip}
   14f84:	d41d0000 	ldrle	r0, [sp], #-0
   14f88:	0b000042 	bleq	15098 <__ram_ret_data_start+0x11808>
   14f8c:	90242e19 	eorls	r2, r4, r9, lsl lr
   14f90:	000000b9 	strheq	r0, [r0], -r9
   14f94:	1d0b041c 	cfstrsne	mvf0, [fp, #-112]	; 0xffffff90
   14f98:	259e052e 	ldrcs	r0, [lr, #1326]	; 0x52e
   14f9c:	561d0001 	ldrpl	r0, [sp], -r1
   14fa0:	0b000038 	bleq	15088 <__ram_ret_data_start+0x117f8>
   14fa4:	83172e1f 	tsthi	r7, #496	; 0x1f0
   14fa8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   14fac:	0000685c 	andeq	r6, r0, ip, asr r8
   14fb0:	232e200b 			; <UNDEFINED> instruction: 0x232e200b
   14fb4:	0000b9db 	ldrdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   14fb8:	0e042500 	cfsh32eq	mvfx2, mvfx4, #0
   14fbc:	092b5f0b 	stmdbeq	fp!, {r0, r1, r3, r8, r9, sl, fp, ip, lr}
   14fc0:	00012e83 	andeq	r2, r1, r3, lsl #29
   14fc4:	00053018 	andeq	r3, r5, r8, lsl r0
   14fc8:	2b610b00 	blcs	1857bd0 <__ram_ret_data_start+0x1854340>
   14fcc:	00c1b50d 	sbceq	fp, r1, sp, lsl #10
   14fd0:	fc2d0000 	stc2	0, cr0, [sp], #-0
   14fd4:	08000113 	stmdaeq	r0, {r0, r1, r4, r8}
   14fd8:	0114212d 	tsteq	r4, sp, lsr #2
   14fdc:	462d0c00 	strtmi	r0, [sp], -r0, lsl #24
   14fe0:	10000114 	andne	r0, r0, r4, lsl r1
   14fe4:	01146b2d 	tsteq	r4, sp, lsr #22
   14fe8:	902d1400 	eorls	r1, sp, r0, lsl #8
   14fec:	18000114 	stmdane	r0, {r2, r4, r8}
   14ff0:	0114b52d 	tsteq	r4, sp, lsr #10
   14ff4:	da2d1c00 	ble	b5bffc <__ram_ret_data_start+0xb5876c>
   14ff8:	20000114 	andcs	r0, r0, r4, lsl r1
   14ffc:	0114ff2d 	tsteq	r4, sp, lsr #30	; <UNPREDICTABLE>
   15000:	242d2400 	strtcs	r2, [sp], #-1024	; 0xfffffc00
   15004:	28000115 	stmdacs	r0, {r0, r2, r4, r8}
   15008:	0115492d 	tsteq	r5, sp, lsr #18
   1500c:	b7182c00 	ldrlt	r2, [r8, -r0, lsl #24]
   15010:	0b00000f 	bleq	15054 <__ram_ret_data_start+0x117c4>
   15014:	050d2b94 	streq	r2, [sp, #-2964]	; 0xfffff46c
   15018:	300000c2 	andcc	r0, r0, r2, asr #1
   1501c:	4449432e 	strbmi	r4, [r9], #-814	; 0xfffffcd2
   15020:	2b950b00 	blcs	fe557c28 <__data_end_ram_ret__+0xde467c28>
   15024:	00098313 	andeq	r8, r9, r3, lsl r3
   15028:	c2183c00 	andsgt	r3, r8, #0, 24
   1502c:	0b00000f 	bleq	15070 <__ram_ret_data_start+0x117e0>
   15030:	830d2b96 	movwhi	r2, #56214	; 0xdb96
   15034:	4000012e 	andmi	r0, r0, lr, lsr #2
   15038:	01156e2f 	tsteq	r5, pc, lsr #28
   1503c:	2f010000 	svccs	0x00010000
   15040:	00011593 	muleq	r1, r3, r5
   15044:	b82f0104 	stmdalt	pc!, {r2, r8}	; <UNPREDICTABLE>
   15048:	08000115 	stmdaeq	r0, {r0, r2, r4, r8}
   1504c:	15dd2f01 	ldrbne	r2, [sp, #3841]	; 0xf01
   15050:	010c0001 	tsteq	ip, r1
   15054:	0116022f 	tsteq	r6, pc, lsr #4
   15058:	2f011000 	svccs	0x00011000
   1505c:	00011627 	andeq	r1, r1, r7, lsr #12
   15060:	04190114 	ldreq	r0, [r9], #-276	; 0xfffffeec
   15064:	0b000010 	bleq	150ac <__ram_ret_data_start+0x1181c>
   15068:	930d2bb5 	movwls	r2, #56245	; 0xdbb5
   1506c:	1800012e 	stmdane	r0, {r1, r2, r3, r5, r8}
   15070:	164c2f01 	strbne	r2, [ip], -r1, lsl #30
   15074:	04000001 	streq	r0, [r0], #-1
   15078:	0116712f 	tsteq	r6, pc, lsr #2
   1507c:	2f040400 	svccs	0x00040400
   15080:	00011696 	muleq	r1, r6, r6
   15084:	1d190408 	cfldrsne	mvf0, [r9, #-32]	; 0xffffffe0
   15088:	0b000000 	bleq	15090 <__ram_ret_data_start+0x11800>
   1508c:	a50d2bc5 	strge	r2, [sp, #-3013]	; 0xfffff43b
   15090:	0c0000c1 	stceq	0, cr0, [r0], {193}	; 0xc1
   15094:	16bb2f04 	ldrtne	r2, [fp], r4, lsl #30
   15098:	04100001 	ldreq	r0, [r0], #-1
   1509c:	0116e02f 	tsteq	r6, pc, lsr #32
   150a0:	2f041400 	svccs	0x00041400
   150a4:	00011705 	andeq	r1, r1, r5, lsl #14
   150a8:	c4190418 	ldrgt	r0, [r9], #-1048	; 0xfffffbe8
   150ac:	0b000010 	bleq	150f4 <__ram_ret_data_start+0x11864>
   150b0:	9d0d2bd5 	vstrls	d2, [sp, #-852]	; 0xfffffcac
   150b4:	1c000112 	stfnes	f0, [r0], {18}
   150b8:	172a2f04 	strne	r2, [sl, -r4, lsl #30]!
   150bc:	04400001 	strbeq	r0, [r0], #-1
   150c0:	0010cf19 	andseq	ip, r0, r9, lsl pc
   150c4:	2bdb0b00 	blcs	ff6d7ccc <__data_end_ram_ret__+0xdf5e7ccc>
   150c8:	012ea40d 			; <UNDEFINED> instruction: 0x012ea40d
   150cc:	2f044400 	svccs	0x00044400
   150d0:	0001174f 	andeq	r1, r1, pc, asr #14
   150d4:	9a190500 	bls	6564dc <__ram_ret_data_start+0x652c4c>
   150d8:	0b000058 	bleq	15240 <__ram_ret_data_start+0x119b0>
   150dc:	a50d2be1 	strge	r2, [sp, #-3041]	; 0xfffff41f
   150e0:	040000c1 	streq	r0, [r0], #-193	; 0xffffff3f
   150e4:	17742f05 	ldrbne	r2, [r4, -r5, lsl #30]!
   150e8:	05080001 	streq	r0, [r8, #-1]
   150ec:	0117992f 	tsteq	r7, pc, lsr #18
   150f0:	2f050c00 	svccs	0x00050c00
   150f4:	000117be 			; <UNDEFINED> instruction: 0x000117be
   150f8:	e1190510 	tst	r9, r0, lsl r5
   150fc:	0b000027 	bleq	151a0 <__ram_ret_data_start+0x11910>
   15100:	83132bf1 	tsthi	r3, #246784	; 0x3c400
   15104:	14000009 	strne	r0, [r0], #-9
   15108:	58a51905 	stmiapl	r5!, {r0, r2, r8, fp, ip}
   1510c:	f20b0000 	vhadd.s8	d0, d11, d0
   15110:	c1b50d2b 			; <UNDEFINED> instruction: 0xc1b50d2b
   15114:	05180000 	ldreq	r0, [r8, #-0]
   15118:	0117e32f 	tsteq	r7, pc, lsr #6
   1511c:	19052000 	stmdbne	r5, {sp}
   15120:	000011ae 	andeq	r1, r0, lr, lsr #3
   15124:	0d2bf80b 	stceq	8, cr15, [fp, #-44]!	; 0xffffffd4
   15128:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   1512c:	082f0524 	stmdaeq	pc!, {r2, r5, r8, sl}	; <UNPREDICTABLE>
   15130:	28000118 	stmdacs	r0, {r3, r4, r8}
   15134:	182d2f05 	stmdane	sp!, {r0, r2, r8, r9, sl, fp, sp}
   15138:	052c0001 	streq	r0, [ip, #-1]!
   1513c:	0118522f 	tsteq	r8, pc, lsr #4
   15140:	19053000 	stmdbne	r5, {ip, sp}
   15144:	000027e8 	andeq	r2, r0, r8, ror #15
   15148:	132c080b 			; <UNDEFINED> instruction: 0x132c080b
   1514c:	00000983 	andeq	r0, r0, r3, lsl #19
   15150:	38190534 	ldmdacc	r9, {r2, r4, r5, r8, sl}
   15154:	0b000059 	bleq	152c0 <__ram_ret_data_start+0x11a30>
   15158:	b50d2c09 	strlt	r2, [sp, #-3081]	; 0xfffff3f7
   1515c:	380000c1 	stmdacc	r0, {r0, r6, r7}
   15160:	18772f05 	ldmdane	r7!, {r0, r2, r8, r9, sl, fp, sp}^
   15164:	05400001 	strbeq	r0, [r0, #-1]
   15168:	00594319 	subseq	r4, r9, r9, lsl r3
   1516c:	2c0f0b00 			; <UNDEFINED> instruction: 0x2c0f0b00
   15170:	00c1a50d 	sbceq	sl, r1, sp, lsl #10
   15174:	2f054400 	svccs	0x00054400
   15178:	0001189c 	muleq	r1, ip, r8
   1517c:	c12f0548 			; <UNDEFINED> instruction: 0xc12f0548
   15180:	4c000118 	stfmis	f0, [r0], {24}
   15184:	18e62f05 	stmiane	r6!, {r0, r2, r8, r9, sl, fp, sp}^
   15188:	05500001 	ldrbeq	r0, [r0, #-1]
   1518c:	0027ef19 	eoreq	lr, r7, r9, lsl pc
   15190:	2c1f0b00 			; <UNDEFINED> instruction: 0x2c1f0b00
   15194:	00098313 	andeq	r8, r9, r3, lsl r3
   15198:	19055400 	stmdbne	r5, {sl, ip, lr}
   1519c:	0000596e 	andeq	r5, r0, lr, ror #18
   151a0:	0d2c200b 	stceq	0, cr2, [ip, #-44]!	; 0xffffffd4
   151a4:	0000c1b5 			; <UNDEFINED> instruction: 0x0000c1b5
   151a8:	0b2f0558 	bleq	bd6710 <__ram_ret_data_start+0xbd2e80>
   151ac:	60000119 	andvs	r0, r0, r9, lsl r1
   151b0:	12c91905 	sbcne	r1, r9, #81920	; 0x14000
   151b4:	260b0000 	strcs	r0, [fp], -r0
   151b8:	c1a50d2c 			; <UNDEFINED> instruction: 0xc1a50d2c
   151bc:	05640000 	strbeq	r0, [r4, #-0]!
   151c0:	0119302f 	tsteq	r9, pc, lsr #32
   151c4:	2f056800 	svccs	0x00056800
   151c8:	00011955 	andeq	r1, r1, r5, asr r9
   151cc:	7a2f056c 	bvc	bd6784 <__ram_ret_data_start+0xbd2ef4>
   151d0:	70000119 	andvc	r0, r0, r9, lsl r1
   151d4:	27f61905 	ldrbcs	r1, [r6, r5, lsl #18]!
   151d8:	360b0000 	strcc	r0, [fp], -r0
   151dc:	0983132c 	stmibeq	r3, {r2, r3, r5, r8, r9, ip}
   151e0:	05740000 	ldrbeq	r0, [r4, #-0]!
   151e4:	008ba619 	addeq	sl, fp, r9, lsl r6
   151e8:	2c370b00 			; <UNDEFINED> instruction: 0x2c370b00
   151ec:	00c1b50d 	sbceq	fp, r1, sp, lsl #10
   151f0:	2f057800 	svccs	0x00057800
   151f4:	0001199f 	muleq	r1, pc, r9	; <UNPREDICTABLE>
   151f8:	0b190580 	bleq	656800 <__ram_ret_data_start+0x652f70>
   151fc:	0b00005a 	bleq	1536c <__ram_ret_data_start+0x11adc>
   15200:	a50d2c3d 	strge	r2, [sp, #-3133]	; 0xfffff3c3
   15204:	840000c1 	strhi	r0, [r0], #-193	; 0xffffff3f
   15208:	19c42f05 	stmibne	r4, {r0, r2, r8, r9, sl, fp, sp}^
   1520c:	05880001 	streq	r0, [r8, #1]
   15210:	0119e92f 	tsteq	r9, pc, lsr #18
   15214:	2f058c00 	svccs	0x00058c00
   15218:	00011a0e 	andeq	r1, r1, lr, lsl #20
   1521c:	b7190590 			; <UNDEFINED> instruction: 0xb7190590
   15220:	0b000090 	bleq	15468 <__ram_ret_data_start+0x11bd8>
   15224:	83132c4d 	tsthi	r3, #19712	; 0x4d00
   15228:	94000009 	strls	r0, [r0], #-9
   1522c:	13061905 	movwne	r1, #26885	; 0x6905
   15230:	4e0b0000 	cdpmi	0, 0, cr0, cr11, cr0, {0}
   15234:	c1b50d2c 			; <UNDEFINED> instruction: 0xc1b50d2c
   15238:	05980000 	ldreq	r0, [r8]
   1523c:	011a332f 	tsteq	sl, pc, lsr #6
   15240:	1905a000 	stmdbne	r5, {sp, pc}
   15244:	00001391 	muleq	r0, r1, r3
   15248:	0d2c540b 	cfstrseq	mvf5, [ip, #-44]!	; 0xffffffd4
   1524c:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   15250:	582f05a4 	stmdapl	pc!, {r2, r5, r7, r8, sl}	; <UNPREDICTABLE>
   15254:	a800011a 	stmdage	r0, {r1, r3, r4, r8}
   15258:	1a7d2f05 	bne	1f60e74 <__ram_ret_data_start+0x1f5d5e4>
   1525c:	05ac0001 	streq	r0, [ip, #1]!
   15260:	011aa22f 	tsteq	sl, pc, lsr #4
   15264:	1905b000 	stmdbne	r5, {ip, sp, pc}
   15268:	000027fd 	strdeq	r2, [r0], -sp
   1526c:	132c640b 			; <UNDEFINED> instruction: 0x132c640b
   15270:	00000983 	andeq	r0, r0, r3, lsl #19
   15274:	ed1905b4 	cfldr32	mvfx0, [r9, #-720]	; 0xfffffd30
   15278:	0b00005a 	bleq	153e8 <__ram_ret_data_start+0x11b58>
   1527c:	b50d2c65 	strlt	r2, [sp, #-3173]	; 0xfffff39b
   15280:	b80000c1 	stmdalt	r0, {r0, r6, r7}
   15284:	1ac72f05 	bne	ff1e0ea0 <__data_end_ram_ret__+0xdf0f0ea0>
   15288:	05c00001 	strbeq	r0, [r0, #1]
   1528c:	005af819 	subseq	pc, sl, r9, lsl r8	; <UNPREDICTABLE>
   15290:	2c6b0b00 			; <UNDEFINED> instruction: 0x2c6b0b00
   15294:	00c1a50d 	sbceq	sl, r1, sp, lsl #10
   15298:	2f05c400 	svccs	0x0005c400
   1529c:	00011aec 	andeq	r1, r1, ip, ror #21
   152a0:	112f05c8 	smlawtne	pc, r8, r5, r0	; <UNPREDICTABLE>
   152a4:	cc00011b 	stfgts	f0, [r0], {27}
   152a8:	1b362f05 	blne	da0ec4 <__ram_ret_data_start+0xd9d634>
   152ac:	05d00001 	ldrbeq	r0, [r0, #1]
   152b0:	0090be19 	addseq	fp, r0, r9, lsl lr
   152b4:	2c7b0b00 			; <UNDEFINED> instruction: 0x2c7b0b00
   152b8:	00098313 	andeq	r8, r9, r3, lsl r3
   152bc:	1905d400 	stmdbne	r5, {sl, ip, lr, pc}
   152c0:	00005b13 	andeq	r5, r0, r3, lsl fp
   152c4:	0d2c7c0b 	stceq	12, cr7, [ip, #-44]!	; 0xffffffd4
   152c8:	0000c1b5 			; <UNDEFINED> instruction: 0x0000c1b5
   152cc:	5b2f05d8 	blpl	bd6a34 <__ram_ret_data_start+0xbd31a4>
   152d0:	e000011b 	and	r0, r0, fp, lsl r1
   152d4:	5bb51905 	blpl	fed5b6f0 <__data_end_ram_ret__+0xdec6b6f0>
   152d8:	820b0000 	andhi	r0, fp, #0
   152dc:	c1a50d2c 			; <UNDEFINED> instruction: 0xc1a50d2c
   152e0:	05e40000 	strbeq	r0, [r4, #0]!
   152e4:	011b802f 	tsteq	fp, pc, lsr #32
   152e8:	2f05e800 	svccs	0x0005e800
   152ec:	00011ba5 	andeq	r1, r1, r5, lsr #23
   152f0:	ca2f05ec 	bgt	bd6aa8 <__ram_ret_data_start+0xbd3218>
   152f4:	f000011b 			; <UNDEFINED> instruction: 0xf000011b
   152f8:	280c1905 	stmdacs	ip, {r0, r2, r8, fp, ip}
   152fc:	920b0000 	andls	r0, fp, #0
   15300:	0983132c 	stmibeq	r3, {r2, r3, r5, r8, r9, ip}
   15304:	05f40000 	ldrbeq	r0, [r4, #0]!
   15308:	005bd219 	subseq	sp, fp, r9, lsl r2
   1530c:	2c930b00 	vldmiacs	r3, {d0-d-1}
   15310:	00c1b50d 	sbceq	fp, r1, sp, lsl #10
   15314:	2f05f800 	svccs	0x0005f800
   15318:	00011bef 	andeq	r1, r1, pc, ror #23
   1531c:	dd190600 	ldcle	6, cr0, [r9, #-0]
   15320:	0b00005b 	bleq	15494 <__ram_ret_data_start+0x11c04>
   15324:	a50d2c99 	strge	r2, [sp, #-3225]	; 0xfffff367
   15328:	040000c1 	streq	r0, [r0], #-193	; 0xffffff3f
   1532c:	1c142f06 	ldcne	15, cr2, [r4], {6}
   15330:	06080001 	streq	r0, [r8], -r1
   15334:	011c392f 	tsteq	ip, pc, lsr #18
   15338:	2f060c00 	svccs	0x00060c00
   1533c:	00011c5e 	andeq	r1, r1, lr, asr ip
   15340:	13190610 	tstne	r9, #16, 12	; 0x1000000
   15344:	0b000028 	bleq	153ec <__ram_ret_data_start+0x11b5c>
   15348:	83132ca9 	tsthi	r3, #43264	; 0xa900
   1534c:	14000009 	strne	r0, [r0], #-9
   15350:	5bef1906 	blpl	ffbdb770 <__data_end_ram_ret__+0xdfaeb770>
   15354:	aa0b0000 	bge	2d535c <__ram_ret_data_start+0x2d1acc>
   15358:	c1b50d2c 			; <UNDEFINED> instruction: 0xc1b50d2c
   1535c:	06180000 	ldreq	r0, [r8], -r0
   15360:	011c832f 	tsteq	ip, pc, lsr #6
   15364:	19062000 	stmdbne	r6, {sp}
   15368:	00005c76 	andeq	r5, r0, r6, ror ip
   1536c:	0d2cb00b 	stceq	0, cr11, [ip, #-44]!	; 0xffffffd4
   15370:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   15374:	a82f0624 	stmdage	pc!, {r2, r5, r9, sl}	; <UNPREDICTABLE>
   15378:	2800011c 	stmdacs	r0, {r2, r3, r4, r8}
   1537c:	1ccd2f06 	stclne	15, cr2, [sp], {6}
   15380:	062c0001 	strteq	r0, [ip], -r1
   15384:	011cf22f 	tsteq	ip, pc, lsr #4	; <UNPREDICTABLE>
   15388:	19063000 	stmdbne	r6, {ip, sp}
   1538c:	0000281a 	andeq	r2, r0, sl, lsl r8
   15390:	132cc00b 			; <UNDEFINED> instruction: 0x132cc00b
   15394:	00000983 	andeq	r0, r0, r3, lsl #19
   15398:	81190634 	tsthi	r9, r4, lsr r6
   1539c:	0b00005c 	bleq	15514 <__ram_ret_data_start+0x11c84>
   153a0:	b50d2cc1 	strlt	r2, [sp, #-3265]	; 0xfffff33f
   153a4:	380000c1 	stmdacc	r0, {r0, r6, r7}
   153a8:	1d172f06 	ldcne	15, cr2, [r7, #-24]	; 0xffffffe8
   153ac:	06400001 	strbeq	r0, [r0], -r1
   153b0:	005c8c19 	subseq	r8, ip, r9, lsl ip
   153b4:	2cc70b00 	vstmiacs	r7, {d16-d15}
   153b8:	00c1a50d 	sbceq	sl, r1, sp, lsl #10
   153bc:	2f064400 	svccs	0x00064400
   153c0:	00011d3c 	andeq	r1, r1, ip, lsr sp
   153c4:	612f0648 			; <UNDEFINED> instruction: 0x612f0648
   153c8:	4c00011d 	stfmis	f0, [r0], {29}
   153cc:	1d862f06 	stcne	15, cr2, [r6, #24]
   153d0:	06500001 	ldrbeq	r0, [r0], -r1
   153d4:	002c9419 	eoreq	r9, ip, r9, lsl r4
   153d8:	2cd70b00 	vldmiacs	r7, {d16-d15}
   153dc:	00098313 	andeq	r8, r9, r3, lsl r3
   153e0:	19065400 	stmdbne	r6, {sl, ip, lr}
   153e4:	00008ed5 	ldrdeq	r8, [r0], -r5
   153e8:	0d2cd80b 	stceq	8, cr13, [ip, #-44]!	; 0xffffffd4
   153ec:	0000c1b5 			; <UNDEFINED> instruction: 0x0000c1b5
   153f0:	ab2f0658 	blge	bd6d58 <__ram_ret_data_start+0xbd34c8>
   153f4:	6000011d 	andvs	r0, r0, sp, lsl r1
   153f8:	90651906 	rsbls	r1, r5, r6, lsl #18
   153fc:	de0b0000 	cdple	0, 0, cr0, cr11, cr0, {0}
   15400:	c1a50d2c 			; <UNDEFINED> instruction: 0xc1a50d2c
   15404:	06640000 	strbteq	r0, [r4], -r0
   15408:	011dd02f 	tsteq	sp, pc, lsr #32
   1540c:	2f066800 	svccs	0x00066800
   15410:	00011df5 	strdeq	r1, [r1], -r5
   15414:	1a2f066c 	bne	bd6dcc <__ram_ret_data_start+0xbd353c>
   15418:	7000011e 	andvc	r0, r0, lr, lsl r1
   1541c:	22191906 	andscs	r1, r9, #98304	; 0x18000
   15420:	ee0b0000 	cdp	0, 0, cr0, cr11, cr0, {0}
   15424:	0983132c 	stmibeq	r3, {r2, r3, r5, r8, r9, ip}
   15428:	06740000 	ldrbteq	r0, [r4], -r0
   1542c:	005cbd19 	subseq	fp, ip, r9, lsl sp
   15430:	2cef0b00 	vstmiacs	pc!, {d16-d15}
   15434:	012eb40d 			; <UNDEFINED> instruction: 0x012eb40d
   15438:	2f067800 	svccs	0x00067800
   1543c:	00011e3f 	andeq	r1, r1, pc, lsr lr
   15440:	642f0800 	strtvs	r0, [pc], #-2048	; 15448 <__ram_ret_data_start+0x11bb8>
   15444:	0400011e 	streq	r0, [r0], #-286	; 0xfffffee2
   15448:	1e892f08 	cdpne	15, 8, cr2, cr9, cr8, {0}
   1544c:	08080001 	stmdaeq	r8, {r0}
   15450:	005cc819 	subseq	ip, ip, r9, lsl r8
   15454:	2cff0b00 	vldmiacs	pc!, {d16-d15}
   15458:	00c1a50d 	sbceq	sl, r1, sp, lsl #10
   1545c:	2f080c00 	svccs	0x00080c00
   15460:	00011eae 	andeq	r1, r1, lr, lsr #29
   15464:	d32f0810 			; <UNDEFINED> instruction: 0xd32f0810
   15468:	1400011e 	strne	r0, [r0], #-286	; 0xfffffee2
   1546c:	1ef82f08 	cdpne	15, 15, cr2, cr8, cr8, {0}
   15470:	08180001 	ldmdaeq	r8, {r0}
   15474:	011f1d2f 	tsteq	pc, pc, lsr #26
   15478:	19081c00 	stmdbne	r8, {sl, fp, ip}
   1547c:	00005d4c 	andeq	r5, r0, ip, asr #26
   15480:	0d2d140b 	cfstrseq	mvf1, [sp, #-44]!	; 0xffffffd4
   15484:	00012ec5 	andeq	r2, r1, r5, asr #29
   15488:	422f0820 	eormi	r0, pc, #32, 16	; 0x200000
   1548c:	3400011f 	strcc	r0, [r0], #-287	; 0xfffffee1
   15490:	5d571908 	vldrpl.16	s3, [r7, #-16]	; <UNPREDICTABLE>
   15494:	1a0b0000 	bne	2d549c <__ram_ret_data_start+0x2d1c0c>
   15498:	2ed50d2d 	cdpcs	13, 13, cr0, cr5, cr13, {1}
   1549c:	08380001 	ldmdaeq	r8!, {r0}
   154a0:	011f672f 	tsteq	pc, pc, lsr #14
   154a4:	19090000 	stmdbne	r9, {}	; <UNPREDICTABLE>
   154a8:	00005d62 	andeq	r5, r0, r2, ror #26
   154ac:	0d2d200b 	stceq	0, cr2, [sp, #-44]!	; 0xffffffd4
   154b0:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   154b4:	8c2f0904 			; <UNDEFINED> instruction: 0x8c2f0904
   154b8:	0800011f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r8}
   154bc:	2db01909 			; <UNDEFINED> instruction: 0x2db01909
   154c0:	260b0000 	strcs	r0, [fp], -r0
   154c4:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   154c8:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
   154cc:	011fb12f 	tsteq	pc, pc, lsr #2
   154d0:	19091000 	stmdbne	r9, {ip}
   154d4:	00003d7c 	andeq	r3, r0, ip, ror sp
   154d8:	132d2c0b 			; <UNDEFINED> instruction: 0x132d2c0b
   154dc:	00000983 	andeq	r0, r0, r3, lsl #19
   154e0:	d62f0914 			; <UNDEFINED> instruction: 0xd62f0914
   154e4:	1800011f 	stmdane	r0, {r0, r1, r2, r3, r4, r8}
   154e8:	5d7d1909 			; <UNDEFINED> instruction: 0x5d7d1909
   154ec:	320b0000 	andcc	r0, fp, #0
   154f0:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   154f4:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
   154f8:	011ffb2f 	tsteq	pc, pc, lsr #22	; <UNPREDICTABLE>
   154fc:	19092000 	stmdbne	r9, {sp}
   15500:	00005d88 	andeq	r5, r0, r8, lsl #27
   15504:	0d2d380b 	stceq	8, cr3, [sp, #-44]!	; 0xffffffd4
   15508:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   1550c:	202f0924 	eorcs	r0, pc, r4, lsr #18
   15510:	28000120 	stmdacs	r0, {r5, r8}
   15514:	926b1909 	rsbls	r1, fp, #147456	; 0x24000
   15518:	3e0b0000 	cdpcc	0, 0, cr0, cr11, cr0, {0}
   1551c:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   15520:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
   15524:	0120452f 			; <UNDEFINED> instruction: 0x0120452f
   15528:	19093000 	stmdbne	r9, {ip, sp}
   1552c:	00003d85 	andeq	r3, r0, r5, lsl #27
   15530:	132d440b 			; <UNDEFINED> instruction: 0x132d440b
   15534:	00000983 	andeq	r0, r0, r3, lsl #19
   15538:	6a2f0934 	bvs	bd7a10 <__ram_ret_data_start+0xbd4180>
   1553c:	38000120 	stmdacc	r0, {r5, r8}
   15540:	39f61909 	ldmibcc	r6!, {r0, r3, r8, fp, ip}^
   15544:	4a0b0000 	bmi	2d554c <__ram_ret_data_start+0x2d1cbc>
   15548:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   1554c:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
   15550:	01208f2f 			; <UNDEFINED> instruction: 0x01208f2f
   15554:	19094000 	stmdbne	r9, {lr}
   15558:	00003a02 	andeq	r3, r0, r2, lsl #20
   1555c:	0d2d500b 	stceq	0, cr5, [sp, #-44]!	; 0xffffffd4
   15560:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   15564:	b42f0944 	strtlt	r0, [pc], #-2372	; 1556c <__ram_ret_data_start+0x11cdc>
   15568:	48000120 	stmdami	r0, {r5, r8}
   1556c:	4e311909 	vaddmi.f16	s2, s2, s18	; <UNPREDICTABLE>
   15570:	560b0000 	strpl	r0, [fp], -r0
   15574:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   15578:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
   1557c:	0120d92f 			; <UNDEFINED> instruction: 0x0120d92f
   15580:	19095000 	stmdbne	r9, {ip, lr}
   15584:	00003d8e 	andeq	r3, r0, lr, lsl #27
   15588:	132d5c0b 			; <UNDEFINED> instruction: 0x132d5c0b
   1558c:	00000983 	andeq	r0, r0, r3, lsl #19
   15590:	fe2f0954 	mcr2	9, 1, r0, cr15, cr4, {2}	; <UNPREDICTABLE>
   15594:	58000120 	stmdapl	r0, {r5, r8}
   15598:	3a201909 	bcc	81b9c4 <__ram_ret_data_start+0x818134>
   1559c:	620b0000 	andvs	r0, fp, #0
   155a0:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   155a4:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
   155a8:	0121232f 			; <UNDEFINED> instruction: 0x0121232f
   155ac:	19096000 	stmdbne	r9, {sp, lr}
   155b0:	00007a3a 	andeq	r7, r0, sl, lsr sl
   155b4:	0d2d680b 	stceq	8, cr6, [sp, #-44]!	; 0xffffffd4
   155b8:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   155bc:	482f0964 	stmdami	pc!, {r2, r5, r6, r8, fp}	; <UNPREDICTABLE>
   155c0:	68000121 	stmdavs	r0, {r0, r5, r8}
   155c4:	3a331909 	bcc	cdb9f0 <__ram_ret_data_start+0xcd8160>
   155c8:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
   155cc:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   155d0:	096c0000 	stmdbeq	ip!, {}^	; <UNPREDICTABLE>
   155d4:	01216d2f 			; <UNDEFINED> instruction: 0x01216d2f
   155d8:	19097000 	stmdbne	r9, {ip, sp, lr}
   155dc:	00003d97 	muleq	r0, r7, sp
   155e0:	132d740b 			; <UNDEFINED> instruction: 0x132d740b
   155e4:	00000983 	andeq	r0, r0, r3, lsl #19
   155e8:	922f0974 	eorls	r0, pc, #116, 18	; 0x1d0000
   155ec:	78000121 	stmdavc	r0, {r0, r5, r8}
   155f0:	7c531909 	mrrcvc	9, 0, r1, r3, cr9	; <UNPREDICTABLE>
   155f4:	7a0b0000 	bvc	2d55fc <__ram_ret_data_start+0x2d1d6c>
   155f8:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   155fc:	097c0000 	ldmdbeq	ip!, {}^	; <UNPREDICTABLE>
   15600:	0121b72f 			; <UNDEFINED> instruction: 0x0121b72f
   15604:	19098000 	stmdbne	r9, {pc}
   15608:	00003acd 	andeq	r3, r0, sp, asr #21
   1560c:	0d2d800b 	stceq	0, cr8, [sp, #-44]!	; 0xffffffd4
   15610:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   15614:	dc2f0984 			; <UNDEFINED> instruction: 0xdc2f0984
   15618:	88000121 	stmdahi	r0, {r0, r5, r8}
   1561c:	3ad91909 	bcc	ff65ba48 <__data_end_ram_ret__+0xdf56ba48>
   15620:	860b0000 	strhi	r0, [fp], -r0
   15624:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   15628:	098c0000 	stmibeq	ip, {}	; <UNPREDICTABLE>
   1562c:	0122012f 			; <UNDEFINED> instruction: 0x0122012f
   15630:	19099000 	stmdbne	r9, {ip, pc}
   15634:	00003a17 	andeq	r3, r0, r7, lsl sl
   15638:	132d8c0b 			; <UNDEFINED> instruction: 0x132d8c0b
   1563c:	00000983 	andeq	r0, r0, r3, lsl #19
   15640:	262f0994 			; <UNDEFINED> instruction: 0x262f0994
   15644:	98000122 	stmdals	r0, {r1, r5, r8}
   15648:	3aeb1909 	bcc	ffadba74 <__data_end_ram_ret__+0xdf9eba74>
   1564c:	920b0000 	andls	r0, fp, #0
   15650:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   15654:	099c0000 	ldmibeq	ip, {}	; <UNPREDICTABLE>
   15658:	01224b2f 			; <UNDEFINED> instruction: 0x01224b2f
   1565c:	1909a000 	stmdbne	r9, {sp, pc}
   15660:	0000a7ee 	andeq	sl, r0, lr, ror #15
   15664:	0d2d980b 	stceq	8, cr9, [sp, #-44]!	; 0xffffffd4
   15668:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   1566c:	702f09a4 	eorvc	r0, pc, r4, lsr #19
   15670:	a8000122 	stmdage	r0, {r1, r5, r8}
   15674:	a7fa1909 	ldrbge	r1, [sl, r9, lsl #18]!
   15678:	9e0b0000 	cdpls	0, 0, cr0, cr11, cr0, {0}
   1567c:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   15680:	09ac0000 	stmibeq	ip!, {}	; <UNPREDICTABLE>
   15684:	0122952f 			; <UNDEFINED> instruction: 0x0122952f
   15688:	1909b000 	stmdbne	r9, {ip, sp, pc}
   1568c:	00003da0 	andeq	r3, r0, r0, lsr #27
   15690:	132da40b 			; <UNDEFINED> instruction: 0x132da40b
   15694:	00000983 	andeq	r0, r0, r3, lsl #19
   15698:	ba2f09b4 	blt	bd7d70 <__ram_ret_data_start+0xbd44e0>
   1569c:	b8000122 	stmdalt	r0, {r1, r5, r8}
   156a0:	a8c31909 	stmiage	r3, {r0, r3, r8, fp, ip}^
   156a4:	aa0b0000 	bge	2d56ac <__ram_ret_data_start+0x2d1e1c>
   156a8:	2ee50d2d 	cdpcs	13, 14, cr0, cr5, cr13, {1}
   156ac:	09bc0001 	ldmibeq	ip!, {r0}
   156b0:	0122df2f 			; <UNDEFINED> instruction: 0x0122df2f
   156b4:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
   156b8:	00003b0e 	andeq	r3, r0, lr, lsl #22
   156bc:	0d2db00b 	stceq	0, cr11, [sp, #-44]!	; 0xffffffd4
   156c0:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   156c4:	042f0b04 	strteq	r0, [pc], #-2820	; 156cc <__ram_ret_data_start+0x11e3c>
   156c8:	08000123 	stmdaeq	r0, {r0, r1, r5, r8}
   156cc:	3b1a190b 	blcc	69bb00 <__ram_ret_data_start+0x698270>
   156d0:	b60b0000 	strlt	r0, [fp], -r0
   156d4:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   156d8:	0b0c0000 	bleq	3156e0 <__ram_ret_data_start+0x311e50>
   156dc:	0123292f 			; <UNDEFINED> instruction: 0x0123292f
   156e0:	190b1000 	stmdbne	fp, {ip}
   156e4:	00009f81 	andeq	r9, r0, r1, lsl #31
   156e8:	132dbc0b 			; <UNDEFINED> instruction: 0x132dbc0b
   156ec:	00000983 	andeq	r0, r0, r3, lsl #19
   156f0:	26190b14 			; <UNDEFINED> instruction: 0x26190b14
   156f4:	0b00003b 	bleq	157e8 <__ram_ret_data_start+0x11f58>
   156f8:	b50d2dbd 	strlt	r2, [sp, #-3517]	; 0xfffff243
   156fc:	180000c1 	stmdane	r0, {r0, r6, r7}
   15700:	234e2f0b 	movtcs	r2, #61195	; 0xef0b
   15704:	0b200001 	bleq	815710 <__ram_ret_data_start+0x811e80>
   15708:	003b3219 	eorseq	r3, fp, r9, lsl r2
   1570c:	2dc30b00 	vstrcs	d16, [r3]
   15710:	00c1a50d 	sbceq	sl, r1, sp, lsl #10
   15714:	2f0b2400 	svccs	0x000b2400
   15718:	00012373 	andeq	r2, r1, r3, ror r3
   1571c:	3e190b28 	vnmlscc.f64	d0, d9, d24
   15720:	0b00003b 	bleq	15814 <__ram_ret_data_start+0x11f84>
   15724:	a50d2dc9 	strge	r2, [sp, #-3529]	; 0xfffff237
   15728:	2c0000c1 	stccs	0, cr0, [r0], {193}	; 0xc1
   1572c:	23982f0b 	orrscs	r2, r8, #11, 30	; 0x2c
   15730:	0b300001 	bleq	c1573c <__ram_ret_data_start+0xc11eac>
   15734:	009f8a19 	addseq	r8, pc, r9, lsl sl	; <UNPREDICTABLE>
   15738:	2dcf0b00 	vstrcs	d16, [pc]	; 15740 <__ram_ret_data_start+0x11eb0>
   1573c:	00098313 	andeq	r8, r9, r3, lsl r3
   15740:	190b3400 	stmdbne	fp, {sl, ip, sp}
   15744:	00003bd5 	ldrdeq	r3, [r0], -r5
   15748:	0d2dd00b 	stceq	0, cr13, [sp, #-44]!	; 0xffffffd4
   1574c:	0000c1b5 			; <UNDEFINED> instruction: 0x0000c1b5
   15750:	bd2f0b38 	vstmdblt	pc!, {d0-d27}
   15754:	40000123 	andmi	r0, r0, r3, lsr #2
   15758:	3be1190b 	blcc	ff85bb8c <__data_end_ram_ret__+0xdf76bb8c>
   1575c:	d60b0000 	strle	r0, [fp], -r0
   15760:	c1a50d2d 			; <UNDEFINED> instruction: 0xc1a50d2d
   15764:	0b440000 	bleq	111576c <__ram_ret_data_start+0x1111edc>
   15768:	0123e22f 			; <UNDEFINED> instruction: 0x0123e22f
   1576c:	190b4800 	stmdbne	fp, {fp, lr}
   15770:	00003bed 	andeq	r3, r0, sp, ror #23
   15774:	0d2ddc0b 	stceq	12, cr13, [sp, #-44]!	; 0xffffffd4
   15778:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   1577c:	072f0b4c 	streq	r0, [pc, -ip, asr #22]!
   15780:	50000124 	andpl	r0, r0, r4, lsr #2
   15784:	9f93190b 	svcls	0x0093190b
   15788:	e20b0000 	and	r0, fp, #0
   1578c:	0983132d 	stmibeq	r3, {r0, r2, r3, r5, r8, r9, ip}
   15790:	0b540000 	bleq	1515798 <__ram_ret_data_start+0x1511f08>
   15794:	003bf919 	eorseq	pc, fp, r9, lsl r9	; <UNPREDICTABLE>
   15798:	2de30b00 			; <UNDEFINED> instruction: 0x2de30b00
   1579c:	00c1b50d 	sbceq	fp, r1, sp, lsl #10
   157a0:	2f0b5800 	svccs	0x000b5800
   157a4:	0001242c 	andeq	r2, r1, ip, lsr #8
   157a8:	05190b60 	ldreq	r0, [r9, #-2912]	; 0xfffff4a0
   157ac:	0b00003c 	bleq	158a4 <__ram_ret_data_start+0x12014>
   157b0:	a50d2de9 	strge	r2, [sp, #-3561]	; 0xfffff217
   157b4:	640000c1 	strvs	r0, [r0], #-193	; 0xffffff3f
   157b8:	24512f0b 	ldrbcs	r2, [r1], #-3851	; 0xfffff0f5
   157bc:	0b680001 	bleq	1a157c8 <__ram_ret_data_start+0x1a11f38>
   157c0:	003c1119 	eorseq	r1, ip, r9, lsl r1
   157c4:	2def0b00 			; <UNDEFINED> instruction: 0x2def0b00
   157c8:	00c1a50d 	sbceq	sl, r1, sp, lsl #10
   157cc:	2f0b6c00 	svccs	0x000b6c00
   157d0:	00012476 	andeq	r2, r1, r6, ror r4
   157d4:	9c190b70 			; <UNDEFINED> instruction: 0x9c190b70
   157d8:	0b00009f 	bleq	15a5c <__ram_ret_data_start+0x121cc>
   157dc:	83132df5 	tsthi	r3, #15680	; 0x3d40
   157e0:	74000009 	strvc	r0, [r0], #-9
   157e4:	3c1d190b 			; <UNDEFINED> instruction: 0x3c1d190b
   157e8:	f60b0000 			; <UNDEFINED> instruction: 0xf60b0000
   157ec:	c1b50d2d 			; <UNDEFINED> instruction: 0xc1b50d2d
   157f0:	0b780000 	bleq	1e157f8 <__ram_ret_data_start+0x1e11f68>
   157f4:	01249b2f 			; <UNDEFINED> instruction: 0x01249b2f
   157f8:	190b8000 	stmdbne	fp, {pc}
   157fc:	00003c29 	andeq	r3, r0, r9, lsr #24
   15800:	0d2dfc0b 	stceq	12, cr15, [sp, #-44]!	; 0xffffffd4
   15804:	0000c1a5 	andeq	ip, r0, r5, lsr #3
   15808:	c02f0b84 	eorgt	r0, pc, r4, lsl #23
   1580c:	88000124 	stmdahi	r0, {r2, r5, r8}
   15810:	3cc2190b 			; <UNDEFINED> instruction: 0x3cc2190b
   15814:	020b0000 	andeq	r0, fp, #0
   15818:	c1a50d2e 			; <UNDEFINED> instruction: 0xc1a50d2e
   1581c:	0b8c0000 	bleq	fe315824 <__data_end_ram_ret__+0xde225824>
   15820:	0124e52f 			; <UNDEFINED> instruction: 0x0124e52f
   15824:	190b9000 	stmdbne	fp, {ip, pc}
   15828:	000049d7 	ldrdeq	r4, [r0], -r7
   1582c:	132e080b 			; <UNDEFINED> instruction: 0x132e080b
   15830:	00000983 	andeq	r0, r0, r3, lsl #19
   15834:	2a190b94 	bcs	65868c <__ram_ret_data_start+0x654dfc>
   15838:	0b0000ab 	bleq	15aec <__ram_ret_data_start+0x1225c>
   1583c:	b50d2e09 	strlt	r2, [sp, #-3593]	; 0xfffff1f7
   15840:	980000c1 	stmdals	r0, {r0, r6, r7}
   15844:	250a2f0b 	strcs	r2, [sl, #-3851]	; 0xfffff0f5
   15848:	0ba00001 	bleq	fe815854 <__data_end_ram_ret__+0xde725854>
   1584c:	003ce819 	eorseq	lr, ip, r9, lsl r8
   15850:	2e0f0b00 	vmlacs.f64	d0, d15, d0
   15854:	00c1a50d 	sbceq	sl, r1, sp, lsl #10
   15858:	2f0ba400 	svccs	0x000ba400
   1585c:	0001252f 	andeq	r2, r1, pc, lsr #10
   15860:	78190ba8 	ldmdavc	r9, {r3, r5, r7, r8, r9, fp}
   15864:	0b000081 	bleq	15a70 <__ram_ret_data_start+0x121e0>
   15868:	a50d2e15 	strge	r2, [sp, #-3605]	; 0xfffff1eb
   1586c:	ac0000c1 	stcge	0, cr0, [r0], {193}	; 0xc1
   15870:	25542f0b 	ldrbcs	r2, [r4, #-3851]	; 0xfffff0f5
   15874:	0bb00001 	bleq	fec15880 <__data_end_ram_ret__+0xdeb25880>
   15878:	009fae19 	addseq	sl, pc, r9, lsl lr	; <UNPREDICTABLE>
   1587c:	2e1b0b00 	vnmlscs.f64	d0, d11, d0
   15880:	00098313 	andeq	r8, r9, r3, lsl r3
   15884:	190bb400 	stmdbne	fp, {sl, ip, sp, pc}
   15888:	00003d00 	andeq	r3, r0, r0, lsl #26
   1588c:	0d2e1c0b 	stceq	12, cr1, [lr, #-44]!	; 0xffffffd4
   15890:	00012ef6 	strdeq	r2, [r1], -r6
   15894:	792f0bb8 	stmdbvc	pc!, {r3, r4, r5, r7, r8, r9, fp}	; <UNPREDICTABLE>
   15898:	00000125 	andeq	r0, r0, r5, lsr #2
   1589c:	4409000e 	strmi	r0, [r9], #-14
   158a0:	93000009 	movwls	r0, #9
   158a4:	0a00012e 	beq	15d64 <__ram_ret_data_start+0x124d4>
   158a8:	00000094 	muleq	r0, r4, r0
   158ac:	440900bf 	strmi	r0, [r9], #-191	; 0xffffff41
   158b0:	a4000009 	strge	r0, [r0], #-9
   158b4:	2700012e 	strcs	r0, [r0, -lr, lsr #2]
   158b8:	00000094 	muleq	r0, r4, r0
   158bc:	090002e7 	stmdbeq	r0, {r0, r1, r2, r5, r6, r7, r9}
   158c0:	00000944 	andeq	r0, r0, r4, asr #18
   158c4:	00012eb4 			; <UNDEFINED> instruction: 0x00012eb4
   158c8:	0000940a 	andeq	r9, r0, sl, lsl #8
   158cc:	0900bb00 	stmdbeq	r0, {r8, r9, fp, ip, sp, pc}
   158d0:	00000944 	andeq	r0, r0, r4, asr #18
   158d4:	00012ec5 	andeq	r2, r1, r5, asr #29
   158d8:	00009427 	andeq	r9, r0, r7, lsr #8
   158dc:	00018700 	andeq	r8, r1, r0, lsl #14
   158e0:	00094409 	andeq	r4, r9, r9, lsl #8
   158e4:	012ed500 			; <UNDEFINED> instruction: 0x012ed500
   158e8:	00940a00 	addseq	r0, r4, r0, lsl #20
   158ec:	00130000 	andseq	r0, r3, r0
   158f0:	00094409 	andeq	r4, r9, r9, lsl #8
   158f4:	012ee500 			; <UNDEFINED> instruction: 0x012ee500
   158f8:	00940a00 	addseq	r0, r4, r0, lsl #20
   158fc:	00c70000 	sbceq	r0, r7, r0
   15900:	00094409 	andeq	r4, r9, r9, lsl #8
   15904:	012ef600 	msreq	LR_fiq, r0
   15908:	00942700 	addseq	r2, r4, r0, lsl #14
   1590c:	01430000 	mrseq	r0, (UNDEF: 67)
   15910:	09440900 	stmdbeq	r4, {r8, fp}^
   15914:	2f070000 	svccs	0x00070000
   15918:	94270001 	strtls	r0, [r7], #-1
   1591c:	47000000 	strmi	r0, [r0, -r0]
   15920:	77060002 	strvc	r0, [r6, -r2]
   15924:	0b0000a5 	bleq	15bc0 <__ram_ret_data_start+0x12330>
   15928:	9e022e22 	cdpls	14, 0, cr2, cr2, cr2, {1}
   1592c:	1c000125 	stfnes	f0, [r0], {37}	; 0x25
   15930:	2e260b04 	vmulcs.f64	d0, d6, d4
   15934:	012f3805 			; <UNDEFINED> instruction: 0x012f3805
   15938:	52432c00 	subpl	r2, r3, #0, 24
   1593c:	2e280b00 	vmulcs.f64	d0, d8, d0
   15940:	00098317 	andeq	r8, r9, r7, lsl r3
   15944:	0be41d00 	bleq	ff91cd4c <__data_end_ram_ret__+0xdf82cd4c>
   15948:	290b0000 	stmdbcs	fp, {}	; <UNPREDICTABLE>
   1594c:	ba7b1c2e 	blt	1edca0c <__ram_ret_data_start+0x1ed917c>
   15950:	1c000000 	stcne	0, cr0, [r0], {-0}
   15954:	2e2b0b04 	vmulcs.f64	d0, d11, d4
   15958:	012f5c05 			; <UNDEFINED> instruction: 0x012f5c05
   1595c:	52532c00 	subspl	r2, r3, #0, 24
   15960:	2e2d0b00 	vmulcs.f64	d0, d13, d0
   15964:	00098317 	andeq	r8, r9, r7, lsl r3
   15968:	00f41d00 	rscseq	r1, r4, r0, lsl #26
   1596c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
   15970:	bad71c2e 	blt	ff5dca30 <__data_end_ram_ret__+0xdf4eca30>
   15974:	1c000000 	stcne	0, cr0, [r0], {-0}
   15978:	2e300b04 	vaddcs.f64	d0, d0, d4
   1597c:	012f8005 			; <UNDEFINED> instruction: 0x012f8005
   15980:	52522c00 	subspl	r2, r2, #0, 24
   15984:	2e320b00 	vaddcs.f64	d0, d2, d0
   15988:	00098317 	andeq	r8, r9, r7, lsl r3
   1598c:	28a41d00 	stmiacs	r4!, {r8, sl, fp, ip}
   15990:	330b0000 	movwcc	r0, #45056	; 0xb000
   15994:	bb101c2e 	bllt	41ca54 <__ram_ret_data_start+0x4191c4>
   15998:	1b000000 	blne	159a0 <__ram_ret_data_start+0x12110>
   1599c:	2e240b0c 	vmulcs.f64	d0, d4, d12
   159a0:	012f9d09 			; <UNDEFINED> instruction: 0x012f9d09
   159a4:	2f142d00 	svccs	0x00142d00
   159a8:	2d000001 	stccs	0, cr0, [r0, #-4]
   159ac:	00012f38 	andeq	r2, r1, r8, lsr pc
   159b0:	2f5c2d04 	svccs	0x005c2d04
   159b4:	00080001 	andeq	r0, r8, r1
   159b8:	008f8f06 	addeq	r8, pc, r6, lsl #30
   159bc:	2e350b00 	vaddcs.f64	d0, d5, d0
   159c0:	012f8002 			; <UNDEFINED> instruction: 0x012f8002
   159c4:	09313000 	ldmdbeq	r1!, {ip, sp}
   159c8:	750c0000 	strvc	r0, [ip, #-0]
   159cc:	00097711 	andeq	r7, r9, r1, lsl r7
   159d0:	63750f00 	cmnvs	r5, #0, 30
   159d4:	0d080000 	stceq	0, cr0, [r8, #-0]
   159d8:	2feb1057 	svccs	0x00eb1057
   159dc:	8e0c0001 	cdphi	0, 0, cr0, cr12, cr1, {0}
   159e0:	0d000024 	stceq	0, cr0, [r0, #-144]	; 0xffffff70
   159e4:	15ed1259 	strbne	r1, [sp, #601]!	; 0x259
   159e8:	0c000000 	stceq	0, cr0, [r0], {-0}
   159ec:	00004107 	andeq	r4, r0, r7, lsl #2
   159f0:	d00f5a0d 	andle	r5, pc, sp, lsl #20
   159f4:	0200000d 	andeq	r0, r0, #13
   159f8:	00758f0c 	rsbseq	r8, r5, ip, lsl #30
   159fc:	105b0d00 	subsne	r0, fp, r0, lsl #26
   15a00:	00000996 	muleq	r0, r6, r9
   15a04:	71030004 	tstvc	r3, r4
   15a08:	0d000075 	stceq	0, cr0, [r0, #-468]	; 0xfffffe2c
   15a0c:	2fb6025c 	svccs	0x00b6025c
   15a10:	eb160001 	bl	595a1c <__ram_ret_data_start+0x59218c>
   15a14:	3100012f 	tstcc	r0, pc, lsr #2
   15a18:	00007c45 	andeq	r7, r0, r5, asr #24
   15a1c:	0e0a6f01 	cdpeq	15, 0, cr6, cr10, cr1, {0}
   15a20:	0500000f 	streq	r0, [r0, #-15]
   15a24:	ff820803 			; <UNDEFINED> instruction: 0xff820803
   15a28:	0996091f 	ldmibeq	r6, {r0, r1, r2, r3, r4, r8, fp}
   15a2c:	301e0000 	andscc	r0, lr, r0
   15a30:	940a0001 	strls	r0, [sl], #-1
   15a34:	7f000000 	svcvc	0x00000000
   15a38:	42203100 	eormi	r3, r0, #0, 2
   15a3c:	7c010000 	stcvc	0, cr0, [r1], {-0}
   15a40:	01300e0c 	teqeq	r0, ip, lsl #28
   15a44:	04030500 	streq	r0, [r3], #-1280	; 0xfffffb00
   15a48:	321fff80 	andscc	pc, pc, #128, 30	; 0x200
   15a4c:	00004041 	andeq	r4, r0, r1, asr #32
   15a50:	060f5301 	streq	r5, [pc], -r1, lsl #6
   15a54:	00003070 	andeq	r3, r0, r0, ror r0
   15a58:	000000b8 	strheq	r0, [r0], -r8
   15a5c:	310b9c01 	tstcc	fp, r1, lsl #24
   15a60:	dc330001 	ldcle	0, cr0, [r3], #-4
   15a64:	01000050 	qaddeq	r0, r0, r0
   15a68:	440d0f55 	strmi	r0, [sp], #-3925	; 0xfffff0ab
   15a6c:	1f000009 	svcne	0x00000009
   15a70:	19000001 	stmdbne	r0, {r0}
   15a74:	33000001 	movwcc	r0, #1
   15a78:	000090b2 	strheq	r9, [r0], -r2
   15a7c:	0d0f5601 	stceq	6, cr5, [pc, #-4]	; 15a80 <__ram_ret_data_start+0x121f0>
   15a80:	00000944 	andeq	r0, r0, r4, asr #18
   15a84:	00000150 	andeq	r0, r0, r0, asr r1
   15a88:	0000014a 	andeq	r0, r0, sl, asr #2
   15a8c:	00958033 	addseq	r8, r5, r3, lsr r0
   15a90:	0f570100 	svceq	0x00570100
   15a94:	0009440d 	andeq	r4, r9, sp, lsl #8
   15a98:	00018100 	andeq	r8, r1, r0, lsl #2
   15a9c:	00017b00 	andeq	r7, r1, r0, lsl #22
   15aa0:	4d873300 	stcmi	3, cr3, [r7]
   15aa4:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
   15aa8:	09440d0f 	stmdbeq	r4, {r0, r1, r2, r3, r8, sl, fp}^
   15aac:	01b20000 			; <UNDEFINED> instruction: 0x01b20000
   15ab0:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
   15ab4:	89330000 	ldmdbhi	r3!, {}	; <UNPREDICTABLE>
   15ab8:	01000047 	tsteq	r0, r7, asr #32
   15abc:	550e0f59 	strpl	r0, [lr, #-3929]	; 0xfffff0a7
   15ac0:	e5000009 	str	r0, [r0, #-9]
   15ac4:	dd000001 	stcle	0, cr0, [r0, #-4]
   15ac8:	33000001 	movwcc	r0, #1
   15acc:	00003ec4 	andeq	r3, r0, r4, asr #29
   15ad0:	0e0f5a01 	vmlaeq.f32	s10, s30, s2
   15ad4:	00000955 	andeq	r0, r0, r5, asr r9
   15ad8:	00000223 	andeq	r0, r0, r3, lsr #4
   15adc:	0000021b 	andeq	r0, r0, fp, lsl r2
   15ae0:	00598533 	subseq	r8, r9, r3, lsr r5
   15ae4:	0f5b0100 	svceq	0x005b0100
   15ae8:	0009550e 	andeq	r5, r9, lr, lsl #10
   15aec:	00026100 	andeq	r6, r2, r0, lsl #2
   15af0:	00025900 	andeq	r5, r2, r0, lsl #18
   15af4:	3b693300 	blcc	1a626fc <__ram_ret_data_start+0x1a5ee6c>
   15af8:	5c010000 	stcpl	0, cr0, [r1], {-0}
   15afc:	09550e0f 	ldmdbeq	r5, {r0, r1, r2, r3, r9, sl, fp}^
   15b00:	029f0000 	addseq	r0, pc, #0
   15b04:	02970000 	addseq	r0, r7, #0
   15b08:	a2340000 	eorsge	r0, r4, #0
   15b0c:	2e000030 	mcrcs	0, 0, r0, cr0, cr0, {1}
   15b10:	34000153 	strcc	r0, [r0], #-339	; 0xfffffead
   15b14:	000030ba 	strheq	r3, [r0], -sl
   15b18:	0001533b 	andeq	r5, r1, fp, lsr r3
   15b1c:	00310c34 	eorseq	r0, r1, r4, lsr ip
   15b20:	01534800 	cmpeq	r3, r0, lsl #16
   15b24:	51320000 	teqpl	r2, r0
   15b28:	0100008c 	smlabbeq	r0, ip, r0, r0
   15b2c:	30060f06 	andcc	r0, r6, r6, lsl #30
   15b30:	4000002f 	andmi	r0, r0, pc, lsr #32
   15b34:	01000001 	tsteq	r0, r1
   15b38:	0131959c 	teqeq	r1, ip	; <illegal shifter operand>
   15b3c:	4aa23300 	bmi	fe8a2744 <__data_end_ram_ret__+0xde7b2744>
   15b40:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
   15b44:	09770e0f 	ldmdbeq	r7!, {r0, r1, r2, r3, r9, sl, fp}^
   15b48:	02d70000 	sbcseq	r0, r7, #0
   15b4c:	02d50000 	sbcseq	r0, r5, #0
   15b50:	a4330000 	ldrtge	r0, [r3], #-0
   15b54:	0100008d 	smlabbeq	r0, sp, r0, r0
   15b58:	550e0f09 	strpl	r0, [lr, #-3849]	; 0xfffff0f7
   15b5c:	f2000009 	vhadd.s8	d0, d0, d9
   15b60:	ea000002 	b	15b70 <__ram_ret_data_start+0x122e0>
   15b64:	34000002 	strcc	r0, [r0], #-2
   15b68:	00002f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
   15b6c:	00015355 	andeq	r5, r1, r5, asr r3
   15b70:	002fa834 	eoreq	sl, pc, r4, lsr r8	; <UNPREDICTABLE>
   15b74:	01536200 	cmpeq	r3, r0, lsl #4
   15b78:	2fc03400 	svccs	0x00c03400
   15b7c:	536f0000 	cmnpl	pc, #0
   15b80:	d8340001 	ldmdale	r4!, {r0}
   15b84:	7c00002f 	stcvc	0, cr0, [r0], {47}	; 0x2f
   15b88:	34000153 	strcc	r0, [r0], #-339	; 0xfffffead
   15b8c:	00002fec 	andeq	r2, r0, ip, ror #31
   15b90:	00015389 	andeq	r5, r1, r9, lsl #7
   15b94:	00300034 	eorseq	r0, r0, r4, lsr r0
   15b98:	01539600 	cmpeq	r3, r0, lsl #12
   15b9c:	301a3400 	andscc	r3, sl, r0, lsl #8
   15ba0:	53a30000 			; <UNDEFINED> instruction: 0x53a30000
   15ba4:	34340001 	ldrtcc	r0, [r4], #-1
   15ba8:	b0000030 	andlt	r0, r0, r0, lsr r0
   15bac:	00000153 	andeq	r0, r0, r3, asr r1
   15bb0:	005a5c32 	subseq	r5, sl, r2, lsr ip
   15bb4:	0e730100 	rpweqs	f0, f3, f0
   15bb8:	002c9c06 	eoreq	r9, ip, r6, lsl #24
   15bbc:	00029400 	andeq	r9, r2, r0, lsl #8
   15bc0:	8e9c0100 	fmlhie	f0, f4, f0
   15bc4:	33000132 	movwcc	r0, #306	; 0x132
   15bc8:	00007164 	andeq	r7, r0, r4, ror #2
   15bcc:	0f0e7501 	svceq	0x000e7501
   15bd0:	00000977 	andeq	r0, r0, r7, ror r9
   15bd4:	0000032a 	andeq	r0, r0, sl, lsr #6
   15bd8:	00000328 	andeq	r0, r0, r8, lsr #6
   15bdc:	0028e233 	eoreq	lr, r8, r3, lsr r2
   15be0:	0e760100 	rpweqs	f0, f6, f0
   15be4:	0009770e 	andeq	r7, r9, lr, lsl #14
   15be8:	00034700 	andeq	r4, r3, r0, lsl #14
   15bec:	00033d00 	andeq	r3, r3, r0, lsl #26
   15bf0:	28ea3300 	stmiacs	sl!, {r8, r9, ip, sp}^
   15bf4:	77010000 	strvc	r0, [r1, -r0]
   15bf8:	09770e0e 	ldmdbeq	r7!, {r1, r2, r3, r9, sl, fp}^
   15bfc:	03aa0000 			; <UNDEFINED> instruction: 0x03aa0000
   15c00:	03a00000 	moveq	r0, #0
   15c04:	86340000 	ldrthi	r0, [r4], -r0
   15c08:	bd00002d 	stclt	0, cr0, [r0, #-180]	; 0xffffff4c
   15c0c:	34000153 	strcc	r0, [r0], #-339	; 0xfffffead
   15c10:	00002d9a 	muleq	r0, sl, sp
   15c14:	000153ca 	andeq	r5, r1, sl, asr #7
   15c18:	002dae34 	eoreq	sl, sp, r4, lsr lr
   15c1c:	0153d700 	cmpeq	r3, r0, lsl #14
   15c20:	2db43400 	cfldrscs	mvf3, [r4]
   15c24:	53e40000 	mvnpl	r0, #0
   15c28:	c8340001 	ldmdagt	r4!, {r0}
   15c2c:	f100002d 			; <UNDEFINED> instruction: 0xf100002d
   15c30:	34000153 	strcc	r0, [r0], #-339	; 0xfffffead
   15c34:	00002ddc 	ldrdeq	r2, [r0], -ip
   15c38:	000153fe 	strdeq	r5, [r1], -lr
   15c3c:	002df234 	eoreq	pc, sp, r4, lsr r2	; <UNPREDICTABLE>
   15c40:	01540b00 	cmpeq	r4, r0, lsl #22
   15c44:	2df83400 	cfldrdcs	mvd3, [r8]
   15c48:	54180000 	ldrpl	r0, [r8], #-0
   15c4c:	0e340001 	cdpeq	0, 3, cr0, cr4, cr1, {0}
   15c50:	2500002e 	strcs	r0, [r0, #-46]	; 0xffffffd2
   15c54:	34000154 	strcc	r0, [r0], #-340	; 0xfffffeac
   15c58:	00002e26 	andeq	r2, r0, r6, lsr #28
   15c5c:	00015432 	andeq	r5, r1, r2, lsr r4
   15c60:	002e3e34 	eoreq	r3, lr, r4, lsr lr
   15c64:	01543f00 	cmpeq	r4, r0, lsl #30
   15c68:	2e443400 	cdpcs	4, 4, cr3, cr4, cr0, {0}
   15c6c:	544c0000 	strbpl	r0, [ip], #-0
   15c70:	52340001 	eorspl	r0, r4, #1
   15c74:	5900002e 	stmdbpl	r0, {r1, r2, r3, r5}
   15c78:	34000154 	strcc	r0, [r0], #-340	; 0xfffffeac
   15c7c:	00002e60 	andeq	r2, r0, r0, ror #28
   15c80:	00015466 	andeq	r5, r1, r6, ror #8
   15c84:	002e7834 	eoreq	r7, lr, r4, lsr r8
   15c88:	01547300 	cmpeq	r4, r0, lsl #6
   15c8c:	2e903400 	cdpcs	4, 9, cr3, cr0, cr0, {0}
   15c90:	54800000 	strpl	r0, [r0], #0
   15c94:	a8340001 	ldmdage	r4!, {r0}
   15c98:	8d00002e 	stchi	0, cr0, [r0, #-184]	; 0xffffff48
   15c9c:	34000154 	strcc	r0, [r0], #-340	; 0xfffffeac
   15ca0:	00002eae 	andeq	r2, r0, lr, lsr #29
   15ca4:	0001549a 	muleq	r1, sl, r4
   15ca8:	2a4b3200 	bcs	12e24b0 <__ram_ret_data_start+0x12dec20>
   15cac:	ea010000 	b	55cb4 <__ram_ret_data_start+0x52424>
   15cb0:	2a6c060d 	bcs	1b174ec <__ram_ret_data_start+0x1b13c5c>
   15cb4:	02300000 	eorseq	r0, r0, #0
   15cb8:	9c010000 	stcls	0, cr0, [r1], {-0}
   15cbc:	00013375 	andeq	r3, r1, r5, ror r3
   15cc0:	00715b33 	rsbseq	r5, r1, r3, lsr fp
   15cc4:	0dec0100 	stfeqe	f0, [ip]
   15cc8:	0009770e 	andeq	r7, r9, lr, lsl #14
   15ccc:	00040500 	andeq	r0, r4, r0, lsl #10
   15cd0:	00040300 	andeq	r0, r4, r0, lsl #6
   15cd4:	28e23300 	stmiacs	r2!, {r8, r9, ip, sp}^
   15cd8:	ed010000 	stc	0, cr0, [r1, #-0]
   15cdc:	09770e0d 	ldmdbeq	r7!, {r0, r2, r3, r9, sl, fp}^
   15ce0:	042a0000 	strteq	r0, [sl], #-0
   15ce4:	04180000 	ldreq	r0, [r8], #-0
   15ce8:	ea330000 	b	cd5cf0 <__ram_ret_data_start+0xcd2460>
   15cec:	01000028 	tsteq	r0, r8, lsr #32
   15cf0:	770e0dee 	strvc	r0, [lr, -lr, ror #27]
   15cf4:	a8000009 	stmdage	r0, {r0, r3}
   15cf8:	96000004 	strls	r0, [r0], -r4
   15cfc:	34000004 	strcc	r0, [r0], #-4
   15d00:	00002b1c 	andeq	r2, r0, ip, lsl fp
   15d04:	000154a7 	andeq	r5, r1, r7, lsr #9
   15d08:	002b2234 	eoreq	r2, fp, r4, lsr r2
   15d0c:	0154b400 	cmpeq	r4, r0, lsl #8
   15d10:	2b283400 	blcs	a22d18 <__ram_ret_data_start+0xa1f488>
   15d14:	54c10000 	strbpl	r0, [r1], #0
   15d18:	2e340001 	cdpcs	0, 3, cr0, cr4, cr1, {0}
   15d1c:	ce00002b 	cdpgt	0, 0, cr0, cr0, cr11, {1}
   15d20:	34000154 	strcc	r0, [r0], #-340	; 0xfffffeac
   15d24:	00002b42 	andeq	r2, r0, r2, asr #22
   15d28:	000154db 	ldrdeq	r5, [r1], -fp
   15d2c:	002b5634 	eoreq	r5, fp, r4, lsr r6
   15d30:	0154e800 	cmpeq	r4, r0, lsl #16
   15d34:	2b6c3400 	blcs	1b22d3c <__ram_ret_data_start+0x1b1f4ac>
   15d38:	54f50000 	ldrbtpl	r0, [r5], #0
   15d3c:	80340001 	eorshi	r0, r4, r1
   15d40:	0200002b 	andeq	r0, r0, #43	; 0x2b
   15d44:	34000155 	strcc	r0, [r0], #-341	; 0xfffffeab
   15d48:	00002b94 	muleq	r0, r4, fp
   15d4c:	0001550f 	andeq	r5, r1, pc, lsl #10
   15d50:	002baa34 	eoreq	sl, fp, r4, lsr sl
   15d54:	01551c00 	cmpeq	r5, r0, lsl #24
   15d58:	2bbe3400 	blcs	fefa2d60 <__data_end_ram_ret__+0xdeeb2d60>
   15d5c:	55290000 	strpl	r0, [r9, #-0]!
   15d60:	d2340001 	eorsle	r0, r4, #1
   15d64:	3600002b 	strcc	r0, [r0], -fp, lsr #32
   15d68:	34000155 	strcc	r0, [r0], #-341	; 0xfffffeab
   15d6c:	00002be8 	andeq	r2, r0, r8, ror #23
   15d70:	00015543 	andeq	r5, r1, r3, asr #10
   15d74:	002bfc34 	eoreq	pc, fp, r4, lsr ip	; <UNPREDICTABLE>
   15d78:	01555000 	cmpeq	r5, r0
   15d7c:	2c103400 	cfldrscs	mvf3, [r0], {-0}
   15d80:	555d0000 	ldrbpl	r0, [sp, #-0]
   15d84:	2a340001 	bcs	d15d90 <__ram_ret_data_start+0xd12500>
   15d88:	6a00002c 	bvs	15e40 <__ram_ret_data_start+0x125b0>
   15d8c:	00000155 	andeq	r0, r0, r5, asr r1
   15d90:	006def32 	rsbeq	lr, sp, r2, lsr pc
   15d94:	0d9e0100 	ldfeqs	f0, [lr]
   15d98:	00295406 	eoreq	r5, r9, r6, lsl #8
   15d9c:	00011800 	andeq	r1, r1, r0, lsl #16
   15da0:	1a9c0100 	bne	fe7161a8 <__data_end_ram_ret__+0xde6261a8>
   15da4:	33000134 	movwcc	r0, #308	; 0x134
   15da8:	000028e2 	andeq	r2, r0, r2, ror #17
   15dac:	0e0da001 	cdpeq	0, 0, cr10, cr13, cr1, {0}
   15db0:	00000977 	andeq	r0, r0, r7, ror r9
   15db4:	00000528 	andeq	r0, r0, r8, lsr #10
   15db8:	00000514 	andeq	r0, r0, r4, lsl r5
   15dbc:	00705f33 	rsbseq	r5, r0, r3, lsr pc
   15dc0:	0da10100 	stfeqs	f0, [r1]
   15dc4:	0009770e 	andeq	r7, r9, lr, lsl #14
   15dc8:	0005d700 	andeq	sp, r5, r0, lsl #14
   15dcc:	0005d500 	andeq	sp, r5, r0, lsl #10
   15dd0:	2a263400 	bcs	9a2dd8 <__ram_ret_data_start+0x99f548>
   15dd4:	55770000 	ldrbpl	r0, [r7, #-0]!
   15dd8:	2c340001 	ldccs	0, cr0, [r4], #-4
   15ddc:	8400002a 	strhi	r0, [r0], #-42	; 0xffffffd6
   15de0:	34000155 	strcc	r0, [r0], #-341	; 0xfffffeab
   15de4:	00002a32 	andeq	r2, r0, r2, lsr sl
   15de8:	00015591 	muleq	r1, r1, r5
   15dec:	002a3834 	eoreq	r3, sl, r4, lsr r8
   15df0:	01559e00 	cmpeq	r5, r0, lsl #28
   15df4:	2a3e3400 	bcs	fa2dfc <__ram_ret_data_start+0xf9f56c>
   15df8:	55ab0000 	strpl	r0, [fp, #0]!
   15dfc:	44340001 	ldrtmi	r0, [r4], #-1
   15e00:	b800002a 	stmdalt	r0, {r1, r3, r5}
   15e04:	34000155 	strcc	r0, [r0], #-341	; 0xfffffeab
   15e08:	00002a4a 	andeq	r2, r0, sl, asr #20
   15e0c:	000155c5 	andeq	r5, r1, r5, asr #11
   15e10:	002a5034 	eoreq	r5, sl, r4, lsr r0
   15e14:	0155d200 	cmpeq	r5, r0, lsl #4
   15e18:	2a563400 	bcs	15a2e20 <__ram_ret_data_start+0x159f590>
   15e1c:	55df0000 	ldrbpl	r0, [pc]	; 15e24 <__ram_ret_data_start+0x12594>
   15e20:	5c340001 	ldcpl	0, cr0, [r4], #-4
   15e24:	ec00002a 	stc	0, cr0, [r0], {42}	; 0x2a
   15e28:	34000155 	strcc	r0, [r0], #-341	; 0xfffffeab
   15e2c:	00002a62 	andeq	r2, r0, r2, ror #20
   15e30:	000155f9 	strdeq	r5, [r1], -r9
   15e34:	9fc03200 	svcls	0x00c03200
   15e38:	11010000 	mrsne	r0, (UNDEF: 1)
   15e3c:	2720060d 	strcs	r0, [r0, -sp, lsl #12]!
   15e40:	02340000 	eorseq	r0, r4, #0
   15e44:	9c010000 	stcls	0, cr0, [r1], {-0}
   15e48:	00013522 	andeq	r3, r1, r2, lsr #10
   15e4c:	0028e233 	eoreq	lr, r8, r3, lsr r2
   15e50:	0d130100 	ldfeqs	f0, [r3, #-0]
   15e54:	0009770e 	andeq	r7, r9, lr, lsl #14
   15e58:	00061000 	andeq	r1, r6, r0
   15e5c:	0005ea00 	andeq	lr, r5, r0, lsl #20
   15e60:	6adc3300 	bvs	ff722a68 <__data_end_ram_ret__+0xdf632a68>
   15e64:	14010000 	strne	r0, [r1], #-0
   15e68:	09770e0d 	ldmdbeq	r7!, {r0, r2, r3, r9, sl, fp}^
   15e6c:	07580000 	ldrbeq	r0, [r8, -r0]
   15e70:	07560000 	ldrbeq	r0, [r6, -r0]
   15e74:	c8340000 	ldmdagt	r4!, {}	; <UNPREDICTABLE>
   15e78:	06000028 	streq	r0, [r0], -r8, lsr #32
   15e7c:	34000156 	strcc	r0, [r0], #-342	; 0xfffffeaa
   15e80:	000028ce 	andeq	r2, r0, lr, asr #17
   15e84:	00015613 	andeq	r5, r1, r3, lsl r6
   15e88:	0028d434 	eoreq	sp, r8, r4, lsr r4
   15e8c:	01562000 	cmpeq	r6, r0
   15e90:	28da3400 	ldmcs	sl, {sl, ip, sp}^
   15e94:	562d0000 	strtpl	r0, [sp], -r0
   15e98:	e0340001 	eors	r0, r4, r1
   15e9c:	3a000028 	bcc	15f44 <__ram_ret_data_start+0x126b4>
   15ea0:	34000156 	strcc	r0, [r0], #-342	; 0xfffffeaa
   15ea4:	000028e6 	andeq	r2, r0, r6, ror #17
   15ea8:	00015647 	andeq	r5, r1, r7, asr #12
   15eac:	0028ec34 	eoreq	lr, r8, r4, lsr ip
   15eb0:	01565400 	cmpeq	r6, r0, lsl #8
   15eb4:	28f23400 	ldmcs	r2!, {sl, ip, sp}^
   15eb8:	56610000 	strbtpl	r0, [r1], -r0
   15ebc:	f8340001 			; <UNDEFINED> instruction: 0xf8340001
   15ec0:	df000028 	svcle	0x00000028
   15ec4:	34000155 	strcc	r0, [r0], #-341	; 0xfffffeab
   15ec8:	000028fe 	strdeq	r2, [r0], -lr
   15ecc:	0001566e 	andeq	r5, r1, lr, ror #12
   15ed0:	00290434 	eoreq	r0, r9, r4, lsr r4
   15ed4:	01567b00 	cmpeq	r6, r0, lsl #22
   15ed8:	290a3400 	stmdbcs	sl, {sl, ip, sp}
   15edc:	56060000 	strpl	r0, [r6], -r0
   15ee0:	10340001 	eorsne	r0, r4, r1
   15ee4:	13000029 	movwne	r0, #41	; 0x29
   15ee8:	34000156 	strcc	r0, [r0], #-342	; 0xfffffeaa
   15eec:	00002916 	andeq	r2, r0, r6, lsl r9
   15ef0:	00015688 	andeq	r5, r1, r8, lsl #13
   15ef4:	00291c34 	eoreq	r1, r9, r4, lsr ip
   15ef8:	01569500 	cmpeq	r6, r0, lsl #10
   15efc:	29223400 	stmdbcs	r2!, {sl, ip, sp}
   15f00:	56a20000 	strtpl	r0, [r2], r0
   15f04:	28340001 	ldmdacs	r4!, {r0}
   15f08:	af000029 	svcge	0x00000029
   15f0c:	34000156 	strcc	r0, [r0], #-342	; 0xfffffeaa
   15f10:	0000292e 	andeq	r2, r0, lr, lsr #18
   15f14:	000156bc 			; <UNDEFINED> instruction: 0x000156bc
   15f18:	00293434 	eoreq	r3, r9, r4, lsr r4
   15f1c:	0156c900 	cmpeq	r6, r0, lsl #18
   15f20:	293a3400 	ldmdbcs	sl!, {sl, ip, sp}
   15f24:	56d60000 	ldrbpl	r0, [r6], r0
   15f28:	40340001 	eorsmi	r0, r4, r1
   15f2c:	e3000029 	movw	r0, #41	; 0x29
   15f30:	34000156 	strcc	r0, [r0], #-342	; 0xfffffeaa
   15f34:	00002946 	andeq	r2, r0, r6, asr #18
   15f38:	000156f0 	strdeq	r5, [r1], -r0
   15f3c:	385e3200 	ldmdacc	lr, {r9, ip, sp}^
   15f40:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
   15f44:	2484060c 	strcs	r0, [r4], #1548	; 0x60c
   15f48:	029c0000 	addseq	r0, ip, #0
   15f4c:	9c010000 	stcls	0, cr0, [r1], {-0}
   15f50:	00013663 	andeq	r3, r1, r3, ror #12
   15f54:	0028e233 	eoreq	lr, r8, r3, lsr r2
   15f58:	0c6b0100 	stfeqe	f0, [fp], #-0
   15f5c:	0009770e 	andeq	r7, r9, lr, lsl #14
   15f60:	00077500 	andeq	r7, r7, r0, lsl #10
   15f64:	00076b00 	andeq	r6, r7, r0, lsl #22
   15f68:	28ea3300 	stmiacs	sl!, {r8, r9, ip, sp}^
   15f6c:	6c010000 	stcvs	0, cr0, [r1], {-0}
   15f70:	09770e0c 	ldmdbeq	r7!, {r2, r3, r9, sl, fp}^
   15f74:	07bf0000 	ldreq	r0, [pc, r0]!
   15f78:	07b50000 	ldreq	r0, [r5, r0]!
   15f7c:	d3330000 	teqle	r3, #0
   15f80:	0100006a 	tsteq	r0, sl, rrx
   15f84:	770e0c6d 	strvc	r0, [lr, -sp, ror #24]
   15f88:	01000009 	tsteq	r0, r9
   15f8c:	ff000008 			; <UNDEFINED> instruction: 0xff000008
   15f90:	34000007 	strcc	r0, [r0], #-7
   15f94:	00002670 	andeq	r2, r0, r0, ror r6
   15f98:	000156fd 	strdeq	r5, [r1], -sp
   15f9c:	00267634 	eoreq	r7, r6, r4, lsr r6
   15fa0:	01570a00 	cmpeq	r7, r0, lsl #20
   15fa4:	267c3400 	ldrbtcs	r3, [ip], -r0, lsl #8
   15fa8:	57170000 	ldrpl	r0, [r7, -r0]
   15fac:	82340001 	eorshi	r0, r4, #1
   15fb0:	24000026 	strcs	r0, [r0], #-38	; 0xffffffda
   15fb4:	34000157 	strcc	r0, [r0], #-343	; 0xfffffea9
   15fb8:	00002688 	andeq	r2, r0, r8, lsl #13
   15fbc:	00015731 	andeq	r5, r1, r1, lsr r7
   15fc0:	00268e34 	eoreq	r8, r6, r4, lsr lr
   15fc4:	01573e00 	cmpeq	r7, r0, lsl #28
   15fc8:	26943400 	ldrcs	r3, [r4], r0, lsl #8
   15fcc:	574b0000 	strbpl	r0, [fp, -r0]
   15fd0:	9a340001 	bls	d15fdc <__ram_ret_data_start+0xd1274c>
   15fd4:	58000026 	stmdapl	r0, {r1, r2, r5}
   15fd8:	34000157 	strcc	r0, [r0], #-343	; 0xfffffea9
   15fdc:	000026a0 	andeq	r2, r0, r0, lsr #13
   15fe0:	00015765 	andeq	r5, r1, r5, ror #14
   15fe4:	0026a634 	eoreq	sl, r6, r4, lsr r6
   15fe8:	01577200 	cmpeq	r7, r0, lsl #4
   15fec:	26ac3400 	strtcs	r3, [ip], r0, lsl #8
   15ff0:	577f0000 	ldrbpl	r0, [pc, -r0]!
   15ff4:	b2340001 	eorslt	r0, r4, #1
   15ff8:	8c000026 	stchi	0, cr0, [r0], {38}	; 0x26
   15ffc:	34000157 	strcc	r0, [r0], #-343	; 0xfffffea9
   16000:	000026b8 			; <UNDEFINED> instruction: 0x000026b8
   16004:	00015799 	muleq	r1, r9, r7
   16008:	0026be34 	eoreq	fp, r6, r4, lsr lr
   1600c:	0157a600 	cmpeq	r7, r0, lsl #12
   16010:	26c43400 	strbcs	r3, [r4], r0, lsl #8
   16014:	57b30000 	ldrpl	r0, [r3, r0]!
   16018:	ca340001 	bgt	d16024 <__ram_ret_data_start+0xd12794>
   1601c:	c0000026 	andgt	r0, r0, r6, lsr #32
   16020:	34000157 	strcc	r0, [r0], #-343	; 0xfffffea9
   16024:	000026d0 	ldrdeq	r2, [r0], -r0
   16028:	000157cd 	andeq	r5, r1, sp, asr #15
   1602c:	0026d634 	eoreq	sp, r6, r4, lsr r6
   16030:	0157da00 	cmpeq	r7, r0, lsl #20
   16034:	26dc3400 	ldrbcs	r3, [ip], r0, lsl #8
   16038:	57e70000 	strbpl	r0, [r7, r0]!
   1603c:	e2340001 	eors	r0, r4, #1
   16040:	f4000026 	vst4.8	{d0-d3}, [r0 :128], r6
   16044:	34000157 	strcc	r0, [r0], #-343	; 0xfffffea9
   16048:	000026e8 	andeq	r2, r0, r8, ror #13
   1604c:	00015801 	andeq	r5, r1, r1, lsl #16
   16050:	0026ee34 	eoreq	lr, r6, r4, lsr lr
   16054:	01580e00 	cmpeq	r8, r0, lsl #28
   16058:	26f43400 	ldrbtcs	r3, [r4], r0, lsl #8
   1605c:	581b0000 	ldmdapl	fp, {}	; <UNPREDICTABLE>
   16060:	fa340001 	blx	d1606c <__ram_ret_data_start+0xd127dc>
   16064:	28000026 	stmdacs	r0, {r1, r2, r5}
   16068:	34000158 	strcc	r0, [r0], #-344	; 0xfffffea8
   1606c:	00002700 	andeq	r2, r0, r0, lsl #14
   16070:	00015835 	andeq	r5, r1, r5, lsr r8
   16074:	00270634 	eoreq	r0, r7, r4, lsr r6
   16078:	01584200 	cmpeq	r8, r0, lsl #4
   1607c:	ae320000 	cdpge	0, 3, cr0, cr2, cr0, {0}
   16080:	01000066 	tsteq	r0, r6, rrx
   16084:	4c060ba9 			; <UNDEFINED> instruction: 0x4c060ba9
   16088:	38000021 	stmdacc	r0, {r0, r5}
   1608c:	01000003 	tsteq	r0, r3
   16090:	0137bf9c 	teqeq	r7, ip	; <illegal shifter operand>
   16094:	28e23300 	stmiacs	r2!, {r8, r9, ip, sp}^
   16098:	ab010000 	blge	560a0 <__ram_ret_data_start+0x52810>
   1609c:	09770e0b 	ldmdbeq	r7!, {r0, r1, r3, r9, sl, fp}^
   160a0:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
   160a4:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
   160a8:	ea330000 	b	cd60b0 <__ram_ret_data_start+0xcd2820>
   160ac:	01000028 	tsteq	r0, r8, lsr #32
   160b0:	770e0bac 	strvc	r0, [lr, -ip, lsr #23]
   160b4:	b4000009 	strlt	r0, [r0], #-9
   160b8:	92000009 	andls	r0, r0, #9
   160bc:	33000009 	movwcc	r0, #9
   160c0:	00006aca 	andeq	r6, r0, sl, asr #21
   160c4:	0e0bad01 	cdpeq	13, 0, cr10, cr11, cr1, {0}
   160c8:	00000977 	andeq	r0, r0, r7, ror r9
   160cc:	00000a84 	andeq	r0, r0, r4, lsl #21
   160d0:	00000a82 	andeq	r0, r0, r2, lsl #21
   160d4:	00233834 	eoreq	r3, r3, r4, lsr r8
   160d8:	01584f00 	cmpeq	r8, r0, lsl #30
   160dc:	23463400 	movtcs	r3, #25600	; 0x6400
   160e0:	585c0000 	ldmdapl	ip, {}^	; <UNPREDICTABLE>
   160e4:	4c340001 	ldcmi	0, cr0, [r4], #-4
   160e8:	69000023 	stmdbvs	r0, {r0, r1, r5}
   160ec:	34000158 	strcc	r0, [r0], #-344	; 0xfffffea8
   160f0:	0000235a 	andeq	r2, r0, sl, asr r3
   160f4:	00015876 	andeq	r5, r1, r6, ror r8
   160f8:	00236834 	eoreq	r6, r3, r4, lsr r8
   160fc:	01588300 	cmpeq	r8, r0, lsl #6
   16100:	236e3400 	cmncs	lr, #0, 8
   16104:	58900000 	ldmpl	r0, {}	; <UNPREDICTABLE>
   16108:	7c340001 	ldcvc	0, cr0, [r4], #-4
   1610c:	9d000023 	stcls	0, cr0, [r0, #-140]	; 0xffffff74
   16110:	34000158 	strcc	r0, [r0], #-344	; 0xfffffea8
   16114:	0000238a 	andeq	r2, r0, sl, lsl #7
   16118:	000158aa 	andeq	r5, r1, sl, lsr #17
   1611c:	00239034 	eoreq	r9, r3, r4, lsr r0
   16120:	0158b700 	cmpeq	r8, r0, lsl #14
   16124:	239e3400 	orrscs	r3, lr, #0, 8
   16128:	58c40000 	stmiapl	r4, {}^	; <UNPREDICTABLE>
   1612c:	ac340001 	ldcge	0, cr0, [r4], #-4
   16130:	d1000023 	tstle	r0, r3, lsr #32
   16134:	34000158 	strcc	r0, [r0], #-344	; 0xfffffea8
   16138:	000023b2 			; <UNDEFINED> instruction: 0x000023b2
   1613c:	000158de 	ldrdeq	r5, [r1], -lr
   16140:	0023c034 	eoreq	ip, r3, r4, lsr r0
   16144:	0158eb00 	cmpeq	r8, r0, lsl #22
   16148:	23ce3400 	biccs	r3, lr, #0, 8
   1614c:	58f80000 	ldmpl	r8!, {}^	; <UNPREDICTABLE>
   16150:	d4340001 	ldrtle	r0, [r4], #-1
   16154:	05000023 	streq	r0, [r0, #-35]	; 0xffffffdd
   16158:	34000159 	strcc	r0, [r0], #-345	; 0xfffffea7
   1615c:	000023e2 	andeq	r2, r0, r2, ror #7
   16160:	00015912 	andeq	r5, r1, r2, lsl r9
   16164:	0023f034 	eoreq	pc, r3, r4, lsr r0	; <UNPREDICTABLE>
   16168:	01591f00 	cmpeq	r9, r0, lsl #30
   1616c:	23f63400 	mvnscs	r3, #0, 8
   16170:	592c0000 	stmdbpl	ip!, {}	; <UNPREDICTABLE>
   16174:	16340001 	ldrtne	r0, [r4], -r1
   16178:	39000024 	stmdbcc	r0, {r2, r5}
   1617c:	34000159 	strcc	r0, [r0], #-345	; 0xfffffea7
   16180:	0000241c 	andeq	r2, r0, ip, lsl r4
   16184:	00015946 	andeq	r5, r1, r6, asr #18
   16188:	00242234 	eoreq	r2, r4, r4, lsr r2
   1618c:	01595300 	cmpeq	r9, r0, lsl #6
   16190:	24283400 	strtcs	r3, [r8], #-1024	; 0xfffffc00
   16194:	59600000 	stmdbpl	r0!, {}^	; <UNPREDICTABLE>
   16198:	2e340001 	cdpcs	0, 3, cr0, cr4, cr1, {0}
   1619c:	6d000024 	stcvs	0, cr0, [r0, #-144]	; 0xffffff70
   161a0:	34000159 	strcc	r0, [r0], #-345	; 0xfffffea7
   161a4:	00002434 	andeq	r2, r0, r4, lsr r4
   161a8:	0001597a 	andeq	r5, r1, sl, ror r9
   161ac:	00243a34 	eoreq	r3, r4, r4, lsr sl
   161b0:	01598700 	cmpeq	r9, r0, lsl #14
   161b4:	24403400 	strbcs	r3, [r0], #-1024	; 0xfffffc00
   161b8:	59940000 	ldmibpl	r4, {}	; <UNPREDICTABLE>
   161bc:	46340001 	ldrtmi	r0, [r4], -r1
   161c0:	a1000024 	tstge	r0, r4, lsr #32
   161c4:	34000159 	strcc	r0, [r0], #-345	; 0xfffffea7
   161c8:	0000244c 	andeq	r2, r0, ip, asr #8
   161cc:	000159ae 	andeq	r5, r1, lr, lsr #19
   161d0:	00245234 	eoreq	r5, r4, r4, lsr r2
   161d4:	0159bb00 	cmpeq	r9, r0, lsl #22
   161d8:	ef320000 	svc	0x00320000
   161dc:	0100008e 	smlabbeq	r0, lr, r0, r0
   161e0:	bc060b47 			; <UNDEFINED> instruction: 0xbc060b47
   161e4:	9000001f 	andls	r0, r0, pc, lsl r0
   161e8:	01000001 	tsteq	r0, r1
   161ec:	0138799c 	teqeq	r8, ip	; <illegal shifter operand>
   161f0:	6aa03300 	bvs	fe822df8 <__data_end_ram_ret__+0xde732df8>
   161f4:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
   161f8:	09770e0b 	ldmdbeq	r7!, {r0, r1, r3, r9, sl, fp}^
   161fc:	0a990000 	beq	fe656204 <__data_end_ram_ret__+0xde566204>
   16200:	0a970000 	beq	fe5d6208 <__data_end_ram_ret__+0xde4e6208>
   16204:	e2330000 	eors	r0, r3, #0
   16208:	01000028 	tsteq	r0, r8, lsr #32
   1620c:	770e0b4a 	strvc	r0, [lr, -sl, asr #22]
   16210:	b8000009 	stmdalt	r0, {r0, r3}
   16214:	ac00000a 	stcge	0, cr0, [r0], {10}
   16218:	3300000a 	movwcc	r0, #10
   1621c:	000028ea 	andeq	r2, r0, sl, ror #17
   16220:	0e0b4b01 	vmlaeq.f64	d4, d11, d1
   16224:	00000977 	andeq	r0, r0, r7, ror r9
   16228:	00000b2c 	andeq	r0, r0, ip, lsr #22
   1622c:	00000b24 	andeq	r0, r0, r4, lsr #22
   16230:	00204c34 	eoreq	r4, r0, r4, lsr ip
   16234:	0159c800 	cmpeq	r9, r0, lsl #16
   16238:	20603400 	rsbcs	r3, r0, r0, lsl #8
   1623c:	59d50000 	ldmibpl	r5, {}^	; <UNPREDICTABLE>
   16240:	74340001 	ldrtvc	r0, [r4], #-1
   16244:	e2000020 	and	r0, r0, #32
   16248:	34000159 	strcc	r0, [r0], #-345	; 0xfffffea7
   1624c:	00002088 	andeq	r2, r0, r8, lsl #1
   16250:	000159ef 	andeq	r5, r1, pc, ror #19
   16254:	00209c34 	eoreq	r9, r0, r4, lsr ip
   16258:	0159fc00 	cmpeq	r9, r0, lsl #24	; <UNPREDICTABLE>
   1625c:	20b03400 	adcscs	r3, r0, r0, lsl #8
   16260:	5a090000 	bpl	256268 <__ram_ret_data_start+0x2529d8>
   16264:	c4340001 	ldrtgt	r0, [r4], #-1
   16268:	16000020 	strne	r0, [r0], -r0, lsr #32
   1626c:	3400015a 	strcc	r0, [r0], #-346	; 0xfffffea6
   16270:	000020d8 	ldrdeq	r2, [r0], -r8
   16274:	00015a23 	andeq	r5, r1, r3, lsr #20
   16278:	0020ec34 	eoreq	lr, r0, r4, lsr ip
   1627c:	015a3000 	cmpeq	sl, r0
   16280:	20f23400 	rscscs	r3, r2, r0, lsl #8
   16284:	5a3d0000 	bpl	f5628c <__ram_ret_data_start+0xf529fc>
   16288:	f8340001 			; <UNDEFINED> instruction: 0xf8340001
   1628c:	4a000020 	bmi	16314 <__ram_ret_data_start+0x12a84>
   16290:	0000015a 	andeq	r0, r0, sl, asr r1
   16294:	00282732 	eoreq	r2, r8, r2, lsr r7
   16298:	0a8f0100 	beq	fe3d66a0 <__data_end_ram_ret__+0xde2e66a0>
   1629c:	001c3806 	andseq	r3, ip, r6, lsl #16
   162a0:	00038400 	andeq	r8, r3, r0, lsl #8
   162a4:	969c0100 	ldrls	r0, [ip], r0, lsl #2
   162a8:	33000139 	movwcc	r0, #313	; 0x139
   162ac:	00007022 	andeq	r7, r0, r2, lsr #32
   162b0:	0e0a9101 	mvfeqe	f1, f1
   162b4:	00000977 	andeq	r0, r0, r7, ror r9
   162b8:	00000b70 	andeq	r0, r0, r0, ror fp
   162bc:	00000b6e 	andeq	r0, r0, lr, ror #22
   162c0:	0028e233 	eoreq	lr, r8, r3, lsr r2
   162c4:	0a920100 	beq	fe4966cc <__data_end_ram_ret__+0xde3a66cc>
   162c8:	0009770e 	andeq	r7, r9, lr, lsl #14
   162cc:	000b9700 	andeq	r9, fp, r0, lsl #14
   162d0:	000b8300 	andeq	r8, fp, r0, lsl #6
   162d4:	28ea3300 	stmiacs	sl!, {r8, r9, ip, sp}^
   162d8:	93010000 	movwls	r0, #4096	; 0x1000
   162dc:	09770e0a 	ldmdbeq	r7!, {r1, r3, r9, sl, fp}^
   162e0:	0c5b0000 	mraeq	r0, fp, acc0
   162e4:	0c4f0000 	mareq	acc0, r0, pc
   162e8:	6c340000 	ldcvs	0, cr0, [r4], #-0
   162ec:	5700001d 	smladpl	r0, sp, r0, r0
   162f0:	3400015a 	strcc	r0, [r0], #-346	; 0xfffffea6
   162f4:	00001d84 	andeq	r1, r0, r4, lsl #27
   162f8:	00015a64 	andeq	r5, r1, r4, ror #20
   162fc:	001d9c34 	andseq	r9, sp, r4, lsr ip
   16300:	015a7100 	cmpeq	sl, r0, lsl #2
   16304:	1db43400 	cfldrsne	mvf3, [r4]
   16308:	5a7e0000 	bpl	1f96310 <__ram_ret_data_start+0x1f92a80>
   1630c:	cc340001 	ldcgt	0, cr0, [r4], #-4
   16310:	8b00001d 	blhi	1638c <__ram_ret_data_start+0x12afc>
   16314:	3400015a 	strcc	r0, [r0], #-346	; 0xfffffea6
   16318:	00001de4 	andeq	r1, r0, r4, ror #27
   1631c:	00015a98 	muleq	r1, r8, sl
   16320:	001dfc34 	andseq	pc, sp, r4, lsr ip	; <UNPREDICTABLE>
   16324:	015aa500 	cmpeq	sl, r0, lsl #10
   16328:	1e143400 	cfmulsne	mvf3, mvf4, mvf0
   1632c:	5ab20000 	bpl	fec96334 <__data_end_ram_ret__+0xdeba6334>
   16330:	2c340001 	ldccs	0, cr0, [r4], #-4
   16334:	bf00001e 	svclt	0x0000001e
   16338:	3400015a 	strcc	r0, [r0], #-346	; 0xfffffea6
   1633c:	00001e32 	andeq	r1, r0, r2, lsr lr
   16340:	00015acc 	andeq	r5, r1, ip, asr #21
   16344:	001e3834 	andseq	r3, lr, r4, lsr r8
   16348:	015ad900 	cmpeq	sl, r0, lsl #18
   1634c:	1e503400 	cdpne	4, 5, cr3, cr0, cr0, {0}
   16350:	5ae60000 	bpl	ff996358 <__data_end_ram_ret__+0xdf8a6358>
   16354:	68340001 	ldmdavs	r4!, {r0}
   16358:	f300001e 	vqadd.u8	d0, d0, d14
   1635c:	3400015a 	strcc	r0, [r0], #-346	; 0xfffffea6
   16360:	00001e80 	andeq	r1, r0, r0, lsl #29
   16364:	00015b00 	andeq	r5, r1, r0, lsl #22
   16368:	001e9834 	andseq	r9, lr, r4, lsr r8
   1636c:	015b0d00 	cmpeq	fp, r0, lsl #26
   16370:	1eb03400 	cdpne	4, 11, cr3, cr0, cr0, {0}
   16374:	5b1a0000 	blpl	69637c <__ram_ret_data_start+0x692aec>
   16378:	c8340001 	ldmdagt	r4!, {r0}
   1637c:	2700001e 	smladcs	r0, lr, r0, r0
   16380:	3400015b 	strcc	r0, [r0], #-347	; 0xfffffea5
   16384:	00001ee0 	andeq	r1, r0, r0, ror #29
   16388:	00015b34 	andeq	r5, r1, r4, lsr fp
   1638c:	001ef834 	andseq	pc, lr, r4, lsr r8	; <UNPREDICTABLE>
   16390:	015b4100 	cmpeq	fp, r0, lsl #2
   16394:	1f103400 	svcne	0x00103400
   16398:	5b4e0000 	blpl	13963a0 <__ram_ret_data_start+0x1392b10>
   1639c:	16340001 	ldrtne	r0, [r4], -r1
   163a0:	5b00001f 	blpl	16424 <__ram_ret_data_start+0x12b94>
   163a4:	3400015b 	strcc	r0, [r0], #-347	; 0xfffffea5
   163a8:	00001f1c 	andeq	r1, r0, ip, lsl pc
   163ac:	00015b68 	andeq	r5, r1, r8, ror #22
   163b0:	56643200 	strbtpl	r3, [r4], -r0, lsl #4
   163b4:	53010000 	movwpl	r0, #4096	; 0x1000
   163b8:	1b42060a 	blne	1097be8 <__ram_ret_data_start+0x1094358>
   163bc:	00f60000 	rscseq	r0, r6, r0
   163c0:	9c010000 	stcls	0, cr0, [r1], {-0}
   163c4:	00013a02 	andeq	r3, r1, r2, lsl #20
   163c8:	00701933 	rsbseq	r1, r0, r3, lsr r9
   163cc:	0a550100 	beq	15567d4 <__ram_ret_data_start+0x1552f44>
   163d0:	0009770e 	andeq	r7, r9, lr, lsl #14
   163d4:	000cc100 	andeq	ip, ip, r0, lsl #2
   163d8:	000cbf00 	andeq	fp, ip, r0, lsl #30
   163dc:	1b9e3400 	blne	fe7a33e4 <__data_end_ram_ret__+0xde6b33e4>
   163e0:	5b750000 	blpl	1d563e8 <__ram_ret_data_start+0x1d52b58>
   163e4:	b2340001 	eorslt	r0, r4, #1
   163e8:	8200001b 	andhi	r0, r0, #27
   163ec:	3400015b 	strcc	r0, [r0], #-347	; 0xfffffea5
   163f0:	00001bc6 	andeq	r1, r0, r6, asr #23
   163f4:	00015b8f 	andeq	r5, r1, pc, lsl #23
   163f8:	001bda34 	andseq	sp, fp, r4, lsr sl
   163fc:	015b9c00 	cmpeq	fp, r0, lsl #24
   16400:	1bee3400 	blne	ffba3408 <__data_end_ram_ret__+0xdfab3408>
   16404:	5ba90000 	blpl	fea5640c <__data_end_ram_ret__+0xde96640c>
   16408:	fa340001 	blx	d16414 <__ram_ret_data_start+0xd12b84>
   1640c:	b600001b 			; <UNDEFINED> instruction: 0xb600001b
   16410:	3400015b 	strcc	r0, [r0], #-347	; 0xfffffea5
   16414:	00001c00 	andeq	r1, r0, r0, lsl #24
   16418:	00015bc3 	andeq	r5, r1, r3, asr #23
   1641c:	8ec63200 	cdphi	2, 12, cr3, cr6, cr0, {0}
   16420:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
   16424:	17c40609 	strbne	r0, [r4, r9, lsl #12]
   16428:	037e0000 	cmneq	lr, #0
   1642c:	9c010000 	stcls	0, cr0, [r1], {-0}
   16430:	00013b43 	andeq	r3, r1, r3, asr #22
   16434:	006fa533 	rsbeq	sl, pc, r3, lsr r5	; <UNPREDICTABLE>
   16438:	098b0100 	stmibeq	fp, {r8}
   1643c:	0009770e 	andeq	r7, r9, lr, lsl #14
   16440:	000cd600 	andeq	sp, ip, r0, lsl #12
   16444:	000cd400 	andeq	sp, ip, r0, lsl #8
   16448:	28e23300 	stmiacs	r2!, {r8, r9, ip, sp}^
   1644c:	8c010000 	stchi	0, cr0, [r1], {-0}
   16450:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
   16454:	0d050000 	stceq	0, cr0, [r5, #-0]
   16458:	0ce90000 	stcleq	0, cr0, [r9]
   1645c:	ea330000 	b	cd6464 <__ram_ret_data_start+0xcd2bd4>
   16460:	01000028 	tsteq	r0, r8, lsr #32
   16464:	770e098d 	strvc	r0, [lr, -sp, lsl #19]
   16468:	c5000009 	strgt	r0, [r0, #-9]
   1646c:	a900000d 	stmdbge	r0, {r0, r2, r3}
   16470:	3400000d 	strcc	r0, [r0], #-13
   16474:	00001980 	andeq	r1, r0, r0, lsl #19
   16478:	00015bd0 	ldrdeq	r5, [r1], -r0
   1647c:	00198e34 	andseq	r8, r9, r4, lsr lr
   16480:	015bdd00 	cmpeq	fp, r0, lsl #26
   16484:	199c3400 	ldmibne	ip, {sl, ip, sp}
   16488:	5bea0000 	blpl	ffa96490 <__data_end_ram_ret__+0xdf9a6490>
   1648c:	aa340001 	bge	d16498 <__ram_ret_data_start+0xd12c08>
   16490:	f7000019 			; <UNDEFINED> instruction: 0xf7000019
   16494:	3400015b 	strcc	r0, [r0], #-347	; 0xfffffea5
   16498:	000019b8 			; <UNDEFINED> instruction: 0x000019b8
   1649c:	00015c04 	andeq	r5, r1, r4, lsl #24
   164a0:	0019c634 	andseq	ip, r9, r4, lsr r6
   164a4:	015c1100 	cmpeq	ip, r0, lsl #2
   164a8:	19d43400 	ldmibne	r4, {sl, ip, sp}^
   164ac:	5c1e0000 	ldcpl	0, cr0, [lr], {-0}
   164b0:	e2340001 	eors	r0, r4, #1
   164b4:	2b000019 	blcs	16520 <__ram_ret_data_start+0x12c90>
   164b8:	3400015c 	strcc	r0, [r0], #-348	; 0xfffffea4
   164bc:	000019f0 	strdeq	r1, [r0], -r0
   164c0:	00015c38 	andeq	r5, r1, r8, lsr ip
   164c4:	0019fe34 	andseq	pc, r9, r4, lsr lr	; <UNPREDICTABLE>
   164c8:	015c4500 	cmpeq	ip, r0, lsl #10
   164cc:	1a0c3400 	bne	3234d4 <__ram_ret_data_start+0x31fc44>
   164d0:	5c520000 	mrapl	r0, r2, acc0
   164d4:	1a340001 	bne	d164e0 <__ram_ret_data_start+0xd12c50>
   164d8:	5f00001a 	svcpl	0x0000001a
   164dc:	3400015c 	strcc	r0, [r0], #-348	; 0xfffffea4
   164e0:	00001a28 	andeq	r1, r0, r8, lsr #20
   164e4:	00015c6c 	andeq	r5, r1, ip, ror #24
   164e8:	001a3634 	andseq	r3, sl, r4, lsr r6
   164ec:	015c7900 	cmpeq	ip, r0, lsl #18
   164f0:	1a443400 	bne	11234f8 <__ram_ret_data_start+0x111fc68>
   164f4:	5c860000 	stcpl	0, cr0, [r6], {0}
   164f8:	52340001 	eorspl	r0, r4, #1
   164fc:	9300001a 	movwls	r0, #26
   16500:	3400015c 	strcc	r0, [r0], #-348	; 0xfffffea4
   16504:	00001a58 	andeq	r1, r0, r8, asr sl
   16508:	00015ca0 	andeq	r5, r1, r0, lsr #25
   1650c:	001a5e34 	andseq	r5, sl, r4, lsr lr
   16510:	015cad00 	cmpeq	ip, r0, lsl #26
   16514:	1a643400 	bne	192351c <__ram_ret_data_start+0x191fc8c>
   16518:	5cba0000 	ldcpl	0, cr0, [sl]
   1651c:	0c340001 	ldceq	0, cr0, [r4], #-4
   16520:	c700001b 	smladgt	r0, fp, r0, r0
   16524:	3400015c 	strcc	r0, [r0], #-348	; 0xfffffea4
   16528:	00001b1a 	andeq	r1, r0, sl, lsl fp
   1652c:	00015cd4 	ldrdeq	r5, [r1], -r4
   16530:	001b2834 	andseq	r2, fp, r4, lsr r8
   16534:	015ce100 	cmpeq	ip, r0, lsl #2
   16538:	1b2e3400 	blne	ba3540 <__ram_ret_data_start+0xb9fcb0>
   1653c:	5cee0000 	stclpl	0, cr0, [lr]
   16540:	34340001 	ldrtcc	r0, [r4], #-1
   16544:	fb00001b 	blx	165ba <__ram_ret_data_start+0x12d2a>
   16548:	3400015c 	strcc	r0, [r0], #-348	; 0xfffffea4
   1654c:	00001b3a 	andeq	r1, r0, sl, lsr fp
   16550:	00015d08 	andeq	r5, r1, r8, lsl #26
   16554:	001b4034 	andseq	r4, fp, r4, lsr r0
   16558:	015d1500 	cmpeq	sp, r0, lsl #10
   1655c:	d2320000 	eorsle	r0, r2, #0
   16560:	01000027 	tsteq	r0, r7, lsr #32
   16564:	3406092d 	strcc	r0, [r6], #-2349	; 0xfffff6d3
   16568:	90000016 	andls	r0, r0, r6, lsl r0
   1656c:	01000001 	tsteq	r0, r1
   16570:	013c009c 			; <UNDEFINED> instruction: 0x013c009c
   16574:	6f9c3300 	svcvs	0x009c3300
   16578:	2f010000 	svccs	0x00010000
   1657c:	09770e09 	ldmdbeq	r7!, {r0, r3, r9, sl, fp}^
   16580:	0e6b0000 	cdpeq	0, 6, cr0, cr11, cr0, {0}
   16584:	0e690000 	cdpeq	0, 6, cr0, cr9, cr0, {0}
   16588:	c8340000 	ldmdagt	r4!, {}	; <UNPREDICTABLE>
   1658c:	22000016 	andcs	r0, r0, #22
   16590:	3400015d 	strcc	r0, [r0], #-349	; 0xfffffea3
   16594:	000016d4 	ldrdeq	r1, [r0], -r4
   16598:	00015d2f 	andeq	r5, r1, pc, lsr #26
   1659c:	0016e034 	andseq	lr, r6, r4, lsr r0
   165a0:	015d3c00 	cmpeq	sp, r0, lsl #24
   165a4:	16ec3400 	strbtne	r3, [ip], r0, lsl #8
   165a8:	5d490000 	stclpl	0, cr0, [r9, #-0]
   165ac:	f8340001 			; <UNDEFINED> instruction: 0xf8340001
   165b0:	56000016 			; <UNDEFINED> instruction: 0x56000016
   165b4:	3400015d 	strcc	r0, [r0], #-349	; 0xfffffea3
   165b8:	00001704 	andeq	r1, r0, r4, lsl #14
   165bc:	00015d63 	andeq	r5, r1, r3, ror #26
   165c0:	00171034 	andseq	r1, r7, r4, lsr r0
   165c4:	015d7000 	cmpeq	sp, r0
   165c8:	171c3400 	ldrne	r3, [ip, -r0, lsl #8]
   165cc:	5d7d0000 	ldclpl	0, cr0, [sp, #-0]
   165d0:	28340001 	ldmdacs	r4!, {r0}
   165d4:	8a000017 	bhi	16638 <__ram_ret_data_start+0x12da8>
   165d8:	3400015d 	strcc	r0, [r0], #-349	; 0xfffffea3
   165dc:	00001734 	andeq	r1, r0, r4, lsr r7
   165e0:	00015d97 	muleq	r1, r7, sp
   165e4:	00174034 	andseq	r4, r7, r4, lsr r0
   165e8:	015da400 	cmpeq	sp, r0, lsl #8
   165ec:	174c3400 	strbne	r3, [ip, -r0, lsl #8]
   165f0:	5db10000 	ldcpl	0, cr0, [r1]
   165f4:	58340001 	ldmdapl	r4!, {r0}
   165f8:	be000017 	mcrlt	0, 0, r0, cr0, cr7, {0}
   165fc:	3400015d 	strcc	r0, [r0], #-349	; 0xfffffea3
   16600:	00001764 	andeq	r1, r0, r4, ror #14
   16604:	00015dcb 	andeq	r5, r1, fp, asr #27
   16608:	00177034 	andseq	r7, r7, r4, lsr r0
   1660c:	015dd800 	cmpeq	sp, r0, lsl #16
   16610:	177c3400 	ldrbne	r3, [ip, -r0, lsl #8]!
   16614:	5de50000 	stclpl	0, cr0, [r5]
   16618:	35000001 	strcc	r0, [r0, #-1]
   1661c:	00005634 	andeq	r5, r0, r4, lsr r6
   16620:	06091f01 	streq	r1, [r9], -r1, lsl #30
   16624:	00001620 	andeq	r1, r0, r0, lsr #12
   16628:	00000014 	andeq	r0, r0, r4, lsl r0
   1662c:	3f359c01 	svccc	0x00359c01
   16630:	01000088 	smlabbeq	r0, r8, r0, r0
   16634:	0c060912 			; <UNDEFINED> instruction: 0x0c060912
   16638:	14000016 	strne	r0, [r0], #-22	; 0xffffffea
   1663c:	01000000 	mrseq	r0, (UNDEF: 0)
   16640:	1efb359c 	mrcne	5, 7, r3, cr11, cr12, {4}
   16644:	05010000 	streq	r0, [r1, #-0]
   16648:	15f80609 	ldrbne	r0, [r8, #1545]!	; 0x609
   1664c:	00140000 	andseq	r0, r4, r0
   16650:	9c010000 	stcls	0, cr0, [r1], {-0}
   16654:	0085c135 	addeq	ip, r5, r5, lsr r1
   16658:	08f80100 	ldmeq	r8!, {r8}^
   1665c:	0015e406 	andseq	lr, r5, r6, lsl #8
   16660:	00001400 	andeq	r1, r0, r0, lsl #8
   16664:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16668:	00008098 	muleq	r0, r8, r0
   1666c:	0608eb01 	streq	lr, [r8], -r1, lsl #22
   16670:	000015d0 	ldrdeq	r1, [r0], -r0
   16674:	00000014 	andeq	r0, r0, r4, lsl r0
   16678:	89359c01 	ldmdbhi	r5!, {r0, sl, fp, ip, pc}
   1667c:	01000022 	tsteq	r0, r2, lsr #32
   16680:	bc0608de 	stclt	8, cr0, [r6], {222}	; 0xde
   16684:	14000015 	strne	r0, [r0], #-21	; 0xffffffeb
   16688:	01000000 	mrseq	r0, (UNDEF: 0)
   1668c:	48bd359c 	popmi	{r2, r3, r4, r7, r8, sl, ip, sp}
   16690:	d1010000 	mrsle	r0, (UNDEF: 1)
   16694:	15a80608 	strne	r0, [r8, #1544]!	; 0x608
   16698:	00140000 	andseq	r0, r4, r0
   1669c:	9c010000 	stcls	0, cr0, [r1], {-0}
   166a0:	0078db35 	rsbseq	sp, r8, r5, lsr fp
   166a4:	08c40100 	stmiaeq	r4, {r8}^
   166a8:	00159406 	andseq	r9, r5, r6, lsl #8
   166ac:	00001400 	andeq	r1, r0, r0, lsl #8
   166b0:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   166b4:	000018ce 	andeq	r1, r0, lr, asr #17
   166b8:	0608b701 	streq	fp, [r8], -r1, lsl #14
   166bc:	00001580 	andeq	r1, r0, r0, lsl #11
   166c0:	00000014 	andeq	r0, r0, r4, lsl r0
   166c4:	a2359c01 	eorsge	r9, r5, #256	; 0x100
   166c8:	01000048 	tsteq	r0, r8, asr #32
   166cc:	6c0608aa 	stcvs	8, cr0, [r6], {170}	; 0xaa
   166d0:	14000015 	strne	r0, [r0], #-21	; 0xffffffeb
   166d4:	01000000 	mrseq	r0, (UNDEF: 0)
   166d8:	78b3359c 	ldmvc	r3!, {r2, r3, r4, r7, r8, sl, ip, sp}
   166dc:	9d010000 	stcls	0, cr0, [r1, #-0]
   166e0:	15580608 	ldrbne	r0, [r8, #-1544]	; 0xfffff9f8
   166e4:	00140000 	andseq	r0, r4, r0
   166e8:	9c010000 	stcls	0, cr0, [r1], {-0}
   166ec:	00a9a835 	adceq	sl, r9, r5, lsr r8
   166f0:	08900100 	ldmeq	r0, {r8}
   166f4:	00154406 	andseq	r4, r5, r6, lsl #8
   166f8:	00001400 	andeq	r1, r0, r0, lsl #8
   166fc:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16700:	00003777 	andeq	r3, r0, r7, ror r7
   16704:	06088301 	streq	r8, [r8], -r1, lsl #6
   16708:	00001530 	andeq	r1, r0, r0, lsr r5
   1670c:	00000014 	andeq	r0, r0, r4, lsl r0
   16710:	c6359c01 	ldrtgt	r9, [r5], -r1, lsl #24
   16714:	0100009c 	swpeq	r0, ip, [r0]	; <UNPREDICTABLE>
   16718:	1c060876 	stcne	8, cr0, [r6], {118}	; 0x76
   1671c:	14000015 	strne	r0, [r0], #-21	; 0xffffffeb
   16720:	01000000 	mrseq	r0, (UNDEF: 0)
   16724:	a24b359c 	subge	r3, fp, #156, 10	; 0x27000000
   16728:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
   1672c:	15080608 	strne	r0, [r8, #-1544]	; 0xfffff9f8
   16730:	00140000 	andseq	r0, r4, r0
   16734:	9c010000 	stcls	0, cr0, [r1], {-0}
   16738:	003a7a35 	eorseq	r7, sl, r5, lsr sl
   1673c:	085c0100 	ldmdaeq	ip, {r8}^
   16740:	0014f406 	andseq	pc, r4, r6, lsl #8
   16744:	00001400 	andeq	r1, r0, r0, lsl #8
   16748:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   1674c:	000068f4 	strdeq	r6, [r0], -r4
   16750:	06084f01 	streq	r4, [r8], -r1, lsl #30
   16754:	000014e0 	andeq	r1, r0, r0, ror #9
   16758:	00000014 	andeq	r0, r0, r4, lsl r0
   1675c:	c5359c01 	ldrgt	r9, [r5, #-3073]!	; 0xfffff3ff
   16760:	01000099 	swpeq	r0, r9, [r0]	; <UNPREDICTABLE>
   16764:	cc060842 	stcgt	8, cr0, [r6], {66}	; 0x42
   16768:	14000014 	strne	r0, [r0], #-20	; 0xffffffec
   1676c:	01000000 	mrseq	r0, (UNDEF: 0)
   16770:	3a4b359c 	bcc	12e3de8 <__ram_ret_data_start+0x12e0558>
   16774:	35010000 	strcc	r0, [r1, #-0]
   16778:	14b80608 	ldrtne	r0, [r8], #1544	; 0x608
   1677c:	00140000 	andseq	r0, r4, r0
   16780:	9c010000 	stcls	0, cr0, [r1], {-0}
   16784:	0068ca35 	rsbeq	ip, r8, r5, lsr sl
   16788:	08280100 	stmdaeq	r8!, {r8}
   1678c:	0014a406 	andseq	sl, r4, r6, lsl #8
   16790:	00001400 	andeq	r1, r0, r0, lsl #8
   16794:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16798:	0000995d 	andeq	r9, r0, sp, asr r9
   1679c:	06081b01 	streq	r1, [r8], -r1, lsl #22
   167a0:	00001490 	muleq	r0, r0, r4
   167a4:	00000014 	andeq	r0, r0, r4, lsl r0
   167a8:	46359c01 	ldrtmi	r9, [r5], -r1, lsl #24
   167ac:	01000031 	tsteq	r0, r1, lsr r0
   167b0:	7c06080e 	stcvc	8, cr0, [r6], {14}
   167b4:	14000014 	strne	r0, [r0], #-20	; 0xffffffec
   167b8:	01000000 	mrseq	r0, (UNDEF: 0)
   167bc:	609a359c 	umullsvs	r3, sl, ip, r5
   167c0:	01010000 	mrseq	r0, (UNDEF: 1)
   167c4:	14680608 	strbtne	r0, [r8], #-1544	; 0xfffff9f8
   167c8:	00140000 	andseq	r0, r4, r0
   167cc:	9c010000 	stcls	0, cr0, [r1], {-0}
   167d0:	005cd335 	subseq	sp, ip, r5, lsr r3
   167d4:	07f40100 	ldrbeq	r0, [r4, r0, lsl #2]!
   167d8:	00145406 	andseq	r5, r4, r6, lsl #8
   167dc:	00001400 	andeq	r1, r0, r0, lsl #8
   167e0:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   167e4:	00002a3c 	andeq	r2, r0, ip, lsr sl
   167e8:	0607e701 	streq	lr, [r7], -r1, lsl #14
   167ec:	00001440 	andeq	r1, r0, r0, asr #8
   167f0:	00000014 	andeq	r0, r0, r4, lsl r0
   167f4:	80359c01 	eorshi	r9, r5, r1, lsl #24
   167f8:	01000058 	qaddeq	r0, r8, r0
   167fc:	2c0607da 	stccs	7, cr0, [r6], {218}	; 0xda
   16800:	14000014 	strne	r0, [r0], #-20	; 0xffffffec
   16804:	01000000 	mrseq	r0, (UNDEF: 0)
   16808:	8a3a359c 	bhi	ea3e80 <__ram_ret_data_start+0xea05f0>
   1680c:	cd010000 	stcgt	0, cr0, [r1, #-0]
   16810:	14180607 	ldrne	r0, [r8], #-1543	; 0xfffff9f9
   16814:	00140000 	andseq	r0, r4, r0
   16818:	9c010000 	stcls	0, cr0, [r1], {-0}
   1681c:	00851635 	addeq	r1, r5, r5, lsr r6
   16820:	07c00100 	strbeq	r0, [r0, r0, lsl #2]
   16824:	00140406 	andseq	r0, r4, r6, lsl #8
   16828:	00001400 	andeq	r1, r0, r0, lsl #8
   1682c:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16830:	00002f6a 	andeq	r2, r0, sl, ror #30
   16834:	0607b301 	streq	fp, [r7], -r1, lsl #6
   16838:	000013f0 	strdeq	r1, [r0], -r0
   1683c:	00000014 	andeq	r0, r0, r4, lsl r0
   16840:	bf359c01 	svclt	0x00359c01
   16844:	010000ad 	smlatbeq	r0, sp, r0, r0
   16848:	dc0607a6 	stcle	7, cr0, [r6], {166}	; 0xa6
   1684c:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
   16850:	01000000 	mrseq	r0, (UNDEF: 0)
   16854:	45f3359c 	ldrbmi	r3, [r3, #1436]!	; 0x59c
   16858:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
   1685c:	13c80607 	bicne	r0, r8, #7340032	; 0x700000
   16860:	00140000 	andseq	r0, r4, r0
   16864:	9c010000 	stcls	0, cr0, [r1], {-0}
   16868:	00751d35 	rsbseq	r1, r5, r5, lsr sp
   1686c:	078c0100 	streq	r0, [ip, r0, lsl #2]
   16870:	0013b406 	andseq	fp, r3, r6, lsl #8
   16874:	00001400 	andeq	r1, r0, r0, lsl #8
   16878:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   1687c:	00008c60 	andeq	r8, r0, r0, ror #24
   16880:	06077f01 	streq	r7, [r7], -r1, lsl #30
   16884:	000013a0 	andeq	r1, r0, r0, lsr #7
   16888:	00000014 	andeq	r0, r0, r4, lsl r0
   1688c:	42359c01 	eorsmi	r9, r5, #256	; 0x100
   16890:	0100003f 	tsteq	r0, pc, lsr r0
   16894:	8c060772 	stchi	7, cr0, [r6], {114}	; 0x72
   16898:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
   1689c:	01000000 	mrseq	r0, (UNDEF: 0)
   168a0:	6d49359c 	cfstr64vs	mvdx3, [r9, #-624]	; 0xfffffd90
   168a4:	65010000 	strvs	r0, [r1, #-0]
   168a8:	13780607 	cmnne	r8, #7340032	; 0x700000
   168ac:	00140000 	andseq	r0, r4, r0
   168b0:	9c010000 	stcls	0, cr0, [r1], {-0}
   168b4:	009e4635 	addseq	r4, lr, r5, lsr r6
   168b8:	07580100 	ldrbeq	r0, [r8, -r0, lsl #2]
   168bc:	00136406 	andseq	r6, r3, r6, lsl #8
   168c0:	00001400 	andeq	r1, r0, r0, lsl #8
   168c4:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   168c8:	000037aa 	andeq	r3, r0, sl, lsr #15
   168cc:	06074b01 	streq	r4, [r7], -r1, lsl #22
   168d0:	00001350 	andeq	r1, r0, r0, asr r3
   168d4:	00000014 	andeq	r0, r0, r4, lsl r0
   168d8:	9d359c01 	ldcls	12, cr9, [r5, #-4]!
   168dc:	01000065 	tsteq	r0, r5, rrx
   168e0:	3c06073e 	stccc	7, cr0, [r6], {62}	; 0x3e
   168e4:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
   168e8:	01000000 	mrseq	r0, (UNDEF: 0)
   168ec:	9e16359c 	cfcmp32ls	r3, mvfx6, mvfx12
   168f0:	31010000 	mrscc	r0, (UNDEF: 1)
   168f4:	13280607 			; <UNDEFINED> instruction: 0x13280607
   168f8:	00140000 	andseq	r0, r4, r0
   168fc:	9c010000 	stcls	0, cr0, [r1], {-0}
   16900:	00379b35 	eorseq	r9, r7, r5, lsr fp
   16904:	07240100 	streq	r0, [r4, -r0, lsl #2]!
   16908:	00131406 	andseq	r1, r3, r6, lsl #8
   1690c:	00001400 	andeq	r1, r0, r0, lsl #8
   16910:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16914:	00006560 	andeq	r6, r0, r0, ror #10
   16918:	06071701 	streq	r1, [r7], -r1, lsl #14
   1691c:	00001300 	andeq	r1, r0, r0, lsl #6
   16920:	00000014 	andeq	r0, r0, r4, lsl r0
   16924:	22359c01 	eorscs	r9, r5, #256	; 0x100
   16928:	01000096 	swpeq	r0, r6, [r0]	; <UNPREDICTABLE>
   1692c:	ec06070a 	stc	7, cr0, [r6], {10}
   16930:	14000012 	strne	r0, [r0], #-18	; 0xffffffee
   16934:	01000000 	mrseq	r0, (UNDEF: 0)
   16938:	2e4b359c 	mcrcs	5, 2, r3, cr11, cr12, {4}
   1693c:	fd010000 	stc2	0, cr0, [r1, #-0]
   16940:	12d80606 	sbcsne	r0, r8, #6291456	; 0x600000
   16944:	00140000 	andseq	r0, r4, r0
   16948:	9c010000 	stcls	0, cr0, [r1], {-0}
   1694c:	005d9f35 	subseq	r9, sp, r5, lsr pc
   16950:	06f00100 	ldrbteq	r0, [r0], r0, lsl #2
   16954:	0012c406 	andseq	ip, r2, r6, lsl #8
   16958:	00001400 	andeq	r1, r0, r0, lsl #8
   1695c:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16960:	00008dee 	andeq	r8, r0, lr, ror #27
   16964:	0606e301 	streq	lr, [r6], -r1, lsl #6
   16968:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
   1696c:	00000014 	andeq	r0, r0, r4, lsl r0
   16970:	77359c01 	ldrvc	r9, [r5, -r1, lsl #24]!
   16974:	0100001b 	tsteq	r0, fp, lsl r0
   16978:	9c0606d6 	stcls	6, cr0, [r6], {214}	; 0xd6
   1697c:	14000012 	strne	r0, [r0], #-18	; 0xffffffee
   16980:	01000000 	mrseq	r0, (UNDEF: 0)
   16984:	5545359c 	strbpl	r3, [r5, #-1436]	; 0xfffffa64
   16988:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
   1698c:	12880606 	addne	r0, r8, #6291456	; 0x600000
   16990:	00140000 	andseq	r0, r4, r0
   16994:	9c010000 	stcls	0, cr0, [r1], {-0}
   16998:	00876e35 	addeq	r6, r7, r5, lsr lr
   1699c:	06bc0100 	ldrteq	r0, [ip], r0, lsl #2
   169a0:	00127406 	andseq	r7, r2, r6, lsl #8
   169a4:	00001400 	andeq	r1, r0, r0, lsl #8
   169a8:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   169ac:	00005c5e 	andeq	r5, r0, lr, asr ip
   169b0:	0606af01 	streq	sl, [r6], -r1, lsl #30
   169b4:	00001260 	andeq	r1, r0, r0, ror #4
   169b8:	00000014 	andeq	r0, r0, r4, lsl r0
   169bc:	23359c01 	teqcs	r5, #256	; 0x100
   169c0:	01000055 	qaddeq	r0, r5, r0
   169c4:	4c0606a2 	stcmi	6, cr0, [r6], {162}	; 0xa2
   169c8:	14000012 	strne	r0, [r0], #-18	; 0xffffffee
   169cc:	01000000 	mrseq	r0, (UNDEF: 0)
   169d0:	8749359c 			; <UNDEFINED> instruction: 0x8749359c
   169d4:	95010000 	strls	r0, [r1, #-0]
   169d8:	12380606 	eorsne	r0, r8, #6291456	; 0x600000
   169dc:	00140000 	andseq	r0, r4, r0
   169e0:	9c010000 	stcls	0, cr0, [r1], {-0}
   169e4:	001ed035 	andseq	sp, lr, r5, lsr r0
   169e8:	06880100 	streq	r0, [r8], r0, lsl #2
   169ec:	00122406 	andseq	r2, r2, r6, lsl #8
   169f0:	00001400 	andeq	r1, r0, r0, lsl #8
   169f4:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   169f8:	00004efa 	strdeq	r4, [r0], -sl
   169fc:	06067b01 	streq	r7, [r6], -r1, lsl #22
   16a00:	00001210 	andeq	r1, r0, r0, lsl r2
   16a04:	00000014 	andeq	r0, r0, r4, lsl r0
   16a08:	64359c01 	ldrtvs	r9, [r5], #-3073	; 0xfffff3ff
   16a0c:	01000095 	swpeq	r0, r5, [r0]	; <UNPREDICTABLE>
   16a10:	fc06066e 	stc2	6, cr0, [r6], {110}	; 0x6e
   16a14:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
   16a18:	01000000 	mrseq	r0, (UNDEF: 0)
   16a1c:	17f0359c 			; <UNDEFINED> instruction: 0x17f0359c
   16a20:	61010000 	mrsvs	r0, (UNDEF: 1)
   16a24:	11e80606 	mvnne	r0, r6, lsl #12
   16a28:	00140000 	andseq	r0, r4, r0
   16a2c:	9c010000 	stcls	0, cr0, [r1], {-0}
   16a30:	00476335 	subeq	r6, r7, r5, lsr r3
   16a34:	06540100 	ldrbeq	r0, [r4], -r0, lsl #2
   16a38:	0011d406 	andseq	sp, r1, r6, lsl #8
   16a3c:	00001400 	andeq	r1, r0, r0, lsl #8
   16a40:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16a44:	00009850 	andeq	r9, r0, r0, asr r8
   16a48:	06064701 	streq	r4, [r6], -r1, lsl #14
   16a4c:	000011c0 	andeq	r1, r0, r0, asr #3
   16a50:	00000014 	andeq	r0, r0, r4, lsl r0
   16a54:	6c359c01 	ldcvs	12, cr9, [r5], #-4
   16a58:	01000066 	tsteq	r0, r6, rrx
   16a5c:	ac06063a 	stcge	6, cr0, [r6], {58}	; 0x3a
   16a60:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
   16a64:	01000000 	mrseq	r0, (UNDEF: 0)
   16a68:	4741359c 			; <UNDEFINED> instruction: 0x4741359c
   16a6c:	2d010000 	stccs	0, cr0, [r1, #-0]
   16a70:	11980606 	orrsne	r0, r8, r6, lsl #12
   16a74:	00140000 	andseq	r0, r4, r0
   16a78:	9c010000 	stcls	0, cr0, [r1], {-0}
   16a7c:	00437135 	subeq	r7, r3, r5, lsr r1
   16a80:	06200100 	strteq	r0, [r0], -r0, lsl #2
   16a84:	00118406 	andseq	r8, r1, r6, lsl #8
   16a88:	00001400 	andeq	r1, r0, r0, lsl #8
   16a8c:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16a90:	0000a990 	muleq	r0, r0, r9
   16a94:	06061301 	streq	r1, [r6], -r1, lsl #6
   16a98:	00001170 	andeq	r1, r0, r0, ror r1
   16a9c:	00000014 	andeq	r0, r0, r4, lsl r0
   16aa0:	e7359c01 	ldr	r9, [r5, -r1, lsl #24]!
   16aa4:	01000076 	tsteq	r0, r6, ror r0
   16aa8:	5c060606 	stcpl	6, cr0, [r6], {6}
   16aac:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
   16ab0:	01000000 	mrseq	r0, (UNDEF: 0)
   16ab4:	6ed1359c 	mrcvs	5, 6, r3, cr1, cr12, {4}
   16ab8:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
   16abc:	11480605 	cmpne	r8, r5, lsl #12
   16ac0:	00140000 	andseq	r0, r4, r0
   16ac4:	9c010000 	stcls	0, cr0, [r1], {-0}
   16ac8:	00a19035 	adceq	r9, r1, r5, lsr r0
   16acc:	05ec0100 	strbeq	r0, [ip, #256]!	; 0x100
   16ad0:	00113406 	andseq	r3, r1, r6, lsl #8
   16ad4:	00001400 	andeq	r1, r0, r0, lsl #8
   16ad8:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16adc:	00007b0e 	andeq	r7, r0, lr, lsl #22
   16ae0:	0605df01 	streq	sp, [r5], -r1, lsl #30
   16ae4:	00001120 	andeq	r1, r0, r0, lsr #2
   16ae8:	00000014 	andeq	r0, r0, r4, lsl r0
   16aec:	bc359c01 	ldclt	12, cr9, [r5], #-4
   16af0:	01000067 	tsteq	r0, r7, rrx
   16af4:	0c0605d2 	cfstr32eq	mvfx0, [r6], {210}	; 0xd2
   16af8:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
   16afc:	01000000 	mrseq	r0, (UNDEF: 0)
   16b00:	982d359c 	stmdals	sp!, {r2, r3, r4, r7, r8, sl, ip, sp}
   16b04:	c5010000 	strgt	r0, [r1, #-0]
   16b08:	10f80605 	rscsne	r0, r8, r5, lsl #12
   16b0c:	00140000 	andseq	r0, r4, r0
   16b10:	9c010000 	stcls	0, cr0, [r1], {-0}
   16b14:	00304535 	eorseq	r4, r0, r5, lsr r5
   16b18:	05b80100 	ldreq	r0, [r8, #256]!	; 0x100
   16b1c:	0010e406 	andseq	lr, r0, r6, lsl #8
   16b20:	00001400 	andeq	r1, r0, r0, lsl #8
   16b24:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16b28:	0000ad84 	andeq	sl, r0, r4, lsl #27
   16b2c:	0605ab01 	streq	sl, [r5], -r1, lsl #22
   16b30:	000010d0 	ldrdeq	r1, [r0], -r0
   16b34:	00000014 	andeq	r0, r0, r4, lsl r0
   16b38:	a4359c01 	ldrtge	r9, [r5], #-3073	; 0xfffff3ff
   16b3c:	01000057 	qaddeq	r0, r7, r0
   16b40:	bc06059e 	cfstr32lt	mvfx0, [r6], {158}	; 0x9e
   16b44:	14000010 	strne	r0, [r0], #-16
   16b48:	01000000 	mrseq	r0, (UNDEF: 0)
   16b4c:	3021359c 	mlacc	r1, ip, r5, r3
   16b50:	91010000 	mrsls	r0, (UNDEF: 1)
   16b54:	10a80605 	adcne	r0, r8, r5, lsl #12
   16b58:	00140000 	andseq	r0, r4, r0
   16b5c:	9c010000 	stcls	0, cr0, [r1], {-0}
   16b60:	005f7335 	subseq	r7, pc, r5, lsr r3	; <UNPREDICTABLE>
   16b64:	05840100 	streq	r0, [r4, #256]	; 0x100
   16b68:	00109406 	andseq	r9, r0, r6, lsl #8
   16b6c:	00001400 	andeq	r1, r0, r0, lsl #8
   16b70:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16b74:	00005b50 	andeq	r5, r0, r0, asr fp
   16b78:	06057701 	streq	r7, [r5], -r1, lsl #14
   16b7c:	00001080 	andeq	r1, r0, r0, lsl #1
   16b80:	00000014 	andeq	r0, r0, r4, lsl r0
   16b84:	10359c01 	eorsne	r9, r5, r1, lsl #24
   16b88:	01000029 	tsteq	r0, r9, lsr #32
   16b8c:	6c06056a 	cfstr32vs	mvfx0, [r6], {106}	; 0x6a
   16b90:	14000010 	strne	r0, [r0], #-16
   16b94:	01000000 	mrseq	r0, (UNDEF: 0)
   16b98:	575d359c 			; <UNDEFINED> instruction: 0x575d359c
   16b9c:	5d010000 	stcpl	0, cr0, [r1, #-0]
   16ba0:	10580605 	subsne	r0, r8, r5, lsl #12
   16ba4:	00140000 	andseq	r0, r4, r0
   16ba8:	9c010000 	stcls	0, cr0, [r1], {-0}
   16bac:	0088d535 	addeq	sp, r8, r5, lsr r5
   16bb0:	05500100 	ldrbeq	r0, [r0, #-256]	; 0xffffff00
   16bb4:	00104406 	andseq	r4, r0, r6, lsl #8
   16bb8:	00001400 	andeq	r1, r0, r0, lsl #8
   16bbc:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16bc0:	000020c6 	andeq	r2, r0, r6, asr #1
   16bc4:	06054301 	streq	r4, [r5], -r1, lsl #6
   16bc8:	00001030 	andeq	r1, r0, r0, lsr r0
   16bcc:	00000014 	andeq	r0, r0, r4, lsl r0
   16bd0:	e3359c01 	teq	r5, #256	; 0x100
   16bd4:	01000094 	swpeq	r0, r4, [r0]	; <UNPREDICTABLE>
   16bd8:	1c060536 	cfstr32ne	mvfx0, [r6], {54}	; 0x36
   16bdc:	14000010 	strne	r0, [r0], #-16
   16be0:	01000000 	mrseq	r0, (UNDEF: 0)
   16be4:	a269359c 	rsbge	r3, r9, #156, 10	; 0x27000000
   16be8:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
   16bec:	10080605 	andne	r0, r8, r5, lsl #12
   16bf0:	00140000 	andseq	r0, r4, r0
   16bf4:	9c010000 	stcls	0, cr0, [r1], {-0}
   16bf8:	00208f35 	eoreq	r8, r0, r5, lsr pc
   16bfc:	051c0100 	ldreq	r0, [ip, #-256]	; 0xffffff00
   16c00:	000ff406 	andeq	pc, pc, r6, lsl #8
   16c04:	00001400 	andeq	r1, r0, r0, lsl #8
   16c08:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16c0c:	000050b5 	strheq	r5, [r0], -r5	; <UNPREDICTABLE>
   16c10:	06050f01 	streq	r0, [r5], -r1, lsl #30
   16c14:	00000fe0 	andeq	r0, r0, r0, ror #31
   16c18:	00000014 	andeq	r0, r0, r4, lsl r0
   16c1c:	db359c01 	blle	d7dc28 <__ram_ret_data_start+0xd7a398>
   16c20:	010000a5 	smlatbeq	r0, r5, r0, r0
   16c24:	cc060502 	cfstr32gt	mvfx0, [r6], {2}
   16c28:	1400000f 	strne	r0, [r0], #-15
   16c2c:	01000000 	mrseq	r0, (UNDEF: 0)
   16c30:	19ac359c 	stmibne	ip!, {r2, r3, r4, r7, r8, sl, ip, sp}
   16c34:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
   16c38:	0fb80604 	svceq	0x00b80604
   16c3c:	00140000 	andseq	r0, r4, r0
   16c40:	9c010000 	stcls	0, cr0, [r1], {-0}
   16c44:	0042bd35 	subeq	fp, r2, r5, lsr sp
   16c48:	04e80100 	strbteq	r0, [r8], #256	; 0x100
   16c4c:	000fa406 	andeq	sl, pc, r6, lsl #8
   16c50:	00001400 	andeq	r1, r0, r0, lsl #8
   16c54:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16c58:	0000a8cf 	andeq	sl, r0, pc, asr #17
   16c5c:	0604db01 	streq	sp, [r4], -r1, lsl #22
   16c60:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
   16c64:	00000014 	andeq	r0, r0, r4, lsl r0
   16c68:	a4359c01 	ldrtge	r9, [r5], #-3073	; 0xfffff3ff
   16c6c:	010000aa 	smlatbeq	r0, sl, r0, r0
   16c70:	7c0604ce 	cfstrsvc	mvf0, [r6], {206}	; 0xce
   16c74:	1400000f 	strne	r0, [r0], #-15
   16c78:	01000000 	mrseq	r0, (UNDEF: 0)
   16c7c:	4300359c 	movwmi	r3, #1436	; 0x59c
   16c80:	c1010000 	mrsgt	r0, (UNDEF: 1)
   16c84:	0f680604 	svceq	0x00680604
   16c88:	00140000 	andseq	r0, r4, r0
   16c8c:	9c010000 	stcls	0, cr0, [r1], {-0}
   16c90:	0071ef35 	rsbseq	lr, r1, r5, lsr pc
   16c94:	04b40100 	ldrteq	r0, [r4], #256	; 0x100
   16c98:	000f5406 	andeq	r5, pc, r6, lsl #8
   16c9c:	00001400 	andeq	r1, r0, r0, lsl #8
   16ca0:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16ca4:	0000a902 	andeq	sl, r0, r2, lsl #18
   16ca8:	0604a701 	streq	sl, [r4], -r1, lsl #14
   16cac:	00000f40 	andeq	r0, r0, r0, asr #30
   16cb0:	00000014 	andeq	r0, r0, r4, lsl r0
   16cb4:	c9359c01 	ldmdbgt	r5!, {r0, sl, fp, ip, pc}
   16cb8:	01000041 	tsteq	r0, r1, asr #32
   16cbc:	2c06049a 	cfstrscs	mvf0, [r6], {154}	; 0x9a
   16cc0:	1400000f 	strne	r0, [r0], #-15
   16cc4:	01000000 	mrseq	r0, (UNDEF: 0)
   16cc8:	4f6c359c 	svcmi	0x006c359c
   16ccc:	8d010000 	stchi	0, cr0, [r1, #-0]
   16cd0:	0f180604 	svceq	0x00180604
   16cd4:	00140000 	andseq	r0, r4, r0
   16cd8:	9c010000 	stcls	0, cr0, [r1], {-0}
   16cdc:	0034ea35 	eorseq	lr, r4, r5, lsr sl
   16ce0:	04800100 	streq	r0, [r0], #256	; 0x100
   16ce4:	000f0406 	andeq	r0, pc, r6, lsl #8
   16ce8:	00001400 	andeq	r1, r0, r0, lsl #8
   16cec:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16cf0:	00003994 	muleq	r0, r4, r9
   16cf4:	06047301 	streq	r7, [r4], -r1, lsl #6
   16cf8:	00000ef0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16cfc:	00000014 	andeq	r0, r0, r4, lsl r0
   16d00:	81359c01 	teqhi	r5, r1, lsl #24
   16d04:	01000068 	tsteq	r0, r8, rrx
   16d08:	dc060466 	cfstrsle	mvf0, [r6], {102}	; 0x66
   16d0c:	1400000e 	strne	r0, [r0], #-14
   16d10:	01000000 	mrseq	r0, (UNDEF: 0)
   16d14:	61e6359c 			; <UNDEFINED> instruction: 0x61e6359c
   16d18:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
   16d1c:	0ec80604 	cdpeq	6, 12, cr0, cr8, cr4, {0}
   16d20:	00140000 	andseq	r0, r4, r0
   16d24:	9c010000 	stcls	0, cr0, [r1], {-0}
   16d28:	0030dc35 	eorseq	sp, r0, r5, lsr ip
   16d2c:	044c0100 	strbeq	r0, [ip], #-256	; 0xffffff00
   16d30:	000eb406 	andeq	fp, lr, r6, lsl #8
   16d34:	00001400 	andeq	r1, r0, r0, lsl #8
   16d38:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16d3c:	00006045 	andeq	r6, r0, r5, asr #32
   16d40:	06043f01 	streq	r3, [r4], -r1, lsl #30
   16d44:	00000ea4 	andeq	r0, r0, r4, lsr #29
   16d48:	00000010 	andeq	r0, r0, r0, lsl r0
   16d4c:	27359c01 	ldrcs	r9, [r5, -r1, lsl #24]!
   16d50:	01000091 	swpeq	r0, r1, [r0]	; <UNPREDICTABLE>
   16d54:	94060432 	strls	r0, [r6], #-1074	; 0xfffffbce
   16d58:	1000000e 	andne	r0, r0, lr
   16d5c:	01000000 	mrseq	r0, (UNDEF: 0)
   16d60:	30a8359c 	umlalcc	r3, r8, ip, r5
   16d64:	25010000 	strcs	r0, [r1, #-0]
   16d68:	0e840604 	cdpeq	6, 8, cr0, cr4, cr4, {0}
   16d6c:	00100000 	andseq	r0, r0, r0
   16d70:	9c010000 	stcls	0, cr0, [r1], {-0}
   16d74:	00602235 	rsbeq	r2, r0, r5, lsr r2
   16d78:	04180100 	ldreq	r0, [r8], #-256	; 0xffffff00
   16d7c:	000e7406 	andeq	r7, lr, r6, lsl #8
   16d80:	00001000 	andeq	r1, r0, r0
   16d84:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16d88:	000065e6 	andeq	r6, r0, r6, ror #11
   16d8c:	06040b01 	streq	r0, [r4], -r1, lsl #22
   16d90:	00000e64 	andeq	r0, r0, r4, ror #28
   16d94:	00000010 	andeq	r0, r0, r0, lsl r0
   16d98:	bb359c01 	bllt	d7dda4 <__ram_ret_data_start+0xd7a514>
   16d9c:	01000029 	tsteq	r0, r9, lsr #32
   16da0:	540603fe 	strpl	r0, [r6], #-1022	; 0xfffffc02
   16da4:	1000000e 	andne	r0, r0, lr
   16da8:	01000000 	mrseq	r0, (UNDEF: 0)
   16dac:	9be7359c 	blls	ff9e4424 <__data_end_ram_ret__+0xdf8f4424>
   16db0:	f1010000 	setend	le
   16db4:	0e440603 	cdpeq	6, 4, cr0, cr4, cr3, {0}
   16db8:	00100000 	andseq	r0, r0, r0
   16dbc:	9c010000 	stcls	0, cr0, [r1], {-0}
   16dc0:	00897135 	addeq	r7, r9, r5, lsr r1
   16dc4:	03e40100 	mvneq	r0, #0, 2
   16dc8:	000e3406 	andeq	r3, lr, r6, lsl #8
   16dcc:	00001000 	andeq	r1, r0, r0
   16dd0:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16dd4:	000021d4 	ldrdeq	r2, [r0], -r4
   16dd8:	0603d701 	streq	sp, [r3], -r1, lsl #14
   16ddc:	00000e24 	andeq	r0, r0, r4, lsr #28
   16de0:	00000010 	andeq	r0, r0, r0, lsl r0
   16de4:	9a359c01 	bls	d7ddf0 <__ram_ret_data_start+0xd7a560>
   16de8:	01000051 	qaddeq	r0, r1, r0
   16dec:	140603ca 	strne	r0, [r6], #-970	; 0xfffffc36
   16df0:	1000000e 	andne	r0, r0, lr
   16df4:	01000000 	mrseq	r0, (UNDEF: 0)
   16df8:	6c6c359c 	cfstr64vs	mvdx3, [ip], #-624	; 0xfffffd90
   16dfc:	bd010000 	stclt	0, cr0, [r1, #-0]
   16e00:	0e040603 	cfmadd32eq	mvax0, mvfx0, mvfx4, mvfx3
   16e04:	00100000 	andseq	r0, r0, r0
   16e08:	9c010000 	stcls	0, cr0, [r1], {-0}
   16e0c:	001a5c35 	andseq	r5, sl, r5, lsr ip
   16e10:	03b00100 	movseq	r0, #0, 2
   16e14:	000df406 	andeq	pc, sp, r6, lsl #8
   16e18:	00001000 	andeq	r1, r0, r0
   16e1c:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16e20:	0000515e 	andeq	r5, r0, lr, asr r1
   16e24:	0603a301 	streq	sl, [r3], -r1, lsl #6
   16e28:	00000de4 	andeq	r0, r0, r4, ror #27
   16e2c:	00000010 	andeq	r0, r0, r0, lsl r0
   16e30:	a7359c01 	ldrge	r9, [r5, -r1, lsl #24]!
   16e34:	01000017 	tsteq	r0, r7, lsl r0
   16e38:	d4060396 	strle	r0, [r6], #-918	; 0xfffffc6a
   16e3c:	1000000d 	andne	r0, r0, sp
   16e40:	01000000 	mrseq	r0, (UNDEF: 0)
   16e44:	1a3a359c 	bne	ea44bc <__ram_ret_data_start+0xea0c2c>
   16e48:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
   16e4c:	0dc40603 	stcleq	6, cr0, [r4, #12]
   16e50:	00100000 	andseq	r0, r0, r0
   16e54:	9c010000 	stcls	0, cr0, [r1], {-0}
   16e58:	004a7335 	subeq	r7, sl, r5, lsr r3
   16e5c:	037c0100 	cmneq	ip, #0, 2
   16e60:	000db406 	andeq	fp, sp, r6, lsl #8
   16e64:	00001000 	andeq	r1, r0, r0
   16e68:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16e6c:	00007ad1 	ldrdeq	r7, [r0], -r1
   16e70:	06036f01 	streq	r6, [r3], -r1, lsl #30
   16e74:	00000da4 	andeq	r0, r0, r4, lsr #27
   16e78:	00000010 	andeq	r0, r0, r0, lsl r0
   16e7c:	42359c01 	eorsmi	r9, r5, #256	; 0x100
   16e80:	010000ab 	smlatbeq	r0, fp, r0, r0
   16e84:	94060362 	strls	r0, [r6], #-866	; 0xfffffc9e
   16e88:	1000000d 	andne	r0, r0, sp
   16e8c:	01000000 	mrseq	r0, (UNDEF: 0)
   16e90:	43cd359c 	bicmi	r3, sp, #156, 10	; 0x27000000
   16e94:	55010000 	strpl	r0, [r1, #-0]
   16e98:	0d840603 	stceq	6, cr0, [r4, #12]
   16e9c:	00100000 	andseq	r0, r0, r0
   16ea0:	9c010000 	stcls	0, cr0, [r1], {-0}
   16ea4:	0072d235 	rsbseq	sp, r2, r5, lsr r2
   16ea8:	03480100 	movteq	r0, #33024	; 0x8100
   16eac:	000d7406 	andeq	r7, sp, r6, lsl #8
   16eb0:	00001000 	andeq	r1, r0, r0
   16eb4:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16eb8:	0000a3ea 	andeq	sl, r0, sl, ror #7
   16ebc:	06033b01 	streq	r3, [r3], -r1, lsl #22
   16ec0:	00000d64 	andeq	r0, r0, r4, ror #26
   16ec4:	00000010 	andeq	r0, r0, r0, lsl r0
   16ec8:	f9359c01 			; <UNDEFINED> instruction: 0xf9359c01
   16ecc:	01000051 	qaddeq	r0, r1, r0
   16ed0:	5406032e 	strpl	r0, [r6], #-814	; 0xfffffcd2
   16ed4:	1000000d 	andne	r0, r0, sp
   16ed8:	01000000 	mrseq	r0, (UNDEF: 0)
   16edc:	5e24359c 	mcrpl	5, 1, r3, cr4, cr12, {4}
   16ee0:	21010000 	mrscs	r0, (UNDEF: 1)
   16ee4:	0d440603 	stcleq	6, cr0, [r4, #-12]
   16ee8:	00100000 	andseq	r0, r0, r0
   16eec:	9c010000 	stcls	0, cr0, [r1], {-0}
   16ef0:	00a3b835 	adceq	fp, r3, r5, lsr r8
   16ef4:	03140100 	tsteq	r4, #0, 2
   16ef8:	000d3406 	andeq	r3, sp, r6, lsl #8
   16efc:	00001000 	andeq	r1, r0, r0
   16f00:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16f04:	00003bb2 			; <UNDEFINED> instruction: 0x00003bb2
   16f08:	06030701 	streq	r0, [r3], -r1, lsl #14
   16f0c:	00000d24 	andeq	r0, r0, r4, lsr #26
   16f10:	00000010 	andeq	r0, r0, r0, lsl r0
   16f14:	38359c01 	ldmdacc	r5!, {r0, sl, fp, ip, pc}
   16f18:	01000061 	tsteq	r0, r1, rrx
   16f1c:	140602fa 	strne	r0, [r6], #-762	; 0xfffffd06
   16f20:	1000000d 	andne	r0, r0, sp
   16f24:	01000000 	mrseq	r0, (UNDEF: 0)
   16f28:	9b4d359c 	blls	13645a0 <__ram_ret_data_start+0x1360d10>
   16f2c:	ed010000 	stc	0, cr0, [r1, #-0]
   16f30:	0d040602 	stceq	6, cr0, [r4, #-8]
   16f34:	00100000 	andseq	r0, r0, r0
   16f38:	9c010000 	stcls	0, cr0, [r1], {-0}
   16f3c:	00970435 	addseq	r0, r7, r5, lsr r4
   16f40:	02e00100 	rsceq	r0, r0, #0, 2
   16f44:	000cf406 	andeq	pc, ip, r6, lsl #8
   16f48:	00001000 	andeq	r1, r0, r0
   16f4c:	359c0100 	ldrcc	r0, [ip, #256]	; 0x100
   16f50:	000062b0 			; <UNDEFINED> instruction: 0x000062b0
   16f54:	0602d301 	streq	sp, [r2], -r1, lsl #6
   16f58:	00000ce4 	andeq	r0, r0, r4, ror #25
   16f5c:	00000010 	andeq	r0, r0, r0, lsl r0
   16f60:	57359c01 	ldrpl	r9, [r5, -r1, lsl #24]!
   16f64:	0100006c 	tsteq	r0, ip, rrx
   16f68:	d40602c6 	strle	r0, [r6], #-710	; 0xfffffd3a
   16f6c:	1000000c 	andne	r0, r0, ip
   16f70:	01000000 	mrseq	r0, (UNDEF: 0)
   16f74:	9ad5359c 	bls	ff5645ec <__data_end_ram_ret__+0xdf4745ec>
   16f78:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
   16f7c:	0cc40602 	stcleq	6, cr0, [r4], {2}
   16f80:	00100000 	andseq	r0, r0, r0
   16f84:	9c010000 	stcls	0, cr0, [r1], {-0}
   16f88:	005a8035 	subseq	r8, sl, r5, lsr r0
   16f8c:	02ac0100 	adceq	r0, ip, #0, 2
   16f90:	000cb406 	andeq	fp, ip, r6, lsl #8
   16f94:	00001000 	andeq	r1, r0, r0
   16f98:	329c0100 	addscc	r0, ip, #0, 2
   16f9c:	00009fcf 	andeq	r9, r0, pc, asr #31
   16fa0:	0602a201 	streq	sl, [r2], -r1, lsl #4
   16fa4:	00000cac 	andeq	r0, r0, ip, lsr #25
   16fa8:	00000008 	andeq	r0, r0, r8
   16fac:	45a19c01 	strmi	r9, [r1, #3073]!	; 0xc01
   16fb0:	b2340001 	eorslt	r0, r4, #1
   16fb4:	f200000c 	vhadd.s8	d0, d0, d12
   16fb8:	0000015d 	andeq	r0, r0, sp, asr r1
   16fbc:	00649c32 	rsbeq	r9, r4, r2, lsr ip
   16fc0:	02980100 	addseq	r0, r8, #0, 2
   16fc4:	000ca406 	andeq	sl, ip, r6, lsl #8
   16fc8:	00000800 	andeq	r0, r0, r0, lsl #16
   16fcc:	c29c0100 	addsgt	r0, ip, #0, 2
   16fd0:	34000145 	strcc	r0, [r0], #-325	; 0xfffffebb
   16fd4:	00000caa 	andeq	r0, r0, sl, lsr #25
   16fd8:	00015dff 	strdeq	r5, [r1], -pc	; <UNPREDICTABLE>
   16fdc:	4f323200 	svcmi	0x00323200
   16fe0:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
   16fe4:	0c9c0602 	ldceq	6, cr0, [ip], {2}
   16fe8:	00080000 	andeq	r0, r8, r0
   16fec:	9c010000 	stcls	0, cr0, [r1], {-0}
   16ff0:	000145e3 	andeq	r4, r1, r3, ror #11
   16ff4:	000ca234 	andeq	sl, ip, r4, lsr r2
   16ff8:	015e0c00 	cmpeq	lr, r0, lsl #24
   16ffc:	e1320000 	teq	r2, r0
   17000:	01000043 	tsteq	r0, r3, asr #32
   17004:	94060284 	strls	r0, [r6], #-644	; 0xfffffd7c
   17008:	0800000c 	stmdaeq	r0, {r2, r3}
   1700c:	01000000 	mrseq	r0, (UNDEF: 0)
   17010:	0146049c 			; <UNDEFINED> instruction: 0x0146049c
   17014:	0c9a3400 	cfldrseq	mvf3, [sl], {0}
   17018:	5e190000 	cdppl	0, 1, cr0, cr9, cr0, {0}
   1701c:	32000001 	andcc	r0, r0, #1
   17020:	00001a8c 	andeq	r1, r0, ip, lsl #21
   17024:	06027a01 	streq	r7, [r2], -r1, lsl #20
   17028:	00000c8c 	andeq	r0, r0, ip, lsl #25
   1702c:	00000008 	andeq	r0, r0, r8
   17030:	46259c01 	strtmi	r9, [r5], -r1, lsl #24
   17034:	92340001 	eorsls	r0, r4, #1
   17038:	2600000c 	strcs	r0, [r0], -ip
   1703c:	0000015e 	andeq	r0, r0, lr, asr r1
   17040:	00872132 	addeq	r2, r7, r2, lsr r1
   17044:	02700100 	rsbseq	r0, r0, #0, 2
   17048:	000c8406 	andeq	r8, ip, r6, lsl #8
   1704c:	00000800 	andeq	r0, r0, r0, lsl #16
   17050:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
   17054:	34000146 	strcc	r0, [r0], #-326	; 0xfffffeba
   17058:	00000c8a 	andeq	r0, r0, sl, lsl #25
   1705c:	00015e33 	andeq	r5, r1, r3, lsr lr
   17060:	78a13200 	stmiavc	r1!, {r9, ip, sp}
   17064:	66010000 	strvs	r0, [r1], -r0
   17068:	0c7c0602 	ldcleq	6, cr0, [ip], #-8
   1706c:	00080000 	andeq	r0, r8, r0
   17070:	9c010000 	stcls	0, cr0, [r1], {-0}
   17074:	00014667 	andeq	r4, r1, r7, ror #12
   17078:	000c8234 	andeq	r8, ip, r4, lsr r2
   1707c:	015e4000 	cmpeq	lr, r0
   17080:	22320000 	eorscs	r0, r2, #0
   17084:	0100007f 	tsteq	r0, pc, ror r0
   17088:	7406025c 	strvc	r0, [r6], #-604	; 0xfffffda4
   1708c:	0800000c 	stmdaeq	r0, {r2, r3}
   17090:	01000000 	mrseq	r0, (UNDEF: 0)
   17094:	0146889c 			; <UNDEFINED> instruction: 0x0146889c
   17098:	0c7a3400 	cfldrdeq	mvd3, [sl], #-0
   1709c:	5e4d0000 	cdppl	0, 4, cr0, cr13, cr0, {0}
   170a0:	32000001 	andcc	r0, r0, #1
   170a4:	00006e9a 	muleq	r0, sl, lr
   170a8:	06025201 	streq	r5, [r2], -r1, lsl #4
   170ac:	00000c6c 	andeq	r0, r0, ip, ror #24
   170b0:	00000008 	andeq	r0, r0, r8
   170b4:	46a99c01 	strtmi	r9, [r9], r1, lsl #24
   170b8:	72340001 	eorsvc	r0, r4, #1
   170bc:	5a00000c 	bpl	170f4 <__ram_ret_data_start+0x13864>
   170c0:	0000015e 	andeq	r0, r0, lr, asr r1
   170c4:	006f0336 	rsbeq	r0, pc, r6, lsr r3	; <UNPREDICTABLE>
   170c8:	02470100 	subeq	r0, r7, #0, 2
   170cc:	000a1b0d 	andeq	r1, sl, sp, lsl #22
   170d0:	000c5400 	andeq	r5, ip, r0, lsl #8
   170d4:	00001800 	andeq	r1, r0, r0, lsl #16
   170d8:	da9c0100 	ble	fe7174e0 <__data_end_ram_ret__+0xde6274e0>
   170dc:	37000146 	strcc	r0, [r0, -r6, asr #2]
   170e0:	0000231c 	andeq	r2, r0, ip, lsl r3
   170e4:	23024701 	movwcs	r4, #9985	; 0x2701
   170e8:	00000977 	andeq	r0, r0, r7, ror r9
   170ec:	00000e82 	andeq	r0, r0, r2, lsl #29
   170f0:	00000e7e 	andeq	r0, r0, lr, ror lr
   170f4:	1b053600 	blne	1648fc <__ram_ret_data_start+0x16106c>
   170f8:	37010000 	strcc	r0, [r1, -r0]
   170fc:	0a1b0d02 	beq	6da50c <__ram_ret_data_start+0x6d6c7c>
   17100:	0c400000 	mareq	acc0, r0, r0
   17104:	00140000 	andseq	r0, r4, r0
   17108:	9c010000 	stcls	0, cr0, [r1], {-0}
   1710c:	0001470b 	andeq	r4, r1, fp, lsl #14
   17110:	00231c37 	eoreq	r1, r3, r7, lsr ip
   17114:	02370100 	eorseq	r0, r7, #0, 2
   17118:	00097722 	andeq	r7, r9, r2, lsr #14
   1711c:	000ea700 	andeq	sl, lr, r0, lsl #14
   17120:	000ea300 	andeq	sl, lr, r0, lsl #6
   17124:	2d360000 	ldccs	0, cr0, [r6, #-0]
   17128:	01000039 	tsteq	r0, r9, lsr r0
   1712c:	1b0d0227 	blne	3579d0 <__ram_ret_data_start+0x354140>
   17130:	2800000a 	stmdacs	r0, {r1, r3}
   17134:	1800000c 	stmdane	r0, {r2, r3}
   17138:	01000000 	mrseq	r0, (UNDEF: 0)
   1713c:	01473c9c 			; <UNDEFINED> instruction: 0x01473c9c
   17140:	aa583700 	bge	1624d48 <__ram_ret_data_start+0x16214b8>
   17144:	27010000 	strcs	r0, [r1, -r0]
   17148:	09772502 	ldmdbeq	r7!, {r1, r8, sl, sp}^
   1714c:	0ecc0000 	cdpeq	0, 12, cr0, cr12, cr0, {0}
   17150:	0ec80000 	cdpeq	0, 12, cr0, cr8, cr0, {0}
   17154:	36000000 	strcc	r0, [r0], -r0
   17158:	00003fd8 	ldrdeq	r3, [r0], -r8
   1715c:	0d021701 	stceq	7, cr1, [r2, #-4]
   17160:	00000a1b 	andeq	r0, r0, fp, lsl sl
   17164:	00000c14 	andeq	r0, r0, r4, lsl ip
   17168:	00000014 	andeq	r0, r0, r4, lsl r0
   1716c:	476d9c01 	strbmi	r9, [sp, -r1, lsl #24]!
   17170:	58370001 	ldmdapl	r7!, {r0}
   17174:	010000aa 	smlatbeq	r0, sl, r0, r0
   17178:	77240217 			; <UNDEFINED> instruction: 0x77240217
   1717c:	f1000009 	cps	#9
   17180:	ed00000e 	stc	0, cr0, [r0, #-56]	; 0xffffffc8
   17184:	0000000e 	andeq	r0, r0, lr
   17188:	00adce36 	adceq	ip, sp, r6, lsr lr
   1718c:	01ff0100 	mvnseq	r0, r0, lsl #2
   17190:	000a1b0d 	andeq	r1, sl, sp, lsl #22
   17194:	000bf800 	andeq	pc, fp, r0, lsl #16
   17198:	00001c00 	andeq	r1, r0, r0, lsl #24
   1719c:	b39c0100 	orrslt	r0, ip, #0, 2
   171a0:	37000147 	strcc	r0, [r0, -r7, asr #2]
   171a4:	00009f42 	andeq	r9, r0, r2, asr #30
   171a8:	2901ff01 	stmdbcs	r1, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
   171ac:	00000977 	andeq	r0, r0, r7, ror r9
   171b0:	00000f1a 	andeq	r0, r0, sl, lsl pc
   171b4:	00000f12 	andeq	r0, r0, r2, lsl pc
   171b8:	006ae533 	rsbeq	lr, sl, r3, lsr r5
   171bc:	02010100 	andeq	r0, r1, #0, 2
   171c0:	000a1b11 	andeq	r1, sl, r1, lsl fp
   171c4:	000f5800 	andeq	r5, pc, r0, lsl #16
   171c8:	000f5400 	andeq	r5, pc, r0, lsl #8
   171cc:	01360000 	teqeq	r6, r0
   171d0:	01000076 	tsteq	r0, r6, ror r0
   171d4:	1b0d01e5 	blne	357970 <__ram_ret_data_start+0x3540e0>
   171d8:	dc00000a 	stcle	0, cr0, [r0], {10}
   171dc:	1c00000b 	stcne	0, cr0, [r0], {11}
   171e0:	01000000 	mrseq	r0, (UNDEF: 0)
   171e4:	0147f99c 			; <UNDEFINED> instruction: 0x0147f99c
   171e8:	9f423700 	svcls	0x00423700
   171ec:	e5010000 	str	r0, [r1, #-0]
   171f0:	09772801 	ldmdbeq	r7!, {r0, fp, sp}^
   171f4:	0f7f0000 	svceq	0x007f0000
   171f8:	0f770000 	svceq	0x00770000
   171fc:	e5330000 	ldr	r0, [r3, #-0]!
   17200:	0100006a 	tsteq	r0, sl, rrx
   17204:	1b1101e7 	blne	4579a8 <__ram_ret_data_start+0x454118>
   17208:	bd00000a 	stclt	0, cr0, [r0, #-40]	; 0xffffffd8
   1720c:	b900000f 	stmdblt	r0, {r0, r1, r2, r3}
   17210:	0000000f 	andeq	r0, r0, pc
   17214:	0080c336 	addeq	ip, r0, r6, lsr r3
   17218:	01cd0100 	biceq	r0, sp, r0, lsl #2
   1721c:	000a1b0d 	andeq	r1, sl, sp, lsl #22
   17220:	000bb800 	andeq	fp, fp, r0, lsl #16
   17224:	00002400 	andeq	r2, r0, r0, lsl #8
   17228:	3f9c0100 	svccc	0x009c0100
   1722c:	37000148 	strcc	r0, [r0, -r8, asr #2]
   17230:	0000248e 	andeq	r2, r0, lr, lsl #9
   17234:	2c01cd01 	stccs	13, cr12, [r1], {1}
   17238:	000015ed 	andeq	r1, r0, sp, ror #11
   1723c:	00000fe0 	andeq	r0, r0, r0, ror #31
   17240:	00000fdc 	ldrdeq	r0, [r0], -ip
   17244:	0078c233 	rsbseq	ip, r8, r3, lsr r2
   17248:	01cf0100 	biceq	r0, pc, r0, lsl #2
   1724c:	01483f0f 	cmpeq	r8, pc, lsl #30
   17250:	00100300 	andseq	r0, r0, r0, lsl #6
   17254:	00100100 	andseq	r0, r0, r0, lsl #2
   17258:	040d0000 	streq	r0, [sp], #-0
   1725c:	00000977 	andeq	r0, r0, r7, ror r9
   17260:	009cd536 	addseq	sp, ip, r6, lsr r5
   17264:	01b70100 			; <UNDEFINED> instruction: 0x01b70100
   17268:	000a1b0d 	andeq	r1, sl, sp, lsl #22
   1726c:	000b9800 	andeq	r9, fp, r0, lsl #16
   17270:	00002000 	andeq	r2, r0, r0
   17274:	8b9c0100 	blhi	fe71767c <__data_end_ram_ret__+0xde62767c>
   17278:	37000148 	strcc	r0, [r0, -r8, asr #2]
   1727c:	0000248e 	andeq	r2, r0, lr, lsl #9
   17280:	2b01b701 	blcs	84e8c <__ram_ret_data_start+0x815fc>
   17284:	000015ed 	andeq	r1, r0, sp, ror #11
   17288:	0000101a 	andeq	r1, r0, sl, lsl r0
   1728c:	00001016 	andeq	r1, r0, r6, lsl r0
   17290:	0078c233 	rsbseq	ip, r8, r3, lsr r2
   17294:	01b90100 			; <UNDEFINED> instruction: 0x01b90100
   17298:	01483f0f 	cmpeq	r8, pc, lsl #30
   1729c:	00103d00 	andseq	r3, r0, r0, lsl #26
   172a0:	00103b00 	andseq	r3, r0, r0, lsl #22
   172a4:	b1360000 	teqlt	r6, r0
   172a8:	01000048 	tsteq	r0, r8, asr #32
   172ac:	1b0d019b 	blne	357920 <__ram_ret_data_start+0x354090>
   172b0:	6800000a 	stmdavs	r0, {r1, r3}
   172b4:	3000000b 	andcc	r0, r0, fp
   172b8:	01000000 	mrseq	r0, (UNDEF: 0)
   172bc:	0148e69c 			; <UNDEFINED> instruction: 0x0148e69c
   172c0:	41073700 	tstmi	r7, r0, lsl #14
   172c4:	9b010000 	blls	572cc <__ram_ret_data_start+0x53a3c>
   172c8:	0dd02301 	ldcleq	3, cr2, [r0, #4]
   172cc:	10580000 	subsne	r0, r8, r0
   172d0:	10500000 	subsne	r0, r0, r0
   172d4:	31330000 	teqcc	r3, r0
   172d8:	0100008b 	smlabbeq	r0, fp, r0, r0
   172dc:	e61b019d 			; <UNDEFINED> instruction: 0xe61b019d
   172e0:	93000148 	movwls	r0, #328	; 0x148
   172e4:	8f000010 	svchi	0x00000010
   172e8:	33000010 	movwcc	r0, #16
   172ec:	00006ae5 	andeq	r6, r0, r5, ror #21
   172f0:	11019e01 	tstne	r1, r1, lsl #28
   172f4:	00000a1b 	andeq	r0, r0, fp, lsl sl
   172f8:	000010bd 	strheq	r1, [r0], -sp
   172fc:	000010b9 	strheq	r1, [r0], -r9
   17300:	b6040d00 	strlt	r0, [r4], -r0, lsl #26
   17304:	3600004b 	strcc	r0, [r0], -fp, asr #32
   17308:	00008c7a 	andeq	r8, r0, sl, ror ip
   1730c:	0d016e01 	stceq	14, cr6, [r1, #-4]
   17310:	00000a1b 	andeq	r0, r0, fp, lsl sl
   17314:	00000b04 	andeq	r0, r0, r4, lsl #22
   17318:	00000064 	andeq	r0, r0, r4, rrx
   1731c:	49479c01 	stmdbmi	r7, {r0, sl, fp, ip, pc}^
   17320:	af370001 	svcge	0x00370001
   17324:	01000092 	swpeq	r0, r2, [r0]	; <UNPREDICTABLE>
   17328:	473a016e 	ldrmi	r0, [sl, -lr, ror #2]!
   1732c:	e8000149 	stmda	r0, {r0, r3, r6, r8}
   17330:	dc000010 	stcle	0, cr0, [r0], {16}
   17334:	33000010 	movwcc	r0, #16
   17338:	00008b31 	andeq	r8, r0, r1, lsr fp
   1733c:	1b017101 	blne	73748 <__ram_ret_data_start+0x6feb8>
   17340:	000148e6 	andeq	r4, r1, r6, ror #17
   17344:	0000113f 	andeq	r1, r0, pc, lsr r1
   17348:	0000113b 	andeq	r1, r0, fp, lsr r1
   1734c:	006ae533 	rsbeq	lr, sl, r3, lsr r5
   17350:	01720100 	cmneq	r2, r0, lsl #2
   17354:	000a1b11 	andeq	r1, sl, r1, lsl fp
   17358:	00116300 	andseq	r6, r1, r0, lsl #6
   1735c:	00115d00 	andseq	r5, r1, r0, lsl #26
   17360:	040d0000 	streq	r0, [sp], #-0
   17364:	00012ff7 	strdeq	r2, [r1], -r7
   17368:	00af1a36 	adceq	r1, pc, r6, lsr sl	; <UNPREDICTABLE>
   1736c:	01540100 	cmpeq	r4, r0, lsl #2
   17370:	000a1b0d 	andeq	r1, sl, sp, lsl #22
   17374:	000ae000 	andeq	lr, sl, r0
   17378:	00002400 	andeq	r2, r0, r0, lsl #8
   1737c:	7e9c0100 	fmlvce	f0, f4, f0
   17380:	33000149 	movwcc	r0, #329	; 0x149
   17384:	00005860 	andeq	r5, r0, r0, ror #16
   17388:	0d015601 	stceq	6, cr5, [r1, #-4]
   1738c:	00000944 	andeq	r0, r0, r4, asr #18
   17390:	0000119a 	muleq	r0, sl, r1
   17394:	0000118e 	andeq	r1, r0, lr, lsl #3
   17398:	26483800 	strbcs	r3, [r8], -r0, lsl #16
   1739c:	87010000 	strhi	r0, [r1, -r0]
   173a0:	000a1b0d 	andeq	r1, sl, sp, lsl #22
   173a4:	0004d000 	andeq	sp, r4, r0
   173a8:	00061000 	andeq	r1, r6, r0
   173ac:	fe9c0100 	cdp2	1, 9, cr0, cr12, cr0, {0}
   173b0:	39000152 	stmdbcc	r0, {r1, r4, r6, r8}
   173b4:	00005860 	andeq	r5, r0, r0, ror #16
   173b8:	440d8901 	strmi	r8, [sp], #-2305	; 0xfffff6ff
   173bc:	66000009 	strvs	r0, [r0], -r9
   173c0:	ea000012 	b	17410 <__ram_ret_data_start+0x13b80>
   173c4:	39000011 	stmdbcc	r0, {r0, r4}
   173c8:	00008b31 	andeq	r8, r0, r1, lsr fp
   173cc:	e61b8a01 	ldr	r8, [fp], -r1, lsl #20
   173d0:	c6000148 	strgt	r0, [r0], -r8, asr #2
   173d4:	26000015 			; <UNDEFINED> instruction: 0x26000015
   173d8:	39000015 	stmdbcc	r0, {r0, r2, r4}
   173dc:	00009f42 	andeq	r9, r0, r2, asr #30
   173e0:	770e8b01 	strvc	r8, [lr, -r1, lsl #22]
   173e4:	1a000009 	bne	17410 <__ram_ret_data_start+0x13b80>
   173e8:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
   173ec:	3900001b 	stmdbcc	r0, {r0, r1, r3, r4}
   173f0:	00006ae5 	andeq	r6, r0, r5, ror #21
   173f4:	1b118c01 	blne	47a400 <__ram_ret_data_start+0x476b70>
   173f8:	3800000a 	stmdacc	r0, {r1, r3}
   173fc:	3000001b 	andcc	r0, r0, fp, lsl r0
   17400:	3a00001b 	bcc	17474 <__ram_ret_data_start+0x13be4>
   17404:	000152fe 	strdeq	r5, [r1], -lr
   17408:	000004f2 	strdeq	r0, [r0], -r2
   1740c:	00000002 	andeq	r0, r0, r2
   17410:	97010000 	strls	r0, [r1, -r0]
   17414:	014a3a09 	cmpeq	sl, r9, lsl #20
   17418:	530c3b00 	movwpl	r3, #51968	; 0xcb00
   1741c:	1b720001 	blne	1c97428 <__ram_ret_data_start+0x1c93b98>
   17420:	1b700000 	blne	1c17428 <__ram_ret_data_start+0x1c13b98>
   17424:	1a3c0000 	bne	f1742c <__ram_ret_data_start+0xf13b9c>
   17428:	02000153 	andeq	r0, r0, #-1073741804	; 0xc0000014
   1742c:	01000005 	tsteq	r0, r5
   17430:	00050200 	andeq	r0, r5, r0, lsl #4
   17434:	00000400 	andeq	r0, r0, r0, lsl #8
   17438:	06c10200 	strbeq	r0, [r1], r0, lsl #4
   1743c:	53243c05 			; <UNDEFINED> instruction: 0x53243c05
   17440:	05060001 	streq	r0, [r6, #-1]
   17444:	00010000 	andeq	r0, r1, r0
   17448:	00000506 	andeq	r0, r0, r6, lsl #10
   1744c:	00000006 	andeq	r0, r0, r6
   17450:	0506c202 	streq	ip, [r6, #-514]	; 0xfffffdfe
   17454:	52fe3d00 	rscspl	r3, lr, #0, 26
   17458:	05480001 	strbeq	r0, [r8, #-1]
   1745c:	00010000 	andeq	r0, r1, r0
   17460:	00000548 	andeq	r0, r0, r8, asr #10
   17464:	00000020 	andeq	r0, r0, r0, lsr #32
   17468:	9019f401 	andsls	pc, r9, r1, lsl #8
   1746c:	3b00014a 	blcc	1799c <__ram_ret_data_start+0x1410c>
   17470:	0001530c 	andeq	r5, r1, ip, lsl #6
   17474:	00001b8f 	andeq	r1, r0, pc, lsl #23
   17478:	00001b8b 	andeq	r1, r0, fp, lsl #23
   1747c:	01531a3c 	cmpeq	r3, ip, lsr sl
   17480:	00055e00 	andeq	r5, r5, r0, lsl #28
   17484:	5e000100 	adfpls	f0, f0, f0
   17488:	04000005 	streq	r0, [r0], #-5
   1748c:	02000000 	andeq	r0, r0, #0
   17490:	3c0506c1 	stccc	6, cr0, [r5], {193}	; 0xc1
   17494:	00015324 	andeq	r5, r1, r4, lsr #6
   17498:	00000562 	andeq	r0, r0, r2, ror #10
   1749c:	05620001 	strbeq	r0, [r2, #-1]!
   174a0:	00060000 	andeq	r0, r6, r0
   174a4:	c2020000 	andgt	r0, r2, #0
   174a8:	3d000506 	cfstr32cc	mvfx0, [r0, #-24]	; 0xffffffe8
   174ac:	000152fe 	strdeq	r5, [r1], -lr
   174b0:	0000057a 	andeq	r0, r0, sl, ror r5
   174b4:	057a0001 	ldrbeq	r0, [sl, #-1]!
   174b8:	00200000 	eoreq	r0, r0, r0
   174bc:	e2010000 	and	r0, r1, #0
   174c0:	014ae619 	cmpeq	sl, r9, lsl r6
   174c4:	530c3b00 	movwpl	r3, #51968	; 0xcb00
   174c8:	1bbb0001 	blne	feed74d4 <__data_end_ram_ret__+0xdede74d4>
   174cc:	1bb70000 	blne	fedd74d4 <__data_end_ram_ret__+0xdece74d4>
   174d0:	1a3c0000 	bne	f174d8 <__ram_ret_data_start+0xf13c48>
   174d4:	90000153 	andls	r0, r0, r3, asr r1
   174d8:	01000005 	tsteq	r0, r5
   174dc:	00059000 	andeq	r9, r5, r0
   174e0:	00000400 	andeq	r0, r0, r0, lsl #8
   174e4:	06c10200 	strbeq	r0, [r1], r0, lsl #4
   174e8:	53243c05 			; <UNDEFINED> instruction: 0x53243c05
   174ec:	05940001 	ldreq	r0, [r4, #1]
   174f0:	00010000 	andeq	r0, r1, r0
   174f4:	00000594 	muleq	r0, r4, r5
   174f8:	00000006 	andeq	r0, r0, r6
   174fc:	0506c202 	streq	ip, [r6, #-514]	; 0xfffffdfe
   17500:	52fe3e00 	rscspl	r3, lr, #0, 28
   17504:	05aa0001 	streq	r0, [sl, #1]!
   17508:	00010000 	andeq	r0, r1, r0
   1750c:	000005aa 	andeq	r0, r0, sl, lsr #11
   17510:	00000020 	andeq	r0, r0, r0, lsr #32
   17514:	19010601 	stmdbne	r1, {r0, r9, sl}
   17518:	00014b3d 	andeq	r4, r1, sp, lsr fp
   1751c:	01530c3b 	cmpeq	r3, fp, lsr ip
   17520:	001be700 	andseq	lr, fp, r0, lsl #14
   17524:	001be300 	andseq	lr, fp, r0, lsl #6
   17528:	531a3c00 	tstpl	sl, #0, 24
   1752c:	05c00001 	strbeq	r0, [r0, #1]
   17530:	00010000 	andeq	r0, r1, r0
   17534:	000005c0 	andeq	r0, r0, r0, asr #11
   17538:	00000004 	andeq	r0, r0, r4
   1753c:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   17540:	0153243c 	cmpeq	r3, ip, lsr r4
   17544:	0005c400 	andeq	ip, r5, r0, lsl #8
   17548:	c4000100 	strgt	r0, [r0], #-256	; 0xffffff00
   1754c:	06000005 	streq	r0, [r0], -r5
   17550:	02000000 	andeq	r0, r0, #0
   17554:	000506c2 	andeq	r0, r5, r2, asr #13
   17558:	0152fe3e 	cmpeq	r2, lr, lsr lr	; <UNPREDICTABLE>
   1755c:	00067400 	andeq	r7, r6, r0, lsl #8
   17560:	74000100 	strvc	r0, [r0], #-256	; 0xffffff00
   17564:	20000006 	andcs	r0, r0, r6
   17568:	01000000 	mrseq	r0, (UNDEF: 0)
   1756c:	94190112 	ldrls	r0, [r9], #-274	; 0xfffffeee
   17570:	3b00014b 	blcc	17aa4 <__ram_ret_data_start+0x14214>
   17574:	0001530c 	andeq	r5, r1, ip, lsl #6
   17578:	00001c13 	andeq	r1, r0, r3, lsl ip
   1757c:	00001c0f 	andeq	r1, r0, pc, lsl #24
   17580:	01531a3c 	cmpeq	r3, ip, lsr sl
   17584:	00068a00 	andeq	r8, r6, r0, lsl #20
   17588:	8a000100 	bhi	17990 <__ram_ret_data_start+0x14100>
   1758c:	04000006 	streq	r0, [r0], #-6
   17590:	02000000 	andeq	r0, r0, #0
   17594:	3c0506c1 	stccc	6, cr0, [r5], {193}	; 0xc1
   17598:	00015324 	andeq	r5, r1, r4, lsr #6
   1759c:	0000068e 	andeq	r0, r0, lr, lsl #13
   175a0:	068e0001 	streq	r0, [lr], r1
   175a4:	00060000 	andeq	r0, r6, r0
   175a8:	c2020000 	andgt	r0, r2, #0
   175ac:	3d000506 	cfstr32cc	mvfx0, [r0, #-24]	; 0xffffffe8
   175b0:	000152fe 	strdeq	r5, [r1], -lr
   175b4:	000006ac 	andeq	r0, r0, ip, lsr #13
   175b8:	06ac0001 	strteq	r0, [ip], r1
   175bc:	00200000 	eoreq	r0, r0, r0
   175c0:	b2010000 	andlt	r0, r1, #0
   175c4:	014bea19 	cmpeq	fp, r9, lsl sl
   175c8:	530c3b00 	movwpl	r3, #51968	; 0xcb00
   175cc:	1c3f0001 	ldcne	0, cr0, [pc], #-4	; 175d0 <__ram_ret_data_start+0x13d40>
   175d0:	1c3b0000 	ldcne	0, cr0, [fp], #-0
   175d4:	1a3c0000 	bne	f175dc <__ram_ret_data_start+0xf13d4c>
   175d8:	c2000153 	andgt	r0, r0, #-1073741804	; 0xc0000014
   175dc:	01000006 	tsteq	r0, r6
   175e0:	0006c200 	andeq	ip, r6, r0, lsl #4
   175e4:	00000400 	andeq	r0, r0, r0, lsl #8
   175e8:	06c10200 	strbeq	r0, [r1], r0, lsl #4
   175ec:	53243c05 			; <UNDEFINED> instruction: 0x53243c05
   175f0:	06c60001 	strbeq	r0, [r6], r1
   175f4:	00010000 	andeq	r0, r1, r0
   175f8:	000006c6 	andeq	r0, r0, r6, asr #13
   175fc:	00000006 	andeq	r0, r0, r6
   17600:	0506c202 	streq	ip, [r6, #-514]	; 0xfffffdfe
   17604:	52fe3e00 	rscspl	r3, lr, #0, 28
   17608:	06de0001 	ldrbeq	r0, [lr], r1
   1760c:	00010000 	andeq	r0, r1, r0
   17610:	000006de 	ldrdeq	r0, [r0], -lr
   17614:	00000020 	andeq	r0, r0, r0, lsr #32
   17618:	19013001 	stmdbne	r1, {r0, ip, sp}
   1761c:	00014c41 	andeq	r4, r1, r1, asr #24
   17620:	01530c3b 	cmpeq	r3, fp, lsr ip
   17624:	001c6b00 	andseq	r6, ip, r0, lsl #22
   17628:	001c6700 	andseq	r6, ip, r0, lsl #14
   1762c:	531a3c00 	tstpl	sl, #0, 24
   17630:	06f40001 	ldrbteq	r0, [r4], r1
   17634:	00010000 	andeq	r0, r1, r0
   17638:	000006f4 	strdeq	r0, [r0], -r4
   1763c:	00000004 	andeq	r0, r0, r4
   17640:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   17644:	0153243c 	cmpeq	r3, ip, lsr r4
   17648:	0006f800 	andeq	pc, r6, r0, lsl #16
   1764c:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   17650:	06000006 	streq	r0, [r0], -r6
   17654:	02000000 	andeq	r0, r0, #0
   17658:	000506c2 	andeq	r0, r5, r2, asr #13
   1765c:	0152fe3d 	cmpeq	r2, sp, lsr lr	; <UNPREDICTABLE>
   17660:	00071000 	andeq	r1, r7, r0
   17664:	10000100 	andne	r0, r0, r0, lsl #2
   17668:	20000007 	andcs	r0, r0, r7
   1766c:	01000000 	mrseq	r0, (UNDEF: 0)
   17670:	4c9719d6 			; <UNDEFINED> instruction: 0x4c9719d6
   17674:	0c3b0001 	ldceq	0, cr0, [fp], #-4
   17678:	97000153 	smlsdls	r0, r3, r1, r0
   1767c:	9300001c 	movwls	r0, #28
   17680:	3c00001c 	stccc	0, cr0, [r0], {28}
   17684:	0001531a 	andeq	r5, r1, sl, lsl r3
   17688:	00000726 	andeq	r0, r0, r6, lsr #14
   1768c:	07260001 	streq	r0, [r6, -r1]!
   17690:	00040000 	andeq	r0, r4, r0
   17694:	c1020000 	mrsgt	r0, (UNDEF: 2)
   17698:	243c0506 	ldrtcs	r0, [ip], #-1286	; 0xfffffafa
   1769c:	2a000153 	bcs	17bf0 <__ram_ret_data_start+0x14360>
   176a0:	01000007 	tsteq	r0, r7
   176a4:	00072a00 	andeq	r2, r7, r0, lsl #20
   176a8:	00000600 	andeq	r0, r0, r0, lsl #12
   176ac:	06c20200 	strbeq	r0, [r2], r0, lsl #4
   176b0:	fe3d0005 	cdp2	0, 3, cr0, cr13, cr5, {0}
   176b4:	38000152 	stmdacc	r0, {r1, r4, r6, r8}
   176b8:	01000007 	tsteq	r0, r7
   176bc:	00073800 	andeq	r3, r7, r0, lsl #16
   176c0:	00002000 	andeq	r2, r0, r0
   176c4:	19a60100 	stmibne	r6!, {r8}
   176c8:	00014ced 	andeq	r4, r1, sp, ror #25
   176cc:	01530c3b 	cmpeq	r3, fp, lsr ip
   176d0:	001cc300 	andseq	ip, ip, r0, lsl #6
   176d4:	001cbf00 	andseq	fp, ip, r0, lsl #30
   176d8:	531a3c00 	tstpl	sl, #0, 24
   176dc:	074e0001 	strbeq	r0, [lr, -r1]
   176e0:	00010000 	andeq	r0, r1, r0
   176e4:	0000074e 	andeq	r0, r0, lr, asr #14
   176e8:	00000004 	andeq	r0, r0, r4
   176ec:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   176f0:	0153243c 	cmpeq	r3, ip, lsr r4
   176f4:	00075200 	andeq	r5, r7, r0, lsl #4
   176f8:	52000100 	andpl	r0, r0, #0, 2
   176fc:	06000007 	streq	r0, [r0], -r7
   17700:	02000000 	andeq	r0, r0, #0
   17704:	000506c2 	andeq	r0, r5, r2, asr #13
   17708:	0152fe3d 	cmpeq	r2, sp, lsr lr	; <UNPREDICTABLE>
   1770c:	00076200 	andeq	r6, r7, r0, lsl #4
   17710:	62000100 	andvs	r0, r0, #0, 2
   17714:	20000007 	andcs	r0, r0, r7
   17718:	01000000 	mrseq	r0, (UNDEF: 0)
   1771c:	4d4319ac 	vstrmi.16	s3, [r3, #-344]	; 0xfffffea8	; <UNPREDICTABLE>
   17720:	0c3b0001 	ldceq	0, cr0, [fp], #-4
   17724:	ef000153 	svc	0x00000153
   17728:	eb00001c 	bl	177a0 <__ram_ret_data_start+0x13f10>
   1772c:	3c00001c 	stccc	0, cr0, [r0], {28}
   17730:	0001531a 	andeq	r5, r1, sl, lsl r3
   17734:	00000778 	andeq	r0, r0, r8, ror r7
   17738:	07780001 	ldrbeq	r0, [r8, -r1]!
   1773c:	00040000 	andeq	r0, r4, r0
   17740:	c1020000 	mrsgt	r0, (UNDEF: 2)
   17744:	243c0506 	ldrtcs	r0, [ip], #-1286	; 0xfffffafa
   17748:	7c000153 	stfvcs	f0, [r0], {83}	; 0x53
   1774c:	01000007 	tsteq	r0, r7
   17750:	00077c00 	andeq	r7, r7, r0, lsl #24
   17754:	00000600 	andeq	r0, r0, r0, lsl #12
   17758:	06c20200 	strbeq	r0, [r2], r0, lsl #4
   1775c:	fe3d0005 	cdp2	0, 3, cr0, cr13, cr5, {0}
   17760:	8c000152 	stfhis	f0, [r0], {82}	; 0x52
   17764:	01000007 	tsteq	r0, r7
   17768:	00078c00 	andeq	r8, r7, r0, lsl #24
   1776c:	00002000 	andeq	r2, r0, r0
   17770:	19b80100 	ldmibne	r8!, {r8}
   17774:	00014d99 	muleq	r1, r9, sp
   17778:	01530c3b 	cmpeq	r3, fp, lsr ip
   1777c:	001d1b00 	andseq	r1, sp, r0, lsl #22
   17780:	001d1700 	andseq	r1, sp, r0, lsl #14
   17784:	531a3c00 	tstpl	sl, #0, 24
   17788:	07a20001 	streq	r0, [r2, r1]!
   1778c:	00010000 	andeq	r0, r1, r0
   17790:	000007a2 	andeq	r0, r0, r2, lsr #15
   17794:	00000004 	andeq	r0, r0, r4
   17798:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   1779c:	0153243c 	cmpeq	r3, ip, lsr r4
   177a0:	0007a600 	andeq	sl, r7, r0, lsl #12
   177a4:	a6000100 	strge	r0, [r0], -r0, lsl #2
   177a8:	06000007 	streq	r0, [r0], -r7
   177ac:	02000000 	andeq	r0, r0, #0
   177b0:	000506c2 	andeq	r0, r5, r2, asr #13
   177b4:	0152fe3d 	cmpeq	r2, sp, lsr lr	; <UNPREDICTABLE>
   177b8:	0007b400 	andeq	fp, r7, r0, lsl #8
   177bc:	b4000100 	strlt	r0, [r0], #-256	; 0xffffff00
   177c0:	20000007 	andcs	r0, r0, r7
   177c4:	01000000 	mrseq	r0, (UNDEF: 0)
   177c8:	4def19be 			; <UNDEFINED> instruction: 0x4def19be
   177cc:	0c3b0001 	ldceq	0, cr0, [fp], #-4
   177d0:	47000153 	smlsdmi	r0, r3, r1, r0
   177d4:	4300001d 	movwmi	r0, #29
   177d8:	3c00001d 	stccc	0, cr0, [r0], {29}
   177dc:	0001531a 	andeq	r5, r1, sl, lsl r3
   177e0:	000007ca 	andeq	r0, r0, sl, asr #15
   177e4:	07ca0001 	strbeq	r0, [sl, r1]
   177e8:	00040000 	andeq	r0, r4, r0
   177ec:	c1020000 	mrsgt	r0, (UNDEF: 2)
   177f0:	243c0506 	ldrtcs	r0, [ip], #-1286	; 0xfffffafa
   177f4:	ce000153 	mcrgt	1, 0, r0, cr0, cr3, {2}
   177f8:	01000007 	tsteq	r0, r7
   177fc:	0007ce00 	andeq	ip, r7, r0, lsl #28
   17800:	00000600 	andeq	r0, r0, r0, lsl #12
   17804:	06c20200 	strbeq	r0, [r2], r0, lsl #4
   17808:	fe3d0005 	cdp2	0, 3, cr0, cr13, cr5, {0}
   1780c:	de000152 	mcrle	1, 0, r0, cr0, cr2, {2}
   17810:	01000007 	tsteq	r0, r7
   17814:	0007de00 	andeq	sp, r7, r0, lsl #28
   17818:	00006e00 	andeq	r6, r0, r0, lsl #28
   1781c:	19c40100 	stmibne	r4, {r8}^
   17820:	00014e45 	andeq	r4, r1, r5, asr #28
   17824:	01530c3b 	cmpeq	r3, fp, lsr ip
   17828:	001d7300 	andseq	r7, sp, r0, lsl #6
   1782c:	001d6f00 	andseq	r6, sp, r0, lsl #30
   17830:	531a3c00 	tstpl	sl, #0, 24
   17834:	07f40001 	ldrbeq	r0, [r4, r1]!
   17838:	00010000 	andeq	r0, r1, r0
   1783c:	000007f4 	strdeq	r0, [r0], -r4
   17840:	00000004 	andeq	r0, r0, r4
   17844:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   17848:	0153243c 	cmpeq	r3, ip, lsr r4
   1784c:	0007f800 	andeq	pc, r7, r0, lsl #16
   17850:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   17854:	54000007 	strpl	r0, [r0], #-7
   17858:	02000000 	andeq	r0, r0, #0
   1785c:	000506c2 	andeq	r0, r5, r2, asr #13
   17860:	0152fe3d 	cmpeq	r2, sp, lsr lr	; <UNPREDICTABLE>
   17864:	00085600 	andeq	r5, r8, r0, lsl #12
   17868:	56000100 	strpl	r0, [r0], -r0, lsl #2
   1786c:	20000008 	andcs	r0, r0, r8
   17870:	01000000 	mrseq	r0, (UNDEF: 0)
   17874:	4e9b19ca 	vfnmami.f16	s2, s23, s20	; <UNPREDICTABLE>
   17878:	0c3b0001 	ldceq	0, cr0, [fp], #-4
   1787c:	9f000153 	svcls	0x00000153
   17880:	9b00001d 	blls	178fc <__ram_ret_data_start+0x1406c>
   17884:	3c00001d 	stccc	0, cr0, [r0], {29}
   17888:	0001531a 	andeq	r5, r1, sl, lsl r3
   1788c:	0000086c 	andeq	r0, r0, ip, ror #16
   17890:	086c0001 	stmdaeq	ip!, {r0}^
   17894:	00040000 	andeq	r0, r4, r0
   17898:	c1020000 	mrsgt	r0, (UNDEF: 2)
   1789c:	243c0506 	ldrtcs	r0, [ip], #-1286	; 0xfffffafa
   178a0:	70000153 	andvc	r0, r0, r3, asr r1
   178a4:	01000008 	tsteq	r0, r8
   178a8:	00087000 	andeq	r7, r8, r0
   178ac:	00000600 	andeq	r0, r0, r0, lsl #12
   178b0:	06c20200 	strbeq	r0, [r2], r0, lsl #4
   178b4:	fe3d0005 	cdp2	0, 3, cr0, cr13, cr5, {0}
   178b8:	7e000152 	mcrvc	1, 0, r0, cr0, cr2, {2}
   178bc:	01000008 	tsteq	r0, r8
   178c0:	00087e00 	andeq	r7, r8, r0, lsl #28
   178c4:	00002000 	andeq	r2, r0, r0
   178c8:	19d00100 	ldmibne	r0, {r8}^
   178cc:	00014ef1 	strdeq	r4, [r1], -r1
   178d0:	01530c3b 	cmpeq	r3, fp, lsr ip
   178d4:	001dcb00 	andseq	ip, sp, r0, lsl #22
   178d8:	001dc700 	andseq	ip, sp, r0, lsl #14
   178dc:	531a3c00 	tstpl	sl, #0, 24
   178e0:	08940001 	ldmeq	r4, {r0}
   178e4:	00010000 	andeq	r0, r1, r0
   178e8:	00000894 	muleq	r0, r4, r8
   178ec:	00000004 	andeq	r0, r0, r4
   178f0:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   178f4:	0153243c 	cmpeq	r3, ip, lsr r4
   178f8:	00089800 	andeq	r9, r8, r0, lsl #16
   178fc:	98000100 	stmdals	r0, {r8}
   17900:	06000008 	streq	r0, [r0], -r8
   17904:	02000000 	andeq	r0, r0, #0
   17908:	000506c2 	andeq	r0, r5, r2, asr #13
   1790c:	0152fe3d 	cmpeq	r2, sp, lsr lr	; <UNPREDICTABLE>
   17910:	0008a800 	andeq	sl, r8, r0, lsl #16
   17914:	a8000100 	stmdage	r0, {r8}
   17918:	20000008 	andcs	r0, r0, r8
   1791c:	01000000 	mrseq	r0, (UNDEF: 0)
   17920:	4f4719dc 	svcmi	0x004719dc
   17924:	0c3b0001 	ldceq	0, cr0, [fp], #-4
   17928:	f7000153 			; <UNDEFINED> instruction: 0xf7000153
   1792c:	f300001d 	vqadd.u8	d0, d0, d13
   17930:	3c00001d 	stccc	0, cr0, [r0], {29}
   17934:	0001531a 	andeq	r5, r1, sl, lsl r3
   17938:	000008be 			; <UNDEFINED> instruction: 0x000008be
   1793c:	08be0001 	ldmeq	lr!, {r0}
   17940:	00040000 	andeq	r0, r4, r0
   17944:	c1020000 	mrsgt	r0, (UNDEF: 2)
   17948:	243c0506 	ldrtcs	r0, [ip], #-1286	; 0xfffffafa
   1794c:	c2000153 	andgt	r0, r0, #-1073741804	; 0xc0000014
   17950:	01000008 	tsteq	r0, r8
   17954:	0008c200 	andeq	ip, r8, r0, lsl #4
   17958:	00000600 	andeq	r0, r0, r0, lsl #12
   1795c:	06c20200 	strbeq	r0, [r2], r0, lsl #4
   17960:	fe3d0005 	cdp2	0, 3, cr0, cr13, cr5, {0}
   17964:	d2000152 	andle	r0, r0, #-2147483628	; 0x80000014
   17968:	01000008 	tsteq	r0, r8
   1796c:	0008d200 	andeq	sp, r8, r0, lsl #4
   17970:	00002000 	andeq	r2, r0, r0
   17974:	19e80100 	stmibne	r8!, {r8}^
   17978:	00014f9d 	muleq	r1, sp, pc	; <UNPREDICTABLE>
   1797c:	01530c3b 	cmpeq	r3, fp, lsr ip
   17980:	001e2300 	andseq	r2, lr, r0, lsl #6
   17984:	001e1f00 	andseq	r1, lr, r0, lsl #30
   17988:	531a3c00 	tstpl	sl, #0, 24
   1798c:	08e80001 	stmiaeq	r8!, {r0}^
   17990:	00010000 	andeq	r0, r1, r0
   17994:	000008e8 	andeq	r0, r0, r8, ror #17
   17998:	00000004 	andeq	r0, r0, r4
   1799c:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   179a0:	0153243c 	cmpeq	r3, ip, lsr r4
   179a4:	0008ec00 	andeq	lr, r8, r0, lsl #24
   179a8:	ec000100 	stfs	f0, [r0], {-0}
   179ac:	06000008 	streq	r0, [r0], -r8
   179b0:	02000000 	andeq	r0, r0, #0
   179b4:	000506c2 	andeq	r0, r5, r2, asr #13
   179b8:	0152fe3d 	cmpeq	r2, sp, lsr lr	; <UNPREDICTABLE>
   179bc:	0008fc00 	andeq	pc, r8, r0, lsl #24
   179c0:	fc000100 	stc2	1, cr0, [r0], {-0}
   179c4:	20000008 	andcs	r0, r0, r8
   179c8:	01000000 	mrseq	r0, (UNDEF: 0)
   179cc:	4ff319ee 	svcmi	0x00f319ee
   179d0:	0c3b0001 	ldceq	0, cr0, [fp], #-4
   179d4:	4f000153 	svcmi	0x00000153
   179d8:	4b00001e 	blmi	17a58 <__ram_ret_data_start+0x141c8>
   179dc:	3c00001e 	stccc	0, cr0, [r0], {30}
   179e0:	0001531a 	andeq	r5, r1, sl, lsl r3
   179e4:	00000912 	andeq	r0, r0, r2, lsl r9
   179e8:	09120001 	ldmdbeq	r2, {r0}
   179ec:	00040000 	andeq	r0, r4, r0
   179f0:	c1020000 	mrsgt	r0, (UNDEF: 2)
   179f4:	243c0506 	ldrtcs	r0, [ip], #-1286	; 0xfffffafa
   179f8:	16000153 			; <UNDEFINED> instruction: 0x16000153
   179fc:	01000009 	tsteq	r0, r9
   17a00:	00091600 	andeq	r1, r9, r0, lsl #12
   17a04:	00000600 	andeq	r0, r0, r0, lsl #12
   17a08:	06c20200 	strbeq	r0, [r2], r0, lsl #4
   17a0c:	fe3d0005 	cdp2	0, 3, cr0, cr13, cr5, {0}
   17a10:	26000152 			; <UNDEFINED> instruction: 0x26000152
   17a14:	01000009 	tsteq	r0, r9
   17a18:	00092600 	andeq	r2, r9, r0, lsl #12
   17a1c:	00002000 	andeq	r2, r0, r0
   17a20:	19fa0100 	ldmibne	sl!, {r8}^
   17a24:	00015049 	andeq	r5, r1, r9, asr #32
   17a28:	01530c3b 	cmpeq	r3, fp, lsr ip
   17a2c:	001e7b00 	andseq	r7, lr, r0, lsl #22
   17a30:	001e7700 	andseq	r7, lr, r0, lsl #14
   17a34:	531a3c00 	tstpl	sl, #0, 24
   17a38:	093c0001 	ldmdbeq	ip!, {r0}
   17a3c:	00010000 	andeq	r0, r1, r0
   17a40:	0000093c 	andeq	r0, r0, ip, lsr r9
   17a44:	00000004 	andeq	r0, r0, r4
   17a48:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   17a4c:	0153243c 	cmpeq	r3, ip, lsr r4
   17a50:	00094000 	andeq	r4, r9, r0
   17a54:	40000100 	andmi	r0, r0, r0, lsl #2
   17a58:	06000009 	streq	r0, [r0], -r9
   17a5c:	02000000 	andeq	r0, r0, #0
   17a60:	000506c2 	andeq	r0, r5, r2, asr #13
   17a64:	0152fe3e 	cmpeq	r2, lr, lsr lr	; <UNPREDICTABLE>
   17a68:	00095000 	andeq	r5, r9, r0
   17a6c:	50000100 	andpl	r0, r0, r0, lsl #2
   17a70:	20000009 	andcs	r0, r0, r9
   17a74:	01000000 	mrseq	r0, (UNDEF: 0)
   17a78:	a0190100 	andsge	r0, r9, r0, lsl #2
   17a7c:	3b000150 	blcc	17fc4 <__ram_ret_data_start+0x14734>
   17a80:	0001530c 	andeq	r5, r1, ip, lsl #6
   17a84:	00001ea7 	andeq	r1, r0, r7, lsr #29
   17a88:	00001ea3 	andeq	r1, r0, r3, lsr #29
   17a8c:	01531a3c 	cmpeq	r3, ip, lsr sl
   17a90:	00096600 	andeq	r6, r9, r0, lsl #12
   17a94:	66000100 	strvs	r0, [r0], -r0, lsl #2
   17a98:	04000009 	streq	r0, [r0], #-9
   17a9c:	02000000 	andeq	r0, r0, #0
   17aa0:	3c0506c1 	stccc	6, cr0, [r5], {193}	; 0xc1
   17aa4:	00015324 	andeq	r5, r1, r4, lsr #6
   17aa8:	0000096a 	andeq	r0, r0, sl, ror #18
   17aac:	096a0001 	stmdbeq	sl!, {r0}^
   17ab0:	00060000 	andeq	r0, r6, r0
   17ab4:	c2020000 	andgt	r0, r2, #0
   17ab8:	3e000506 	cfsh32cc	mvfx0, mvfx0, #6
   17abc:	000152fe 	strdeq	r5, [r1], -lr
   17ac0:	0000097a 	andeq	r0, r0, sl, ror r9
   17ac4:	097a0001 	ldmdbeq	sl!, {r0}^
   17ac8:	00200000 	eoreq	r0, r0, r0
   17acc:	0c010000 	stceq	0, cr0, [r1], {-0}
   17ad0:	50f71901 	rscspl	r1, r7, r1, lsl #18
   17ad4:	0c3b0001 	ldceq	0, cr0, [fp], #-4
   17ad8:	d3000153 	movwle	r0, #339	; 0x153
   17adc:	cf00001e 	svcgt	0x0000001e
   17ae0:	3c00001e 	stccc	0, cr0, [r0], {30}
   17ae4:	0001531a 	andeq	r5, r1, sl, lsl r3
   17ae8:	00000990 	muleq	r0, r0, r9
   17aec:	09900001 	ldmibeq	r0, {r0}
   17af0:	00040000 	andeq	r0, r4, r0
   17af4:	c1020000 	mrsgt	r0, (UNDEF: 2)
   17af8:	243c0506 	ldrtcs	r0, [ip], #-1286	; 0xfffffafa
   17afc:	94000153 	strls	r0, [r0], #-339	; 0xfffffead
   17b00:	01000009 	tsteq	r0, r9
   17b04:	00099400 	andeq	r9, r9, r0, lsl #8
   17b08:	00000600 	andeq	r0, r0, r0, lsl #12
   17b0c:	06c20200 	strbeq	r0, [r2], r0, lsl #4
   17b10:	fe3e0005 	cdp2	0, 3, cr0, cr14, cr5, {0}
   17b14:	a4000152 	strge	r0, [r0], #-338	; 0xfffffeae
   17b18:	01000009 	tsteq	r0, r9
   17b1c:	0009a400 	andeq	sl, r9, r0, lsl #8
   17b20:	00002000 	andeq	r2, r0, r0
   17b24:	01180100 	tsteq	r8, r0, lsl #2
   17b28:	01514e19 	cmpeq	r1, r9, lsl lr
   17b2c:	530c3b00 	movwpl	r3, #51968	; 0xcb00
   17b30:	1eff0001 	cdpne	0, 15, cr0, cr15, cr1, {0}
   17b34:	1efb0000 	cdpne	0, 15, cr0, cr11, cr0, {0}
   17b38:	1a3c0000 	bne	f17b40 <__ram_ret_data_start+0xf142b0>
   17b3c:	ba000153 	blt	18090 <__ram_ret_data_start+0x14800>
   17b40:	01000009 	tsteq	r0, r9
   17b44:	0009ba00 	andeq	fp, r9, r0, lsl #20
   17b48:	00000400 	andeq	r0, r0, r0, lsl #8
   17b4c:	06c10200 	strbeq	r0, [r1], r0, lsl #4
   17b50:	53243c05 			; <UNDEFINED> instruction: 0x53243c05
   17b54:	09be0001 	ldmibeq	lr!, {r0}
   17b58:	00010000 	andeq	r0, r1, r0
   17b5c:	000009be 			; <UNDEFINED> instruction: 0x000009be
   17b60:	00000006 	andeq	r0, r0, r6
   17b64:	0506c202 	streq	ip, [r6, #-514]	; 0xfffffdfe
   17b68:	52fe3e00 	rscspl	r3, lr, #0, 28
   17b6c:	09ce0001 	stmibeq	lr, {r0}^
   17b70:	00010000 	andeq	r0, r1, r0
   17b74:	000009ce 	andeq	r0, r0, lr, asr #19
   17b78:	00000020 	andeq	r0, r0, r0, lsr #32
   17b7c:	19011e01 	stmdbne	r1, {r0, r9, sl, fp, ip}
   17b80:	000151a5 	andeq	r5, r1, r5, lsr #3
   17b84:	01530c3b 	cmpeq	r3, fp, lsr ip
   17b88:	001f2b00 	andseq	r2, pc, r0, lsl #22
   17b8c:	001f2700 	andseq	r2, pc, r0, lsl #14
   17b90:	531a3c00 	tstpl	sl, #0, 24
   17b94:	09e40001 	stmibeq	r4!, {r0}^
   17b98:	00010000 	andeq	r0, r1, r0
   17b9c:	000009e4 	andeq	r0, r0, r4, ror #19
   17ba0:	00000004 	andeq	r0, r0, r4
   17ba4:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   17ba8:	0153243c 	cmpeq	r3, ip, lsr r4
   17bac:	0009e800 	andeq	lr, r9, r0, lsl #16
   17bb0:	e8000100 	stmda	r0, {r8}
   17bb4:	06000009 	streq	r0, [r0], -r9
   17bb8:	02000000 	andeq	r0, r0, #0
   17bbc:	000506c2 	andeq	r0, r5, r2, asr #13
   17bc0:	0152fe3e 	cmpeq	r2, lr, lsr lr	; <UNPREDICTABLE>
   17bc4:	0009f800 	andeq	pc, r9, r0, lsl #16
   17bc8:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   17bcc:	20000009 	andcs	r0, r0, r9
   17bd0:	01000000 	mrseq	r0, (UNDEF: 0)
   17bd4:	fc190124 	ldc2	1, cr0, [r9], {36}	; 0x24
   17bd8:	3b000151 	blcc	18124 <__ram_ret_data_start+0x14894>
   17bdc:	0001530c 	andeq	r5, r1, ip, lsl #6
   17be0:	00001f57 	andeq	r1, r0, r7, asr pc
   17be4:	00001f53 	andeq	r1, r0, r3, asr pc
   17be8:	01531a3c 	cmpeq	r3, ip, lsr sl
   17bec:	000a0e00 	andeq	r0, sl, r0, lsl #28
   17bf0:	0e000100 	adfeqs	f0, f0, f0
   17bf4:	0400000a 	streq	r0, [r0], #-10
   17bf8:	02000000 	andeq	r0, r0, #0
   17bfc:	3c0506c1 	stccc	6, cr0, [r5], {193}	; 0xc1
   17c00:	00015324 	andeq	r5, r1, r4, lsr #6
   17c04:	00000a12 	andeq	r0, r0, r2, lsl sl
   17c08:	0a120001 	beq	497c14 <__ram_ret_data_start+0x494384>
   17c0c:	00060000 	andeq	r0, r6, r0
   17c10:	c2020000 	andgt	r0, r2, #0
   17c14:	3e000506 	cfsh32cc	mvfx0, mvfx0, #6
   17c18:	000152fe 	strdeq	r5, [r1], -lr
   17c1c:	00000a22 	andeq	r0, r0, r2, lsr #20
   17c20:	0a220001 	beq	897c2c <__ram_ret_data_start+0x89439c>
   17c24:	00200000 	eoreq	r0, r0, r0
   17c28:	2a010000 	bcs	57c30 <__ram_ret_data_start+0x543a0>
   17c2c:	52531901 	subspl	r1, r3, #16384	; 0x4000
   17c30:	0c3b0001 	ldceq	0, cr0, [fp], #-4
   17c34:	83000153 	movwhi	r0, #339	; 0x153
   17c38:	7f00001f 	svcvc	0x0000001f
   17c3c:	3c00001f 	stccc	0, cr0, [r0], {31}
   17c40:	0001531a 	andeq	r5, r1, sl, lsl r3
   17c44:	00000a38 	andeq	r0, r0, r8, lsr sl
   17c48:	0a380001 	beq	e17c54 <__ram_ret_data_start+0xe143c4>
   17c4c:	00040000 	andeq	r0, r4, r0
   17c50:	c1020000 	mrsgt	r0, (UNDEF: 2)
   17c54:	243c0506 	ldrtcs	r0, [ip], #-1286	; 0xfffffafa
   17c58:	3c000153 	stfccs	f0, [r0], {83}	; 0x53
   17c5c:	0100000a 	tsteq	r0, sl
   17c60:	000a3c00 	andeq	r3, sl, r0, lsl #24
   17c64:	00000600 	andeq	r0, r0, r0, lsl #12
   17c68:	06c20200 	strbeq	r0, [r2], r0, lsl #4
   17c6c:	fe3e0005 	cdp2	0, 3, cr0, cr14, cr5, {0}
   17c70:	4c000152 	stfmis	f0, [r0], {82}	; 0x52
   17c74:	0100000a 	tsteq	r0, sl
   17c78:	000a4c00 	andeq	r4, sl, r0, lsl #24
   17c7c:	00002000 	andeq	r2, r0, r0
   17c80:	01360100 	teqeq	r6, r0, lsl #2
   17c84:	0152aa19 	cmpeq	r2, r9, lsl sl
   17c88:	530c3b00 	movwpl	r3, #51968	; 0xcb00
   17c8c:	1faf0001 	svcne	0x00af0001
   17c90:	1fab0000 	svcne	0x00ab0000
   17c94:	1a3c0000 	bne	f17c9c <__ram_ret_data_start+0xf1440c>
   17c98:	62000153 	andvs	r0, r0, #-1073741804	; 0xc0000014
   17c9c:	0100000a 	tsteq	r0, sl
   17ca0:	000a6200 	andeq	r6, sl, r0, lsl #4
   17ca4:	00000400 	andeq	r0, r0, r0, lsl #8
   17ca8:	06c10200 	strbeq	r0, [r1], r0, lsl #4
   17cac:	53243c05 			; <UNDEFINED> instruction: 0x53243c05
   17cb0:	0a660001 	beq	1997cbc <__ram_ret_data_start+0x199442c>
   17cb4:	00010000 	andeq	r0, r1, r0
   17cb8:	00000a66 	andeq	r0, r0, r6, ror #20
   17cbc:	00000006 	andeq	r0, r0, r6
   17cc0:	0506c202 	streq	ip, [r6, #-514]	; 0xfffffdfe
   17cc4:	52fe3f00 	rscspl	r3, lr, #0, 30
   17cc8:	0a940001 	beq	fe517cd4 <__data_end_ram_ret__+0xde427cd4>
   17ccc:	00010000 	andeq	r0, r1, r0
   17cd0:	00000a94 	muleq	r0, r4, sl
   17cd4:	0000004c 	andeq	r0, r0, ip, asr #32
   17cd8:	0d014001 	stceq	0, cr4, [r1, #-4]
   17cdc:	01530c3b 	cmpeq	r3, fp, lsr ip
   17ce0:	001fdb00 	andseq	sp, pc, r0, lsl #22
   17ce4:	001fd700 	andseq	sp, pc, r0, lsl #14
   17ce8:	531a3c00 	tstpl	sl, #0, 24
   17cec:	0aaa0001 	beq	fea97cf8 <__data_end_ram_ret__+0xde9a7cf8>
   17cf0:	00010000 	andeq	r0, r1, r0
   17cf4:	00000aaa 	andeq	r0, r0, sl, lsr #21
   17cf8:	00000004 	andeq	r0, r0, r4
   17cfc:	0506c102 	streq	ip, [r6, #-258]	; 0xfffffefe
   17d00:	0153243c 	cmpeq	r3, ip, lsr r4
   17d04:	000aae00 	andeq	sl, sl, r0, lsl #28
   17d08:	ae000100 	adfges	f0, f0, f0
   17d0c:	3200000a 	andcc	r0, r0, #10
   17d10:	02000000 	andeq	r0, r0, #0
   17d14:	000506c2 	andeq	r0, r5, r2, asr #13
   17d18:	8fcc4000 	svchi	0x00cc4000
   17d1c:	bc020000 	stclt	0, cr0, [r2], {-0}
   17d20:	1a031606 	bne	dd540 <__ram_ret_data_start+0xd9cb0>
   17d24:	41000153 	tstmi	r0, r3, asr r1
   17d28:	00008d7d 	andeq	r8, r0, sp, ror sp
   17d2c:	3206bc02 	andcc	fp, r6, #512	; 0x200
   17d30:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17d34:	47c54200 	strbmi	r4, [r5, r0, lsl #4]
   17d38:	6d030000 	stcvs	0, cr0, [r3, #-0]
   17d3c:	42031b03 	andmi	r1, r3, #3072	; 0xc00
   17d40:	0000804f 	andeq	r8, r0, pc, asr #32
   17d44:	1b036203 	blne	f0558 <__ram_ret_data_start+0xeccc8>
   17d48:	a1f74303 	mvnsge	r4, r3, lsl #6
   17d4c:	a1f70000 	mvnsge	r0, r0
   17d50:	1f0d0000 	svcne	0x000d0000
   17d54:	9c431002 	mcrrls	0, 0, r1, r3, cr2
   17d58:	9c00005c 	stcls	0, cr0, [r0], {92}	; 0x5c
   17d5c:	0d00005c 	stceq	0, cr0, [r0, #-368]	; 0xfffffe90
   17d60:	43100220 	tstmi	r0, #32, 4
   17d64:	0000608b 	andeq	r6, r0, fp, lsl #1
   17d68:	0000608b 	andeq	r6, r0, fp, lsl #1
   17d6c:	1002220d 	andne	r2, r2, sp, lsl #4
   17d70:	007e5743 	rsbseq	r5, lr, r3, asr #14
   17d74:	007e5700 	rsbseq	r5, lr, r0, lsl #14
   17d78:	02160d00 	andseq	r0, r6, #0, 26
   17d7c:	721d4310 	andsvc	r4, sp, #16, 6	; 0x40000000
   17d80:	721d0000 	andsvc	r0, sp, #0
   17d84:	170d0000 	strne	r0, [sp, -r0]
   17d88:	80431002 	subhi	r1, r3, r2
   17d8c:	800000a3 	andhi	r0, r0, r3, lsr #1
   17d90:	0d0000a3 	stceq	0, cr0, [r0, #-652]	; 0xfffffd74
   17d94:	43100218 	tstmi	r0, #24, 4	; 0x80000001
   17d98:	00002ba5 	andeq	r2, r0, r5, lsr #23
   17d9c:	00002ba5 	andeq	r2, r0, r5, lsr #23
   17da0:	1002190d 	andne	r1, r2, sp, lsl #18
   17da4:	0056b243 	subseq	fp, r6, r3, asr #4
   17da8:	0056b200 	subseq	fp, r6, r0, lsl #4
   17dac:	021a0d00 	andseq	r0, sl, #0, 26
   17db0:	ac024310 	stcge	3, cr4, [r2], {16}
   17db4:	ac020000 	stcge	0, cr0, [r2], {-0}
   17db8:	1b0d0000 	blne	357dc0 <__ram_ret_data_start+0x354530>
   17dbc:	c5431002 	strbgt	r1, [r3, #-2]
   17dc0:	c5000084 	strgt	r0, [r0, #-132]	; 0xffffff7c
   17dc4:	0d000084 	stceq	0, cr0, [r0, #-528]	; 0xfffffdf0
   17dc8:	4310021c 	tstmi	r0, #28, 4	; 0xc0000001
   17dcc:	00006bbb 			; <UNDEFINED> instruction: 0x00006bbb
   17dd0:	00006bbb 			; <UNDEFINED> instruction: 0x00006bbb
   17dd4:	10021d0d 	andne	r1, r2, sp, lsl #26
   17dd8:	00263343 	eoreq	r3, r6, r3, asr #6
   17ddc:	00263300 	eoreq	r3, r6, r0, lsl #6
   17de0:	02000d00 	andeq	r0, r0, #0, 26
   17de4:	9ddf4310 	ldclls	3, cr4, [pc, #64]	; 17e2c <__ram_ret_data_start+0x1459c>
   17de8:	9ddf0000 	ldclls	0, cr0, [pc]	; 17df0 <__ram_ret_data_start+0x14560>
   17dec:	010d0000 	mrseq	r0, (UNDEF: 13)
   17df0:	06431002 	strbeq	r1, [r3], -r2
   17df4:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
   17df8:	0d00001c 	stceq	0, cr0, [r0, #-112]	; 0xffffff90
   17dfc:	43100202 	tstmi	r0, #536870912	; 0x20000000
   17e00:	00005ba2 	andeq	r5, r0, r2, lsr #23
   17e04:	00005ba2 	andeq	r5, r0, r2, lsr #23
   17e08:	1002030d 	andne	r0, r2, sp, lsl #6
   17e0c:	009f6c43 	addseq	r6, pc, r3, asr #24
   17e10:	009f6c00 	addseq	r6, pc, r0, lsl #24
   17e14:	02040d00 	andeq	r0, r4, #0, 26
   17e18:	1baa4310 	blne	feaa8a60 <__data_end_ram_ret__+0xde9b8a60>
   17e1c:	1baa0000 	blne	fea97e24 <__data_end_ram_ret__+0xde9a7e24>
   17e20:	050d0000 	streq	r0, [sp, #-0]
   17e24:	48431002 	stmdami	r3, {r1, ip}^
   17e28:	48000083 	stmdami	r0, {r0, r1, r7}
   17e2c:	0d000083 	stceq	0, cr0, [r0, #-524]	; 0xfffffdf4
   17e30:	43100206 	tstmi	r0, #1610612736	; 0x60000000
   17e34:	00004944 	andeq	r4, r0, r4, asr #18
   17e38:	00004944 	andeq	r4, r0, r4, asr #18
   17e3c:	1002070d 	andne	r0, r2, sp, lsl #14
   17e40:	00811f43 	addeq	r1, r1, r3, asr #30
   17e44:	00811f00 	addeq	r1, r1, r0, lsl #30
   17e48:	02080d00 	andeq	r0, r8, #0, 26
   17e4c:	94c84310 	strbls	r4, [r8], #784	; 0x310
   17e50:	94c80000 	strbls	r0, [r8], #0
   17e54:	090d0000 	stmdbeq	sp, {}	; <UNPREDICTABLE>
   17e58:	25431002 	strbcs	r1, [r3, #-2]
   17e5c:	25000084 	strcs	r0, [r0, #-132]	; 0xffffff7c
   17e60:	0d000084 	stceq	0, cr0, [r0, #-528]	; 0xfffffdf0
   17e64:	4310020a 	tstmi	r0, #-1610612736	; 0xa0000000
   17e68:	0000814a 	andeq	r8, r0, sl, asr #2
   17e6c:	0000814a 	andeq	r8, r0, sl, asr #2
   17e70:	10020b0d 	andne	r0, r2, sp, lsl #22
   17e74:	00443743 	subeq	r3, r4, r3, asr #14
   17e78:	00443700 	subeq	r3, r4, r0, lsl #14
   17e7c:	020d0d00 	andeq	r0, sp, #0, 26
   17e80:	96124310 			; <UNDEFINED> instruction: 0x96124310
   17e84:	96120000 	ldrls	r0, [r2], -r0
   17e88:	0e0d0000 	cdpeq	0, 0, cr0, cr13, cr0, {0}
   17e8c:	ab431002 	blge	10dbe9c <__ram_ret_data_start+0x10d860c>
   17e90:	ab000049 	blge	17fbc <__ram_ret_data_start+0x1472c>
   17e94:	0d000049 	stceq	0, cr0, [r0, #-292]	; 0xfffffedc
   17e98:	43100210 	tstmi	r0, #16, 4
   17e9c:	000078ea 	andeq	r7, r0, sl, ror #17
   17ea0:	000078ea 	andeq	r7, r0, sl, ror #17
   17ea4:	1002110d 	andne	r1, r2, sp, lsl #2
   17ea8:	0035ea43 	eorseq	lr, r5, r3, asr #20
   17eac:	0035ea00 	eorseq	lr, r5, r0, lsl #20
   17eb0:	02120d00 	andseq	r0, r2, #0, 26
   17eb4:	8ee04310 	mcrhi	3, 7, r4, cr0, cr0, {0}
   17eb8:	8ee00000 	cdphi	0, 14, cr0, cr0, cr0, {0}
   17ebc:	140d0000 	strne	r0, [sp], #-0
   17ec0:	74431002 	strbvc	r1, [r3], #-2
   17ec4:	7400008a 	strvc	r0, [r0], #-138	; 0xffffff76
   17ec8:	0d00008a 	stceq	0, cr0, [r0, #-552]	; 0xfffffdd8
   17ecc:	431001ee 	tstmi	r0, #-2147483589	; 0x8000003b
   17ed0:	00006d87 	andeq	r6, r0, r7, lsl #27
   17ed4:	00006d87 	andeq	r6, r0, r7, lsl #27
   17ed8:	1001ef0d 	andne	lr, r1, sp, lsl #30
   17edc:	0098eb43 	addseq	lr, r8, r3, asr #22
   17ee0:	0098eb00 	addseq	lr, r8, r0, lsl #22
   17ee4:	01f00d00 	mvnseq	r0, r0, lsl #26
   17ee8:	536d4310 	cmnpl	sp, #16, 6	; 0x40000000
   17eec:	536d0000 	cmnpl	sp, #0
   17ef0:	f10d0000 			; <UNDEFINED> instruction: 0xf10d0000
   17ef4:	69431001 	stmdbvs	r3, {r0, ip}^
   17ef8:	690000a7 	stmdbvs	r0, {r0, r1, r2, r5, r7}
   17efc:	0d0000a7 	stceq	0, cr0, [r0, #-668]	; 0xfffffd64
   17f00:	431001f3 	tstmi	r0, #-1073741764	; 0xc000003c
   17f04:	000057cc 	andeq	r5, r0, ip, asr #15
   17f08:	000057cc 	andeq	r5, r0, ip, asr #15
   17f0c:	1001f40d 	andne	pc, r1, sp, lsl #8
   17f10:	005ec943 	subseq	ip, lr, r3, asr #18
   17f14:	005ec900 	subseq	ip, lr, r0, lsl #18
   17f18:	01f50d00 	mvnseq	r0, r0, lsl #26
   17f1c:	3ef24310 	mrccc	3, 7, r4, cr2, cr0, {0}
   17f20:	3ef20000 	cdpcc	0, 15, cr0, cr2, cr0, {0}
   17f24:	f60d0000 			; <UNDEFINED> instruction: 0xf60d0000
   17f28:	4d431001 	stclmi	0, cr1, [r3, #-4]
   17f2c:	4d000023 	stcmi	0, cr0, [r0, #-140]	; 0xffffff74
   17f30:	0d000023 	stceq	0, cr0, [r0, #-140]	; 0xffffff74
   17f34:	431001f7 	tstmi	r0, #-1073741763	; 0xc000003d
   17f38:	0000508e 	andeq	r5, r0, lr, lsl #1
   17f3c:	0000508e 	andeq	r5, r0, lr, lsl #1
   17f40:	1001f80d 	andne	pc, r1, sp, lsl #16
   17f44:	006c2143 	rsbeq	r2, ip, r3, asr #2
   17f48:	006c2100 	rsbeq	r2, ip, r0, lsl #2
   17f4c:	01f90d00 	mvnseq	r0, r0, lsl #26
   17f50:	205b4310 	subscs	r4, fp, r0, lsl r3
   17f54:	205b0000 	subscs	r0, fp, r0
   17f58:	fa0d0000 	blx	357f60 <__ram_ret_data_start+0x3546d0>
   17f5c:	6d431001 	stclvs	0, cr1, [r3, #-4]
   17f60:	6d000085 	stcvs	0, cr0, [r0, #-532]	; 0xfffffdec
   17f64:	0d000085 	stceq	0, cr0, [r0, #-532]	; 0xfffffdec
   17f68:	431001fb 	tstmi	r0, #-1073741762	; 0xc000003e
   17f6c:	00009c7e 	andeq	r9, r0, lr, ror ip
   17f70:	00009c7e 	andeq	r9, r0, lr, ror ip
   17f74:	1001fc0d 	andne	pc, r1, sp, lsl #24
   17f78:	00309643 	eorseq	r9, r0, r3, asr #12
   17f7c:	00309600 	eorseq	r9, r0, r0, lsl #12
   17f80:	01fd0d00 	mvnseq	r0, r0, lsl #26
   17f84:	740f4310 	strvc	r4, [pc], #-784	; 17f8c <__ram_ret_data_start+0x146fc>
   17f88:	740f0000 	strvc	r0, [pc], #-0	; 17f90 <__ram_ret_data_start+0x14700>
   17f8c:	fe0d0000 	cdp2	0, 0, cr0, cr13, cr0, {0}
   17f90:	72431001 	subvc	r1, r3, #1
   17f94:	7200003e 	andvc	r0, r0, #62	; 0x3e
   17f98:	0d00003e 	stceq	0, cr0, [r0, #-248]	; 0xffffff08
   17f9c:	431001e2 	tstmi	r0, #-2147483592	; 0x80000038
   17fa0:	00005996 	muleq	r0, r6, r9
   17fa4:	00005996 	muleq	r0, r6, r9
   17fa8:	1001e30d 	andne	lr, r1, sp, lsl #6
   17fac:	00184643 	andseq	r4, r8, r3, asr #12
   17fb0:	00184600 	andseq	r4, r8, r0, lsl #12
   17fb4:	01e40d00 	mvneq	r0, r0, lsl #26
   17fb8:	35474310 	strbcc	r4, [r7, #-784]	; 0xfffffcf0
   17fbc:	35470000 	strbcc	r0, [r7, #-0]
   17fc0:	e50d0000 	str	r0, [sp, #-0]
   17fc4:	9e431001 	cdpls	0, 4, cr1, cr3, cr1, {0}
   17fc8:	9e000094 	mcrls	0, 0, r0, cr0, cr4, {4}
   17fcc:	0d000094 	stceq	0, cr0, [r0, #-592]	; 0xfffffdb0
   17fd0:	431001e6 	tstmi	r0, #-2147483591	; 0x80000039
   17fd4:	0000a806 	andeq	sl, r0, r6, lsl #16
   17fd8:	0000a806 	andeq	sl, r0, r6, lsl #16
   17fdc:	1001e70d 	andne	lr, r1, sp, lsl #14
   17fe0:	002f3343 	eoreq	r3, pc, r3, asr #6
   17fe4:	002f3300 	eoreq	r3, pc, r0, lsl #6
   17fe8:	01e80d00 	mvneq	r0, r0, lsl #26
   17fec:	92764310 	rsbsls	r4, r6, #16, 6	; 0x40000000
   17ff0:	92760000 	rsbsls	r0, r6, #0
   17ff4:	e90d0000 	stmdb	sp, {}	; <UNPREDICTABLE>
   17ff8:	67431001 	strbvs	r1, [r3, -r1]
   17ffc:	67000029 	strvs	r0, [r0, -r9, lsr #32]
   18000:	0d000029 	stceq	0, cr0, [r0, #-164]	; 0xffffff5c
   18004:	431001d4 	tstmi	r0, #212, 2	; 0x35
   18008:	00005d18 	andeq	r5, r0, r8, lsl sp
   1800c:	00005d18 	andeq	r5, r0, r8, lsl sp
   18010:	1001eb0d 	andne	lr, r1, sp, lsl #22
   18014:	006dfe43 	rsbeq	pc, sp, r3, asr #28
   18018:	006dfe00 	rsbeq	pc, sp, r0, lsl #28
   1801c:	01ec0d00 	mvneq	r0, r0, lsl #26
   18020:	3c984310 	ldccc	3, cr4, [r8], {16}
   18024:	3c980000 	ldccc	0, cr0, [r8], {0}
   18028:	cc0d0000 	stcgt	0, cr0, [sp], {-0}
   1802c:	fa431001 	blx	10dc038 <__ram_ret_data_start+0x10d87a8>
   18030:	fa000097 	blx	18294 <__ram_ret_data_start+0x14a04>
   18034:	0d000097 	stceq	0, cr0, [r0, #-604]	; 0xfffffda4
   18038:	431001cd 	tstmi	r0, #1073741875	; 0x40000033
   1803c:	00005410 	andeq	r5, r0, r0, lsl r4
   18040:	00005410 	andeq	r5, r0, r0, lsl r4
   18044:	1001ce0d 	andne	ip, r1, sp, lsl #28
   18048:	00438f43 	subeq	r8, r3, r3, asr #30
   1804c:	00438f00 	subeq	r8, r3, r0, lsl #30
   18050:	01cf0d00 	biceq	r0, pc, r0, lsl #26
   18054:	aa694310 	bge	1a68c9c <__ram_ret_data_start+0x1a6540c>
   18058:	aa690000 	bge	1a58060 <__ram_ret_data_start+0x1a547d0>
   1805c:	d00d0000 	andle	r0, sp, r0
   18060:	96431001 	strbls	r1, [r3], -r1
   18064:	9600004c 	strls	r0, [r0], -ip, asr #32
   18068:	0d00004c 	stceq	0, cr0, [r0, #-304]	; 0xfffffed0
   1806c:	431001d1 	tstmi	r0, #1073741876	; 0x40000034
   18070:	00003c58 	andeq	r3, r0, r8, asr ip
   18074:	00003c58 	andeq	r3, r0, r8, asr ip
   18078:	1001d20d 	andne	sp, r1, sp, lsl #4
   1807c:	00195e43 	andseq	r5, r9, r3, asr #28
   18080:	00195e00 	andseq	r5, r9, r0, lsl #28
   18084:	01d30d00 	bicseq	r0, r3, r0, lsl #26
   18088:	8b654310 	blhi	1968cd0 <__ram_ret_data_start+0x1965440>
   1808c:	8b650000 	blhi	1958094 <__ram_ret_data_start+0x1954804>
   18090:	d50d0000 	strle	r0, [sp, #-0]
   18094:	6d431001 	stclvs	0, cr1, [r3, #-4]
   18098:	6d000038 	stcvs	0, cr0, [r0, #-224]	; 0xffffff20
   1809c:	0d000038 	stceq	0, cr0, [r0, #-224]	; 0xffffff20
   180a0:	431001d6 	tstmi	r0, #-2147483595	; 0x80000035
   180a4:	0000374c 	andeq	r3, r0, ip, asr #14
   180a8:	0000374c 	andeq	r3, r0, ip, asr #14
   180ac:	1001d90d 	andne	sp, r1, sp, lsl #18
   180b0:	00996c43 	addseq	r6, r9, r3, asr #24
   180b4:	00996c00 	addseq	r6, r9, r0, lsl #24
   180b8:	01da0d00 	bicseq	r0, sl, r0, lsl #26
   180bc:	a92a4310 	stmdbge	sl!, {r4, r8, r9, lr}
   180c0:	a92a0000 	stmdbge	sl!, {}	; <UNPREDICTABLE>
   180c4:	db0d0000 	blle	3580cc <__ram_ret_data_start+0x35483c>
   180c8:	f2431001 	vhadd.s8	d17, d3, d1
   180cc:	f200002d 	vhadd.s8	d0, d0, d29
   180d0:	0d00002d 	stceq	0, cr0, [r0, #-180]	; 0xffffff4c
   180d4:	431001dc 	tstmi	r0, #220, 2	; 0x37
   180d8:	0000424e 	andeq	r4, r0, lr, asr #4
   180dc:	0000424e 	andeq	r4, r0, lr, asr #4
   180e0:	1001dd0d 	andne	sp, r1, sp, lsl #26
   180e4:	00a0e243 	adceq	lr, r0, r3, asr #4
   180e8:	00a0e200 	adceq	lr, r0, r0, lsl #4
   180ec:	01de0d00 	bicseq	r0, lr, r0, lsl #26
   180f0:	8f6f4310 	svchi	0x006f4310
   180f4:	8f6f0000 	svchi	0x006f0000
   180f8:	df0d0000 	svcle	0x000d0000
   180fc:	0e431001 	cdpeq	0, 4, cr1, cr3, cr1, {0}
   18100:	0e00008a 	cdpeq	0, 0, cr0, cr0, cr10, {4}
   18104:	0d00008a 	stceq	0, cr0, [r0, #-552]	; 0xfffffdd8
   18108:	431001e0 	tstmi	r0, #224, 2	; 0x38
   1810c:	0000a0f8 	strdeq	sl, [r0], -r8
   18110:	0000a0f8 	strdeq	sl, [r0], -r8
   18114:	1001e10d 	andne	lr, r1, sp, lsl #2
   18118:	00890743 	addeq	r0, r9, r3, asr #14
   1811c:	00890700 	addeq	r0, r9, r0, lsl #14
   18120:	01b00d00 	lslseq	r0, r0, #26
   18124:	21f94310 	mvnscs	r4, r0, lsl r3
   18128:	21f90000 	mvnscs	r0, r0
   1812c:	b10d0000 	mrslt	r0, (UNDEF: 13)
   18130:	3f431001 	svccc	0x00431001
   18134:	3f000092 	svccc	0x00000092
   18138:	0d000092 	stceq	0, cr0, [r0, #-584]	; 0xfffffdb8
   1813c:	431001b2 	tstmi	r0, #-2147483604	; 0x8000002c
   18140:	0000368f 	andeq	r3, r0, pc, lsl #13
   18144:	0000368f 	andeq	r3, r0, pc, lsl #13
   18148:	1001b30d 	andne	fp, r1, sp, lsl #6
   1814c:	002c4143 	eoreq	r4, ip, r3, asr #2
   18150:	002c4100 	eoreq	r4, ip, r0, lsl #2
   18154:	01b40d00 			; <UNDEFINED> instruction: 0x01b40d00
   18158:	3e8f4310 	mcrcc	3, 4, r4, cr15, cr0, {0}
   1815c:	3e8f0000 	cdpcc	0, 8, cr0, cr15, cr0, {0}
   18160:	b50d0000 	strlt	r0, [sp, #-0]
   18164:	f6431001 			; <UNDEFINED> instruction: 0xf6431001
   18168:	f600009a 			; <UNDEFINED> instruction: 0xf600009a
   1816c:	0d00009a 	stceq	0, cr0, [r0, #-616]	; 0xfffffd98
   18170:	431001b6 	tstmi	r0, #-2147483603	; 0x8000002d
   18174:	000067d1 	ldrdeq	r6, [r0], -r1
   18178:	000067d1 	ldrdeq	r6, [r0], -r1
   1817c:	1001b70d 	andne	fp, r1, sp, lsl #14
   18180:	00ae9d43 	adceq	r9, lr, r3, asr #26
   18184:	00ae9d00 	adceq	r9, lr, r0, lsl #26
   18188:	01b80d00 			; <UNDEFINED> instruction: 0x01b80d00
   1818c:	81844310 	orrhi	r4, r4, r0, lsl r3
   18190:	81840000 	orrhi	r0, r4, r0
   18194:	b90d0000 	stmdblt	sp, {}	; <UNPREDICTABLE>
   18198:	4e431001 	cdpmi	0, 4, cr1, cr3, cr1, {0}
   1819c:	4e000025 	cdpmi	0, 0, cr0, cr0, cr5, {1}
   181a0:	0d000025 	stceq	0, cr0, [r0, #-148]	; 0xffffff6c
   181a4:	431001bb 	tstmi	r0, #-1073741778	; 0xc000002e
   181a8:	00007aaf 	andeq	r7, r0, pc, lsr #21
   181ac:	00007aaf 	andeq	r7, r0, pc, lsr #21
   181b0:	1001bc0d 	andne	fp, r1, sp, lsl #24
   181b4:	003d6843 	eorseq	r6, sp, r3, asr #16
   181b8:	003d6800 	eorseq	r6, sp, r0, lsl #16
   181bc:	01be0d00 			; <UNDEFINED> instruction: 0x01be0d00
   181c0:	1a9f4310 	bne	fe7e8e08 <__data_end_ram_ret__+0xde6f8e08>
   181c4:	1a9f0000 	bne	fe7d81cc <__data_end_ram_ret__+0xde6e81cc>
   181c8:	bd0d0000 	stclt	0, cr0, [sp, #-0]
   181cc:	a4431001 	strbge	r1, [r3], #-1
   181d0:	a400009e 	strge	r0, [r0], #-158	; 0xffffff62
   181d4:	0d00009e 	stceq	0, cr0, [r0, #-632]	; 0xfffffd88
   181d8:	431001bf 	tstmi	r0, #-1073741777	; 0xc000002f
   181dc:	00001732 	andeq	r1, r0, r2, lsr r7
   181e0:	00001732 	andeq	r1, r0, r2, lsr r7
   181e4:	1001c00d 	andne	ip, r1, sp
   181e8:	0090ce43 	addseq	ip, r0, r3, asr #28
   181ec:	0090ce00 	addseq	ip, r0, r0, lsl #28
   181f0:	01c20d00 	biceq	r0, r2, r0, lsl #26
   181f4:	a3364310 	teqge	r6, #16, 6	; 0x40000000
   181f8:	a3360000 	teqge	r6, #0
   181fc:	c10d0000 	mrsgt	r0, (UNDEF: 13)
   18200:	86431001 	strbhi	r1, [r3], -r1
   18204:	86000037 			; <UNDEFINED> instruction: 0x86000037
   18208:	0d000037 	stceq	0, cr0, [r0, #-220]	; 0xffffff24
   1820c:	431001c3 	tstmi	r0, #-1073741776	; 0xc0000030
   18210:	00007e33 	andeq	r7, r0, r3, lsr lr
   18214:	00007e33 	andeq	r7, r0, r3, lsr lr
   18218:	1001c40d 	andne	ip, r1, sp, lsl #8
   1821c:	00858c43 	addeq	r8, r5, r3, asr #24
   18220:	00858c00 	addeq	r8, r5, r0, lsl #24
   18224:	01c60d00 	biceq	r0, r6, r0, lsl #26
   18228:	427e4310 	rsbsmi	r4, lr, #16, 6	; 0x40000000
   1822c:	427e0000 	rsbsmi	r0, lr, #0
   18230:	c50d0000 	strgt	r0, [sp, #-0]
   18234:	b8431001 	stmdalt	r3, {r0, ip}^
   18238:	b8000074 	stmdalt	r0, {r2, r4, r5, r6}
   1823c:	0d000074 	stceq	0, cr0, [r0, #-464]	; 0xfffffe30
   18240:	431001c7 	tstmi	r0, #-1073741775	; 0xc0000031
   18244:	00004d3a 	andeq	r4, r0, sl, lsr sp
   18248:	00004d3a 	andeq	r4, r0, sl, lsr sp
   1824c:	1001c80d 	andne	ip, r1, sp, lsl #16
   18250:	00a5c743 	adceq	ip, r5, r3, asr #14
   18254:	00a5c700 	adceq	ip, r5, r0, lsl #14
   18258:	01ca0d00 	biceq	r0, sl, r0, lsl #26
   1825c:	80164310 	andshi	r4, r6, r0, lsl r3
   18260:	80160000 	andshi	r0, r6, r0
   18264:	c90d0000 	stmdbgt	sp, {}	; <UNPREDICTABLE>
   18268:	5e431001 	cdppl	0, 4, cr1, cr3, cr1, {0}
   1826c:	5e00005f 	mcrpl	0, 0, r0, cr0, cr15, {2}
   18270:	0d00005f 	stceq	0, cr0, [r0, #-380]	; 0xfffffe84
   18274:	43100191 	tstmi	r0, #1073741860	; 0x40000024
   18278:	00007882 	andeq	r7, r0, r2, lsl #17
   1827c:	00007882 	andeq	r7, r0, r2, lsl #17
   18280:	1001920d 	andne	r9, r1, sp, lsl #4
   18284:	00430f43 	subeq	r0, r3, r3, asr #30
   18288:	00430f00 	subeq	r0, r3, r0, lsl #30
   1828c:	01930d00 	orrseq	r0, r3, r0, lsl #26
   18290:	73b54310 			; <UNDEFINED> instruction: 0x73b54310
   18294:	73b50000 			; <UNDEFINED> instruction: 0x73b50000
   18298:	940d0000 	strls	r0, [sp], #-0
   1829c:	b7431001 	strblt	r1, [r3, -r1]
   182a0:	b70000a9 	strlt	r0, [r0, -r9, lsr #1]
   182a4:	0d0000a9 	stceq	0, cr0, [r0, #-676]	; 0xfffffd5c
   182a8:	43100195 	tstmi	r0, #1073741861	; 0x40000025
   182ac:	00002e5a 	andeq	r2, r0, sl, asr lr
   182b0:	00002e5a 	andeq	r2, r0, sl, asr lr
   182b4:	1001960d 	andne	r9, r1, sp, lsl #12
   182b8:	00781743 	rsbseq	r1, r8, r3, asr #14
   182bc:	00781700 	rsbseq	r1, r8, r0, lsl #14
   182c0:	01970d00 	orrseq	r0, r7, r0, lsl #26
   182c4:	412e4310 			; <UNDEFINED> instruction: 0x412e4310
   182c8:	412e0000 			; <UNDEFINED> instruction: 0x412e0000
   182cc:	980d0000 	stmdals	sp, {}	; <UNPREDICTABLE>
   182d0:	3a431001 	bcc	10dc2dc <__ram_ret_data_start+0x10d8a4c>
   182d4:	3a00005b 	bcc	18448 <__ram_ret_data_start+0x14bb8>
   182d8:	0d00005b 	stceq	0, cr0, [r0, #-364]	; 0xfffffe94
   182dc:	43100199 	tstmi	r0, #1073741862	; 0x40000026
   182e0:	00009f57 	andeq	r9, r0, r7, asr pc
   182e4:	00009f57 	andeq	r9, r0, r7, asr pc
   182e8:	10019a0d 	andne	r9, r1, sp, lsl #20
   182ec:	007a7143 	rsbseq	r7, sl, r3, asr #2
   182f0:	007a7100 	rsbseq	r7, sl, r0, lsl #2
   182f4:	019b0d00 	orrseq	r0, fp, r0, lsl #26
   182f8:	4c354310 	ldcmi	3, cr4, [r5], #-64	; 0xffffffc0
   182fc:	4c350000 	ldcmi	0, cr0, [r5], #-0
   18300:	9c0d0000 	stcls	0, cr0, [sp], {-0}
   18304:	c3431001 	movtgt	r1, #12289	; 0x3001
   18308:	c300003f 	movwgt	r0, #63	; 0x3f
   1830c:	0d00003f 	stceq	0, cr0, [r0, #-252]	; 0xffffff04
   18310:	4310019d 	tstmi	r0, #1073741863	; 0x40000027
   18314:	00009e55 	andeq	r9, r0, r5, asr lr
   18318:	00009e55 	andeq	r9, r0, r5, asr lr
   1831c:	10019e0d 	andne	r9, r1, sp, lsl #28
   18320:	003b4a43 	eorseq	r4, fp, r3, asr #20
   18324:	003b4a00 	eorseq	r4, fp, r0, lsl #20
   18328:	019f0d00 	orrseq	r0, pc, r0, lsl #26
   1832c:	6d074310 	stcvs	3, cr4, [r7, #-64]	; 0xffffffc0
   18330:	6d070000 	stcvs	0, cr0, [r7, #-0]
   18334:	a00d0000 	andge	r0, sp, r0
   18338:	7a431001 	bvc	10dc344 <__ram_ret_data_start+0x10d8ab4>
   1833c:	7a000036 	bvc	1841c <__ram_ret_data_start+0x14b8c>
   18340:	0d000036 	stceq	0, cr0, [r0, #-216]	; 0xffffff28
   18344:	431001a1 	tstmi	r0, #1073741864	; 0x40000028
   18348:	00002a5a 	andeq	r2, r0, sl, asr sl
   1834c:	00002a5a 	andeq	r2, r0, sl, asr sl
   18350:	1001a20d 	andne	sl, r1, sp, lsl #4
   18354:	00226743 	eoreq	r6, r2, r3, asr #14
   18358:	00226700 	eoreq	r6, r2, r0, lsl #14
   1835c:	01a40d00 			; <UNDEFINED> instruction: 0x01a40d00
   18360:	87324310 			; <UNDEFINED> instruction: 0x87324310
   18364:	87320000 	ldrhi	r0, [r2, -r0]!
   18368:	a60d0000 	strge	r0, [sp], -r0
   1836c:	38431001 	stmdacc	r3, {r0, ip}^
   18370:	3800005e 	stmdacc	r0, {r1, r2, r3, r4, r6}
   18374:	0d00005e 	stceq	0, cr0, [r0, #-376]	; 0xfffffe88
   18378:	431001a7 	tstmi	r0, #-1073741783	; 0xc0000029
   1837c:	0000959e 	muleq	r0, lr, r5
   18380:	0000959e 	muleq	r0, lr, r5
   18384:	1001a80d 	andne	sl, r1, sp, lsl #16
   18388:	009b8b43 	addseq	r8, fp, r3, asr #22
   1838c:	009b8b00 	addseq	r8, fp, r0, lsl #22
   18390:	01a90d00 			; <UNDEFINED> instruction: 0x01a90d00
   18394:	19d64310 	ldmibne	r6, {r4, r8, r9, lr}^
   18398:	19d60000 	ldmibne	r6, {}^	; <UNPREDICTABLE>
   1839c:	aa0d0000 	bge	3583a4 <__ram_ret_data_start+0x354b14>
   183a0:	4d431001 	stclmi	0, cr1, [r3, #-4]
   183a4:	4d0000a9 	stcmi	0, cr0, [r0, #-676]	; 0xfffffd5c
   183a8:	0d0000a9 	stceq	0, cr0, [r0, #-676]	; 0xfffffd5c
   183ac:	431001ab 	tstmi	r0, #-1073741782	; 0xc000002a
   183b0:	00004117 	andeq	r4, r0, r7, lsl r1
   183b4:	00004117 	andeq	r4, r0, r7, lsl r1
   183b8:	1001ac0d 	andne	sl, r1, sp, lsl #24
   183bc:	00944143 	addseq	r4, r4, r3, asr #2
   183c0:	00944100 	addseq	r4, r4, r0, lsl #2
   183c4:	01ad0d00 			; <UNDEFINED> instruction: 0x01ad0d00
   183c8:	528d4310 	addpl	r4, sp, #16, 6	; 0x40000000
   183cc:	528d0000 	addpl	r0, sp, #0
   183d0:	ae0d0000 	cdpge	0, 0, cr0, cr13, cr0, {0}
   183d4:	33431001 	movtcc	r1, #12289	; 0x3001
   183d8:	3300006d 	movwcc	r0, #109	; 0x6d
   183dc:	0d00006d 	stceq	0, cr0, [r0, #-436]	; 0xfffffe4c
   183e0:	431001af 	tstmi	r0, #-1073741781	; 0xc000002b
   183e4:	00003522 	andeq	r3, r0, r2, lsr #10
   183e8:	00003522 	andeq	r3, r0, r2, lsr #10
   183ec:	1001850d 	andne	r8, r1, sp, lsl #10
   183f0:	007e0c43 	rsbseq	r0, lr, r3, asr #24
   183f4:	007e0c00 	rsbseq	r0, lr, r0, lsl #24
   183f8:	01860d00 	orreq	r0, r6, r0, lsl #26
   183fc:	395f4310 	ldmdbcc	pc, {r4, r8, r9, lr}^	; <UNPREDICTABLE>
   18400:	395f0000 	ldmdbcc	pc, {}^	; <UNPREDICTABLE>
   18404:	870d0000 	strhi	r0, [sp, -r0]
   18408:	1a431001 	bne	10dc414 <__ram_ret_data_start+0x10d8b84>
   1840c:	1a00008b 	bne	18640 <__ram_ret_data_start+0x14db0>
   18410:	0d00008b 	stceq	0, cr0, [r0, #-556]	; 0xfffffdd4
   18414:	43100188 	tstmi	r0, #136, 2	; 0x22
   18418:	000046dc 	ldrdeq	r4, [r0], -ip
   1841c:	000046dc 	ldrdeq	r4, [r0], -ip
   18420:	1001890d 	andne	r8, r1, sp, lsl #18
   18424:	0024bb43 	eoreq	fp, r4, r3, asr #22
   18428:	0024bb00 	eoreq	fp, r4, r0, lsl #22
   1842c:	018a0d00 	orreq	r0, sl, r0, lsl #26
   18430:	64cd4310 	strbvs	r4, [sp], #784	; 0x310
   18434:	64cd0000 	strbvs	r0, [sp], #0
   18438:	8b0d0000 	blhi	358440 <__ram_ret_data_start+0x354bb0>
   1843c:	32431001 	subcc	r1, r3, #1
   18440:	320000a5 	andcc	r0, r0, #165	; 0xa5
   18444:	0d0000a5 	stceq	0, cr0, [r0, #-660]	; 0xfffffd6c
   18448:	4310018c 	tstmi	r0, #140, 2	; 0x23
   1844c:	0000a638 	andeq	sl, r0, r8, lsr r6
   18450:	0000a638 	andeq	sl, r0, r8, lsr r6
   18454:	10018d0d 	andne	r8, r1, sp, lsl #26
   18458:	008d8d43 	addeq	r8, sp, r3, asr #26
   1845c:	008d8d00 	addeq	r8, sp, r0, lsl #26
   18460:	018e0d00 	orreq	r0, lr, r0, lsl #26
   18464:	4afb4310 	bmi	ffee90ac <__data_end_ram_ret__+0xdfdf90ac>
   18468:	4afb0000 	bmi	ffed8470 <__data_end_ram_ret__+0xdfde8470>
   1846c:	8f0d0000 	svchi	0x000d0000
   18470:	ff431001 			; <UNDEFINED> instruction: 0xff431001
   18474:	ff0000ad 			; <UNDEFINED> instruction: 0xff0000ad
   18478:	0d0000ad 	stceq	0, cr0, [r0, #-692]	; 0xfffffd4c
   1847c:	4310016d 	tstmi	r0, #1073741851	; 0x4000001b
   18480:	00006845 	andeq	r6, r0, r5, asr #16
   18484:	00006845 	andeq	r6, r0, r5, asr #16
   18488:	10016e0d 	andne	r6, r1, sp, lsl #28
   1848c:	0024e043 	eoreq	lr, r4, r3, asr #32
   18490:	0024e000 	eoreq	lr, r4, r0
   18494:	016f0d00 	cmneq	pc, r0, lsl #26
   18498:	783e4310 	ldmdavc	lr!, {r4, r8, r9, lr}
   1849c:	783e0000 	ldmdavc	lr!, {}	; <UNPREDICTABLE>
   184a0:	700d0000 	andvc	r0, sp, r0
   184a4:	09431001 	stmdbeq	r3, {r0, ip}^
   184a8:	09000034 	stmdbeq	r0, {r2, r4, r5}
   184ac:	0d000034 	stceq	0, cr0, [r0, #-208]	; 0xffffff30
   184b0:	43100171 	tstmi	r0, #1073741852	; 0x4000001c
   184b4:	00008684 	andeq	r8, r0, r4, lsl #13
   184b8:	00008684 	andeq	r8, r0, r4, lsl #13
   184bc:	1001720d 	andne	r7, r1, sp, lsl #4
   184c0:	0063e843 	rsbeq	lr, r3, r3, asr #16
   184c4:	0063e800 	rsbeq	lr, r3, r0, lsl #16
   184c8:	01730d00 	cmneq	r3, r0, lsl #26
   184cc:	61224310 			; <UNDEFINED> instruction: 0x61224310
   184d0:	61220000 			; <UNDEFINED> instruction: 0x61220000
   184d4:	740d0000 	strvc	r0, [sp], #-0
   184d8:	c2431001 	subgt	r1, r3, #1
   184dc:	c200002e 	andgt	r0, r0, #46	; 0x2e
   184e0:	0d00002e 	stceq	0, cr0, [r0, #-184]	; 0xffffff48
   184e4:	43100175 	tstmi	r0, #1073741853	; 0x4000001d
   184e8:	00007bac 	andeq	r7, r0, ip, lsr #23
   184ec:	00007bac 	andeq	r7, r0, ip, lsr #23
   184f0:	1001760d 	andne	r7, r1, sp, lsl #12
   184f4:	0038a943 	eorseq	sl, r8, r3, asr #18
   184f8:	0038a900 	eorseq	sl, r8, r0, lsl #18
   184fc:	01770d00 	cmneq	r7, r0, lsl #26
   18500:	6b534310 	blvs	14e9148 <__ram_ret_data_start+0x14e58b8>
   18504:	6b530000 	blvs	14d850c <__ram_ret_data_start+0x14d4c7c>
   18508:	790d0000 	stmdbvc	sp, {}	; <UNPREDICTABLE>
   1850c:	93431001 	movtls	r1, #12289	; 0x3001
   18510:	9300001b 	movwls	r0, #27
   18514:	0d00001b 	stceq	0, cr0, [r0, #-108]	; 0xffffff94
   18518:	4310017a 	tstmi	r0, #-2147483618	; 0x8000001e
   1851c:	00007a86 	andeq	r7, r0, r6, lsl #21
   18520:	00007a86 	andeq	r7, r0, r6, lsl #21
   18524:	10017b0d 	andne	r7, r1, sp, lsl #22
   18528:	00364443 	eorseq	r4, r6, r3, asr #8
   1852c:	00364400 	eorseq	r4, r6, r0, lsl #8
   18530:	017c0d00 	cmneq	ip, r0, lsl #26
   18534:	8d2f4310 	stchi	3, cr4, [pc, #-64]!	; 184fc <__ram_ret_data_start+0x14c6c>
   18538:	8d2f0000 	stchi	0, cr0, [pc, #-0]	; 18540 <__ram_ret_data_start+0x14cb0>
   1853c:	7d0d0000 	stcvc	0, cr0, [sp, #-0]
   18540:	8d431001 	stclhi	0, cr1, [r3, #-4]
   18544:	8d00004d 	stchi	0, cr0, [r0, #-308]	; 0xfffffecc
   18548:	0d00004d 	stceq	0, cr0, [r0, #-308]	; 0xfffffecc
   1854c:	4310017e 	tstmi	r0, #-2147483617	; 0x8000001f
   18550:	00007929 	andeq	r7, r0, r9, lsr #18
   18554:	00007929 	andeq	r7, r0, r9, lsr #18
   18558:	10017f0d 	andne	r7, r1, sp, lsl #30
   1855c:	001c3043 	andseq	r3, ip, r3, asr #32
   18560:	001c3000 	andseq	r3, ip, r0
   18564:	01800d00 	orreq	r0, r0, r0, lsl #26
   18568:	1d1f4310 	ldcne	3, cr4, [pc, #-64]	; 18530 <__ram_ret_data_start+0x14ca0>
   1856c:	1d1f0000 	ldcne	0, cr0, [pc, #-0]	; 18574 <__ram_ret_data_start+0x14ce4>
   18570:	810d0000 	mrshi	r0, (UNDEF: 13)
   18574:	89431001 	stmdbhi	r3, {r0, ip}^
   18578:	8900003a 	stmdbhi	r0, {r1, r3, r4, r5}
   1857c:	0d00003a 	stceq	0, cr0, [r0, #-232]	; 0xffffff18
   18580:	43100182 	tstmi	r0, #-2147483616	; 0x80000020
   18584:	00008bfa 	strdeq	r8, [r0], -sl
   18588:	00008bfa 	strdeq	r8, [r0], -sl
   1858c:	1001830d 	andne	r8, r1, sp, lsl #6
   18590:	002ce143 	eoreq	lr, ip, r3, asr #2
   18594:	002ce100 	eoreq	lr, ip, r0, lsl #2
   18598:	01640d00 	cmneq	r4, r0, lsl #26
   1859c:	89974310 	ldmibhi	r7, {r4, r8, r9, lr}
   185a0:	89970000 	ldmibhi	r7, {}	; <UNPREDICTABLE>
   185a4:	650d0000 	strvs	r0, [sp, #-0]
   185a8:	6d431001 	stclvs	0, cr1, [r3, #-4]
   185ac:	6d000032 	stcvs	0, cr0, [r0, #-200]	; 0xffffff38
   185b0:	0d000032 	stceq	0, cr0, [r0, #-200]	; 0xffffff38
   185b4:	43100166 	tstmi	r0, #-2147483623	; 0x80000019
   185b8:	000047df 	ldrdeq	r4, [r0], -pc	; <UNPREDICTABLE>
   185bc:	000047df 	ldrdeq	r4, [r0], -pc	; <UNPREDICTABLE>
   185c0:	1001670d 	andne	r6, r1, sp, lsl #14
   185c4:	0083cd43 	addeq	ip, r3, r3, asr #26
   185c8:	0083cd00 	addeq	ip, r3, r0, lsl #26
   185cc:	01690d00 	cmneq	r9, r0, lsl #26
   185d0:	1fab4310 	svcne	0x00ab4310
   185d4:	1fab0000 	svcne	0x00ab0000
   185d8:	6a0d0000 	bvs	3585e0 <__ram_ret_data_start+0x354d50>
   185dc:	d6431001 	strble	r1, [r3], -r1
   185e0:	d600006d 	strle	r0, [r0], -sp, rrx
   185e4:	0d00006d 	stceq	0, cr0, [r0, #-436]	; 0xfffffe4c
   185e8:	4310016b 	tstmi	r0, #-1073741798	; 0xc000001a
   185ec:	0000a2bc 			; <UNDEFINED> instruction: 0x0000a2bc
   185f0:	0000a2bc 			; <UNDEFINED> instruction: 0x0000a2bc
   185f4:	1001480d 	andne	r4, r1, sp, lsl #16
   185f8:	005c2e43 	subseq	r2, ip, r3, asr #28
   185fc:	005c2e00 	subseq	r2, ip, r0, lsl #28
   18600:	01490d00 	cmpeq	r9, r0, lsl #26
   18604:	80704310 	rsbshi	r4, r0, r0, lsl r3
   18608:	80700000 	rsbshi	r0, r0, r0
   1860c:	4a0d0000 	bmi	358614 <__ram_ret_data_start+0x354d84>
   18610:	48431001 	stmdami	r3, {r0, ip}^
   18614:	48000020 	stmdami	r0, {r5}
   18618:	0d000020 	stceq	0, cr0, [r0, #-128]	; 0xffffff80
   1861c:	4310014b 	tstmi	r0, #-1073741806	; 0xc0000012
   18620:	00008f54 	andeq	r8, r0, r4, asr pc
   18624:	00008f54 	andeq	r8, r0, r4, asr pc
   18628:	10014c0d 	andne	r4, r1, sp, lsl #24
   1862c:	004b9643 	subeq	r9, fp, r3, asr #12
   18630:	004b9600 	subeq	r9, fp, r0, lsl #12
   18634:	014d0d00 	cmpeq	sp, r0, lsl #26
   18638:	a0c44310 	sbcge	r4, r4, r0, lsl r3
   1863c:	a0c40000 	sbcge	r0, r4, r0
   18640:	4e0d0000 	cdpmi	0, 0, cr0, cr13, cr0, {0}
   18644:	56431001 	strbpl	r1, [r3], -r1
   18648:	5600003e 			; <UNDEFINED> instruction: 0x5600003e
   1864c:	0d00003e 	stceq	0, cr0, [r0, #-248]	; 0xffffff08
   18650:	4310014f 	tstmi	r0, #-1073741805	; 0xc0000013
   18654:	0000485b 	andeq	r4, r0, fp, asr r8
   18658:	0000485b 	andeq	r4, r0, fp, asr r8
   1865c:	1001500d 	andne	r5, r1, sp
   18660:	003bc143 	eorseq	ip, fp, r3, asr #2
   18664:	003bc100 	eorseq	ip, fp, r0, lsl #2
   18668:	01510d00 	cmpeq	r1, r0, lsl #26
   1866c:	36de4310 			; <UNDEFINED> instruction: 0x36de4310
   18670:	36de0000 	ldrbcc	r0, [lr], r0
   18674:	520d0000 	andpl	r0, sp, #0
   18678:	a1431001 	cmpge	r3, r1
   1867c:	a1000050 	qaddge	r0, r0, r0
   18680:	0d000050 	stceq	0, cr0, [r0, #-320]	; 0xfffffec0
   18684:	43100153 	tstmi	r0, #-1073741804	; 0xc0000014
   18688:	00009d7c 	andeq	r9, r0, ip, ror sp
   1868c:	00009d7c 	andeq	r9, r0, ip, ror sp
   18690:	1001540d 	andne	r5, r1, sp, lsl #8
   18694:	00583543 	subseq	r3, r8, r3, asr #10
   18698:	00583500 	subseq	r3, r8, r0, lsl #10
   1869c:	01550d00 	cmpeq	r5, r0, lsl #26
   186a0:	ad464310 	stclge	3, cr4, [r6, #-64]	; 0xffffffc0
   186a4:	ad460000 	stclge	0, cr0, [r6, #-0]
   186a8:	560d0000 	strpl	r0, [sp], -r0
   186ac:	87431001 	strbhi	r1, [r3, -r1]
   186b0:	8700002d 	strhi	r0, [r0, -sp, lsr #32]
   186b4:	0d00002d 	stceq	0, cr0, [r0, #-180]	; 0xffffff4c
   186b8:	43100157 	tstmi	r0, #-1073741803	; 0xc0000015
   186bc:	000081c4 	andeq	r8, r0, r4, asr #3
   186c0:	000081c4 	andeq	r8, r0, r4, asr #3
   186c4:	1001580d 	andne	r5, r1, sp, lsl #16
   186c8:	006ef043 	rsbeq	pc, lr, r3, asr #32
   186cc:	006ef000 	rsbeq	pc, lr, r0
   186d0:	01590d00 	cmpeq	r9, r0, lsl #26
   186d4:	8e944310 	mrchi	3, 4, r4, cr4, cr0, {0}
   186d8:	8e940000 	cdphi	0, 9, cr0, cr4, cr0, {0}
   186dc:	5b0d0000 	blpl	3586e4 <__ram_ret_data_start+0x354e54>
   186e0:	27431001 	strbcs	r1, [r3, -r1]
   186e4:	2700007c 	smlsdxcs	r0, ip, r0, r0
   186e8:	0d00007c 	stceq	0, cr0, [r0, #-496]	; 0xfffffe10
   186ec:	4310015c 	tstmi	r0, #92, 2
   186f0:	0000663c 	andeq	r6, r0, ip, lsr r6
   186f4:	0000663c 	andeq	r6, r0, ip, lsr r6
   186f8:	10015d0d 	andne	r5, r1, sp, lsl #26
   186fc:	00772f43 	rsbseq	r2, r7, r3, asr #30
   18700:	00772f00 	rsbseq	r2, r7, r0, lsl #30
   18704:	015e0d00 	cmpeq	lr, r0, lsl #26
   18708:	28934310 	ldmcs	r3, {r4, r8, r9, lr}
   1870c:	28930000 	ldmcs	r3, {}	; <UNPREDICTABLE>
   18710:	5f0d0000 	svcpl	0x000d0000
   18714:	5f431001 	svcpl	0x00431001
   18718:	5f00006d 	svcpl	0x0000006d
   1871c:	0d00006d 	stceq	0, cr0, [r0, #-436]	; 0xfffffe4c
   18720:	43100160 	tstmi	r0, #96, 2
   18724:	00002987 	andeq	r2, r0, r7, lsl #19
   18728:	00002987 	andeq	r2, r0, r7, lsl #19
   1872c:	1001610d 	andne	r6, r1, sp, lsl #2
   18730:	007d2143 	rsbseq	r2, sp, r3, asr #2
   18734:	007d2100 	rsbseq	r2, sp, r0, lsl #2
   18738:	01620d00 	cmneq	r2, r0, lsl #26
   1873c:	42174310 	andsmi	r4, r7, #16, 6	; 0x40000000
   18740:	42170000 	andsmi	r0, r7, #0
   18744:	370d0000 	strcc	r0, [sp, -r0]
   18748:	2d431001 	stclcs	0, cr1, [r3, #-4]
   1874c:	2d000094 	stccs	0, cr0, [r0, #-592]	; 0xfffffdb0
   18750:	0d000094 	stceq	0, cr0, [r0, #-592]	; 0xfffffdb0
   18754:	43100138 	tstmi	r0, #56, 2
   18758:	00004eb8 			; <UNDEFINED> instruction: 0x00004eb8
   1875c:	00004eb8 			; <UNDEFINED> instruction: 0x00004eb8
   18760:	1001390d 	andne	r3, r1, sp, lsl #18
   18764:	00821743 	addeq	r1, r2, r3, asr #14
   18768:	00821700 	addeq	r1, r2, r0, lsl #14
   1876c:	013a0d00 	teqeq	sl, r0, lsl #26
   18770:	29434310 	stmdbcs	r3, {r4, r8, r9, lr}^
   18774:	29430000 	stmdbcs	r3, {}^	; <UNPREDICTABLE>
   18778:	3b0d0000 	blcc	358780 <__ram_ret_data_start+0x354ef0>
   1877c:	c2431001 	subgt	r1, r3, #1
   18780:	c2000019 	andgt	r0, r0, #25
   18784:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
   18788:	4310013c 	tstmi	r0, #60, 2
   1878c:	00006c0d 	andeq	r6, r0, sp, lsl #24
   18790:	00006c0d 	andeq	r6, r0, sp, lsl #24
   18794:	10013d0d 	andne	r3, r1, sp, lsl #26
   18798:	0027be43 	eoreq	fp, r7, r3, asr #28
   1879c:	0027be00 	eoreq	fp, r7, r0, lsl #28
   187a0:	013e0d00 	teqeq	lr, r0, lsl #26
   187a4:	545b4310 	ldrbpl	r4, [fp], #-784	; 0xfffffcf0
   187a8:	545b0000 	ldrbpl	r0, [fp], #-0
   187ac:	3f0d0000 	svccc	0x000d0000
   187b0:	95431001 	strbls	r1, [r3, #-1]
   187b4:	95000038 	strls	r0, [r0, #-56]	; 0xffffffc8
   187b8:	0d000038 	stceq	0, cr0, [r0, #-224]	; 0xffffff20
   187bc:	43100140 	tstmi	r0, #64, 2
   187c0:	000077da 	ldrdeq	r7, [r0], -sl
   187c4:	000077da 	ldrdeq	r7, [r0], -sl
   187c8:	1001410d 	andne	r4, r1, sp, lsl #2
   187cc:	006da243 	rsbeq	sl, sp, r3, asr #4
   187d0:	006da200 	rsbeq	sl, sp, r0, lsl #4
   187d4:	01420d00 	cmpeq	r2, r0, lsl #26
   187d8:	29f84310 	ldmibcs	r8!, {r4, r8, r9, lr}^
   187dc:	29f80000 	ldmibcs	r8!, {}^	; <UNPREDICTABLE>
   187e0:	430d0000 	movwmi	r0, #53248	; 0xd000
   187e4:	3c431001 	mcrrcc	0, 0, r1, r3, cr1
   187e8:	3c000028 	stccc	0, cr0, [r0], {40}	; 0x28
   187ec:	0d000028 	stceq	0, cr0, [r0, #-160]	; 0xffffff60
   187f0:	43100144 	tstmi	r0, #68, 2
   187f4:	000038e0 	andeq	r3, r0, r0, ror #17
   187f8:	000038e0 	andeq	r3, r0, r0, ror #17
   187fc:	1001450d 	andne	r4, r1, sp, lsl #10
   18800:	00683143 	rsbeq	r3, r8, r3, asr #2
   18804:	00683100 	rsbeq	r3, r8, r0, lsl #2
   18808:	01460d00 	cmpeq	r6, r0, lsl #26
   1880c:	22c34310 	sbccs	r4, r3, #16, 6	; 0x40000000
   18810:	22c30000 	sbccs	r0, r3, #0
   18814:	350d0000 	strcc	r0, [sp, #-0]
   18818:	32431001 	subcc	r1, r3, #1
   1881c:	32000071 	andcc	r0, r0, #113	; 0x71
   18820:	0d000071 	stceq	0, cr0, [r0, #-452]	; 0xfffffe3c
   18824:	43100134 	tstmi	r0, #52, 2
   18828:	000068d9 	ldrdeq	r6, [r0], -r9
   1882c:	000068d9 	ldrdeq	r6, [r0], -r9
   18830:	1001330d 	andne	r3, r1, sp, lsl #6
   18834:	00761343 	rsbseq	r1, r6, r3, asr #6
   18838:	00761300 	rsbseq	r1, r6, r0, lsl #6
   1883c:	01320d00 	teqeq	r2, r0, lsl #26
   18840:	8b864310 	blhi	fe1a9488 <__data_end_ram_ret__+0xde0b9488>
   18844:	8b860000 	blhi	fe19884c <__data_end_ram_ret__+0xde0a884c>
   18848:	310d0000 	mrscc	r0, (UNDEF: 13)
   1884c:	07431001 	strbeq	r1, [r3, -r1]
   18850:	07000065 	streq	r0, [r0, -r5, rrx]
   18854:	0d000065 	stceq	0, cr0, [r0, #-404]	; 0xfffffe6c
   18858:	43100130 	tstmi	r0, #48, 2
   1885c:	0000232a 	andeq	r2, r0, sl, lsr #6
   18860:	0000232a 	andeq	r2, r0, sl, lsr #6
   18864:	10012f0d 	andne	r2, r1, sp, lsl #30
   18868:	00928c43 	addseq	r8, r2, r3, asr #24
   1886c:	00928c00 	addseq	r8, r2, r0, lsl #24
   18870:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
   18874:	73884310 	orrvc	r4, r8, #16, 6	; 0x40000000
   18878:	73880000 	orrvc	r0, r8, #0
   1887c:	2d0d0000 	stccs	0, cr0, [sp, #-0]
   18880:	1b001001 	blne	1c88c <__ram_ret_data_start+0x18ffc>
   18884:	04000045 	streq	r0, [r0], #-69	; 0xffffffbb
   18888:	0006af00 	andeq	sl, r6, r0, lsl #30
   1888c:	5f010400 	svcpl	0x00010400
   18890:	0c000003 	stceq	0, cr0, [r0], {3}
   18894:	0000b0a4 	andeq	fp, r0, r4, lsr #1
   18898:	00000c5d 	andeq	r0, r0, sp, asr ip
   1889c:	00003128 	andeq	r3, r0, r8, lsr #2
   188a0:	000003c8 	andeq	r0, r0, r8, asr #7
   188a4:	0000349f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
   188a8:	46060102 	strmi	r0, [r6], -r2, lsl #2
   188ac:	03000005 	movweq	r0, #5
   188b0:	00000293 	muleq	r0, r3, r2
   188b4:	38182b02 	ldmdacc	r8, {r1, r8, r9, fp, sp}
   188b8:	02000000 	andeq	r0, r0, #0
   188bc:	05440801 	strbeq	r0, [r4, #-2049]	; 0xfffff7ff
   188c0:	02020000 	andeq	r0, r2, #0
   188c4:	00020505 	andeq	r0, r2, r5, lsl #10
   188c8:	0e1b0300 	cdpeq	3, 1, cr0, cr11, cr0, {0}
   188cc:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
   188d0:	00005219 	andeq	r5, r0, r9, lsl r2
   188d4:	07020200 	streq	r0, [r2, -r0, lsl #4]
   188d8:	0000159d 	muleq	r0, sp, r5
   188dc:	00163303 	andseq	r3, r6, r3, lsl #6
   188e0:	184d0200 	stmdane	sp, {r9}^
   188e4:	00000065 	andeq	r0, r0, r5, rrx
   188e8:	d4050402 	strle	r0, [r5], #-1026	; 0xfffffbfe
   188ec:	0300000a 	movweq	r0, #10
   188f0:	00000aa9 	andeq	r0, r0, r9, lsr #21
   188f4:	78194f02 	ldmdavc	r9, {r1, r8, r9, sl, fp, lr}
   188f8:	02000000 	andeq	r0, r0, #0
   188fc:	0f660704 	svceq	0x00660704
   18900:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
   18904:	000acf05 	andeq	ip, sl, r5, lsl #30
   18908:	07080200 	streq	r0, [r8, -r0, lsl #4]
   1890c:	00000f61 	andeq	r0, r0, r1, ror #30
   18910:	69050404 	stmdbvs	r5, {r2, sl}
   18914:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
   18918:	0f6b0704 	svceq	0x006b0704
   1891c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
   18920:	000e5704 	andeq	r5, lr, r4, lsl #14
   18924:	06040500 	streq	r0, [r4], -r0, lsl #10
   18928:	00001148 	andeq	r1, r0, r8, asr #2
   1892c:	17016503 	strne	r6, [r1, -r3, lsl #10]
   18930:	00000094 	muleq	r0, r4, r0
   18934:	00156503 	andseq	r6, r5, r3, lsl #10
   18938:	0e2e0400 	cdpeq	4, 2, cr0, cr14, cr0, {0}
   1893c:	00000065 	andeq	r0, r0, r5, rrx
   18940:	000f0403 	andeq	r0, pc, r3, lsl #8
   18944:	0e740400 	cdpeq	4, 7, cr0, cr4, cr0, {0}
   18948:	00000065 	andeq	r0, r0, r5, rrx
   1894c:	a5040407 	strge	r0, [r4, #-1031]	; 0xfffffbf9
   18950:	0000eb03 	andeq	lr, r0, r3, lsl #22
   18954:	028d0800 	addeq	r0, sp, #0, 16
   18958:	a7040000 	strge	r0, [r4, -r0]
   1895c:	0000a40c 	andeq	sl, r0, ip, lsl #8
   18960:	0f0c0800 	svceq	0x000c0800
   18964:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
   18968:	0000eb13 	andeq	lr, r0, r3, lsl fp
   1896c:	38090000 	stmdacc	r9, {}	; <UNPREDICTABLE>
   18970:	fb000000 	blx	1897a <__ram_ret_data_start+0x150ea>
   18974:	0a000000 	beq	1897c <__ram_ret_data_start+0x150ec>
   18978:	00000094 	muleq	r0, r4, r0
   1897c:	080b0003 	stmdaeq	fp, {r0, r1}
   18980:	1f09a204 	svcne	0x0009a204
   18984:	0c000001 	stceq	0, cr0, [r0], {1}
   18988:	00000271 	andeq	r0, r0, r1, ror r2
   1898c:	8d07a404 	cfstrshi	mvf10, [r7, #-16]
   18990:	00000000 	andeq	r0, r0, r0
   18994:	0000a00c 	andeq	sl, r0, ip
   18998:	05a90400 	streq	r0, [r9, #1024]!	; 0x400
   1899c:	000000c9 	andeq	r0, r0, r9, asr #1
   189a0:	07030004 	streq	r0, [r3, -r4]
   189a4:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
   189a8:	00fb03aa 	rscseq	r0, fp, sl, lsr #7
   189ac:	8a030000 	bhi	d89b4 <__ram_ret_data_start+0xd5124>
   189b0:	0500000c 	streq	r0, [r0, #-12]
   189b4:	00781916 	rsbseq	r1, r8, r6, lsl r9
   189b8:	8c030000 	stchi	0, cr0, [r3], {-0}
   189bc:	06000014 			; <UNDEFINED> instruction: 0x06000014
   189c0:	01431922 	cmpeq	r3, r2, lsr #18
   189c4:	040d0000 	streq	r0, [sp], #-0
   189c8:	00000149 	andeq	r0, r0, r9, asr #2
   189cc:	00084b0e 	andeq	r4, r8, lr, lsl #22
   189d0:	10b00300 	adcsne	r0, r0, r0, lsl #6
   189d4:	23050000 	movwcs	r0, #20480	; 0x5000
   189d8:	0001371b 	andeq	r3, r1, fp, lsl r7
   189dc:	0a200f00 	beq	81c5e4 <__ram_ret_data_start+0x818d54>
   189e0:	05180000 	ldreq	r0, [r8, #-0]
   189e4:	01b40834 			; <UNDEFINED> instruction: 0x01b40834
   189e8:	520c0000 	andpl	r0, ip, #0
   189ec:	05000006 	streq	r0, [r0, #-6]
   189f0:	01b41336 			; <UNDEFINED> instruction: 0x01b41336
   189f4:	10000000 	andne	r0, r0, r0
   189f8:	05006b5f 	streq	r6, [r0, #-2911]	; 0xfffff4a1
   189fc:	008d0737 	addeq	r0, sp, r7, lsr r7
   18a00:	0c040000 	stceq	0, cr0, [r4], {-0}
   18a04:	00000a3d 	andeq	r0, r0, sp, lsr sl
   18a08:	8d0b3705 	stchi	7, cr3, [fp, #-20]	; 0xffffffec
   18a0c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   18a10:	000bcd0c 	andeq	ip, fp, ip, lsl #26
   18a14:	14370500 	ldrtne	r0, [r7], #-1280	; 0xfffffb00
   18a18:	0000008d 	andeq	r0, r0, sp, lsl #1
   18a1c:	08010c0c 	stmdaeq	r1, {r2, r3, sl, fp}
   18a20:	37050000 	strcc	r0, [r5, -r0]
   18a24:	00008d1b 	andeq	r8, r0, fp, lsl sp
   18a28:	5f101000 	svcpl	0x00101000
   18a2c:	38050078 	stmdacc	r5, {r3, r4, r5, r6}
   18a30:	0001ba0b 	andeq	fp, r1, fp, lsl #20
   18a34:	0d001400 	cfstrseq	mvf1, [r0, #-0]
   18a38:	00015a04 	andeq	r5, r1, r4, lsl #20
   18a3c:	012b0900 			; <UNDEFINED> instruction: 0x012b0900
   18a40:	01ca0000 	biceq	r0, sl, r0
   18a44:	940a0000 	strls	r0, [sl], #-0
   18a48:	00000000 	andeq	r0, r0, r0
   18a4c:	01390f00 	teqeq	r9, r0, lsl #30
   18a50:	05240000 	streq	r0, [r4, #-0]!
   18a54:	024d083c 	subeq	r0, sp, #60, 16	; 0x3c0000
   18a58:	550c0000 	strpl	r0, [ip, #-0]
   18a5c:	05000001 	streq	r0, [r0, #-1]
   18a60:	008d093e 	addeq	r0, sp, lr, lsr r9
   18a64:	0c000000 	stceq	0, cr0, [r0], {-0}
   18a68:	00000630 	andeq	r0, r0, r0, lsr r6
   18a6c:	8d093f05 	stchi	15, cr3, [r9, #-20]	; 0xffffffec
   18a70:	04000000 	streq	r0, [r0], #-0
   18a74:	0015b80c 	andseq	fp, r5, ip, lsl #16
   18a78:	09400500 	stmdbeq	r0, {r8, sl}^
   18a7c:	0000008d 	andeq	r0, r0, sp, lsl #1
   18a80:	0d1e0c08 	ldceq	12, cr0, [lr, #-32]	; 0xffffffe0
   18a84:	41050000 	mrsmi	r0, (UNDEF: 5)
   18a88:	00008d09 	andeq	r8, r0, r9, lsl #26
   18a8c:	8a0c0c00 	bhi	31ba94 <__ram_ret_data_start+0x318204>
   18a90:	0500000e 	streq	r0, [r0, #-14]
   18a94:	008d0942 	addeq	r0, sp, r2, asr #18
   18a98:	0c100000 	ldceq	0, cr0, [r0], {-0}
   18a9c:	000013b7 			; <UNDEFINED> instruction: 0x000013b7
   18aa0:	8d094305 	stchi	3, cr4, [r9, #-20]	; 0xffffffec
   18aa4:	14000000 	strne	r0, [r0], #-0
   18aa8:	000e460c 	andeq	r4, lr, ip, lsl #12
   18aac:	09440500 	stmdbeq	r4, {r8, sl}^
   18ab0:	0000008d 	andeq	r0, r0, sp, lsl #1
   18ab4:	0e6a0c18 	mcreq	12, 3, r0, cr10, cr8, {0}
   18ab8:	45050000 	strmi	r0, [r5, #-0]
   18abc:	00008d09 	andeq	r8, r0, r9, lsl #26
   18ac0:	920c1c00 	andls	r1, ip, #0, 24
   18ac4:	05000016 	streq	r0, [r0, #-22]	; 0xffffffea
   18ac8:	008d0946 	addeq	r0, sp, r6, asr #18
   18acc:	00200000 	eoreq	r0, r0, r0
   18ad0:	0002a311 	andeq	sl, r2, r1, lsl r3
   18ad4:	05010800 	streq	r0, [r1, #-2048]	; 0xfffff800
   18ad8:	0292084f 	addseq	r0, r2, #5177344	; 0x4f0000
   18adc:	850c0000 	strhi	r0, [ip, #-0]
   18ae0:	05000016 	streq	r0, [r0, #-22]	; 0xffffffea
   18ae4:	02920a50 	addseq	r0, r2, #80, 20	; 0x50000
   18ae8:	0c000000 	stceq	0, cr0, [r0], {-0}
   18aec:	00000f8b 	andeq	r0, r0, fp, lsl #31
   18af0:	92095105 	andls	r5, r9, #1073741825	; 0x40000001
   18af4:	80000002 	andhi	r0, r0, r2
   18af8:	00138812 	andseq	r8, r3, r2, lsl r8
   18afc:	0a530500 	beq	14d9f04 <__ram_ret_data_start+0x14d6674>
   18b00:	0000012b 	andeq	r0, r0, fp, lsr #2
   18b04:	84120100 	ldrhi	r0, [r2], #-256	; 0xffffff00
   18b08:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   18b0c:	012b0a56 			; <UNDEFINED> instruction: 0x012b0a56
   18b10:	01040000 	mrseq	r0, (UNDEF: 4)
   18b14:	00a20900 	adceq	r0, r2, r0, lsl #18
   18b18:	02a20000 	adceq	r0, r2, #0
   18b1c:	940a0000 	strls	r0, [sl], #-0
   18b20:	1f000000 	svcne	0x00000000
   18b24:	0de01100 	stfeqe	f1, [r0]
   18b28:	01900000 	orrseq	r0, r0, r0
   18b2c:	e5086205 	str	r6, [r8, #-517]	; 0xfffffdfb
   18b30:	0c000002 	stceq	0, cr0, [r0], {2}
   18b34:	00000652 	andeq	r0, r0, r2, asr r6
   18b38:	e5126305 	ldr	r6, [r2, #-773]	; 0xfffffcfb
   18b3c:	00000002 	andeq	r0, r0, r2
   18b40:	0014410c 	andseq	r4, r4, ip, lsl #2
   18b44:	06640500 	strbteq	r0, [r4], -r0, lsl #10
   18b48:	0000008d 	andeq	r0, r0, sp, lsl #1
   18b4c:	06650c04 	strbteq	r0, [r5], -r4, lsl #24
   18b50:	66050000 	strvs	r0, [r5], -r0
   18b54:	0002eb09 	andeq	lr, r2, r9, lsl #22
   18b58:	a30c0800 	movwge	r0, #51200	; 0xc800
   18b5c:	05000002 	streq	r0, [r0, #-2]
   18b60:	024d1e67 	subeq	r1, sp, #1648	; 0x670
   18b64:	00880000 	addeq	r0, r8, r0
   18b68:	02a2040d 	adceq	r0, r2, #218103808	; 0xd000000
   18b6c:	fb090000 	blx	258b76 <__ram_ret_data_start+0x2552e6>
   18b70:	fb000002 	blx	18b82 <__ram_ret_data_start+0x152f2>
   18b74:	0a000002 	beq	18b84 <__ram_ret_data_start+0x152f4>
   18b78:	00000094 	muleq	r0, r4, r0
   18b7c:	040d001f 	streq	r0, [sp], #-31	; 0xffffffe1
   18b80:	00000301 	andeq	r0, r0, r1, lsl #6
   18b84:	147d0f13 	ldrbtne	r0, [sp], #-3859	; 0xfffff0ed
   18b88:	05080000 	streq	r0, [r8, #-0]
   18b8c:	032a087a 			; <UNDEFINED> instruction: 0x032a087a
   18b90:	540c0000 	strpl	r0, [ip], #-0
   18b94:	05000010 	streq	r0, [r0, #-16]
   18b98:	032a117b 			; <UNDEFINED> instruction: 0x032a117b
   18b9c:	0c000000 	stceq	0, cr0, [r0], {-0}
   18ba0:	00000312 	andeq	r0, r0, r2, lsl r3
   18ba4:	8d067c05 	stchi	12, cr7, [r6, #-20]	; 0xffffffec
   18ba8:	04000000 	streq	r0, [r0], #-0
   18bac:	38040d00 	stmdacc	r4, {r8, sl, fp}
   18bb0:	0f000000 	svceq	0x00000000
   18bb4:	000015cd 	andeq	r1, r0, sp, asr #11
   18bb8:	08ba0568 	ldmeq	sl!, {r3, r5, r6, r8, sl}
   18bbc:	00000473 	andeq	r0, r0, r3, ror r4
   18bc0:	00705f10 	rsbseq	r5, r0, r0, lsl pc
   18bc4:	2a12bb05 	bcs	4c77e0 <__ram_ret_data_start+0x4c3f50>
   18bc8:	00000003 	andeq	r0, r0, r3
   18bcc:	00725f10 	rsbseq	r5, r2, r0, lsl pc
   18bd0:	8d07bc05 	stchi	12, cr11, [r7, #-20]	; 0xffffffec
   18bd4:	04000000 	streq	r0, [r0], #-0
   18bd8:	00775f10 	rsbseq	r5, r7, r0, lsl pc
   18bdc:	8d07bd05 	stchi	13, cr11, [r7, #-20]	; 0xffffffec
   18be0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   18be4:	000dd20c 	andeq	sp, sp, ip, lsl #4
   18be8:	09be0500 	ldmibeq	lr!, {r8, sl}
   18bec:	0000003f 	andeq	r0, r0, pc, lsr r0
   18bf0:	029d0c0c 	addseq	r0, sp, #12, 24	; 0xc00
   18bf4:	bf050000 	svclt	0x00050000
   18bf8:	00003f09 	andeq	r3, r0, r9, lsl #30
   18bfc:	5f100e00 	svcpl	0x00100e00
   18c00:	05006662 	streq	r6, [r0, #-1634]	; 0xfffff99e
   18c04:	030211c0 	movweq	r1, #8640	; 0x21c0
   18c08:	0c100000 	ldceq	0, cr0, [r0], {-0}
   18c0c:	00001433 	andeq	r1, r0, r3, lsr r4
   18c10:	8d07c105 	stfhid	f4, [r7, #-20]	; 0xffffffec
   18c14:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   18c18:	0007dc0c 	andeq	sp, r7, ip, lsl #24
   18c1c:	0ac80500 	beq	ff21a024 <__data_end_ram_ret__+0xdf12a024>
   18c20:	000000a2 	andeq	r0, r0, r2, lsr #1
   18c24:	00ad0c1c 	adceq	r0, sp, ip, lsl ip
   18c28:	ca050000 	bgt	158c30 <__ram_ret_data_start+0x1553a0>
   18c2c:	0005f71d 	andeq	pc, r5, sp, lsl r7	; <UNPREDICTABLE>
   18c30:	b30c2000 	movwlt	r2, #49152	; 0xc000
   18c34:	05000000 	streq	r0, [r0, #-0]
   18c38:	06211dcc 	strteq	r1, [r1], -ip, asr #27
   18c3c:	0c240000 	stceq	0, cr0, [r4], #-0
   18c40:	00000ed2 	ldrdeq	r0, [r0], -r2
   18c44:	450dcf05 	strmi	ip, [sp, #-3845]	; 0xfffff0fb
   18c48:	28000006 	stmdacs	r0, {r1, r2}
   18c4c:	00066f0c 	andeq	r6, r6, ip, lsl #30
   18c50:	09d00500 	ldmibeq	r0, {r8, sl}^
   18c54:	0000065f 	andeq	r0, r0, pc, asr r6
   18c58:	755f102c 	ldrbvc	r1, [pc, #-44]	; 18c34 <__ram_ret_data_start+0x153a4>
   18c5c:	d3050062 	movwle	r0, #20578	; 0x5062
   18c60:	00030211 	andeq	r0, r3, r1, lsl r2
   18c64:	5f103000 	svcpl	0x00103000
   18c68:	05007075 	streq	r7, [r0, #-117]	; 0xffffff8b
   18c6c:	032a12d4 			; <UNDEFINED> instruction: 0x032a12d4
   18c70:	10380000 	eorsne	r0, r8, r0
   18c74:	0072755f 	rsbseq	r7, r2, pc, asr r5
   18c78:	8d07d505 	cfstr32hi	mvfx13, [r7, #-20]	; 0xffffffec
   18c7c:	3c000000 	stccc	0, cr0, [r0], {-0}
   18c80:	000d2d0c 	andeq	r2, sp, ip, lsl #26
   18c84:	11d80500 	bicsne	r0, r8, r0, lsl #10
   18c88:	00000665 	andeq	r0, r0, r5, ror #12
   18c8c:	014f0c40 	cmpeq	pc, r0, asr #24
   18c90:	d9050000 	stmdble	r5, {}	; <UNPREDICTABLE>
   18c94:	00067511 	andeq	r7, r6, r1, lsl r5
   18c98:	5f104300 	svcpl	0x00104300
   18c9c:	0500626c 	streq	r6, [r0, #-620]	; 0xfffffd94
   18ca0:	030211dc 	movweq	r1, #8668	; 0x21dc
   18ca4:	0c440000 	mareq	acc0, r0, r4
   18ca8:	0000104b 	andeq	r1, r0, fp, asr #32
   18cac:	8d07df05 	stchi	15, cr13, [r7, #-20]	; 0xffffffec
   18cb0:	4c000000 	stcmi	0, cr0, [r0], {-0}
   18cb4:	0008ab0c 	andeq	sl, r8, ip, lsl #22
   18cb8:	0ae00500 	beq	ff81a0c0 <__data_end_ram_ret__+0xdf72a0c0>
   18cbc:	000000b1 	strheq	r0, [r0], -r1
   18cc0:	11720c50 	cmnne	r2, r0, asr ip
   18cc4:	e3050000 	movw	r0, #20480	; 0x5000
   18cc8:	00049112 	andeq	r9, r4, r2, lsl r1
   18ccc:	4c0c5400 	cfstrsmi	mvf5, [ip], {-0}
   18cd0:	05000008 	streq	r0, [r0, #-8]
   18cd4:	014e0ce7 	smlaltteq	r0, lr, r7, ip
   18cd8:	0c580000 	mraeq	r0, r8, acc0
   18cdc:	00000d96 	muleq	r0, r6, sp
   18ce0:	1f0ee905 	svcne	0x000ee905
   18ce4:	5c000001 	stcpl	0, cr0, [r0], {1}
   18ce8:	0009210c 	andeq	r2, r9, ip, lsl #2
   18cec:	09ea0500 	stmibeq	sl!, {r8, sl}^
   18cf0:	0000008d 	andeq	r0, r0, sp, lsl #1
   18cf4:	8d140064 	ldchi	0, cr0, [r4, #-400]	; 0xfffffe70
   18cf8:	91000000 	mrsls	r0, (UNDEF: 0)
   18cfc:	15000004 	strne	r0, [r0, #-4]
   18d00:	00000491 	muleq	r0, r1, r4
   18d04:	0000a215 	andeq	sl, r0, r5, lsl r2
   18d08:	05e51500 	strbeq	r1, [r5, #1280]!	; 0x500
   18d0c:	8d150000 	ldchi	0, cr0, [r5, #-0]
   18d10:	00000000 	andeq	r0, r0, r0
   18d14:	049c040d 	ldreq	r0, [ip], #1037	; 0x40d
   18d18:	91160000 	tstls	r6, r0
   18d1c:	17000004 	strne	r0, [r0, -r4]
   18d20:	000005e9 	andeq	r0, r0, r9, ror #11
   18d24:	65050428 	strvs	r0, [r5, #-1064]	; 0xfffffbd8
   18d28:	05e50802 	strbeq	r0, [r5, #2050]!	; 0x802
   18d2c:	b2180000 	andslt	r0, r8, #0
   18d30:	0500000c 	streq	r0, [r0, #-12]
   18d34:	8d070267 	sfmhi	f0, 4, [r7, #-412]	; 0xfffffe64
   18d38:	00000000 	andeq	r0, r0, r0
   18d3c:	0006d518 	andeq	sp, r6, r8, lsl r5
   18d40:	026c0500 	rsbeq	r0, ip, #0, 10
   18d44:	0006d10b 	andeq	sp, r6, fp, lsl #2
   18d48:	f8180400 			; <UNDEFINED> instruction: 0xf8180400
   18d4c:	05000004 	streq	r0, [r0, #-4]
   18d50:	d114026c 	tstle	r4, ip, ror #4
   18d54:	08000006 	stmdaeq	r0, {r1, r2}
   18d58:	000d7518 	andeq	r7, sp, r8, lsl r5
   18d5c:	026c0500 	rsbeq	r0, ip, #0, 10
   18d60:	0006d11e 	andeq	sp, r6, lr, lsl r1
   18d64:	3c180c00 	ldccc	12, cr0, [r8], {-0}
   18d68:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   18d6c:	8d08026e 	sfmhi	f0, 4, [r8, #-440]	; 0xfffffe48
   18d70:	10000000 	andne	r0, r0, r0
   18d74:	000ab418 	andeq	fp, sl, r8, lsl r4
   18d78:	026f0500 	rsbeq	r0, pc, #0, 10
   18d7c:	0008d108 	andeq	sp, r8, r8, lsl #2
   18d80:	b4181400 	ldrlt	r1, [r8], #-1024	; 0xfffffc00
   18d84:	05000005 	streq	r0, [r0, #-5]
   18d88:	8d070272 	sfmhi	f0, 4, [r7, #-456]	; 0xfffffe38
   18d8c:	30000000 	andcc	r0, r0, r0
   18d90:	0014c618 	andseq	ip, r4, r8, lsl r6
   18d94:	02730500 	rsbseq	r0, r3, #0, 10
   18d98:	0008e616 	andeq	lr, r8, r6, lsl r6
   18d9c:	16183400 	ldrne	r3, [r8], -r0, lsl #8
   18da0:	05000009 	streq	r0, [r0, #-9]
   18da4:	8d070275 	sfmhi	f0, 4, [r7, #-468]	; 0xfffffe2c
   18da8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
   18dac:	000a4518 	andeq	r4, sl, r8, lsl r5
   18db0:	02770500 	rsbseq	r0, r7, #0, 10
   18db4:	0008f70a 	andeq	pc, r8, sl, lsl #14
   18db8:	6c183c00 	ldcvs	12, cr3, [r8], {-0}
   18dbc:	05000050 	streq	r0, [r0, #-80]	; 0xffffffb0
   18dc0:	b413027a 	ldrlt	r0, [r3], #-634	; 0xfffffd86
   18dc4:	40000001 	andmi	r0, r0, r1
   18dc8:	00030218 	andeq	r0, r3, r8, lsl r2
   18dcc:	027b0500 	rsbseq	r0, fp, #0, 10
   18dd0:	00008d07 	andeq	r8, r0, r7, lsl #26
   18dd4:	03184400 	tsteq	r8, #0, 8
   18dd8:	05000009 	streq	r0, [r0, #-9]
   18ddc:	b413027c 	ldrlt	r0, [r3], #-636	; 0xfffffd84
   18de0:	48000001 	stmdami	r0, {r0}
   18de4:	000b9218 	andeq	r9, fp, r8, lsl r2
   18de8:	027d0500 	rsbseq	r0, sp, #0, 10
   18dec:	0008fd14 	andeq	pc, r8, r4, lsl sp	; <UNPREDICTABLE>
   18df0:	d6184c00 	ldrle	r4, [r8], -r0, lsl #24
   18df4:	05000000 	streq	r0, [r0, #-0]
   18df8:	8d070280 	sfmhi	f0, 4, [r7, #-512]	; 0xfffffe00
   18dfc:	50000000 	andpl	r0, r0, r0
   18e00:	0008b318 	andeq	fp, r8, r8, lsl r3
   18e04:	02810500 	addeq	r0, r1, #0, 10
   18e08:	0005e509 	andeq	lr, r5, r9, lsl #10
   18e0c:	28185400 	ldmdacs	r8, {sl, ip, lr}
   18e10:	0500000d 	streq	r0, [r0, #-13]
   18e14:	ac0702a4 	sfmge	f0, 4, [r7], {164}	; 0xa4
   18e18:	58000008 	stmdapl	r0, {r3}
   18e1c:	000de019 	andeq	lr, sp, r9, lsl r0
   18e20:	02a80500 	adceq	r0, r8, #0, 10
   18e24:	0002e513 	andeq	lr, r2, r3, lsl r5
   18e28:	19014800 	stmdbne	r1, {fp, lr}
   18e2c:	00000c1e 	andeq	r0, r0, lr, lsl ip
   18e30:	1202a905 	andne	sl, r2, #81920	; 0x14000
   18e34:	000002a2 	andeq	r0, r0, r2, lsr #5
   18e38:	6e19014c 	mufvsem	f0, f1, #4.0
   18e3c:	05000008 	streq	r0, [r0, #-8]
   18e40:	0e0c02ad 	cdpeq	2, 0, cr0, cr12, cr13, {5}
   18e44:	dc000009 	stcle	0, cr0, [r0], {9}
   18e48:	0b411902 	bleq	105f258 <__ram_ret_data_start+0x105b9c8>
   18e4c:	b2050000 	andlt	r0, r5, #0
   18e50:	06921002 	ldreq	r1, [r2], r2
   18e54:	02e00000 	rsceq	r0, r0, #0
   18e58:	0000a819 	andeq	sl, r0, r9, lsl r8
   18e5c:	02b40500 	adcseq	r0, r4, #0, 10
   18e60:	00091a0a 	andeq	r1, r9, sl, lsl #20
   18e64:	0002ec00 	andeq	lr, r2, r0, lsl #24
   18e68:	05eb040d 	strbeq	r0, [fp, #1037]!	; 0x40d
   18e6c:	01020000 	mrseq	r0, (UNDEF: 2)
   18e70:	00054d08 	andeq	r4, r5, r8, lsl #26
   18e74:	05eb1600 	strbeq	r1, [fp, #1536]!	; 0x600
   18e78:	040d0000 	streq	r0, [sp], #-0
   18e7c:	00000473 	andeq	r0, r0, r3, ror r4
   18e80:	00008d14 	andeq	r8, r0, r4, lsl sp
   18e84:	00061b00 	andeq	r1, r6, r0, lsl #22
   18e88:	04911500 	ldreq	r1, [r1], #1280	; 0x500
   18e8c:	a2150000 	andsge	r0, r5, #0
   18e90:	15000000 	strne	r0, [r0, #-0]
   18e94:	0000061b 	andeq	r0, r0, fp, lsl r6
   18e98:	00008d15 	andeq	r8, r0, r5, lsl sp
   18e9c:	040d0000 	streq	r0, [sp], #-0
   18ea0:	000005f2 	strdeq	r0, [r0], -r2
   18ea4:	05fd040d 	ldrbeq	r0, [sp, #1037]!	; 0x40d
   18ea8:	bd140000 	ldclt	0, cr0, [r4, #-0]
   18eac:	45000000 	strmi	r0, [r0, #-0]
   18eb0:	15000006 	strne	r0, [r0, #-6]
   18eb4:	00000491 	muleq	r0, r1, r4
   18eb8:	0000a215 	andeq	sl, r0, r5, lsl r2
   18ebc:	00bd1500 	adcseq	r1, sp, r0, lsl #10
   18ec0:	8d150000 	ldchi	0, cr0, [r5, #-0]
   18ec4:	00000000 	andeq	r0, r0, r0
   18ec8:	0627040d 	strteq	r0, [r7], -sp, lsl #8
   18ecc:	8d140000 	ldchi	0, cr0, [r4, #-0]
   18ed0:	5f000000 	svcpl	0x00000000
   18ed4:	15000006 	strne	r0, [r0, #-6]
   18ed8:	00000491 	muleq	r0, r1, r4
   18edc:	0000a215 	andeq	sl, r0, r5, lsl r2
   18ee0:	040d0000 	streq	r0, [sp], #-0
   18ee4:	0000064b 	andeq	r0, r0, fp, asr #12
   18ee8:	00003809 	andeq	r3, r0, r9, lsl #16
   18eec:	00067500 	andeq	r7, r6, r0, lsl #10
   18ef0:	00940a00 	addseq	r0, r4, r0, lsl #20
   18ef4:	00020000 	andeq	r0, r2, r0
   18ef8:	00003809 	andeq	r3, r0, r9, lsl #16
   18efc:	00068500 	andeq	r8, r6, r0, lsl #10
   18f00:	00940a00 	addseq	r0, r4, r0, lsl #20
   18f04:	00000000 	andeq	r0, r0, r0
   18f08:	0010da06 	andseq	sp, r0, r6, lsl #20
   18f0c:	01240500 			; <UNDEFINED> instruction: 0x01240500
   18f10:	0003301a 	andeq	r3, r3, sl, lsl r0
   18f14:	0bba1a00 	bleq	fee9f71c <__data_end_ram_ret__+0xdedaf71c>
   18f18:	050c0000 	streq	r0, [ip, #-0]
   18f1c:	cb080128 	blgt	2193c4 <__ram_ret_data_start+0x215b34>
   18f20:	18000006 	stmdane	r0, {r1, r2}
   18f24:	00000652 	andeq	r0, r0, r2, asr r6
   18f28:	11012a05 	tstne	r1, r5, lsl #20
   18f2c:	000006cb 	andeq	r0, r0, fp, asr #13
   18f30:	0b061800 	bleq	19ef38 <__ram_ret_data_start+0x19b6a8>
   18f34:	2b050000 	blcs	158f3c <__ram_ret_data_start+0x1556ac>
   18f38:	008d0701 	addeq	r0, sp, r1, lsl #14
   18f3c:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
   18f40:	000008c2 	andeq	r0, r0, r2, asr #17
   18f44:	0b012c05 	bleq	63f60 <__ram_ret_data_start+0x606d0>
   18f48:	000006d1 	ldrdeq	r0, [r0], -r1
   18f4c:	040d0008 	streq	r0, [sp], #-8
   18f50:	00000692 	muleq	r0, r2, r6
   18f54:	0685040d 	streq	r0, [r5], sp, lsl #8
   18f58:	cf1a0000 	svcgt	0x001a0000
   18f5c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
   18f60:	08014405 	stmdaeq	r1, {r0, r2, sl, lr}
   18f64:	00000710 	andeq	r0, r0, r0, lsl r7
   18f68:	00018418 	andeq	r8, r1, r8, lsl r4
   18f6c:	01450500 	cmpeq	r5, r0, lsl #10
   18f70:	00071012 	andeq	r1, r7, r2, lsl r0
   18f74:	2d180000 	ldccs	0, cr0, [r8, #-0]
   18f78:	05000002 	streq	r0, [r0, #-2]
   18f7c:	10120146 	andsne	r0, r2, r6, asr #2
   18f80:	06000007 	streq	r0, [r0], -r7
   18f84:	00156c18 	andseq	r6, r5, r8, lsl ip
   18f88:	01470500 	cmpeq	r7, r0, lsl #10
   18f8c:	00005212 	andeq	r5, r0, r2, lsl r2
   18f90:	09000c00 	stmdbeq	r0, {sl, fp}
   18f94:	00000052 	andeq	r0, r0, r2, asr r0
   18f98:	00000720 	andeq	r0, r0, r0, lsr #14
   18f9c:	0000940a 	andeq	r9, r0, sl, lsl #8
   18fa0:	1b000200 	blne	197a8 <__ram_ret_data_start+0x15f18>
   18fa4:	028505d0 	addeq	r0, r5, #208, 10	; 0x34000000
   18fa8:	00083507 	andeq	r3, r8, r7, lsl #10
   18fac:	04b61800 	ldrteq	r1, [r6], #2048	; 0x800
   18fb0:	87050000 	strhi	r0, [r5, -r0]
   18fb4:	00941802 	addseq	r1, r4, r2, lsl #16
   18fb8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   18fbc:	0000106c 	andeq	r1, r0, ip, rrx
   18fc0:	12028805 	andne	r8, r2, #327680	; 0x50000
   18fc4:	000005e5 	andeq	r0, r0, r5, ror #11
   18fc8:	00c91804 	sbceq	r1, r9, r4, lsl #16
   18fcc:	89050000 	stmdbhi	r5, {}	; <UNPREDICTABLE>
   18fd0:	08351002 	ldmdaeq	r5!, {r1, ip}
   18fd4:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
   18fd8:	00000350 	andeq	r0, r0, r0, asr r3
   18fdc:	17028a05 	strne	r8, [r2, -r5, lsl #20]
   18fe0:	000001ca 	andeq	r0, r0, sl, asr #3
   18fe4:	01221824 			; <UNDEFINED> instruction: 0x01221824
   18fe8:	8b050000 	blhi	158ff0 <__ram_ret_data_start+0x155760>
   18fec:	008d0f02 	addeq	r0, sp, r2, lsl #30
   18ff0:	18480000 	stmdane	r8, {}^	; <UNPREDICTABLE>
   18ff4:	0000064d 	andeq	r0, r0, sp, asr #12
   18ff8:	2c028c05 	stccs	12, cr8, [r2], {5}
   18ffc:	00000086 	andeq	r0, r0, r6, lsl #1
   19000:	11431850 	cmpne	r3, r0, asr r8
   19004:	8d050000 	stchi	0, cr0, [r5, #-0]
   19008:	06d71a02 	ldrbeq	r1, [r7], r2, lsl #20
   1900c:	18580000 	ldmdane	r8, {}^	; <UNPREDICTABLE>
   19010:	00001311 	andeq	r1, r0, r1, lsl r3
   19014:	16028e05 	strne	r8, [r2], -r5, lsl #28
   19018:	0000011f 	andeq	r0, r0, pc, lsl r1
   1901c:	0f241868 	svceq	0x00241868
   19020:	8f050000 	svchi	0x00050000
   19024:	011f1602 	tsteq	pc, r2, lsl #12
   19028:	18700000 	ldmdane	r0!, {}^	; <UNPREDICTABLE>
   1902c:	00000d88 	andeq	r0, r0, r8, lsl #27
   19030:	16029005 	strne	r9, [r2], -r5
   19034:	0000011f 	andeq	r0, r0, pc, lsl r1
   19038:	015e1878 	cmpeq	lr, r8, ror r8
   1903c:	91050000 	mrsls	r0, (UNDEF: 5)
   19040:	08451002 	stmdaeq	r5, {r1, ip}^
   19044:	18800000 	stmne	r0, {}	; <UNPREDICTABLE>
   19048:	0000000a 	andeq	r0, r0, sl
   1904c:	10029205 	andne	r9, r2, r5, lsl #4
   19050:	00000855 	andeq	r0, r0, r5, asr r8
   19054:	01f81888 	mvnseq	r1, r8, lsl #17
   19058:	93050000 	movwls	r0, #20480	; 0x5000
   1905c:	008d0f02 	addeq	r0, sp, r2, lsl #30
   19060:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
   19064:	000002d7 	ldrdeq	r0, [r0], -r7
   19068:	16029405 	strne	r9, [r2], -r5, lsl #8
   1906c:	0000011f 	andeq	r0, r0, pc, lsl r1
   19070:	108d18a4 	addne	r1, sp, r4, lsr #17
   19074:	95050000 	strls	r0, [r5, #-0]
   19078:	011f1602 	tsteq	pc, r2, lsl #12
   1907c:	18ac0000 	stmiane	ip!, {}	; <UNPREDICTABLE>
   19080:	000005d8 	ldrdeq	r0, [r0], -r8
   19084:	16029605 	strne	r9, [r2], -r5, lsl #12
   19088:	0000011f 	andeq	r0, r0, pc, lsl r1
   1908c:	0cf818b4 	ldcleq	8, cr1, [r8], #720	; 0x2d0
   19090:	97050000 	strls	r0, [r5, -r0]
   19094:	011f1602 	tsteq	pc, r2, lsl #12
   19098:	18bc0000 	ldmne	ip!, {}	; <UNPREDICTABLE>
   1909c:	0000013e 	andeq	r0, r0, lr, lsr r1
   190a0:	16029805 	strne	r9, [r2], -r5, lsl #16
   190a4:	0000011f 	andeq	r0, r0, pc, lsl r1
   190a8:	0cb018c4 	ldceq	8, cr1, [r0], #784	; 0x310
   190ac:	99050000 	stmdbls	r5, {}	; <UNPREDICTABLE>
   190b0:	008d0802 	addeq	r0, sp, r2, lsl #16
   190b4:	00cc0000 	sbceq	r0, ip, r0
   190b8:	0005eb09 	andeq	lr, r5, r9, lsl #22
   190bc:	00084500 	andeq	r4, r8, r0, lsl #10
   190c0:	00940a00 	addseq	r0, r4, r0, lsl #20
   190c4:	00190000 	andseq	r0, r9, r0
   190c8:	0005eb09 	andeq	lr, r5, r9, lsl #22
   190cc:	00085500 	andeq	r5, r8, r0, lsl #10
   190d0:	00940a00 	addseq	r0, r4, r0, lsl #20
   190d4:	00070000 	andeq	r0, r7, r0
   190d8:	0005eb09 	andeq	lr, r5, r9, lsl #22
   190dc:	00086500 	andeq	r6, r8, r0, lsl #10
   190e0:	00940a00 	addseq	r0, r4, r0, lsl #20
   190e4:	00170000 	andseq	r0, r7, r0
   190e8:	9e05f01b 	mcrls	0, 0, pc, cr5, cr11, {0}	; <UNPREDICTABLE>
   190ec:	088c0702 	stmeq	ip, {r1, r8, r9, sl}
   190f0:	a2180000 	andsge	r0, r8, #0
   190f4:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   190f8:	8c1b02a1 	lfmhi	f0, 4, [fp], {161}	; 0xa1
   190fc:	00000008 	andeq	r0, r0, r8
   19100:	000b4918 	andeq	r4, fp, r8, lsl r9
   19104:	02a20500 	adceq	r0, r2, #0, 10
   19108:	00089c18 	andeq	r9, r8, r8, lsl ip
   1910c:	09007800 	stmdbeq	r0, {fp, ip, sp, lr}
   19110:	0000032a 	andeq	r0, r0, sl, lsr #6
   19114:	0000089c 	muleq	r0, ip, r8
   19118:	0000940a 	andeq	r9, r0, sl, lsl #8
   1911c:	09001d00 	stmdbeq	r0, {r8, sl, fp, ip}
   19120:	00000094 	muleq	r0, r4, r0
   19124:	000008ac 	andeq	r0, r0, ip, lsr #17
   19128:	0000940a 	andeq	r9, r0, sl, lsl #8
   1912c:	1c001d00 	stcne	13, cr1, [r0], {-0}
   19130:	028305f0 	addeq	r0, r3, #240, 10	; 0x3c000000
   19134:	0008d103 	andeq	sp, r8, r3, lsl #2
   19138:	05e91d00 	strbeq	r1, [r9, #3328]!	; 0xd00
   1913c:	9a050000 	bls	159144 <__ram_ret_data_start+0x1558b4>
   19140:	07200b02 	streq	r0, [r0, -r2, lsl #22]!
   19144:	311d0000 	tstcc	sp, r0
   19148:	05000001 	streq	r0, [r0, #-1]
   1914c:	650b02a3 	strvs	r0, [fp, #-675]	; 0xfffffd5d
   19150:	00000008 	andeq	r0, r0, r8
   19154:	0005eb09 	andeq	lr, r5, r9, lsl #22
   19158:	0008e100 	andeq	lr, r8, r0, lsl #2
   1915c:	00940a00 	addseq	r0, r4, r0, lsl #20
   19160:	00180000 	andseq	r0, r8, r0
   19164:	0000950e 	andeq	r9, r0, lr, lsl #10
   19168:	e1040d00 	tst	r4, r0, lsl #26
   1916c:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
   19170:	000008f7 	strdeq	r0, [r0], -r7
   19174:	00049115 	andeq	r9, r4, r5, lsl r1
   19178:	040d0000 	streq	r0, [sp], #-0
   1917c:	000008ec 	andeq	r0, r0, ip, ror #17
   19180:	01b4040d 			; <UNDEFINED> instruction: 0x01b4040d
   19184:	0e1e0000 	cdpeq	0, 1, cr0, cr14, cr0, {0}
   19188:	15000009 	strne	r0, [r0, #-9]
   1918c:	0000008d 	andeq	r0, r0, sp, lsl #1
   19190:	14040d00 	strne	r0, [r4], #-3328	; 0xfffff300
   19194:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
   19198:	00090304 	andeq	r0, r9, r4, lsl #6
   1919c:	06850900 	streq	r0, [r5], r0, lsl #18
   191a0:	092a0000 	stmdbeq	sl!, {}	; <UNPREDICTABLE>
   191a4:	940a0000 	strls	r0, [sl], #-0
   191a8:	02000000 	andeq	r0, r0, #0
   191ac:	05fc1f00 	ldrbeq	r1, [ip, #3840]!	; 0xf00
   191b0:	33050000 	movwcc	r0, #20480	; 0x5000
   191b4:	04911703 	ldreq	r1, [r1], #1795	; 0x703
   191b8:	f51f0000 			; <UNDEFINED> instruction: 0xf51f0000
   191bc:	05000005 	streq	r0, [r0, #-5]
   191c0:	971d0334 			; <UNDEFINED> instruction: 0x971d0334
   191c4:	03000004 	movweq	r0, #4
   191c8:	00000295 	muleq	r0, r5, r2
   191cc:	2c131807 	ldccs	8, cr1, [r3], {7}
   191d0:	03000000 	movweq	r0, #0
   191d4:	00000e1d 	andeq	r0, r0, sp, lsl lr
   191d8:	46142407 	ldrmi	r2, [r4], -r7, lsl #8
   191dc:	20000000 	andcs	r0, r0, r0
   191e0:	00000950 	andeq	r0, r0, r0, asr r9
   191e4:	00163503 	andseq	r3, r6, r3, lsl #10
   191e8:	132c0700 			; <UNDEFINED> instruction: 0x132c0700
   191ec:	00000059 	andeq	r0, r0, r9, asr r0
   191f0:	00096120 	andeq	r6, r9, r0, lsr #2
   191f4:	0aab0300 	beq	fead9dfc <__data_end_ram_ret__+0xde9e9dfc>
   191f8:	30070000 	andcc	r0, r7, r0
   191fc:	00006c14 	andeq	r6, r0, r4, lsl ip
   19200:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
   19204:	0000030c 	andeq	r0, r0, ip, lsl #6
   19208:	5c040802 	stcpl	8, cr0, [r4], {2}
   1920c:	2100000e 	tstcs	r0, lr
   19210:	0000bc13 	andeq	fp, r0, r3, lsl ip
   19214:	00380107 	eorseq	r0, r8, r7, lsl #2
   19218:	6b080000 	blvs	219220 <__ram_ret_data_start+0x215990>
   1921c:	0009ab0e 	andeq	sl, r9, lr, lsl #22
   19220:	cac62200 	bgt	ff1a1a28 <__data_end_ram_ret__+0xdf0b1a28>
   19224:	22000000 	andcs	r0, r0, #0
   19228:	0000ca53 	andeq	ip, r0, r3, asr sl
   1922c:	f2030001 	vhadd.s8	d0, d3, d1
   19230:	080000c1 	stmdaeq	r0, {r0, r6, r7}
   19234:	098c036f 	stmibeq	ip, {r0, r1, r2, r3, r5, r6, r8, r9}
   19238:	6c210000 	stcvs	0, cr0, [r1], #-0
   1923c:	070000a6 	streq	r0, [r0, -r6, lsr #1]
   19240:	00003801 	andeq	r3, r0, r1, lsl #16
   19244:	0e750800 	cdpeq	8, 7, cr0, cr5, cr0, {0}
   19248:	000009d6 	ldrdeq	r0, [r0], -r6
   1924c:	005cb722 	subseq	fp, ip, r2, lsr #14
   19250:	53230000 			; <UNDEFINED> instruction: 0x53230000
   19254:	01007465 	tsteq	r0, r5, ror #8
   19258:	c7300300 	ldrgt	r0, [r0, -r0, lsl #6]!
   1925c:	79080000 	stmdbvc	r8, {}	; <UNPREDICTABLE>
   19260:	0009b703 	andeq	fp, r9, r3, lsl #14
   19264:	506a2100 	rsbpl	r2, sl, r0, lsl #2
   19268:	01070000 	mrseq	r0, (UNDEF: 7)
   1926c:	00000038 	andeq	r0, r0, r8, lsr r0
   19270:	3c0e7f08 	stccc	15, cr7, [lr], {8}
   19274:	2300000a 	movwcs	r0, #10
   19278:	00006b4f 	andeq	r6, r0, pc, asr #22
   1927c:	00a72722 	adceq	r2, r7, r2, lsr #14
   19280:	30220100 	eorcc	r0, r2, r0, lsl #2
   19284:	020000ac 	andeq	r0, r0, #172	; 0xac
   19288:	003b8922 	eorseq	r8, fp, r2, lsr #18
   1928c:	5b220300 	blpl	899e94 <__ram_ret_data_start+0x896604>
   19290:	04000036 	streq	r0, [r0], #-54	; 0xffffffca
   19294:	009d3022 	addseq	r3, sp, r2, lsr #32
   19298:	fb220500 	blx	89a6a2 <__ram_ret_data_start+0x896e12>
   1929c:	0600007d 			; <UNDEFINED> instruction: 0x0600007d
   192a0:	00656f22 	rsbeq	r6, r5, r2, lsr #30
   192a4:	a6220700 	strtge	r0, [r2], -r0, lsl #14
   192a8:	080000a2 	stmdaeq	r0, {r1, r5, r7}
   192ac:	0083fb22 	addeq	pc, r3, r2, lsr #22
   192b0:	2b220900 	blcs	89b6b8 <__ram_ret_data_start+0x897e28>
   192b4:	0a000042 	beq	193c4 <__ram_ret_data_start+0x15b34>
   192b8:	009d3522 	addseq	r3, sp, r2, lsr #10
   192bc:	03000b00 	movweq	r0, #2816	; 0xb00
   192c0:	000023c5 	andeq	r2, r0, r5, asr #7
   192c4:	e2038d08 	and	r8, r3, #8, 26	; 0x200
   192c8:	1f000009 	svcne	0x00000009
   192cc:	00000bc0 	andeq	r0, r0, r0, asr #23
   192d0:	19080409 	stmdbne	r8, {r0, r3, sl}
   192d4:	0000096d 	andeq	r0, r0, sp, ror #18
   192d8:	ea0a021b 	b	299b4c <__ram_ret_data_start+0x2962bc>
   192dc:	0b70090c 	bleq	1c1b714 <__ram_ret_data_start+0x1c17e84>
   192e0:	23240000 			; <UNDEFINED> instruction: 0x23240000
   192e4:	0a0000b7 	beq	195c8 <__ram_ret_data_start+0x15d38>
   192e8:	5c130cec 	ldcpl	12, cr0, [r3], {236}	; 0xec
   192ec:	02000009 	andeq	r0, r0, #9
   192f0:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   192f4:	0000b729 	andeq	fp, r0, r9, lsr #14
   192f8:	130ced0a 	movwne	lr, #52490	; 0xcd0a
   192fc:	0000095c 	andeq	r0, r0, ip, asr r9
   19300:	000e0102 	andeq	r0, lr, r2, lsl #2
   19304:	00b72f24 	adcseq	r2, r7, r4, lsr #30
   19308:	0cee0a00 	vstmiaeq	lr!, {s1-s0}
   1930c:	00095c13 	andeq	r5, r9, r3, lsl ip
   19310:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   19314:	b7352400 	ldrlt	r2, [r5, -r0, lsl #8]!
   19318:	ef0a0000 	svc	0x000a0000
   1931c:	095c130c 	ldmdbeq	ip, {r2, r3, r8, r9, ip}^
   19320:	01020000 	mrseq	r0, (UNDEF: 2)
   19324:	8724000c 	strhi	r0, [r4, -ip]!
   19328:	0a0000c2 	beq	19638 <__ram_ret_data_start+0x15da8>
   1932c:	5c130cf0 	ldcpl	12, cr0, [r3], {240}	; 0xf0
   19330:	02000009 	andeq	r0, r0, #9
   19334:	24000b01 	strcs	r0, [r0], #-2817	; 0xfffff4ff
   19338:	0000b74a 	andeq	fp, r0, sl, asr #14
   1933c:	130cf10a 	movwne	pc, #49418	; 0xc10a	; <UNPREDICTABLE>
   19340:	0000095c 	andeq	r0, r0, ip, asr r9
   19344:	000a0102 	andeq	r0, sl, r2, lsl #2
   19348:	00bbdd24 	adcseq	sp, fp, r4, lsr #26
   1934c:	0cf20a00 	vldmiaeq	r2!, {s1-s0}
   19350:	00095c13 	andeq	r5, r9, r3, lsl ip
   19354:	09010200 	stmdbeq	r1, {r9}
   19358:	b7592400 	ldrblt	r2, [r9, -r0, lsl #8]
   1935c:	f30a0000 	vhadd.u8	d0, d10, d0
   19360:	095c130c 	ldmdbeq	ip, {r2, r3, r8, r9, ip}^
   19364:	01020000 	mrseq	r0, (UNDEF: 2)
   19368:	5f240008 	svcpl	0x00240008
   1936c:	0a0000b7 	beq	19650 <__ram_ret_data_start+0x15dc0>
   19370:	5c130cf4 	ldcpl	12, cr0, [r3], {244}	; 0xf4
   19374:	02000009 	andeq	r0, r0, #9
   19378:	24000701 	strcs	r0, [r0], #-1793	; 0xfffff8ff
   1937c:	0000b765 	andeq	fp, r0, r5, ror #14
   19380:	130cf50a 	movwne	pc, #50442	; 0xc50a	; <UNPREDICTABLE>
   19384:	0000095c 	andeq	r0, r0, ip, asr r9
   19388:	00060102 	andeq	r0, r6, r2, lsl #2
   1938c:	00b64b24 	adcseq	r4, r6, r4, lsr #22
   19390:	0cf60a00 	vldmiaeq	r6!, {s1-s0}
   19394:	00095c13 	andeq	r5, r9, r3, lsl ip
   19398:	05010200 	streq	r0, [r1, #-512]	; 0xfffffe00
   1939c:	b8042400 	stmdalt	r4, {sl, sp}
   193a0:	f70a0000 			; <UNDEFINED> instruction: 0xf70a0000
   193a4:	095c130c 	ldmdbeq	ip, {r2, r3, r8, r9, ip}^
   193a8:	01020000 	mrseq	r0, (UNDEF: 2)
   193ac:	0a240004 	beq	9193c4 <__ram_ret_data_start+0x915b34>
   193b0:	0a0000b8 	beq	19698 <__ram_ret_data_start+0x15e08>
   193b4:	5c130cf8 	ldcpl	12, cr0, [r3], {248}	; 0xf8
   193b8:	02000009 	andeq	r0, r0, #9
   193bc:	24000301 	strcs	r0, [r0], #-769	; 0xfffffcff
   193c0:	0000b810 	andeq	fp, r0, r0, lsl r8
   193c4:	130cf90a 	movwne	pc, #51466	; 0xc90a	; <UNPREDICTABLE>
   193c8:	0000095c 	andeq	r0, r0, ip, asr r9
   193cc:	00020102 	andeq	r0, r2, r2, lsl #2
   193d0:	00b81624 	adcseq	r1, r8, r4, lsr #12
   193d4:	0cfa0a00 	vldmiaeq	sl!, {s1-s0}
   193d8:	00095c13 	andeq	r5, r9, r3, lsl ip
   193dc:	01010200 	mrseq	r0, R9_usr
   193e0:	b81c2400 	ldmdalt	ip, {sl, sp}
   193e4:	fb0a0000 	blx	2993ee <__ram_ret_data_start+0x295b5e>
   193e8:	095c130c 	ldmdbeq	ip, {r2, r3, r8, r9, ip}^
   193ec:	01020000 	mrseq	r0, (UNDEF: 2)
   193f0:	06000000 	streq	r0, [r0], -r0
   193f4:	0000b67e 	andeq	fp, r0, lr, ror r6
   193f8:	030cfc0a 	movweq	pc, #52234	; 0xcc0a	; <UNPREDICTABLE>
   193fc:	00000a55 	andeq	r0, r0, r5, asr sl
   19400:	fe0a021b 	mcr2	2, 0, r0, cr10, cr11, {0}
   19404:	0c98090c 			; <UNDEFINED> instruction: 0x0c98090c
   19408:	56240000 	strtpl	r0, [r4], -r0
   1940c:	0a0000b4 	beq	196e4 <__ram_ret_data_start+0x15e54>
   19410:	5c130d00 	ldcpl	13, cr0, [r3], {-0}
   19414:	02000009 	andeq	r0, r0, #9
   19418:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   1941c:	0000b45d 	andeq	fp, r0, sp, asr r4
   19420:	130d010a 	movwne	r0, #53514	; 0xd10a
   19424:	0000095c 	andeq	r0, r0, ip, asr r9
   19428:	000e0102 	andeq	r0, lr, r2, lsl #2
   1942c:	00b46424 	adcseq	r6, r4, r4, lsr #8
   19430:	0d020a00 	vstreq	s0, [r2, #-0]
   19434:	00095c13 	andeq	r5, r9, r3, lsl ip
   19438:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   1943c:	b46b2400 	strbtlt	r2, [fp], #-1024	; 0xfffffc00
   19440:	030a0000 	movweq	r0, #40960	; 0xa000
   19444:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19448:	01020000 	mrseq	r0, (UNDEF: 2)
   1944c:	7224000c 	eorvc	r0, r4, #12
   19450:	0a0000b4 	beq	19728 <__ram_ret_data_start+0x15e98>
   19454:	5c130d04 	ldcpl	13, cr0, [r3], {4}
   19458:	02000009 	andeq	r0, r0, #9
   1945c:	24000b01 	strcs	r0, [r0], #-2817	; 0xfffff4ff
   19460:	0000b479 	andeq	fp, r0, r9, ror r4
   19464:	130d050a 	movwne	r0, #54538	; 0xd50a
   19468:	0000095c 	andeq	r0, r0, ip, asr r9
   1946c:	000a0102 	andeq	r0, sl, r2, lsl #2
   19470:	00b48024 	adcseq	r8, r4, r4, lsr #32
   19474:	0d060a00 	vstreq	s0, [r6, #-0]
   19478:	00095c13 	andeq	r5, r9, r3, lsl ip
   1947c:	09010200 	stmdbeq	r1, {r9}
   19480:	b4872400 	strlt	r2, [r7], #1024	; 0x400
   19484:	070a0000 	streq	r0, [sl, -r0]
   19488:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   1948c:	01020000 	mrseq	r0, (UNDEF: 2)
   19490:	8e240008 	cdphi	0, 2, cr0, cr4, cr8, {0}
   19494:	0a0000b4 	beq	1976c <__ram_ret_data_start+0x15edc>
   19498:	5c130d08 	ldcpl	13, cr0, [r3], {8}
   1949c:	02000009 	andeq	r0, r0, #9
   194a0:	24000701 	strcs	r0, [r0], #-1793	; 0xfffff8ff
   194a4:	0000b495 	muleq	r0, r5, r4
   194a8:	130d090a 	movwne	r0, #55562	; 0xd90a
   194ac:	0000095c 	andeq	r0, r0, ip, asr r9
   194b0:	00060102 	andeq	r0, r6, r2, lsl #2
   194b4:	00b50724 	adcseq	r0, r5, r4, lsr #14
   194b8:	0d0a0a00 	vstreq	s0, [sl, #-0]
   194bc:	00095c13 	andeq	r5, r9, r3, lsl ip
   194c0:	05010200 	streq	r0, [r1, #-512]	; 0xfffffe00
   194c4:	b50e2400 	strlt	r2, [lr, #-1024]	; 0xfffffc00
   194c8:	0b0a0000 	bleq	2994d0 <__ram_ret_data_start+0x295c40>
   194cc:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   194d0:	01020000 	mrseq	r0, (UNDEF: 2)
   194d4:	15240004 	strne	r0, [r4, #-4]!
   194d8:	0a0000b5 	beq	197b4 <__ram_ret_data_start+0x15f24>
   194dc:	5c130d0c 	ldcpl	13, cr0, [r3], {12}
   194e0:	02000009 	andeq	r0, r0, #9
   194e4:	24000301 	strcs	r0, [r0], #-769	; 0xfffffcff
   194e8:	0000b51c 	andeq	fp, r0, ip, lsl r5
   194ec:	130d0d0a 	movwne	r0, #56586	; 0xdd0a
   194f0:	0000095c 	andeq	r0, r0, ip, asr r9
   194f4:	00020102 	andeq	r0, r2, r2, lsl #2
   194f8:	00b52324 	adcseq	r2, r5, r4, lsr #6
   194fc:	0d0e0a00 	vstreq	s0, [lr, #-0]
   19500:	00095c13 	andeq	r5, r9, r3, lsl ip
   19504:	01010200 	mrseq	r0, R9_usr
   19508:	b52a2400 	strlt	r2, [sl, #-1024]!	; 0xfffffc00
   1950c:	0f0a0000 	svceq	0x000a0000
   19510:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19514:	01020000 	mrseq	r0, (UNDEF: 2)
   19518:	06000000 	streq	r0, [r0], -r0
   1951c:	0000c433 	andeq	ip, r0, r3, lsr r4
   19520:	030d100a 	movweq	r1, #53258	; 0xd00a
   19524:	00000b7d 	andeq	r0, r0, sp, ror fp
   19528:	120a021b 	andne	r0, sl, #-1342177279	; 0xb0000001
   1952c:	0dc0090d 	vstreq.16	s1, [r0, #26]	; <UNPREDICTABLE>
   19530:	82240000 	eorhi	r0, r4, #0
   19534:	0a0000c4 	beq	1984c <__ram_ret_data_start+0x15fbc>
   19538:	5c130d14 	ldcpl	13, cr0, [r3], {20}
   1953c:	02000009 	andeq	r0, r0, #9
   19540:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   19544:	0000b5bd 			; <UNDEFINED> instruction: 0x0000b5bd
   19548:	130d150a 	movwne	r1, #54538	; 0xd50a
   1954c:	0000095c 	andeq	r0, r0, ip, asr r9
   19550:	000e0102 	andeq	r0, lr, r2, lsl #2
   19554:	00c48a24 	sbceq	r8, r4, r4, lsr #20
   19558:	0d160a00 	vldreq	s0, [r6, #-0]
   1955c:	00095c13 	andeq	r5, r9, r3, lsl ip
   19560:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   19564:	c4922400 	ldrgt	r2, [r2], #1024	; 0x400
   19568:	170a0000 	strne	r0, [sl, -r0]
   1956c:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19570:	01020000 	mrseq	r0, (UNDEF: 2)
   19574:	9a24000c 	bls	9195ac <__ram_ret_data_start+0x915d1c>
   19578:	0a0000c4 	beq	19890 <__ram_ret_data_start+0x16000>
   1957c:	5c130d18 	ldcpl	13, cr0, [r3], {24}
   19580:	02000009 	andeq	r0, r0, #9
   19584:	24000b01 	strcs	r0, [r0], #-2817	; 0xfffff4ff
   19588:	0000c4a2 	andeq	ip, r0, r2, lsr #9
   1958c:	130d190a 	movwne	r1, #55562	; 0xd90a
   19590:	0000095c 	andeq	r0, r0, ip, asr r9
   19594:	000a0102 	andeq	r0, sl, r2, lsl #2
   19598:	00c4aa24 	sbceq	sl, r4, r4, lsr #20
   1959c:	0d1a0a00 	vldreq	s0, [sl, #-0]
   195a0:	00095c13 	andeq	r5, r9, r3, lsl ip
   195a4:	09010200 	stmdbeq	r1, {r9}
   195a8:	c4b22400 	ldrtgt	r2, [r2], #1024	; 0x400
   195ac:	1b0a0000 	blne	2995b4 <__ram_ret_data_start+0x295d24>
   195b0:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   195b4:	01020000 	mrseq	r0, (UNDEF: 2)
   195b8:	ba240008 	blt	9195e0 <__ram_ret_data_start+0x915d50>
   195bc:	0a0000c4 	beq	198d4 <__ram_ret_data_start+0x16044>
   195c0:	5c130d1c 	ldcpl	13, cr0, [r3], {28}
   195c4:	02000009 	andeq	r0, r0, #9
   195c8:	24000701 	strcs	r0, [r0], #-1793	; 0xfffff8ff
   195cc:	0000c4c2 	andeq	ip, r0, r2, asr #9
   195d0:	130d1d0a 	movwne	r1, #56586	; 0xdd0a
   195d4:	0000095c 	andeq	r0, r0, ip, asr r9
   195d8:	00060102 	andeq	r0, r6, r2, lsl #2
   195dc:	00c59d24 	sbceq	r9, r5, r4, lsr #26
   195e0:	0d1e0a00 	vldreq	s0, [lr, #-0]
   195e4:	00095c13 	andeq	r5, r9, r3, lsl ip
   195e8:	05010200 	streq	r0, [r1, #-512]	; 0xfffffe00
   195ec:	c5a52400 	strgt	r2, [r5, #1024]!	; 0x400
   195f0:	1f0a0000 	svcne	0x000a0000
   195f4:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   195f8:	01020000 	mrseq	r0, (UNDEF: 2)
   195fc:	ad240004 	stcge	0, cr0, [r4, #-16]!
   19600:	0a0000c5 	beq	1991c <__ram_ret_data_start+0x1608c>
   19604:	5c130d20 	ldcpl	13, cr0, [r3], {32}
   19608:	02000009 	andeq	r0, r0, #9
   1960c:	24000301 	strcs	r0, [r0], #-769	; 0xfffffcff
   19610:	0000c5b5 			; <UNDEFINED> instruction: 0x0000c5b5
   19614:	130d210a 	movwne	r2, #53514	; 0xd10a
   19618:	0000095c 	andeq	r0, r0, ip, asr r9
   1961c:	00020102 	andeq	r0, r2, r2, lsl #2
   19620:	00c5bd24 	sbceq	fp, r5, r4, lsr #26
   19624:	0d220a00 	vstmdbeq	r2!, {s0-s-1}
   19628:	00095c13 	andeq	r5, r9, r3, lsl ip
   1962c:	01010200 	mrseq	r0, R9_usr
   19630:	c5c52400 	strbgt	r2, [r5, #1024]	; 0x400
   19634:	230a0000 	movwcs	r0, #40960	; 0xa000
   19638:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   1963c:	01020000 	mrseq	r0, (UNDEF: 2)
   19640:	06000000 	streq	r0, [r0], -r0
   19644:	0000bf1b 	andeq	fp, r0, fp, lsl pc
   19648:	030d240a 	movweq	r2, #54282	; 0xd40a
   1964c:	00000ca5 	andeq	r0, r0, r5, lsr #25
   19650:	260a021b 			; <UNDEFINED> instruction: 0x260a021b
   19654:	0ee8090d 	vfmaeq.f16	s1, s16, s26	; <UNPREDICTABLE>
   19658:	3b240000 	blcc	919660 <__ram_ret_data_start+0x915dd0>
   1965c:	0a0000b8 	beq	19944 <__ram_ret_data_start+0x160b4>
   19660:	5c130d28 	ldcpl	13, cr0, [r3], {40}	; 0x28
   19664:	02000009 	andeq	r0, r0, #9
   19668:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   1966c:	0000c135 	andeq	ip, r0, r5, lsr r1
   19670:	130d290a 	movwne	r2, #55562	; 0xd90a
   19674:	0000095c 	andeq	r0, r0, ip, asr r9
   19678:	000e0102 	andeq	r0, lr, r2, lsl #2
   1967c:	00b85224 	adcseq	r5, r8, r4, lsr #4
   19680:	0d2a0a00 	vstmdbeq	sl!, {s0-s-1}
   19684:	00095c13 	andeq	r5, r9, r3, lsl ip
   19688:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   1968c:	b8582400 	ldmdalt	r8, {sl, sp}^
   19690:	2b0a0000 	blcs	299698 <__ram_ret_data_start+0x295e08>
   19694:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19698:	01020000 	mrseq	r0, (UNDEF: 2)
   1969c:	5e24000c 	cdppl	0, 2, cr0, cr4, cr12, {0}
   196a0:	0a0000b8 	beq	19988 <__ram_ret_data_start+0x160f8>
   196a4:	5c130d2c 	ldcpl	13, cr0, [r3], {44}	; 0x2c
   196a8:	02000009 	andeq	r0, r0, #9
   196ac:	24000b01 	strcs	r0, [r0], #-2817	; 0xfffff4ff
   196b0:	0000b864 	andeq	fp, r0, r4, ror #16
   196b4:	130d2d0a 	movwne	r2, #56586	; 0xdd0a
   196b8:	0000095c 	andeq	r0, r0, ip, asr r9
   196bc:	000a0102 	andeq	r0, sl, r2, lsl #2
   196c0:	00b86a24 	adcseq	r6, r8, r4, lsr #20
   196c4:	0d2e0a00 	vstmdbeq	lr!, {s0-s-1}
   196c8:	00095c13 	andeq	r5, r9, r3, lsl ip
   196cc:	09010200 	stmdbeq	r1, {r9}
   196d0:	b8702400 	ldmdalt	r0!, {sl, sp}^
   196d4:	2f0a0000 	svccs	0x000a0000
   196d8:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   196dc:	01020000 	mrseq	r0, (UNDEF: 2)
   196e0:	76240008 	strtvc	r0, [r4], -r8
   196e4:	0a0000b8 	beq	199cc <__ram_ret_data_start+0x1613c>
   196e8:	5c130d30 	ldcpl	13, cr0, [r3], {48}	; 0x30
   196ec:	02000009 	andeq	r0, r0, #9
   196f0:	24000701 	strcs	r0, [r0], #-1793	; 0xfffff8ff
   196f4:	0000b87c 	andeq	fp, r0, ip, ror r8
   196f8:	130d310a 	movwne	r3, #53514	; 0xd10a
   196fc:	0000095c 	andeq	r0, r0, ip, asr r9
   19700:	00060102 	andeq	r0, r6, r2, lsl #2
   19704:	00b92924 	adcseq	r2, r9, r4, lsr #18
   19708:	0d320a00 	vldmdbeq	r2!, {s0-s-1}
   1970c:	00095c13 	andeq	r5, r9, r3, lsl ip
   19710:	05010200 	streq	r0, [r1, #-512]	; 0xfffffe00
   19714:	b92f2400 	stmdblt	pc!, {sl, sp}	; <UNPREDICTABLE>
   19718:	330a0000 	movwcc	r0, #40960	; 0xa000
   1971c:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19720:	01020000 	mrseq	r0, (UNDEF: 2)
   19724:	35240004 	strcc	r0, [r4, #-4]!
   19728:	0a0000b9 	beq	19a14 <__ram_ret_data_start+0x16184>
   1972c:	5c130d34 	ldcpl	13, cr0, [r3], {52}	; 0x34
   19730:	02000009 	andeq	r0, r0, #9
   19734:	24000301 	strcs	r0, [r0], #-769	; 0xfffffcff
   19738:	0000b93b 	andeq	fp, r0, fp, lsr r9
   1973c:	130d350a 	movwne	r3, #54538	; 0xd50a
   19740:	0000095c 	andeq	r0, r0, ip, asr r9
   19744:	00020102 	andeq	r0, r2, r2, lsl #2
   19748:	00b94124 	adcseq	r4, r9, r4, lsr #2
   1974c:	0d360a00 	vldmdbeq	r6!, {s0-s-1}
   19750:	00095c13 	andeq	r5, r9, r3, lsl ip
   19754:	01010200 	mrseq	r0, R9_usr
   19758:	b9472400 	stmdblt	r7, {sl, sp}^
   1975c:	370a0000 	strcc	r0, [sl, -r0]
   19760:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19764:	01020000 	mrseq	r0, (UNDEF: 2)
   19768:	06000000 	streq	r0, [r0], -r0
   1976c:	0000c342 	andeq	ip, r0, r2, asr #6
   19770:	030d380a 	movweq	r3, #55306	; 0xd80a
   19774:	00000dcd 	andeq	r0, r0, sp, asr #27
   19778:	3a0a021b 	bcc	299fec <__ram_ret_data_start+0x29675c>
   1977c:	1010090d 	andsne	r0, r0, sp, lsl #18
   19780:	a0240000 	eorge	r0, r4, r0
   19784:	0a0000b3 	beq	19a58 <__ram_ret_data_start+0x161c8>
   19788:	5c130d3c 	ldcpl	13, cr0, [r3], {60}	; 0x3c
   1978c:	02000009 	andeq	r0, r0, #9
   19790:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   19794:	0000b3a6 	andeq	fp, r0, r6, lsr #7
   19798:	130d3d0a 	movwne	r3, #56586	; 0xdd0a
   1979c:	0000095c 	andeq	r0, r0, ip, asr r9
   197a0:	000e0102 	andeq	r0, lr, r2, lsl #2
   197a4:	00b6d424 	adcseq	sp, r6, r4, lsr #8
   197a8:	0d3e0a00 	vldmdbeq	lr!, {s0-s-1}
   197ac:	00095c13 	andeq	r5, r9, r3, lsl ip
   197b0:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   197b4:	b3b42400 			; <UNDEFINED> instruction: 0xb3b42400
   197b8:	3f0a0000 	svccc	0x000a0000
   197bc:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   197c0:	01020000 	mrseq	r0, (UNDEF: 2)
   197c4:	ba24000c 	blt	9197fc <__ram_ret_data_start+0x915f6c>
   197c8:	0a0000b3 	beq	19a9c <__ram_ret_data_start+0x1620c>
   197cc:	5c130d40 	ldcpl	13, cr0, [r3], {64}	; 0x40
   197d0:	02000009 	andeq	r0, r0, #9
   197d4:	24000b01 	strcs	r0, [r0], #-2817	; 0xfffff4ff
   197d8:	0000b6da 	ldrdeq	fp, [r0], -sl
   197dc:	130d410a 	movwne	r4, #53514	; 0xd10a
   197e0:	0000095c 	andeq	r0, r0, ip, asr r9
   197e4:	000a0102 	andeq	r0, sl, r2, lsl #2
   197e8:	00b3c024 	adcseq	ip, r3, r4, lsr #32
   197ec:	0d420a00 	vstreq	s1, [r2, #-0]
   197f0:	00095c13 	andeq	r5, r9, r3, lsl ip
   197f4:	09010200 	stmdbeq	r1, {r9}
   197f8:	b6e62400 	strbtlt	r2, [r6], r0, lsl #8
   197fc:	430a0000 	movwmi	r0, #40960	; 0xa000
   19800:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19804:	01020000 	mrseq	r0, (UNDEF: 2)
   19808:	f6240008 			; <UNDEFINED> instruction: 0xf6240008
   1980c:	0a0000b6 	beq	19aec <__ram_ret_data_start+0x1625c>
   19810:	5c130d44 	ldcpl	13, cr0, [r3], {68}	; 0x44
   19814:	02000009 	andeq	r0, r0, #9
   19818:	24000701 	strcs	r0, [r0], #-1793	; 0xfffff8ff
   1981c:	0000bb27 	andeq	fp, r0, r7, lsr #22
   19820:	130d450a 	movwne	r4, #54538	; 0xd50a
   19824:	0000095c 	andeq	r0, r0, ip, asr r9
   19828:	00060102 	andeq	r0, r6, r2, lsl #2
   1982c:	00bd2424 	adcseq	r2, sp, r4, lsr #8
   19830:	0d460a00 	vstreq	s1, [r6, #-0]
   19834:	00095c13 	andeq	r5, r9, r3, lsl ip
   19838:	05010200 	streq	r0, [r1, #-512]	; 0xfffffe00
   1983c:	bd2a2400 	cfstrslt	mvf2, [sl, #-0]
   19840:	470a0000 	strmi	r0, [sl, -r0]
   19844:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19848:	01020000 	mrseq	r0, (UNDEF: 2)
   1984c:	bc240004 	stclt	0, cr0, [r4], #-16
   19850:	0a0000b8 	beq	19b38 <__ram_ret_data_start+0x162a8>
   19854:	5c130d48 	ldcpl	13, cr0, [r3], {72}	; 0x48
   19858:	02000009 	andeq	r0, r0, #9
   1985c:	24000301 	strcs	r0, [r0], #-769	; 0xfffffcff
   19860:	0000c762 	andeq	ip, r0, r2, ror #14
   19864:	130d490a 	movwne	r4, #55562	; 0xd90a
   19868:	0000095c 	andeq	r0, r0, ip, asr r9
   1986c:	00020102 	andeq	r0, r2, r2, lsl #2
   19870:	00b8d024 	adcseq	sp, r8, r4, lsr #32
   19874:	0d4a0a00 	vstreq	s1, [sl, #-0]
   19878:	00095c13 	andeq	r5, r9, r3, lsl ip
   1987c:	01010200 	mrseq	r0, R9_usr
   19880:	b8d62400 	ldmlt	r6, {sl, sp}^
   19884:	4b0a0000 	blmi	29988c <__ram_ret_data_start+0x295ffc>
   19888:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   1988c:	01020000 	mrseq	r0, (UNDEF: 2)
   19890:	06000000 	streq	r0, [r0], -r0
   19894:	0000b01b 	andeq	fp, r0, fp, lsl r0
   19898:	030d4c0a 	movweq	r4, #56330	; 0xdc0a
   1989c:	00000ef5 	strdeq	r0, [r0], -r5
   198a0:	4e0a021b 	mcrmi	2, 0, r0, cr10, cr11, {0}
   198a4:	1138090d 	teqne	r8, sp, lsl #18
   198a8:	82240000 	eorhi	r0, r4, #0
   198ac:	0a0000bd 	beq	19ba8 <__ram_ret_data_start+0x16318>
   198b0:	5c130d50 	ldcpl	13, cr0, [r3], {80}	; 0x50
   198b4:	02000009 	andeq	r0, r0, #9
   198b8:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   198bc:	0000bd88 	andeq	fp, r0, r8, lsl #27
   198c0:	130d510a 	movwne	r5, #53514	; 0xd10a
   198c4:	0000095c 	andeq	r0, r0, ip, asr r9
   198c8:	000e0102 	andeq	r0, lr, r2, lsl #2
   198cc:	00bd8e24 	adcseq	r8, sp, r4, lsr #28
   198d0:	0d520a00 	vldreq	s1, [r2, #-0]
   198d4:	00095c13 	andeq	r5, r9, r3, lsl ip
   198d8:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   198dc:	bd942400 	cfldrslt	mvf2, [r4]
   198e0:	530a0000 	movwpl	r0, #40960	; 0xa000
   198e4:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   198e8:	01020000 	mrseq	r0, (UNDEF: 2)
   198ec:	9a24000c 	bls	919924 <__ram_ret_data_start+0x916094>
   198f0:	0a0000bd 	beq	19bec <__ram_ret_data_start+0x1635c>
   198f4:	5c130d54 	ldcpl	13, cr0, [r3], {84}	; 0x54
   198f8:	02000009 	andeq	r0, r0, #9
   198fc:	24000b01 	strcs	r0, [r0], #-2817	; 0xfffff4ff
   19900:	0000bda0 	andeq	fp, r0, r0, lsr #27
   19904:	130d550a 	movwne	r5, #54538	; 0xd50a
   19908:	0000095c 	andeq	r0, r0, ip, asr r9
   1990c:	000a0102 	andeq	r0, sl, r2, lsl #2
   19910:	00bda624 	adcseq	sl, sp, r4, lsr #12
   19914:	0d560a00 	vldreq	s1, [r6, #-0]
   19918:	00095c13 	andeq	r5, r9, r3, lsl ip
   1991c:	09010200 	stmdbeq	r1, {r9}
   19920:	b2d12400 	sbcslt	r2, r1, #0, 8
   19924:	570a0000 	strpl	r0, [sl, -r0]
   19928:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   1992c:	01020000 	mrseq	r0, (UNDEF: 2)
   19930:	b4240008 	strtlt	r0, [r4], #-8
   19934:	0a0000bd 	beq	19c30 <__ram_ret_data_start+0x163a0>
   19938:	5c130d58 	ldcpl	13, cr0, [r3], {88}	; 0x58
   1993c:	02000009 	andeq	r0, r0, #9
   19940:	24000701 	strcs	r0, [r0], #-1793	; 0xfffff8ff
   19944:	0000bdba 			; <UNDEFINED> instruction: 0x0000bdba
   19948:	130d590a 	movwne	r5, #55562	; 0xd90a
   1994c:	0000095c 	andeq	r0, r0, ip, asr r9
   19950:	00060102 	andeq	r0, r6, r2, lsl #2
   19954:	00b43724 	adcseq	r3, r4, r4, lsr #14
   19958:	0d5a0a00 	vldreq	s1, [sl, #-0]
   1995c:	00095c13 	andeq	r5, r9, r3, lsl ip
   19960:	05010200 	streq	r0, [r1, #-512]	; 0xfffffe00
   19964:	be3b2400 	cfabsslt	mvf2, mvf11
   19968:	5b0a0000 	blpl	299970 <__ram_ret_data_start+0x2960e0>
   1996c:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19970:	01020000 	mrseq	r0, (UNDEF: 2)
   19974:	41240004 			; <UNDEFINED> instruction: 0x41240004
   19978:	0a0000be 	beq	19c78 <__ram_ret_data_start+0x163e8>
   1997c:	5c130d5c 	ldcpl	13, cr0, [r3], {92}	; 0x5c
   19980:	02000009 	andeq	r0, r0, #9
   19984:	24000301 	strcs	r0, [r0], #-769	; 0xfffffcff
   19988:	0000be47 	andeq	fp, r0, r7, asr #28
   1998c:	130d5d0a 	movwne	r5, #56586	; 0xdd0a
   19990:	0000095c 	andeq	r0, r0, ip, asr r9
   19994:	00020102 	andeq	r0, r2, r2, lsl #2
   19998:	00c30c24 	sbceq	r0, r3, r4, lsr #24
   1999c:	0d5e0a00 	vldreq	s1, [lr, #-0]
   199a0:	00095c13 	andeq	r5, r9, r3, lsl ip
   199a4:	01010200 	mrseq	r0, R9_usr
   199a8:	be572400 	cdplt	4, 5, cr2, cr7, cr0, {0}
   199ac:	5f0a0000 	svcpl	0x000a0000
   199b0:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   199b4:	01020000 	mrseq	r0, (UNDEF: 2)
   199b8:	06000000 	streq	r0, [r0], -r0
   199bc:	0000be5d 	andeq	fp, r0, sp, asr lr
   199c0:	030d600a 	movweq	r6, #53258	; 0xd00a
   199c4:	0000101d 	andeq	r1, r0, sp, lsl r0
   199c8:	620a021b 	andvs	r0, sl, #-1342177279	; 0xb0000001
   199cc:	1194090d 	orrsne	r0, r4, sp, lsl #18
   199d0:	23240000 			; <UNDEFINED> instruction: 0x23240000
   199d4:	0a0000b7 	beq	19cb8 <__ram_ret_data_start+0x16428>
   199d8:	5c130d64 	ldcpl	13, cr0, [r3], {100}	; 0x64
   199dc:	02000009 	andeq	r0, r0, #9
   199e0:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   199e4:	0000b729 	andeq	fp, r0, r9, lsr #14
   199e8:	130d650a 	movwne	r6, #54538	; 0xd50a
   199ec:	0000095c 	andeq	r0, r0, ip, asr r9
   199f0:	000e0102 	andeq	r0, lr, r2, lsl #2
   199f4:	00b72f24 	adcseq	r2, r7, r4, lsr #30
   199f8:	0d660a00 	vstmdbeq	r6!, {s1-s0}
   199fc:	00095c13 	andeq	r5, r9, r3, lsl ip
   19a00:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   19a04:	05522400 	ldrbeq	r2, [r2, #-1024]	; 0xfffffc00
   19a08:	670a0000 	strvs	r0, [sl, -r0]
   19a0c:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19a10:	0d020000 	stceq	0, cr0, [r2, #-0]
   19a14:	06000000 	streq	r0, [r0], -r0
   19a18:	0000c31a 	andeq	ip, r0, sl, lsl r3
   19a1c:	030d680a 	movweq	r6, #55306	; 0xd80a
   19a20:	00001145 	andeq	r1, r0, r5, asr #2
   19a24:	6a0a021b 	bvs	29a298 <__ram_ret_data_start+0x296a08>
   19a28:	11f0090d 	mvnsne	r0, sp, lsl #18
   19a2c:	56240000 	strtpl	r0, [r4], -r0
   19a30:	0a0000b4 	beq	19d08 <__ram_ret_data_start+0x16478>
   19a34:	5c130d6c 	ldcpl	13, cr0, [r3], {108}	; 0x6c
   19a38:	02000009 	andeq	r0, r0, #9
   19a3c:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   19a40:	0000b45d 	andeq	fp, r0, sp, asr r4
   19a44:	130d6d0a 	movwne	r6, #56586	; 0xdd0a
   19a48:	0000095c 	andeq	r0, r0, ip, asr r9
   19a4c:	000e0102 	andeq	r0, lr, r2, lsl #2
   19a50:	00b46424 	adcseq	r6, r4, r4, lsr #8
   19a54:	0d6e0a00 	vstmdbeq	lr!, {s1-s0}
   19a58:	00095c13 	andeq	r5, r9, r3, lsl ip
   19a5c:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   19a60:	05522400 	ldrbeq	r2, [r2, #-1024]	; 0xfffffc00
   19a64:	6f0a0000 	svcvs	0x000a0000
   19a68:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19a6c:	0d020000 	stceq	0, cr0, [r2, #-0]
   19a70:	06000000 	streq	r0, [r0], -r0
   19a74:	0000bee5 	andeq	fp, r0, r5, ror #29
   19a78:	030d700a 	movweq	r7, #53258	; 0xd00a
   19a7c:	000011a1 	andeq	r1, r0, r1, lsr #3
   19a80:	720a021b 	andvc	r0, sl, #-1342177279	; 0xb0000001
   19a84:	124c090d 	subne	r0, ip, #212992	; 0x34000
   19a88:	82240000 	eorhi	r0, r4, #0
   19a8c:	0a0000c4 	beq	19da4 <__ram_ret_data_start+0x16514>
   19a90:	5c130d74 	ldcpl	13, cr0, [r3], {116}	; 0x74
   19a94:	02000009 	andeq	r0, r0, #9
   19a98:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   19a9c:	0000b5bd 			; <UNDEFINED> instruction: 0x0000b5bd
   19aa0:	130d750a 	movwne	r7, #54538	; 0xd50a
   19aa4:	0000095c 	andeq	r0, r0, ip, asr r9
   19aa8:	000e0102 	andeq	r0, lr, r2, lsl #2
   19aac:	00c48a24 	sbceq	r8, r4, r4, lsr #20
   19ab0:	0d760a00 	vldmdbeq	r6!, {s1-s0}
   19ab4:	00095c13 	andeq	r5, r9, r3, lsl ip
   19ab8:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   19abc:	05522400 	ldrbeq	r2, [r2, #-1024]	; 0xfffffc00
   19ac0:	770a0000 	strvc	r0, [sl, -r0]
   19ac4:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19ac8:	0d020000 	stceq	0, cr0, [r2, #-0]
   19acc:	06000000 	streq	r0, [r0], -r0
   19ad0:	0000b0d8 	ldrdeq	fp, [r0], -r8
   19ad4:	030d780a 	movweq	r7, #55306	; 0xd80a
   19ad8:	000011fd 	strdeq	r1, [r0], -sp
   19adc:	7a0a021b 	bvc	29a350 <__ram_ret_data_start+0x296ac0>
   19ae0:	12a8090d 	adcne	r0, r8, #212992	; 0x34000
   19ae4:	3b240000 	blcc	919aec <__ram_ret_data_start+0x91625c>
   19ae8:	0a0000b8 	beq	19dd0 <__ram_ret_data_start+0x16540>
   19aec:	5c130d7c 	ldcpl	13, cr0, [r3], {124}	; 0x7c
   19af0:	02000009 	andeq	r0, r0, #9
   19af4:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   19af8:	0000c135 	andeq	ip, r0, r5, lsr r1
   19afc:	130d7d0a 	movwne	r7, #56586	; 0xdd0a
   19b00:	0000095c 	andeq	r0, r0, ip, asr r9
   19b04:	000e0102 	andeq	r0, lr, r2, lsl #2
   19b08:	00b85224 	adcseq	r5, r8, r4, lsr #4
   19b0c:	0d7e0a00 	vldmdbeq	lr!, {s1-s0}
   19b10:	00095c13 	andeq	r5, r9, r3, lsl ip
   19b14:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   19b18:	05522400 	ldrbeq	r2, [r2, #-1024]	; 0xfffffc00
   19b1c:	7f0a0000 	svcvc	0x000a0000
   19b20:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19b24:	0d020000 	stceq	0, cr0, [r2, #-0]
   19b28:	06000000 	streq	r0, [r0], -r0
   19b2c:	0000b11c 	andeq	fp, r0, ip, lsl r1
   19b30:	030d800a 	movweq	r8, #53258	; 0xd00a
   19b34:	00001259 	andeq	r1, r0, r9, asr r2
   19b38:	820a021b 	andhi	r0, sl, #-1342177279	; 0xb0000001
   19b3c:	1304090d 	movwne	r0, #18701	; 0x490d
   19b40:	a0240000 	eorge	r0, r4, r0
   19b44:	0a0000b3 	beq	19e18 <__ram_ret_data_start+0x16588>
   19b48:	5c130d84 	ldcpl	13, cr0, [r3], {132}	; 0x84
   19b4c:	02000009 	andeq	r0, r0, #9
   19b50:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   19b54:	0000b3a6 	andeq	fp, r0, r6, lsr #7
   19b58:	130d850a 	movwne	r8, #54538	; 0xd50a
   19b5c:	0000095c 	andeq	r0, r0, ip, asr r9
   19b60:	000e0102 	andeq	r0, lr, r2, lsl #2
   19b64:	00b6d424 	adcseq	sp, r6, r4, lsr #8
   19b68:	0d860a00 	vstreq	s0, [r6]
   19b6c:	00095c13 	andeq	r5, r9, r3, lsl ip
   19b70:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   19b74:	05522400 	ldrbeq	r2, [r2, #-1024]	; 0xfffffc00
   19b78:	870a0000 	strhi	r0, [sl, -r0]
   19b7c:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19b80:	0d020000 	stceq	0, cr0, [r2, #-0]
   19b84:	06000000 	streq	r0, [r0], -r0
   19b88:	0000b1a7 	andeq	fp, r0, r7, lsr #3
   19b8c:	030d880a 	movweq	r8, #55306	; 0xd80a
   19b90:	000012b5 			; <UNDEFINED> instruction: 0x000012b5
   19b94:	8a0a021b 	bhi	29a408 <__ram_ret_data_start+0x296b78>
   19b98:	1360090d 	cmnne	r0, #212992	; 0x34000
   19b9c:	82240000 	eorhi	r0, r4, #0
   19ba0:	0a0000bd 	beq	19e9c <__ram_ret_data_start+0x1660c>
   19ba4:	5c130d8c 	ldcpl	13, cr0, [r3], {140}	; 0x8c
   19ba8:	02000009 	andeq	r0, r0, #9
   19bac:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   19bb0:	0000bd88 	andeq	fp, r0, r8, lsl #27
   19bb4:	130d8d0a 	movwne	r8, #56586	; 0xdd0a
   19bb8:	0000095c 	andeq	r0, r0, ip, asr r9
   19bbc:	000e0102 	andeq	r0, lr, r2, lsl #2
   19bc0:	00bd8e24 	adcseq	r8, sp, r4, lsr #28
   19bc4:	0d8e0a00 	vstreq	s0, [lr]
   19bc8:	00095c13 	andeq	r5, r9, r3, lsl ip
   19bcc:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   19bd0:	05522400 	ldrbeq	r2, [r2, #-1024]	; 0xfffffc00
   19bd4:	8f0a0000 	svchi	0x000a0000
   19bd8:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19bdc:	0d020000 	stceq	0, cr0, [r2, #-0]
   19be0:	06000000 	streq	r0, [r0], -r0
   19be4:	0000b4b8 			; <UNDEFINED> instruction: 0x0000b4b8
   19be8:	030d900a 	movweq	r9, #53258	; 0xd00a
   19bec:	00001311 	andeq	r1, r0, r1, lsl r3
   19bf0:	920a021b 	andls	r0, sl, #-1342177279	; 0xb0000001
   19bf4:	139a090d 	orrsne	r0, sl, #212992	; 0x34000
   19bf8:	04240000 	strteq	r0, [r4], #-0
   19bfc:	0a0000b2 	beq	19ecc <__ram_ret_data_start+0x1663c>
   19c00:	5c130d94 	ldcpl	13, cr0, [r3], {148}	; 0x94
   19c04:	02000009 	andeq	r0, r0, #9
   19c08:	24000b05 	strcs	r0, [r0], #-2821	; 0xfffff4fb
   19c0c:	00000566 	andeq	r0, r0, r6, ror #10
   19c10:	0e0d950a 	cfsh32eq	mvfx9, mvfx13, #10
   19c14:	00000950 	andeq	r0, r0, r0, asr r9
   19c18:	00000b02 	andeq	r0, r0, r2, lsl #22
   19c1c:	c2420600 	subgt	r0, r2, #0, 12
   19c20:	960a0000 	strls	r0, [sl], -r0
   19c24:	136d030d 	cmnne	sp, #872415232	; 0x34000000
   19c28:	021b0000 	andseq	r0, fp, #0
   19c2c:	090d980a 	stmdbeq	sp, {r1, r3, fp, ip, pc}
   19c30:	000013e5 	andeq	r1, r0, r5, ror #7
   19c34:	00b4e024 	adcseq	lr, r4, r4, lsr #32
   19c38:	0d9a0a00 	vldreq	s0, [sl]
   19c3c:	00095c13 	andeq	r5, r9, r3, lsl ip
   19c40:	0c040200 	sfmeq	f0, 4, [r4], {-0}
   19c44:	055c2400 	ldrbeq	r2, [ip, #-1024]	; 0xfffffc00
   19c48:	9b0a0000 	blls	299c50 <__ram_ret_data_start+0x2963c0>
   19c4c:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19c50:	0a020000 	beq	99c58 <__ram_ret_data_start+0x963c8>
   19c54:	17240002 	strne	r0, [r4, -r2]!
   19c58:	0a0000b1 	beq	19f24 <__ram_ret_data_start+0x16694>
   19c5c:	5c130d9c 	ldcpl	13, cr0, [r3], {156}	; 0x9c
   19c60:	02000009 	andeq	r0, r0, #9
   19c64:	00000002 	andeq	r0, r0, r2
   19c68:	00b5f306 	adcseq	pc, r5, r6, lsl #6
   19c6c:	0d9d0a00 	vldreq	s0, [sp]
   19c70:	0013a703 	andseq	sl, r3, r3, lsl #14
   19c74:	0a021b00 	beq	a087c <__ram_ret_data_start+0x9cfec>
   19c78:	1f090d9f 	svcne	0x00090d9f
   19c7c:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
   19c80:	0000c6ce 	andeq	ip, r0, lr, asr #13
   19c84:	130da10a 	movwne	sl, #53514	; 0xd10a
   19c88:	0000095c 	andeq	r0, r0, ip, asr r9
   19c8c:	000a0602 	andeq	r0, sl, r2, lsl #12
   19c90:	00057024 	andeq	r7, r5, r4, lsr #32
   19c94:	0da20a00 			; <UNDEFINED> instruction: 0x0da20a00
   19c98:	0009500e 	andeq	r5, r9, lr
   19c9c:	000a0200 	andeq	r0, sl, r0, lsl #4
   19ca0:	e6060000 	str	r0, [r6], -r0
   19ca4:	0a0000b4 	beq	19f7c <__ram_ret_data_start+0x166ec>
   19ca8:	f2030da3 	vadd.f32	d0, d19, d19
   19cac:	1b000013 	blne	19d00 <__ram_ret_data_start+0x16470>
   19cb0:	0da50a02 			; <UNDEFINED> instruction: 0x0da50a02
   19cb4:	00146809 	andseq	r6, r4, r9, lsl #16
   19cb8:	45572500 	ldrbmi	r2, [r7, #-1280]	; 0xfffffb00
   19cbc:	0da70a00 			; <UNDEFINED> instruction: 0x0da70a00
   19cc0:	00095c13 	andeq	r5, r9, r3, lsl ip
   19cc4:	0f010200 	svceq	0x00010200
   19cc8:	053a2400 	ldreq	r2, [sl, #-1024]!	; 0xfffffc00
   19ccc:	a80a0000 	stmdage	sl, {}	; <UNPREDICTABLE>
   19cd0:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19cd4:	07020000 	streq	r0, [r2, -r0]
   19cd8:	57250008 	strpl	r0, [r5, -r8]!
   19cdc:	a90a0050 	stmdbge	sl, {r4, r6}
   19ce0:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19ce4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
   19ce8:	06000000 	streq	r0, [r0], -r0
   19cec:	0000b314 	andeq	fp, r0, r4, lsl r3
   19cf0:	030daa0a 	movweq	sl, #55818	; 0xda0a
   19cf4:	0000142c 	andeq	r1, r0, ip, lsr #8
   19cf8:	ac0a021b 	sfmge	f0, 4, [sl], {27}
   19cfc:	156e090d 	strbne	r0, [lr, #-2317]!	; 0xfffff6f3
   19d00:	1c240000 	stcne	0, cr0, [r4], #-0
   19d04:	0a0000b4 	beq	19fdc <__ram_ret_data_start+0x1674c>
   19d08:	5c130dae 	ldcpl	13, cr0, [r3], {174}	; 0xae
   19d0c:	02000009 	andeq	r0, r0, #9
   19d10:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   19d14:	0000c72a 	andeq	ip, r0, sl, lsr #14
   19d18:	130daf0a 	movwne	sl, #57098	; 0xdf0a
   19d1c:	0000095c 	andeq	r0, r0, ip, asr r9
   19d20:	000e0102 	andeq	r0, lr, r2, lsl #2
   19d24:	444f4e25 	strbmi	r4, [pc], #-3621	; 19d2c <__ram_ret_data_start+0x1649c>
   19d28:	0db00a00 			; <UNDEFINED> instruction: 0x0db00a00
   19d2c:	00095c13 	andeq	r5, r9, r3, lsl ip
   19d30:	0d010200 	sfmeq	f0, 4, [r1, #-0]
   19d34:	05522400 	ldrbeq	r2, [r2, #-1024]	; 0xfffffc00
   19d38:	b10a0000 	mrslt	r0, (UNDEF: 10)
   19d3c:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19d40:	01020000 	mrseq	r0, (UNDEF: 2)
   19d44:	4425000c 	strtmi	r0, [r5], #-12
   19d48:	0a005652 	beq	2f698 <__ram_ret_data_start+0x2be08>
   19d4c:	5c130db2 	ldcpl	13, cr0, [r3], {178}	; 0xb2
   19d50:	02000009 	andeq	r0, r0, #9
   19d54:	25000a02 	strcs	r0, [r0, #-2562]	; 0xfffff5fe
   19d58:	00555550 	subseq	r5, r5, r0, asr r5
   19d5c:	130db30a 	movwne	fp, #54026	; 0xd30a
   19d60:	0000095c 	andeq	r0, r0, ip, asr r9
   19d64:	00090102 	andeq	r0, r9, r2, lsl #2
   19d68:	00057a24 	andeq	r7, r5, r4, lsr #20
   19d6c:	0db40a00 			; <UNDEFINED> instruction: 0x0db40a00
   19d70:	0009500e 	andeq	r5, r9, lr
   19d74:	08010200 	stmdaeq	r1, {r9}
   19d78:	49502500 	ldmdbmi	r0, {r8, sl, sp}^
   19d7c:	b50a004e 	strlt	r0, [sl, #-78]	; 0xffffffb2
   19d80:	095c130d 	ldmdbeq	ip, {r0, r2, r3, r8, r9, ip}^
   19d84:	01020000 	mrseq	r0, (UNDEF: 2)
   19d88:	b0240007 	eorlt	r0, r4, r7
   19d8c:	0a0000b5 	beq	1a068 <__ram_ret_data_start+0x167d8>
   19d90:	5c130db6 	ldcpl	13, cr0, [r3], {182}	; 0xb6
   19d94:	02000009 	andeq	r0, r0, #9
   19d98:	24000601 	strcs	r0, [r0], #-1537	; 0xfffff9ff
   19d9c:	00000fb7 			; <UNDEFINED> instruction: 0x00000fb7
   19da0:	0e0db70a 	cdpeq	7, 0, cr11, cr13, cr10, {0}
   19da4:	00000950 	andeq	r0, r0, r0, asr r9
   19da8:	00040202 	andeq	r0, r4, r2, lsl #4
   19dac:	00b95a24 	adcseq	r5, r9, r4, lsr #20
   19db0:	0db80a00 			; <UNDEFINED> instruction: 0x0db80a00
   19db4:	00095c13 	andeq	r5, r9, r3, lsl ip
   19db8:	03010200 	movweq	r0, #4608	; 0x1200
   19dbc:	0fd82400 	svceq	0x00d82400
   19dc0:	b90a0000 	stmdblt	sl, {}	; <UNPREDICTABLE>
   19dc4:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19dc8:	01020000 	mrseq	r0, (UNDEF: 2)
   19dcc:	4c250002 	stcmi	0, cr0, [r5], #-8
   19dd0:	0a004554 	beq	2b328 <__ram_ret_data_start+0x27a98>
   19dd4:	5c130dba 	ldcpl	13, cr0, [r3], {186}	; 0xba
   19dd8:	02000009 	andeq	r0, r0, #9
   19ddc:	24000101 	strcs	r0, [r0], #-257	; 0xfffffeff
   19de0:	0000bbf1 	strdeq	fp, [r0], -r1
   19de4:	130dbb0a 	movwne	fp, #56074	; 0xdb0a
   19de8:	0000095c 	andeq	r0, r0, ip, asr r9
   19dec:	00000102 	andeq	r0, r0, r2, lsl #2
   19df0:	b89a0600 	ldmlt	sl, {r9, sl}
   19df4:	bc0a0000 	stclt	0, cr0, [sl], {-0}
   19df8:	1475030d 	ldrbtne	r0, [r5], #-781	; 0xfffffcf3
   19dfc:	021b0000 	andseq	r0, fp, #0
   19e00:	090dbe0a 	stmdbeq	sp, {r1, r3, r9, sl, fp, ip, sp, pc}
   19e04:	000015ca 	andeq	r1, r0, sl, asr #11
   19e08:	00b4e124 	adcseq	lr, r4, r4, lsr #2
   19e0c:	0dc00a00 	vstreq	s1, [r0]
   19e10:	00095c13 	andeq	r5, r9, r3, lsl ip
   19e14:	0a060200 	beq	19a61c <__ram_ret_data_start+0x196d8c>
   19e18:	05702400 	ldrbeq	r2, [r0, #-1024]!	; 0xfffffc00
   19e1c:	c10a0000 	mrsgt	r0, (UNDEF: 10)
   19e20:	09500e0d 	ldmdbeq	r0, {r0, r2, r3, r9, sl, fp}^
   19e24:	02020000 	andeq	r0, r2, #0
   19e28:	42250008 	eormi	r0, r5, #8
   19e2c:	0a004546 	beq	2b34c <__ram_ret_data_start+0x27abc>
   19e30:	5c130dc2 	ldcpl	13, cr0, [r3], {194}	; 0xc2
   19e34:	02000009 	andeq	r0, r0, #9
   19e38:	24000701 	strcs	r0, [r0], #-1793	; 0xfffff8ff
   19e3c:	0000058e 	andeq	r0, r0, lr, lsl #11
   19e40:	0e0dc30a 	cdpeq	3, 0, cr12, cr13, cr10, {0}
   19e44:	00000950 	andeq	r0, r0, r0, asr r9
   19e48:	00000702 	andeq	r0, r0, r2, lsl #14
   19e4c:	afed0600 	svcge	0x00ed0600
   19e50:	c40a0000 	strgt	r0, [sl], #-0
   19e54:	157b030d 	ldrbne	r0, [fp, #-781]!	; 0xfffffcf3
   19e58:	44090000 	strmi	r0, [r9], #-0
   19e5c:	e7000009 	str	r0, [r0, -r9]
   19e60:	0a000015 	beq	19ebc <__ram_ret_data_start+0x1662c>
   19e64:	00000094 	muleq	r0, r4, r0
   19e68:	021c0001 	andseq	r0, ip, #1
   19e6c:	05222b0a 	streq	r2, [r2, #-2826]!	; 0xfffff4f6
   19e70:	0000160c 	andeq	r1, r0, ip, lsl #12
   19e74:	00ba501d 	adcseq	r5, sl, sp, lsl r0
   19e78:	222d0a00 	eorcs	r0, sp, #0, 20
   19e7c:	00095c17 	andeq	r5, r9, r7, lsl ip
   19e80:	b53b1d00 	ldrlt	r1, [fp, #-3328]!	; 0xfffff300
   19e84:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
   19e88:	0b701f22 	bleq	1c21b18 <__ram_ret_data_start+0x1c1e288>
   19e8c:	1c000000 	stcne	0, cr0, [r0], {-0}
   19e90:	22310a02 	eorscs	r0, r1, #8192	; 0x2000
   19e94:	00163105 	andseq	r3, r6, r5, lsl #2
   19e98:	bb091d00 	bllt	2612a0 <__ram_ret_data_start+0x25da10>
   19e9c:	330a0000 	movwcc	r0, #40960	; 0xa000
   19ea0:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   19ea4:	cf1d0000 	svcgt	0x001d0000
   19ea8:	0a0000b4 	beq	1a180 <__ram_ret_data_start+0x168f0>
   19eac:	981f2234 	ldmdals	pc, {r2, r4, r5, r9, sp}	; <UNPREDICTABLE>
   19eb0:	0000000c 	andeq	r0, r0, ip
   19eb4:	360a021c 			; <UNDEFINED> instruction: 0x360a021c
   19eb8:	16560522 	ldrbne	r0, [r6], -r2, lsr #10
   19ebc:	f11d0000 			; <UNDEFINED> instruction: 0xf11d0000
   19ec0:	0a0000bf 	beq	1a1c4 <__ram_ret_data_start+0x16934>
   19ec4:	5c172238 	lfmpl	f2, 4, [r7], {56}	; 0x38
   19ec8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   19ecc:	0000b19f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
   19ed0:	1f22390a 	svcne	0x0022390a
   19ed4:	00000dc0 	andeq	r0, r0, r0, asr #27
   19ed8:	0a021c00 	beq	a0ee0 <__ram_ret_data_start+0x9d650>
   19edc:	7b05223b 	blvc	1627d0 <__ram_ret_data_start+0x15ef40>
   19ee0:	1d000016 	stcne	0, cr0, [r0, #-88]	; 0xffffffa8
   19ee4:	0000bbae 	andeq	fp, r0, lr, lsr #23
   19ee8:	17223d0a 	strne	r3, [r2, -sl, lsl #26]!
   19eec:	0000095c 	andeq	r0, r0, ip, asr r9
   19ef0:	00c0751d 	sbceq	r7, r0, sp, lsl r5
   19ef4:	223e0a00 	eorscs	r0, lr, #0, 20
   19ef8:	000ee81f 	andeq	lr, lr, pc, lsl r8
   19efc:	021c0000 	andseq	r0, ip, #0
   19f00:	0522400a 	streq	r4, [r2, #-10]!
   19f04:	000016a0 	andeq	r1, r0, r0, lsr #13
   19f08:	00b6581d 	adcseq	r5, r6, sp, lsl r8
   19f0c:	22420a00 	subcs	r0, r2, #0, 20
   19f10:	00095c17 	andeq	r5, r9, r7, lsl ip
   19f14:	b1631d00 	cmnlt	r3, r0, lsl #26
   19f18:	430a0000 	movwmi	r0, #40960	; 0xa000
   19f1c:	10101f22 	andsne	r1, r0, r2, lsr #30
   19f20:	1c000000 	stcne	0, cr0, [r0], {-0}
   19f24:	22450a02 	subcs	r0, r5, #8192	; 0x2000
   19f28:	0016c505 	andseq	ip, r6, r5, lsl #10
   19f2c:	c07d1d00 	rsbsgt	r1, sp, r0, lsl #26
   19f30:	470a0000 	strmi	r0, [sl, -r0]
   19f34:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   19f38:	dc1d0000 	ldcle	0, cr0, [sp], {-0}
   19f3c:	0a0000c1 	beq	1a248 <__ram_ret_data_start+0x169b8>
   19f40:	381f2248 	ldmdacc	pc, {r3, r6, r9, sp}	; <UNPREDICTABLE>
   19f44:	00000011 	andeq	r0, r0, r1, lsl r0
   19f48:	4b0a021c 	blmi	29a7c0 <__ram_ret_data_start+0x296f30>
   19f4c:	16ea0522 	strbtne	r0, [sl], r2, lsr #10
   19f50:	561d0000 	ldrpl	r0, [sp], -r0
   19f54:	0a0000ba 	beq	1a244 <__ram_ret_data_start+0x169b4>
   19f58:	5c17224d 	lfmpl	f2, 4, [r7], {77}	; 0x4d
   19f5c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   19f60:	0000b211 	andeq	fp, r0, r1, lsl r2
   19f64:	1f224e0a 	svcne	0x00224e0a
   19f68:	00000b70 	andeq	r0, r0, r0, ror fp
   19f6c:	0a021c00 	beq	a0f74 <__ram_ret_data_start+0x9d6e4>
   19f70:	0f052251 	svceq	0x00052251
   19f74:	1d000017 	stcne	0, cr0, [r0, #-92]	; 0xffffffa4
   19f78:	0000bb0f 	andeq	fp, r0, pc, lsl #22
   19f7c:	1722530a 	strne	r5, [r2, -sl, lsl #6]!
   19f80:	0000095c 	andeq	r0, r0, ip, asr r9
   19f84:	00b9d91d 	adcseq	sp, r9, sp, lsl r9
   19f88:	22540a00 	subscs	r0, r4, #0, 20
   19f8c:	000c981f 	andeq	r9, ip, pc, lsl r8
   19f90:	021c0000 	andseq	r0, ip, #0
   19f94:	0522560a 	streq	r5, [r2, #-1546]!	; 0xfffff9f6
   19f98:	00001734 	andeq	r1, r0, r4, lsr r7
   19f9c:	00bff71d 	adcseq	pc, pc, sp, lsl r7	; <UNPREDICTABLE>
   19fa0:	22580a00 	subscs	r0, r8, #0, 20
   19fa4:	00095c17 	andeq	r5, r9, r7, lsl ip
   19fa8:	b5b51d00 	ldrlt	r1, [r5, #3328]!	; 0xd00
   19fac:	590a0000 	stmdbpl	sl, {}	; <UNPREDICTABLE>
   19fb0:	0dc01f22 	stcleq	15, cr1, [r0, #136]	; 0x88
   19fb4:	1c000000 	stcne	0, cr0, [r0], {-0}
   19fb8:	225b0a02 	subscs	r0, fp, #8192	; 0x2000
   19fbc:	00175905 	andseq	r5, r7, r5, lsl #18
   19fc0:	bbb41d00 	bllt	fed213c8 <__data_end_ram_ret__+0xdec313c8>
   19fc4:	5d0a0000 	stcpl	0, cr0, [sl, #-0]
   19fc8:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   19fcc:	601d0000 	andsvs	r0, sp, r0
   19fd0:	0a0000b2 	beq	1a2a0 <__ram_ret_data_start+0x16a10>
   19fd4:	e81f225e 	ldmda	pc, {r1, r2, r3, r4, r6, r9, sp}	; <UNPREDICTABLE>
   19fd8:	0000000e 	andeq	r0, r0, lr
   19fdc:	600a021c 	andvs	r0, sl, ip, lsl r2
   19fe0:	177e0522 	ldrbne	r0, [lr, -r2, lsr #10]!
   19fe4:	661d0000 	ldrvs	r0, [sp], -r0
   19fe8:	0a0000bd 	beq	1a2e4 <__ram_ret_data_start+0x16a54>
   19fec:	5c172262 	lfmpl	f2, 4, [r7], {98}	; 0x62
   19ff0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   19ff4:	0000b58b 	andeq	fp, r0, fp, lsl #11
   19ff8:	1f22630a 	svcne	0x0022630a
   19ffc:	00001010 	andeq	r1, r0, r0, lsl r0
   1a000:	0a021c00 	beq	a1008 <__ram_ret_data_start+0x9d778>
   1a004:	a3052265 	movwge	r2, #21093	; 0x5265
   1a008:	1d000017 	stcne	0, cr0, [r0, #-92]	; 0xffffffa4
   1a00c:	0000c083 	andeq	ip, r0, r3, lsl #1
   1a010:	1722670a 	strne	r6, [r2, -sl, lsl #14]!
   1a014:	0000095c 	andeq	r0, r0, ip, asr r9
   1a018:	00c7991d 	sbceq	r9, r7, sp, lsl r9
   1a01c:	22680a00 	rsbcs	r0, r8, #0, 20
   1a020:	0011381f 	andseq	r3, r1, pc, lsl r8
   1a024:	021c0000 	andseq	r0, ip, #0
   1a028:	05226b0a 	streq	r6, [r2, #-2826]!	; 0xfffff4f6
   1a02c:	000017c8 	andeq	r1, r0, r8, asr #15
   1a030:	00ba5c1d 	adcseq	r5, sl, sp, lsl ip
   1a034:	226d0a00 	rsbcs	r0, sp, #0, 20
   1a038:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a03c:	b6331d00 	ldrtlt	r1, [r3], -r0, lsl #26
   1a040:	6e0a0000 	cdpvs	0, 0, cr0, cr10, cr0, {0}
   1a044:	0b701f22 	bleq	1c21cd4 <__ram_ret_data_start+0x1c1e444>
   1a048:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a04c:	22710a02 	rsbscs	r0, r1, #8192	; 0x2000
   1a050:	0017ed05 	andseq	lr, r7, r5, lsl #26
   1a054:	bb151d00 	bllt	56145c <__ram_ret_data_start+0x55dbcc>
   1a058:	730a0000 	movwvc	r0, #40960	; 0xa000
   1a05c:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   1a060:	bb1d0000 	bllt	75a068 <__ram_ret_data_start+0x7567d8>
   1a064:	0a0000be 	beq	1a364 <__ram_ret_data_start+0x16ad4>
   1a068:	981f2274 	ldmdals	pc, {r2, r4, r5, r6, r9, sp}	; <UNPREDICTABLE>
   1a06c:	0000000c 	andeq	r0, r0, ip
   1a070:	760a021c 			; <UNDEFINED> instruction: 0x760a021c
   1a074:	18120522 	ldmdane	r2, {r1, r5, r8, sl}
   1a078:	fd1d0000 	ldc2	0, cr0, [sp, #-0]
   1a07c:	0a0000bf 	beq	1a380 <__ram_ret_data_start+0x16af0>
   1a080:	5c172278 	lfmpl	f2, 4, [r7], {120}	; 0x78
   1a084:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a088:	0000baf2 	strdeq	fp, [r0], -r2
   1a08c:	1f22790a 	svcne	0x0022790a
   1a090:	00000dc0 	andeq	r0, r0, r0, asr #27
   1a094:	0a021c00 	beq	a109c <__ram_ret_data_start+0x9d80c>
   1a098:	3705227b 	smlsdxcc	r5, fp, r2, r2
   1a09c:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
   1a0a0:	0000af76 	andeq	sl, r0, r6, ror pc
   1a0a4:	17227d0a 	strne	r7, [r2, -sl, lsl #26]!
   1a0a8:	0000095c 	andeq	r0, r0, ip, asr r9
   1a0ac:	00b6941d 	adcseq	r9, r6, sp, lsl r4
   1a0b0:	227e0a00 	rsbscs	r0, lr, #0, 20
   1a0b4:	000ee81f 	andeq	lr, lr, pc, lsl r8
   1a0b8:	021c0000 	andseq	r0, ip, #0
   1a0bc:	0522800a 	streq	r8, [r2, #-10]!
   1a0c0:	0000185c 	andeq	r1, r0, ip, asr r8
   1a0c4:	00b6661d 	adcseq	r6, r6, sp, lsl r6
   1a0c8:	22820a00 	addcs	r0, r2, #0, 20
   1a0cc:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a0d0:	baba1d00 	blt	feea14d8 <__data_end_ram_ret__+0xdedb14d8>
   1a0d4:	830a0000 	movwhi	r0, #40960	; 0xa000
   1a0d8:	10101f22 	andsne	r1, r0, r2, lsr #30
   1a0dc:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a0e0:	22850a02 	addcs	r0, r5, #8192	; 0x2000
   1a0e4:	00188105 	andseq	r8, r8, r5, lsl #2
   1a0e8:	b8941d00 	ldmlt	r4, {r8, sl, fp, ip}
   1a0ec:	870a0000 	strhi	r0, [sl, -r0]
   1a0f0:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   1a0f4:	331d0000 	tstcc	sp, #0
   1a0f8:	0a0000b3 	beq	1a3cc <__ram_ret_data_start+0x16b3c>
   1a0fc:	381f2288 	ldmdacc	pc, {r3, r7, r9, sp}	; <UNPREDICTABLE>
   1a100:	00000011 	andeq	r0, r0, r1, lsl r0
   1a104:	8b0a021c 	blhi	29a97c <__ram_ret_data_start+0x2970ec>
   1a108:	18a60522 	stmiane	r6!, {r1, r5, r8, sl}
   1a10c:	621d0000 	andsvs	r0, sp, #0
   1a110:	0a0000ba 	beq	1a400 <__ram_ret_data_start+0x16b70>
   1a114:	5c17228d 	lfmpl	f2, 4, [r7], {141}	; 0x8d
   1a118:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a11c:	0000c635 	andeq	ip, r0, r5, lsr r6
   1a120:	1f228e0a 	svcne	0x00228e0a
   1a124:	00000b70 	andeq	r0, r0, r0, ror fp
   1a128:	0a021c00 	beq	a1130 <__ram_ret_data_start+0x9d8a0>
   1a12c:	cb052291 	blgt	162b78 <__ram_ret_data_start+0x15f2e8>
   1a130:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
   1a134:	0000bb1b 	andeq	fp, r0, fp, lsl fp
   1a138:	1722930a 	strne	r9, [r2, -sl, lsl #6]!
   1a13c:	0000095c 	andeq	r0, r0, ip, asr r9
   1a140:	00c4571d 	sbceq	r5, r4, sp, lsl r7
   1a144:	22940a00 	addscs	r0, r4, #0, 20
   1a148:	000c981f 	andeq	r9, ip, pc, lsl r8
   1a14c:	021c0000 	andseq	r0, ip, #0
   1a150:	0522960a 	streq	r9, [r2, #-1546]!	; 0xfffff9f6
   1a154:	000018f0 	strdeq	r1, [r0], -r0
   1a158:	00b69c1d 	adcseq	r9, r6, sp, lsl ip
   1a15c:	22980a00 	addscs	r0, r8, #0, 20
   1a160:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a164:	bfe91d00 	svclt	0x00e91d00
   1a168:	990a0000 	stmdbls	sl, {}	; <UNPREDICTABLE>
   1a16c:	0dc01f22 	stcleq	15, cr1, [r0, #136]	; 0x88
   1a170:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a174:	229b0a02 	addscs	r0, fp, #8192	; 0x2000
   1a178:	00191505 	andseq	r1, r9, r5, lsl #10
   1a17c:	bbba1d00 	bllt	feea1584 <__data_end_ram_ret__+0xdedb1584>
   1a180:	9d0a0000 	stcls	0, cr0, [sl, #-0]
   1a184:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   1a188:	cc1d0000 	ldcgt	0, cr0, [sp], {-0}
   1a18c:	0a0000bb 	beq	1a480 <__ram_ret_data_start+0x16bf0>
   1a190:	e81f229e 	ldmda	pc, {r1, r2, r3, r4, r7, r9, sp}	; <UNPREDICTABLE>
   1a194:	0000000e 	andeq	r0, r0, lr
   1a198:	a00a021c 	andge	r0, sl, ip, lsl r2
   1a19c:	193a0522 	ldmdbne	sl!, {r1, r5, r8, sl}
   1a1a0:	6c1d0000 	ldcvs	0, cr0, [sp], {-0}
   1a1a4:	0a0000b6 	beq	1a484 <__ram_ret_data_start+0x16bf4>
   1a1a8:	5c1722a2 	lfmpl	f2, 4, [r7], {162}	; 0xa2
   1a1ac:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a1b0:	0000bbf6 	strdeq	fp, [r0], -r6
   1a1b4:	1f22a30a 	svcne	0x0022a30a
   1a1b8:	00001010 	andeq	r1, r0, r0, lsl r0
   1a1bc:	0a021c00 	beq	a11c4 <__ram_ret_data_start+0x9d934>
   1a1c0:	5f0522a5 	svcpl	0x000522a5
   1a1c4:	1d000019 	stcne	0, cr0, [r0, #-100]	; 0xffffff9c
   1a1c8:	0000c089 	andeq	ip, r0, r9, lsl #1
   1a1cc:	1722a70a 	strne	sl, [r2, -sl, lsl #14]!
   1a1d0:	0000095c 	andeq	r0, r0, ip, asr r9
   1a1d4:	00b79f1d 	adcseq	r9, r7, sp, lsl pc
   1a1d8:	22a80a00 	adccs	r0, r8, #0, 20
   1a1dc:	0011381f 	andseq	r3, r1, pc, lsl r8
   1a1e0:	021c0000 	andseq	r0, ip, #0
   1a1e4:	0522ab0a 	streq	sl, [r2, #-2826]!	; 0xfffff4f6
   1a1e8:	00001984 	andeq	r1, r0, r4, lsl #19
   1a1ec:	00ba681d 	adcseq	r6, sl, sp, lsl r8
   1a1f0:	22ad0a00 	adccs	r0, sp, #0, 20
   1a1f4:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a1f8:	b63b1d00 	ldrtlt	r1, [fp], -r0, lsl #26
   1a1fc:	ae0a0000 	cdpge	0, 0, cr0, cr10, cr0, {0}
   1a200:	0b701f22 	bleq	1c21e90 <__ram_ret_data_start+0x1c1e600>
   1a204:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a208:	22b10a02 	adcscs	r0, r1, #8192	; 0x2000
   1a20c:	0019a905 	andseq	sl, r9, r5, lsl #18
   1a210:	bb211d00 	bllt	861618 <__ram_ret_data_start+0x85dd88>
   1a214:	b30a0000 	movwlt	r0, #40960	; 0xa000
   1a218:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   1a21c:	8c1d0000 	ldchi	0, cr0, [sp], {-0}
   1a220:	0a0000b9 	beq	1a50c <__ram_ret_data_start+0x16c7c>
   1a224:	981f22b4 	ldmdals	pc, {r2, r4, r5, r7, r9, sp}	; <UNPREDICTABLE>
   1a228:	0000000c 	andeq	r0, r0, ip
   1a22c:	b60a021c 			; <UNDEFINED> instruction: 0xb60a021c
   1a230:	19ce0522 	stmibne	lr, {r1, r5, r8, sl}^
   1a234:	031d0000 	tsteq	sp, #0
   1a238:	0a0000c0 	beq	1a540 <__ram_ret_data_start+0x16cb0>
   1a23c:	5c1722b8 	lfmpl	f2, 4, [r7], {184}	; 0xb8
   1a240:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a244:	0000c5dc 	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1a248:	1f22b90a 	svcne	0x0022b90a
   1a24c:	00000dc0 	andeq	r0, r0, r0, asr #27
   1a250:	0a021c00 	beq	a1258 <__ram_ret_data_start+0x9d9c8>
   1a254:	f30522bb 	vqsub.u8	d2, d21, d27
   1a258:	1d000019 	stcne	0, cr0, [r0, #-100]	; 0xffffff9c
   1a25c:	0000bbc0 	andeq	fp, r0, r0, asr #23
   1a260:	1722bd0a 	strne	fp, [r2, -sl, lsl #26]!
   1a264:	0000095c 	andeq	r0, r0, ip, asr r9
   1a268:	00c0b91d 	sbceq	fp, r0, sp, lsl r9
   1a26c:	22be0a00 	adcscs	r0, lr, #0, 20
   1a270:	000ee81f 	andeq	lr, lr, pc, lsl r8
   1a274:	021c0000 	andseq	r0, ip, #0
   1a278:	0522c00a 	streq	ip, [r2, #-10]!
   1a27c:	00001a18 	andeq	r1, r0, r8, lsl sl
   1a280:	00b6721d 	adcseq	r7, r6, sp, lsl r2
   1a284:	22c20a00 	sbccs	r0, r2, #0, 20
   1a288:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a28c:	c5801d00 	strgt	r1, [r0, #3328]	; 0xd00
   1a290:	c30a0000 	movwgt	r0, #40960	; 0xa000
   1a294:	10101f22 	andsne	r1, r0, r2, lsr #30
   1a298:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a29c:	22c50a02 	sbccs	r0, r5, #8192	; 0x2000
   1a2a0:	001a3d05 	andseq	r3, sl, r5, lsl #26
   1a2a4:	c08f1d00 	addgt	r1, pc, r0, lsl #26
   1a2a8:	c70a0000 	strgt	r0, [sl, -r0]
   1a2ac:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   1a2b0:	d41d0000 	ldrle	r0, [sp], #-0
   1a2b4:	0a0000bc 	beq	1a5ac <__ram_ret_data_start+0x16d1c>
   1a2b8:	381f22c8 	ldmdacc	pc, {r3, r6, r7, r9, sp}	; <UNPREDICTABLE>
   1a2bc:	00000011 	andeq	r0, r0, r1, lsl r0
   1a2c0:	cb0a021c 	blgt	29ab38 <__ram_ret_data_start+0x2972a8>
   1a2c4:	1a620522 	bne	189b754 <__ram_ret_data_start+0x1897ec4>
   1a2c8:	6e1d0000 	cdpvs	0, 1, cr0, cr13, cr0, {0}
   1a2cc:	0a0000ba 	beq	1a5bc <__ram_ret_data_start+0x16d2c>
   1a2d0:	5c1722cd 	lfmpl	f2, 4, [r7], {205}	; 0xcd
   1a2d4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a2d8:	0000b643 	andeq	fp, r0, r3, asr #12
   1a2dc:	2022ce0a 	eorcs	ip, r2, sl, lsl #28
   1a2e0:	00001194 	muleq	r0, r4, r1
   1a2e4:	0a021c00 	beq	a12ec <__ram_ret_data_start+0x9da5c>
   1a2e8:	870522d1 			; <UNDEFINED> instruction: 0x870522d1
   1a2ec:	1d00001a 	stcne	0, cr0, [r0, #-104]	; 0xffffff98
   1a2f0:	0000bb2d 	andeq	fp, r0, sp, lsr #22
   1a2f4:	1722d30a 	strne	sp, [r2, -sl, lsl #6]!
   1a2f8:	0000095c 	andeq	r0, r0, ip, asr r9
   1a2fc:	00bedd1d 	adcseq	sp, lr, sp, lsl sp
   1a300:	22d40a00 	sbcscs	r0, r4, #0, 20
   1a304:	0011f020 	andseq	pc, r1, r0, lsr #32
   1a308:	021c0000 	andseq	r0, ip, #0
   1a30c:	0522d60a 	streq	sp, [r2, #-1546]!	; 0xfffff9f6
   1a310:	00001aac 	andeq	r1, r0, ip, lsr #21
   1a314:	00b6b41d 	adcseq	fp, r6, sp, lsl r4
   1a318:	22d80a00 	sbcscs	r0, r8, #0, 20
   1a31c:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a320:	bb391d00 	bllt	e61728 <__ram_ret_data_start+0xe5de98>
   1a324:	d90a0000 	stmdble	sl, {}	; <UNPREDICTABLE>
   1a328:	124c2022 	subne	r2, ip, #34	; 0x22
   1a32c:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a330:	22db0a02 	sbcscs	r0, fp, #8192	; 0x2000
   1a334:	001ad105 	andseq	sp, sl, r5, lsl #2
   1a338:	bacb1d00 	blt	ff2e1740 <__data_end_ram_ret__+0xdf1f1740>
   1a33c:	dd0a0000 	stcle	0, cr0, [sl, #-0]
   1a340:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   1a344:	c31d0000 	tstgt	sp, #0
   1a348:	0a0000b6 	beq	1a628 <__ram_ret_data_start+0x16d98>
   1a34c:	a82022de 	stmdage	r0!, {r1, r2, r3, r4, r6, r7, r9, sp}
   1a350:	00000012 	andeq	r0, r0, r2, lsl r0
   1a354:	e00a021c 	and	r0, sl, ip, lsl r2
   1a358:	1af60522 	bne	ffd9b7e8 <__data_end_ram_ret__+0xdfcab7e8>
   1a35c:	781d0000 	ldmdavc	sp, {}	; <UNPREDICTABLE>
   1a360:	0a0000b6 	beq	1a640 <__ram_ret_data_start+0x16db0>
   1a364:	5c1722e2 	lfmpl	f2, 4, [r7], {226}	; 0xe2
   1a368:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a36c:	0000badc 	ldrdeq	fp, [r0], -ip
   1a370:	2022e30a 	eorcs	lr, r2, sl, lsl #6
   1a374:	00001304 	andeq	r1, r0, r4, lsl #6
   1a378:	0a021c00 	beq	a1380 <__ram_ret_data_start+0x9daf0>
   1a37c:	1b0522e5 	blne	162f18 <__ram_ret_data_start+0x15f688>
   1a380:	1d00001b 	stcne	0, cr0, [r0, #-108]	; 0xffffff94
   1a384:	0000b8ca 	andeq	fp, r0, sl, asr #17
   1a388:	1722e70a 	strne	lr, [r2, -sl, lsl #14]!
   1a38c:	0000095c 	andeq	r0, r0, ip, asr r9
   1a390:	00b3641d 	adcseq	r6, r3, sp, lsl r4
   1a394:	22e80a00 	rsccs	r0, r8, #0, 20
   1a398:	00136020 	andseq	r6, r3, r0, lsr #32
   1a39c:	021c0000 	andseq	r0, ip, #0
   1a3a0:	0522eb0a 	streq	lr, [r2, #-2826]!	; 0xfffff4f6
   1a3a4:	00001b40 	andeq	r1, r0, r0, asr #22
   1a3a8:	00b9f11d 	adcseq	pc, r9, sp, lsl r1	; <UNPREDICTABLE>
   1a3ac:	22ed0a00 	rsccs	r0, sp, #0, 20
   1a3b0:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a3b4:	afd01d00 	svcge	0x00d01d00
   1a3b8:	ee0a0000 	cdp	0, 0, cr0, cr10, cr0, {0}
   1a3bc:	139a2022 	orrsne	r2, sl, #34	; 0x22
   1a3c0:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a3c4:	22f10a02 	rscscs	r0, r1, #8192	; 0x2000
   1a3c8:	001b6505 	andseq	r6, fp, r5, lsl #10
   1a3cc:	b3f11d00 	mvnslt	r1, #0, 26
   1a3d0:	f30a0000 	vhadd.u8	d0, d10, d0
   1a3d4:	095c1722 	ldmdbeq	ip, {r1, r5, r8, r9, sl, ip}^
   1a3d8:	f71d0000 			; <UNDEFINED> instruction: 0xf71d0000
   1a3dc:	0a0000b2 	beq	1a6ac <__ram_ret_data_start+0x16e1c>
   1a3e0:	e51f22f4 	ldr	r2, [pc, #-756]	; 1a0f4 <__ram_ret_data_start+0x16864>
   1a3e4:	00000013 	andeq	r0, r0, r3, lsl r0
   1a3e8:	f60a021c 			; <UNDEFINED> instruction: 0xf60a021c
   1a3ec:	1b8a0522 	blne	fe29b87c <__data_end_ram_ret__+0xde1ab87c>
   1a3f0:	b41d0000 	ldrlt	r0, [sp], #-0
   1a3f4:	0a0000c1 	beq	1a700 <__ram_ret_data_start+0x16e70>
   1a3f8:	5c1722f8 	lfmpl	f2, 4, [r7], {248}	; 0xf8
   1a3fc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a400:	0000c83a 	andeq	ip, r0, sl, lsr r8
   1a404:	2122f90a 	msrcs	CPSR_x, sl, lsl #18
   1a408:	0000141f 	andeq	r1, r0, pc, lsl r4
   1a40c:	0a021c00 	beq	a1414 <__ram_ret_data_start+0x9db84>
   1a410:	af0522fb 	svcge	0x000522fb
   1a414:	1d00001b 	stcne	0, cr0, [r0, #-108]	; 0xffffff94
   1a418:	00009783 	andeq	r9, r0, r3, lsl #15
   1a41c:	1722fd0a 	strne	pc, [r2, -sl, lsl #26]!
   1a420:	0000095c 	andeq	r0, r0, ip, asr r9
   1a424:	00be271d 	adcseq	r2, lr, sp, lsl r7
   1a428:	22fe0a00 	rscscs	r0, lr, #0, 20
   1a42c:	0014681f 	andseq	r6, r4, pc, lsl r8
   1a430:	021c0000 	andseq	r0, ip, #0
   1a434:	0523010a 	streq	r0, [r3, #-266]!	; 0xfffffef6
   1a438:	00001bd4 	ldrdeq	r1, [r0], -r4
   1a43c:	00bb331d 	adcseq	r3, fp, sp, lsl r3
   1a440:	23030a00 	movwcs	r0, #14848	; 0x3a00
   1a444:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a448:	b7cc1d00 	strblt	r1, [ip, r0, lsl #26]
   1a44c:	040a0000 	streq	r0, [sl], #-0
   1a450:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a454:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a458:	23060a02 	movwcs	r0, #27138	; 0x6a02
   1a45c:	001bf905 	andseq	pc, fp, r5, lsl #18
   1a460:	c1ce1d00 	bicgt	r1, lr, r0, lsl #26
   1a464:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
   1a468:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a46c:	f11d0000 			; <UNDEFINED> instruction: 0xf11d0000
   1a470:	0a0000c0 	beq	1a778 <__ram_ret_data_start+0x16ee8>
   1a474:	ca1f2309 	bgt	7e30a0 <__ram_ret_data_start+0x7df810>
   1a478:	00000015 	andeq	r0, r0, r5, lsl r0
   1a47c:	0b0a021c 	bleq	29acf4 <__ram_ret_data_start+0x297464>
   1a480:	1c1e0523 	cfldr32ne	mvfx0, [lr], {35}	; 0x23
   1a484:	a21d0000 	andsge	r0, sp, #0
   1a488:	0a0000bf 	beq	1a78c <__ram_ret_data_start+0x16efc>
   1a48c:	5c17230d 	ldcpl	3, cr2, [r7], {13}
   1a490:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a494:	0000bd06 	andeq	fp, r0, r6, lsl #26
   1a498:	1e230e0a 	cdpne	14, 2, cr0, cr3, cr10, {0}
   1a49c:	0000156e 	andeq	r1, r0, lr, ror #10
   1a4a0:	0a021c00 	beq	a14a8 <__ram_ret_data_start+0x9dc18>
   1a4a4:	43052310 	movwmi	r2, #21264	; 0x5310
   1a4a8:	1d00001c 	stcne	0, cr0, [r0, #-112]	; 0xffffff90
   1a4ac:	0000c1d5 	ldrdeq	ip, [r0], -r5
   1a4b0:	1723120a 	strne	r1, [r3, -sl, lsl #4]!
   1a4b4:	0000095c 	andeq	r0, r0, ip, asr r9
   1a4b8:	00b4a61d 	adcseq	sl, r4, sp, lsl r6
   1a4bc:	23130a00 	tstcs	r3, #0, 20
   1a4c0:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a4c4:	021c0000 	andseq	r0, ip, #0
   1a4c8:	0523150a 	streq	r1, [r3, #-1290]!	; 0xfffffaf6
   1a4cc:	00001c68 	andeq	r1, r0, r8, ror #24
   1a4d0:	00bfa81d 	adcseq	sl, pc, sp, lsl r8	; <UNPREDICTABLE>
   1a4d4:	23170a00 	tstcs	r7, #0, 20
   1a4d8:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a4dc:	c2591d00 	subsgt	r1, r9, #0, 26
   1a4e0:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
   1a4e4:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a4e8:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a4ec:	231a0a02 	tstcs	sl, #8192	; 0x2000
   1a4f0:	001c8d05 	andseq	r8, ip, r5, lsl #26
   1a4f4:	b2411d00 	sublt	r1, r1, #0, 26
   1a4f8:	1c0a0000 	stcne	0, cr0, [sl], {-0}
   1a4fc:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a500:	8a1d0000 	bhi	75a508 <__ram_ret_data_start+0x756c78>
   1a504:	0a0000b2 	beq	1a7d4 <__ram_ret_data_start+0x16f44>
   1a508:	ca1f231d 	bgt	7e3184 <__ram_ret_data_start+0x7df8f4>
   1a50c:	00000015 	andeq	r0, r0, r5, lsl r0
   1a510:	1f0a021c 	svcne	0x000a021c
   1a514:	1cb20523 	cfldr32ne	mvfx0, [r2], #140	; 0x8c
   1a518:	411d0000 	tstmi	sp, r0
   1a51c:	0a0000bb 	beq	1a810 <__ram_ret_data_start+0x16f80>
   1a520:	5c172321 	ldcpl	3, cr2, [r7], {33}	; 0x21
   1a524:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a528:	0000bbe3 	andeq	fp, r0, r3, ror #23
   1a52c:	1e23220a 	cdpne	2, 2, cr2, cr3, cr10, {0}
   1a530:	0000156e 	andeq	r1, r0, lr, ror #10
   1a534:	0a021c00 	beq	a153c <__ram_ret_data_start+0x9dcac>
   1a538:	d7052324 	strle	r2, [r5, -r4, lsr #6]
   1a53c:	1d00001c 	stcne	0, cr0, [r0, #-112]	; 0xffffff90
   1a540:	0000c1e4 	andeq	ip, r0, r4, ror #3
   1a544:	1723260a 	strne	r2, [r3, -sl, lsl #12]!
   1a548:	0000095c 	andeq	r0, r0, ip, asr r9
   1a54c:	00b6cb1d 	adcseq	ip, r6, sp, lsl fp
   1a550:	23270a00 			; <UNDEFINED> instruction: 0x23270a00
   1a554:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a558:	021c0000 	andseq	r0, ip, #0
   1a55c:	0523290a 	streq	r2, [r3, #-2314]!	; 0xfffff6f6
   1a560:	00001cfc 	strdeq	r1, [r0], -ip
   1a564:	00bfb61d 	adcseq	fp, pc, sp, lsl r6	; <UNPREDICTABLE>
   1a568:	232b0a00 			; <UNDEFINED> instruction: 0x232b0a00
   1a56c:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a570:	b38e1d00 	orrlt	r1, lr, #0, 26
   1a574:	2c0a0000 	stccs	0, cr0, [sl], {-0}
   1a578:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a57c:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a580:	232e0a02 			; <UNDEFINED> instruction: 0x232e0a02
   1a584:	001d2105 	andseq	r2, sp, r5, lsl #2
   1a588:	c1eb1d00 	mvngt	r1, r0, lsl #26
   1a58c:	300a0000 	andcc	r0, sl, r0
   1a590:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a594:	041d0000 	ldreq	r0, [sp], #-0
   1a598:	0a0000bc 	beq	1a890 <__ram_ret_data_start+0x17000>
   1a59c:	ca1f2331 	bgt	7e3268 <__ram_ret_data_start+0x7df9d8>
   1a5a0:	00000015 	andeq	r0, r0, r5, lsl r0
   1a5a4:	330a021c 	movwcc	r0, #41500	; 0xa21c
   1a5a8:	1d460523 	cfstr64ne	mvdx0, [r6, #-140]	; 0xffffff74
   1a5ac:	bc1d0000 	ldclt	0, cr0, [sp], {-0}
   1a5b0:	0a0000bf 	beq	1a8b4 <__ram_ret_data_start+0x17024>
   1a5b4:	5c172335 	ldcpl	3, cr2, [r7], {53}	; 0x35
   1a5b8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a5bc:	0000b7f2 	strdeq	fp, [r0], -r2
   1a5c0:	1e23360a 	cfmadda32ne	mvax0, mvax3, mvfx3, mvfx10
   1a5c4:	0000156e 	andeq	r1, r0, lr, ror #10
   1a5c8:	0a021c00 	beq	a15d0 <__ram_ret_data_start+0x9dd40>
   1a5cc:	6b052338 	blvs	1632b4 <__ram_ret_data_start+0x15fa24>
   1a5d0:	1d00001d 	stcne	0, cr0, [r0, #-116]	; 0xffffff8c
   1a5d4:	0000b9b6 			; <UNDEFINED> instruction: 0x0000b9b6
   1a5d8:	17233a0a 	strne	r3, [r3, -sl, lsl #20]!
   1a5dc:	0000095c 	andeq	r0, r0, ip, asr r9
   1a5e0:	00c11c1d 	sbceq	r1, r1, sp, lsl ip
   1a5e4:	233b0a00 	teqcs	fp, #0, 20
   1a5e8:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a5ec:	021c0000 	andseq	r0, ip, #0
   1a5f0:	05233d0a 	streq	r3, [r3, #-3338]!	; 0xfffff2f6
   1a5f4:	00001d90 	muleq	r0, r0, sp
   1a5f8:	00bfc21d 	adcseq	ip, pc, sp, lsl r2	; <UNPREDICTABLE>
   1a5fc:	233f0a00 	teqcs	pc, #0, 20
   1a600:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a604:	bd301d00 	ldclt	13, cr1, [r0, #-0]
   1a608:	400a0000 	andmi	r0, sl, r0
   1a60c:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a610:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a614:	23420a02 	movtcs	r0, #10754	; 0x2a02
   1a618:	001db505 	andseq	fp, sp, r5, lsl #10
   1a61c:	b9cb1d00 	stmiblt	fp, {r8, sl, fp, ip}^
   1a620:	440a0000 	strmi	r0, [sl], #-0
   1a624:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a628:	501d0000 	andspl	r0, sp, r0
   1a62c:	0a0000c7 	beq	1a950 <__ram_ret_data_start+0x170c0>
   1a630:	ca1f2345 	bgt	7e334c <__ram_ret_data_start+0x7dfabc>
   1a634:	00000015 	andeq	r0, r0, r5, lsl r0
   1a638:	470a021c 	smladmi	sl, ip, r2, r0
   1a63c:	1dda0523 	cfldr64ne	mvdx0, [sl, #140]	; 0x8c
   1a640:	931d0000 	tstls	sp, #0
   1a644:	0a0000bb 	beq	1a938 <__ram_ret_data_start+0x170a8>
   1a648:	5c172349 	ldcpl	3, cr2, [r7], {73}	; 0x49
   1a64c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a650:	0000b7e3 	andeq	fp, r0, r3, ror #15
   1a654:	1e234a0a 	vmulne.f32	s8, s6, s20
   1a658:	0000156e 	andeq	r1, r0, lr, ror #10
   1a65c:	0a021c00 	beq	a1664 <__ram_ret_data_start+0x9ddd4>
   1a660:	ff05234c 			; <UNDEFINED> instruction: 0xff05234c
   1a664:	1d00001d 	stcne	0, cr0, [r0, #-116]	; 0xffffff8c
   1a668:	0000b9d2 	ldrdeq	fp, [r0], -r2
   1a66c:	17234e0a 	strne	r4, [r3, -sl, lsl #28]!
   1a670:	0000095c 	andeq	r0, r0, ip, asr r9
   1a674:	00b2a11d 	adcseq	sl, r2, sp, lsl r1
   1a678:	234f0a00 	movtcs	r0, #64000	; 0xfa00
   1a67c:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a680:	021c0000 	andseq	r0, ip, #0
   1a684:	0523510a 	streq	r5, [r3, #-266]!	; 0xfffffef6
   1a688:	00001e24 	andeq	r1, r0, r4, lsr #28
   1a68c:	00bdc81d 	adcseq	ip, sp, sp, lsl r8
   1a690:	23530a00 	cmpcs	r3, #0, 20
   1a694:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a698:	af3e1d00 	svcge	0x003e1d00
   1a69c:	540a0000 	strpl	r0, [sl], #-0
   1a6a0:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a6a4:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a6a8:	23560a02 	cmpcs	r6, #8192	; 0x2000
   1a6ac:	001e4905 	andseq	r4, lr, r5, lsl #18
   1a6b0:	b9e11d00 	stmiblt	r1!, {r8, sl, fp, ip}^
   1a6b4:	580a0000 	stmdapl	sl, {}	; <UNPREDICTABLE>
   1a6b8:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a6bc:	fc1d0000 	ldc2	0, cr0, [sp], {-0}
   1a6c0:	0a0000b6 	beq	1a9a0 <__ram_ret_data_start+0x17110>
   1a6c4:	ca1f2359 	bgt	7e3430 <__ram_ret_data_start+0x7dfba0>
   1a6c8:	00000015 	andeq	r0, r0, r5, lsl r0
   1a6cc:	5b0a021c 	blpl	29af44 <__ram_ret_data_start+0x2976b4>
   1a6d0:	1e6e0523 	cdpne	5, 6, cr0, cr14, cr3, {1}
   1a6d4:	d51d0000 	ldrle	r0, [sp, #-0]
   1a6d8:	0a0000bf 	beq	1a9dc <__ram_ret_data_start+0x1714c>
   1a6dc:	5c17235d 	ldcpl	3, cr2, [r7], {93}	; 0x5d
   1a6e0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a6e4:	0000b3ac 	andeq	fp, r0, ip, lsr #7
   1a6e8:	1e235e0a 	cdpne	14, 2, cr5, cr3, cr10, {0}
   1a6ec:	0000156e 	andeq	r1, r0, lr, ror #10
   1a6f0:	0a021c00 	beq	a16f8 <__ram_ret_data_start+0x9de68>
   1a6f4:	93052360 	movwls	r2, #21344	; 0x5360
   1a6f8:	1d00001e 	stcne	0, cr0, [r0, #-120]	; 0xffffff88
   1a6fc:	0000c211 	andeq	ip, r0, r1, lsl r2
   1a700:	1723620a 	strne	r6, [r3, -sl, lsl #4]!
   1a704:	0000095c 	andeq	r0, r0, ip, asr r9
   1a708:	00bc311d 	adcseq	r3, ip, sp, lsl r1
   1a70c:	23630a00 	cmncs	r3, #0, 20
   1a710:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a714:	021c0000 	andseq	r0, ip, #0
   1a718:	0523650a 	streq	r6, [r3, #-1290]!	; 0xfffffaf6
   1a71c:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
   1a720:	00c2181d 	sbceq	r1, r2, sp, lsl r8
   1a724:	23670a00 	cmncs	r7, #0, 20
   1a728:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a72c:	bc571d00 	mrrclt	13, 0, r1, r7, cr0
   1a730:	680a0000 	stmdavs	sl, {}	; <UNPREDICTABLE>
   1a734:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a738:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a73c:	236a0a02 	cmncs	sl, #8192	; 0x2000
   1a740:	001edd05 	andseq	sp, lr, r5, lsl #26
   1a744:	c52c1d00 	strgt	r1, [ip, #-3328]!	; 0xfffff300
   1a748:	6c0a0000 	stcvs	0, cr0, [sl], {-0}
   1a74c:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a750:	d31d0000 	tstle	sp, #0
   1a754:	0a0000be 	beq	1aa54 <__ram_ret_data_start+0x171c4>
   1a758:	ca1f236d 	bgt	7e3514 <__ram_ret_data_start+0x7dfc84>
   1a75c:	00000015 	andeq	r0, r0, r5, lsl r0
   1a760:	6f0a021c 	svcvs	0x000a021c
   1a764:	1f020523 	svcne	0x00020523
   1a768:	1f1d0000 	svcne	0x001d0000
   1a76c:	0a0000c2 	beq	1aa7c <__ram_ret_data_start+0x171ec>
   1a770:	5c172371 	ldcpl	3, cr2, [r7], {113}	; 0x71
   1a774:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a778:	0000b30b 	andeq	fp, r0, fp, lsl #6
   1a77c:	1e23720a 	cdpne	2, 2, cr7, cr3, cr10, {0}
   1a780:	0000156e 	andeq	r1, r0, lr, ror #10
   1a784:	0a021c00 	beq	a178c <__ram_ret_data_start+0x9defc>
   1a788:	27052374 	smlsdxcs	r5, r4, r3, r2
   1a78c:	1d00001f 	stcne	0, cr0, [r0, #-124]	; 0xffffff84
   1a790:	0000c534 	andeq	ip, r0, r4, lsr r5
   1a794:	1723760a 	strne	r7, [r3, -sl, lsl #12]!
   1a798:	0000095c 	andeq	r0, r0, ip, asr r9
   1a79c:	00b3841d 	adcseq	r8, r3, sp, lsl r4
   1a7a0:	23770a00 	cmncs	r7, #0, 20
   1a7a4:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a7a8:	021c0000 	andseq	r0, ip, #0
   1a7ac:	0523790a 	streq	r7, [r3, #-2314]!	; 0xfffff6f6
   1a7b0:	00001f4c 	andeq	r1, r0, ip, asr #30
   1a7b4:	00c2261d 	sbceq	r2, r2, sp, lsl r6
   1a7b8:	237b0a00 	cmncs	fp, #0, 20
   1a7bc:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a7c0:	c6c51d00 	strbgt	r1, [r5], r0, lsl #26
   1a7c4:	7c0a0000 	stcvc	0, cr0, [sl], {-0}
   1a7c8:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a7cc:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a7d0:	237e0a02 	cmncs	lr, #8192	; 0x2000
   1a7d4:	001f7105 	andseq	r7, pc, r5, lsl #2
   1a7d8:	c53c1d00 	ldrgt	r1, [ip, #-3328]!	; 0xfffff300
   1a7dc:	800a0000 	andhi	r0, sl, r0
   1a7e0:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a7e4:	ce1d0000 	cdpgt	0, 1, cr0, cr13, cr0, {0}
   1a7e8:	0a0000b0 	beq	1aab0 <__ram_ret_data_start+0x17220>
   1a7ec:	ca1f2381 	bgt	7e35f8 <__ram_ret_data_start+0x7dfd68>
   1a7f0:	00000015 	andeq	r0, r0, r5, lsl r0
   1a7f4:	830a021c 	movwhi	r0, #41500	; 0xa21c
   1a7f8:	1f960523 	svcne	0x00960523
   1a7fc:	2d1d0000 	ldccs	0, cr0, [sp, #-0]
   1a800:	0a0000c2 	beq	1ab10 <__ram_ret_data_start+0x17280>
   1a804:	5c172385 	ldcpl	3, cr2, [r7], {133}	; 0x85
   1a808:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a80c:	0000b268 	andeq	fp, r0, r8, ror #4
   1a810:	1e23860a 	cfmadda32ne	mvax0, mvax8, mvfx3, mvfx10
   1a814:	0000156e 	andeq	r1, r0, lr, ror #10
   1a818:	0a021c00 	beq	a1820 <__ram_ret_data_start+0x9df90>
   1a81c:	bb052388 	bllt	163644 <__ram_ret_data_start+0x15fdb4>
   1a820:	1d00001f 	stcne	0, cr0, [r0, #-124]	; 0xffffff84
   1a824:	0000c544 	andeq	ip, r0, r4, asr #10
   1a828:	17238a0a 	strne	r8, [r3, -sl, lsl #20]!
   1a82c:	0000095c 	andeq	r0, r0, ip, asr r9
   1a830:	00b5311d 	adcseq	r3, r5, sp, lsl r1
   1a834:	238b0a00 	orrcs	r0, fp, #0, 20
   1a838:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a83c:	021c0000 	andseq	r0, ip, #0
   1a840:	05238d0a 	streq	r8, [r3, #-3338]!	; 0xfffff2f6
   1a844:	00001fe0 	andeq	r1, r0, r0, ror #31
   1a848:	00c2341d 	sbceq	r3, r2, sp, lsl r4
   1a84c:	238f0a00 	orrcs	r0, pc, #0, 20
   1a850:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a854:	b6ab1d00 	strtlt	r1, [fp], r0, lsl #26
   1a858:	900a0000 	andls	r0, sl, r0
   1a85c:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a860:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a864:	23920a02 	orrscs	r0, r2, #8192	; 0x2000
   1a868:	00200505 	eoreq	r0, r0, r5, lsl #10
   1a86c:	c54c1d00 	strbgt	r1, [ip, #-3328]	; 0xfffff300
   1a870:	940a0000 	strls	r0, [sl], #-0
   1a874:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a878:	821d0000 	andshi	r0, sp, #0
   1a87c:	0a0000b8 	beq	1ab64 <__ram_ret_data_start+0x172d4>
   1a880:	ca1f2395 	bgt	7e36dc <__ram_ret_data_start+0x7dfe4c>
   1a884:	00000015 	andeq	r0, r0, r5, lsl r0
   1a888:	970a021c 	smladls	sl, ip, r2, r0
   1a88c:	202a0523 	eorcs	r0, sl, r3, lsr #10
   1a890:	3b1d0000 	blcc	75a898 <__ram_ret_data_start+0x757008>
   1a894:	0a0000c2 	beq	1aba4 <__ram_ret_data_start+0x17314>
   1a898:	5c172399 	ldcpl	3, cr2, [r7], {153}	; 0x99
   1a89c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a8a0:	0000bbd4 	ldrdeq	fp, [r0], -r4
   1a8a4:	1e239a0a 	vmulne.f32	s18, s6, s20
   1a8a8:	0000156e 	andeq	r1, r0, lr, ror #10
   1a8ac:	0a021c00 	beq	a18b4 <__ram_ret_data_start+0x9e024>
   1a8b0:	4f05239c 	svcmi	0x0005239c
   1a8b4:	1d000020 	stcne	0, cr0, [r0, #-128]	; 0xffffff80
   1a8b8:	0000c554 	andeq	ip, r0, r4, asr r5
   1a8bc:	17239e0a 	strne	r9, [r3, -sl, lsl #28]!
   1a8c0:	0000095c 	andeq	r0, r0, ip, asr r9
   1a8c4:	00bf0b1d 	adcseq	r0, pc, sp, lsl fp	; <UNPREDICTABLE>
   1a8c8:	239f0a00 	orrscs	r0, pc, #0, 20
   1a8cc:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a8d0:	021c0000 	andseq	r0, ip, #0
   1a8d4:	0523a10a 	streq	sl, [r3, #-266]!	; 0xfffffef6
   1a8d8:	00002074 	andeq	r2, r0, r4, ror r0
   1a8dc:	00bbeb1d 	adcseq	lr, fp, sp, lsl fp
   1a8e0:	23a30a00 			; <UNDEFINED> instruction: 0x23a30a00
   1a8e4:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a8e8:	c5881d00 	strgt	r1, [r8, #3328]	; 0xd00
   1a8ec:	a40a0000 	strge	r0, [sl], #-0
   1a8f0:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a8f4:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a8f8:	23a60a02 			; <UNDEFINED> instruction: 0x23a60a02
   1a8fc:	00209905 	eoreq	r9, r0, r5, lsl #18
   1a900:	b4211d00 	strtlt	r1, [r1], #-3328	; 0xfffff300
   1a904:	a80a0000 	stmdage	sl, {}	; <UNPREDICTABLE>
   1a908:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a90c:	af1d0000 	svcge	0x001d0000
   1a910:	0a0000b4 	beq	1abe8 <__ram_ret_data_start+0x17358>
   1a914:	ca1f23a9 	bgt	7e37c0 <__ram_ret_data_start+0x7dff30>
   1a918:	00000015 	andeq	r0, r0, r5, lsl r0
   1a91c:	ab0a021c 	blge	29b194 <__ram_ret_data_start+0x297904>
   1a920:	20be0523 	adcscs	r0, lr, r3, lsr #10
   1a924:	fc1d0000 	ldc2	0, cr0, [sp], {-0}
   1a928:	0a0000be 	beq	1ac28 <__ram_ret_data_start+0x17398>
   1a92c:	5c1723ad 	ldcpl	3, cr2, [r7], {173}	; 0xad
   1a930:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a934:	0000b181 	andeq	fp, r0, r1, lsl #3
   1a938:	1e23ae0a 	cdpne	14, 2, cr10, cr3, cr10, {0}
   1a93c:	0000156e 	andeq	r1, r0, lr, ror #10
   1a940:	0a021c00 	beq	a1948 <__ram_ret_data_start+0x9e0b8>
   1a944:	e30523b0 	movw	r2, #21424	; 0x53b0
   1a948:	1d000020 	stcne	0, cr0, [r0, #-128]	; 0xffffff80
   1a94c:	0000bb5f 	andeq	fp, r0, pc, asr fp
   1a950:	1723b20a 	strne	fp, [r3, -sl, lsl #4]!
   1a954:	0000095c 	andeq	r0, r0, ip, asr r9
   1a958:	00b9ad1d 	adcseq	sl, r9, sp, lsl sp
   1a95c:	23b30a00 			; <UNDEFINED> instruction: 0x23b30a00
   1a960:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a964:	021c0000 	andseq	r0, ip, #0
   1a968:	0523b50a 	streq	fp, [r3, #-1290]!	; 0xfffffaf6
   1a96c:	00002108 	andeq	r2, r0, r8, lsl #2
   1a970:	00bbfe1d 	adcseq	pc, fp, sp, lsl lr	; <UNPREDICTABLE>
   1a974:	23b70a00 			; <UNDEFINED> instruction: 0x23b70a00
   1a978:	00095c17 	andeq	r5, r9, r7, lsl ip
   1a97c:	bb8b1d00 	bllt	fe2e1d84 <__data_end_ram_ret__+0xde1f1d84>
   1a980:	b80a0000 	stmdalt	sl, {}	; <UNPREDICTABLE>
   1a984:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1a988:	1c000000 	stcne	0, cr0, [r0], {-0}
   1a98c:	23ba0a02 			; <UNDEFINED> instruction: 0x23ba0a02
   1a990:	00212d05 	eoreq	r2, r1, r5, lsl #26
   1a994:	c2be1d00 	adcsgt	r1, lr, #0, 26
   1a998:	bc0a0000 	stclt	0, cr0, [sl], {-0}
   1a99c:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1a9a0:	941d0000 	ldrls	r0, [sp], #-0
   1a9a4:	0a0000be 	beq	1aca4 <__ram_ret_data_start+0x17414>
   1a9a8:	ca1f23bd 	bgt	7e38a4 <__ram_ret_data_start+0x7e0014>
   1a9ac:	00000015 	andeq	r0, r0, r5, lsl r0
   1a9b0:	bf0a021c 	svclt	0x000a021c
   1a9b4:	21520523 	cmpcs	r2, r3, lsr #10
   1a9b8:	951d0000 	ldrls	r0, [sp, #-0]
   1a9bc:	0a0000c0 	beq	1acc4 <__ram_ret_data_start+0x17434>
   1a9c0:	5c1723c1 	ldcpl	3, cr2, [r7], {193}	; 0xc1
   1a9c4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1a9c8:	0000bae4 	andeq	fp, r0, r4, ror #21
   1a9cc:	1e23c20a 	cdpne	2, 2, cr12, cr3, cr10, {0}
   1a9d0:	0000156e 	andeq	r1, r0, lr, ror #10
   1a9d4:	0a021c00 	beq	a19dc <__ram_ret_data_start+0x9e14c>
   1a9d8:	770523c4 	strvc	r2, [r5, -r4, asr #7]
   1a9dc:	1d000021 	stcne	0, cr0, [r0, #-132]	; 0xffffff7c
   1a9e0:	0000c2c5 	andeq	ip, r0, r5, asr #5
   1a9e4:	1723c60a 	strne	ip, [r3, -sl, lsl #12]!
   1a9e8:	0000095c 	andeq	r0, r0, ip, asr r9
   1a9ec:	00c42a1d 	sbceq	r2, r4, sp, lsl sl
   1a9f0:	23c70a00 	biccs	r0, r7, #0, 20
   1a9f4:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1a9f8:	021c0000 	andseq	r0, ip, #0
   1a9fc:	0523c90a 	streq	ip, [r3, #-2314]!	; 0xfffff6f6
   1aa00:	0000219c 	muleq	r0, ip, r1
   1aa04:	00c09b1d 	sbceq	r9, r0, sp, lsl fp
   1aa08:	23cb0a00 	biccs	r0, fp, #0, 20
   1aa0c:	00095c17 	andeq	r5, r9, r7, lsl ip
   1aa10:	bfae1d00 	svclt	0x00ae1d00
   1aa14:	cc0a0000 	stcgt	0, cr0, [sl], {-0}
   1aa18:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1aa1c:	1c000000 	stcne	0, cr0, [r0], {-0}
   1aa20:	23ce0a02 	biccs	r0, lr, #8192	; 0x2000
   1aa24:	0021c105 	eoreq	ip, r1, r5, lsl #2
   1aa28:	c2cc1d00 	sbcgt	r1, ip, #0, 26
   1aa2c:	d00a0000 	andle	r0, sl, r0
   1aa30:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1aa34:	e41d0000 	ldr	r0, [sp], #-0
   1aa38:	0a0000bd 	beq	1ad34 <__ram_ret_data_start+0x174a4>
   1aa3c:	ca1f23d1 	bgt	7e3988 <__ram_ret_data_start+0x7e00f8>
   1aa40:	00000015 	andeq	r0, r0, r5, lsl r0
   1aa44:	d30a021c 	movwle	r0, #41500	; 0xa21c
   1aa48:	21e60523 	mvncs	r0, r3, lsr #10
   1aa4c:	151d0000 	ldrne	r0, [sp, #-0]
   1aa50:	0a0000bf 	beq	1ad54 <__ram_ret_data_start+0x174c4>
   1aa54:	5c1723d5 	ldcpl	3, cr2, [r7], {213}	; 0xd5
   1aa58:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1aa5c:	0000bc60 	andeq	fp, r0, r0, ror #24
   1aa60:	1e23d60a 	cfmadda32ne	mvax0, mvax13, mvfx3, mvfx10
   1aa64:	0000156e 	andeq	r1, r0, lr, ror #10
   1aa68:	0a021c00 	beq	a1a70 <__ram_ret_data_start+0x9e1e0>
   1aa6c:	0b0523d8 	bleq	1639d4 <__ram_ret_data_start+0x160144>
   1aa70:	1d000022 	stcne	0, cr0, [r0, #-136]	; 0xffffff78
   1aa74:	0000bb99 	muleq	r0, r9, fp
   1aa78:	1723da0a 	strne	sp, [r3, -sl, lsl #20]!
   1aa7c:	0000095c 	andeq	r0, r0, ip, asr r9
   1aa80:	00b4d71d 	adcseq	sp, r4, sp, lsl r7
   1aa84:	23db0a00 	bicscs	r0, fp, #0, 20
   1aa88:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1aa8c:	021c0000 	andseq	r0, ip, #0
   1aa90:	0523dd0a 	streq	sp, [r3, #-3338]!	; 0xfffff2f6
   1aa94:	00002230 	andeq	r2, r0, r0, lsr r2
   1aa98:	00c0a71d 	sbceq	sl, r0, sp, lsl r7
   1aa9c:	23df0a00 	bicscs	r0, pc, #0, 20
   1aaa0:	00095c17 	andeq	r5, r9, r7, lsl ip
   1aaa4:	b1be1d00 			; <UNDEFINED> instruction: 0xb1be1d00
   1aaa8:	e00a0000 	and	r0, sl, r0
   1aaac:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1aab0:	1c000000 	stcne	0, cr0, [r0], {-0}
   1aab4:	23e20a02 	mvncs	r0, #8192	; 0x2000
   1aab8:	00225505 	eoreq	r5, r2, r5, lsl #10
   1aabc:	c2db1d00 	sbcsgt	r1, fp, #0, 26
   1aac0:	e40a0000 	str	r0, [sl], #-0
   1aac4:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1aac8:	e81d0000 	ldmda	sp, {}	; <UNPREDICTABLE>
   1aacc:	0a0000b9 	beq	1adb8 <__ram_ret_data_start+0x17528>
   1aad0:	ca1f23e5 	bgt	7e3a6c <__ram_ret_data_start+0x7e01dc>
   1aad4:	00000015 	andeq	r0, r0, r5, lsl r0
   1aad8:	e70a021c 	smlad	sl, ip, r2, r0
   1aadc:	227a0523 	rsbscs	r0, sl, #146800640	; 0x8c00000
   1aae0:	ad1d0000 	ldcge	0, cr0, [sp, #-0]
   1aae4:	0a0000c0 	beq	1adec <__ram_ret_data_start+0x1755c>
   1aae8:	5c1723e9 	ldcpl	3, cr2, [r7], {233}	; 0xe9
   1aaec:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1aaf0:	0000b5d4 	ldrdeq	fp, [r0], -r4
   1aaf4:	1e23ea0a 	vmulne.f32	s28, s6, s20
   1aaf8:	0000156e 	andeq	r1, r0, lr, ror #10
   1aafc:	0a021c00 	beq	a1b04 <__ram_ret_data_start+0x9e274>
   1ab00:	9f0523ec 	svcls	0x000523ec
   1ab04:	1d000022 	stcne	0, cr0, [r0, #-136]	; 0xffffff78
   1ab08:	0000c2e2 	andeq	ip, r0, r2, ror #5
   1ab0c:	1723ee0a 	strne	lr, [r3, -sl, lsl #28]!
   1ab10:	0000095c 	andeq	r0, r0, ip, asr r9
   1ab14:	00c39f1d 	sbceq	r9, r3, sp, lsl pc
   1ab18:	23ef0a00 	mvncs	r0, #0, 20
   1ab1c:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1ab20:	021c0000 	andseq	r0, ip, #0
   1ab24:	0523f10a 	streq	pc, [r3, #-266]!	; 0xfffffef6
   1ab28:	000022c4 	andeq	r2, r0, r4, asr #5
   1ab2c:	00c0b31d 	sbceq	fp, r0, sp, lsl r3
   1ab30:	23f30a00 	mvnscs	r0, #0, 20
   1ab34:	00095c17 	andeq	r5, r9, r7, lsl ip
   1ab38:	c7221d00 	strgt	r1, [r2, -r0, lsl #26]!
   1ab3c:	f40a0000 	vst4.8	{d0-d3}, [sl], r0
   1ab40:	156e1e23 	strbne	r1, [lr, #-3619]!	; 0xfffff1dd
   1ab44:	1c000000 	stcne	0, cr0, [r0], {-0}
   1ab48:	23f60a02 	mvnscs	r0, #8192	; 0x2000
   1ab4c:	0022e905 	eoreq	lr, r2, r5, lsl #18
   1ab50:	c2e91d00 	rscgt	r1, r9, #0, 26
   1ab54:	f80a0000 			; <UNDEFINED> instruction: 0xf80a0000
   1ab58:	095c1723 	ldmdbeq	ip, {r0, r1, r5, r8, r9, sl, ip}^
   1ab5c:	681d0000 	ldmdavs	sp, {}	; <UNPREDICTABLE>
   1ab60:	0a0000c4 	beq	1ae78 <__ram_ret_data_start+0x175e8>
   1ab64:	ca1f23f9 	bgt	7e3b50 <__ram_ret_data_start+0x7e02c0>
   1ab68:	00000015 	andeq	r0, r0, r5, lsl r0
   1ab6c:	fb0a021c 	blx	29b3e6 <__ram_ret_data_start+0x297b56>
   1ab70:	230e0523 	movwcs	r0, #58659	; 0xe523
   1ab74:	3e1d0000 	cdpcc	0, 1, cr0, cr13, cr0, {0}
   1ab78:	0a0000bf 	beq	1ae7c <__ram_ret_data_start+0x175ec>
   1ab7c:	5c1723fd 	ldcpl	3, cr2, [r7], {253}	; 0xfd
   1ab80:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1ab84:	0000be7d 	andeq	fp, r0, sp, ror lr
   1ab88:	1e23fe0a 	cdpne	14, 2, cr15, cr3, cr10, {0}
   1ab8c:	0000156e 	andeq	r1, r0, lr, ror #10
   1ab90:	0a021c00 	beq	a1b98 <__ram_ret_data_start+0x9e308>
   1ab94:	33052400 	movwcc	r2, #21504	; 0x5400
   1ab98:	1d000023 	stcne	0, cr0, [r0, #-140]	; 0xffffff74
   1ab9c:	0000c2f0 	strdeq	ip, [r0], -r0
   1aba0:	1724020a 	strne	r0, [r4, -sl, lsl #4]!
   1aba4:	0000095c 	andeq	r0, r0, ip, asr r9
   1aba8:	00b0891d 	adcseq	r8, r0, sp, lsl r9
   1abac:	24030a00 	strcs	r0, [r3], #-2560	; 0xfffff600
   1abb0:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1abb4:	021c0000 	andseq	r0, ip, #0
   1abb8:	0524050a 	streq	r0, [r4, #-1290]!	; 0xfffffaf6
   1abbc:	00002358 	andeq	r2, r0, r8, asr r3
   1abc0:	00bcb01d 	adcseq	fp, ip, sp, lsl r0
   1abc4:	24070a00 	strcs	r0, [r7], #-2560	; 0xfffff600
   1abc8:	00095c17 	andeq	r5, r9, r7, lsl ip
   1abcc:	b7831d00 	strlt	r1, [r3, r0, lsl #26]
   1abd0:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
   1abd4:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1abd8:	1c000000 	stcne	0, cr0, [r0], {-0}
   1abdc:	240a0a02 	strcs	r0, [sl], #-2562	; 0xfffff5fe
   1abe0:	00237d05 	eoreq	r7, r3, r5, lsl #26
   1abe4:	b1331d00 	teqlt	r3, r0, lsl #26
   1abe8:	0c0a0000 	stceq	0, cr0, [sl], {-0}
   1abec:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1abf0:	051d0000 	ldreq	r0, [sp, #-0]
   1abf4:	0a0000c4 	beq	1af0c <__ram_ret_data_start+0x1767c>
   1abf8:	ca1f240d 	bgt	7e3c34 <__ram_ret_data_start+0x7e03a4>
   1abfc:	00000015 	andeq	r0, r0, r5, lsl r0
   1ac00:	0f0a021c 	svceq	0x000a021c
   1ac04:	23a20524 			; <UNDEFINED> instruction: 0x23a20524
   1ac08:	b71d0000 	ldrlt	r0, [sp, -r0]
   1ac0c:	0a0000bc 	beq	1af04 <__ram_ret_data_start+0x17674>
   1ac10:	5c172411 	cfldrspl	mvf2, [r7], {17}
   1ac14:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1ac18:	0000bca7 	andeq	fp, r0, r7, lsr #25
   1ac1c:	1e24120a 	cdpne	2, 2, cr1, cr4, cr10, {0}
   1ac20:	0000156e 	andeq	r1, r0, lr, ror #10
   1ac24:	0a021c00 	beq	a1c2c <__ram_ret_data_start+0x9e39c>
   1ac28:	c7052414 	smladgt	r5, r4, r4, r2
   1ac2c:	1d000023 	stcne	0, cr0, [r0, #-140]	; 0xffffff74
   1ac30:	0000b13b 	andeq	fp, r0, fp, lsr r1
   1ac34:	1724160a 	strne	r1, [r4, -sl, lsl #12]!
   1ac38:	0000095c 	andeq	r0, r0, ip, asr r9
   1ac3c:	00c0161d 	sbceq	r1, r0, sp, lsl r6
   1ac40:	24170a00 	ldrcs	r0, [r7], #-2560	; 0xfffff600
   1ac44:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1ac48:	021c0000 	andseq	r0, ip, #0
   1ac4c:	0524190a 	streq	r1, [r4, #-2314]!	; 0xfffff6f6
   1ac50:	000023ec 	andeq	r2, r0, ip, ror #7
   1ac54:	00c7dd1d 	sbceq	sp, r7, sp, lsl sp
   1ac58:	241b0a00 	ldrcs	r0, [fp], #-2560	; 0xfffff600
   1ac5c:	00095c17 	andeq	r5, r9, r7, lsl ip
   1ac60:	c2081d00 	andgt	r1, r8, #0, 26
   1ac64:	1c0a0000 	stcne	0, cr0, [sl], {-0}
   1ac68:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1ac6c:	1c000000 	stcne	0, cr0, [r0], {-0}
   1ac70:	241e0a02 	ldrcs	r0, [lr], #-2562	; 0xfffff5fe
   1ac74:	00241105 	eoreq	r1, r4, r5, lsl #2
   1ac78:	b1431d00 	cmplt	r3, r0, lsl #26
   1ac7c:	200a0000 	andcs	r0, sl, r0
   1ac80:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1ac84:	1f1d0000 	svcne	0x001d0000
   1ac88:	0a0000c6 	beq	1afa8 <__ram_ret_data_start+0x17718>
   1ac8c:	ca1f2421 	bgt	7e3d18 <__ram_ret_data_start+0x7e0488>
   1ac90:	00000015 	andeq	r0, r0, r5, lsl r0
   1ac94:	230a021c 	movwcs	r0, #41500	; 0xa21c
   1ac98:	24360524 	ldrtcs	r0, [r6], #-1316	; 0xfffffadc
   1ac9c:	e41d0000 	ldr	r0, [sp], #-0
   1aca0:	0a0000c7 	beq	1afc4 <__ram_ret_data_start+0x17734>
   1aca4:	5c172425 	cfldrspl	mvf2, [r7], {37}	; 0x25
   1aca8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1acac:	0000b2aa 	andeq	fp, r0, sl, lsr #5
   1acb0:	1e24260a 	cfmadda32ne	mvax0, mvax2, mvfx4, mvfx10
   1acb4:	0000156e 	andeq	r1, r0, lr, ror #10
   1acb8:	0a021c00 	beq	a1cc0 <__ram_ret_data_start+0x9e430>
   1acbc:	5b052428 	blpl	163d64 <__ram_ret_data_start+0x1604d4>
   1acc0:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
   1acc4:	0000b14b 	andeq	fp, r0, fp, asr #2
   1acc8:	17242a0a 	strne	r2, [r4, -sl, lsl #20]!
   1accc:	0000095c 	andeq	r0, r0, ip, asr r9
   1acd0:	00b7fa1d 	adcseq	pc, r7, sp, lsl sl	; <UNPREDICTABLE>
   1acd4:	242b0a00 	strtcs	r0, [fp], #-2560	; 0xfffff600
   1acd8:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1acdc:	021c0000 	andseq	r0, ip, #0
   1ace0:	05242d0a 	streq	r2, [r4, #-3338]!	; 0xfffff2f6
   1ace4:	00002480 	andeq	r2, r0, r0, lsl #9
   1ace8:	00c7eb1d 	sbceq	lr, r7, sp, lsl fp
   1acec:	242f0a00 	strtcs	r0, [pc], #-2560	; 1acf4 <__ram_ret_data_start+0x17464>
   1acf0:	00095c17 	andeq	r5, r9, r7, lsl ip
   1acf4:	bc431d00 	mcrrlt	13, 0, r1, r3, cr0
   1acf8:	300a0000 	andcc	r0, sl, r0
   1acfc:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1ad00:	1c000000 	stcne	0, cr0, [r0], {-0}
   1ad04:	24320a02 	ldrtcs	r0, [r2], #-2562	; 0xfffff5fe
   1ad08:	0024a505 	eoreq	sl, r4, r5, lsl #10
   1ad0c:	b1531d00 	cmplt	r3, r0, lsl #26
   1ad10:	340a0000 	strcc	r0, [sl], #-0
   1ad14:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1ad18:	bb1d0000 	bllt	75ad20 <__ram_ret_data_start+0x757490>
   1ad1c:	0a0000c1 	beq	1b028 <__ram_ret_data_start+0x17798>
   1ad20:	ca1f2435 	bgt	7e3dfc <__ram_ret_data_start+0x7e056c>
   1ad24:	00000015 	andeq	r0, r0, r5, lsl r0
   1ad28:	370a021c 	smladcc	sl, ip, r2, r0
   1ad2c:	24ca0524 	strbcs	r0, [sl], #1316	; 0x524
   1ad30:	f21d0000 	vhadd.s16	d0, d13, d0
   1ad34:	0a0000c7 	beq	1b058 <__ram_ret_data_start+0x177c8>
   1ad38:	5c172439 	cfldrspl	mvf2, [r7], {57}	; 0x39
   1ad3c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1ad40:	0000b7a7 	andeq	fp, r0, r7, lsr #15
   1ad44:	1e243a0a 	vmulne.f32	s6, s8, s20
   1ad48:	0000156e 	andeq	r1, r0, lr, ror #10
   1ad4c:	0a021c00 	beq	a1d54 <__ram_ret_data_start+0x9e4c4>
   1ad50:	ef05243c 	svc	0x0005243c
   1ad54:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
   1ad58:	0000b15b 	andeq	fp, r0, fp, asr r1
   1ad5c:	17243e0a 	strne	r3, [r4, -sl, lsl #28]!
   1ad60:	0000095c 	andeq	r0, r0, ip, asr r9
   1ad64:	00bb811d 	adcseq	r8, fp, sp, lsl r1
   1ad68:	243f0a00 	ldrtcs	r0, [pc], #-2560	; 1ad70 <__ram_ret_data_start+0x174e0>
   1ad6c:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1ad70:	021c0000 	andseq	r0, ip, #0
   1ad74:	0524410a 	streq	r4, [r4, #-266]!	; 0xfffffef6
   1ad78:	00002514 	andeq	r2, r0, r4, lsl r5
   1ad7c:	00c17e1d 	sbceq	r7, r1, sp, lsl lr
   1ad80:	24430a00 	strbcs	r0, [r3], #-2560	; 0xfffff600
   1ad84:	00095c17 	andeq	r5, r9, r7, lsl ip
   1ad88:	c4711d00 	ldrbtgt	r1, [r1], #-3328	; 0xfffff300
   1ad8c:	440a0000 	strmi	r0, [sl], #-0
   1ad90:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1ad94:	1c000000 	stcne	0, cr0, [r0], {-0}
   1ad98:	24460a02 	strbcs	r0, [r6], #-2562	; 0xfffff5fe
   1ad9c:	00253905 	eoreq	r3, r5, r5, lsl #18
   1ada0:	c3b81d00 			; <UNDEFINED> instruction: 0xc3b81d00
   1ada4:	480a0000 	stmdami	sl, {}	; <UNPREDICTABLE>
   1ada8:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1adac:	3b1d0000 	blcc	75adb4 <__ram_ret_data_start+0x757524>
   1adb0:	0a0000c1 	beq	1b0bc <__ram_ret_data_start+0x1782c>
   1adb4:	ca1f2449 	bgt	7e3ee0 <__ram_ret_data_start+0x7e0650>
   1adb8:	00000015 	andeq	r0, r0, r5, lsl r0
   1adbc:	4b0a021c 	blmi	29b634 <__ram_ret_data_start+0x297da4>
   1adc0:	255e0524 	ldrbcs	r0, [lr, #-1316]	; 0xfffffadc
   1adc4:	841d0000 	ldrhi	r0, [sp], #-0
   1adc8:	0a0000c1 	beq	1b0d4 <__ram_ret_data_start+0x17844>
   1adcc:	5c17244d 	cfldrspl	mvf2, [r7], {77}	; 0x4d
   1add0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1add4:	0000bd56 	andeq	fp, r0, r6, asr sp
   1add8:	1e244e0a 	cdpne	14, 2, cr4, cr4, cr10, {0}
   1addc:	0000156e 	andeq	r1, r0, lr, ror #10
   1ade0:	0a021c00 	beq	a1de8 <__ram_ret_data_start+0x9e558>
   1ade4:	83052450 	movwhi	r2, #21584	; 0x5450
   1ade8:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
   1adec:	0000c3bf 			; <UNDEFINED> instruction: 0x0000c3bf
   1adf0:	1724520a 	strne	r5, [r4, -sl, lsl #4]!
   1adf4:	0000095c 	andeq	r0, r0, ip, asr r9
   1adf8:	00c7591d 	sbceq	r5, r7, sp, lsl r9
   1adfc:	24530a00 	ldrbcs	r0, [r3], #-2560	; 0xfffff600
   1ae00:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1ae04:	021c0000 	andseq	r0, ip, #0
   1ae08:	0524550a 	streq	r5, [r4, #-1290]!	; 0xfffffaf6
   1ae0c:	000025a8 	andeq	r2, r0, r8, lsr #11
   1ae10:	00c18a1d 	sbceq	r8, r1, sp, lsl sl
   1ae14:	24570a00 	ldrbcs	r0, [r7], #-2560	; 0xfffff600
   1ae18:	00095c17 	andeq	r5, r9, r7, lsl ip
   1ae1c:	c29f1d00 	addsgt	r1, pc, #0, 26
   1ae20:	580a0000 	stmdapl	sl, {}	; <UNPREDICTABLE>
   1ae24:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1ae28:	1c000000 	stcne	0, cr0, [r0], {-0}
   1ae2c:	245a0a02 	ldrbcs	r0, [sl], #-2562	; 0xfffff5fe
   1ae30:	0025cd05 	eoreq	ip, r5, r5, lsl #26
   1ae34:	c3c61d00 	bicgt	r1, r6, #0, 26
   1ae38:	5c0a0000 	stcpl	0, cr0, [sl], {-0}
   1ae3c:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1ae40:	b31d0000 	tstlt	sp, #0
   1ae44:	0a0000b2 	beq	1b114 <__ram_ret_data_start+0x17884>
   1ae48:	ca1f245d 	bgt	7e3fc4 <__ram_ret_data_start+0x7e0734>
   1ae4c:	00000015 	andeq	r0, r0, r5, lsl r0
   1ae50:	5f0a021c 	svcpl	0x000a021c
   1ae54:	25f20524 	ldrbcs	r0, [r2, #1316]!	; 0x524
   1ae58:	901d0000 	andsls	r0, sp, r0
   1ae5c:	0a0000c1 	beq	1b168 <__ram_ret_data_start+0x178d8>
   1ae60:	5c172461 	cfldrspl	mvf2, [r7], {97}	; 0x61
   1ae64:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1ae68:	0000af46 	andeq	sl, r0, r6, asr #30
   1ae6c:	1e24620a 	cdpne	2, 2, cr6, cr4, cr10, {0}
   1ae70:	0000156e 	andeq	r1, r0, lr, ror #10
   1ae74:	0a021c00 	beq	a1e7c <__ram_ret_data_start+0x9e5ec>
   1ae78:	17052464 	strne	r2, [r5, -r4, ror #8]
   1ae7c:	1d000026 	stcne	0, cr0, [r0, #-152]	; 0xffffff68
   1ae80:	0000c3cd 	andeq	ip, r0, sp, asr #7
   1ae84:	1724660a 	strne	r6, [r4, -sl, lsl #12]!
   1ae88:	0000095c 	andeq	r0, r0, ip, asr r9
   1ae8c:	00b7051d 	adcseq	r0, r7, sp, lsl r5
   1ae90:	24670a00 	strbtcs	r0, [r7], #-2560	; 0xfffff600
   1ae94:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1ae98:	021c0000 	andseq	r0, ip, #0
   1ae9c:	0524690a 	streq	r6, [r4, #-2314]!	; 0xfffff6f6
   1aea0:	0000263c 	andeq	r2, r0, ip, lsr r6
   1aea4:	00c1961d 	sbceq	r9, r1, sp, lsl r6
   1aea8:	246b0a00 	strbtcs	r0, [fp], #-2560	; 0xfffff600
   1aeac:	00095c17 	andeq	r5, r9, r7, lsl ip
   1aeb0:	b3c61d00 	biclt	r1, r6, #0, 26
   1aeb4:	6c0a0000 	stcvs	0, cr0, [sl], {-0}
   1aeb8:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1aebc:	1c000000 	stcne	0, cr0, [r0], {-0}
   1aec0:	246e0a02 	strbtcs	r0, [lr], #-2562	; 0xfffff5fe
   1aec4:	00266105 	eoreq	r6, r6, r5, lsl #2
   1aec8:	c3d41d00 	bicsgt	r1, r4, #0, 26
   1aecc:	700a0000 	andvc	r0, sl, r0
   1aed0:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1aed4:	3a1d0000 	bcc	75aedc <__ram_ret_data_start+0x75764c>
   1aed8:	0a0000bc 	beq	1b1d0 <__ram_ret_data_start+0x17940>
   1aedc:	ca1f2471 	bgt	7e40a8 <__ram_ret_data_start+0x7e0818>
   1aee0:	00000015 	andeq	r0, r0, r5, lsl r0
   1aee4:	730a021c 	movwvc	r0, #41500	; 0xa21c
   1aee8:	26860524 	strcs	r0, [r6], r4, lsr #10
   1aeec:	9c1d0000 	ldcls	0, cr0, [sp], {-0}
   1aef0:	0a0000c1 	beq	1b1fc <__ram_ret_data_start+0x1796c>
   1aef4:	5c172475 	cfldrspl	mvf2, [r7], {117}	; 0x75
   1aef8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1aefc:	0000c569 	andeq	ip, r0, r9, ror #10
   1af00:	1e24760a 	cfmadda32ne	mvax0, mvax7, mvfx4, mvfx10
   1af04:	0000156e 	andeq	r1, r0, lr, ror #10
   1af08:	0a021c00 	beq	a1f10 <__ram_ret_data_start+0x9e680>
   1af0c:	ab052478 	blge	1640f4 <__ram_ret_data_start+0x160864>
   1af10:	1d000026 	stcne	0, cr0, [r0, #-152]	; 0xffffff68
   1af14:	0000bce3 	andeq	fp, r0, r3, ror #25
   1af18:	17247a0a 	strne	r7, [r4, -sl, lsl #20]!
   1af1c:	0000095c 	andeq	r0, r0, ip, asr r9
   1af20:	00c1651d 	sbceq	r6, r1, sp, lsl r5
   1af24:	247b0a00 	ldrbtcs	r0, [fp], #-2560	; 0xfffff600
   1af28:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1af2c:	021c0000 	andseq	r0, ip, #0
   1af30:	05247d0a 	streq	r7, [r4, #-3338]!	; 0xfffff2f6
   1af34:	000026d0 	ldrdeq	r2, [r0], -r0
   1af38:	00c02d1d 	sbceq	r2, r0, sp, lsl sp
   1af3c:	247f0a00 	ldrbtcs	r0, [pc], #-2560	; 1af44 <__ram_ret_data_start+0x176b4>
   1af40:	00095c17 	andeq	r5, r9, r7, lsl ip
   1af44:	bdac1d00 	stclt	13, cr1, [ip]
   1af48:	800a0000 	andhi	r0, sl, r0
   1af4c:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1af50:	1c000000 	stcne	0, cr0, [r0], {-0}
   1af54:	24820a02 	strcs	r0, [r2], #2562	; 0xa02
   1af58:	0026f505 	eoreq	pc, r6, r5, lsl #10
   1af5c:	c3e91d00 	mvngt	r1, #0, 26
   1af60:	840a0000 	strhi	r0, [sl], #-0
   1af64:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1af68:	7e1d0000 	cdpvc	0, 1, cr0, cr13, cr0, {0}
   1af6c:	0a0000c7 	beq	1b290 <__ram_ret_data_start+0x17a00>
   1af70:	ca1f2485 	bgt	7e418c <__ram_ret_data_start+0x7e08fc>
   1af74:	00000015 	andeq	r0, r0, r5, lsl r0
   1af78:	870a021c 	smladhi	sl, ip, r2, r0
   1af7c:	271a0524 	ldrcs	r0, [sl, -r4, lsr #10]
   1af80:	a21d0000 	andsge	r0, sp, #0
   1af84:	0a0000c1 	beq	1b290 <__ram_ret_data_start+0x17a00>
   1af88:	5c172489 	cfldrspl	mvf2, [r7], {137}	; 0x89
   1af8c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1af90:	0000c2d3 	ldrdeq	ip, [r0], -r3
   1af94:	1e248a0a 	vmulne.f32	s16, s8, s20
   1af98:	0000156e 	andeq	r1, r0, lr, ror #10
   1af9c:	0a021c00 	beq	a1fa4 <__ram_ret_data_start+0x9e714>
   1afa0:	3f05248c 	svccc	0x0005248c
   1afa4:	1d000027 	stcne	0, cr0, [r0, #-156]	; 0xffffff64
   1afa8:	0000c3f0 	strdeq	ip, [r0], -r0
   1afac:	17248e0a 	strne	r8, [r4, -sl, lsl #28]!
   1afb0:	0000095c 	andeq	r0, r0, ip, asr r9
   1afb4:	00b2d71d 	adcseq	sp, r2, sp, lsl r7
   1afb8:	248f0a00 	strcs	r0, [pc], #2560	; 1afc0 <__ram_ret_data_start+0x17730>
   1afbc:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1afc0:	021c0000 	andseq	r0, ip, #0
   1afc4:	0524910a 	streq	r9, [r4, #-266]!	; 0xfffffef6
   1afc8:	00002764 	andeq	r2, r0, r4, ror #14
   1afcc:	00c1a81d 	sbceq	sl, r1, sp, lsl r8
   1afd0:	24930a00 	ldrcs	r0, [r3], #2560	; 0xa00
   1afd4:	00095c17 	andeq	r5, r9, r7, lsl ip
   1afd8:	b1db1d00 	bicslt	r1, fp, r0, lsl #26
   1afdc:	940a0000 	strls	r0, [sl], #-0
   1afe0:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1afe4:	1c000000 	stcne	0, cr0, [r0], {-0}
   1afe8:	24960a02 	ldrcs	r0, [r6], #2562	; 0xa02
   1afec:	00278905 	eoreq	r8, r7, r5, lsl #18
   1aff0:	c3f71d00 	mvnsgt	r1, #0, 26
   1aff4:	980a0000 	stmdals	sl, {}	; <UNPREDICTABLE>
   1aff8:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1affc:	501d0000 	andspl	r0, sp, r0
   1b000:	0a0000b7 	beq	1b2e4 <__ram_ret_data_start+0x17a54>
   1b004:	ca1f2499 	bgt	7e4270 <__ram_ret_data_start+0x7e09e0>
   1b008:	00000015 	andeq	r0, r0, r5, lsl r0
   1b00c:	9b0a021c 	blls	29b884 <__ram_ret_data_start+0x297ff4>
   1b010:	27ae0524 	strcs	r0, [lr, r4, lsr #10]!
   1b014:	ae1d0000 	cdpge	0, 1, cr0, cr13, cr0, {0}
   1b018:	0a0000c1 	beq	1b324 <__ram_ret_data_start+0x17a94>
   1b01c:	5c17249d 	cfldrspl	mvf2, [r7], {157}	; 0x9d
   1b020:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b024:	0000b3f6 	strdeq	fp, [r0], -r6
   1b028:	1e249e0a 	cdpne	14, 2, cr9, cr4, cr10, {0}
   1b02c:	0000156e 	andeq	r1, r0, lr, ror #10
   1b030:	0a021c00 	beq	a2038 <__ram_ret_data_start+0x9e7a8>
   1b034:	d30524a0 	movwle	r2, #21664	; 0x54a0
   1b038:	1d000027 	stcne	0, cr0, [r0, #-156]	; 0xffffff64
   1b03c:	0000c3fe 	strdeq	ip, [r0], -lr
   1b040:	1724a20a 	strne	sl, [r4, -sl, lsl #4]!
   1b044:	0000095c 	andeq	r0, r0, ip, asr r9
   1b048:	00bc681d 	adcseq	r6, ip, sp, lsl r8
   1b04c:	24a30a00 	strtcs	r0, [r3], #2560	; 0xa00
   1b050:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b054:	021c0000 	andseq	r0, ip, #0
   1b058:	0524a50a 	streq	sl, [r4, #-1290]!	; 0xfffffaf6
   1b05c:	000027f8 	strdeq	r2, [r0], -r8
   1b060:	00b34f1d 	adcseq	r4, r3, sp, lsl pc
   1b064:	24a70a00 	strtcs	r0, [r7], #2560	; 0xa00
   1b068:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b06c:	b4061d00 	strlt	r1, [r6], #-3328	; 0xfffff300
   1b070:	a80a0000 	stmdage	sl, {}	; <UNPREDICTABLE>
   1b074:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1b078:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b07c:	24aa0a02 	strtcs	r0, [sl], #2562	; 0xa02
   1b080:	00281d05 	eoreq	r1, r8, r5, lsl #26
   1b084:	b55b1d00 	ldrblt	r1, [fp, #-3328]	; 0xfffff300
   1b088:	ac0a0000 	stcge	0, cr0, [sl], {-0}
   1b08c:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1b090:	ec1d0000 	ldc	0, cr0, [sp], {-0}
   1b094:	0a0000b6 	beq	1b374 <__ram_ret_data_start+0x17ae4>
   1b098:	ca1f24ad 	bgt	7e4354 <__ram_ret_data_start+0x7e0ac4>
   1b09c:	00000015 	andeq	r0, r0, r5, lsl r0
   1b0a0:	af0a021c 	svcge	0x000a021c
   1b0a4:	28420524 	stmdacs	r2, {r2, r5, r8, sl}^
   1b0a8:	561d0000 	ldrpl	r0, [sp], -r0
   1b0ac:	0a0000b3 	beq	1b380 <__ram_ret_data_start+0x17af0>
   1b0b0:	5c1724b1 	cfldrspl	mvf2, [r7], {177}	; 0xb1
   1b0b4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b0b8:	0000b8eb 	andeq	fp, r0, fp, ror #17
   1b0bc:	1e24b20a 	cdpne	2, 2, cr11, cr4, cr10, {0}
   1b0c0:	0000156e 	andeq	r1, r0, lr, ror #10
   1b0c4:	0a021c00 	beq	a20cc <__ram_ret_data_start+0x9e83c>
   1b0c8:	670524b4 			; <UNDEFINED> instruction: 0x670524b4
   1b0cc:	1d000028 	stcne	0, cr0, [r0, #-160]	; 0xffffff60
   1b0d0:	0000b563 	andeq	fp, r0, r3, ror #10
   1b0d4:	1724b60a 	strne	fp, [r4, -sl, lsl #12]!
   1b0d8:	0000095c 	andeq	r0, r0, ip, asr r9
   1b0dc:	00bc271d 	adcseq	r2, ip, sp, lsl r7
   1b0e0:	24b70a00 	ldrtcs	r0, [r7], #2560	; 0xa00
   1b0e4:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b0e8:	021c0000 	andseq	r0, ip, #0
   1b0ec:	0524b90a 	streq	fp, [r4, #-2314]!	; 0xfffff6f6
   1b0f0:	0000288c 	andeq	r2, r0, ip, lsl #17
   1b0f4:	00b35d1d 	adcseq	r5, r3, sp, lsl sp
   1b0f8:	24bb0a00 	ldrtcs	r0, [fp], #2560	; 0xa00
   1b0fc:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b100:	bdfd1d00 	ldcllt	13, cr1, [sp]
   1b104:	bc0a0000 	stclt	0, cr0, [sl], {-0}
   1b108:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1b10c:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b110:	24be0a02 	ldrtcs	r0, [lr], #2562	; 0xa02
   1b114:	0028b105 	eoreq	fp, r8, r5, lsl #2
   1b118:	b56b1d00 	strblt	r1, [fp, #-3328]!	; 0xfffff300
   1b11c:	c00a0000 	andgt	r0, sl, r0
   1b120:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1b124:	541d0000 	ldrpl	r0, [sp], #-0
   1b128:	0a0000c1 	beq	1b434 <__ram_ret_data_start+0x17ba4>
   1b12c:	ca1f24c1 	bgt	7e4438 <__ram_ret_data_start+0x7e0ba8>
   1b130:	00000015 	andeq	r0, r0, r5, lsl r0
   1b134:	c30a021c 	movwgt	r0, #41500	; 0xa21c
   1b138:	28d60524 	ldmcs	r6, {r2, r5, r8, sl}^
   1b13c:	dc1d0000 	ldcle	0, cr0, [sp], {-0}
   1b140:	0a0000bc 	beq	1b438 <__ram_ret_data_start+0x17ba8>
   1b144:	5c1724c5 	cfldrspl	mvf2, [r7], {197}	; 0xc5
   1b148:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b14c:	0000c339 	andeq	ip, r0, r9, lsr r3
   1b150:	1e24c60a 	cfmadda32ne	mvax0, mvax12, mvfx4, mvfx10
   1b154:	0000156e 	andeq	r1, r0, lr, ror #10
   1b158:	0a021c00 	beq	a2160 <__ram_ret_data_start+0x9e8d0>
   1b15c:	fb0524c8 	blx	164486 <__ram_ret_data_start+0x160bf6>
   1b160:	1d000028 	stcne	0, cr0, [r0, #-160]	; 0xffffff60
   1b164:	0000b573 	andeq	fp, r0, r3, ror r5
   1b168:	1724ca0a 	strne	ip, [r4, -sl, lsl #20]!
   1b16c:	0000095c 	andeq	r0, r0, ip, asr r9
   1b170:	00c7681d 	sbceq	r6, r7, sp, lsl r8
   1b174:	24cb0a00 	strbcs	r0, [fp], #2560	; 0xa00
   1b178:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b17c:	021c0000 	andseq	r0, ip, #0
   1b180:	0524cd0a 	streq	ip, [r4, #-3338]!	; 0xfffff2f6
   1b184:	00002920 	andeq	r2, r0, r0, lsr #18
   1b188:	00b36c1d 	adcseq	r6, r3, sp, lsl ip
   1b18c:	24cf0a00 	strbcs	r0, [pc], #2560	; 1b194 <__ram_ret_data_start+0x17904>
   1b190:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b194:	afc71d00 	svcge	0x00c71d00
   1b198:	d00a0000 	andle	r0, sl, r0
   1b19c:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1b1a0:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b1a4:	24d20a02 	ldrbcs	r0, [r2], #2562	; 0xa02
   1b1a8:	00294505 	eoreq	r4, r9, r5, lsl #10
   1b1ac:	b57b1d00 	ldrblt	r1, [fp, #-3328]!	; 0xfffff300
   1b1b0:	d40a0000 	strle	r0, [sl], #-0
   1b1b4:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1b1b8:	c71d0000 	ldrgt	r0, [sp, -r0]
   1b1bc:	0a0000b2 	beq	1b48c <__ram_ret_data_start+0x17bfc>
   1b1c0:	ca1f24d5 	bgt	7e451c <__ram_ret_data_start+0x7e0c8c>
   1b1c4:	00000015 	andeq	r0, r0, r5, lsl r0
   1b1c8:	d70a021c 	smladle	sl, ip, r2, r0
   1b1cc:	296a0524 	stmdbcs	sl!, {r2, r5, r8, sl}^
   1b1d0:	731d0000 	tstvc	sp, #0
   1b1d4:	0a0000b3 	beq	1b4a8 <__ram_ret_data_start+0x17c18>
   1b1d8:	5c1724d9 	cfldrspl	mvf2, [r7], {217}	; 0xd9
   1b1dc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b1e0:	0000b43d 	andeq	fp, r0, sp, lsr r4
   1b1e4:	1e24da0a 	vmulne.f32	s26, s8, s20
   1b1e8:	0000156e 	andeq	r1, r0, lr, ror #10
   1b1ec:	0a021c00 	beq	a21f4 <__ram_ret_data_start+0x9e964>
   1b1f0:	8f0524dc 	svchi	0x000524dc
   1b1f4:	1d000029 	stcne	0, cr0, [r0, #-164]	; 0xffffff5c
   1b1f8:	0000b583 	andeq	fp, r0, r3, lsl #11
   1b1fc:	1724de0a 	strne	sp, [r4, -sl, lsl #28]!
   1b200:	0000095c 	andeq	r0, r0, ip, asr r9
   1b204:	00b7191d 	adcseq	r1, r7, sp, lsl r9
   1b208:	24df0a00 	ldrbcs	r0, [pc], #2560	; 1b210 <__ram_ret_data_start+0x17980>
   1b20c:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b210:	021c0000 	andseq	r0, ip, #0
   1b214:	0524e10a 	streq	lr, [r4, #-266]!	; 0xfffffef6
   1b218:	000029b4 			; <UNDEFINED> instruction: 0x000029b4
   1b21c:	00c2611d 	sbceq	r6, r2, sp, lsl r1
   1b220:	24e30a00 	strbtcs	r0, [r3], #2560	; 0xa00
   1b224:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b228:	c5cd1d00 	strbgt	r1, [sp, #3328]	; 0xd00
   1b22c:	e40a0000 	str	r0, [sl], #-0
   1b230:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1b234:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b238:	24e60a02 	strbtcs	r0, [r6], #2562	; 0xa02
   1b23c:	0029d905 	eoreq	sp, r9, r5, lsl #18
   1b240:	c4dc1d00 	ldrbgt	r1, [ip], #3328	; 0xd00
   1b244:	e80a0000 	stmda	sl, {}	; <UNPREDICTABLE>
   1b248:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1b24c:	091d0000 	ldmdbeq	sp, {}	; <UNPREDICTABLE>
   1b250:	0a0000b6 	beq	1b530 <__ram_ret_data_start+0x17ca0>
   1b254:	ca1f24e9 	bgt	7e4600 <__ram_ret_data_start+0x7e0d70>
   1b258:	00000015 	andeq	r0, r0, r5, lsl r0
   1b25c:	eb0a021c 	bl	29bad4 <__ram_ret_data_start+0x298244>
   1b260:	29fe0524 	ldmibcs	lr!, {r2, r5, r8, sl}^
   1b264:	a71d0000 	ldrge	r0, [sp, -r0]
   1b268:	0a0000c2 	beq	1b578 <__ram_ret_data_start+0x17ce8>
   1b26c:	5c1724ed 	cfldrspl	mvf2, [r7], {237}	; 0xed
   1b270:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b274:	0000b1d3 	ldrdeq	fp, [r0], -r3
   1b278:	1e24ee0a 	cdpne	14, 2, cr14, cr4, cr10, {0}
   1b27c:	0000156e 	andeq	r1, r0, lr, ror #10
   1b280:	0a021c00 	beq	a2288 <__ram_ret_data_start+0x9e9f8>
   1b284:	230524f0 	movwcs	r2, #21744	; 0x54f0
   1b288:	1d00002a 	stcne	0, cr0, [r0, #-168]	; 0xffffff58
   1b28c:	0000c4e3 	andeq	ip, r0, r3, ror #9
   1b290:	1724f20a 	strne	pc, [r4, -sl, lsl #4]!
   1b294:	0000095c 	andeq	r0, r0, ip, asr r9
   1b298:	00b9f71d 	adcseq	pc, r9, sp, lsl r7	; <UNPREDICTABLE>
   1b29c:	24f30a00 	ldrbtcs	r0, [r3], #2560	; 0xa00
   1b2a0:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b2a4:	021c0000 	andseq	r0, ip, #0
   1b2a8:	0524f50a 	streq	pc, [r4, #-1290]!	; 0xfffffaf6
   1b2ac:	00002a48 	andeq	r2, r0, r8, asr #20
   1b2b0:	00c26e1d 	sbceq	r6, r2, sp, lsl lr
   1b2b4:	24f70a00 	ldrbtcs	r0, [r7], #2560	; 0xa00
   1b2b8:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b2bc:	b5dc1d00 	ldrblt	r1, [ip, #3328]	; 0xd00
   1b2c0:	f80a0000 			; <UNDEFINED> instruction: 0xf80a0000
   1b2c4:	156e1e24 	strbne	r1, [lr, #-3620]!	; 0xfffff1dc
   1b2c8:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b2cc:	24fa0a02 	ldrbtcs	r0, [sl], #2562	; 0xa02
   1b2d0:	002a6d05 	eoreq	r6, sl, r5, lsl #26
   1b2d4:	c4ea1d00 	strbtgt	r1, [sl], #3328	; 0xd00
   1b2d8:	fc0a0000 	stc2	0, cr0, [sl], {-0}
   1b2dc:	095c1724 	ldmdbeq	ip, {r2, r5, r8, r9, sl, ip}^
   1b2e0:	c31d0000 	tstgt	sp, #0
   1b2e4:	0a0000be 	beq	1b5e4 <__ram_ret_data_start+0x17d54>
   1b2e8:	ca1f24fd 	bgt	7e46e4 <__ram_ret_data_start+0x7e0e54>
   1b2ec:	00000015 	andeq	r0, r0, r5, lsl r0
   1b2f0:	ff0a021c 			; <UNDEFINED> instruction: 0xff0a021c
   1b2f4:	2a920524 	bcs	fe49c78c <__data_end_ram_ret__+0xde3ac78c>
   1b2f8:	741d0000 	ldrvc	r0, [sp], #-0
   1b2fc:	0a0000c2 	beq	1b60c <__ram_ret_data_start+0x17d7c>
   1b300:	5c172501 	cfldr32pl	mvfx2, [r7], {1}
   1b304:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b308:	0000b44e 	andeq	fp, r0, lr, asr #8
   1b30c:	1e25020a 	cdpne	2, 2, cr0, cr5, cr10, {0}
   1b310:	0000156e 	andeq	r1, r0, lr, ror #10
   1b314:	0a021c00 	beq	a231c <__ram_ret_data_start+0x9ea8c>
   1b318:	b7052504 	strlt	r2, [r5, -r4, lsl #10]
   1b31c:	1d00002a 	stcne	0, cr0, [r0, #-168]	; 0xffffff58
   1b320:	0000c4f1 	strdeq	ip, [r0], -r1
   1b324:	1725060a 	strne	r0, [r5, -sl, lsl #12]!
   1b328:	0000095c 	andeq	r0, r0, ip, asr r9
   1b32c:	00c4791d 	sbceq	r7, r4, sp, lsl r9
   1b330:	25070a00 	strcs	r0, [r7, #-2560]	; 0xfffff600
   1b334:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b338:	021c0000 	andseq	r0, ip, #0
   1b33c:	0525090a 	streq	r0, [r5, #-2314]!	; 0xfffff6f6
   1b340:	00002adc 	ldrdeq	r2, [r0], -ip
   1b344:	00c27a1d 	sbceq	r7, r2, sp, lsl sl
   1b348:	250b0a00 	strcs	r0, [fp, #-2560]	; 0xfffff600
   1b34c:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b350:	c0091d00 	andgt	r1, r9, r0, lsl #26
   1b354:	0c0a0000 	stceq	0, cr0, [sl], {-0}
   1b358:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b35c:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b360:	250e0a02 	strcs	r0, [lr, #-2562]	; 0xfffff5fe
   1b364:	002b0105 	eoreq	r0, fp, r5, lsl #2
   1b368:	c4f81d00 	ldrbtgt	r1, [r8], #3328	; 0xd00
   1b36c:	100a0000 	andne	r0, sl, r0
   1b370:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b374:	9b1d0000 	blls	75b37c <__ram_ret_data_start+0x757aec>
   1b378:	0a0000b0 	beq	1b640 <__ram_ret_data_start+0x17db0>
   1b37c:	ca1f2511 	bgt	7e47c8 <__ram_ret_data_start+0x7e0f38>
   1b380:	00000015 	andeq	r0, r0, r5, lsl r0
   1b384:	130a021c 	movwne	r0, #41500	; 0xa21c
   1b388:	2b260525 	blcs	99c824 <__ram_ret_data_start+0x998f94>
   1b38c:	ff1d0000 			; <UNDEFINED> instruction: 0xff1d0000
   1b390:	0a0000c2 	beq	1b6a0 <__ram_ret_data_start+0x17e10>
   1b394:	5c172515 	cfldr32pl	mvfx2, [r7], {21}
   1b398:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b39c:	0000c617 	andeq	ip, r0, r7, lsl r6
   1b3a0:	1e25160a 	cfmadda32ne	mvax0, mvax1, mvfx5, mvfx10
   1b3a4:	0000156e 	andeq	r1, r0, lr, ror #10
   1b3a8:	0a021c00 	beq	a23b0 <__ram_ret_data_start+0x9eb20>
   1b3ac:	4b052518 	blmi	164814 <__ram_ret_data_start+0x160f84>
   1b3b0:	1d00002b 	stcne	0, cr0, [r0, #-172]	; 0xffffff54
   1b3b4:	0000c4ff 	strdeq	ip, [r0], -pc	; <UNPREDICTABLE>
   1b3b8:	17251a0a 	strne	r1, [r5, -sl, lsl #20]!
   1b3bc:	0000095c 	andeq	r0, r0, ip, asr r9
   1b3c0:	00b6a21d 	adcseq	sl, r6, sp, lsl r2
   1b3c4:	251b0a00 	ldrcs	r0, [fp, #-2560]	; 0xfffff600
   1b3c8:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b3cc:	021c0000 	andseq	r0, ip, #0
   1b3d0:	05251d0a 	streq	r1, [r5, #-3338]!	; 0xfffff2f6
   1b3d4:	00002b70 	andeq	r2, r0, r0, ror fp
   1b3d8:	00c2b81d 	sbceq	fp, r2, sp, lsl r8
   1b3dc:	251f0a00 	ldrcs	r0, [pc, #-2560]	; 1a9e4 <__ram_ret_data_start+0x17154>
   1b3e0:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b3e4:	b2091d00 	andlt	r1, r9, #0, 26
   1b3e8:	200a0000 	andcs	r0, sl, r0
   1b3ec:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b3f0:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b3f4:	25220a02 	strcs	r0, [r2, #-2562]!	; 0xfffff5fe
   1b3f8:	002b9505 	eoreq	r9, fp, r5, lsl #10
   1b3fc:	c5061d00 	strgt	r1, [r6, #-3328]	; 0xfffff300
   1b400:	240a0000 	strcs	r0, [sl], #-0
   1b404:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b408:	2b1d0000 	blcs	75b410 <__ram_ret_data_start+0x757b80>
   1b40c:	0a0000ba 	beq	1b6fc <__ram_ret_data_start+0x17e6c>
   1b410:	ca1f2525 	bgt	7e48ac <__ram_ret_data_start+0x7e101c>
   1b414:	00000015 	andeq	r0, r0, r5, lsl r0
   1b418:	270a021c 	smladcs	sl, ip, r2, r0
   1b41c:	2bba0525 	blcs	fee9c8b8 <__data_end_ram_ret__+0xdedac8b8>
   1b420:	8d1d0000 	ldchi	0, cr0, [sp, #-0]
   1b424:	0a0000c2 	beq	1b734 <__ram_ret_data_start+0x17ea4>
   1b428:	5c172529 	cfldr32pl	mvfx2, [r7], {41}	; 0x29
   1b42c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b430:	0000b62b 	andeq	fp, r0, fp, lsr #12
   1b434:	1e252a0a 	vmulne.f32	s4, s10, s20
   1b438:	0000156e 	andeq	r1, r0, lr, ror #10
   1b43c:	0a021c00 	beq	a2444 <__ram_ret_data_start+0x9ebb4>
   1b440:	df05252c 	svcle	0x0005252c
   1b444:	1d00002b 	stcne	0, cr0, [r0, #-172]	; 0xffffff54
   1b448:	0000c50d 	andeq	ip, r0, sp, lsl #10
   1b44c:	17252e0a 	strne	r2, [r5, -sl, lsl #28]!
   1b450:	0000095c 	andeq	r0, r0, ip, asr r9
   1b454:	00bf021d 	adcseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
   1b458:	252f0a00 	strcs	r0, [pc, #-2560]!	; 1aa60 <__ram_ret_data_start+0x171d0>
   1b45c:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b460:	021c0000 	andseq	r0, ip, #0
   1b464:	0525310a 	streq	r3, [r5, #-266]!	; 0xfffffef6
   1b468:	00002c04 	andeq	r2, r0, r4, lsl #24
   1b46c:	00c2931d 	sbceq	r9, r2, sp, lsl r3
   1b470:	25330a00 	ldrcs	r0, [r3, #-2560]!	; 0xfffff600
   1b474:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b478:	bb661d00 	bllt	19a2880 <__ram_ret_data_start+0x199eff0>
   1b47c:	340a0000 	strcc	r0, [sl], #-0
   1b480:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b484:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b488:	25360a02 	ldrcs	r0, [r6, #-2562]!	; 0xfffff5fe
   1b48c:	002c2905 	eoreq	r2, ip, r5, lsl #18
   1b490:	c5141d00 	ldrgt	r1, [r4, #-3328]	; 0xfffff300
   1b494:	380a0000 	stmdacc	sl, {}	; <UNPREDICTABLE>
   1b498:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b49c:	d31d0000 	tstle	sp, #0
   1b4a0:	0a0000c4 	beq	1b7b8 <__ram_ret_data_start+0x17f28>
   1b4a4:	ca1f2539 	bgt	7e4990 <__ram_ret_data_start+0x7e1100>
   1b4a8:	00000015 	andeq	r0, r0, r5, lsl r0
   1b4ac:	3b0a021c 	blcc	29bd24 <__ram_ret_data_start+0x298494>
   1b4b0:	2c4e0525 	cfstr64cs	mvdx0, [lr], {37}	; 0x25
   1b4b4:	991d0000 	ldmdbls	sp, {}	; <UNPREDICTABLE>
   1b4b8:	0a0000c2 	beq	1b7c8 <__ram_ret_data_start+0x17f38>
   1b4bc:	5c17253d 	cfldr32pl	mvfx2, [r7], {61}	; 0x3d
   1b4c0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b4c4:	0000c052 	andeq	ip, r0, r2, asr r0
   1b4c8:	1e253e0a 	cdpne	14, 2, cr3, cr5, cr10, {0}
   1b4cc:	0000156e 	andeq	r1, r0, lr, ror #10
   1b4d0:	0a021c00 	beq	a24d8 <__ram_ret_data_start+0x9ec48>
   1b4d4:	73052540 	movwvc	r2, #21824	; 0x5540
   1b4d8:	1d00002c 	stcne	0, cr0, [r0, #-176]	; 0xffffff50
   1b4dc:	0000c51b 	andeq	ip, r0, fp, lsl r5
   1b4e0:	1725420a 	strne	r4, [r5, -sl, lsl #4]!
   1b4e4:	0000095c 	andeq	r0, r0, ip, asr r9
   1b4e8:	00b0f81d 	adcseq	pc, r0, sp, lsl r8	; <UNPREDICTABLE>
   1b4ec:	25430a00 	strbcs	r0, [r3, #-2560]	; 0xfffff600
   1b4f0:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b4f4:	021c0000 	andseq	r0, ip, #0
   1b4f8:	0525450a 	streq	r4, [r5, #-1290]!	; 0xfffffaf6
   1b4fc:	00002c98 	muleq	r0, r8, ip
   1b500:	00b7b01d 	adcseq	fp, r7, sp, lsl r0
   1b504:	25470a00 	strbcs	r0, [r7, #-2560]	; 0xfffff600
   1b508:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b50c:	b0921d00 	addslt	r1, r2, r0, lsl #26
   1b510:	480a0000 	stmdami	sl, {}	; <UNPREDICTABLE>
   1b514:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b518:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b51c:	254a0a02 	strbcs	r0, [sl, #-2562]	; 0xfffff5fe
   1b520:	002cbd05 	eoreq	fp, ip, r5, lsl #26
   1b524:	ba8a1d00 	blt	fe2a292c <__data_end_ram_ret__+0xde1b292c>
   1b528:	4c0a0000 	stcmi	0, cr0, [sl], {-0}
   1b52c:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b530:	961d0000 	ldrls	r0, [sp], -r0
   1b534:	0a0000b3 	beq	1b808 <__ram_ret_data_start+0x17f78>
   1b538:	ca1f254d 	bgt	7e4a74 <__ram_ret_data_start+0x7e11e4>
   1b53c:	00000015 	andeq	r0, r0, r5, lsl r0
   1b540:	4f0a021c 	svcmi	0x000a021c
   1b544:	2ce20525 	cfstr64cs	mvdx0, [r2], #148	; 0x94
   1b548:	b71d0000 	ldrlt	r0, [sp, -r0]
   1b54c:	0a0000b7 	beq	1b830 <__ram_ret_data_start+0x17fa0>
   1b550:	5c172551 	cfldr32pl	mvfx2, [r7], {81}	; 0x51
   1b554:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b558:	0000b4fe 	strdeq	fp, [r0], -lr
   1b55c:	1e25520a 	cdpne	2, 2, cr5, cr5, cr10, {0}
   1b560:	0000156e 	andeq	r1, r0, lr, ror #10
   1b564:	0a021c00 	beq	a256c <__ram_ret_data_start+0x9ecdc>
   1b568:	07052554 	smlsdeq	r5, r4, r5, r2
   1b56c:	1d00002d 	stcne	0, cr0, [r0, #-180]	; 0xffffff4c
   1b570:	0000ba92 	muleq	r0, r2, sl
   1b574:	1725560a 	strne	r5, [r5, -sl, lsl #12]!
   1b578:	0000095c 	andeq	r0, r0, ip, asr r9
   1b57c:	00b8311d 	adcseq	r3, r8, sp, lsl r1
   1b580:	25570a00 	ldrbcs	r0, [r7, #-2560]	; 0xfffff600
   1b584:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b588:	021c0000 	andseq	r0, ip, #0
   1b58c:	0525590a 	streq	r5, [r5, #-2314]!	; 0xfffff6f6
   1b590:	00002d2c 	andeq	r2, r0, ip, lsr #26
   1b594:	00b7be1d 	adcseq	fp, r7, sp, lsl lr
   1b598:	255b0a00 	ldrbcs	r0, [fp, #-2560]	; 0xfffff600
   1b59c:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b5a0:	ba221d00 	blt	8a29a8 <__ram_ret_data_start+0x89f118>
   1b5a4:	5c0a0000 	stcpl	0, cr0, [sl], {-0}
   1b5a8:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b5ac:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b5b0:	255e0a02 	ldrbcs	r0, [lr, #-2562]	; 0xfffff5fe
   1b5b4:	002d5105 	eoreq	r5, sp, r5, lsl #2
   1b5b8:	ba9a1d00 	blt	fe6a29c0 <__data_end_ram_ret__+0xde5b29c0>
   1b5bc:	600a0000 	andvs	r0, sl, r0
   1b5c0:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b5c4:	6c1d0000 	ldcvs	0, cr0, [sp], {-0}
   1b5c8:	0a0000bd 	beq	1b8c4 <__ram_ret_data_start+0x18034>
   1b5cc:	ca1f2561 	bgt	7e4b58 <__ram_ret_data_start+0x7e12c8>
   1b5d0:	00000015 	andeq	r0, r0, r5, lsl r0
   1b5d4:	630a021c 	movwvs	r0, #41500	; 0xa21c
   1b5d8:	2d760525 	cfldr64cs	mvdx0, [r6, #-148]!	; 0xffffff6c
   1b5dc:	c51d0000 	ldrgt	r0, [sp, #-0]
   1b5e0:	0a0000b7 	beq	1b8c4 <__ram_ret_data_start+0x18034>
   1b5e4:	5c172565 	cfldr32pl	mvfx2, [r7], {101}	; 0x65
   1b5e8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b5ec:	0000bac2 	andeq	fp, r0, r2, asr #21
   1b5f0:	1e25660a 	cfmadda32ne	mvax0, mvax6, mvfx5, mvfx10
   1b5f4:	0000156e 	andeq	r1, r0, lr, ror #10
   1b5f8:	0a021c00 	beq	a2600 <__ram_ret_data_start+0x9ed70>
   1b5fc:	9b052568 	blls	164ba4 <__ram_ret_data_start+0x161314>
   1b600:	1d00002d 	stcne	0, cr0, [r0, #-180]	; 0xffffff4c
   1b604:	0000baa2 	andeq	fp, r0, r2, lsr #21
   1b608:	17256a0a 	strne	r6, [r5, -sl, lsl #20]!
   1b60c:	0000095c 	andeq	r0, r0, ip, asr r9
   1b610:	00b3451d 	adcseq	r4, r3, sp, lsl r5
   1b614:	256b0a00 	strbcs	r0, [fp, #-2560]!	; 0xfffff600
   1b618:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b61c:	021c0000 	andseq	r0, ip, #0
   1b620:	05256d0a 	streq	r6, [r5, #-3338]!	; 0xfffff2f6
   1b624:	00002dc0 	andeq	r2, r0, r0, asr #27
   1b628:	00b7eb1d 	adcseq	lr, r7, sp, lsl fp
   1b62c:	256f0a00 	strbcs	r0, [pc, #-2560]!	; 1ac34 <__ram_ret_data_start+0x173a4>
   1b630:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b634:	c4ca1d00 	strbgt	r1, [sl], #3328	; 0xd00
   1b638:	700a0000 	andvc	r0, sl, r0
   1b63c:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b640:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b644:	25720a02 	ldrbcs	r0, [r2, #-2562]!	; 0xfffff5fe
   1b648:	002de505 	eoreq	lr, sp, r5, lsl #10
   1b64c:	baaa1d00 	blt	feaa2a54 <__data_end_ram_ret__+0xde9b2a54>
   1b650:	740a0000 	strvc	r0, [sl], #-0
   1b654:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b658:	6c1d0000 	ldcvs	0, cr0, [sp], {-0}
   1b65c:	0a0000af 	beq	1b920 <__ram_ret_data_start+0x18090>
   1b660:	ca1f2575 	bgt	7e4c3c <__ram_ret_data_start+0x7e13ac>
   1b664:	00000015 	andeq	r0, r0, r5, lsl r0
   1b668:	770a021c 	smladvc	sl, ip, r2, r0
   1b66c:	2e0a0525 	cfsh32cs	mvfx0, mvfx10, #21
   1b670:	d41d0000 	ldrle	r0, [sp], #-0
   1b674:	0a0000b7 	beq	1b958 <__ram_ret_data_start+0x180c8>
   1b678:	5c172579 	cfldr32pl	mvfx2, [r7], {121}	; 0x79
   1b67c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b680:	0000b0ef 	andeq	fp, r0, pc, ror #1
   1b684:	1e257a0a 	vmulne.f32	s14, s10, s20
   1b688:	0000156e 	andeq	r1, r0, lr, ror #10
   1b68c:	0a021c00 	beq	a2694 <__ram_ret_data_start+0x9ee04>
   1b690:	2f05257c 	svccs	0x0005257c
   1b694:	1d00002e 	stcne	0, cr0, [r0, #-184]	; 0xffffff48
   1b698:	0000bab2 			; <UNDEFINED> instruction: 0x0000bab2
   1b69c:	17257e0a 	strne	r7, [r5, -sl, lsl #28]!
   1b6a0:	0000095c 	andeq	r0, r0, ip, asr r9
   1b6a4:	00b3e71d 	adcseq	lr, r3, sp, lsl r7
   1b6a8:	257f0a00 	ldrbcs	r0, [pc, #-2560]!	; 1acb0 <__ram_ret_data_start+0x17420>
   1b6ac:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b6b0:	021c0000 	andseq	r0, ip, #0
   1b6b4:	0525810a 	streq	r8, [r5, #-266]!	; 0xfffffef6
   1b6b8:	00002e54 	andeq	r2, r0, r4, asr lr
   1b6bc:	00c3631d 	sbceq	r6, r3, sp, lsl r3
   1b6c0:	25830a00 	strcs	r0, [r3, #2560]	; 0xa00
   1b6c4:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b6c8:	b88c1d00 	stmlt	ip, {r8, sl, fp, ip}
   1b6cc:	840a0000 	strhi	r0, [sl], #-0
   1b6d0:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b6d4:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b6d8:	25860a02 	strcs	r0, [r6, #2562]	; 0xa02
   1b6dc:	002e7905 	eoreq	r7, lr, r5, lsl #18
   1b6e0:	c5d51d00 	ldrbgt	r1, [r5, #3328]	; 0xd00
   1b6e4:	880a0000 	stmdahi	sl, {}	; <UNPREDICTABLE>
   1b6e8:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b6ec:	001d0000 	andseq	r0, sp, r0
   1b6f0:	0a0000ba 	beq	1b9e0 <__ram_ret_data_start+0x18150>
   1b6f4:	ca1f2589 	bgt	7e4d20 <__ram_ret_data_start+0x7e1490>
   1b6f8:	00000015 	andeq	r0, r0, r5, lsl r0
   1b6fc:	8b0a021c 	blhi	29bf74 <__ram_ret_data_start+0x2986e4>
   1b700:	2e9e0525 	cdpcs	5, 9, cr0, cr14, cr5, {1}
   1b704:	691d0000 	ldmdbvs	sp, {}	; <UNPREDICTABLE>
   1b708:	0a0000c3 	beq	1ba1c <__ram_ret_data_start+0x1818c>
   1b70c:	5c17258d 	cfldr32pl	mvfx2, [r7], {141}	; 0x8d
   1b710:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b714:	0000bdc0 	andeq	fp, r0, r0, asr #27
   1b718:	1e258e0a 	cdpne	14, 2, cr8, cr5, cr10, {0}
   1b71c:	0000156e 	andeq	r1, r0, lr, ror #10
   1b720:	0a021c00 	beq	a2728 <__ram_ret_data_start+0x9ee98>
   1b724:	c3052590 	movwgt	r2, #21904	; 0x5590
   1b728:	1d00002e 	stcne	0, cr0, [r0, #-184]	; 0xffffff48
   1b72c:	0000b651 	andeq	fp, r0, r1, asr r6
   1b730:	1725920a 	strne	r9, [r5, -sl, lsl #4]!
   1b734:	0000095c 	andeq	r0, r0, ip, asr r9
   1b738:	00c7871d 	sbceq	r8, r7, sp, lsl r7
   1b73c:	25930a00 	ldrcs	r0, [r3, #2560]	; 0xa00
   1b740:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b744:	021c0000 	andseq	r0, ip, #0
   1b748:	0525950a 	streq	r9, [r5, #-1290]!	; 0xfffffaf6
   1b74c:	00002ee8 	andeq	r2, r0, r8, ror #29
   1b750:	00c36f1d 	sbceq	r6, r3, sp, lsl pc
   1b754:	25970a00 	ldrcs	r0, [r7, #2560]	; 0xa00
   1b758:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b75c:	c2f71d00 	rscsgt	r1, r7, #0, 26
   1b760:	980a0000 	stmdals	sl, {}	; <UNPREDICTABLE>
   1b764:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b768:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b76c:	259a0a02 	ldrcs	r0, [sl, #2562]	; 0xa02
   1b770:	002f0d05 	eoreq	r0, pc, r5, lsl #26
   1b774:	c5e41d00 	strbgt	r1, [r4, #3328]!	; 0xd00
   1b778:	9c0a0000 	stcls	0, cr0, [sl], {-0}
   1b77c:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b780:	e01d0000 	ands	r0, sp, r0
   1b784:	0a0000b2 	beq	1ba54 <__ram_ret_data_start+0x181c4>
   1b788:	ca1f259d 	bgt	7e4e04 <__ram_ret_data_start+0x7e1574>
   1b78c:	00000015 	andeq	r0, r0, r5, lsl r0
   1b790:	9f0a021c 	svcls	0x000a021c
   1b794:	2f320525 	svccs	0x00320525
   1b798:	751d0000 	ldrvc	r0, [sp, #-0]
   1b79c:	0a0000c3 	beq	1bab0 <__ram_ret_data_start+0x18220>
   1b7a0:	5c1725a1 	cfldr32pl	mvfx2, [r7], {161}	; 0xa1
   1b7a4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b7a8:	0000b7db 	ldrdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   1b7ac:	1e25a20a 	cdpne	2, 2, cr10, cr5, cr10, {0}
   1b7b0:	0000156e 	andeq	r1, r0, lr, ror #10
   1b7b4:	0a021c00 	beq	a27bc <__ram_ret_data_start+0x9ef2c>
   1b7b8:	570525a4 	strpl	r2, [r5, -r4, lsr #11]
   1b7bc:	1d00002f 	stcne	0, cr0, [r0, #-188]	; 0xffffff44
   1b7c0:	0000c5eb 	andeq	ip, r0, fp, ror #11
   1b7c4:	1725a60a 	strne	sl, [r5, -sl, lsl #12]!
   1b7c8:	0000095c 	andeq	r0, r0, ip, asr r9
   1b7cc:	00b76b1d 	adcseq	r6, r7, sp, lsl fp
   1b7d0:	25a70a00 	strcs	r0, [r7, #2560]!	; 0xa00
   1b7d4:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b7d8:	021c0000 	andseq	r0, ip, #0
   1b7dc:	0525a90a 	streq	sl, [r5, #-2314]!	; 0xfffff6f6
   1b7e0:	00002f7c 	andeq	r2, r0, ip, ror pc
   1b7e4:	00c37b1d 	sbceq	r7, r3, sp, lsl fp
   1b7e8:	25ab0a00 	strcs	r0, [fp, #2560]!	; 0xa00
   1b7ec:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b7f0:	b3fe1d00 	mvnslt	r1, #0, 26
   1b7f4:	ac0a0000 	stcge	0, cr0, [sl], {-0}
   1b7f8:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b7fc:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b800:	25ae0a02 	strcs	r0, [lr, #2562]!	; 0xa02
   1b804:	002fa105 	eoreq	sl, pc, r5, lsl #2
   1b808:	c5f21d00 	ldrbgt	r1, [r2, #3328]!	; 0xd00
   1b80c:	b00a0000 	andlt	r0, sl, r0
   1b810:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b814:	7e1d0000 	cdpvc	0, 1, cr0, cr13, cr0, {0}
   1b818:	0a0000bc 	beq	1bb10 <__ram_ret_data_start+0x18280>
   1b81c:	ca1f25b1 	bgt	7e4ee8 <__ram_ret_data_start+0x7e1658>
   1b820:	00000015 	andeq	r0, r0, r5, lsl r0
   1b824:	b30a021c 	movwlt	r0, #41500	; 0xa21c
   1b828:	2fc60525 	svccs	0x00c60525
   1b82c:	811d0000 	tsthi	sp, r0
   1b830:	0a0000c3 	beq	1bb44 <__ram_ret_data_start+0x182b4>
   1b834:	5c1725b5 	cfldr32pl	mvfx2, [r7], {181}	; 0xb5
   1b838:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b83c:	0000b8c2 	andeq	fp, r0, r2, asr #17
   1b840:	1e25b60a 	cfmadda32ne	mvax0, mvax11, mvfx5, mvfx10
   1b844:	0000156e 	andeq	r1, r0, lr, ror #10
   1b848:	0a021c00 	beq	a2850 <__ram_ret_data_start+0x9efc0>
   1b84c:	eb0525b8 	bl	164f34 <__ram_ret_data_start+0x1616a4>
   1b850:	1d00002f 	stcne	0, cr0, [r0, #-188]	; 0xffffff44
   1b854:	0000c03c 	andeq	ip, r0, ip, lsr r0
   1b858:	1725ba0a 	strne	fp, [r5, -sl, lsl #20]!
   1b85c:	0000095c 	andeq	r0, r0, ip, asr r9
   1b860:	00c1c51d 	sbceq	ip, r1, sp, lsl r5
   1b864:	25bb0a00 	ldrcs	r0, [fp, #2560]!	; 0xa00
   1b868:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b86c:	021c0000 	andseq	r0, ip, #0
   1b870:	0525bd0a 	streq	fp, [r5, #-3338]!	; 0xfffff2f6
   1b874:	00003010 	andeq	r3, r0, r0, lsl r0
   1b878:	00c3871d 	sbceq	r8, r3, sp, lsl r7
   1b87c:	25bf0a00 	ldrcs	r0, [pc, #2560]!	; 1c284 <__ram_ret_data_start+0x189f4>
   1b880:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b884:	bddc1d00 	ldcllt	13, cr1, [ip]
   1b888:	c00a0000 	andgt	r0, sl, r0
   1b88c:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b890:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b894:	25c20a02 	strbcs	r0, [r2, #2562]	; 0xa02
   1b898:	00303505 	eorseq	r3, r0, r5, lsl #10
   1b89c:	c5f91d00 	ldrbgt	r1, [r9, #3328]!	; 0xd00
   1b8a0:	c40a0000 	strgt	r0, [sl], #-0
   1b8a4:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b8a8:	901d0000 	andsls	r0, sp, r0
   1b8ac:	0a0000c7 	beq	1bbd0 <__ram_ret_data_start+0x18340>
   1b8b0:	ca1f25c5 	bgt	7e4fcc <__ram_ret_data_start+0x7e173c>
   1b8b4:	00000015 	andeq	r0, r0, r5, lsl r0
   1b8b8:	c70a021c 	smladgt	sl, ip, r2, r0
   1b8bc:	305a0525 	subscc	r0, sl, r5, lsr #10
   1b8c0:	8d1d0000 	ldchi	0, cr0, [sp, #-0]
   1b8c4:	0a0000c3 	beq	1bbd8 <__ram_ret_data_start+0x18348>
   1b8c8:	5c1725c9 	cfldr32pl	mvfx2, [r7], {201}	; 0xc9
   1b8cc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b8d0:	0000c312 	andeq	ip, r0, r2, lsl r3
   1b8d4:	1e25ca0a 	vmulne.f32	s24, s10, s20
   1b8d8:	0000156e 	andeq	r1, r0, lr, ror #10
   1b8dc:	0a021c00 	beq	a28e4 <__ram_ret_data_start+0x9f054>
   1b8e0:	7f0525cc 	svcvc	0x000525cc
   1b8e4:	1d000030 	stcne	0, cr0, [r0, #-192]	; 0xffffff40
   1b8e8:	0000c600 	andeq	ip, r0, r0, lsl #12
   1b8ec:	1725ce0a 	strne	ip, [r5, -sl, lsl #28]!
   1b8f0:	0000095c 	andeq	r0, r0, ip, asr r9
   1b8f4:	00b32a1d 	adcseq	r2, r3, sp, lsl sl
   1b8f8:	25cf0a00 	strbcs	r0, [pc, #2560]	; 1c300 <__ram_ret_data_start+0x18a70>
   1b8fc:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b900:	021c0000 	andseq	r0, ip, #0
   1b904:	0525d10a 	streq	sp, [r5, #-266]!	; 0xfffffef6
   1b908:	000030a4 	andeq	r3, r0, r4, lsr #1
   1b90c:	00c3931d 	sbceq	r9, r3, sp, lsl r3
   1b910:	25d30a00 	ldrbcs	r0, [r3, #2560]	; 0xa00
   1b914:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b918:	afbf1d00 	svcge	0x00bf1d00
   1b91c:	d40a0000 	strle	r0, [sl], #-0
   1b920:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b924:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b928:	25d60a02 	ldrbcs	r0, [r6, #2562]	; 0xa02
   1b92c:	0030c905 	eorseq	ip, r0, r5, lsl #18
   1b930:	c6071d00 	strgt	r1, [r7], -r0, lsl #26
   1b934:	d80a0000 	stmdale	sl, {}	; <UNPREDICTABLE>
   1b938:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b93c:	961d0000 	ldrls	r0, [sp], -r0
   1b940:	0a0000b7 	beq	1bc24 <__ram_ret_data_start+0x18394>
   1b944:	ca1f25d9 	bgt	7e50b0 <__ram_ret_data_start+0x7e1820>
   1b948:	00000015 	andeq	r0, r0, r5, lsl r0
   1b94c:	db0a021c 	blle	29c1c4 <__ram_ret_data_start+0x298934>
   1b950:	30ee0525 	rsccc	r0, lr, r5, lsr #10
   1b954:	991d0000 	ldmdbls	sp, {}	; <UNPREDICTABLE>
   1b958:	0a0000c3 	beq	1bc6c <__ram_ret_data_start+0x183dc>
   1b95c:	5c1725dd 	cfldr32pl	mvfx2, [r7], {221}	; 0xdd
   1b960:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b964:	0000b428 	andeq	fp, r0, r8, lsr #8
   1b968:	1e25de0a 	cdpne	14, 2, cr13, cr5, cr10, {0}
   1b96c:	0000156e 	andeq	r1, r0, lr, ror #10
   1b970:	0a021c00 	beq	a2978 <__ram_ret_data_start+0x9f0e8>
   1b974:	130525e0 	movwne	r2, #21984	; 0x55e0
   1b978:	1d000031 	stcne	0, cr0, [r0, #-196]	; 0xffffff3c
   1b97c:	0000c05a 	andeq	ip, r0, sl, asr r0
   1b980:	1725e20a 	strne	lr, [r5, -sl, lsl #4]!
   1b984:	0000095c 	andeq	r0, r0, ip, asr r9
   1b988:	00bcbe1d 	adcseq	fp, ip, sp, lsl lr
   1b98c:	25e30a00 	strbcs	r0, [r3, #2560]!	; 0xa00
   1b990:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1b994:	021c0000 	andseq	r0, ip, #0
   1b998:	0525e50a 	streq	lr, [r5, #-1290]!	; 0xfffffaf6
   1b99c:	00003138 	andeq	r3, r0, r8, lsr r1
   1b9a0:	00bcea1d 	adcseq	lr, ip, sp, lsl sl
   1b9a4:	25e70a00 	strbcs	r0, [r7, #2560]!	; 0xa00
   1b9a8:	00095c17 	andeq	r5, r9, r7, lsl ip
   1b9ac:	c60e1d00 	strgt	r1, [lr], -r0, lsl #26
   1b9b0:	e80a0000 	stmda	sl, {}	; <UNPREDICTABLE>
   1b9b4:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1b9b8:	1c000000 	stcne	0, cr0, [r0], {-0}
   1b9bc:	25ea0a02 	strbcs	r0, [sl, #2562]!	; 0xa02
   1b9c0:	00315d05 	eorseq	r5, r1, r5, lsl #26
   1b9c4:	bf4d1d00 	svclt	0x004d1d00
   1b9c8:	ec0a0000 	stc	0, cr0, [sl], {-0}
   1b9cc:	095c1725 	ldmdbeq	ip, {r0, r2, r5, r8, r9, sl, ip}^
   1b9d0:	031d0000 	tsteq	sp, #0
   1b9d4:	0a0000b0 	beq	1bc9c <__ram_ret_data_start+0x1840c>
   1b9d8:	ca1f25ed 	bgt	7e5194 <__ram_ret_data_start+0x7e1904>
   1b9dc:	00000015 	andeq	r0, r0, r5, lsl r0
   1b9e0:	ef0a021c 	svc	0x000a021c
   1b9e4:	31820525 	orrcc	r0, r2, r5, lsr #10
   1b9e8:	f11d0000 			; <UNDEFINED> instruction: 0xf11d0000
   1b9ec:	0a0000bc 	beq	1bce4 <__ram_ret_data_start+0x18454>
   1b9f0:	5c1725f1 	cfldr32pl	mvfx2, [r7], {241}	; 0xf1
   1b9f4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1b9f8:	0000b1fb 	strdeq	fp, [r0], -fp	; <UNPREDICTABLE>
   1b9fc:	1e25f20a 	cdpne	2, 2, cr15, cr5, cr10, {0}
   1ba00:	0000156e 	andeq	r1, r0, lr, ror #10
   1ba04:	0a021c00 	beq	a2a0c <__ram_ret_data_start+0x9f17c>
   1ba08:	a70525f4 			; <UNDEFINED> instruction: 0xa70525f4
   1ba0c:	1d000031 	stcne	0, cr0, [r0, #-196]	; 0xffffff3c
   1ba10:	0000bf55 	andeq	fp, r0, r5, asr pc
   1ba14:	1725f60a 	strne	pc, [r5, -sl, lsl #12]!
   1ba18:	0000095c 	andeq	r0, r0, ip, asr r9
   1ba1c:	00b49c1d 	adcseq	r9, r4, sp, lsl ip
   1ba20:	25f70a00 	ldrbcs	r0, [r7, #2560]!	; 0xa00
   1ba24:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1ba28:	021c0000 	andseq	r0, ip, #0
   1ba2c:	0525f90a 	streq	pc, [r5, #-2314]!	; 0xfffff6f6
   1ba30:	000031cc 	andeq	r3, r0, ip, asr #3
   1ba34:	00bcf81d 	adcseq	pc, ip, sp, lsl r8	; <UNPREDICTABLE>
   1ba38:	25fb0a00 	ldrbcs	r0, [fp, #2560]!	; 0xa00
   1ba3c:	00095c17 	andeq	r5, r9, r7, lsl ip
   1ba40:	b6221d00 	strtlt	r1, [r2], -r0, lsl #26
   1ba44:	fc0a0000 	stc2	0, cr0, [sl], {-0}
   1ba48:	156e1e25 	strbne	r1, [lr, #-3621]!	; 0xfffff1db
   1ba4c:	1c000000 	stcne	0, cr0, [r0], {-0}
   1ba50:	25fe0a02 	ldrbcs	r0, [lr, #2562]!	; 0xa02
   1ba54:	0031f105 	eorseq	pc, r1, r5, lsl #2
   1ba58:	bf5d1d00 	svclt	0x005d1d00
   1ba5c:	000a0000 	andeq	r0, sl, r0
   1ba60:	095c1726 	ldmdbeq	ip, {r1, r2, r5, r8, r9, sl, ip}^
   1ba64:	a31d0000 	tstge	sp, #0
   1ba68:	0a0000b9 	beq	1bd54 <__ram_ret_data_start+0x184c4>
   1ba6c:	ca1f2601 	bgt	7e5278 <__ram_ret_data_start+0x7e19e8>
   1ba70:	00000015 	andeq	r0, r0, r5, lsl r0
   1ba74:	030a021c 	movweq	r0, #41500	; 0xa21c
   1ba78:	32160526 	andscc	r0, r6, #159383552	; 0x9800000
   1ba7c:	ff1d0000 			; <UNDEFINED> instruction: 0xff1d0000
   1ba80:	0a0000bc 	beq	1bd78 <__ram_ret_data_start+0x184e8>
   1ba84:	5c172605 	ldcpl	6, cr2, [r7], {5}
   1ba88:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1ba8c:	0000bb56 	andeq	fp, r0, r6, asr fp
   1ba90:	1e26060a 	cfmadda32ne	mvax0, mvax0, mvfx6, mvfx10
   1ba94:	0000156e 	andeq	r1, r0, lr, ror #10
   1ba98:	0a021c00 	beq	a2aa0 <__ram_ret_data_start+0x9f210>
   1ba9c:	3b052608 	blcc	1652c4 <__ram_ret_data_start+0x161a34>
   1baa0:	1d000032 	stcne	0, cr0, [r0, #-200]	; 0xffffff38
   1baa4:	0000bf65 	andeq	fp, r0, r5, ror #30
   1baa8:	17260a0a 	strne	r0, [r6, -sl, lsl #20]!
   1baac:	0000095c 	andeq	r0, r0, ip, asr r9
   1bab0:	00be731d 	adcseq	r7, lr, sp, lsl r3
   1bab4:	260b0a00 	strcs	r0, [fp], -r0, lsl #20
   1bab8:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1babc:	021c0000 	andseq	r0, ip, #0
   1bac0:	05260d0a 	streq	r0, [r6, #-3338]!	; 0xfffff2f6
   1bac4:	00003260 	andeq	r3, r0, r0, ror #4
   1bac8:	00c2671d 	sbceq	r6, r2, sp, lsl r7
   1bacc:	260f0a00 	strcs	r0, [pc], -r0, lsl #20
   1bad0:	00095c17 	andeq	r5, r9, r7, lsl ip
   1bad4:	c0331d00 	eorsgt	r1, r3, r0, lsl #26
   1bad8:	100a0000 	andne	r0, sl, r0
   1badc:	156e1e26 	strbne	r1, [lr, #-3622]!	; 0xfffff1da
   1bae0:	1c000000 	stcne	0, cr0, [r0], {-0}
   1bae4:	26120a02 	ldrcs	r0, [r2], -r2, lsl #20
   1bae8:	00328505 	eorseq	r8, r2, r5, lsl #10
   1baec:	bf6d1d00 	svclt	0x006d1d00
   1baf0:	140a0000 	strne	r0, [sl], #-0
   1baf4:	095c1726 	ldmdbeq	ip, {r1, r2, r5, r8, r9, sl, ip}^
   1baf8:	0f1d0000 	svceq	0x001d0000
   1bafc:	0a0000c4 	beq	1be14 <__ram_ret_data_start+0x18584>
   1bb00:	ca1f2615 	bgt	7e535c <__ram_ret_data_start+0x7e1acc>
   1bb04:	00000015 	andeq	r0, r0, r5, lsl r0
   1bb08:	170a021c 	smladne	sl, ip, r2, r0
   1bb0c:	32aa0526 	adccc	r0, sl, #159383552	; 0x9800000
   1bb10:	0e1d0000 	cdpeq	0, 1, cr0, cr13, cr0, {0}
   1bb14:	0a0000bd 	beq	1be10 <__ram_ret_data_start+0x18580>
   1bb18:	5c172619 	ldcpl	6, cr2, [r7], {25}
   1bb1c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1bb20:	0000c63d 	andeq	ip, r0, sp, lsr r6
   1bb24:	1e261a0a 	vmulne.f32	s2, s12, s20
   1bb28:	0000156e 	andeq	r1, r0, lr, ror #10
   1bb2c:	0a021c00 	beq	a2b34 <__ram_ret_data_start+0x9f2a4>
   1bb30:	cf05261c 	svcgt	0x0005261c
   1bb34:	1d000032 	stcne	0, cr0, [r0, #-200]	; 0xffffff38
   1bb38:	0000bf75 	andeq	fp, r0, r5, ror pc
   1bb3c:	17261e0a 	strne	r1, [r6, -sl, lsl #28]!
   1bb40:	0000095c 	andeq	r0, r0, ip, asr r9
   1bb44:	00c06b1d 	sbceq	r6, r0, sp, lsl fp
   1bb48:	261f0a00 	ldrcs	r0, [pc], -r0, lsl #20
   1bb4c:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1bb50:	021c0000 	andseq	r0, ip, #0
   1bb54:	0526210a 	streq	r2, [r6, #-266]!	; 0xfffffef6
   1bb58:	000032f4 	strdeq	r3, [r0], -r4
   1bb5c:	00c6871d 	sbceq	r8, r6, sp, lsl r7
   1bb60:	26230a00 	strtcs	r0, [r3], -r0, lsl #20
   1bb64:	00095c17 	andeq	r5, r9, r7, lsl ip
   1bb68:	c67f1d00 	ldrbtgt	r1, [pc], -r0, lsl #26
   1bb6c:	240a0000 	strcs	r0, [sl], #-0
   1bb70:	156e1e26 	strbne	r1, [lr, #-3622]!	; 0xfffff1da
   1bb74:	1c000000 	stcne	0, cr0, [r0], {-0}
   1bb78:	26260a02 	strtcs	r0, [r6], -r2, lsl #20
   1bb7c:	00331905 	eorseq	r1, r3, r5, lsl #18
   1bb80:	af4e1d00 	svcge	0x004e1d00
   1bb84:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
   1bb88:	095c1726 	ldmdbeq	ip, {r1, r2, r5, r8, r9, sl, ip}^
   1bb8c:	521d0000 	andspl	r0, sp, #0
   1bb90:	0a0000b5 	beq	1be6c <__ram_ret_data_start+0x185dc>
   1bb94:	ca1f2629 	bgt	7e5440 <__ram_ret_data_start+0x7e1bb0>
   1bb98:	00000015 	andeq	r0, r0, r5, lsl r0
   1bb9c:	2b0a021c 	blcs	29c414 <__ram_ret_data_start+0x298b84>
   1bba0:	333e0526 	teqcc	lr, #159383552	; 0x9800000
   1bba4:	8d1d0000 	ldchi	0, cr0, [sp, #-0]
   1bba8:	0a0000c6 	beq	1bec8 <__ram_ret_data_start+0x18638>
   1bbac:	5c17262d 	ldcpl	6, cr2, [r7], {45}	; 0x2d
   1bbb0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1bbb4:	0000b239 	andeq	fp, r0, r9, lsr r2
   1bbb8:	1e262e0a 	cdpne	14, 2, cr2, cr6, cr10, {0}
   1bbbc:	0000156e 	andeq	r1, r0, lr, ror #10
   1bbc0:	0a021c00 	beq	a2bc8 <__ram_ret_data_start+0x9f338>
   1bbc4:	63052630 	movwvs	r2, #22064	; 0x5630
   1bbc8:	1d000033 	stcne	0, cr0, [r0, #-204]	; 0xffffff34
   1bbcc:	0000c305 	andeq	ip, r0, r5, lsl #6
   1bbd0:	1726320a 	strne	r3, [r6, -sl, lsl #4]!
   1bbd4:	0000095c 	andeq	r0, r0, ip, asr r9
   1bbd8:	00ba741d 	adcseq	r7, sl, sp, lsl r4
   1bbdc:	26330a00 	ldrtcs	r0, [r3], -r0, lsl #20
   1bbe0:	0015ca1f 	andseq	ip, r5, pc, lsl sl
   1bbe4:	021c0000 	andseq	r0, ip, #0
   1bbe8:	0526350a 	streq	r3, [r6, #-1290]!	; 0xfffffaf6
   1bbec:	00003388 	andeq	r3, r0, r8, lsl #7
   1bbf0:	00c6931d 	sbceq	r9, r6, sp, lsl r3
   1bbf4:	26370a00 	ldrtcs	r0, [r7], -r0, lsl #20
   1bbf8:	00095c17 	andeq	r5, r9, r7, lsl ip
   1bbfc:	b65e1d00 	ldrblt	r1, [lr], -r0, lsl #26
   1bc00:	380a0000 	stmdacc	sl, {}	; <UNPREDICTABLE>
   1bc04:	156e1e26 	strbne	r1, [lr, #-3622]!	; 0xfffff1da
   1bc08:	1c000000 	stcne	0, cr0, [r0], {-0}
   1bc0c:	263a0a02 	ldrtcs	r0, [sl], -r2, lsl #20
   1bc10:	0033ad05 	eorseq	sl, r3, r5, lsl #26
   1bc14:	af651d00 	svcge	0x00651d00
   1bc18:	3c0a0000 	stccc	0, cr0, [sl], {-0}
   1bc1c:	095c1726 	ldmdbeq	ip, {r1, r2, r5, r8, r9, sl, ip}^
   1bc20:	441d0000 	ldrmi	r0, [sp], #-0
   1bc24:	0a0000bf 	beq	1bf28 <__ram_ret_data_start+0x18698>
   1bc28:	ca1f263d 	bgt	7e5524 <__ram_ret_data_start+0x7e1c94>
   1bc2c:	00000015 	andeq	r0, r0, r5, lsl r0
   1bc30:	0a054c26 	beq	16ecd0 <__ram_ret_data_start+0x16b440>
   1bc34:	fd092229 	stc2	2, cr2, [r9, #-164]	; 0xffffff5c
   1bc38:	27000039 	smladxcs	r0, r9, r0, r0
   1bc3c:	000015e7 	andeq	r1, r0, r7, ror #11
   1bc40:	053a1800 	ldreq	r1, [sl, #-2048]!	; 0xfffff800
   1bc44:	300a0000 	andcc	r0, sl, r0
   1bc48:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bc4c:	27020000 	strcs	r0, [r2, -r0]
   1bc50:	0000160c 	andeq	r1, r0, ip, lsl #12
   1bc54:	16312704 	ldrtne	r2, [r1], -r4, lsl #14
   1bc58:	27060000 	strcs	r0, [r6, -r0]
   1bc5c:	00001656 	andeq	r1, r0, r6, asr r6
   1bc60:	167b2708 	ldrbtne	r2, [fp], -r8, lsl #14
   1bc64:	270a0000 	strcs	r0, [sl, -r0]
   1bc68:	000016a0 	andeq	r1, r0, r0, lsr #13
   1bc6c:	0570180c 	ldrbeq	r1, [r0, #-2060]!	; 0xfffff7f4
   1bc70:	4a0a0000 	bmi	29bc78 <__ram_ret_data_start+0x2983e8>
   1bc74:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bc78:	270e0000 	strcs	r0, [lr, -r0]
   1bc7c:	000016c5 	andeq	r1, r0, r5, asr #13
   1bc80:	057a1810 	ldrbeq	r1, [sl, #-2064]!	; 0xfffff7f0
   1bc84:	500a0000 	andpl	r0, sl, r0
   1bc88:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bc8c:	27120000 	ldrcs	r0, [r2, -r0]
   1bc90:	000016ea 	andeq	r1, r0, sl, ror #13
   1bc94:	170f2714 	smladne	pc, r4, r7, r2	; <UNPREDICTABLE>
   1bc98:	27160000 	ldrcs	r0, [r6, -r0]
   1bc9c:	00001734 	andeq	r1, r0, r4, lsr r7
   1bca0:	17592718 	smmlane	r9, r8, r7, r2
   1bca4:	271a0000 	ldrcs	r0, [sl, -r0]
   1bca8:	0000177e 	andeq	r1, r0, lr, ror r7
   1bcac:	0fcd181c 	svceq	0x00cd181c
   1bcb0:	6a0a0000 	bvs	29bcb8 <__ram_ret_data_start+0x298428>
   1bcb4:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bcb8:	271e0000 	ldrcs	r0, [lr, -r0]
   1bcbc:	000017a3 	andeq	r1, r0, r3, lsr #15
   1bcc0:	0fd81820 	svceq	0x00d81820
   1bcc4:	700a0000 	andvc	r0, sl, r0
   1bcc8:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bccc:	27220000 	strcs	r0, [r2, -r0]!
   1bcd0:	000017c8 	andeq	r1, r0, r8, asr #15
   1bcd4:	17ed2724 	strbne	r2, [sp, r4, lsr #14]!
   1bcd8:	27260000 	strcs	r0, [r6, -r0]!
   1bcdc:	00001812 	andeq	r1, r0, r2, lsl r8
   1bce0:	18372728 	ldmdane	r7!, {r3, r5, r8, r9, sl, sp}
   1bce4:	272a0000 	strcs	r0, [sl, -r0]!
   1bce8:	0000185c 	andeq	r1, r0, ip, asr r8
   1bcec:	5805182c 	stmdapl	r5, {r2, r3, r5, fp, ip}
   1bcf0:	8a0a0000 	bhi	29bcf8 <__ram_ret_data_start+0x298468>
   1bcf4:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bcf8:	272e0000 	strcs	r0, [lr, -r0]!
   1bcfc:	00001881 	andeq	r1, r0, r1, lsl #17
   1bd00:	10171830 	andsne	r1, r7, r0, lsr r8
   1bd04:	900a0000 	andls	r0, sl, r0
   1bd08:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bd0c:	27320000 	ldrcs	r0, [r2, -r0]!
   1bd10:	000018a6 	andeq	r1, r0, r6, lsr #17
   1bd14:	18cb2734 	stmiane	fp, {r2, r4, r5, r8, r9, sl, sp}^
   1bd18:	27360000 	ldrcs	r0, [r6, -r0]!
   1bd1c:	000018f0 	strdeq	r1, [r0], -r0
   1bd20:	19152738 	ldmdbne	r5, {r3, r4, r5, r8, r9, sl, sp}
   1bd24:	273a0000 	ldrcs	r0, [sl, -r0]!
   1bd28:	0000193a 	andeq	r1, r0, sl, lsr r9
   1bd2c:	10cf183c 	sbcne	r1, pc, ip, lsr r8	; <UNPREDICTABLE>
   1bd30:	aa0a0000 	bge	29bd38 <__ram_ret_data_start+0x2984a8>
   1bd34:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bd38:	273e0000 	ldrcs	r0, [lr, -r0]!
   1bd3c:	0000195f 	andeq	r1, r0, pc, asr r9
   1bd40:	589a1840 	ldmpl	sl, {r6, fp, ip}
   1bd44:	b00a0000 	andlt	r0, sl, r0
   1bd48:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bd4c:	27420000 	strbcs	r0, [r2, -r0]
   1bd50:	00001984 	andeq	r1, r0, r4, lsl #19
   1bd54:	19a92744 	stmibne	r9!, {r2, r6, r8, r9, sl, sp}
   1bd58:	27460000 	strbcs	r0, [r6, -r0]
   1bd5c:	000019ce 	andeq	r1, r0, lr, asr #19
   1bd60:	19f32748 	ldmibne	r3!, {r3, r6, r8, r9, sl, sp}^
   1bd64:	274a0000 	strbcs	r0, [sl, -r0]
   1bd68:	00001a18 	andeq	r1, r0, r8, lsl sl
   1bd6c:	11ae184c 			; <UNDEFINED> instruction: 0x11ae184c
   1bd70:	ca0a0000 	bgt	29bd78 <__ram_ret_data_start+0x2984e8>
   1bd74:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bd78:	274e0000 	strbcs	r0, [lr, -r0]
   1bd7c:	00001a3d 	andeq	r1, r0, sp, lsr sl
   1bd80:	59171850 	ldmdbpl	r7, {r4, r6, fp, ip}
   1bd84:	d00a0000 	andle	r0, sl, r0
   1bd88:	15d70d22 	ldrbne	r0, [r7, #3362]	; 0xd22
   1bd8c:	27520000 	ldrbcs	r0, [r2, -r0]
   1bd90:	00001a62 	andeq	r1, r0, r2, ror #20
   1bd94:	1a872754 	bne	fe1e5aec <__data_end_ram_ret__+0xde0f5aec>
   1bd98:	27560000 	ldrbcs	r0, [r6, -r0]
   1bd9c:	00001aac 	andeq	r1, r0, ip, lsr #21
   1bda0:	1ad12758 	bne	ff465b08 <__data_end_ram_ret__+0xdf375b08>
   1bda4:	275a0000 	ldrbcs	r0, [sl, -r0]
   1bda8:	00001af6 	strdeq	r1, [r0], -r6
   1bdac:	594e185c 	stmdbpl	lr, {r2, r3, r4, r6, fp, ip}^
   1bdb0:	ea0a0000 	b	29bdb8 <__ram_ret_data_start+0x298528>
   1bdb4:	39fd0d22 	ldmibcc	sp!, {r1, r5, r8, sl, fp}^
   1bdb8:	285e0000 	ldmdacs	lr, {}^	; <UNPREDICTABLE>
   1bdbc:	00001b1b 	andeq	r1, r0, fp, lsl fp
   1bdc0:	691903f4 	ldmdbvs	r9, {r2, r4, r5, r6, r7, r8, r9}
   1bdc4:	0a00008a 	beq	1bff4 <__ram_ret_data_start+0x18764>
   1bdc8:	d70d22f0 			; <UNDEFINED> instruction: 0xd70d22f0
   1bdcc:	f6000015 			; <UNDEFINED> instruction: 0xf6000015
   1bdd0:	1b402803 	blne	1025de4 <__ram_ret_data_start+0x1022554>
   1bdd4:	03f80000 	mvnseq	r0, #0
   1bdd8:	001b6528 	andseq	r6, fp, r8, lsr #10
   1bddc:	2803fa00 	stmdacs	r3, {r9, fp, ip, sp, lr, pc}
   1bde0:	00001b8a 	andeq	r1, r0, sl, lsl #23
   1bde4:	c91903fc 	ldmdbgt	r9, {r2, r3, r4, r5, r6, r7, r8, r9}
   1bde8:	0a000012 	beq	1be38 <__ram_ret_data_start+0x185a8>
   1bdec:	d70d2300 	strle	r2, [sp, -r0, lsl #6]
   1bdf0:	fe000015 	mcr2	0, 0, r0, cr0, cr5, {0}
   1bdf4:	1baf2803 	blne	febe5e08 <__data_end_ram_ret__+0xdeaf5e08>
   1bdf8:	04000000 	streq	r0, [r0], #-0
   1bdfc:	001bd428 	andseq	sp, fp, r8, lsr #8
   1be00:	28040200 	stmdacs	r4, {r9}
   1be04:	00001bf9 	strdeq	r1, [r0], -r9
   1be08:	1e280404 	cdpne	4, 2, cr0, cr8, cr4, {0}
   1be0c:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
   1be10:	1c432804 	mcrrne	8, 0, r2, r3, cr4
   1be14:	04080000 	streq	r0, [r8], #-0
   1be18:	001c6828 	andseq	r6, ip, r8, lsr #16
   1be1c:	28040a00 	stmdacs	r4, {r9, fp}
   1be20:	00001c8d 	andeq	r1, r0, sp, lsl #25
   1be24:	b228040c 	eorlt	r0, r8, #12, 8	; 0xc000000
   1be28:	0e00001c 	mcreq	0, 0, r0, cr0, cr12, {0}
   1be2c:	1cd72804 	ldclne	8, cr2, [r7], {4}
   1be30:	04100000 	ldreq	r0, [r0], #-0
   1be34:	001cfc28 	andseq	pc, ip, r8, lsr #24
   1be38:	28041200 	stmdacs	r4, {r9, ip}
   1be3c:	00001d21 	andeq	r1, r0, r1, lsr #26
   1be40:	46280414 			; <UNDEFINED> instruction: 0x46280414
   1be44:	1600001d 			; <UNDEFINED> instruction: 0x1600001d
   1be48:	1d6b2804 	stclne	8, cr2, [fp, #-16]!
   1be4c:	04180000 	ldreq	r0, [r8], #-0
   1be50:	001d9028 	andseq	r9, sp, r8, lsr #32
   1be54:	28041a00 	stmdacs	r4, {r9, fp, ip}
   1be58:	00001db5 			; <UNDEFINED> instruction: 0x00001db5
   1be5c:	da28041c 	ble	a1ced4 <__ram_ret_data_start+0xa19644>
   1be60:	1e00001d 	mcrne	0, 0, r0, cr0, cr13, {0}
   1be64:	1dff2804 	ldclne	8, cr2, [pc, #16]!	; 1be7c <__ram_ret_data_start+0x185ec>
   1be68:	04200000 	strteq	r0, [r0], #-0
   1be6c:	001e2428 	andseq	r2, lr, r8, lsr #8
   1be70:	28042200 	stmdacs	r4, {r9, sp}
   1be74:	00001e49 	andeq	r1, r0, r9, asr #28
   1be78:	6e280424 	cdpvs	4, 2, cr0, cr8, cr4, {1}
   1be7c:	2600001e 			; <UNDEFINED> instruction: 0x2600001e
   1be80:	1e932804 	cdpne	8, 9, cr2, cr3, cr4, {0}
   1be84:	04280000 	strteq	r0, [r8], #-0
   1be88:	001eb828 	andseq	fp, lr, r8, lsr #16
   1be8c:	28042a00 	stmdacs	r4, {r9, fp, sp}
   1be90:	00001edd 	ldrdeq	r1, [r0], -sp
   1be94:	0228042c 	eoreq	r0, r8, #44, 8	; 0x2c000000
   1be98:	2e00001f 	mcrcs	0, 0, r0, cr0, cr15, {0}
   1be9c:	1f272804 	svcne	0x00272804
   1bea0:	04300000 	ldrteq	r0, [r0], #-0
   1bea4:	001f4c28 	andseq	r4, pc, r8, lsr #24
   1bea8:	28043200 	stmdacs	r4, {r9, ip, sp}
   1beac:	00001f71 	andeq	r1, r0, r1, ror pc
   1beb0:	96280434 			; <UNDEFINED> instruction: 0x96280434
   1beb4:	3600001f 			; <UNDEFINED> instruction: 0x3600001f
   1beb8:	1fbb2804 	svcne	0x00bb2804
   1bebc:	04380000 	ldrteq	r0, [r8], #-0
   1bec0:	001fe028 	andseq	lr, pc, r8, lsr #32
   1bec4:	28043a00 	stmdacs	r4, {r9, fp, ip, sp}
   1bec8:	00002005 	andeq	r2, r0, r5
   1becc:	2a28043c 	bcs	a1cfc4 <__ram_ret_data_start+0xa19734>
   1bed0:	3e000020 	cdpcc	0, 0, cr0, cr0, cr0, {1}
   1bed4:	204f2804 	subcs	r2, pc, r4, lsl #16
   1bed8:	04400000 	strbeq	r0, [r0], #-0
   1bedc:	00207428 	eoreq	r7, r0, r8, lsr #8
   1bee0:	28044200 	stmdacs	r4, {r9, lr}
   1bee4:	00002099 	muleq	r0, r9, r0
   1bee8:	be280444 	cdplt	4, 2, cr0, cr8, cr4, {2}
   1beec:	46000020 	strmi	r0, [r0], -r0, lsr #32
   1bef0:	20e32804 	rsccs	r2, r3, r4, lsl #16
   1bef4:	04480000 	strbeq	r0, [r8], #-0
   1bef8:	00210828 	eoreq	r0, r1, r8, lsr #16
   1befc:	28044a00 	stmdacs	r4, {r9, fp, lr}
   1bf00:	0000212d 	andeq	r2, r0, sp, lsr #2
   1bf04:	5228044c 	eorpl	r0, r8, #76, 8	; 0x4c000000
   1bf08:	4e000021 	cdpmi	0, 0, cr0, cr0, cr1, {1}
   1bf0c:	21772804 	cmncs	r7, r4, lsl #16
   1bf10:	04500000 	ldrbeq	r0, [r0], #-0
   1bf14:	00219c28 	eoreq	r9, r1, r8, lsr #24
   1bf18:	28045200 	stmdacs	r4, {r9, ip, lr}
   1bf1c:	000021c1 	andeq	r2, r0, r1, asr #3
   1bf20:	e6280454 			; <UNDEFINED> instruction: 0xe6280454
   1bf24:	56000021 	strpl	r0, [r0], -r1, lsr #32
   1bf28:	220b2804 	andcs	r2, fp, #4, 16	; 0x40000
   1bf2c:	04580000 	ldrbeq	r0, [r8], #-0
   1bf30:	00223028 	eoreq	r3, r2, r8, lsr #32
   1bf34:	28045a00 	stmdacs	r4, {r9, fp, ip, lr}
   1bf38:	00002255 	andeq	r2, r0, r5, asr r2
   1bf3c:	7a28045c 	bvc	a1d0b4 <__ram_ret_data_start+0xa19824>
   1bf40:	5e000022 	cdppl	0, 0, cr0, cr0, cr2, {1}
   1bf44:	229f2804 	addscs	r2, pc, #4, 16	; 0x40000
   1bf48:	04600000 	strbteq	r0, [r0], #-0
   1bf4c:	0022c428 	eoreq	ip, r2, r8, lsr #8
   1bf50:	28046200 	stmdacs	r4, {r9, sp, lr}
   1bf54:	000022e9 	andeq	r2, r0, r9, ror #5
   1bf58:	0e280464 	cdpeq	4, 2, cr0, cr8, cr4, {3}
   1bf5c:	66000023 	strvs	r0, [r0], -r3, lsr #32
   1bf60:	23332804 	teqcs	r3, #4, 16	; 0x40000
   1bf64:	04680000 	strbteq	r0, [r8], #-0
   1bf68:	00235828 	eoreq	r5, r3, r8, lsr #16
   1bf6c:	28046a00 	stmdacs	r4, {r9, fp, sp, lr}
   1bf70:	0000237d 	andeq	r2, r0, sp, ror r3
   1bf74:	a228046c 	eorge	r0, r8, #108, 8	; 0x6c000000
   1bf78:	6e000023 	cdpvs	0, 0, cr0, cr0, cr3, {1}
   1bf7c:	23c72804 	biccs	r2, r7, #4, 16	; 0x40000
   1bf80:	04700000 	ldrbteq	r0, [r0], #-0
   1bf84:	0023ec28 	eoreq	lr, r3, r8, lsr #24
   1bf88:	28047200 	stmdacs	r4, {r9, ip, sp, lr}
   1bf8c:	00002411 	andeq	r2, r0, r1, lsl r4
   1bf90:	36280474 			; <UNDEFINED> instruction: 0x36280474
   1bf94:	76000024 	strvc	r0, [r0], -r4, lsr #32
   1bf98:	245b2804 	ldrbcs	r2, [fp], #-2052	; 0xfffff7fc
   1bf9c:	04780000 	ldrbteq	r0, [r8], #-0
   1bfa0:	00248028 	eoreq	r8, r4, r8, lsr #32
   1bfa4:	28047a00 	stmdacs	r4, {r9, fp, ip, sp, lr}
   1bfa8:	000024a5 	andeq	r2, r0, r5, lsr #9
   1bfac:	ca28047c 	bgt	a1d1a4 <__ram_ret_data_start+0xa19914>
   1bfb0:	7e000024 	cdpvc	0, 0, cr0, cr0, cr4, {1}
   1bfb4:	24ef2804 	strbtcs	r2, [pc], #2052	; 1bfbc <__ram_ret_data_start+0x1872c>
   1bfb8:	04800000 	streq	r0, [r0], #0
   1bfbc:	00251428 	eoreq	r1, r5, r8, lsr #8
   1bfc0:	28048200 	stmdacs	r4, {r9, pc}
   1bfc4:	00002539 	andeq	r2, r0, r9, lsr r5
   1bfc8:	5e280484 	cdppl	4, 2, cr0, cr8, cr4, {4}
   1bfcc:	86000025 	strhi	r0, [r0], -r5, lsr #32
   1bfd0:	25832804 	strcs	r2, [r3, #2052]	; 0x804
   1bfd4:	04880000 	streq	r0, [r8], #0
   1bfd8:	0025a828 	eoreq	sl, r5, r8, lsr #16
   1bfdc:	28048a00 	stmdacs	r4, {r9, fp, pc}
   1bfe0:	000025cd 	andeq	r2, r0, sp, asr #11
   1bfe4:	f228048c 	vshl.s32	d0, d12, d24
   1bfe8:	8e000025 	cdphi	0, 0, cr0, cr0, cr5, {1}
   1bfec:	26172804 	ldrcs	r2, [r7], -r4, lsl #16
   1bff0:	04900000 	ldreq	r0, [r0], #0
   1bff4:	00263c28 	eoreq	r3, r6, r8, lsr #24
   1bff8:	28049200 	stmdacs	r4, {r9, ip, pc}
   1bffc:	00002661 	andeq	r2, r0, r1, ror #12
   1c000:	86280494 			; <UNDEFINED> instruction: 0x86280494
   1c004:	96000026 	strls	r0, [r0], -r6, lsr #32
   1c008:	26ab2804 	strtcs	r2, [fp], r4, lsl #16
   1c00c:	04980000 	ldreq	r0, [r8], #0
   1c010:	0026d028 	eoreq	sp, r6, r8, lsr #32
   1c014:	28049a00 	stmdacs	r4, {r9, fp, ip, pc}
   1c018:	000026f5 	strdeq	r2, [r0], -r5
   1c01c:	1a28049c 	bne	a1d294 <__ram_ret_data_start+0xa19a04>
   1c020:	9e000027 	cdpls	0, 0, cr0, cr0, cr7, {1}
   1c024:	273f2804 	ldrcs	r2, [pc, -r4, lsl #16]!
   1c028:	04a00000 	strteq	r0, [r0], #0
   1c02c:	00276428 	eoreq	r6, r7, r8, lsr #8
   1c030:	2804a200 	stmdacs	r4, {r9, sp, pc}
   1c034:	00002789 	andeq	r2, r0, r9, lsl #15
   1c038:	ae2804a4 	cdpge	4, 2, cr0, cr8, cr4, {5}
   1c03c:	a6000027 	strge	r0, [r0], -r7, lsr #32
   1c040:	27d32804 	ldrbcs	r2, [r3, r4, lsl #16]
   1c044:	04a80000 	strteq	r0, [r8], #0
   1c048:	0027f828 	eoreq	pc, r7, r8, lsr #16
   1c04c:	2804aa00 	stmdacs	r4, {r9, fp, sp, pc}
   1c050:	0000281d 	andeq	r2, r0, sp, lsl r8
   1c054:	422804ac 	eormi	r0, r8, #172, 8	; 0xac000000
   1c058:	ae000028 	cdpge	0, 0, cr0, cr0, cr8, {1}
   1c05c:	28672804 	stmdacs	r7!, {r2, fp, sp}^
   1c060:	04b00000 	ldrteq	r0, [r0], #0
   1c064:	00288c28 	eoreq	r8, r8, r8, lsr #24
   1c068:	2804b200 	stmdacs	r4, {r9, ip, sp, pc}
   1c06c:	000028b1 			; <UNDEFINED> instruction: 0x000028b1
   1c070:	d62804b4 			; <UNDEFINED> instruction: 0xd62804b4
   1c074:	b6000028 	strlt	r0, [r0], -r8, lsr #32
   1c078:	28fb2804 	ldmcs	fp!, {r2, fp, sp}^
   1c07c:	04b80000 	ldrteq	r0, [r8], #0
   1c080:	00292028 	eoreq	r2, r9, r8, lsr #32
   1c084:	2804ba00 	stmdacs	r4, {r9, fp, ip, sp, pc}
   1c088:	00002945 	andeq	r2, r0, r5, asr #18
   1c08c:	6a2804bc 	bvs	a1d384 <__ram_ret_data_start+0xa19af4>
   1c090:	be000029 	cdplt	0, 0, cr0, cr0, cr9, {1}
   1c094:	298f2804 	stmibcs	pc, {r2, fp, sp}	; <UNPREDICTABLE>
   1c098:	04c00000 	strbeq	r0, [r0], #0
   1c09c:	0029b428 	eoreq	fp, r9, r8, lsr #8
   1c0a0:	2804c200 	stmdacs	r4, {r9, lr, pc}
   1c0a4:	000029d9 	ldrdeq	r2, [r0], -r9
   1c0a8:	fe2804c4 	cdp2	4, 2, cr0, cr8, cr4, {6}
   1c0ac:	c6000029 	strgt	r0, [r0], -r9, lsr #32
   1c0b0:	2a232804 	bcs	8e60c8 <__ram_ret_data_start+0x8e2838>
   1c0b4:	04c80000 	strbeq	r0, [r8], #0
   1c0b8:	002a4828 	eoreq	r4, sl, r8, lsr #16
   1c0bc:	2804ca00 	stmdacs	r4, {r9, fp, lr, pc}
   1c0c0:	00002a6d 	andeq	r2, r0, sp, ror #20
   1c0c4:	922804cc 	eorls	r0, r8, #204, 8	; 0xcc000000
   1c0c8:	ce00002a 	cdpgt	0, 0, cr0, cr0, cr10, {1}
   1c0cc:	2ab72804 	bcs	fede60e4 <__data_end_ram_ret__+0xdecf60e4>
   1c0d0:	04d00000 	ldrbeq	r0, [r0], #0
   1c0d4:	002adc28 	eoreq	sp, sl, r8, lsr #24
   1c0d8:	2804d200 	stmdacs	r4, {r9, ip, lr, pc}
   1c0dc:	00002b01 	andeq	r2, r0, r1, lsl #22
   1c0e0:	262804d4 			; <UNDEFINED> instruction: 0x262804d4
   1c0e4:	d600002b 	strle	r0, [r0], -fp, lsr #32
   1c0e8:	2b4b2804 	blcs	12e6100 <__ram_ret_data_start+0x12e2870>
   1c0ec:	04d80000 	ldrbeq	r0, [r8], #0
   1c0f0:	002b7028 	eoreq	r7, fp, r8, lsr #32
   1c0f4:	2804da00 	stmdacs	r4, {r9, fp, ip, lr, pc}
   1c0f8:	00002b95 	muleq	r0, r5, fp
   1c0fc:	ba2804dc 	blt	a1d474 <__ram_ret_data_start+0xa19be4>
   1c100:	de00002b 	cdple	0, 0, cr0, cr0, cr11, {1}
   1c104:	2bdf2804 	blcs	ff7e611c <__data_end_ram_ret__+0xdf6f611c>
   1c108:	04e00000 	strbteq	r0, [r0], #0
   1c10c:	002c0428 	eoreq	r0, ip, r8, lsr #8
   1c110:	2804e200 	stmdacs	r4, {r9, sp, lr, pc}
   1c114:	00002c29 	andeq	r2, r0, r9, lsr #24
   1c118:	4e2804e4 	cdpmi	4, 2, cr0, cr8, cr4, {7}
   1c11c:	e600002c 	str	r0, [r0], -ip, lsr #32
   1c120:	2c732804 	ldclcs	8, cr2, [r3], #-16
   1c124:	04e80000 	strbteq	r0, [r8], #0
   1c128:	002c9828 	eoreq	r9, ip, r8, lsr #16
   1c12c:	2804ea00 	stmdacs	r4, {r9, fp, sp, lr, pc}
   1c130:	00002cbd 			; <UNDEFINED> instruction: 0x00002cbd
   1c134:	e22804ec 	eor	r0, r8, #236, 8	; 0xec000000
   1c138:	ee00002c 	cdp	0, 0, cr0, cr0, cr12, {1}
   1c13c:	2d072804 	stccs	8, cr2, [r7, #-16]
   1c140:	04f00000 	ldrbteq	r0, [r0], #0
   1c144:	002d2c28 	eoreq	r2, sp, r8, lsr #24
   1c148:	2804f200 	stmdacs	r4, {r9, ip, sp, lr, pc}
   1c14c:	00002d51 	andeq	r2, r0, r1, asr sp
   1c150:	762804f4 			; <UNDEFINED> instruction: 0x762804f4
   1c154:	f600002d 			; <UNDEFINED> instruction: 0xf600002d
   1c158:	2d9b2804 	ldccs	8, cr2, [fp, #16]
   1c15c:	04f80000 	ldrbteq	r0, [r8], #0
   1c160:	002dc028 	eoreq	ip, sp, r8, lsr #32
   1c164:	2804fa00 	stmdacs	r4, {r9, fp, ip, sp, lr, pc}
   1c168:	00002de5 	andeq	r2, r0, r5, ror #27
   1c16c:	0a2804fc 	beq	a1d564 <__ram_ret_data_start+0xa19cd4>
   1c170:	fe00002e 	cdp2	0, 0, cr0, cr0, cr14, {1}
   1c174:	2e2f2804 	cdpcs	8, 2, cr2, cr15, cr4, {0}
   1c178:	05000000 	streq	r0, [r0, #-0]
   1c17c:	002e5428 	eoreq	r5, lr, r8, lsr #8
   1c180:	28050200 	stmdacs	r5, {r9}
   1c184:	00002e79 	andeq	r2, r0, r9, ror lr
   1c188:	9e280504 	cfsh64ls	mvdx0, mvdx8, #4
   1c18c:	0600002e 	streq	r0, [r0], -lr, lsr #32
   1c190:	2ec32805 	cdpcs	8, 12, cr2, cr3, cr5, {0}
   1c194:	05080000 	streq	r0, [r8, #-0]
   1c198:	002ee828 	eoreq	lr, lr, r8, lsr #16
   1c19c:	28050a00 	stmdacs	r5, {r9, fp}
   1c1a0:	00002f0d 	andeq	r2, r0, sp, lsl #30
   1c1a4:	3228050c 	eorcc	r0, r8, #12, 10	; 0x3000000
   1c1a8:	0e00002f 	cdpeq	0, 0, cr0, cr0, cr15, {1}
   1c1ac:	2f572805 	svccs	0x00572805
   1c1b0:	05100000 	ldreq	r0, [r0, #-0]
   1c1b4:	002f7c28 	eoreq	r7, pc, r8, lsr #24
   1c1b8:	28051200 	stmdacs	r5, {r9, ip}
   1c1bc:	00002fa1 	andeq	r2, r0, r1, lsr #31
   1c1c0:	c6280514 			; <UNDEFINED> instruction: 0xc6280514
   1c1c4:	1600002f 	strne	r0, [r0], -pc, lsr #32
   1c1c8:	2feb2805 	svccs	0x00eb2805
   1c1cc:	05180000 	ldreq	r0, [r8, #-0]
   1c1d0:	00301028 	eorseq	r1, r0, r8, lsr #32
   1c1d4:	28051a00 	stmdacs	r5, {r9, fp, ip}
   1c1d8:	00003035 	andeq	r3, r0, r5, lsr r0
   1c1dc:	5a28051c 	bpl	a1d654 <__ram_ret_data_start+0xa19dc4>
   1c1e0:	1e000030 	mcrne	0, 0, r0, cr0, cr0, {1}
   1c1e4:	307f2805 	rsbscc	r2, pc, r5, lsl #16
   1c1e8:	05200000 	streq	r0, [r0, #-0]!
   1c1ec:	0030a428 	eorseq	sl, r0, r8, lsr #8
   1c1f0:	28052200 	stmdacs	r5, {r9, sp}
   1c1f4:	000030c9 	andeq	r3, r0, r9, asr #1
   1c1f8:	ee280524 	cfsh64	mvdx0, mvdx8, #20
   1c1fc:	26000030 			; <UNDEFINED> instruction: 0x26000030
   1c200:	31132805 	tstcc	r3, r5, lsl #16
   1c204:	05280000 	streq	r0, [r8, #-0]!
   1c208:	00313828 	eorseq	r3, r1, r8, lsr #16
   1c20c:	28052a00 	stmdacs	r5, {r9, fp, sp}
   1c210:	0000315d 	andeq	r3, r0, sp, asr r1
   1c214:	8228052c 	eorhi	r0, r8, #44, 10	; 0xb000000
   1c218:	2e000031 	mcrcs	0, 0, r0, cr0, cr1, {1}
   1c21c:	31a72805 			; <UNDEFINED> instruction: 0x31a72805
   1c220:	05300000 	ldreq	r0, [r0, #-0]!
   1c224:	0031cc28 	eorseq	ip, r1, r8, lsr #24
   1c228:	28053200 	stmdacs	r5, {r9, ip, sp}
   1c22c:	000031f1 	strdeq	r3, [r0], -r1
   1c230:	16280534 			; <UNDEFINED> instruction: 0x16280534
   1c234:	36000032 			; <UNDEFINED> instruction: 0x36000032
   1c238:	323b2805 	eorscc	r2, fp, #327680	; 0x50000
   1c23c:	05380000 	ldreq	r0, [r8, #-0]!
   1c240:	00326028 	eorseq	r6, r2, r8, lsr #32
   1c244:	28053a00 	stmdacs	r5, {r9, fp, ip, sp}
   1c248:	00003285 	andeq	r3, r0, r5, lsl #5
   1c24c:	aa28053c 	bge	a1d744 <__ram_ret_data_start+0xa19eb4>
   1c250:	3e000032 	mcrcc	0, 0, r0, cr0, cr2, {1}
   1c254:	32cf2805 	sbccc	r2, pc, #327680	; 0x50000
   1c258:	05400000 	strbeq	r0, [r0, #-0]
   1c25c:	0032f428 	eorseq	pc, r2, r8, lsr #8
   1c260:	28054200 	stmdacs	r5, {r9, lr}
   1c264:	00003319 	andeq	r3, r0, r9, lsl r3
   1c268:	3e280544 	cfsh64cc	mvdx0, mvdx8, #36
   1c26c:	46000033 			; <UNDEFINED> instruction: 0x46000033
   1c270:	33632805 	cmncc	r3, #327680	; 0x50000
   1c274:	05480000 	strbeq	r0, [r8, #-0]
   1c278:	00338828 	eorseq	r8, r3, r8, lsr #16
   1c27c:	00054a00 	andeq	r4, r5, r0, lsl #20
   1c280:	00094409 	andeq	r4, r9, r9, lsl #8
   1c284:	003a0e00 	eorseq	r0, sl, r0, lsl #28
   1c288:	00942900 	addseq	r2, r4, r0, lsl #18
   1c28c:	03950000 	orrseq	r0, r5, #0
   1c290:	c3a80600 			; <UNDEFINED> instruction: 0xc3a80600
   1c294:	3f0a0000 	svccc	0x000a0000
   1c298:	33ad0226 			; <UNDEFINED> instruction: 0x33ad0226
   1c29c:	312a0000 			; <UNDEFINED> instruction: 0x312a0000
   1c2a0:	0b000009 	bleq	1c2cc <__ram_ret_data_start+0x18a3c>
   1c2a4:	09721175 	ldmdbeq	r2!, {r0, r2, r4, r5, r6, r8, ip}^
   1c2a8:	29210000 	stmdbcs	r1!, {}	; <UNPREDICTABLE>
   1c2ac:	070000c6 	streq	r0, [r0, -r6, asr #1]
   1c2b0:	00003801 	andeq	r3, r0, r1, lsl #16
   1c2b4:	0e540c00 	cdpeq	12, 5, cr0, cr4, cr0, {0}
   1c2b8:	00003a4c 	andeq	r3, r0, ip, asr #20
   1c2bc:	00b22d22 	adcseq	r2, r2, r2, lsr #26
   1c2c0:	5c220000 	stcpl	0, cr0, [r2], #-0
   1c2c4:	010000c5 	smlabteq	r0, r5, r0, r0
   1c2c8:	00ba7d22 	adcseq	r7, sl, r2, lsr #26
   1c2cc:	03000200 	movweq	r0, #512	; 0x200
   1c2d0:	0000b00d 	andeq	fp, r0, sp
   1c2d4:	2702590c 	strcs	r5, [r2, -ip, lsl #18]
   1c2d8:	2100003a 	tstcs	r0, sl, lsr r0
   1c2dc:	0000bc4c 	andeq	fp, r0, ip, asr #24
   1c2e0:	00380107 	eorseq	r0, r8, r7, lsl #2
   1c2e4:	600c0000 	andvs	r0, ip, r0
   1c2e8:	003a7d0e 	eorseq	r7, sl, lr, lsl #26
   1c2ec:	c8032200 	stmdagt	r3, {r9, sp}
   1c2f0:	22000000 	andcs	r0, r0, #0
   1c2f4:	0000c80d 	andeq	ip, r0, sp, lsl #16
   1c2f8:	c7f92201 	ldrbgt	r2, [r9, r1, lsl #4]!
   1c2fc:	00020000 	andeq	r0, r2, r0
   1c300:	00b40f03 	adcseq	r0, r4, r3, lsl #30
   1c304:	02650c00 	rsbeq	r0, r5, #0, 24
   1c308:	00003a58 	andeq	r3, r0, r8, asr sl
   1c30c:	00b8f421 	adcseq	pc, r8, r1, lsr #8
   1c310:	38010700 	stmdacc	r1, {r8, r9, sl}
   1c314:	0c000000 	stceq	0, cr0, [r0], {-0}
   1c318:	3aa80e6b 	bcc	fea1fccc <__data_end_ram_ret__+0xde92fccc>
   1c31c:	ac220000 	stcge	0, cr0, [r2], #-0
   1c320:	000000be 	strheq	r0, [r0], -lr
   1c324:	00c0c122 	sbceq	ip, r0, r2, lsr #2
   1c328:	03000100 	movweq	r0, #256	; 0x100
   1c32c:	0000bc87 	andeq	fp, r0, r7, lsl #25
   1c330:	89026f0c 	stmdbhi	r2, {r2, r3, r8, r9, sl, fp, sp, lr}
   1c334:	2100003a 	tstcs	r0, sl, lsr r0
   1c338:	0000c331 	andeq	ip, r0, r1, lsr r3
   1c33c:	00380107 	eorseq	r0, r8, r7, lsl #2
   1c340:	7f0c0000 	svcvc	0x000c0000
   1c344:	003aeb0e 	eorseq	lr, sl, lr, lsl #22
   1c348:	b0562200 	subslt	r2, r6, r0, lsl #4
   1c34c:	22000000 	andcs	r0, r0, #0
   1c350:	0000b05c 	andeq	fp, r0, ip, asr r0
   1c354:	b0622201 	rsblt	r2, r2, r1, lsl #4
   1c358:	22020000 	andcs	r0, r2, #0
   1c35c:	0000b068 	andeq	fp, r0, r8, rrx
   1c360:	b06e2203 	rsblt	r2, lr, r3, lsl #4
   1c364:	22040000 	andcs	r0, r4, #0
   1c368:	0000b074 	andeq	fp, r0, r4, ror r0
   1c36c:	e3030005 	movw	r0, #12293	; 0x3005
   1c370:	0c0000b1 	stceq	0, cr0, [r0], {177}	; 0xb1
   1c374:	3ab40287 	bcc	fed1cd98 <__data_end_ram_ret__+0xdec2cd98>
   1c378:	30210000 	eorcc	r0, r1, r0
   1c37c:	070000b4 			; <UNDEFINED> instruction: 0x070000b4
   1c380:	00005202 	andeq	r5, r0, r2, lsl #4
   1c384:	0e8d0c00 	cdpeq	12, 8, cr0, cr13, cr0, {0}
   1c388:	00003b79 	andeq	r3, r0, r9, ror fp
   1c38c:	00c7a122 	sbceq	sl, r7, r2, lsr #2
   1c390:	a7220100 	strge	r0, [r2, -r0, lsl #2]!
   1c394:	020000c7 	andeq	r0, r0, #199	; 0xc7
   1c398:	00c7ad22 	sbceq	sl, r7, r2, lsr #26
   1c39c:	b3220400 			; <UNDEFINED> instruction: 0xb3220400
   1c3a0:	080000c7 	stmdaeq	r0, {r0, r1, r2, r6, r7}
   1c3a4:	00c7b922 	sbceq	fp, r7, r2, lsr #18
   1c3a8:	bf221000 	svclt	0x00221000
   1c3ac:	200000c7 	andcs	r0, r0, r7, asr #1
   1c3b0:	00c7c522 	sbceq	ip, r7, r2, lsr #10
   1c3b4:	cb224000 	blgt	8ac3bc <__ram_ret_data_start+0x8a8b2c>
   1c3b8:	800000c7 	andhi	r0, r0, r7, asr #1
   1c3bc:	00c7d12b 	sbceq	sp, r7, fp, lsr #2
   1c3c0:	2b010000 	blcs	5c3c8 <__ram_ret_data_start+0x58b38>
   1c3c4:	0000c7d7 	ldrdeq	ip, [r0], -r7
   1c3c8:	822b0200 	eorhi	r0, fp, #0, 4
   1c3cc:	000000af 	andeq	r0, r0, pc, lsr #1
   1c3d0:	af882b04 	svcge	0x00882b04
   1c3d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   1c3d8:	00af8e2b 	adceq	r8, pc, fp, lsr #28
   1c3dc:	2b100000 	blcs	41c3e4 <__ram_ret_data_start+0x418b54>
   1c3e0:	0000af94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
   1c3e4:	9a2b2000 	bls	ae43ec <__ram_ret_data_start+0xae0b5c>
   1c3e8:	000000af 	andeq	r0, r0, pc, lsr #1
   1c3ec:	afa02b40 	svcge	0x00a02b40
   1c3f0:	80000000 	andhi	r0, r0, r0
   1c3f4:	00c2802b 	sbceq	r8, r2, fp, lsr #32
   1c3f8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
   1c3fc:	00ba0903 	adcseq	r0, sl, r3, lsl #18
   1c400:	02a00c00 	adceq	r0, r0, #0, 24
   1c404:	00003af7 	strdeq	r3, [r0], -r7
   1c408:	00c70821 	sbceq	r0, r7, r1, lsr #16
   1c40c:	38010700 	stmdacc	r1, {r8, r9, sl}
   1c410:	0c000000 	stceq	0, cr0, [r0], {-0}
   1c414:	3bb00ea6 	blcc	fec1feb4 <__data_end_ram_ret__+0xdeb2feb4>
   1c418:	99220000 	stmdbls	r2!, {}	; <UNPREDICTABLE>
   1c41c:	000000c6 	andeq	r0, r0, r6, asr #1
   1c420:	00c6a422 	sbceq	sl, r6, r2, lsr #8
   1c424:	af220100 	svcge	0x00220100
   1c428:	020000c6 	andeq	r0, r0, #198	; 0xc6
   1c42c:	00c6ba22 	sbceq	fp, r6, r2, lsr #20
   1c430:	03000300 	movweq	r0, #768	; 0x300
   1c434:	0000c571 	andeq	ip, r0, r1, ror r5
   1c438:	8502ac0c 	strhi	sl, [r2, #-3084]	; 0xfffff3f4
   1c43c:	2100003b 	tstcs	r0, fp, lsr r0
   1c440:	0000b90f 	andeq	fp, r0, pc, lsl #18
   1c444:	00380107 	eorseq	r0, r8, r7, lsl #2
   1c448:	b20c0000 	andlt	r0, ip, #0
   1c44c:	003d9d0e 	eorseq	r9, sp, lr, lsl #26
   1c450:	c1442200 	mrsgt	r2, (UNDEF: 100)
   1c454:	22000000 	andcs	r0, r0, #0
   1c458:	0000b254 	andeq	fp, r0, r4, asr r2
   1c45c:	b0402201 	sublt	r2, r0, r1, lsl #4
   1c460:	22010000 	andcs	r0, r1, #0
   1c464:	0000bad1 	ldrdeq	fp, [r0], -r1
   1c468:	b2bc2201 	adcslt	r2, ip, #268435456	; 0x10000000
   1c46c:	22010000 	andcs	r0, r1, #0
   1c470:	0000c020 	andeq	ip, r0, r0, lsr #32
   1c474:	afe32201 	svcge	0x00e32201
   1c478:	22020000 	andcs	r0, r2, #0
   1c47c:	0000afa6 	andeq	sl, r0, r6, lsr #31
   1c480:	c0db2203 	sbcsgt	r2, fp, r3, lsl #4
   1c484:	22040000 	andcs	r0, r4, #0
   1c488:	0000c0e6 	andeq	ip, r0, r6, ror #1
   1c48c:	c3582205 	cmpgt	r8, #1342177280	; 0x50000000
   1c490:	22060000 	andcs	r0, r6, #0
   1c494:	0000b219 	andeq	fp, r0, r9, lsl r2
   1c498:	c6462206 	strbgt	r2, [r6], -r6, lsl #4
   1c49c:	22070000 	andcs	r0, r7, #0
   1c4a0:	0000c820 	andeq	ip, r0, r0, lsr #16
   1c4a4:	be4d2207 	cdplt	2, 4, cr2, cr13, cr7, {0}
   1c4a8:	22070000 	andcs	r0, r7, #0
   1c4ac:	0000b10e 	andeq	fp, r0, lr, lsl #2
   1c4b0:	c5222208 	strgt	r2, [r2, #-520]!	; 0xfffffdf8
   1c4b4:	22090000 	andcs	r0, r9, #0
   1c4b8:	0000c817 	andeq	ip, r0, r7, lsl r8
   1c4bc:	b33b220a 	teqlt	fp, #-1610612736	; 0xa0000000
   1c4c0:	220a0000 	andcs	r0, sl, #0
   1c4c4:	0000b70e 	andeq	fp, r0, lr, lsl #14
   1c4c8:	c3db220e 	bicsgt	r2, fp, #-536870912	; 0xe0000000
   1c4cc:	220f0000 	andcs	r0, pc, #0
   1c4d0:	0000bafa 	strdeq	fp, [r0], -sl
   1c4d4:	bb472220 	bllt	11e4d5c <__ram_ret_data_start+0x11e14cc>
   1c4d8:	22200000 	eorcs	r0, r0, #0
   1c4dc:	0000c6d4 	ldrdeq	ip, [r0], -r4
   1c4e0:	b9942221 	ldmiblt	r4, {r0, r5, r9, sp}
   1c4e4:	22210000 	eorcs	r0, r1, #0
   1c4e8:	0000c16e 	andeq	ip, r0, lr, ror #2
   1c4ec:	ba122222 	blt	4a4d7c <__ram_ret_data_start+0x4a14ec>
   1c4f0:	22220000 	eorcs	r0, r2, #0
   1c4f4:	0000c125 	andeq	ip, r0, r5, lsr #2
   1c4f8:	b95f2223 	ldmdblt	pc, {r0, r1, r5, r9, sp}^	; <UNPREDICTABLE>
   1c4fc:	22230000 	eorcs	r0, r3, #0
   1c500:	0000be85 	andeq	fp, r0, r5, lsl #29
   1c504:	afb02224 	svcge	0x00b02224
   1c508:	22240000 	eorcs	r0, r4, #0
   1c50c:	0000c6f9 	strdeq	ip, [r0], -r9
   1c510:	c7412225 	strbgt	r2, [r1, -r5, lsr #4]
   1c514:	22250000 	eorcs	r0, r5, #0
   1c518:	0000bded 	andeq	fp, r0, sp, ror #27
   1c51c:	b6122226 	ldrlt	r2, [r2], -r6, lsr #4
   1c520:	22260000 	eorcs	r0, r6, #0
   1c524:	0000bd38 	andeq	fp, r0, r8, lsr sp
   1c528:	b5932227 	ldrlt	r2, [r3, #551]	; 0x227
   1c52c:	22270000 	eorcs	r0, r7, #0
   1c530:	0000bf87 	andeq	fp, r0, r7, lsl #31
   1c534:	c6702228 	ldrbtgt	r2, [r0], -r8, lsr #4
   1c538:	22280000 	eorcs	r0, r8, #0
   1c53c:	0000b07a 	andeq	fp, r0, sl, ror r0
   1c540:	c0432229 	subgt	r2, r3, r9, lsr #4
   1c544:	22290000 	eorcs	r0, r9, #0
   1c548:	0000b97d 	andeq	fp, r0, sp, ror r9
   1c54c:	b3d8222a 	bicslt	r2, r8, #-1610612734	; 0xa0000002
   1c550:	222a0000 	eorcs	r0, sl, #0
   1c554:	0000b2e9 	andeq	fp, r0, r9, ror #5
   1c558:	c449222b 	strbgt	r2, [r9], #-555	; 0xfffffdd5
   1c55c:	222b0000 	eorcs	r0, fp, #0
   1c560:	0000b5e4 	andeq	fp, r0, r4, ror #11
   1c564:	b031222c 	eorslt	r2, r1, ip, lsr #4
   1c568:	222c0000 	eorcs	r0, ip, #0
   1c56c:	0000b8dc 	ldrdeq	fp, [r0], -ip
   1c570:	be9d222d 	cdplt	2, 9, cr2, cr13, cr13, {1}
   1c574:	222d0000 	eorcs	r0, sp, #0
   1c578:	0000bd15 	andeq	fp, r0, r5, lsl sp
   1c57c:	b822222e 	stmdalt	r2!, {r1, r2, r3, r5, r9, sp}
   1c580:	222e0000 	eorcs	r0, lr, #0
   1c584:	0000b293 	muleq	r0, r3, r2
   1c588:	bfdb222f 	svclt	0x00db222f
   1c58c:	222f0000 	eorcs	r0, pc, #0
   1c590:	0000bba0 	andeq	fp, r0, r0, lsr #23
   1c594:	ba342230 	blt	d24e5c <__ram_ret_data_start+0xd215cc>
   1c598:	22300000 	eorscs	r0, r0, #0
   1c59c:	0000ba42 	andeq	fp, r0, r2, asr #20
   1c5a0:	b96f2231 	stmdblt	pc!, {r0, r4, r5, r9, sp}^	; <UNPREDICTABLE>
   1c5a4:	22310000 	eorscs	r0, r1, #0
   1c5a8:	0000be06 	andeq	fp, r0, r6, lsl #28
   1c5ac:	c0ce2232 	sbcgt	r2, lr, r2, lsr r2
   1c5b0:	22320000 	eorscs	r0, r2, #0
   1c5b4:	0000bd48 	andeq	fp, r0, r8, asr #26
   1c5b8:	bf312233 	svclt	0x00312233
   1c5bc:	22330000 	eorscs	r0, r3, #0
   1c5c0:	0000b91c 	andeq	fp, r0, ip, lsl r9
   1c5c4:	b94d2234 	stmdblt	sp, {r2, r4, r5, r9, sp}^
   1c5c8:	22340000 	eorscs	r0, r4, #0
   1c5cc:	0000c0fa 	strdeq	ip, [r0], -sl
   1c5d0:	b5c52235 	strblt	r2, [r5, #565]	; 0x235
   1c5d4:	22350000 	eorscs	r0, r5, #0
   1c5d8:	0000bc71 	andeq	fp, r0, r1, ror ip
   1c5dc:	bcc72236 	sfmlt	f2, 2, [r7], {54}	; 0x36
   1c5e0:	22360000 	eorscs	r0, r6, #0
   1c5e4:	0000b5a3 	andeq	fp, r0, r3, lsr #11
   1c5e8:	c6542237 			; <UNDEFINED> instruction: 0xc6542237
   1c5ec:	22370000 	eorscs	r0, r7, #0
   1c5f0:	0000c6e3 	andeq	ip, r0, r3, ror #13
   1c5f4:	c7152238 			; <UNDEFINED> instruction: 0xc7152238
   1c5f8:	22380000 	eorscs	r0, r8, #0
   1c5fc:	0000b73b 	andeq	fp, r0, fp, lsr r7
   1c600:	c6612239 			; <UNDEFINED> instruction: 0xc6612239
   1c604:	22390000 	eorscs	r0, r9, #0
   1c608:	0000b101 	andeq	fp, r0, r1, lsl #2
   1c60c:	b16b223a 	cmnlt	fp, sl, lsr r2
   1c610:	223a0000 	eorscs	r0, sl, #0
   1c614:	0000b8af 	andeq	fp, r0, pc, lsr #17
   1c618:	b902223b 	stmdblt	r2, {r0, r1, r3, r4, r5, r9, sp}
   1c61c:	003b0000 	eorseq	r0, fp, r0
   1c620:	00af2f06 	adceq	r2, pc, r6, lsl #30
   1c624:	01010c00 	tsteq	r1, r0, lsl #24
   1c628:	003bbc02 	eorseq	fp, fp, r2, lsl #24
   1c62c:	bdce1a00 	vstrlt	s3, [lr]
   1c630:	0c080000 	stceq	0, cr0, [r8], {-0}
   1c634:	29100107 	ldmdbcs	r0, {r0, r1, r2, r8}
   1c638:	1800003e 	stmdane	r0, {r1, r2, r3, r4, r5}
   1c63c:	0000bf7d 	andeq	fp, r0, sp, ror pc
   1c640:	1d01090c 	vstrne.16	s0, [r1, #-24]	; 0xffffffe8	; <UNPREDICTABLE>
   1c644:	00003a4c 	andeq	r3, r0, ip, asr #20
   1c648:	b1f31800 	mvnslt	r1, r0, lsl #16
   1c64c:	0a0c0000 	beq	31c654 <__ram_ret_data_start+0x318dc4>
   1c650:	09ab1d01 	stmibeq	fp!, {r0, r8, sl, fp, ip}
   1c654:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
   1c658:	0000b446 	andeq	fp, r0, r6, asr #8
   1c65c:	1d010b0c 	vstrne	d0, [r1, #-48]	; 0xffffffd0
   1c660:	000009ab 	andeq	r0, r0, fp, lsr #19
   1c664:	b6ba1802 	ldrtlt	r1, [sl], r2, lsl #16
   1c668:	0c0c0000 	stceq	0, cr0, [ip], {-0}
   1c66c:	09ab1d01 	stmibeq	fp!, {r0, r8, sl, fp, ip}
   1c670:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
   1c674:	0000c6f0 	strdeq	ip, [r0], -r0
   1c678:	1d010d0c 	stcne	13, cr0, [r1, #-48]	; 0xffffffd0
   1c67c:	000009ab 	andeq	r0, r0, fp, lsr #19
   1c680:	b2711804 	rsbslt	r1, r1, #4, 16	; 0x40000
   1c684:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
   1c688:	3a7d1d01 	bcc	1f63a94 <__ram_ret_data_start+0x1f60204>
   1c68c:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
   1c690:	0000afd8 	ldrdeq	sl, [r0], -r8
   1c694:	1d010f0c 	stcne	15, cr0, [r1, #-48]	; 0xffffffd0
   1c698:	00003aa8 	andeq	r3, r0, r8, lsr #21
   1c69c:	bfc81806 	svclt	0x00c81806
   1c6a0:	100c0000 	andne	r0, ip, r0
   1c6a4:	09ab1d01 	stmibeq	fp!, {r0, r8, sl, fp, ip}
   1c6a8:	00070000 	andeq	r0, r7, r0
   1c6ac:	00bc9706 	adcseq	r9, ip, r6, lsl #14
   1c6b0:	01110c00 	tsteq	r1, r0, lsl #24
   1c6b4:	003daa02 	eorseq	sl, sp, r2, lsl #20
   1c6b8:	3e291600 	cfmadda32cc	mvax0, mvax1, mvfx9, mvfx0
   1c6bc:	411a0000 	tstmi	sl, r0
   1c6c0:	020000b8 	andeq	r0, r0, #184	; 0xb8
   1c6c4:	1001170c 	andne	r1, r1, ip, lsl #14
   1c6c8:	00003e66 	andeq	r3, r0, r6, ror #28
   1c6cc:	00c59018 	sbceq	r9, r5, r8, lsl r0
   1c6d0:	01190c00 	tsteq	r9, r0, lsl #24
   1c6d4:	003d9d1d 	eorseq	r9, sp, sp, lsl sp
   1c6d8:	ad180000 	ldcge	0, cr0, [r8, #-0]
   1c6dc:	0c0000c2 	stceq	0, cr0, [r0], {194}	; 0xc2
   1c6e0:	b01d011a 	andslt	r0, sp, sl, lsl r1
   1c6e4:	0100003b 	tsteq	r0, fp, lsr r0
   1c6e8:	c1090600 	tstgt	r9, r0, lsl #12
   1c6ec:	1b0c0000 	blne	31c6f4 <__ram_ret_data_start+0x318e64>
   1c6f0:	3e3b0201 	cdpcc	2, 3, cr0, cr11, cr1, {0}
   1c6f4:	66160000 	ldrvs	r0, [r6], -r0
   1c6f8:	2c00003e 	stccs	0, cr0, [r0], {62}	; 0x3e
   1c6fc:	0000b27a 	andeq	fp, r0, sl, ror r2
   1c700:	0d02f901 	vstreq.16	s30, [r2, #-2]	; <UNPREDICTABLE>
   1c704:	00000a3c 	andeq	r0, r0, ip, lsr sl
   1c708:	000034c8 	andeq	r3, r0, r8, asr #9
   1c70c:	00000028 	andeq	r0, r0, r8, lsr #32
   1c710:	3ed59c01 	cdpcc	12, 13, cr9, cr5, cr1, {0}
   1c714:	4c2d0000 	stcmi	0, cr0, [sp], #-0
   1c718:	010000b0 	strheq	r0, [r0, -r0]
   1c71c:	9d2c02f9 	sfmls	f0, 4, [ip, #-996]!	; 0xfffffc1c
   1c720:	0700003d 	smladxeq	r0, sp, r0, r0
   1c724:	03000020 	movweq	r0, #32
   1c728:	2e000020 	cdpcs	0, 0, cr0, cr0, cr0, {1}
   1c72c:	000042e9 	andeq	r4, r0, r9, ror #5
   1c730:	000034c8 	andeq	r3, r0, r8, asr #9
   1c734:	0034c803 	eorseq	ip, r4, r3, lsl #16
   1c738:	00000a00 	andeq	r0, r0, r0, lsl #20
   1c73c:	02fe0100 	rscseq	r0, lr, #0, 2
   1c740:	42df2e05 	sbcsmi	r2, pc, #5, 28	; 0x50
   1c744:	34de0000 	ldrbcc	r0, [lr], #0
   1c748:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
   1c74c:	08000034 	stmdaeq	r0, {r2, r4, r5}
   1c750:	01000000 	mrseq	r0, (UNDEF: 0)
   1c754:	00050302 	andeq	r0, r5, r2, lsl #6
   1c758:	00b2fe2c 	adcseq	pc, r2, ip, lsr #28
   1c75c:	02ce0100 	sbceq	r0, lr, #0, 2
   1c760:	000a3c0d 	andeq	r3, sl, sp, lsl #24
   1c764:	00346400 	eorseq	r6, r4, r0, lsl #8
   1c768:	00006400 	andeq	r6, r0, r0, lsl #8
   1c76c:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
   1c770:	2d00003f 	stccs	0, cr0, [r0, #-252]	; 0xffffff04
   1c774:	0000be14 	andeq	fp, r0, r4, lsl lr
   1c778:	2402ce01 	strcs	ip, [r2], #-3585	; 0xfffff1ff
   1c77c:	00003aeb 	andeq	r3, r0, fp, ror #21
   1c780:	0000202c 	andeq	r2, r0, ip, lsr #32
   1c784:	00002028 	andeq	r2, r0, r8, lsr #32
   1c788:	00becc2f 	adcseq	ip, lr, pc, lsr #24
   1c78c:	02ce0100 	sbceq	r0, lr, #0, 2
   1c790:	00095035 	andeq	r5, r9, r5, lsr r0
   1c794:	2d510100 	ldfcse	f0, [r1, #-0]
   1c798:	0000b04c 	andeq	fp, r0, ip, asr #32
   1c79c:	4c02ce01 	stcmi	14, cr12, [r2], {1}
   1c7a0:	00003d9d 	muleq	r0, sp, sp
   1c7a4:	00002051 	andeq	r2, r0, r1, asr r0
   1c7a8:	0000204d 	andeq	r2, r0, sp, asr #32
   1c7ac:	00b37a2d 	adcseq	r7, r3, sp, lsr #20
   1c7b0:	02cf0100 	sbceq	r0, pc, #0, 2
   1c7b4:	0009ab29 	andeq	sl, r9, r9, lsr #22
   1c7b8:	00207600 	eoreq	r7, r0, r0, lsl #12
   1c7bc:	00207200 	eoreq	r7, r0, r0, lsl #4
   1c7c0:	af7c3000 	svcge	0x007c3000
   1c7c4:	d1010000 	mrsle	r0, (UNDEF: 1)
   1c7c8:	3f951c02 	svccc	0x00951c02
   1c7cc:	20990000 	addscs	r0, r9, r0
   1c7d0:	20970000 	addscs	r0, r7, r0
   1c7d4:	5f300000 	svcpl	0x00300000
   1c7d8:	010000c4 	smlabteq	r0, r4, r0, r0
   1c7dc:	440d02d2 	strmi	r0, [sp], #-722	; 0xfffffd2e
   1c7e0:	b9000009 	stmdblt	r0, {r0, r3}
   1c7e4:	b3000020 	movwlt	r0, #32
   1c7e8:	2e000020 	cdpcs	0, 0, cr0, cr0, cr0, {1}
   1c7ec:	000042e9 	andeq	r4, r0, r9, ror #5
   1c7f0:	00003466 	andeq	r3, r0, r6, ror #8
   1c7f4:	00346606 	eorseq	r6, r4, r6, lsl #12
   1c7f8:	00000a00 	andeq	r0, r0, r0, lsl #20
   1c7fc:	02d90100 	sbcseq	r0, r9, #0, 2
   1c800:	42df2e05 	sbcsmi	r2, pc, #5, 28	; 0x50
   1c804:	34b00000 	ldrtcc	r0, [r0], #0
   1c808:	b0010000 	andlt	r0, r1, r0
   1c80c:	0a000034 	beq	1c8e4 <__ram_ret_data_start+0x19054>
   1c810:	01000000 	mrseq	r0, (UNDEF: 0)
   1c814:	000502ea 	andeq	r0, r5, sl, ror #5
   1c818:	15ca040d 	strbne	r0, [sl, #1037]	; 0x40d
   1c81c:	bd2c0000 	stclt	0, cr0, [ip, #-0]
   1c820:	010000b9 	strheq	r0, [r0, -r9]
   1c824:	3c0d02a7 	sfmcc	f0, 4, [sp], {167}	; 0xa7
   1c828:	1800000a 	stmdane	r0, {r1, r3}
   1c82c:	4c000034 	stcmi	0, cr0, [r0], {52}	; 0x34
   1c830:	01000000 	mrseq	r0, (UNDEF: 0)
   1c834:	00400d9c 	umaaleq	r0, r0, ip, sp
   1c838:	be142d00 	cdplt	13, 1, cr2, cr4, cr0, {0}
   1c83c:	a7010000 	strge	r0, [r1, -r0]
   1c840:	3aeb2502 	bcc	ffae5c50 <__data_end_ram_ret__+0xdf9f5c50>
   1c844:	20eb0000 	rsccs	r0, fp, r0
   1c848:	20e50000 	rsccs	r0, r5, r0
   1c84c:	222d0000 	eorcs	r0, sp, #0
   1c850:	010000b2 	strheq	r0, [r0, -r2]
   1c854:	ab4302a7 	blge	10dd2f8 <__ram_ret_data_start+0x10d9a68>
   1c858:	1f000009 	svcne	0x00000009
   1c85c:	17000021 	strne	r0, [r0, -r1, lsr #32]
   1c860:	2e000021 	cdpcs	0, 0, cr0, cr0, cr1, {1}
   1c864:	000042e9 	andeq	r4, r0, r9, ror #5
   1c868:	00003418 	andeq	r3, r0, r8, lsl r4
   1c86c:	00341804 	eorseq	r1, r4, r4, lsl #16
   1c870:	00000a00 	andeq	r0, r0, r0, lsl #20
   1c874:	02ad0100 	adceq	r0, sp, #0, 2
   1c878:	42df2e05 	sbcsmi	r2, pc, #5, 28	; 0x50
   1c87c:	343c0000 	ldrtcc	r0, [ip], #-0
   1c880:	3c010000 	stccc	0, cr0, [r1], {-0}
   1c884:	0a000034 	beq	1c95c <__ram_ret_data_start+0x190cc>
   1c888:	01000000 	mrseq	r0, (UNDEF: 0)
   1c88c:	000502b8 			; <UNDEFINED> instruction: 0x000502b8
   1c890:	00bf962c 	adcseq	r9, pc, ip, lsr #12
   1c894:	028e0100 	addeq	r0, lr, #0, 2
   1c898:	000a3c0d 	andeq	r3, sl, sp, lsl #24
   1c89c:	00340400 	eorseq	r0, r4, r0, lsl #8
   1c8a0:	00001400 	andeq	r1, r0, r0, lsl #8
   1c8a4:	689c0100 	ldmvs	ip, {r8}
   1c8a8:	2d000040 	stccs	0, cr0, [r0, #-256]	; 0xffffff00
   1c8ac:	0000be14 	andeq	fp, r0, r4, lsl lr
   1c8b0:	23028e01 	movwcs	r8, #11777	; 0x2e01
   1c8b4:	00003aeb 	andeq	r3, r0, fp, ror #21
   1c8b8:	0000215d 	andeq	r2, r0, sp, asr r1
   1c8bc:	00002159 	andeq	r2, r0, r9, asr r1
   1c8c0:	00becc2d 	adcseq	ip, lr, sp, lsr #24
   1c8c4:	028e0100 	addeq	r0, lr, #0, 2
   1c8c8:	00095034 	andeq	r5, r9, r4, lsr r0
   1c8cc:	00218200 	eoreq	r8, r1, r0, lsl #4
   1c8d0:	00217e00 	eoreq	r7, r1, r0, lsl #28
   1c8d4:	c14e3000 	mrsgt	r3, (UNDEF: 78)
   1c8d8:	90010000 	andls	r0, r1, r0
   1c8dc:	40680f02 	rsbmi	r0, r8, r2, lsl #30
   1c8e0:	21a50000 			; <UNDEFINED> instruction: 0x21a50000
   1c8e4:	21a30000 			; <UNDEFINED> instruction: 0x21a30000
   1c8e8:	0d000000 	stceq	0, cr0, [r0, #-0]
   1c8ec:	00097204 	andeq	r7, r9, r4, lsl #4
   1c8f0:	b7742c00 	ldrblt	r2, [r4, -r0, lsl #24]!
   1c8f4:	77010000 	strvc	r0, [r1, -r0]
   1c8f8:	0a3c0d02 	beq	f1fd08 <__ram_ret_data_start+0xf1c478>
   1c8fc:	33f00000 	mvnscc	r0, #0
   1c900:	00140000 	andseq	r0, r4, r0
   1c904:	9c010000 	stcls	0, cr0, [r1], {-0}
   1c908:	000040c9 	andeq	r4, r0, r9, asr #1
   1c90c:	00be142d 	adcseq	r1, lr, sp, lsr #8
   1c910:	02770100 	rsbseq	r0, r7, #0, 2
   1c914:	003aeb26 	eorseq	lr, sl, r6, lsr #22
   1c918:	0021c100 	eoreq	ip, r1, r0, lsl #2
   1c91c:	0021bd00 	eoreq	fp, r1, r0, lsl #26
   1c920:	becc2d00 	cdplt	13, 12, cr2, cr12, cr0, {0}
   1c924:	77010000 	strvc	r0, [r1, -r0]
   1c928:	09503702 	ldmdbeq	r0, {r1, r8, r9, sl, ip, sp}^
   1c92c:	21e60000 	mvncs	r0, r0
   1c930:	21e20000 	mvncs	r0, r0
   1c934:	e0300000 	eors	r0, r0, r0
   1c938:	010000b6 	strheq	r0, [r0, -r6]
   1c93c:	680f0279 	stmdavs	pc, {r0, r3, r4, r5, r6, r9}	; <UNPREDICTABLE>
   1c940:	09000040 	stmdbeq	r0, {r6}
   1c944:	07000022 	streq	r0, [r0, -r2, lsr #32]
   1c948:	00000022 	andeq	r0, r0, r2, lsr #32
   1c94c:	00be2e2c 	adcseq	r2, lr, ip, lsr #28
   1c950:	025f0100 	subseq	r0, pc, #0, 2
   1c954:	000a3c0d 	andeq	r3, sl, sp, lsl #24
   1c958:	0033dc00 	eorseq	sp, r3, r0, lsl #24
   1c95c:	00001400 	andeq	r1, r0, r0, lsl #8
   1c960:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
   1c964:	2d000041 	stccs	0, cr0, [r0, #-260]	; 0xfffffefc
   1c968:	0000be14 	andeq	fp, r0, r4, lsl lr
   1c96c:	24025f01 	strcs	r5, [r2], #-3841	; 0xfffff0ff
   1c970:	00003aeb 	andeq	r3, r0, fp, ror #21
   1c974:	00002225 	andeq	r2, r0, r5, lsr #4
   1c978:	00002221 	andeq	r2, r0, r1, lsr #4
   1c97c:	00becc2d 	adcseq	ip, lr, sp, lsr #24
   1c980:	025f0100 	subseq	r0, pc, #0, 2
   1c984:	00095035 	andeq	r5, r9, r5, lsr r0
   1c988:	00224a00 	eoreq	r4, r2, r0, lsl #20
   1c98c:	00224600 	eoreq	r4, r2, r0, lsl #12
   1c990:	bc0d3000 	stclt	0, cr3, [sp], {-0}
   1c994:	61010000 	mrsvs	r0, (UNDEF: 1)
   1c998:	40680f02 	rsbmi	r0, r8, r2, lsl #30
   1c99c:	226d0000 	rsbcs	r0, sp, #0
   1c9a0:	226b0000 	rsbcs	r0, fp, #0
   1c9a4:	2c000000 	stccs	0, cr0, [r0], {-0}
   1c9a8:	0000bd5e 	andeq	fp, r0, lr, asr sp
   1c9ac:	0d024001 	stceq	0, cr4, [r2, #-4]
   1c9b0:	00000a3c 	andeq	r0, r0, ip, lsr sl
   1c9b4:	000033b8 			; <UNDEFINED> instruction: 0x000033b8
   1c9b8:	00000024 	andeq	r0, r0, r4, lsr #32
   1c9bc:	418e9c01 	orrmi	r9, lr, r1, lsl #24
   1c9c0:	142d0000 	strtne	r0, [sp], #-0
   1c9c4:	010000be 	strheq	r0, [r0, -lr]
   1c9c8:	eb1f0240 	bl	7dd2d0 <__ram_ret_data_start+0x7d9a40>
   1c9cc:	8900003a 	stmdbhi	r0, {r1, r3, r4, r5}
   1c9d0:	85000022 	strhi	r0, [r0, #-34]	; 0xffffffde
   1c9d4:	2d000022 	stccs	0, cr0, [r0, #-136]	; 0xffffff78
   1c9d8:	0000becc 	andeq	fp, r0, ip, asr #29
   1c9dc:	30024001 	andcc	r4, r2, r1
   1c9e0:	00000950 	andeq	r0, r0, r0, asr r9
   1c9e4:	000022ae 	andeq	r2, r0, lr, lsr #5
   1c9e8:	000022aa 	andeq	r2, r0, sl, lsr #5
   1c9ec:	00b2222f 	adcseq	r2, r2, pc, lsr #4
   1c9f0:	02400100 	subeq	r0, r0, #0, 2
   1c9f4:	0009ab4e 	andeq	sl, r9, lr, asr #22
   1c9f8:	30520100 	subscc	r0, r2, r0, lsl #2
   1c9fc:	0000c0a1 	andeq	ip, r0, r1, lsr #1
   1ca00:	0f024201 	svceq	0x00024201
   1ca04:	00004068 	andeq	r4, r0, r8, rrx
   1ca08:	000022d3 	ldrdeq	r2, [r0], -r3
   1ca0c:	000022cf 	andeq	r2, r0, pc, asr #5
   1ca10:	bb6e2c00 	bllt	1ba7a18 <__ram_ret_data_start+0x1ba4188>
   1ca14:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
   1ca18:	0a3c0d02 	beq	f1fe28 <__ram_ret_data_start+0xf1c598>
   1ca1c:	33a00000 	movcc	r0, #0
   1ca20:	00180000 	andseq	r0, r8, r0
   1ca24:	9c010000 	stcls	0, cr0, [r1], {-0}
   1ca28:	000041e9 	andeq	r4, r0, r9, ror #3
   1ca2c:	00be142d 	adcseq	r1, lr, sp, lsr #8
   1ca30:	02280100 	eoreq	r0, r8, #0, 2
   1ca34:	003aeb2a 	eorseq	lr, sl, sl, lsr #22
   1ca38:	0022fa00 	eoreq	pc, r2, r0, lsl #20
   1ca3c:	0022f600 	eoreq	pc, r2, r0, lsl #12
   1ca40:	becc2d00 	cdplt	13, 12, cr2, cr12, cr0, {0}
   1ca44:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
   1ca48:	09503b02 	ldmdbeq	r0, {r1, r8, r9, fp, ip, sp}^
   1ca4c:	231f0000 	tstcs	pc, #0
   1ca50:	231b0000 	tstcs	fp, #0
   1ca54:	c6300000 	ldrtgt	r0, [r0], -r0
   1ca58:	010000bb 	strheq	r0, [r0, -fp]
   1ca5c:	680f022a 	stmdavs	pc, {r1, r3, r5, r9}	; <UNPREDICTABLE>
   1ca60:	42000040 	andmi	r0, r0, #64	; 0x40
   1ca64:	40000023 	andmi	r0, r0, r3, lsr #32
   1ca68:	00000023 	andeq	r0, r0, r3, lsr #32
   1ca6c:	00c4192c 	sbceq	r1, r4, ip, lsr #18
   1ca70:	02100100 	andseq	r0, r0, #0, 2
   1ca74:	000a3c0d 	andeq	r3, sl, sp, lsl #24
   1ca78:	00338c00 	eorseq	r8, r3, r0, lsl #24
   1ca7c:	00001400 	andeq	r1, r0, r0, lsl #8
   1ca80:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
   1ca84:	2d000042 	stccs	0, cr0, [r0, #-264]	; 0xfffffef8
   1ca88:	0000be14 	andeq	fp, r0, r4, lsl lr
   1ca8c:	28021001 	stmdacs	r2, {r0, ip}
   1ca90:	00003aeb 	andeq	r3, r0, fp, ror #21
   1ca94:	0000235e 	andeq	r2, r0, lr, asr r3
   1ca98:	0000235a 	andeq	r2, r0, sl, asr r3
   1ca9c:	00becc2d 	adcseq	ip, lr, sp, lsr #24
   1caa0:	02100100 	andseq	r0, r0, #0, 2
   1caa4:	00095039 	andeq	r5, r9, r9, lsr r0
   1caa8:	00238300 	eoreq	r8, r3, r0, lsl #6
   1caac:	00237f00 	eoreq	r7, r3, r0, lsl #30
   1cab0:	bbc63000 	bllt	ff1a8ab8 <__data_end_ram_ret__+0xdf0b8ab8>
   1cab4:	12010000 	andne	r0, r1, #0
   1cab8:	40680f02 	rsbmi	r0, r8, r2, lsl #30
   1cabc:	23a60000 			; <UNDEFINED> instruction: 0x23a60000
   1cac0:	23a40000 			; <UNDEFINED> instruction: 0x23a40000
   1cac4:	2c000000 	stccs	0, cr0, [r0], {-0}
   1cac8:	0000c772 	andeq	ip, r0, r2, ror r7
   1cacc:	1201f801 	andne	pc, r1, #65536	; 0x10000
   1cad0:	000009d6 	ldrdeq	r0, [r0], -r6
   1cad4:	00003376 	andeq	r3, r0, r6, ror r3
   1cad8:	00000016 	andeq	r0, r0, r6, lsl r0
   1cadc:	42999c01 	addsmi	r9, r9, #256	; 0x100
   1cae0:	142d0000 	strtne	r0, [sp], #-0
   1cae4:	010000be 	strheq	r0, [r0, -lr]
   1cae8:	eb2801f8 	bl	a1d2d0 <__ram_ret_data_start+0xa19a40>
   1caec:	c200003a 	andgt	r0, r0, #58	; 0x3a
   1caf0:	be000023 	cdplt	0, 0, cr0, cr0, cr3, {1}
   1caf4:	2f000023 	svccs	0x00000023
   1caf8:	0000b1ed 	andeq	fp, r0, sp, ror #3
   1cafc:	3901f801 	stmdbcc	r1, {r0, fp, ip, sp, lr, pc}
   1cb00:	00003b79 	andeq	r3, r0, r9, ror fp
   1cb04:	ec305101 	ldfs	f5, [r0], #-4
   1cb08:	010000ba 	strheq	r0, [r0, -sl]
   1cb0c:	680f01fa 	stmdavs	pc, {r1, r3, r4, r5, r6, r7, r8}	; <UNPREDICTABLE>
   1cb10:	e7000040 	str	r0, [r0, -r0, asr #32]
   1cb14:	e3000023 	movw	r0, #35	; 0x23
   1cb18:	00000023 	andeq	r0, r0, r3, lsr #32
   1cb1c:	00b1c62c 	adcseq	ip, r1, ip, lsr #12
   1cb20:	01e30100 	mvneq	r0, r0, lsl #2
   1cb24:	0009500a 	andeq	r5, r9, sl
   1cb28:	00336800 	eorseq	r6, r3, r0, lsl #16
   1cb2c:	00000e00 	andeq	r0, r0, r0, lsl #28
   1cb30:	df9c0100 	svcle	0x009c0100
   1cb34:	2d000042 	stccs	0, cr0, [r0, #-264]	; 0xfffffef8
   1cb38:	0000be14 	andeq	fp, r0, r4, lsl lr
   1cb3c:	2101e301 	tstcs	r1, r1, lsl #6
   1cb40:	00003aeb 	andeq	r3, r0, fp, ror #21
   1cb44:	00002424 	andeq	r2, r0, r4, lsr #8
   1cb48:	00002420 	andeq	r2, r0, r0, lsr #8
   1cb4c:	00baec30 	adcseq	lr, sl, r0, lsr ip
   1cb50:	01e80100 	mvneq	r0, r0, lsl #2
   1cb54:	0040680f 	subeq	r6, r0, pc, lsl #16
   1cb58:	00244900 	eoreq	r4, r4, r0, lsl #18
   1cb5c:	00244500 	eoreq	r4, r4, r0, lsl #10
   1cb60:	61310000 	teqvs	r1, r0
   1cb64:	010000c0 	smlabteq	r0, r0, r0, r0
   1cb68:	010601d4 	ldrdeq	r0, [r6, -r4]
   1cb6c:	00be1b31 	adcseq	r1, lr, r1, lsr fp
   1cb70:	01c60100 	biceq	r0, r6, r0, lsl #2
   1cb74:	552c0106 	strpl	r0, [ip, #-262]!	; 0xfffffefa
   1cb78:	010000af 	smlatbeq	r0, pc, r0, r0	; <UNPREDICTABLE>
   1cb7c:	3c0d01ab 	stfccs	f0, [sp], {171}	; 0xab
   1cb80:	1000000a 	andne	r0, r0, sl
   1cb84:	38000033 	stmdacc	r0, {r0, r1, r4, r5}
   1cb88:	01000000 	mrseq	r0, (UNDEF: 0)
   1cb8c:	0043509c 	umaaleq	r5, r3, ip, r0
   1cb90:	b5432d00 	strblt	r2, [r3, #-3328]	; 0xfffff300
   1cb94:	ab010000 	blge	5cb9c <__ram_ret_data_start+0x5930c>
   1cb98:	43503701 	cmpmi	r0, #262144	; 0x40000
   1cb9c:	24860000 	strcs	r0, [r6], #0
   1cba0:	24820000 	strcs	r0, [r2], #0
   1cba4:	e92e0000 	stmdb	lr!, {}	; <UNPREDICTABLE>
   1cba8:	10000042 	andne	r0, r0, r2, asr #32
   1cbac:	04000033 	streq	r0, [r0], #-51	; 0xffffffcd
   1cbb0:	00003310 	andeq	r3, r0, r0, lsl r3
   1cbb4:	0000000a 	andeq	r0, r0, sl
   1cbb8:	0501af01 	streq	sl, [r1, #-3841]	; 0xfffff0ff
   1cbbc:	0042df2e 	subeq	sp, r2, lr, lsr #30
   1cbc0:	00333600 	eorseq	r3, r3, r0, lsl #12
   1cbc4:	33360100 	teqcc	r6, #0, 2
   1cbc8:	00080000 	andeq	r0, r8, r0
   1cbcc:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
   1cbd0:	0d000501 	cfstr32eq	mvfx0, [r0, #-4]
   1cbd4:	003e7304 	eorseq	r7, lr, r4, lsl #6
   1cbd8:	b1892c00 	orrlt	r2, r9, r0, lsl #24
   1cbdc:	8d010000 	stchi	0, cr0, [r1, #-0]
   1cbe0:	0a3c0d01 	beq	f1ffec <__ram_ret_data_start+0xf1c75c>
   1cbe4:	32cc0000 	sbccc	r0, ip, #0
   1cbe8:	00440000 	subeq	r0, r4, r0
   1cbec:	9c010000 	stcls	0, cr0, [r1], {-0}
   1cbf0:	000043c2 	andeq	r4, r0, r2, asr #7
   1cbf4:	00b2482d 	adcseq	r4, r2, sp, lsr #16
   1cbf8:	018d0100 	orreq	r0, sp, r0, lsl #2
   1cbfc:	0009442b 	andeq	r4, r9, fp, lsr #8
   1cc00:	0024af00 	eoreq	sl, r4, r0, lsl #30
   1cc04:	0024a700 	eoreq	sl, r4, r0, lsl #14
   1cc08:	c15e2f00 	cmpgt	lr, r0, lsl #30
   1cc0c:	8d010000 	stchi	0, cr0, [r1, #-0]
   1cc10:	09ab4e01 	stmibeq	fp!, {r0, r9, sl, fp, lr}
   1cc14:	51010000 	mrspl	r0, (UNDEF: 1)
   1cc18:	0042e92e 	subeq	lr, r2, lr, lsr #18
   1cc1c:	0032cc00 	eorseq	ip, r2, r0, lsl #24
   1cc20:	32cc0400 	sbccc	r0, ip, #0, 8
   1cc24:	000a0000 	andeq	r0, sl, r0
   1cc28:	93010000 	movwls	r0, #4096	; 0x1000
   1cc2c:	df2e0501 	svcle	0x002e0501
   1cc30:	ec000042 	stc	0, cr0, [r0], {66}	; 0x42
   1cc34:	01000032 	tsteq	r0, r2, lsr r0
   1cc38:	000032ec 	andeq	r3, r0, ip, ror #5
   1cc3c:	0000000a 	andeq	r0, r0, sl
   1cc40:	05019e01 	streq	r9, [r1, #-3585]	; 0xfffff1ff
   1cc44:	bd762c00 	ldcllt	12, cr2, [r6, #-0]
   1cc48:	62010000 	andvs	r0, r1, #0
   1cc4c:	0a3c0d01 	beq	f20058 <__ram_ret_data_start+0xf1c7c8>
   1cc50:	320c0000 	andcc	r0, ip, #0
   1cc54:	00c00000 	sbceq	r0, r0, r0
   1cc58:	9c010000 	stcls	0, cr0, [r1], {-0}
   1cc5c:	00004434 	andeq	r4, r0, r4, lsr r4
   1cc60:	00b78c30 	adcseq	r8, r7, r0, lsr ip
   1cc64:	01640100 	cmneq	r4, r0, lsl #2
   1cc68:	0009440d 	andeq	r4, r9, sp, lsl #8
   1cc6c:	0024f300 	eoreq	pc, r4, r0, lsl #6
   1cc70:	0024e900 	eoreq	lr, r4, r0, lsl #18
   1cc74:	b1783000 	cmnlt	r8, r0
   1cc78:	64010000 	strvs	r0, [r1], #-0
   1cc7c:	09441801 	stmdbeq	r4, {r0, fp, ip}^
   1cc80:	25410000 	strbcs	r0, [r1, #-0]
   1cc84:	25370000 	ldrcs	r0, [r7, #-0]!
   1cc88:	e92e0000 	stmdb	lr!, {}	; <UNPREDICTABLE>
   1cc8c:	10000042 	andne	r0, r0, r2, asr #32
   1cc90:	02000032 	andeq	r0, r0, #50	; 0x32
   1cc94:	00003210 	andeq	r3, r0, r0, lsl r2
   1cc98:	00000014 	andeq	r0, r0, r4, lsl r0
   1cc9c:	05016501 	streq	r6, [r1, #-1281]	; 0xfffffaff
   1cca0:	0042df2e 	subeq	sp, r2, lr, lsr #30
   1cca4:	00329e00 	eorseq	r9, r2, r0, lsl #28
   1cca8:	329e0100 	addscc	r0, lr, #0, 2
   1ccac:	00080000 	andeq	r0, r8, r0
   1ccb0:	7b010000 	blvc	5ccb8 <__ram_ret_data_start+0x59428>
   1ccb4:	2c000501 	cfstr32cs	mvfx0, [r0], {1}
   1ccb8:	0000b3ce 	andeq	fp, r0, lr, asr #7
   1ccbc:	0d010f01 	stceq	15, cr0, [r1, #-4]
   1ccc0:	00000a3c 	andeq	r0, r0, ip, lsr sl
   1ccc4:	00003128 	andeq	r3, r0, r8, lsr #2
   1ccc8:	000000e4 	andeq	r0, r0, r4, ror #1
   1cccc:	44f49c01 	ldrbtmi	r9, [r4], #3073	; 0xc01
   1ccd0:	142d0000 	strtne	r0, [sp], #-0
   1ccd4:	010000be 	strheq	r0, [r0, -lr]
   1ccd8:	eb21010f 	bl	85d11c <__ram_ret_data_start+0x85988c>
   1ccdc:	8900003a 	stmdbhi	r0, {r1, r3, r4, r5}
   1cce0:	85000025 	strhi	r0, [r0, #-37]	; 0xffffffdb
   1cce4:	2f000025 	svccs	0x00000025
   1cce8:	0000becc 	andeq	fp, r0, ip, asr #29
   1ccec:	32010f01 	andcc	r0, r1, #1, 30
   1ccf0:	00000950 	andeq	r0, r0, r0, asr r9
   1ccf4:	2d2d5101 	stfcss	f5, [sp, #-4]!
   1ccf8:	010000c8 	smlabteq	r0, r8, r0, r0
   1ccfc:	f451010f 			; <UNDEFINED> instruction: 0xf451010f
   1cd00:	ae000044 	cdpge	0, 0, cr0, cr0, cr4, {2}
   1cd04:	aa000025 	bge	1cda0 <__ram_ret_data_start+0x19510>
   1cd08:	30000025 	andcc	r0, r0, r5, lsr #32
   1cd0c:	0000c011 	andeq	ip, r0, r1, lsl r0
   1cd10:	1b011101 	blne	6111c <__ram_ret_data_start+0x5d88c>
   1cd14:	000044fa 	strdeq	r4, [r0], -sl
   1cd18:	000025d3 	ldrdeq	r2, [r0], -r3
   1cd1c:	000025cf 	andeq	r2, r0, pc, asr #11
   1cd20:	00af7c30 	adceq	r7, pc, r0, lsr ip	; <UNPREDICTABLE>
   1cd24:	01120100 	tsteq	r2, r0, lsl #2
   1cd28:	003f951d 	eorseq	r9, pc, sp, lsl r5	; <UNPREDICTABLE>
   1cd2c:	0025ff00 	eoreq	pc, r5, r0, lsl #30
   1cd30:	0025fb00 	eoreq	pc, r5, r0, lsl #22
   1cd34:	c45f3000 	ldrbgt	r3, [pc], #-0	; 1cd3c <__ram_ret_data_start+0x194ac>
   1cd38:	13010000 	movwne	r0, #4096	; 0x1000
   1cd3c:	09440d01 	stmdbeq	r4, {r0, r8, sl, fp}^
   1cd40:	262f0000 	strtcs	r0, [pc], -r0
   1cd44:	26270000 	strtcs	r0, [r7], -r0
   1cd48:	e92e0000 	stmdb	lr!, {}	; <UNPREDICTABLE>
   1cd4c:	2a000042 	bcs	1ce5c <__ram_ret_data_start+0x195cc>
   1cd50:	0d000031 	stceq	0, cr0, [r0, #-196]	; 0xffffff3c
   1cd54:	0000312a 	andeq	r3, r0, sl, lsr #2
   1cd58:	0000000a 	andeq	r0, r0, sl
   1cd5c:	05012101 	streq	r2, [r1, #-257]	; 0xfffffeff
   1cd60:	0042df2e 	subeq	sp, r2, lr, lsr #30
   1cd64:	0031f400 	eorseq	pc, r1, r0, lsl #8
   1cd68:	31f40100 	mvnscc	r0, r0, lsl #2
   1cd6c:	000a0000 	andeq	r0, sl, r0
   1cd70:	55010000 	strpl	r0, [r1, #-0]
   1cd74:	0d000501 	cfstr32eq	mvfx0, [r0, #-4]
   1cd78:	003e3604 	eorseq	r3, lr, r4, lsl #12
   1cd7c:	6e040d00 	cdpvs	13, 0, cr0, cr4, cr0, {0}
   1cd80:	32000015 	andcc	r0, r0, #21
   1cd84:	000042e9 	andeq	r4, r0, r9, ror #5
   1cd88:	00003348 	andeq	r3, r0, r8, asr #6
   1cd8c:	00000010 	andeq	r0, r0, r0, lsl r0
   1cd90:	df329c01 	svcle	0x00329c01
   1cd94:	58000042 	stmdapl	r0, {r1, r6}
   1cd98:	10000033 	andne	r0, r0, r3, lsr r0
   1cd9c:	01000000 	mrseq	r0, (UNDEF: 0)
   1cda0:	09c1009c 	stmibeq	r1, {r2, r3, r4, r7}^
   1cda4:	00040000 	andeq	r0, r4, r0
   1cda8:	00000983 	andeq	r0, r0, r3, lsl #19
   1cdac:	035f0104 	cmpeq	pc, #4, 2
   1cdb0:	430c0000 	movwmi	r0, #49152	; 0xc000
   1cdb4:	5d0000c8 	stcpl	0, cr0, [r0, #-800]	; 0xfffffce0
   1cdb8:	de00000c 	cdple	0, 0, cr0, cr0, cr12, {0}
   1cdbc:	0200003b 	andeq	r0, r0, #59	; 0x3b
   1cdc0:	05460601 	strbeq	r0, [r6, #-1537]	; 0xfffff9ff
   1cdc4:	93030000 	movwls	r0, #12288	; 0x3000
   1cdc8:	01000002 	tsteq	r0, r2
   1cdcc:	0030182b 	eorseq	r1, r0, fp, lsr #16
   1cdd0:	01020000 	mrseq	r0, (UNDEF: 2)
   1cdd4:	00054408 	andeq	r4, r5, r8, lsl #8
   1cdd8:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
   1cddc:	00000205 	andeq	r0, r0, r5, lsl #4
   1cde0:	000e1b03 	andeq	r1, lr, r3, lsl #22
   1cde4:	19390100 	ldmdbne	r9!, {r8}
   1cde8:	0000004a 	andeq	r0, r0, sl, asr #32
   1cdec:	9d070202 	sfmls	f0, 4, [r7, #-8]
   1cdf0:	03000015 	movweq	r0, #21
   1cdf4:	00001633 	andeq	r1, r0, r3, lsr r6
   1cdf8:	5d184d01 	ldcpl	13, cr4, [r8, #-4]
   1cdfc:	02000000 	andeq	r0, r0, #0
   1ce00:	0ad40504 	beq	ff51e218 <__data_end_ram_ret__+0xdf42e218>
   1ce04:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
   1ce08:	0100000a 	tsteq	r0, sl
   1ce0c:	0070194f 	rsbseq	r1, r0, pc, asr #18
   1ce10:	04020000 	streq	r0, [r2], #-0
   1ce14:	000f6607 	andeq	r6, pc, r7, lsl #12
   1ce18:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
   1ce1c:	00000acf 	andeq	r0, r0, pc, asr #21
   1ce20:	61070802 	tstvs	r7, r2, lsl #16
   1ce24:	0400000f 	streq	r0, [r0], #-15
   1ce28:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
   1ce2c:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
   1ce30:	000f6b07 	andeq	r6, pc, r7, lsl #22
   1ce34:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
   1ce38:	00000e57 	andeq	r0, r0, r7, asr lr
   1ce3c:	48060405 	stmdami	r6, {r0, r2, sl}
   1ce40:	02000011 	andeq	r0, r0, #17
   1ce44:	8c170165 	ldfhis	f0, [r7], {101}	; 0x65
   1ce48:	03000000 	movweq	r0, #0
   1ce4c:	00001565 	andeq	r1, r0, r5, ror #10
   1ce50:	5d0e2e03 	stcpl	14, cr2, [lr, #-12]
   1ce54:	03000000 	movweq	r0, #0
   1ce58:	00000f04 	andeq	r0, r0, r4, lsl #30
   1ce5c:	5d0e7403 	cfstrspl	mvf7, [lr, #-12]
   1ce60:	07000000 	streq	r0, [r0, -r0]
   1ce64:	03a50304 			; <UNDEFINED> instruction: 0x03a50304
   1ce68:	000000e3 	andeq	r0, r0, r3, ror #1
   1ce6c:	00028d08 	andeq	r8, r2, r8, lsl #26
   1ce70:	0ca70300 	stceq	3, cr0, [r7]
   1ce74:	0000009c 	muleq	r0, ip, r0
   1ce78:	000f0c08 	andeq	r0, pc, r8, lsl #24
   1ce7c:	13a80300 			; <UNDEFINED> instruction: 0x13a80300
   1ce80:	000000e3 	andeq	r0, r0, r3, ror #1
   1ce84:	00300900 	eorseq	r0, r0, r0, lsl #18
   1ce88:	00f30000 	rscseq	r0, r3, r0
   1ce8c:	8c0a0000 	stchi	0, cr0, [sl], {-0}
   1ce90:	03000000 	movweq	r0, #0
   1ce94:	03080b00 	movweq	r0, #35584	; 0x8b00
   1ce98:	011709a2 	tsteq	r7, r2, lsr #19
   1ce9c:	710c0000 	mrsvc	r0, (UNDEF: 12)
   1cea0:	03000002 	movweq	r0, #2
   1cea4:	008507a4 	addeq	r0, r5, r4, lsr #15
   1cea8:	0c000000 	stceq	0, cr0, [r0], {-0}
   1ceac:	000000a0 	andeq	r0, r0, r0, lsr #1
   1ceb0:	c105a903 	tstgt	r5, r3, lsl #18
   1ceb4:	04000000 	streq	r0, [r0], #-0
   1ceb8:	11070300 	mrsne	r0, SP_und
   1cebc:	aa030000 	bge	dcec4 <__ram_ret_data_start+0xd9634>
   1cec0:	0000f303 	andeq	pc, r0, r3, lsl #6
   1cec4:	0c8a0300 	stceq	3, cr0, [sl], {0}
   1cec8:	16040000 	strne	r0, [r4], -r0
   1cecc:	00007019 	andeq	r7, r0, r9, lsl r0
   1ced0:	148c0300 	strne	r0, [ip], #768	; 0x300
   1ced4:	22050000 	andcs	r0, r5, #0
   1ced8:	00013b19 	andeq	r3, r1, r9, lsl fp
   1cedc:	41040d00 	tstmi	r4, r0, lsl #26
   1cee0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
   1cee4:	0000084b 	andeq	r0, r0, fp, asr #16
   1cee8:	0010b003 	andseq	fp, r0, r3
   1ceec:	1b230400 	blne	8ddef4 <__ram_ret_data_start+0x8da664>
   1cef0:	0000012f 	andeq	r0, r0, pc, lsr #2
   1cef4:	000a200f 	andeq	r2, sl, pc
   1cef8:	34041800 	strcc	r1, [r4], #-2048	; 0xfffff800
   1cefc:	0001ac08 	andeq	sl, r1, r8, lsl #24
   1cf00:	06520c00 	ldrbeq	r0, [r2], -r0, lsl #24
   1cf04:	36040000 	strcc	r0, [r4], -r0
   1cf08:	0001ac13 	andeq	sl, r1, r3, lsl ip
   1cf0c:	5f100000 	svcpl	0x00100000
   1cf10:	3704006b 	strcc	r0, [r4, -fp, rrx]
   1cf14:	00008507 	andeq	r8, r0, r7, lsl #10
   1cf18:	3d0c0400 	cfstrscc	mvf0, [ip, #-0]
   1cf1c:	0400000a 	streq	r0, [r0], #-10
   1cf20:	00850b37 	addeq	r0, r5, r7, lsr fp
   1cf24:	0c080000 	stceq	0, cr0, [r8], {-0}
   1cf28:	00000bcd 	andeq	r0, r0, sp, asr #23
   1cf2c:	85143704 	ldrhi	r3, [r4, #-1796]	; 0xfffff8fc
   1cf30:	0c000000 	stceq	0, cr0, [r0], {-0}
   1cf34:	0008010c 	andeq	r0, r8, ip, lsl #2
   1cf38:	1b370400 	blne	dddf40 <__ram_ret_data_start+0xdda6b0>
   1cf3c:	00000085 	andeq	r0, r0, r5, lsl #1
   1cf40:	785f1010 	ldmdavc	pc, {r4, ip}^	; <UNPREDICTABLE>
   1cf44:	0b380400 	bleq	e1df4c <__ram_ret_data_start+0xe1a6bc>
   1cf48:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
   1cf4c:	040d0014 	streq	r0, [sp], #-20	; 0xffffffec
   1cf50:	00000152 	andeq	r0, r0, r2, asr r1
   1cf54:	00012309 	andeq	r2, r1, r9, lsl #6
   1cf58:	0001c200 	andeq	ip, r1, r0, lsl #4
   1cf5c:	008c0a00 	addeq	r0, ip, r0, lsl #20
   1cf60:	00000000 	andeq	r0, r0, r0
   1cf64:	0001390f 	andeq	r3, r1, pc, lsl #18
   1cf68:	3c042400 	cfstrscc	mvf2, [r4], {-0}
   1cf6c:	00024508 	andeq	r4, r2, r8, lsl #10
   1cf70:	01550c00 	cmpeq	r5, r0, lsl #24
   1cf74:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
   1cf78:	00008509 	andeq	r8, r0, r9, lsl #10
   1cf7c:	300c0000 	andcc	r0, ip, r0
   1cf80:	04000006 	streq	r0, [r0], #-6
   1cf84:	0085093f 	addeq	r0, r5, pc, lsr r9
   1cf88:	0c040000 	stceq	0, cr0, [r4], {-0}
   1cf8c:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
   1cf90:	85094004 	strhi	r4, [r9, #-4]
   1cf94:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   1cf98:	000d1e0c 	andeq	r1, sp, ip, lsl #28
   1cf9c:	09410400 	stmdbeq	r1, {sl}^
   1cfa0:	00000085 	andeq	r0, r0, r5, lsl #1
   1cfa4:	0e8a0c0c 	cdpeq	12, 8, cr0, cr10, cr12, {0}
   1cfa8:	42040000 	andmi	r0, r4, #0
   1cfac:	00008509 	andeq	r8, r0, r9, lsl #10
   1cfb0:	b70c1000 	strlt	r1, [ip, -r0]
   1cfb4:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
   1cfb8:	00850943 	addeq	r0, r5, r3, asr #18
   1cfbc:	0c140000 	ldceq	0, cr0, [r4], {-0}
   1cfc0:	00000e46 	andeq	r0, r0, r6, asr #28
   1cfc4:	85094404 	strhi	r4, [r9, #-1028]	; 0xfffffbfc
   1cfc8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   1cfcc:	000e6a0c 	andeq	r6, lr, ip, lsl #20
   1cfd0:	09450400 	stmdbeq	r5, {sl}^
   1cfd4:	00000085 	andeq	r0, r0, r5, lsl #1
   1cfd8:	16920c1c 			; <UNDEFINED> instruction: 0x16920c1c
   1cfdc:	46040000 	strmi	r0, [r4], -r0
   1cfe0:	00008509 	andeq	r8, r0, r9, lsl #10
   1cfe4:	11002000 	mrsne	r2, (UNDEF: 0)
   1cfe8:	000002a3 	andeq	r0, r0, r3, lsr #5
   1cfec:	4f040108 	svcmi	0x00040108
   1cff0:	00028a08 	andeq	r8, r2, r8, lsl #20
   1cff4:	16850c00 	strne	r0, [r5], r0, lsl #24
   1cff8:	50040000 	andpl	r0, r4, r0
   1cffc:	00028a0a 	andeq	r8, r2, sl, lsl #20
   1d000:	8b0c0000 	blhi	31d008 <__ram_ret_data_start+0x319778>
   1d004:	0400000f 	streq	r0, [r0], #-15
   1d008:	028a0951 	addeq	r0, sl, #1327104	; 0x144000
   1d00c:	12800000 	addne	r0, r0, #0
   1d010:	00001388 	andeq	r1, r0, r8, lsl #7
   1d014:	230a5304 	movwcs	r5, #41732	; 0xa304
   1d018:	00000001 	andeq	r0, r0, r1
   1d01c:	14841201 	strne	r1, [r4], #513	; 0x201
   1d020:	56040000 	strpl	r0, [r4], -r0
   1d024:	0001230a 	andeq	r2, r1, sl, lsl #6
   1d028:	00010400 	andeq	r0, r1, r0, lsl #8
   1d02c:	00009a09 	andeq	r9, r0, r9, lsl #20
   1d030:	00029a00 	andeq	r9, r2, r0, lsl #20
   1d034:	008c0a00 	addeq	r0, ip, r0, lsl #20
   1d038:	001f0000 	andseq	r0, pc, r0
   1d03c:	000de011 	andeq	lr, sp, r1, lsl r0
   1d040:	04019000 	streq	r9, [r1], #-0
   1d044:	02dd0862 	sbcseq	r0, sp, #6422528	; 0x620000
   1d048:	520c0000 	andpl	r0, ip, #0
   1d04c:	04000006 	streq	r0, [r0], #-6
   1d050:	02dd1263 	sbcseq	r1, sp, #805306374	; 0x30000006
   1d054:	0c000000 	stceq	0, cr0, [r0], {-0}
   1d058:	00001441 	andeq	r1, r0, r1, asr #8
   1d05c:	85066404 	strhi	r6, [r6, #-1028]	; 0xfffffbfc
   1d060:	04000000 	streq	r0, [r0], #-0
   1d064:	0006650c 	andeq	r6, r6, ip, lsl #10
   1d068:	09660400 	stmdbeq	r6!, {sl}^
   1d06c:	000002e3 	andeq	r0, r0, r3, ror #5
   1d070:	02a30c08 	adceq	r0, r3, #8, 24	; 0x800
   1d074:	67040000 	strvs	r0, [r4, -r0]
   1d078:	0002451e 	andeq	r4, r2, lr, lsl r5
   1d07c:	0d008800 	stceq	8, cr8, [r0, #-0]
   1d080:	00029a04 	andeq	r9, r2, r4, lsl #20
   1d084:	02f30900 	rscseq	r0, r3, #0, 18
   1d088:	02f30000 	rscseq	r0, r3, #0
   1d08c:	8c0a0000 	stchi	0, cr0, [sl], {-0}
   1d090:	1f000000 	svcne	0x00000000
   1d094:	f9040d00 			; <UNDEFINED> instruction: 0xf9040d00
   1d098:	13000002 	movwne	r0, #2
   1d09c:	00147d0f 	andseq	r7, r4, pc, lsl #26
   1d0a0:	7a040800 	bvc	11f0a8 <__ram_ret_data_start+0x11b818>
   1d0a4:	00032208 	andeq	r2, r3, r8, lsl #4
   1d0a8:	10540c00 	subsne	r0, r4, r0, lsl #24
   1d0ac:	7b040000 	blvc	11d0b4 <__ram_ret_data_start+0x119824>
   1d0b0:	00032211 	andeq	r2, r3, r1, lsl r2
   1d0b4:	120c0000 	andne	r0, ip, #0
   1d0b8:	04000003 	streq	r0, [r0], #-3
   1d0bc:	0085067c 	addeq	r0, r5, ip, ror r6
   1d0c0:	00040000 	andeq	r0, r4, r0
   1d0c4:	0030040d 	eorseq	r0, r0, sp, lsl #8
   1d0c8:	cd0f0000 	stcgt	0, cr0, [pc, #-0]	; 1d0d0 <__ram_ret_data_start+0x19840>
   1d0cc:	68000015 	stmdavs	r0, {r0, r2, r4}
   1d0d0:	6b08ba04 	blvs	24b8e8 <__ram_ret_data_start+0x248058>
   1d0d4:	10000004 	andne	r0, r0, r4
   1d0d8:	0400705f 	streq	r7, [r0], #-95	; 0xffffffa1
   1d0dc:	032212bb 			; <UNDEFINED> instruction: 0x032212bb
   1d0e0:	10000000 	andne	r0, r0, r0
   1d0e4:	0400725f 	streq	r7, [r0], #-607	; 0xfffffda1
   1d0e8:	008507bc 			; <UNDEFINED> instruction: 0x008507bc
   1d0ec:	10040000 	andne	r0, r4, r0
   1d0f0:	0400775f 	streq	r7, [r0], #-1887	; 0xfffff8a1
   1d0f4:	008507bd 			; <UNDEFINED> instruction: 0x008507bd
   1d0f8:	0c080000 	stceq	0, cr0, [r8], {-0}
   1d0fc:	00000dd2 	ldrdeq	r0, [r0], -r2
   1d100:	3709be04 	strcc	fp, [r9, -r4, lsl #28]
   1d104:	0c000000 	stceq	0, cr0, [r0], {-0}
   1d108:	00029d0c 	andeq	r9, r2, ip, lsl #26
   1d10c:	09bf0400 	ldmibeq	pc!, {sl}	; <UNPREDICTABLE>
   1d110:	00000037 	andeq	r0, r0, r7, lsr r0
   1d114:	625f100e 	subsvs	r1, pc, #14
   1d118:	c0040066 	andgt	r0, r4, r6, rrx
   1d11c:	0002fa11 	andeq	pc, r2, r1, lsl sl	; <UNPREDICTABLE>
   1d120:	330c1000 	movwcc	r1, #49152	; 0xc000
   1d124:	04000014 	streq	r0, [r0], #-20	; 0xffffffec
   1d128:	008507c1 	addeq	r0, r5, r1, asr #15
   1d12c:	0c180000 	ldceq	0, cr0, [r8], {-0}
   1d130:	000007dc 	ldrdeq	r0, [r0], -ip
   1d134:	9a0ac804 	bls	2cf14c <__ram_ret_data_start+0x2cb8bc>
   1d138:	1c000000 	stcne	0, cr0, [r0], {-0}
   1d13c:	0000ad0c 	andeq	sl, r0, ip, lsl #26
   1d140:	1dca0400 	cfstrdne	mvd0, [sl]
   1d144:	000005ef 	andeq	r0, r0, pc, ror #11
   1d148:	00b30c20 	adcseq	r0, r3, r0, lsr #24
   1d14c:	cc040000 	stcgt	0, cr0, [r4], {-0}
   1d150:	0006191d 	andeq	r1, r6, sp, lsl r9
   1d154:	d20c2400 	andle	r2, ip, #0, 8
   1d158:	0400000e 	streq	r0, [r0], #-14
   1d15c:	063d0dcf 	ldrteq	r0, [sp], -pc, asr #27
   1d160:	0c280000 	stceq	0, cr0, [r8], #-0
   1d164:	0000066f 	andeq	r0, r0, pc, ror #12
   1d168:	5709d004 	strpl	sp, [r9, -r4]
   1d16c:	2c000006 	stccs	0, cr0, [r0], {6}
   1d170:	62755f10 	rsbsvs	r5, r5, #16, 30	; 0x40
   1d174:	11d30400 	bicsne	r0, r3, r0, lsl #8
   1d178:	000002fa 	strdeq	r0, [r0], -sl
   1d17c:	755f1030 	ldrbvc	r1, [pc, #-48]	; 1d154 <__ram_ret_data_start+0x198c4>
   1d180:	d4040070 	strle	r0, [r4], #-112	; 0xffffff90
   1d184:	00032212 	andeq	r2, r3, r2, lsl r2
   1d188:	5f103800 	svcpl	0x00103800
   1d18c:	04007275 	streq	r7, [r0], #-629	; 0xfffffd8b
   1d190:	008507d5 	ldrdeq	r0, [r5], r5
   1d194:	0c3c0000 	ldceq	0, cr0, [ip], #-0
   1d198:	00000d2d 	andeq	r0, r0, sp, lsr #26
   1d19c:	5d11d804 	ldcpl	8, cr13, [r1, #-16]
   1d1a0:	40000006 	andmi	r0, r0, r6
   1d1a4:	00014f0c 	andeq	r4, r1, ip, lsl #30
   1d1a8:	11d90400 	bicsne	r0, r9, r0, lsl #8
   1d1ac:	0000066d 	andeq	r0, r0, sp, ror #12
   1d1b0:	6c5f1043 	mrrcvs	0, 4, r1, pc, cr3	; <UNPREDICTABLE>
   1d1b4:	dc040062 	stcle	0, cr0, [r4], {98}	; 0x62
   1d1b8:	0002fa11 	andeq	pc, r2, r1, lsl sl	; <UNPREDICTABLE>
   1d1bc:	4b0c4400 	blmi	32e1c4 <__ram_ret_data_start+0x32a934>
   1d1c0:	04000010 	streq	r0, [r0], #-16
   1d1c4:	008507df 	ldrdeq	r0, [r5], pc	; <UNPREDICTABLE>
   1d1c8:	0c4c0000 	mareq	acc0, r0, ip
   1d1cc:	000008ab 	andeq	r0, r0, fp, lsr #17
   1d1d0:	a90ae004 	stmdbge	sl, {r2, sp, lr, pc}
   1d1d4:	50000000 	andpl	r0, r0, r0
   1d1d8:	0011720c 	andseq	r7, r1, ip, lsl #4
   1d1dc:	12e30400 	rscne	r0, r3, #0, 8
   1d1e0:	00000489 	andeq	r0, r0, r9, lsl #9
   1d1e4:	084c0c54 	stmdaeq	ip, {r2, r4, r6, sl, fp}^
   1d1e8:	e7040000 	str	r0, [r4, -r0]
   1d1ec:	0001460c 	andeq	r4, r1, ip, lsl #12
   1d1f0:	960c5800 	strls	r5, [ip], -r0, lsl #16
   1d1f4:	0400000d 	streq	r0, [r0], #-13
   1d1f8:	01170ee9 	tsteq	r7, r9, ror #29
   1d1fc:	0c5c0000 	mraeq	r0, ip, acc0
   1d200:	00000921 	andeq	r0, r0, r1, lsr #18
   1d204:	8509ea04 	strhi	lr, [r9, #-2564]	; 0xfffff5fc
   1d208:	64000000 	strvs	r0, [r0], #-0
   1d20c:	00851400 	addeq	r1, r5, r0, lsl #8
   1d210:	04890000 	streq	r0, [r9], #0
   1d214:	89150000 	ldmdbhi	r5, {}	; <UNPREDICTABLE>
   1d218:	15000004 	strne	r0, [r0, #-4]
   1d21c:	0000009a 	muleq	r0, sl, r0
   1d220:	0005dd15 	andeq	sp, r5, r5, lsl sp
   1d224:	00851500 	addeq	r1, r5, r0, lsl #10
   1d228:	0d000000 	stceq	0, cr0, [r0, #-0]
   1d22c:	00049404 	andeq	r9, r4, r4, lsl #8
   1d230:	04891600 	streq	r1, [r9], #1536	; 0x600
   1d234:	e9170000 	ldmdb	r7, {}	; <UNPREDICTABLE>
   1d238:	28000005 	stmdacs	r0, {r0, r2}
   1d23c:	02650404 	rsbeq	r0, r5, #4, 8	; 0x4000000
   1d240:	0005dd08 	andeq	sp, r5, r8, lsl #26
   1d244:	0cb21800 	ldceq	8, cr1, [r2]
   1d248:	67040000 	strvs	r0, [r4, -r0]
   1d24c:	00850702 	addeq	r0, r5, r2, lsl #14
   1d250:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   1d254:	000006d5 	ldrdeq	r0, [r0], -r5
   1d258:	0b026c04 	bleq	b8270 <__ram_ret_data_start+0xb49e0>
   1d25c:	000006c9 	andeq	r0, r0, r9, asr #13
   1d260:	04f81804 	ldrbteq	r1, [r8], #2052	; 0x804
   1d264:	6c040000 	stcvs	0, cr0, [r4], {-0}
   1d268:	06c91402 	strbeq	r1, [r9], r2, lsl #8
   1d26c:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
   1d270:	00000d75 	andeq	r0, r0, r5, ror sp
   1d274:	1e026c04 	cdpne	12, 0, cr6, cr2, cr4, {0}
   1d278:	000006c9 	andeq	r0, r0, r9, asr #13
   1d27c:	143c180c 	ldrtne	r1, [ip], #-2060	; 0xfffff7f4
   1d280:	6e040000 	cdpvs	0, 0, cr0, cr4, cr0, {0}
   1d284:	00850802 	addeq	r0, r5, r2, lsl #16
   1d288:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
   1d28c:	00000ab4 			; <UNDEFINED> instruction: 0x00000ab4
   1d290:	08026f04 	stmdaeq	r2, {r2, r8, r9, sl, fp, sp, lr}
   1d294:	000008c9 	andeq	r0, r0, r9, asr #17
   1d298:	05b41814 	ldreq	r1, [r4, #2068]!	; 0x814
   1d29c:	72040000 	andvc	r0, r4, #0
   1d2a0:	00850702 	addeq	r0, r5, r2, lsl #14
   1d2a4:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
   1d2a8:	000014c6 	andeq	r1, r0, r6, asr #9
   1d2ac:	16027304 	strne	r7, [r2], -r4, lsl #6
   1d2b0:	000008de 	ldrdeq	r0, [r0], -lr
   1d2b4:	09161834 	ldmdbeq	r6, {r2, r4, r5, fp, ip}
   1d2b8:	75040000 	strvc	r0, [r4, #-0]
   1d2bc:	00850702 	addeq	r0, r5, r2, lsl #14
   1d2c0:	18380000 	ldmdane	r8!, {}	; <UNPREDICTABLE>
   1d2c4:	00000a45 	andeq	r0, r0, r5, asr #20
   1d2c8:	0a027704 	beq	baee0 <__ram_ret_data_start+0xb7650>
   1d2cc:	000008ef 	andeq	r0, r0, pc, ror #17
   1d2d0:	506c183c 	rsbpl	r1, ip, ip, lsr r8
   1d2d4:	7a040000 	bvc	11d2dc <__ram_ret_data_start+0x119a4c>
   1d2d8:	01ac1302 			; <UNDEFINED> instruction: 0x01ac1302
   1d2dc:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
   1d2e0:	00000302 	andeq	r0, r0, r2, lsl #6
   1d2e4:	07027b04 	streq	r7, [r2, -r4, lsl #22]
   1d2e8:	00000085 	andeq	r0, r0, r5, lsl #1
   1d2ec:	09031844 	stmdbeq	r3, {r2, r6, fp, ip}
   1d2f0:	7c040000 	stcvc	0, cr0, [r4], {-0}
   1d2f4:	01ac1302 			; <UNDEFINED> instruction: 0x01ac1302
   1d2f8:	18480000 	stmdane	r8, {}^	; <UNPREDICTABLE>
   1d2fc:	00000b92 	muleq	r0, r2, fp
   1d300:	14027d04 	strne	r7, [r2], #-3332	; 0xfffff2fc
   1d304:	000008f5 	strdeq	r0, [r0], -r5
   1d308:	00d6184c 	sbcseq	r1, r6, ip, asr #16
   1d30c:	80040000 	andhi	r0, r4, r0
   1d310:	00850702 	addeq	r0, r5, r2, lsl #14
   1d314:	18500000 	ldmdane	r0, {}^	; <UNPREDICTABLE>
   1d318:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
   1d31c:	09028104 	stmdbeq	r2, {r2, r8, pc}
   1d320:	000005dd 	ldrdeq	r0, [r0], -sp
   1d324:	0d281854 	stceq	8, cr1, [r8, #-336]!	; 0xfffffeb0
   1d328:	a4040000 	strge	r0, [r4], #-0
   1d32c:	08a40702 	stmiaeq	r4!, {r1, r8, r9, sl}
   1d330:	19580000 	ldmdbne	r8, {}^	; <UNPREDICTABLE>
   1d334:	00000de0 	andeq	r0, r0, r0, ror #27
   1d338:	1302a804 	movwne	sl, #10244	; 0x2804
   1d33c:	000002dd 	ldrdeq	r0, [r0], -sp
   1d340:	1e190148 	mufneem	f0, f1, #0.0
   1d344:	0400000c 	streq	r0, [r0], #-12
   1d348:	9a1202a9 	bls	49ddf4 <__ram_ret_data_start+0x49a564>
   1d34c:	4c000002 	stcmi	0, cr0, [r0], {2}
   1d350:	086e1901 	stmdaeq	lr!, {r0, r8, fp, ip}^
   1d354:	ad040000 	stcge	0, cr0, [r4, #-0]
   1d358:	09060c02 	stmdbeq	r6, {r1, sl, fp}
   1d35c:	02dc0000 	sbcseq	r0, ip, #0
   1d360:	000b4119 	andeq	r4, fp, r9, lsl r1
   1d364:	02b20400 	adcseq	r0, r2, #0, 8
   1d368:	00068a10 	andeq	r8, r6, r0, lsl sl
   1d36c:	1902e000 	stmdbne	r2, {sp, lr, pc}
   1d370:	000000a8 	andeq	r0, r0, r8, lsr #1
   1d374:	0a02b404 	beq	ca38c <__ram_ret_data_start+0xc6afc>
   1d378:	00000912 	andeq	r0, r0, r2, lsl r9
   1d37c:	0d0002ec 	sfmeq	f0, 4, [r0, #-944]	; 0xfffffc50
   1d380:	0005e304 	andeq	lr, r5, r4, lsl #6
   1d384:	08010200 	stmdaeq	r1, {r9}
   1d388:	0000054d 	andeq	r0, r0, sp, asr #10
   1d38c:	0005e316 	andeq	lr, r5, r6, lsl r3
   1d390:	6b040d00 	blvs	120798 <__ram_ret_data_start+0x11cf08>
   1d394:	14000004 	strne	r0, [r0], #-4
   1d398:	00000085 	andeq	r0, r0, r5, lsl #1
   1d39c:	00000613 	andeq	r0, r0, r3, lsl r6
   1d3a0:	00048915 	andeq	r8, r4, r5, lsl r9
   1d3a4:	009a1500 	addseq	r1, sl, r0, lsl #10
   1d3a8:	13150000 	tstne	r5, #0
   1d3ac:	15000006 	strne	r0, [r0, #-6]
   1d3b0:	00000085 	andeq	r0, r0, r5, lsl #1
   1d3b4:	ea040d00 	b	1207bc <__ram_ret_data_start+0x11cf2c>
   1d3b8:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
   1d3bc:	0005f504 	andeq	pc, r5, r4, lsl #10
   1d3c0:	00b51400 	adcseq	r1, r5, r0, lsl #8
   1d3c4:	063d0000 	ldrteq	r0, [sp], -r0
   1d3c8:	89150000 	ldmdbhi	r5, {}	; <UNPREDICTABLE>
   1d3cc:	15000004 	strne	r0, [r0, #-4]
   1d3d0:	0000009a 	muleq	r0, sl, r0
   1d3d4:	0000b515 	andeq	fp, r0, r5, lsl r5
   1d3d8:	00851500 	addeq	r1, r5, r0, lsl #10
   1d3dc:	0d000000 	stceq	0, cr0, [r0, #-0]
   1d3e0:	00061f04 	andeq	r1, r6, r4, lsl #30
   1d3e4:	00851400 	addeq	r1, r5, r0, lsl #8
   1d3e8:	06570000 	ldrbeq	r0, [r7], -r0
   1d3ec:	89150000 	ldmdbhi	r5, {}	; <UNPREDICTABLE>
   1d3f0:	15000004 	strne	r0, [r0, #-4]
   1d3f4:	0000009a 	muleq	r0, sl, r0
   1d3f8:	43040d00 	movwmi	r0, #19712	; 0x4d00
   1d3fc:	09000006 	stmdbeq	r0, {r1, r2}
   1d400:	00000030 	andeq	r0, r0, r0, lsr r0
   1d404:	0000066d 	andeq	r0, r0, sp, ror #12
   1d408:	00008c0a 	andeq	r8, r0, sl, lsl #24
   1d40c:	09000200 	stmdbeq	r0, {r9}
   1d410:	00000030 	andeq	r0, r0, r0, lsr r0
   1d414:	0000067d 	andeq	r0, r0, sp, ror r6
   1d418:	00008c0a 	andeq	r8, r0, sl, lsl #24
   1d41c:	06000000 	streq	r0, [r0], -r0
   1d420:	000010da 	ldrdeq	r1, [r0], -sl
   1d424:	1a012404 	bne	6643c <__ram_ret_data_start+0x62bac>
   1d428:	00000328 	andeq	r0, r0, r8, lsr #6
   1d42c:	000bba1a 	andeq	fp, fp, sl, lsl sl
   1d430:	28040c00 	stmdacs	r4, {sl, fp}
   1d434:	06c30801 	strbeq	r0, [r3], r1, lsl #16
   1d438:	52180000 	andspl	r0, r8, #0
   1d43c:	04000006 	streq	r0, [r0], #-6
   1d440:	c311012a 	tstgt	r1, #-2147483638	; 0x8000000a
   1d444:	00000006 	andeq	r0, r0, r6
   1d448:	000b0618 	andeq	r0, fp, r8, lsl r6
   1d44c:	012b0400 			; <UNDEFINED> instruction: 0x012b0400
   1d450:	00008507 	andeq	r8, r0, r7, lsl #10
   1d454:	c2180400 	andsgt	r0, r8, #0, 8
   1d458:	04000008 	streq	r0, [r0], #-8
   1d45c:	c90b012c 	stmdbgt	fp, {r2, r3, r5, r8}
   1d460:	08000006 	stmdaeq	r0, {r1, r2}
   1d464:	8a040d00 	bhi	12086c <__ram_ret_data_start+0x11cfdc>
   1d468:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
   1d46c:	00067d04 	andeq	r7, r6, r4, lsl #26
   1d470:	02cf1a00 	sbceq	r1, pc, #0, 20
   1d474:	040e0000 	streq	r0, [lr], #-0
   1d478:	08080144 	stmdaeq	r8, {r2, r6, r8}
   1d47c:	18000007 	stmdane	r0, {r0, r1, r2}
   1d480:	00000184 	andeq	r0, r0, r4, lsl #3
   1d484:	12014504 	andne	r4, r1, #4, 10	; 0x1000000
   1d488:	00000708 	andeq	r0, r0, r8, lsl #14
   1d48c:	022d1800 	eoreq	r1, sp, #0, 16
   1d490:	46040000 	strmi	r0, [r4], -r0
   1d494:	07081201 	streq	r1, [r8, -r1, lsl #4]
   1d498:	18060000 	stmdane	r6, {}	; <UNPREDICTABLE>
   1d49c:	0000156c 	andeq	r1, r0, ip, ror #10
   1d4a0:	12014704 	andne	r4, r1, #4, 14	; 0x100000
   1d4a4:	0000004a 	andeq	r0, r0, sl, asr #32
   1d4a8:	4a09000c 	bmi	25d4e0 <__ram_ret_data_start+0x259c50>
   1d4ac:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   1d4b0:	0a000007 	beq	1d4d4 <__ram_ret_data_start+0x19c44>
   1d4b4:	0000008c 	andeq	r0, r0, ip, lsl #1
   1d4b8:	d01b0002 	andsle	r0, fp, r2
   1d4bc:	07028504 	streq	r8, [r2, -r4, lsl #10]
   1d4c0:	0000082d 	andeq	r0, r0, sp, lsr #16
   1d4c4:	0004b618 	andeq	fp, r4, r8, lsl r6
   1d4c8:	02870400 	addeq	r0, r7, #0, 8
   1d4cc:	00008c18 	andeq	r8, r0, r8, lsl ip
   1d4d0:	6c180000 	ldcvs	0, cr0, [r8], {-0}
   1d4d4:	04000010 	streq	r0, [r0], #-16
   1d4d8:	dd120288 	lfmle	f0, 4, [r2, #-544]	; 0xfffffde0
   1d4dc:	04000005 	streq	r0, [r0], #-5
   1d4e0:	0000c918 	andeq	ip, r0, r8, lsl r9
   1d4e4:	02890400 	addeq	r0, r9, #0, 8
   1d4e8:	00082d10 	andeq	r2, r8, r0, lsl sp
   1d4ec:	50180800 	andspl	r0, r8, r0, lsl #16
   1d4f0:	04000003 	streq	r0, [r0], #-3
   1d4f4:	c217028a 	andsgt	r0, r7, #-1610612728	; 0xa0000008
   1d4f8:	24000001 	strcs	r0, [r0], #-1
   1d4fc:	00012218 	andeq	r2, r1, r8, lsl r2
   1d500:	028b0400 	addeq	r0, fp, #0, 8
   1d504:	0000850f 	andeq	r8, r0, pc, lsl #10
   1d508:	4d184800 	ldcmi	8, cr4, [r8, #-0]
   1d50c:	04000006 	streq	r0, [r0], #-6
   1d510:	7e2c028c 	cdpvc	2, 2, cr0, cr12, cr12, {4}
   1d514:	50000000 	andpl	r0, r0, r0
   1d518:	00114318 	andseq	r4, r1, r8, lsl r3
   1d51c:	028d0400 	addeq	r0, sp, #0, 8
   1d520:	0006cf1a 	andeq	ip, r6, sl, lsl pc
   1d524:	11185800 	tstne	r8, r0, lsl #16
   1d528:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
   1d52c:	1716028e 	ldrne	r0, [r6, -lr, lsl #5]
   1d530:	68000001 	stmdavs	r0, {r0}
   1d534:	000f2418 	andeq	r2, pc, r8, lsl r4	; <UNPREDICTABLE>
   1d538:	028f0400 	addeq	r0, pc, #0, 8
   1d53c:	00011716 	andeq	r1, r1, r6, lsl r7
   1d540:	88187000 	ldmdahi	r8, {ip, sp, lr}
   1d544:	0400000d 	streq	r0, [r0], #-13
   1d548:	17160290 			; <UNDEFINED> instruction: 0x17160290
   1d54c:	78000001 	stmdavc	r0, {r0}
   1d550:	00015e18 	andeq	r5, r1, r8, lsl lr
   1d554:	02910400 	addseq	r0, r1, #0, 8
   1d558:	00083d10 	andeq	r3, r8, r0, lsl sp
   1d55c:	0a188000 	beq	63d564 <__ram_ret_data_start+0x639cd4>
   1d560:	04000000 	streq	r0, [r0], #-0
   1d564:	4d100292 	lfmmi	f0, 4, [r0, #-584]	; 0xfffffdb8
   1d568:	88000008 	stmdahi	r0, {r3}
   1d56c:	0001f818 	andeq	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   1d570:	02930400 	addseq	r0, r3, #0, 8
   1d574:	0000850f 	andeq	r8, r0, pc, lsl #10
   1d578:	d718a000 	ldrle	sl, [r8, -r0]
   1d57c:	04000002 	streq	r0, [r0], #-2
   1d580:	17160294 			; <UNDEFINED> instruction: 0x17160294
   1d584:	a4000001 	strge	r0, [r0], #-1
   1d588:	00108d18 	andseq	r8, r0, r8, lsl sp
   1d58c:	02950400 	addseq	r0, r5, #0, 8
   1d590:	00011716 	andeq	r1, r1, r6, lsl r7
   1d594:	d818ac00 	ldmdale	r8, {sl, fp, sp, pc}
   1d598:	04000005 	streq	r0, [r0], #-5
   1d59c:	17160296 			; <UNDEFINED> instruction: 0x17160296
   1d5a0:	b4000001 	strlt	r0, [r0], #-1
   1d5a4:	000cf818 	andeq	pc, ip, r8, lsl r8	; <UNPREDICTABLE>
   1d5a8:	02970400 	addseq	r0, r7, #0, 8
   1d5ac:	00011716 	andeq	r1, r1, r6, lsl r7
   1d5b0:	3e18bc00 	cdpcc	12, 1, cr11, cr8, cr0, {0}
   1d5b4:	04000001 	streq	r0, [r0], #-1
   1d5b8:	17160298 			; <UNDEFINED> instruction: 0x17160298
   1d5bc:	c4000001 	strgt	r0, [r0], #-1
   1d5c0:	000cb018 	andeq	fp, ip, r8, lsl r0
   1d5c4:	02990400 	addseq	r0, r9, #0, 8
   1d5c8:	00008508 	andeq	r8, r0, r8, lsl #10
   1d5cc:	0900cc00 	stmdbeq	r0, {sl, fp, lr, pc}
   1d5d0:	000005e3 	andeq	r0, r0, r3, ror #11
   1d5d4:	0000083d 	andeq	r0, r0, sp, lsr r8
   1d5d8:	00008c0a 	andeq	r8, r0, sl, lsl #24
   1d5dc:	09001900 	stmdbeq	r0, {r8, fp, ip}
   1d5e0:	000005e3 	andeq	r0, r0, r3, ror #11
   1d5e4:	0000084d 	andeq	r0, r0, sp, asr #16
   1d5e8:	00008c0a 	andeq	r8, r0, sl, lsl #24
   1d5ec:	09000700 	stmdbeq	r0, {r8, r9, sl}
   1d5f0:	000005e3 	andeq	r0, r0, r3, ror #11
   1d5f4:	0000085d 	andeq	r0, r0, sp, asr r8
   1d5f8:	00008c0a 	andeq	r8, r0, sl, lsl #24
   1d5fc:	1b001700 	blne	23204 <__ram_ret_data_start+0x1f974>
   1d600:	029e04f0 	addseq	r0, lr, #240, 8	; 0xf0000000
   1d604:	00088407 	andeq	r8, r8, r7, lsl #8
   1d608:	14a21800 	strtne	r1, [r2], #2048	; 0x800
   1d60c:	a1040000 	mrsge	r0, (UNDEF: 4)
   1d610:	08841b02 	stmeq	r4, {r1, r8, r9, fp, ip}
   1d614:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   1d618:	00000b49 	andeq	r0, r0, r9, asr #22
   1d61c:	1802a204 	stmdane	r2, {r2, r9, sp, pc}
   1d620:	00000894 	muleq	r0, r4, r8
   1d624:	22090078 	andcs	r0, r9, #120	; 0x78
   1d628:	94000003 	strls	r0, [r0], #-3
   1d62c:	0a000008 	beq	1d654 <__ram_ret_data_start+0x19dc4>
   1d630:	0000008c 	andeq	r0, r0, ip, lsl #1
   1d634:	8c09001d 	stchi	0, cr0, [r9], {29}
   1d638:	a4000000 	strge	r0, [r0], #-0
   1d63c:	0a000008 	beq	1d664 <__ram_ret_data_start+0x19dd4>
   1d640:	0000008c 	andeq	r0, r0, ip, lsl #1
   1d644:	f01c001d 			; <UNDEFINED> instruction: 0xf01c001d
   1d648:	03028304 	movweq	r8, #8964	; 0x2304
   1d64c:	000008c9 	andeq	r0, r0, r9, asr #17
   1d650:	0005e91d 	andeq	lr, r5, sp, lsl r9
   1d654:	029a0400 	addseq	r0, sl, #0, 8
   1d658:	0007180b 	andeq	r1, r7, fp, lsl #16
   1d65c:	01311d00 	teqeq	r1, r0, lsl #26
   1d660:	a3040000 	movwge	r0, #16384	; 0x4000
   1d664:	085d0b02 	ldmdaeq	sp, {r1, r8, r9, fp}^
   1d668:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
   1d66c:	000005e3 	andeq	r0, r0, r3, ror #11
   1d670:	000008d9 	ldrdeq	r0, [r0], -r9
   1d674:	00008c0a 	andeq	r8, r0, sl, lsl #24
   1d678:	0e001800 	cdpeq	8, 0, cr1, cr0, cr0, {0}
   1d67c:	00000095 	muleq	r0, r5, r0
   1d680:	08d9040d 	ldmeq	r9, {r0, r2, r3, sl}^
   1d684:	ef1e0000 	svc	0x001e0000
   1d688:	15000008 	strne	r0, [r0, #-8]
   1d68c:	00000489 	andeq	r0, r0, r9, lsl #9
   1d690:	e4040d00 	str	r0, [r4], #-3328	; 0xfffff300
   1d694:	0d000008 	stceq	0, cr0, [r0, #-32]	; 0xffffffe0
   1d698:	0001ac04 	andeq	sl, r1, r4, lsl #24
   1d69c:	09061e00 	stmdbeq	r6, {r9, sl, fp, ip}
   1d6a0:	85150000 	ldrhi	r0, [r5, #-0]
   1d6a4:	00000000 	andeq	r0, r0, r0
   1d6a8:	090c040d 	stmdbeq	ip, {r0, r2, r3, sl}
   1d6ac:	040d0000 	streq	r0, [sp], #-0
   1d6b0:	000008fb 	strdeq	r0, [r0], -fp
   1d6b4:	00067d09 	andeq	r7, r6, r9, lsl #26
   1d6b8:	00092200 	andeq	r2, r9, r0, lsl #4
   1d6bc:	008c0a00 	addeq	r0, ip, r0, lsl #20
   1d6c0:	00020000 	andeq	r0, r2, r0
   1d6c4:	0005fc1f 	andeq	pc, r5, pc, lsl ip	; <UNPREDICTABLE>
   1d6c8:	03330400 	teqeq	r3, #0, 8
   1d6cc:	00048917 	andeq	r8, r4, r7, lsl r9
   1d6d0:	05f51f00 	ldrbeq	r1, [r5, #3840]!	; 0xf00
   1d6d4:	34040000 	strcc	r0, [r4], #-0
   1d6d8:	048f1d03 	streq	r1, [pc], #3331	; 1d6e0 <__ram_ret_data_start+0x19e50>
   1d6dc:	95030000 	strls	r0, [r3, #-0]
   1d6e0:	06000002 	streq	r0, [r0], -r2
   1d6e4:	00241318 	eoreq	r1, r4, r8, lsl r3
   1d6e8:	1d030000 	stcne	0, cr0, [r3, #-0]
   1d6ec:	0600000e 	streq	r0, [r0], -lr
   1d6f0:	003e1424 	eorseq	r1, lr, r4, lsr #8
   1d6f4:	35030000 	strcc	r0, [r3, #-0]
   1d6f8:	06000016 			; <UNDEFINED> instruction: 0x06000016
   1d6fc:	0051132c 	subseq	r1, r1, ip, lsr #6
   1d700:	54200000 	strtpl	r0, [r0], #-0
   1d704:	03000009 	movweq	r0, #9
   1d708:	00000aab 	andeq	r0, r0, fp, lsr #21
   1d70c:	64143006 	ldrvs	r3, [r4], #-6
   1d710:	16000000 	strne	r0, [r0], -r0
   1d714:	00000965 	andeq	r0, r0, r5, ror #18
   1d718:	0c040402 	cfstrseq	mvf0, [r4], {2}
   1d71c:	02000003 	andeq	r0, r0, #3
   1d720:	0e5c0408 	cdpeq	4, 5, cr0, cr12, cr8, {0}
   1d724:	c01f0000 	andsgt	r0, pc, r0
   1d728:	0700000b 	streq	r0, [r0, -fp]
   1d72c:	60190804 	andsvs	r0, r9, r4, lsl #16
   1d730:	21000009 	tstcs	r0, r9
   1d734:	00000931 	andeq	r0, r0, r1, lsr r9
   1d738:	65117508 	ldrvs	r7, [r1, #-1288]	; 0xfffffaf8
   1d73c:	09000009 	stmdbeq	r0, {r0, r3}
   1d740:	00000971 	andeq	r0, r0, r1, ror r9
   1d744:	000009ad 	andeq	r0, r0, sp, lsr #19
   1d748:	00008c0a 	andeq	r8, r0, sl, lsl #24
   1d74c:	16000700 	strne	r0, [r0], -r0, lsl #14
   1d750:	0000099d 	muleq	r0, sp, r9
   1d754:	00c86c22 	sbceq	r6, r8, r2, lsr #24
   1d758:	10550900 	subsne	r0, r5, r0, lsl #18
   1d75c:	000009ad 	andeq	r0, r0, sp, lsr #19
   1d760:	04000305 	streq	r0, [r0], #-773	; 0xfffffcfb
   1d764:	33000000 	movwcc	r0, #0
   1d768:	0400000a 	streq	r0, [r0], #-10
   1d76c:	000b4e00 	andeq	r4, fp, r0, lsl #28
   1d770:	5f010400 	svcpl	0x00010400
   1d774:	0c000003 	stceq	0, cr0, [r0], {3}
   1d778:	0000c887 	andeq	ip, r0, r7, lsl #17
   1d77c:	00000c5d 	andeq	r0, r0, sp, asr ip
   1d780:	000034f0 	strdeq	r3, [r0], -r0
   1d784:	00000038 	andeq	r0, r0, r8, lsr r0
   1d788:	00003db8 			; <UNDEFINED> instruction: 0x00003db8
   1d78c:	46060102 	strmi	r0, [r6], -r2, lsl #2
   1d790:	02000005 	andeq	r0, r0, #5
   1d794:	05440801 	strbeq	r0, [r4, #-2049]	; 0xfffff7ff
   1d798:	02020000 	andeq	r0, r2, #0
   1d79c:	00020505 	andeq	r0, r2, r5, lsl #10
   1d7a0:	07020200 	streq	r0, [r2, -r0, lsl #4]
   1d7a4:	0000159d 	muleq	r0, sp, r5
   1d7a8:	00163303 	andseq	r3, r6, r3, lsl #6
   1d7ac:	184d0200 	stmdane	sp, {r9}^
   1d7b0:	0000004d 	andeq	r0, r0, sp, asr #32
   1d7b4:	d4050402 	strle	r0, [r5], #-1026	; 0xfffffbfe
   1d7b8:	0300000a 	movweq	r0, #10
   1d7bc:	00000aa9 	andeq	r0, r0, r9, lsr #21
   1d7c0:	60194f02 	andsvs	r4, r9, r2, lsl #30
   1d7c4:	02000000 	andeq	r0, r0, #0
   1d7c8:	0f660704 	svceq	0x00660704
   1d7cc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
   1d7d0:	000acf05 	andeq	ip, sl, r5, lsl #30
   1d7d4:	07080200 	streq	r0, [r8, -r0, lsl #4]
   1d7d8:	00000f61 	andeq	r0, r0, r1, ror #30
   1d7dc:	69050404 	stmdbvs	r5, {r2, sl}
   1d7e0:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
   1d7e4:	0f6b0704 	svceq	0x006b0704
   1d7e8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
   1d7ec:	000e5704 	andeq	r5, lr, r4, lsl #14
   1d7f0:	06040500 	streq	r0, [r4], -r0, lsl #10
   1d7f4:	00001148 	andeq	r1, r0, r8, asr #2
   1d7f8:	17016503 	strne	r6, [r1, -r3, lsl #10]
   1d7fc:	0000007c 	andeq	r0, r0, ip, ror r0
   1d800:	00156503 	andseq	r6, r5, r3, lsl #10
   1d804:	0e2e0400 	cdpeq	4, 2, cr0, cr14, cr0, {0}
   1d808:	0000004d 	andeq	r0, r0, sp, asr #32
   1d80c:	000f0403 	andeq	r0, pc, r3, lsl #8
   1d810:	0e740400 	cdpeq	4, 7, cr0, cr4, cr0, {0}
   1d814:	0000004d 	andeq	r0, r0, sp, asr #32
   1d818:	a5040407 	strge	r0, [r4, #-1031]	; 0xfffffbf9
   1d81c:	0000d303 	andeq	sp, r0, r3, lsl #6
   1d820:	028d0800 	addeq	r0, sp, #0, 16
   1d824:	a7040000 	strge	r0, [r4, -r0]
   1d828:	00008c0c 	andeq	r8, r0, ip, lsl #24
   1d82c:	0f0c0800 	svceq	0x000c0800
   1d830:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
   1d834:	0000d313 	andeq	sp, r0, r3, lsl r3
   1d838:	2c090000 	stccs	0, cr0, [r9], {-0}
   1d83c:	e3000000 	movw	r0, #0
   1d840:	0a000000 	beq	1d848 <__ram_ret_data_start+0x19fb8>
   1d844:	0000007c 	andeq	r0, r0, ip, ror r0
   1d848:	080b0003 	stmdaeq	fp, {r0, r1}
   1d84c:	0709a204 	streq	sl, [r9, -r4, lsl #4]
   1d850:	0c000001 	stceq	0, cr0, [r0], {1}
   1d854:	00000271 	andeq	r0, r0, r1, ror r2
   1d858:	7507a404 	strvc	sl, [r7, #-1028]	; 0xfffffbfc
   1d85c:	00000000 	andeq	r0, r0, r0
   1d860:	0000a00c 	andeq	sl, r0, ip
   1d864:	05a90400 	streq	r0, [r9, #1024]!	; 0x400
   1d868:	000000b1 	strheq	r0, [r0], -r1
   1d86c:	07030004 	streq	r0, [r3, -r4]
   1d870:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
   1d874:	00e303aa 	rsceq	r0, r3, sl, lsr #7
   1d878:	8a030000 	bhi	dd880 <__ram_ret_data_start+0xd9ff0>
   1d87c:	0500000c 	streq	r0, [r0, #-12]
   1d880:	00601916 	rsbeq	r1, r0, r6, lsl r9
   1d884:	8c030000 	stchi	0, cr0, [r3], {-0}
   1d888:	06000014 			; <UNDEFINED> instruction: 0x06000014
   1d88c:	012b1922 			; <UNDEFINED> instruction: 0x012b1922
   1d890:	040d0000 	streq	r0, [sp], #-0
   1d894:	00000131 	andeq	r0, r0, r1, lsr r1
   1d898:	00084b0e 	andeq	r4, r8, lr, lsl #22
   1d89c:	10b00300 	adcsne	r0, r0, r0, lsl #6
   1d8a0:	23050000 	movwcs	r0, #20480	; 0x5000
   1d8a4:	00011f1b 	andeq	r1, r1, fp, lsl pc
   1d8a8:	0a200f00 	beq	8214b0 <__ram_ret_data_start+0x81dc20>
   1d8ac:	05180000 	ldreq	r0, [r8, #-0]
   1d8b0:	019c0834 	orrseq	r0, ip, r4, lsr r8
   1d8b4:	520c0000 	andpl	r0, ip, #0
   1d8b8:	05000006 	streq	r0, [r0, #-6]
   1d8bc:	019c1336 	orrseq	r1, ip, r6, lsr r3
   1d8c0:	10000000 	andne	r0, r0, r0
   1d8c4:	05006b5f 	streq	r6, [r0, #-2911]	; 0xfffff4a1
   1d8c8:	00750737 	rsbseq	r0, r5, r7, lsr r7
   1d8cc:	0c040000 	stceq	0, cr0, [r4], {-0}
   1d8d0:	00000a3d 	andeq	r0, r0, sp, lsr sl
   1d8d4:	750b3705 	strvc	r3, [fp, #-1797]	; 0xfffff8fb
   1d8d8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   1d8dc:	000bcd0c 	andeq	ip, fp, ip, lsl #26
   1d8e0:	14370500 	ldrtne	r0, [r7], #-1280	; 0xfffffb00
   1d8e4:	00000075 	andeq	r0, r0, r5, ror r0
   1d8e8:	08010c0c 	stmdaeq	r1, {r2, r3, sl, fp}
   1d8ec:	37050000 	strcc	r0, [r5, -r0]
   1d8f0:	0000751b 	andeq	r7, r0, fp, lsl r5
   1d8f4:	5f101000 	svcpl	0x00101000
   1d8f8:	38050078 	stmdacc	r5, {r3, r4, r5, r6}
   1d8fc:	0001a20b 	andeq	sl, r1, fp, lsl #4
   1d900:	0d001400 	cfstrseq	mvf1, [r0, #-0]
   1d904:	00014204 	andeq	r4, r1, r4, lsl #4
   1d908:	01130900 	tsteq	r3, r0, lsl #18
   1d90c:	01b20000 			; <UNDEFINED> instruction: 0x01b20000
   1d910:	7c0a0000 	stcvc	0, cr0, [sl], {-0}
   1d914:	00000000 	andeq	r0, r0, r0
   1d918:	01390f00 	teqeq	r9, r0, lsl #30
   1d91c:	05240000 	streq	r0, [r4, #-0]!
   1d920:	0235083c 	eorseq	r0, r5, #60, 16	; 0x3c0000
   1d924:	550c0000 	strpl	r0, [ip, #-0]
   1d928:	05000001 	streq	r0, [r0, #-1]
   1d92c:	0075093e 	rsbseq	r0, r5, lr, lsr r9
   1d930:	0c000000 	stceq	0, cr0, [r0], {-0}
   1d934:	00000630 	andeq	r0, r0, r0, lsr r6
   1d938:	75093f05 	strvc	r3, [r9, #-3845]	; 0xfffff0fb
   1d93c:	04000000 	streq	r0, [r0], #-0
   1d940:	0015b80c 	andseq	fp, r5, ip, lsl #16
   1d944:	09400500 	stmdbeq	r0, {r8, sl}^
   1d948:	00000075 	andeq	r0, r0, r5, ror r0
   1d94c:	0d1e0c08 	ldceq	12, cr0, [lr, #-32]	; 0xffffffe0
   1d950:	41050000 	mrsmi	r0, (UNDEF: 5)
   1d954:	00007509 	andeq	r7, r0, r9, lsl #10
   1d958:	8a0c0c00 	bhi	320960 <__ram_ret_data_start+0x31d0d0>
   1d95c:	0500000e 	streq	r0, [r0, #-14]
   1d960:	00750942 	rsbseq	r0, r5, r2, asr #18
   1d964:	0c100000 	ldceq	0, cr0, [r0], {-0}
   1d968:	000013b7 			; <UNDEFINED> instruction: 0x000013b7
   1d96c:	75094305 	strvc	r4, [r9, #-773]	; 0xfffffcfb
   1d970:	14000000 	strne	r0, [r0], #-0
   1d974:	000e460c 	andeq	r4, lr, ip, lsl #12
   1d978:	09440500 	stmdbeq	r4, {r8, sl}^
   1d97c:	00000075 	andeq	r0, r0, r5, ror r0
   1d980:	0e6a0c18 	mcreq	12, 3, r0, cr10, cr8, {0}
   1d984:	45050000 	strmi	r0, [r5, #-0]
   1d988:	00007509 	andeq	r7, r0, r9, lsl #10
   1d98c:	920c1c00 	andls	r1, ip, #0, 24
   1d990:	05000016 	streq	r0, [r0, #-22]	; 0xffffffea
   1d994:	00750946 	rsbseq	r0, r5, r6, asr #18
   1d998:	00200000 	eoreq	r0, r0, r0
   1d99c:	0002a311 	andeq	sl, r2, r1, lsl r3
   1d9a0:	05010800 	streq	r0, [r1, #-2048]	; 0xfffff800
   1d9a4:	027a084f 	rsbseq	r0, sl, #5177344	; 0x4f0000
   1d9a8:	850c0000 	strhi	r0, [ip, #-0]
   1d9ac:	05000016 	streq	r0, [r0, #-22]	; 0xffffffea
   1d9b0:	027a0a50 	rsbseq	r0, sl, #80, 20	; 0x50000
   1d9b4:	0c000000 	stceq	0, cr0, [r0], {-0}
   1d9b8:	00000f8b 	andeq	r0, r0, fp, lsl #31
   1d9bc:	7a095105 	bvc	271dd8 <__ram_ret_data_start+0x26e548>
   1d9c0:	80000002 	andhi	r0, r0, r2
   1d9c4:	00138812 	andseq	r8, r3, r2, lsl r8
   1d9c8:	0a530500 	beq	14dedd0 <__ram_ret_data_start+0x14db540>
   1d9cc:	00000113 	andeq	r0, r0, r3, lsl r1
   1d9d0:	84120100 	ldrhi	r0, [r2], #-256	; 0xffffff00
   1d9d4:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   1d9d8:	01130a56 	tsteq	r3, r6, asr sl
   1d9dc:	01040000 	mrseq	r0, (UNDEF: 4)
   1d9e0:	008a0900 	addeq	r0, sl, r0, lsl #18
   1d9e4:	028a0000 	addeq	r0, sl, #0
   1d9e8:	7c0a0000 	stcvc	0, cr0, [sl], {-0}
   1d9ec:	1f000000 	svcne	0x00000000
   1d9f0:	0de01100 	stfeqe	f1, [r0]
   1d9f4:	01900000 	orrseq	r0, r0, r0
   1d9f8:	cd086205 	sfmgt	f6, 4, [r8, #-20]	; 0xffffffec
   1d9fc:	0c000002 	stceq	0, cr0, [r0], {2}
   1da00:	00000652 	andeq	r0, r0, r2, asr r6
   1da04:	cd126305 	ldcgt	3, cr6, [r2, #-20]	; 0xffffffec
   1da08:	00000002 	andeq	r0, r0, r2
   1da0c:	0014410c 	andseq	r4, r4, ip, lsl #2
   1da10:	06640500 	strbteq	r0, [r4], -r0, lsl #10
   1da14:	00000075 	andeq	r0, r0, r5, ror r0
   1da18:	06650c04 	strbteq	r0, [r5], -r4, lsl #24
   1da1c:	66050000 	strvs	r0, [r5], -r0
   1da20:	0002d309 	andeq	sp, r2, r9, lsl #6
   1da24:	a30c0800 	movwge	r0, #51200	; 0xc800
   1da28:	05000002 	streq	r0, [r0, #-2]
   1da2c:	02351e67 	eorseq	r1, r5, #1648	; 0x670
   1da30:	00880000 	addeq	r0, r8, r0
   1da34:	028a040d 	addeq	r0, sl, #218103808	; 0xd000000
   1da38:	e3090000 	movw	r0, #36864	; 0x9000
   1da3c:	e3000002 	movw	r0, #2
   1da40:	0a000002 	beq	1da50 <__ram_ret_data_start+0x1a1c0>
   1da44:	0000007c 	andeq	r0, r0, ip, ror r0
   1da48:	040d001f 	streq	r0, [sp], #-31	; 0xffffffe1
   1da4c:	000002e9 	andeq	r0, r0, r9, ror #5
   1da50:	147d0f13 	ldrbtne	r0, [sp], #-3859	; 0xfffff0ed
   1da54:	05080000 	streq	r0, [r8, #-0]
   1da58:	0312087a 	tsteq	r2, #7995392	; 0x7a0000
   1da5c:	540c0000 	strpl	r0, [ip], #-0
   1da60:	05000010 	streq	r0, [r0, #-16]
   1da64:	0312117b 	tsteq	r2, #-1073741794	; 0xc000001e
   1da68:	0c000000 	stceq	0, cr0, [r0], {-0}
   1da6c:	00000312 	andeq	r0, r0, r2, lsl r3
   1da70:	75067c05 	strvc	r7, [r6, #-3077]	; 0xfffff3fb
   1da74:	04000000 	streq	r0, [r0], #-0
   1da78:	2c040d00 	stccs	13, cr0, [r4], {-0}
   1da7c:	0f000000 	svceq	0x00000000
   1da80:	000015cd 	andeq	r1, r0, sp, asr #11
   1da84:	08ba0568 	ldmeq	sl!, {r3, r5, r6, r8, sl}
   1da88:	0000045b 	andeq	r0, r0, fp, asr r4
   1da8c:	00705f10 	rsbseq	r5, r0, r0, lsl pc
   1da90:	1212bb05 	andsne	fp, r2, #5120	; 0x1400
   1da94:	00000003 	andeq	r0, r0, r3
   1da98:	00725f10 	rsbseq	r5, r2, r0, lsl pc
   1da9c:	7507bc05 	strvc	fp, [r7, #-3077]	; 0xfffff3fb
   1daa0:	04000000 	streq	r0, [r0], #-0
   1daa4:	00775f10 	rsbseq	r5, r7, r0, lsl pc
   1daa8:	7507bd05 	strvc	fp, [r7, #-3333]	; 0xfffff2fb
   1daac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   1dab0:	000dd20c 	andeq	sp, sp, ip, lsl #4
   1dab4:	09be0500 	ldmibeq	lr!, {r8, sl}
   1dab8:	00000033 	andeq	r0, r0, r3, lsr r0
   1dabc:	029d0c0c 	addseq	r0, sp, #12, 24	; 0xc00
   1dac0:	bf050000 	svclt	0x00050000
   1dac4:	00003309 	andeq	r3, r0, r9, lsl #6
   1dac8:	5f100e00 	svcpl	0x00100e00
   1dacc:	05006662 	streq	r6, [r0, #-1634]	; 0xfffff99e
   1dad0:	02ea11c0 	rsceq	r1, sl, #192, 2	; 0x30
   1dad4:	0c100000 	ldceq	0, cr0, [r0], {-0}
   1dad8:	00001433 	andeq	r1, r0, r3, lsr r4
   1dadc:	7507c105 	strvc	ip, [r7, #-261]	; 0xfffffefb
   1dae0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   1dae4:	0007dc0c 	andeq	sp, r7, ip, lsl #24
   1dae8:	0ac80500 	beq	ff21eef0 <__data_end_ram_ret__+0xdf12eef0>
   1daec:	0000008a 	andeq	r0, r0, sl, lsl #1
   1daf0:	00ad0c1c 	adceq	r0, sp, ip, lsl ip
   1daf4:	ca050000 	bgt	15dafc <__ram_ret_data_start+0x15a26c>
   1daf8:	0005df1d 	andeq	sp, r5, sp, lsl pc
   1dafc:	b30c2000 	movwlt	r2, #49152	; 0xc000
   1db00:	05000000 	streq	r0, [r0, #-0]
   1db04:	06091dcc 	streq	r1, [r9], -ip, asr #27
   1db08:	0c240000 	stceq	0, cr0, [r4], #-0
   1db0c:	00000ed2 	ldrdeq	r0, [r0], -r2
   1db10:	2d0dcf05 	stccs	15, cr12, [sp, #-20]	; 0xffffffec
   1db14:	28000006 	stmdacs	r0, {r1, r2}
   1db18:	00066f0c 	andeq	r6, r6, ip, lsl #30
   1db1c:	09d00500 	ldmibeq	r0, {r8, sl}^
   1db20:	00000647 	andeq	r0, r0, r7, asr #12
   1db24:	755f102c 	ldrbvc	r1, [pc, #-44]	; 1db00 <__ram_ret_data_start+0x1a270>
   1db28:	d3050062 	movwle	r0, #20578	; 0x5062
   1db2c:	0002ea11 	andeq	lr, r2, r1, lsl sl
   1db30:	5f103000 	svcpl	0x00103000
   1db34:	05007075 	streq	r7, [r0, #-117]	; 0xffffff8b
   1db38:	031212d4 	tsteq	r2, #212, 4	; 0x4000000d
   1db3c:	10380000 	eorsne	r0, r8, r0
   1db40:	0072755f 	rsbseq	r7, r2, pc, asr r5
   1db44:	7507d505 	strvc	sp, [r7, #-1285]	; 0xfffffafb
   1db48:	3c000000 	stccc	0, cr0, [r0], {-0}
   1db4c:	000d2d0c 	andeq	r2, sp, ip, lsl #26
   1db50:	11d80500 	bicsne	r0, r8, r0, lsl #10
   1db54:	0000064d 	andeq	r0, r0, sp, asr #12
   1db58:	014f0c40 	cmpeq	pc, r0, asr #24
   1db5c:	d9050000 	stmdble	r5, {}	; <UNPREDICTABLE>
   1db60:	00065d11 	andeq	r5, r6, r1, lsl sp
   1db64:	5f104300 	svcpl	0x00104300
   1db68:	0500626c 	streq	r6, [r0, #-620]	; 0xfffffd94
   1db6c:	02ea11dc 	rsceq	r1, sl, #220, 2	; 0x37
   1db70:	0c440000 	mareq	acc0, r0, r4
   1db74:	0000104b 	andeq	r1, r0, fp, asr #32
   1db78:	7507df05 	strvc	sp, [r7, #-3845]	; 0xfffff0fb
   1db7c:	4c000000 	stcmi	0, cr0, [r0], {-0}
   1db80:	0008ab0c 	andeq	sl, r8, ip, lsl #22
   1db84:	0ae00500 	beq	ff81ef8c <__data_end_ram_ret__+0xdf72ef8c>
   1db88:	00000099 	muleq	r0, r9, r0
   1db8c:	11720c50 	cmnne	r2, r0, asr ip
   1db90:	e3050000 	movw	r0, #20480	; 0x5000
   1db94:	00047912 	andeq	r7, r4, r2, lsl r9
   1db98:	4c0c5400 	cfstrsmi	mvf5, [ip], {-0}
   1db9c:	05000008 	streq	r0, [r0, #-8]
   1dba0:	01360ce7 	teqeq	r6, r7, ror #25
   1dba4:	0c580000 	mraeq	r0, r8, acc0
   1dba8:	00000d96 	muleq	r0, r6, sp
   1dbac:	070ee905 	streq	lr, [lr, -r5, lsl #18]
   1dbb0:	5c000001 	stcpl	0, cr0, [r0], {1}
   1dbb4:	0009210c 	andeq	r2, r9, ip, lsl #2
   1dbb8:	09ea0500 	stmibeq	sl!, {r8, sl}^
   1dbbc:	00000075 	andeq	r0, r0, r5, ror r0
   1dbc0:	75140064 	ldrvc	r0, [r4, #-100]	; 0xffffff9c
   1dbc4:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
   1dbc8:	15000004 	strne	r0, [r0, #-4]
   1dbcc:	00000479 	andeq	r0, r0, r9, ror r4
   1dbd0:	00008a15 	andeq	r8, r0, r5, lsl sl
   1dbd4:	05cd1500 	strbeq	r1, [sp, #1280]	; 0x500
   1dbd8:	75150000 	ldrvc	r0, [r5, #-0]
   1dbdc:	00000000 	andeq	r0, r0, r0
   1dbe0:	0484040d 	streq	r0, [r4], #1037	; 0x40d
   1dbe4:	79160000 	ldmdbvc	r6, {}	; <UNPREDICTABLE>
   1dbe8:	17000004 	strne	r0, [r0, -r4]
   1dbec:	000005e9 	andeq	r0, r0, r9, ror #11
   1dbf0:	65050428 	strvs	r0, [r5, #-1064]	; 0xfffffbd8
   1dbf4:	05cd0802 	strbeq	r0, [sp, #2050]	; 0x802
   1dbf8:	b2180000 	andslt	r0, r8, #0
   1dbfc:	0500000c 	streq	r0, [r0, #-12]
   1dc00:	75070267 	strvc	r0, [r7, #-615]	; 0xfffffd99
   1dc04:	00000000 	andeq	r0, r0, r0
   1dc08:	0006d518 	andeq	sp, r6, r8, lsl r5
   1dc0c:	026c0500 	rsbeq	r0, ip, #0, 10
   1dc10:	0006b90b 	andeq	fp, r6, fp, lsl #18
   1dc14:	f8180400 			; <UNDEFINED> instruction: 0xf8180400
   1dc18:	05000004 	streq	r0, [r0, #-4]
   1dc1c:	b914026c 	ldmdblt	r4, {r2, r3, r5, r6, r9}
   1dc20:	08000006 	stmdaeq	r0, {r1, r2}
   1dc24:	000d7518 	andeq	r7, sp, r8, lsl r5
   1dc28:	026c0500 	rsbeq	r0, ip, #0, 10
   1dc2c:	0006b91e 	andeq	fp, r6, lr, lsl r9
   1dc30:	3c180c00 	ldccc	12, cr0, [r8], {-0}
   1dc34:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   1dc38:	7508026e 	strvc	r0, [r8, #-622]	; 0xfffffd92
   1dc3c:	10000000 	andne	r0, r0, r0
   1dc40:	000ab418 	andeq	fp, sl, r8, lsl r4
   1dc44:	026f0500 	rsbeq	r0, pc, #0, 10
   1dc48:	0008b908 	andeq	fp, r8, r8, lsl #18
   1dc4c:	b4181400 	ldrlt	r1, [r8], #-1024	; 0xfffffc00
   1dc50:	05000005 	streq	r0, [r0, #-5]
   1dc54:	75070272 	strvc	r0, [r7, #-626]	; 0xfffffd8e
   1dc58:	30000000 	andcc	r0, r0, r0
   1dc5c:	0014c618 	andseq	ip, r4, r8, lsl r6
   1dc60:	02730500 	rsbseq	r0, r3, #0, 10
   1dc64:	0008ce16 	andeq	ip, r8, r6, lsl lr
   1dc68:	16183400 	ldrne	r3, [r8], -r0, lsl #8
   1dc6c:	05000009 	streq	r0, [r0, #-9]
   1dc70:	75070275 	strvc	r0, [r7, #-629]	; 0xfffffd8b
   1dc74:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
   1dc78:	000a4518 	andeq	r4, sl, r8, lsl r5
   1dc7c:	02770500 	rsbseq	r0, r7, #0, 10
   1dc80:	0008df0a 	andeq	sp, r8, sl, lsl #30
   1dc84:	6c183c00 	ldcvs	12, cr3, [r8], {-0}
   1dc88:	05000050 	streq	r0, [r0, #-80]	; 0xffffffb0
   1dc8c:	9c13027a 	lfmls	f0, 4, [r3], {122}	; 0x7a
   1dc90:	40000001 	andmi	r0, r0, r1
   1dc94:	00030218 	andeq	r0, r3, r8, lsl r2
   1dc98:	027b0500 	rsbseq	r0, fp, #0, 10
   1dc9c:	00007507 	andeq	r7, r0, r7, lsl #10
   1dca0:	03184400 	tsteq	r8, #0, 8
   1dca4:	05000009 	streq	r0, [r0, #-9]
   1dca8:	9c13027c 	lfmls	f0, 4, [r3], {124}	; 0x7c
   1dcac:	48000001 	stmdami	r0, {r0}
   1dcb0:	000b9218 	andeq	r9, fp, r8, lsl r2
   1dcb4:	027d0500 	rsbseq	r0, sp, #0, 10
   1dcb8:	0008e514 	andeq	lr, r8, r4, lsl r5
   1dcbc:	d6184c00 	ldrle	r4, [r8], -r0, lsl #24
   1dcc0:	05000000 	streq	r0, [r0, #-0]
   1dcc4:	75070280 	strvc	r0, [r7, #-640]	; 0xfffffd80
   1dcc8:	50000000 	andpl	r0, r0, r0
   1dccc:	0008b318 	andeq	fp, r8, r8, lsl r3
   1dcd0:	02810500 	addeq	r0, r1, #0, 10
   1dcd4:	0005cd09 	andeq	ip, r5, r9, lsl #26
   1dcd8:	28185400 	ldmdacs	r8, {sl, ip, lr}
   1dcdc:	0500000d 	streq	r0, [r0, #-13]
   1dce0:	940702a4 	strls	r0, [r7], #-676	; 0xfffffd5c
   1dce4:	58000008 	stmdapl	r0, {r3}
   1dce8:	000de019 	andeq	lr, sp, r9, lsl r0
   1dcec:	02a80500 	adceq	r0, r8, #0, 10
   1dcf0:	0002cd13 	andeq	ip, r2, r3, lsl sp
   1dcf4:	19014800 	stmdbne	r1, {fp, lr}
   1dcf8:	00000c1e 	andeq	r0, r0, lr, lsl ip
   1dcfc:	1202a905 	andne	sl, r2, #81920	; 0x14000
   1dd00:	0000028a 	andeq	r0, r0, sl, lsl #5
   1dd04:	6e19014c 	mufvsem	f0, f1, #4.0
   1dd08:	05000008 	streq	r0, [r0, #-8]
   1dd0c:	f60c02ad 			; <UNDEFINED> instruction: 0xf60c02ad
   1dd10:	dc000008 	stcle	0, cr0, [r0], {8}
   1dd14:	0b411902 	bleq	1064124 <__ram_ret_data_start+0x1060894>
   1dd18:	b2050000 	andlt	r0, r5, #0
   1dd1c:	067a1002 	ldrbteq	r1, [sl], -r2
   1dd20:	02e00000 	rsceq	r0, r0, #0
   1dd24:	0000a819 	andeq	sl, r0, r9, lsl r8
   1dd28:	02b40500 	adcseq	r0, r4, #0, 10
   1dd2c:	0009020a 	andeq	r0, r9, sl, lsl #4
   1dd30:	0002ec00 	andeq	lr, r2, r0, lsl #24
   1dd34:	05d3040d 	ldrbeq	r0, [r3, #1037]	; 0x40d
   1dd38:	01020000 	mrseq	r0, (UNDEF: 2)
   1dd3c:	00054d08 	andeq	r4, r5, r8, lsl #26
   1dd40:	05d31600 	ldrbeq	r1, [r3, #1536]	; 0x600
   1dd44:	040d0000 	streq	r0, [sp], #-0
   1dd48:	0000045b 	andeq	r0, r0, fp, asr r4
   1dd4c:	00007514 	andeq	r7, r0, r4, lsl r5
   1dd50:	00060300 	andeq	r0, r6, r0, lsl #6
   1dd54:	04791500 	ldrbteq	r1, [r9], #-1280	; 0xfffffb00
   1dd58:	8a150000 	bhi	55dd60 <__ram_ret_data_start+0x55a4d0>
   1dd5c:	15000000 	strne	r0, [r0, #-0]
   1dd60:	00000603 	andeq	r0, r0, r3, lsl #12
   1dd64:	00007515 	andeq	r7, r0, r5, lsl r5
   1dd68:	040d0000 	streq	r0, [sp], #-0
   1dd6c:	000005da 	ldrdeq	r0, [r0], -sl
   1dd70:	05e5040d 	strbeq	r0, [r5, #1037]!	; 0x40d
   1dd74:	a5140000 	ldrge	r0, [r4, #-0]
   1dd78:	2d000000 	stccs	0, cr0, [r0, #-0]
   1dd7c:	15000006 	strne	r0, [r0, #-6]
   1dd80:	00000479 	andeq	r0, r0, r9, ror r4
   1dd84:	00008a15 	andeq	r8, r0, r5, lsl sl
   1dd88:	00a51500 	adceq	r1, r5, r0, lsl #10
   1dd8c:	75150000 	ldrvc	r0, [r5, #-0]
   1dd90:	00000000 	andeq	r0, r0, r0
   1dd94:	060f040d 	streq	r0, [pc], -sp, lsl #8
   1dd98:	75140000 	ldrvc	r0, [r4, #-0]
   1dd9c:	47000000 	strmi	r0, [r0, -r0]
   1dda0:	15000006 	strne	r0, [r0, #-6]
   1dda4:	00000479 	andeq	r0, r0, r9, ror r4
   1dda8:	00008a15 	andeq	r8, r0, r5, lsl sl
   1ddac:	040d0000 	streq	r0, [sp], #-0
   1ddb0:	00000633 	andeq	r0, r0, r3, lsr r6
   1ddb4:	00002c09 	andeq	r2, r0, r9, lsl #24
   1ddb8:	00065d00 	andeq	r5, r6, r0, lsl #26
   1ddbc:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   1ddc0:	00020000 	andeq	r0, r2, r0
   1ddc4:	00002c09 	andeq	r2, r0, r9, lsl #24
   1ddc8:	00066d00 	andeq	r6, r6, r0, lsl #26
   1ddcc:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   1ddd0:	00000000 	andeq	r0, r0, r0
   1ddd4:	0010da06 	andseq	sp, r0, r6, lsl #20
   1ddd8:	01240500 			; <UNDEFINED> instruction: 0x01240500
   1dddc:	0003181a 	andeq	r1, r3, sl, lsl r8
   1dde0:	0bba1a00 	bleq	feea45e8 <__data_end_ram_ret__+0xdedb45e8>
   1dde4:	050c0000 	streq	r0, [ip, #-0]
   1dde8:	b3080128 	movwlt	r0, #33064	; 0x8128
   1ddec:	18000006 	stmdane	r0, {r1, r2}
   1ddf0:	00000652 	andeq	r0, r0, r2, asr r6
   1ddf4:	11012a05 	tstne	r1, r5, lsl #20
   1ddf8:	000006b3 			; <UNDEFINED> instruction: 0x000006b3
   1ddfc:	0b061800 	bleq	1a3e04 <__ram_ret_data_start+0x1a0574>
   1de00:	2b050000 	blcs	15de08 <__ram_ret_data_start+0x15a578>
   1de04:	00750701 	rsbseq	r0, r5, r1, lsl #14
   1de08:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
   1de0c:	000008c2 	andeq	r0, r0, r2, asr #17
   1de10:	0b012c05 	bleq	68e2c <__ram_ret_data_start+0x6559c>
   1de14:	000006b9 			; <UNDEFINED> instruction: 0x000006b9
   1de18:	040d0008 	streq	r0, [sp], #-8
   1de1c:	0000067a 	andeq	r0, r0, sl, ror r6
   1de20:	066d040d 	strbteq	r0, [sp], -sp, lsl #8
   1de24:	cf1a0000 	svcgt	0x001a0000
   1de28:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
   1de2c:	08014405 	stmdaeq	r1, {r0, r2, sl, lr}
   1de30:	000006f8 	strdeq	r0, [r0], -r8
   1de34:	00018418 	andeq	r8, r1, r8, lsl r4
   1de38:	01450500 	cmpeq	r5, r0, lsl #10
   1de3c:	0006f812 	andeq	pc, r6, r2, lsl r8	; <UNPREDICTABLE>
   1de40:	2d180000 	ldccs	0, cr0, [r8, #-0]
   1de44:	05000002 	streq	r0, [r0, #-2]
   1de48:	f8120146 			; <UNDEFINED> instruction: 0xf8120146
   1de4c:	06000006 	streq	r0, [r0], -r6
   1de50:	00156c18 	andseq	r6, r5, r8, lsl ip
   1de54:	01470500 	cmpeq	r7, r0, lsl #10
   1de58:	00003a12 	andeq	r3, r0, r2, lsl sl
   1de5c:	09000c00 	stmdbeq	r0, {sl, fp}
   1de60:	0000003a 	andeq	r0, r0, sl, lsr r0
   1de64:	00000708 	andeq	r0, r0, r8, lsl #14
   1de68:	00007c0a 	andeq	r7, r0, sl, lsl #24
   1de6c:	1b000200 	blne	1e674 <__ram_ret_data_start+0x1ade4>
   1de70:	028505d0 	addeq	r0, r5, #208, 10	; 0x34000000
   1de74:	00081d07 	andeq	r1, r8, r7, lsl #26
   1de78:	04b61800 	ldrteq	r1, [r6], #2048	; 0x800
   1de7c:	87050000 	strhi	r0, [r5, -r0]
   1de80:	007c1802 	rsbseq	r1, ip, r2, lsl #16
   1de84:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   1de88:	0000106c 	andeq	r1, r0, ip, rrx
   1de8c:	12028805 	andne	r8, r2, #327680	; 0x50000
   1de90:	000005cd 	andeq	r0, r0, sp, asr #11
   1de94:	00c91804 	sbceq	r1, r9, r4, lsl #16
   1de98:	89050000 	stmdbhi	r5, {}	; <UNPREDICTABLE>
   1de9c:	081d1002 	ldmdaeq	sp, {r1, ip}
   1dea0:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
   1dea4:	00000350 	andeq	r0, r0, r0, asr r3
   1dea8:	17028a05 	strne	r8, [r2, -r5, lsl #20]
   1deac:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
   1deb0:	01221824 			; <UNDEFINED> instruction: 0x01221824
   1deb4:	8b050000 	blhi	15debc <__ram_ret_data_start+0x15a62c>
   1deb8:	00750f02 	rsbseq	r0, r5, r2, lsl #30
   1debc:	18480000 	stmdane	r8, {}^	; <UNPREDICTABLE>
   1dec0:	0000064d 	andeq	r0, r0, sp, asr #12
   1dec4:	2c028c05 	stccs	12, cr8, [r2], {5}
   1dec8:	0000006e 	andeq	r0, r0, lr, rrx
   1decc:	11431850 	cmpne	r3, r0, asr r8
   1ded0:	8d050000 	stchi	0, cr0, [r5, #-0]
   1ded4:	06bf1a02 	ldrteq	r1, [pc], r2, lsl #20
   1ded8:	18580000 	ldmdane	r8, {}^	; <UNPREDICTABLE>
   1dedc:	00001311 	andeq	r1, r0, r1, lsl r3
   1dee0:	16028e05 	strne	r8, [r2], -r5, lsl #28
   1dee4:	00000107 	andeq	r0, r0, r7, lsl #2
   1dee8:	0f241868 	svceq	0x00241868
   1deec:	8f050000 	svchi	0x00050000
   1def0:	01071602 	tsteq	r7, r2, lsl #12
   1def4:	18700000 	ldmdane	r0!, {}^	; <UNPREDICTABLE>
   1def8:	00000d88 	andeq	r0, r0, r8, lsl #27
   1defc:	16029005 	strne	r9, [r2], -r5
   1df00:	00000107 	andeq	r0, r0, r7, lsl #2
   1df04:	015e1878 	cmpeq	lr, r8, ror r8
   1df08:	91050000 	mrsls	r0, (UNDEF: 5)
   1df0c:	082d1002 	stmdaeq	sp!, {r1, ip}
   1df10:	18800000 	stmne	r0, {}	; <UNPREDICTABLE>
   1df14:	0000000a 	andeq	r0, r0, sl
   1df18:	10029205 	andne	r9, r2, r5, lsl #4
   1df1c:	0000083d 	andeq	r0, r0, sp, lsr r8
   1df20:	01f81888 	mvnseq	r1, r8, lsl #17
   1df24:	93050000 	movwls	r0, #20480	; 0x5000
   1df28:	00750f02 	rsbseq	r0, r5, r2, lsl #30
   1df2c:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
   1df30:	000002d7 	ldrdeq	r0, [r0], -r7
   1df34:	16029405 	strne	r9, [r2], -r5, lsl #8
   1df38:	00000107 	andeq	r0, r0, r7, lsl #2
   1df3c:	108d18a4 	addne	r1, sp, r4, lsr #17
   1df40:	95050000 	strls	r0, [r5, #-0]
   1df44:	01071602 	tsteq	r7, r2, lsl #12
   1df48:	18ac0000 	stmiane	ip!, {}	; <UNPREDICTABLE>
   1df4c:	000005d8 	ldrdeq	r0, [r0], -r8
   1df50:	16029605 	strne	r9, [r2], -r5, lsl #12
   1df54:	00000107 	andeq	r0, r0, r7, lsl #2
   1df58:	0cf818b4 	ldcleq	8, cr1, [r8], #720	; 0x2d0
   1df5c:	97050000 	strls	r0, [r5, -r0]
   1df60:	01071602 	tsteq	r7, r2, lsl #12
   1df64:	18bc0000 	ldmne	ip!, {}	; <UNPREDICTABLE>
   1df68:	0000013e 	andeq	r0, r0, lr, lsr r1
   1df6c:	16029805 	strne	r9, [r2], -r5, lsl #16
   1df70:	00000107 	andeq	r0, r0, r7, lsl #2
   1df74:	0cb018c4 	ldceq	8, cr1, [r0], #784	; 0x310
   1df78:	99050000 	stmdbls	r5, {}	; <UNPREDICTABLE>
   1df7c:	00750802 	rsbseq	r0, r5, r2, lsl #16
   1df80:	00cc0000 	sbceq	r0, ip, r0
   1df84:	0005d309 	andeq	sp, r5, r9, lsl #6
   1df88:	00082d00 	andeq	r2, r8, r0, lsl #26
   1df8c:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   1df90:	00190000 	andseq	r0, r9, r0
   1df94:	0005d309 	andeq	sp, r5, r9, lsl #6
   1df98:	00083d00 	andeq	r3, r8, r0, lsl #26
   1df9c:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   1dfa0:	00070000 	andeq	r0, r7, r0
   1dfa4:	0005d309 	andeq	sp, r5, r9, lsl #6
   1dfa8:	00084d00 	andeq	r4, r8, r0, lsl #26
   1dfac:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   1dfb0:	00170000 	andseq	r0, r7, r0
   1dfb4:	9e05f01b 	mcrls	0, 0, pc, cr5, cr11, {0}	; <UNPREDICTABLE>
   1dfb8:	08740702 	ldmdaeq	r4!, {r1, r8, r9, sl}^
   1dfbc:	a2180000 	andsge	r0, r8, #0
   1dfc0:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   1dfc4:	741b02a1 	ldrvc	r0, [fp], #-673	; 0xfffffd5f
   1dfc8:	00000008 	andeq	r0, r0, r8
   1dfcc:	000b4918 	andeq	r4, fp, r8, lsl r9
   1dfd0:	02a20500 	adceq	r0, r2, #0, 10
   1dfd4:	00088418 	andeq	r8, r8, r8, lsl r4
   1dfd8:	09007800 	stmdbeq	r0, {fp, ip, sp, lr}
   1dfdc:	00000312 	andeq	r0, r0, r2, lsl r3
   1dfe0:	00000884 	andeq	r0, r0, r4, lsl #17
   1dfe4:	00007c0a 	andeq	r7, r0, sl, lsl #24
   1dfe8:	09001d00 	stmdbeq	r0, {r8, sl, fp, ip}
   1dfec:	0000007c 	andeq	r0, r0, ip, ror r0
   1dff0:	00000894 	muleq	r0, r4, r8
   1dff4:	00007c0a 	andeq	r7, r0, sl, lsl #24
   1dff8:	1c001d00 	stcne	13, cr1, [r0], {-0}
   1dffc:	028305f0 	addeq	r0, r3, #240, 10	; 0x3c000000
   1e000:	0008b903 	andeq	fp, r8, r3, lsl #18
   1e004:	05e91d00 	strbeq	r1, [r9, #3328]!	; 0xd00
   1e008:	9a050000 	bls	15e010 <__ram_ret_data_start+0x15a780>
   1e00c:	07080b02 	streq	r0, [r8, -r2, lsl #22]
   1e010:	311d0000 	tstcc	sp, r0
   1e014:	05000001 	streq	r0, [r0, #-1]
   1e018:	4d0b02a3 	sfmmi	f0, 4, [fp, #-652]	; 0xfffffd74
   1e01c:	00000008 	andeq	r0, r0, r8
   1e020:	0005d309 	andeq	sp, r5, r9, lsl #6
   1e024:	0008c900 	andeq	ip, r8, r0, lsl #18
   1e028:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   1e02c:	00180000 	andseq	r0, r8, r0
   1e030:	0000950e 	andeq	r9, r0, lr, lsl #10
   1e034:	c9040d00 	stmdbgt	r4, {r8, sl, fp}
   1e038:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
   1e03c:	000008df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1e040:	00047915 	andeq	r7, r4, r5, lsl r9
   1e044:	040d0000 	streq	r0, [sp], #-0
   1e048:	000008d4 	ldrdeq	r0, [r0], -r4
   1e04c:	019c040d 	orrseq	r0, ip, sp, lsl #8
   1e050:	f61e0000 			; <UNDEFINED> instruction: 0xf61e0000
   1e054:	15000008 	strne	r0, [r0, #-8]
   1e058:	00000075 	andeq	r0, r0, r5, ror r0
   1e05c:	fc040d00 	stc2	13, cr0, [r4], {-0}
   1e060:	0d000008 	stceq	0, cr0, [r0, #-32]	; 0xffffffe0
   1e064:	0008eb04 	andeq	lr, r8, r4, lsl #22
   1e068:	066d0900 	strbteq	r0, [sp], -r0, lsl #18
   1e06c:	09120000 	ldmdbeq	r2, {}	; <UNPREDICTABLE>
   1e070:	7c0a0000 	stcvc	0, cr0, [sl], {-0}
   1e074:	02000000 	andeq	r0, r0, #0
   1e078:	05fc1f00 	ldrbeq	r1, [ip, #3840]!	; 0xf00
   1e07c:	33050000 	movwcc	r0, #20480	; 0x5000
   1e080:	04791703 	ldrbteq	r1, [r9], #-1795	; 0xfffff8fd
   1e084:	f51f0000 			; <UNDEFINED> instruction: 0xf51f0000
   1e088:	05000005 	streq	r0, [r0, #-5]
   1e08c:	7f1d0334 	svcvc	0x001d0334
   1e090:	03000004 	movweq	r0, #4
   1e094:	00001635 	andeq	r1, r0, r5, lsr r6
   1e098:	41132c07 	tstmi	r3, r7, lsl #24
   1e09c:	20000000 	andcs	r0, r0, r0
   1e0a0:	0000092c 	andeq	r0, r0, ip, lsr #18
   1e0a4:	000aab03 	andeq	sl, sl, r3, lsl #22
   1e0a8:	14300700 	ldrtne	r0, [r0], #-1792	; 0xfffff900
   1e0ac:	00000054 	andeq	r0, r0, r4, asr r0
   1e0b0:	00093d20 	andeq	r3, r9, r0, lsr #26
   1e0b4:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
   1e0b8:	0000030c 	andeq	r0, r0, ip, lsl #6
   1e0bc:	5c040802 	stcpl	8, cr0, [r4], {2}
   1e0c0:	2100000e 	tstcs	r0, lr
   1e0c4:	0000506a 	andeq	r5, r0, sl, rrx
   1e0c8:	002c0107 	eoreq	r0, ip, r7, lsl #2
   1e0cc:	7f080000 	svcvc	0x00080000
   1e0d0:	0009b60e 	andeq	fp, r9, lr, lsl #12
   1e0d4:	6b4f2200 	blvs	13e68dc <__ram_ret_data_start+0x13e304c>
   1e0d8:	27230000 	strcs	r0, [r3, -r0]!
   1e0dc:	010000a7 	smlatbeq	r0, r7, r0, r0
   1e0e0:	00ac3023 	adceq	r3, ip, r3, lsr #32
   1e0e4:	89230200 	stmdbhi	r3!, {r9}
   1e0e8:	0300003b 	movweq	r0, #59	; 0x3b
   1e0ec:	00365b23 	eorseq	r5, r6, r3, lsr #22
   1e0f0:	30230400 	eorcc	r0, r3, r0, lsl #8
   1e0f4:	0500009d 	streq	r0, [r0, #-157]	; 0xffffff63
   1e0f8:	007dfb23 	rsbseq	pc, sp, r3, lsr #22
   1e0fc:	6f230600 	svcvs	0x00230600
   1e100:	07000065 	streq	r0, [r0, -r5, rrx]
   1e104:	00a2a623 	adceq	sl, r2, r3, lsr #12
   1e108:	fb230800 	blx	8e0112 <__ram_ret_data_start+0x8dc882>
   1e10c:	09000083 	stmdbeq	r0, {r0, r1, r7}
   1e110:	00422b23 	subeq	r2, r2, r3, lsr #22
   1e114:	35230a00 	strcc	r0, [r3, #-2560]!	; 0xfffff600
   1e118:	0b00009d 	bleq	1e394 <__ram_ret_data_start+0x1ab04>
   1e11c:	23c50300 	biccs	r0, r5, #0, 6
   1e120:	8d080000 	stchi	0, cr0, [r8, #-0]
   1e124:	00095c03 	andeq	r5, r9, r3, lsl #24
   1e128:	0bc01f00 	bleq	ff025d30 <__data_end_ram_ret__+0xdef35d30>
   1e12c:	04090000 	streq	r0, [r9], #-0
   1e130:	09381908 	ldmdbeq	r8!, {r3, r8, fp, ip}
   1e134:	31240000 			; <UNDEFINED> instruction: 0x31240000
   1e138:	0a000009 	beq	1e164 <__ram_ret_data_start+0x1a8d4>
   1e13c:	093d1175 	ldmdbeq	sp!, {r0, r2, r4, r5, r6, r8, ip}
   1e140:	73250000 			; <UNDEFINED> instruction: 0x73250000
   1e144:	010000c8 	smlabteq	r0, r8, r0, r0
   1e148:	09b60dfd 	ldmibeq	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp}
   1e14c:	34f00000 	ldrbtcc	r0, [r0], #0
   1e150:	00380000 	eorseq	r0, r8, r0
   1e154:	9c010000 	stcls	0, cr0, [r1], {-0}
   1e158:	00c88026 	sbceq	r8, r8, r6, lsr #32
   1e15c:	23fd0100 	mvnscs	r0, #0, 2
   1e160:	0000093d 	andeq	r0, r0, sp, lsr r9
   1e164:	0000266a 	andeq	r2, r0, sl, ror #12
   1e168:	00002666 	andeq	r2, r0, r6, ror #12
   1e16c:	006ae527 	rsbeq	lr, sl, r7, lsr #10
   1e170:	11ff0100 	mvnsne	r0, r0, lsl #2
   1e174:	000009b6 			; <UNDEFINED> instruction: 0x000009b6
   1e178:	00692800 	rsbeq	r2, r9, r0, lsl #16
   1e17c:	17010001 	strne	r0, [r1, -r1]
   1e180:	00000949 	andeq	r0, r0, r9, asr #18
   1e184:	297c9102 	ldmdbcs	ip!, {r1, r8, ip, pc}^
   1e188:	0000c8b4 			; <UNDEFINED> instruction: 0x0000c8b4
   1e18c:	0e010101 	adfeqs	f0, f1, f1
   1e190:	0000093d 	andeq	r0, r0, sp, lsr r9
   1e194:	0000268e 	andeq	r2, r0, lr, lsl #13
   1e198:	00002688 	andeq	r2, r0, r8, lsl #13
   1e19c:	3ba90000 	blcc	fea5e1a4 <__data_end_ram_ret__+0xde96e1a4>
   1e1a0:	00040000 	andeq	r0, r4, r0
   1e1a4:	00000d97 	muleq	r0, r7, sp
   1e1a8:	035f0104 	cmpeq	pc, #4, 2
   1e1ac:	330c0000 	movwcc	r0, #49152	; 0xc000
   1e1b0:	5d0000c9 	stcpl	0, cr0, [r0, #-804]	; 0xfffffcdc
   1e1b4:	2800000c 	stmdacs	r0, {r2, r3}
   1e1b8:	98000035 	stmdals	r0, {r0, r2, r4, r5}
   1e1bc:	0c000001 	stceq	0, cr0, [r0], {1}
   1e1c0:	02000040 	andeq	r0, r0, #64	; 0x40
   1e1c4:	05460601 	strbeq	r0, [r6, #-1537]	; 0xfffff9ff
   1e1c8:	01020000 	mrseq	r0, (UNDEF: 2)
   1e1cc:	00054408 	andeq	r4, r5, r8, lsl #8
   1e1d0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
   1e1d4:	00000205 	andeq	r0, r0, r5, lsl #4
   1e1d8:	000e1b03 	andeq	r1, lr, r3, lsl #22
   1e1dc:	19390200 	ldmdbne	r9!, {r9}
   1e1e0:	00000046 	andeq	r0, r0, r6, asr #32
   1e1e4:	9d070202 	sfmls	f0, 4, [r7, #-8]
   1e1e8:	03000015 	movweq	r0, #21
   1e1ec:	00001633 	andeq	r1, r0, r3, lsr r6
   1e1f0:	59184d02 	ldmdbpl	r8, {r1, r8, sl, fp, lr}
   1e1f4:	02000000 	andeq	r0, r0, #0
   1e1f8:	0ad40504 	beq	ff51f610 <__data_end_ram_ret__+0xdf42f610>
   1e1fc:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
   1e200:	0200000a 	andeq	r0, r0, #10
   1e204:	006c194f 	rsbeq	r1, ip, pc, asr #18
   1e208:	04020000 	streq	r0, [r2], #-0
   1e20c:	000f6607 	andeq	r6, pc, r7, lsl #12
   1e210:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
   1e214:	00000acf 	andeq	r0, r0, pc, asr #21
   1e218:	61070802 	tstvs	r7, r2, lsl #16
   1e21c:	0400000f 	streq	r0, [r0], #-15
   1e220:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
   1e224:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
   1e228:	000f6b07 	andeq	r6, pc, r7, lsl #22
   1e22c:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
   1e230:	00000e57 	andeq	r0, r0, r7, asr lr
   1e234:	48060405 	stmdami	r6, {r0, r2, sl}
   1e238:	03000011 	movweq	r0, #17
   1e23c:	88170165 	ldmdahi	r7, {r0, r2, r5, r6, r8}
   1e240:	03000000 	movweq	r0, #0
   1e244:	00001565 	andeq	r1, r0, r5, ror #10
   1e248:	590e2e04 	stmdbpl	lr, {r2, r9, sl, fp, sp}
   1e24c:	03000000 	movweq	r0, #0
   1e250:	00000f04 	andeq	r0, r0, r4, lsl #30
   1e254:	590e7404 	stmdbpl	lr, {r2, sl, ip, sp, lr}
   1e258:	07000000 	streq	r0, [r0, -r0]
   1e25c:	03a50404 			; <UNDEFINED> instruction: 0x03a50404
   1e260:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1e264:	00028d08 	andeq	r8, r2, r8, lsl #26
   1e268:	0ca70400 	cfstrseq	mvf0, [r7]
   1e26c:	00000098 	muleq	r0, r8, r0
   1e270:	000f0c08 	andeq	r0, pc, r8, lsl #24
   1e274:	13a80400 			; <UNDEFINED> instruction: 0x13a80400
   1e278:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1e27c:	002c0900 	eoreq	r0, ip, r0, lsl #18
   1e280:	00ef0000 	rsceq	r0, pc, r0
   1e284:	880a0000 	stmdahi	sl, {}	; <UNPREDICTABLE>
   1e288:	03000000 	movweq	r0, #0
   1e28c:	04080b00 	streq	r0, [r8], #-2816	; 0xfffff500
   1e290:	011309a2 	tsteq	r3, r2, lsr #19
   1e294:	710c0000 	mrsvc	r0, (UNDEF: 12)
   1e298:	04000002 	streq	r0, [r0], #-2
   1e29c:	008107a4 	addeq	r0, r1, r4, lsr #15
   1e2a0:	0c000000 	stceq	0, cr0, [r0], {-0}
   1e2a4:	000000a0 	andeq	r0, r0, r0, lsr #1
   1e2a8:	bd05a904 	vstrlt.16	s20, [r5, #-8]	; <UNPREDICTABLE>
   1e2ac:	04000000 	streq	r0, [r0], #-0
   1e2b0:	11070300 	mrsne	r0, SP_und
   1e2b4:	aa040000 	bge	11e2bc <__ram_ret_data_start+0x11aa2c>
   1e2b8:	0000ef03 	andeq	lr, r0, r3, lsl #30
   1e2bc:	0c8a0300 	stceq	3, cr0, [sl], {0}
   1e2c0:	16050000 	strne	r0, [r5], -r0
   1e2c4:	00006c19 	andeq	r6, r0, r9, lsl ip
   1e2c8:	148c0300 	strne	r0, [ip], #768	; 0x300
   1e2cc:	22060000 	andcs	r0, r6, #0
   1e2d0:	00013719 	andeq	r3, r1, r9, lsl r7
   1e2d4:	3d040d00 	stccc	13, cr0, [r4, #-0]
   1e2d8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
   1e2dc:	0000084b 	andeq	r0, r0, fp, asr #16
   1e2e0:	0010b003 	andseq	fp, r0, r3
   1e2e4:	1b230500 	blne	8df6ec <__ram_ret_data_start+0x8dbe5c>
   1e2e8:	0000012b 	andeq	r0, r0, fp, lsr #2
   1e2ec:	000a200f 	andeq	r2, sl, pc
   1e2f0:	34051800 	strcc	r1, [r5], #-2048	; 0xfffff800
   1e2f4:	0001a808 	andeq	sl, r1, r8, lsl #16
   1e2f8:	06520c00 	ldrbeq	r0, [r2], -r0, lsl #24
   1e2fc:	36050000 	strcc	r0, [r5], -r0
   1e300:	0001a813 	andeq	sl, r1, r3, lsl r8
   1e304:	5f100000 	svcpl	0x00100000
   1e308:	3705006b 	strcc	r0, [r5, -fp, rrx]
   1e30c:	00008107 	andeq	r8, r0, r7, lsl #2
   1e310:	3d0c0400 	cfstrscc	mvf0, [ip, #-0]
   1e314:	0500000a 	streq	r0, [r0, #-10]
   1e318:	00810b37 	addeq	r0, r1, r7, lsr fp
   1e31c:	0c080000 	stceq	0, cr0, [r8], {-0}
   1e320:	00000bcd 	andeq	r0, r0, sp, asr #23
   1e324:	81143705 	tsthi	r4, r5, lsl #14
   1e328:	0c000000 	stceq	0, cr0, [r0], {-0}
   1e32c:	0008010c 	andeq	r0, r8, ip, lsl #2
   1e330:	1b370500 	blne	ddf738 <__ram_ret_data_start+0xddbea8>
   1e334:	00000081 	andeq	r0, r0, r1, lsl #1
   1e338:	785f1010 	ldmdavc	pc, {r4, ip}^	; <UNPREDICTABLE>
   1e33c:	0b380500 	bleq	e1f744 <__ram_ret_data_start+0xe1beb4>
   1e340:	000001ae 	andeq	r0, r0, lr, lsr #3
   1e344:	040d0014 	streq	r0, [sp], #-20	; 0xffffffec
   1e348:	0000014e 	andeq	r0, r0, lr, asr #2
   1e34c:	00011f09 	andeq	r1, r1, r9, lsl #30
   1e350:	0001be00 	andeq	fp, r1, r0, lsl #28
   1e354:	00880a00 	addeq	r0, r8, r0, lsl #20
   1e358:	00000000 	andeq	r0, r0, r0
   1e35c:	0001390f 	andeq	r3, r1, pc, lsl #18
   1e360:	3c052400 	cfstrscc	mvf2, [r5], {-0}
   1e364:	00024108 	andeq	r4, r2, r8, lsl #2
   1e368:	01550c00 	cmpeq	r5, r0, lsl #24
   1e36c:	3e050000 	cdpcc	0, 0, cr0, cr5, cr0, {0}
   1e370:	00008109 	andeq	r8, r0, r9, lsl #2
   1e374:	300c0000 	andcc	r0, ip, r0
   1e378:	05000006 	streq	r0, [r0, #-6]
   1e37c:	0081093f 	addeq	r0, r1, pc, lsr r9
   1e380:	0c040000 	stceq	0, cr0, [r4], {-0}
   1e384:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
   1e388:	81094005 	tsthi	r9, r5
   1e38c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   1e390:	000d1e0c 	andeq	r1, sp, ip, lsl #28
   1e394:	09410500 	stmdbeq	r1, {r8, sl}^
   1e398:	00000081 	andeq	r0, r0, r1, lsl #1
   1e39c:	0e8a0c0c 	cdpeq	12, 8, cr0, cr10, cr12, {0}
   1e3a0:	42050000 	andmi	r0, r5, #0
   1e3a4:	00008109 	andeq	r8, r0, r9, lsl #2
   1e3a8:	b70c1000 	strlt	r1, [ip, -r0]
   1e3ac:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
   1e3b0:	00810943 	addeq	r0, r1, r3, asr #18
   1e3b4:	0c140000 	ldceq	0, cr0, [r4], {-0}
   1e3b8:	00000e46 	andeq	r0, r0, r6, asr #28
   1e3bc:	81094405 	tsthi	r9, r5, lsl #8
   1e3c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   1e3c4:	000e6a0c 	andeq	r6, lr, ip, lsl #20
   1e3c8:	09450500 	stmdbeq	r5, {r8, sl}^
   1e3cc:	00000081 	andeq	r0, r0, r1, lsl #1
   1e3d0:	16920c1c 			; <UNDEFINED> instruction: 0x16920c1c
   1e3d4:	46050000 	strmi	r0, [r5], -r0
   1e3d8:	00008109 	andeq	r8, r0, r9, lsl #2
   1e3dc:	11002000 	mrsne	r2, (UNDEF: 0)
   1e3e0:	000002a3 	andeq	r0, r0, r3, lsr #5
   1e3e4:	4f050108 	svcmi	0x00050108
   1e3e8:	00028608 	andeq	r8, r2, r8, lsl #12
   1e3ec:	16850c00 	strne	r0, [r5], r0, lsl #24
   1e3f0:	50050000 	andpl	r0, r5, r0
   1e3f4:	0002860a 	andeq	r8, r2, sl, lsl #12
   1e3f8:	8b0c0000 	blhi	31e400 <__ram_ret_data_start+0x31ab70>
   1e3fc:	0500000f 	streq	r0, [r0, #-15]
   1e400:	02860951 	addeq	r0, r6, #1327104	; 0x144000
   1e404:	12800000 	addne	r0, r0, #0
   1e408:	00001388 	andeq	r1, r0, r8, lsl #7
   1e40c:	1f0a5305 	svcne	0x000a5305
   1e410:	00000001 	andeq	r0, r0, r1
   1e414:	14841201 	strne	r1, [r4], #513	; 0x201
   1e418:	56050000 	strpl	r0, [r5], -r0
   1e41c:	00011f0a 	andeq	r1, r1, sl, lsl #30
   1e420:	00010400 	andeq	r0, r1, r0, lsl #8
   1e424:	00009609 	andeq	r9, r0, r9, lsl #12
   1e428:	00029600 	andeq	r9, r2, r0, lsl #12
   1e42c:	00880a00 	addeq	r0, r8, r0, lsl #20
   1e430:	001f0000 	andseq	r0, pc, r0
   1e434:	000de011 	andeq	lr, sp, r1, lsl r0
   1e438:	05019000 	streq	r9, [r1, #-0]
   1e43c:	02d90862 	sbcseq	r0, r9, #6422528	; 0x620000
   1e440:	520c0000 	andpl	r0, ip, #0
   1e444:	05000006 	streq	r0, [r0, #-6]
   1e448:	02d91263 	sbcseq	r1, r9, #805306374	; 0x30000006
   1e44c:	0c000000 	stceq	0, cr0, [r0], {-0}
   1e450:	00001441 	andeq	r1, r0, r1, asr #8
   1e454:	81066405 	tsthi	r6, r5, lsl #8
   1e458:	04000000 	streq	r0, [r0], #-0
   1e45c:	0006650c 	andeq	r6, r6, ip, lsl #10
   1e460:	09660500 	stmdbeq	r6!, {r8, sl}^
   1e464:	000002df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1e468:	02a30c08 	adceq	r0, r3, #8, 24	; 0x800
   1e46c:	67050000 	strvs	r0, [r5, -r0]
   1e470:	0002411e 	andeq	r4, r2, lr, lsl r1
   1e474:	0d008800 	stceq	8, cr8, [r0, #-0]
   1e478:	00029604 	andeq	r9, r2, r4, lsl #12
   1e47c:	02ef0900 	rsceq	r0, pc, #0, 18
   1e480:	02ef0000 	rsceq	r0, pc, #0
   1e484:	880a0000 	stmdahi	sl, {}	; <UNPREDICTABLE>
   1e488:	1f000000 	svcne	0x00000000
   1e48c:	f5040d00 			; <UNDEFINED> instruction: 0xf5040d00
   1e490:	13000002 	movwne	r0, #2
   1e494:	00147d0f 	andseq	r7, r4, pc, lsl #26
   1e498:	7a050800 	bvc	1604a0 <__ram_ret_data_start+0x15cc10>
   1e49c:	00031e08 	andeq	r1, r3, r8, lsl #28
   1e4a0:	10540c00 	subsne	r0, r4, r0, lsl #24
   1e4a4:	7b050000 	blvc	15e4ac <__ram_ret_data_start+0x15ac1c>
   1e4a8:	00031e11 	andeq	r1, r3, r1, lsl lr
   1e4ac:	120c0000 	andne	r0, ip, #0
   1e4b0:	05000003 	streq	r0, [r0, #-3]
   1e4b4:	0081067c 	addeq	r0, r1, ip, ror r6
   1e4b8:	00040000 	andeq	r0, r4, r0
   1e4bc:	002c040d 	eoreq	r0, ip, sp, lsl #8
   1e4c0:	cd0f0000 	stcgt	0, cr0, [pc, #-0]	; 1e4c8 <__ram_ret_data_start+0x1ac38>
   1e4c4:	68000015 	stmdavs	r0, {r0, r2, r4}
   1e4c8:	6708ba05 	strvs	fp, [r8, -r5, lsl #20]
   1e4cc:	10000004 	andne	r0, r0, r4
   1e4d0:	0500705f 	streq	r7, [r0, #-95]	; 0xffffffa1
   1e4d4:	031e12bb 	tsteq	lr, #-1342177269	; 0xb000000b
   1e4d8:	10000000 	andne	r0, r0, r0
   1e4dc:	0500725f 	streq	r7, [r0, #-607]	; 0xfffffda1
   1e4e0:	008107bc 			; <UNDEFINED> instruction: 0x008107bc
   1e4e4:	10040000 	andne	r0, r4, r0
   1e4e8:	0500775f 	streq	r7, [r0, #-1887]	; 0xfffff8a1
   1e4ec:	008107bd 			; <UNDEFINED> instruction: 0x008107bd
   1e4f0:	0c080000 	stceq	0, cr0, [r8], {-0}
   1e4f4:	00000dd2 	ldrdeq	r0, [r0], -r2
   1e4f8:	3309be05 	movwcc	fp, #40453	; 0x9e05
   1e4fc:	0c000000 	stceq	0, cr0, [r0], {-0}
   1e500:	00029d0c 	andeq	r9, r2, ip, lsl #26
   1e504:	09bf0500 	ldmibeq	pc!, {r8, sl}	; <UNPREDICTABLE>
   1e508:	00000033 	andeq	r0, r0, r3, lsr r0
   1e50c:	625f100e 	subsvs	r1, pc, #14
   1e510:	c0050066 	andgt	r0, r5, r6, rrx
   1e514:	0002f611 	andeq	pc, r2, r1, lsl r6	; <UNPREDICTABLE>
   1e518:	330c1000 	movwcc	r1, #49152	; 0xc000
   1e51c:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   1e520:	008107c1 	addeq	r0, r1, r1, asr #15
   1e524:	0c180000 	ldceq	0, cr0, [r8], {-0}
   1e528:	000007dc 	ldrdeq	r0, [r0], -ip
   1e52c:	960ac805 	strls	ip, [sl], -r5, lsl #16
   1e530:	1c000000 	stcne	0, cr0, [r0], {-0}
   1e534:	0000ad0c 	andeq	sl, r0, ip, lsl #26
   1e538:	1dca0500 	cfstr64ne	mvdx0, [sl]
   1e53c:	000005eb 	andeq	r0, r0, fp, ror #11
   1e540:	00b30c20 	adcseq	r0, r3, r0, lsr #24
   1e544:	cc050000 	stcgt	0, cr0, [r5], {-0}
   1e548:	0006151d 	andeq	r1, r6, sp, lsl r5
   1e54c:	d20c2400 	andle	r2, ip, #0, 8
   1e550:	0500000e 	streq	r0, [r0, #-14]
   1e554:	06390dcf 	ldrteq	r0, [r9], -pc, asr #27
   1e558:	0c280000 	stceq	0, cr0, [r8], #-0
   1e55c:	0000066f 	andeq	r0, r0, pc, ror #12
   1e560:	5309d005 	movwpl	sp, #36869	; 0x9005
   1e564:	2c000006 	stccs	0, cr0, [r0], {6}
   1e568:	62755f10 	rsbsvs	r5, r5, #16, 30	; 0x40
   1e56c:	11d30500 	bicsne	r0, r3, r0, lsl #10
   1e570:	000002f6 	strdeq	r0, [r0], -r6
   1e574:	755f1030 	ldrbvc	r1, [pc, #-48]	; 1e54c <__ram_ret_data_start+0x1acbc>
   1e578:	d4050070 	strle	r0, [r5], #-112	; 0xffffff90
   1e57c:	00031e12 	andeq	r1, r3, r2, lsl lr
   1e580:	5f103800 	svcpl	0x00103800
   1e584:	05007275 	streq	r7, [r0, #-629]	; 0xfffffd8b
   1e588:	008107d5 	ldrdeq	r0, [r1], r5
   1e58c:	0c3c0000 	ldceq	0, cr0, [ip], #-0
   1e590:	00000d2d 	andeq	r0, r0, sp, lsr #26
   1e594:	5911d805 	ldmdbpl	r1, {r0, r2, fp, ip, lr, pc}
   1e598:	40000006 	andmi	r0, r0, r6
   1e59c:	00014f0c 	andeq	r4, r1, ip, lsl #30
   1e5a0:	11d90500 	bicsne	r0, r9, r0, lsl #10
   1e5a4:	00000669 	andeq	r0, r0, r9, ror #12
   1e5a8:	6c5f1043 	mrrcvs	0, 4, r1, pc, cr3	; <UNPREDICTABLE>
   1e5ac:	dc050062 	stcle	0, cr0, [r5], {98}	; 0x62
   1e5b0:	0002f611 	andeq	pc, r2, r1, lsl r6	; <UNPREDICTABLE>
   1e5b4:	4b0c4400 	blmi	32f5bc <__ram_ret_data_start+0x32bd2c>
   1e5b8:	05000010 	streq	r0, [r0, #-16]
   1e5bc:	008107df 	ldrdeq	r0, [r1], pc	; <UNPREDICTABLE>
   1e5c0:	0c4c0000 	mareq	acc0, r0, ip
   1e5c4:	000008ab 	andeq	r0, r0, fp, lsr #17
   1e5c8:	a50ae005 	strge	lr, [sl, #-5]
   1e5cc:	50000000 	andpl	r0, r0, r0
   1e5d0:	0011720c 	andseq	r7, r1, ip, lsl #4
   1e5d4:	12e30500 	rscne	r0, r3, #0, 10
   1e5d8:	00000485 	andeq	r0, r0, r5, lsl #9
   1e5dc:	084c0c54 	stmdaeq	ip, {r2, r4, r6, sl, fp}^
   1e5e0:	e7050000 	str	r0, [r5, -r0]
   1e5e4:	0001420c 	andeq	r4, r1, ip, lsl #4
   1e5e8:	960c5800 	strls	r5, [ip], -r0, lsl #16
   1e5ec:	0500000d 	streq	r0, [r0, #-13]
   1e5f0:	01130ee9 	tsteq	r3, r9, ror #29
   1e5f4:	0c5c0000 	mraeq	r0, ip, acc0
   1e5f8:	00000921 	andeq	r0, r0, r1, lsr #18
   1e5fc:	8109ea05 	tsthi	r9, r5, lsl #20
   1e600:	64000000 	strvs	r0, [r0], #-0
   1e604:	00811400 	addeq	r1, r1, r0, lsl #8
   1e608:	04850000 	streq	r0, [r5], #0
   1e60c:	85150000 	ldrhi	r0, [r5, #-0]
   1e610:	15000004 	strne	r0, [r0, #-4]
   1e614:	00000096 	muleq	r0, r6, r0
   1e618:	0005d915 	andeq	sp, r5, r5, lsl r9
   1e61c:	00811500 	addeq	r1, r1, r0, lsl #10
   1e620:	0d000000 	stceq	0, cr0, [r0, #-0]
   1e624:	00049004 	andeq	r9, r4, r4
   1e628:	04851600 	streq	r1, [r5], #1536	; 0x600
   1e62c:	e9170000 	ldmdb	r7, {}	; <UNPREDICTABLE>
   1e630:	28000005 	stmdacs	r0, {r0, r2}
   1e634:	02650504 	rsbeq	r0, r5, #4, 10	; 0x1000000
   1e638:	0005d908 	andeq	sp, r5, r8, lsl #18
   1e63c:	0cb21800 	ldceq	8, cr1, [r2]
   1e640:	67050000 	strvs	r0, [r5, -r0]
   1e644:	00810702 	addeq	r0, r1, r2, lsl #14
   1e648:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   1e64c:	000006d5 	ldrdeq	r0, [r0], -r5
   1e650:	0b026c05 	bleq	b966c <__ram_ret_data_start+0xb5ddc>
   1e654:	000006c5 	andeq	r0, r0, r5, asr #13
   1e658:	04f81804 	ldrbteq	r1, [r8], #2052	; 0x804
   1e65c:	6c050000 	stcvs	0, cr0, [r5], {-0}
   1e660:	06c51402 	strbeq	r1, [r5], r2, lsl #8
   1e664:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
   1e668:	00000d75 	andeq	r0, r0, r5, ror sp
   1e66c:	1e026c05 	cdpne	12, 0, cr6, cr2, cr5, {0}
   1e670:	000006c5 	andeq	r0, r0, r5, asr #13
   1e674:	143c180c 	ldrtne	r1, [ip], #-2060	; 0xfffff7f4
   1e678:	6e050000 	cdpvs	0, 0, cr0, cr5, cr0, {0}
   1e67c:	00810802 	addeq	r0, r1, r2, lsl #16
   1e680:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
   1e684:	00000ab4 			; <UNDEFINED> instruction: 0x00000ab4
   1e688:	08026f05 	stmdaeq	r2, {r0, r2, r8, r9, sl, fp, sp, lr}
   1e68c:	000008c5 	andeq	r0, r0, r5, asr #17
   1e690:	05b41814 	ldreq	r1, [r4, #2068]!	; 0x814
   1e694:	72050000 	andvc	r0, r5, #0
   1e698:	00810702 	addeq	r0, r1, r2, lsl #14
   1e69c:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
   1e6a0:	000014c6 	andeq	r1, r0, r6, asr #9
   1e6a4:	16027305 	strne	r7, [r2], -r5, lsl #6
   1e6a8:	000008da 	ldrdeq	r0, [r0], -sl
   1e6ac:	09161834 	ldmdbeq	r6, {r2, r4, r5, fp, ip}
   1e6b0:	75050000 	strvc	r0, [r5, #-0]
   1e6b4:	00810702 	addeq	r0, r1, r2, lsl #14
   1e6b8:	18380000 	ldmdane	r8!, {}	; <UNPREDICTABLE>
   1e6bc:	00000a45 	andeq	r0, r0, r5, asr #20
   1e6c0:	0a027705 	beq	bc2dc <__ram_ret_data_start+0xb8a4c>
   1e6c4:	000008eb 	andeq	r0, r0, fp, ror #17
   1e6c8:	506c183c 	rsbpl	r1, ip, ip, lsr r8
   1e6cc:	7a050000 	bvc	15e6d4 <__ram_ret_data_start+0x15ae44>
   1e6d0:	01a81302 			; <UNDEFINED> instruction: 0x01a81302
   1e6d4:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
   1e6d8:	00000302 	andeq	r0, r0, r2, lsl #6
   1e6dc:	07027b05 	streq	r7, [r2, -r5, lsl #22]
   1e6e0:	00000081 	andeq	r0, r0, r1, lsl #1
   1e6e4:	09031844 	stmdbeq	r3, {r2, r6, fp, ip}
   1e6e8:	7c050000 	stcvc	0, cr0, [r5], {-0}
   1e6ec:	01a81302 			; <UNDEFINED> instruction: 0x01a81302
   1e6f0:	18480000 	stmdane	r8, {}^	; <UNPREDICTABLE>
   1e6f4:	00000b92 	muleq	r0, r2, fp
   1e6f8:	14027d05 	strne	r7, [r2], #-3333	; 0xfffff2fb
   1e6fc:	000008f1 	strdeq	r0, [r0], -r1
   1e700:	00d6184c 	sbcseq	r1, r6, ip, asr #16
   1e704:	80050000 	andhi	r0, r5, r0
   1e708:	00810702 	addeq	r0, r1, r2, lsl #14
   1e70c:	18500000 	ldmdane	r0, {}^	; <UNPREDICTABLE>
   1e710:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
   1e714:	09028105 	stmdbeq	r2, {r0, r2, r8, pc}
   1e718:	000005d9 	ldrdeq	r0, [r0], -r9
   1e71c:	0d281854 	stceq	8, cr1, [r8, #-336]!	; 0xfffffeb0
   1e720:	a4050000 	strge	r0, [r5], #-0
   1e724:	08a00702 	stmiaeq	r0!, {r1, r8, r9, sl}
   1e728:	19580000 	ldmdbne	r8, {}^	; <UNPREDICTABLE>
   1e72c:	00000de0 	andeq	r0, r0, r0, ror #27
   1e730:	1302a805 	movwne	sl, #10245	; 0x2805
   1e734:	000002d9 	ldrdeq	r0, [r0], -r9
   1e738:	1e190148 	mufneem	f0, f1, #0.0
   1e73c:	0500000c 	streq	r0, [r0, #-12]
   1e740:	961202a9 	ldrls	r0, [r2], -r9, lsr #5
   1e744:	4c000002 	stcmi	0, cr0, [r0], {2}
   1e748:	086e1901 	stmdaeq	lr!, {r0, r8, fp, ip}^
   1e74c:	ad050000 	stcge	0, cr0, [r5, #-0]
   1e750:	09020c02 	stmdbeq	r2, {r1, sl, fp}
   1e754:	02dc0000 	sbcseq	r0, ip, #0
   1e758:	000b4119 	andeq	r4, fp, r9, lsl r1
   1e75c:	02b20500 	adcseq	r0, r2, #0, 10
   1e760:	00068610 	andeq	r8, r6, r0, lsl r6
   1e764:	1902e000 	stmdbne	r2, {sp, lr, pc}
   1e768:	000000a8 	andeq	r0, r0, r8, lsr #1
   1e76c:	0a02b405 	beq	cb788 <__ram_ret_data_start+0xc7ef8>
   1e770:	0000090e 	andeq	r0, r0, lr, lsl #18
   1e774:	0d0002ec 	sfmeq	f0, 4, [r0, #-944]	; 0xfffffc50
   1e778:	0005df04 	andeq	sp, r5, r4, lsl #30
   1e77c:	08010200 	stmdaeq	r1, {r9}
   1e780:	0000054d 	andeq	r0, r0, sp, asr #10
   1e784:	0005df16 	andeq	sp, r5, r6, lsl pc
   1e788:	67040d00 	strvs	r0, [r4, -r0, lsl #26]
   1e78c:	14000004 	strne	r0, [r0], #-4
   1e790:	00000081 	andeq	r0, r0, r1, lsl #1
   1e794:	0000060f 	andeq	r0, r0, pc, lsl #12
   1e798:	00048515 	andeq	r8, r4, r5, lsl r5
   1e79c:	00961500 	addseq	r1, r6, r0, lsl #10
   1e7a0:	0f150000 	svceq	0x00150000
   1e7a4:	15000006 	strne	r0, [r0, #-6]
   1e7a8:	00000081 	andeq	r0, r0, r1, lsl #1
   1e7ac:	e6040d00 	str	r0, [r4], -r0, lsl #26
   1e7b0:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
   1e7b4:	0005f104 	andeq	pc, r5, r4, lsl #2
   1e7b8:	00b11400 	adcseq	r1, r1, r0, lsl #8
   1e7bc:	06390000 	ldrteq	r0, [r9], -r0
   1e7c0:	85150000 	ldrhi	r0, [r5, #-0]
   1e7c4:	15000004 	strne	r0, [r0, #-4]
   1e7c8:	00000096 	muleq	r0, r6, r0
   1e7cc:	0000b115 	andeq	fp, r0, r5, lsl r1
   1e7d0:	00811500 	addeq	r1, r1, r0, lsl #10
   1e7d4:	0d000000 	stceq	0, cr0, [r0, #-0]
   1e7d8:	00061b04 	andeq	r1, r6, r4, lsl #22
   1e7dc:	00811400 	addeq	r1, r1, r0, lsl #8
   1e7e0:	06530000 	ldrbeq	r0, [r3], -r0
   1e7e4:	85150000 	ldrhi	r0, [r5, #-0]
   1e7e8:	15000004 	strne	r0, [r0, #-4]
   1e7ec:	00000096 	muleq	r0, r6, r0
   1e7f0:	3f040d00 	svccc	0x00040d00
   1e7f4:	09000006 	stmdbeq	r0, {r1, r2}
   1e7f8:	0000002c 	andeq	r0, r0, ip, lsr #32
   1e7fc:	00000669 	andeq	r0, r0, r9, ror #12
   1e800:	0000880a 	andeq	r8, r0, sl, lsl #16
   1e804:	09000200 	stmdbeq	r0, {r9}
   1e808:	0000002c 	andeq	r0, r0, ip, lsr #32
   1e80c:	00000679 	andeq	r0, r0, r9, ror r6
   1e810:	0000880a 	andeq	r8, r0, sl, lsl #16
   1e814:	06000000 	streq	r0, [r0], -r0
   1e818:	000010da 	ldrdeq	r1, [r0], -sl
   1e81c:	1a012405 	bne	67838 <__ram_ret_data_start+0x63fa8>
   1e820:	00000324 	andeq	r0, r0, r4, lsr #6
   1e824:	000bba1a 	andeq	fp, fp, sl, lsl sl
   1e828:	28050c00 	stmdacs	r5, {sl, fp}
   1e82c:	06bf0801 	ldrteq	r0, [pc], r1, lsl #16
   1e830:	52180000 	andspl	r0, r8, #0
   1e834:	05000006 	streq	r0, [r0, #-6]
   1e838:	bf11012a 	svclt	0x0011012a
   1e83c:	00000006 	andeq	r0, r0, r6
   1e840:	000b0618 	andeq	r0, fp, r8, lsl r6
   1e844:	012b0500 			; <UNDEFINED> instruction: 0x012b0500
   1e848:	00008107 	andeq	r8, r0, r7, lsl #2
   1e84c:	c2180400 	andsgt	r0, r8, #0, 8
   1e850:	05000008 	streq	r0, [r0, #-8]
   1e854:	c50b012c 	strgt	r0, [fp, #-300]	; 0xfffffed4
   1e858:	08000006 	stmdaeq	r0, {r1, r2}
   1e85c:	86040d00 	strhi	r0, [r4], -r0, lsl #26
   1e860:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
   1e864:	00067904 	andeq	r7, r6, r4, lsl #18
   1e868:	02cf1a00 	sbceq	r1, pc, #0, 20
   1e86c:	050e0000 	streq	r0, [lr, #-0]
   1e870:	04080144 	streq	r0, [r8], #-324	; 0xfffffebc
   1e874:	18000007 	stmdane	r0, {r0, r1, r2}
   1e878:	00000184 	andeq	r0, r0, r4, lsl #3
   1e87c:	12014505 	andne	r4, r1, #20971520	; 0x1400000
   1e880:	00000704 	andeq	r0, r0, r4, lsl #14
   1e884:	022d1800 	eoreq	r1, sp, #0, 16
   1e888:	46050000 	strmi	r0, [r5], -r0
   1e88c:	07041201 	streq	r1, [r4, -r1, lsl #4]
   1e890:	18060000 	stmdane	r6, {}	; <UNPREDICTABLE>
   1e894:	0000156c 	andeq	r1, r0, ip, ror #10
   1e898:	12014705 	andne	r4, r1, #1310720	; 0x140000
   1e89c:	00000046 	andeq	r0, r0, r6, asr #32
   1e8a0:	4609000c 	strmi	r0, [r9], -ip
   1e8a4:	14000000 	strne	r0, [r0], #-0
   1e8a8:	0a000007 	beq	1e8cc <__ram_ret_data_start+0x1b03c>
   1e8ac:	00000088 	andeq	r0, r0, r8, lsl #1
   1e8b0:	d01b0002 	andsle	r0, fp, r2
   1e8b4:	07028505 	streq	r8, [r2, -r5, lsl #10]
   1e8b8:	00000829 	andeq	r0, r0, r9, lsr #16
   1e8bc:	0004b618 	andeq	fp, r4, r8, lsl r6
   1e8c0:	02870500 	addeq	r0, r7, #0, 10
   1e8c4:	00008818 	andeq	r8, r0, r8, lsl r8
   1e8c8:	6c180000 	ldcvs	0, cr0, [r8], {-0}
   1e8cc:	05000010 	streq	r0, [r0, #-16]
   1e8d0:	d9120288 	ldmdble	r2, {r3, r7, r9}
   1e8d4:	04000005 	streq	r0, [r0], #-5
   1e8d8:	0000c918 	andeq	ip, r0, r8, lsl r9
   1e8dc:	02890500 	addeq	r0, r9, #0, 10
   1e8e0:	00082910 	andeq	r2, r8, r0, lsl r9
   1e8e4:	50180800 	andspl	r0, r8, r0, lsl #16
   1e8e8:	05000003 	streq	r0, [r0, #-3]
   1e8ec:	be17028a 	cdplt	2, 1, cr0, cr7, cr10, {4}
   1e8f0:	24000001 	strcs	r0, [r0], #-1
   1e8f4:	00012218 	andeq	r2, r1, r8, lsl r2
   1e8f8:	028b0500 	addeq	r0, fp, #0, 10
   1e8fc:	0000810f 	andeq	r8, r0, pc, lsl #2
   1e900:	4d184800 	ldcmi	8, cr4, [r8, #-0]
   1e904:	05000006 	streq	r0, [r0, #-6]
   1e908:	7a2c028c 	bvc	b1f340 <__ram_ret_data_start+0xb1bab0>
   1e90c:	50000000 	andpl	r0, r0, r0
   1e910:	00114318 	andseq	r4, r1, r8, lsl r3
   1e914:	028d0500 	addeq	r0, sp, #0, 10
   1e918:	0006cb1a 	andeq	ip, r6, sl, lsl fp
   1e91c:	11185800 	tstne	r8, r0, lsl #16
   1e920:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
   1e924:	1316028e 	tstne	r6, #-536870904	; 0xe0000008
   1e928:	68000001 	stmdavs	r0, {r0}
   1e92c:	000f2418 	andeq	r2, pc, r8, lsl r4	; <UNPREDICTABLE>
   1e930:	028f0500 	addeq	r0, pc, #0, 10
   1e934:	00011316 	andeq	r1, r1, r6, lsl r3
   1e938:	88187000 	ldmdahi	r8, {ip, sp, lr}
   1e93c:	0500000d 	streq	r0, [r0, #-13]
   1e940:	13160290 	tstne	r6, #144, 4
   1e944:	78000001 	stmdavc	r0, {r0}
   1e948:	00015e18 	andeq	r5, r1, r8, lsl lr
   1e94c:	02910500 	addseq	r0, r1, #0, 10
   1e950:	00083910 	andeq	r3, r8, r0, lsl r9
   1e954:	0a188000 	beq	63e95c <__ram_ret_data_start+0x63b0cc>
   1e958:	05000000 	streq	r0, [r0, #-0]
   1e95c:	49100292 	ldmdbmi	r0, {r1, r4, r7, r9}
   1e960:	88000008 	stmdahi	r0, {r3}
   1e964:	0001f818 	andeq	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   1e968:	02930500 	addseq	r0, r3, #0, 10
   1e96c:	0000810f 	andeq	r8, r0, pc, lsl #2
   1e970:	d718a000 	ldrle	sl, [r8, -r0]
   1e974:	05000002 	streq	r0, [r0, #-2]
   1e978:	13160294 	tstne	r6, #148, 4	; 0x40000009
   1e97c:	a4000001 	strge	r0, [r0], #-1
   1e980:	00108d18 	andseq	r8, r0, r8, lsl sp
   1e984:	02950500 	addseq	r0, r5, #0, 10
   1e988:	00011316 	andeq	r1, r1, r6, lsl r3
   1e98c:	d818ac00 	ldmdale	r8, {sl, fp, sp, pc}
   1e990:	05000005 	streq	r0, [r0, #-5]
   1e994:	13160296 	tstne	r6, #1610612745	; 0x60000009
   1e998:	b4000001 	strlt	r0, [r0], #-1
   1e99c:	000cf818 	andeq	pc, ip, r8, lsl r8	; <UNPREDICTABLE>
   1e9a0:	02970500 	addseq	r0, r7, #0, 10
   1e9a4:	00011316 	andeq	r1, r1, r6, lsl r3
   1e9a8:	3e18bc00 	cdpcc	12, 1, cr11, cr8, cr0, {0}
   1e9ac:	05000001 	streq	r0, [r0, #-1]
   1e9b0:	13160298 	tstne	r6, #152, 4	; 0x80000009
   1e9b4:	c4000001 	strgt	r0, [r0], #-1
   1e9b8:	000cb018 	andeq	fp, ip, r8, lsl r0
   1e9bc:	02990500 	addseq	r0, r9, #0, 10
   1e9c0:	00008108 	andeq	r8, r0, r8, lsl #2
   1e9c4:	0900cc00 	stmdbeq	r0, {sl, fp, lr, pc}
   1e9c8:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1e9cc:	00000839 	andeq	r0, r0, r9, lsr r8
   1e9d0:	0000880a 	andeq	r8, r0, sl, lsl #16
   1e9d4:	09001900 	stmdbeq	r0, {r8, fp, ip}
   1e9d8:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1e9dc:	00000849 	andeq	r0, r0, r9, asr #16
   1e9e0:	0000880a 	andeq	r8, r0, sl, lsl #16
   1e9e4:	09000700 	stmdbeq	r0, {r8, r9, sl}
   1e9e8:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1e9ec:	00000859 	andeq	r0, r0, r9, asr r8
   1e9f0:	0000880a 	andeq	r8, r0, sl, lsl #16
   1e9f4:	1b001700 	blne	245fc <__ram_ret_data_start+0x20d6c>
   1e9f8:	029e05f0 	addseq	r0, lr, #240, 10	; 0x3c000000
   1e9fc:	00088007 	andeq	r8, r8, r7
   1ea00:	14a21800 	strtne	r1, [r2], #2048	; 0x800
   1ea04:	a1050000 	mrsge	r0, (UNDEF: 5)
   1ea08:	08801b02 	stmeq	r0, {r1, r8, r9, fp, ip}
   1ea0c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   1ea10:	00000b49 	andeq	r0, r0, r9, asr #22
   1ea14:	1802a205 	stmdane	r2, {r0, r2, r9, sp, pc}
   1ea18:	00000890 	muleq	r0, r0, r8
   1ea1c:	1e090078 	mcrne	0, 0, r0, cr9, cr8, {3}
   1ea20:	90000003 	andls	r0, r0, r3
   1ea24:	0a000008 	beq	1ea4c <__ram_ret_data_start+0x1b1bc>
   1ea28:	00000088 	andeq	r0, r0, r8, lsl #1
   1ea2c:	8809001d 	stmdahi	r9, {r0, r2, r3, r4}
   1ea30:	a0000000 	andge	r0, r0, r0
   1ea34:	0a000008 	beq	1ea5c <__ram_ret_data_start+0x1b1cc>
   1ea38:	00000088 	andeq	r0, r0, r8, lsl #1
   1ea3c:	f01c001d 			; <UNDEFINED> instruction: 0xf01c001d
   1ea40:	03028305 	movweq	r8, #8965	; 0x2305
   1ea44:	000008c5 	andeq	r0, r0, r5, asr #17
   1ea48:	0005e91d 	andeq	lr, r5, sp, lsl r9
   1ea4c:	029a0500 	addseq	r0, sl, #0, 10
   1ea50:	0007140b 	andeq	r1, r7, fp, lsl #8
   1ea54:	01311d00 	teqeq	r1, r0, lsl #26
   1ea58:	a3050000 	movwge	r0, #20480	; 0x5000
   1ea5c:	08590b02 	ldmdaeq	r9, {r1, r8, r9, fp}^
   1ea60:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
   1ea64:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1ea68:	000008d5 	ldrdeq	r0, [r0], -r5
   1ea6c:	0000880a 	andeq	r8, r0, sl, lsl #16
   1ea70:	0e001800 	cdpeq	8, 0, cr1, cr0, cr0, {0}
   1ea74:	00000095 	muleq	r0, r5, r0
   1ea78:	08d5040d 	ldmeq	r5, {r0, r2, r3, sl}^
   1ea7c:	eb1e0000 	bl	79ea84 <__ram_ret_data_start+0x79b1f4>
   1ea80:	15000008 	strne	r0, [r0, #-8]
   1ea84:	00000485 	andeq	r0, r0, r5, lsl #9
   1ea88:	e0040d00 	and	r0, r4, r0, lsl #26
   1ea8c:	0d000008 	stceq	0, cr0, [r0, #-32]	; 0xffffffe0
   1ea90:	0001a804 	andeq	sl, r1, r4, lsl #16
   1ea94:	09021e00 	stmdbeq	r2, {r9, sl, fp, ip}
   1ea98:	81150000 	tsthi	r5, r0
   1ea9c:	00000000 	andeq	r0, r0, r0
   1eaa0:	0908040d 	stmdbeq	r8, {r0, r2, r3, sl}
   1eaa4:	040d0000 	streq	r0, [sp], #-0
   1eaa8:	000008f7 	strdeq	r0, [r0], -r7
   1eaac:	00067909 	andeq	r7, r6, r9, lsl #18
   1eab0:	00091e00 	andeq	r1, r9, r0, lsl #28
   1eab4:	00880a00 	addeq	r0, r8, r0, lsl #20
   1eab8:	00020000 	andeq	r0, r2, r0
   1eabc:	0005fc1f 	andeq	pc, r5, pc, lsl ip	; <UNPREDICTABLE>
   1eac0:	03330500 	teqeq	r3, #0, 10
   1eac4:	00048517 	andeq	r8, r4, r7, lsl r5
   1eac8:	05f51f00 	ldrbeq	r1, [r5, #3840]!	; 0xf00
   1eacc:	34050000 	strcc	r0, [r5], #-0
   1ead0:	048b1d03 	streq	r1, [fp], #3331	; 0xd03
   1ead4:	1d030000 	stcne	0, cr0, [r3, #-0]
   1ead8:	0700000e 	streq	r0, [r0, -lr]
   1eadc:	003a1424 	eorseq	r1, sl, r4, lsr #8
   1eae0:	35030000 	strcc	r0, [r3, #-0]
   1eae4:	07000016 	smladeq	r0, r6, r0, r0
   1eae8:	004d132c 	subeq	r1, sp, ip, lsr #6
   1eaec:	44200000 	strtmi	r0, [r0], #-0
   1eaf0:	03000009 	movweq	r0, #9
   1eaf4:	00000aab 	andeq	r0, r0, fp, lsr #21
   1eaf8:	60143007 	andsvs	r3, r4, r7
   1eafc:	20000000 	andcs	r0, r0, r0
   1eb00:	00000955 	andeq	r0, r0, r5, asr r9
   1eb04:	0c040402 	cfstrseq	mvf0, [r4], {2}
   1eb08:	02000003 	andeq	r0, r0, #3
   1eb0c:	0e5c0408 	cdpeq	4, 5, cr0, cr12, cr8, {0}
   1eb10:	07030000 	streq	r0, [r3, -r0]
   1eb14:	08000020 	stmdaeq	r0, {r5}
   1eb18:	02ef105f 	rsceq	r1, pc, #95	; 0x5f
   1eb1c:	13210000 			; <UNDEFINED> instruction: 0x13210000
   1eb20:	070000bc 			; <UNDEFINED> instruction: 0x070000bc
   1eb24:	00002c01 	andeq	r2, r0, r1, lsl #24
   1eb28:	0e6b0800 	cdpeq	8, 6, cr0, cr11, cr0, {0}
   1eb2c:	0000099f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
   1eb30:	00cac622 	sbceq	ip, sl, r2, lsr #12
   1eb34:	53220000 			; <UNDEFINED> instruction: 0x53220000
   1eb38:	010000ca 	smlabteq	r0, sl, r0, r0
   1eb3c:	c1f20300 	mvnsgt	r0, r0, lsl #6
   1eb40:	6f080000 	svcvs	0x00080000
   1eb44:	00098003 	andeq	r8, r9, r3
   1eb48:	a66c2100 	strbtge	r2, [ip], -r0, lsl #2
   1eb4c:	01070000 	mrseq	r0, (UNDEF: 7)
   1eb50:	0000002c 	andeq	r0, r0, ip, lsr #32
   1eb54:	ca0e7508 	bgt	3bbf7c <__ram_ret_data_start+0x3b86ec>
   1eb58:	22000009 	andcs	r0, r0, #9
   1eb5c:	00005cb7 			; <UNDEFINED> instruction: 0x00005cb7
   1eb60:	65532300 	ldrbvs	r2, [r3, #-768]	; 0xfffffd00
   1eb64:	00010074 	andeq	r0, r1, r4, ror r0
   1eb68:	00c8dd03 	sbceq	sp, r8, r3, lsl #26
   1eb6c:	15790800 	ldrbne	r0, [r9, #-2048]!	; 0xfffff800
   1eb70:	000009ab 	andeq	r0, r0, fp, lsr #19
   1eb74:	00506a21 	subseq	r6, r0, r1, lsr #20
   1eb78:	2c010700 	stccs	7, cr0, [r1], {-0}
   1eb7c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   1eb80:	0a300e7f 	beq	c22584 <__ram_ret_data_start+0xc1ecf4>
   1eb84:	4f230000 	svcmi	0x00230000
   1eb88:	2200006b 	andcs	r0, r0, #107	; 0x6b
   1eb8c:	0000a727 	andeq	sl, r0, r7, lsr #14
   1eb90:	ac302201 	lfmge	f2, 4, [r0], #-4
   1eb94:	22020000 	andcs	r0, r2, #0
   1eb98:	00003b89 	andeq	r3, r0, r9, lsl #23
   1eb9c:	365b2203 	ldrbcc	r2, [fp], -r3, lsl #4
   1eba0:	22040000 	andcs	r0, r4, #0
   1eba4:	00009d30 	andeq	r9, r0, r0, lsr sp
   1eba8:	7dfb2205 	lfmvc	f2, 2, [fp, #20]!
   1ebac:	22060000 	andcs	r0, r6, #0
   1ebb0:	0000656f 	andeq	r6, r0, pc, ror #10
   1ebb4:	a2a62207 	adcge	r2, r6, #1879048192	; 0x70000000
   1ebb8:	22080000 	andcs	r0, r8, #0
   1ebbc:	000083fb 	strdeq	r8, [r0], -fp
   1ebc0:	422b2209 	eormi	r2, fp, #-1879048192	; 0x90000000
   1ebc4:	220a0000 	andcs	r0, sl, #0
   1ebc8:	00009d35 	andeq	r9, r0, r5, lsr sp
   1ebcc:	c503000b 	strgt	r0, [r3, #-11]
   1ebd0:	08000023 	stmdaeq	r0, {r0, r1, r5}
   1ebd4:	09d6038d 	ldmibeq	r6, {r0, r2, r3, r7, r8, r9}^
   1ebd8:	c01f0000 	andsgt	r0, pc, r0
   1ebdc:	0900000b 	stmdbeq	r0, {r0, r1, r3}
   1ebe0:	50190804 	andspl	r0, r9, r4, lsl #16
   1ebe4:	1b000009 	blne	1ec10 <__ram_ret_data_start+0x1b380>
   1ebe8:	09840a04 	stmibeq	r4, {r2, r9, fp}
   1ebec:	000aba09 	andeq	fp, sl, r9, lsl #20
   1ebf0:	68002400 	stmdavs	r0, {sl, sp}
   1ebf4:	860a0000 	strhi	r0, [sl], -r0
   1ebf8:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1ebfc:	01040000 	mrseq	r0, (UNDEF: 4)
   1ec00:	3a24001f 	bcc	91ec84 <__ram_ret_data_start+0x91b3f4>
   1ec04:	0a000005 	beq	1ec20 <__ram_ret_data_start+0x1b390>
   1ec08:	550e0987 	strpl	r0, [lr, #-2439]	; 0xfffff679
   1ec0c:	04000009 	streq	r0, [r0], #-9
   1ec10:	24001c03 	strcs	r1, [r0], #-3075	; 0xfffff3fd
   1ec14:	00009a77 	andeq	r9, r0, r7, ror sl
   1ec18:	1309880a 	movwne	r8, #38922	; 0x980a
   1ec1c:	00000961 	andeq	r0, r0, r1, ror #18
   1ec20:	001a0204 	andseq	r0, sl, r4, lsl #4
   1ec24:	00057024 	andeq	r7, r5, r4, lsr #32
   1ec28:	09890a00 	stmibeq	r9, {r9, fp}
   1ec2c:	0009550e 	andeq	r5, r9, lr, lsl #10
   1ec30:	19010400 	stmdbne	r1, {sl}
   1ec34:	2a212400 	bcs	867c3c <__ram_ret_data_start+0x8643ac>
   1ec38:	8a0a0000 	bhi	29ec40 <__ram_ret_data_start+0x29b3b0>
   1ec3c:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1ec40:	01040000 	mrseq	r0, (UNDEF: 4)
   1ec44:	84240018 	strthi	r0, [r4], #-24	; 0xffffffe8
   1ec48:	0a000005 	beq	1ec64 <__ram_ret_data_start+0x1b3d4>
   1ec4c:	550e098b 	strpl	r0, [lr, #-2443]	; 0xfffff675
   1ec50:	04000009 	streq	r0, [r0], #-9
   1ec54:	00000018 	andeq	r0, r0, r8, lsl r0
   1ec58:	005b6706 	subseq	r6, fp, r6, lsl #14
   1ec5c:	098c0a00 	stmibeq	ip, {r9, fp}
   1ec60:	000a4903 	andeq	r4, sl, r3, lsl #18
   1ec64:	0a041b00 	beq	12586c <__ram_ret_data_start+0x121fdc>
   1ec68:	9e09098e 	vmlals.f16	s0, s19, s28	; <UNPREDICTABLE>
   1ec6c:	2400000b 	strcs	r0, [r0], #-11
   1ec70:	00005454 	andeq	r5, r0, r4, asr r4
   1ec74:	1309900a 	movwne	r9, #36874	; 0x900a
   1ec78:	00000961 	andeq	r0, r0, r1, ror #18
   1ec7c:	001f0104 	andseq	r0, pc, r4, lsl #2
   1ec80:	0065f524 	rsbeq	pc, r5, r4, lsr #10
   1ec84:	09910a00 	ldmibeq	r1, {r9, fp}
   1ec88:	00096113 	andeq	r6, r9, r3, lsl r1
   1ec8c:	1e010400 	cfcpysne	mvf0, mvf1
   1ec90:	47332400 	ldrmi	r2, [r3, -r0, lsl #8]!
   1ec94:	920a0000 	andls	r0, sl, #0
   1ec98:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1ec9c:	01040000 	mrseq	r0, (UNDEF: 4)
   1eca0:	8d24001d 	stchi	0, cr0, [r4, #-116]!	; 0xffffff8c
   1eca4:	0a00007e 	beq	1eea4 <__ram_ret_data_start+0x1b614>
   1eca8:	61130993 			; <UNDEFINED> instruction: 0x61130993
   1ecac:	04000009 	streq	r0, [r0], #-9
   1ecb0:	24001c01 	strcs	r1, [r0], #-3073	; 0xfffff3ff
   1ecb4:	00006449 	andeq	r6, r0, r9, asr #8
   1ecb8:	1309940a 	movwne	r9, #37898	; 0x940a
   1ecbc:	00000961 	andeq	r0, r0, r1, ror #18
   1ecc0:	001b0104 	andseq	r0, fp, r4, lsl #2
   1ecc4:	009c7324 	addseq	r7, ip, r4, lsr #6
   1ecc8:	09950a00 	ldmibeq	r5, {r9, fp}
   1eccc:	00096113 	andeq	r6, r9, r3, lsl r1
   1ecd0:	1a010400 	bne	5fcd8 <__ram_ret_data_start+0x5c448>
   1ecd4:	05702400 	ldrbeq	r2, [r0, #-1024]!	; 0xfffffc00
   1ecd8:	960a0000 	strls	r0, [sl], -r0
   1ecdc:	09550e09 	ldmdbeq	r5, {r0, r3, r9, sl, fp}^
   1ece0:	02040000 	andeq	r0, r4, #0
   1ece4:	d4240018 	strtle	r0, [r4], #-24	; 0xffffffe8
   1ece8:	0a00005a 	beq	1ee58 <__ram_ret_data_start+0x1b5c8>
   1ecec:	61130997 			; <UNDEFINED> instruction: 0x61130997
   1ecf0:	04000009 	streq	r0, [r0], #-9
   1ecf4:	24001701 	strcs	r1, [r0], #-1793	; 0xfffff8ff
   1ecf8:	00004fff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
   1ecfc:	1309980a 	movwne	r9, #38922	; 0x980a
   1ed00:	00000961 	andeq	r0, r0, r1, ror #18
   1ed04:	00160104 	andseq	r0, r6, r4, lsl #2
   1ed08:	00495724 	subeq	r5, r9, r4, lsr #14
   1ed0c:	09990a00 	ldmibeq	r9, {r9, fp}
   1ed10:	00096113 	andeq	r6, r9, r3, lsl r1
   1ed14:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
   1ed18:	65f62400 	ldrbvs	r2, [r6, #1024]!	; 0x400
   1ed1c:	9a0a0000 	bls	29ed24 <__ram_ret_data_start+0x29b494>
   1ed20:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1ed24:	01040000 	mrseq	r0, (UNDEF: 4)
   1ed28:	cd240014 	stcgt	0, cr0, [r4, #-80]!	; 0xffffffb0
   1ed2c:	0a00000f 	beq	1ed70 <__ram_ret_data_start+0x1b4e0>
   1ed30:	550e099b 	strpl	r0, [lr, #-2459]	; 0xfffff665
   1ed34:	04000009 	streq	r0, [r0], #-9
   1ed38:	00000014 	andeq	r0, r0, r4, lsl r0
   1ed3c:	00556406 	subseq	r6, r5, r6, lsl #8
   1ed40:	099c0a00 	ldmibeq	ip, {r9, fp}
   1ed44:	000ac703 	andeq	ip, sl, r3, lsl #14
   1ed48:	0a041b00 	beq	125950 <__ram_ret_data_start+0x1220c0>
   1ed4c:	8209099e 	andhi	r0, r9, #2588672	; 0x278000
   1ed50:	2400000c 	strcs	r0, [r0], #-12
   1ed54:	00006c66 	andeq	r6, r0, r6, ror #24
   1ed58:	1309a00a 	movwne	sl, #36874	; 0x900a
   1ed5c:	00000961 	andeq	r0, r0, r1, ror #18
   1ed60:	001f0104 	andseq	r0, pc, r4, lsl #2
   1ed64:	002b0024 	eoreq	r0, fp, r4, lsr #32
   1ed68:	09a10a00 	stmibeq	r1!, {r9, fp}
   1ed6c:	00096113 	andeq	r6, r9, r3, lsl r1
   1ed70:	1e010400 	cfcpysne	mvf0, mvf1
   1ed74:	955d2400 	ldrbls	r2, [sp, #-1024]	; 0xfffffc00
   1ed78:	a20a0000 	andge	r0, sl, #0
   1ed7c:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1ed80:	01040000 	mrseq	r0, (UNDEF: 4)
   1ed84:	d624001d 			; <UNDEFINED> instruction: 0xd624001d
   1ed88:	0a000026 	beq	1ee28 <__ram_ret_data_start+0x1b598>
   1ed8c:	611309a3 	tstvs	r3, r3, lsr #19
   1ed90:	04000009 	streq	r0, [r0], #-9
   1ed94:	24001c01 	strcs	r1, [r0], #-3073	; 0xfffff3ff
   1ed98:	00005176 	andeq	r5, r0, r6, ror r1
   1ed9c:	1309a40a 	movwne	sl, #37898	; 0x940a
   1eda0:	00000961 	andeq	r0, r0, r1, ror #18
   1eda4:	001b0104 	andseq	r0, fp, r4, lsl #2
   1eda8:	008b4424 	addeq	r4, fp, r4, lsr #8
   1edac:	09a50a00 	stmibeq	r5!, {r9, fp}
   1edb0:	00096113 	andeq	r6, r9, r3, lsl r1
   1edb4:	1a010400 	bne	5fdbc <__ram_ret_data_start+0x5c52c>
   1edb8:	05702400 	ldrbeq	r2, [r0, #-1024]!	; 0xfffffc00
   1edbc:	a60a0000 	strge	r0, [sl], -r0
   1edc0:	09550e09 	ldmdbeq	r5, {r0, r3, r9, sl, fp}^
   1edc4:	02040000 	andeq	r0, r4, #0
   1edc8:	15240018 	strne	r0, [r4, #-24]!	; 0xffffffe8
   1edcc:	0a000038 	beq	1eeb4 <__ram_ret_data_start+0x1b624>
   1edd0:	611309a7 	tstvs	r3, r7, lsr #19
   1edd4:	04000009 	streq	r0, [r0], #-9
   1edd8:	24001701 	strcs	r1, [r0], #-1793	; 0xfffff8ff
   1eddc:	00003402 	andeq	r3, r0, r2, lsl #8
   1ede0:	1309a80a 	movwne	sl, #38922	; 0x980a
   1ede4:	00000961 	andeq	r0, r0, r1, ror #18
   1ede8:	00160104 	andseq	r0, r6, r4, lsl #2
   1edec:	002e8724 	eoreq	r8, lr, r4, lsr #14
   1edf0:	09a90a00 	stmibeq	r9!, {r9, fp}
   1edf4:	00096113 	andeq	r6, r9, r3, lsl r1
   1edf8:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
   1edfc:	2b012400 	blcs	67e04 <__ram_ret_data_start+0x64574>
   1ee00:	aa0a0000 	bge	29ee08 <__ram_ret_data_start+0x29b578>
   1ee04:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1ee08:	01040000 	mrseq	r0, (UNDEF: 4)
   1ee0c:	cd240014 	stcgt	0, cr0, [r4, #-80]!	; 0xffffffb0
   1ee10:	0a00000f 	beq	1ee54 <__ram_ret_data_start+0x1b5c4>
   1ee14:	550e09ab 	strpl	r0, [lr, #-2475]	; 0xfffff655
   1ee18:	04000009 	streq	r0, [r0], #-9
   1ee1c:	00000014 	andeq	r0, r0, r4, lsl r0
   1ee20:	00922806 	addseq	r2, r2, r6, lsl #16
   1ee24:	09ac0a00 	stmibeq	ip!, {r9, fp}
   1ee28:	000bab03 	andeq	sl, fp, r3, lsl #22
   1ee2c:	0a041b00 	beq	125a34 <__ram_ret_data_start+0x1221a4>
   1ee30:	660909ae 	strvs	r0, [r9], -lr, lsr #19
   1ee34:	2400000d 	strcs	r0, [r0], #-13
   1ee38:	00009540 	andeq	r9, r0, r0, asr #10
   1ee3c:	1309b00a 	movwne	fp, #36874	; 0x900a
   1ee40:	00000961 	andeq	r0, r0, r1, ror #18
   1ee44:	001f0104 	andseq	r0, pc, r4, lsl #2
   1ee48:	009b0d24 	addseq	r0, fp, r4, lsr #26
   1ee4c:	09b10a00 	ldmibeq	r1!, {r9, fp}
   1ee50:	00096113 	andeq	r6, r9, r3, lsl r1
   1ee54:	1e010400 	cfcpysne	mvf0, mvf1
   1ee58:	87582400 	ldrbhi	r2, [r8, -r0, lsl #8]
   1ee5c:	b20a0000 	andlt	r0, sl, #0
   1ee60:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1ee64:	01040000 	mrseq	r0, (UNDEF: 4)
   1ee68:	6324001d 			; <UNDEFINED> instruction: 0x6324001d
   1ee6c:	0a000025 	beq	1ef08 <__ram_ret_data_start+0x1b678>
   1ee70:	611309b3 			; <UNDEFINED> instruction: 0x611309b3
   1ee74:	04000009 	streq	r0, [r0], #-9
   1ee78:	24001c01 	strcs	r1, [r0], #-3073	; 0xfffff3ff
   1ee7c:	0000a5f3 	strdeq	sl, [r0], -r3
   1ee80:	1309b40a 	movwne	fp, #37898	; 0x940a
   1ee84:	00000961 	andeq	r0, r0, r1, ror #18
   1ee88:	001b0104 	andseq	r0, fp, r4, lsl #2
   1ee8c:	00445f24 	subeq	r5, r4, r4, lsr #30
   1ee90:	09b50a00 	ldmibeq	r5!, {r9, fp}
   1ee94:	00096113 	andeq	r6, r9, r3, lsl r1
   1ee98:	1a010400 	bne	5fea0 <__ram_ret_data_start+0x5c610>
   1ee9c:	05702400 	ldrbeq	r2, [r0, #-1024]!	; 0xfffffc00
   1eea0:	b60a0000 	strlt	r0, [sl], -r0
   1eea4:	09550e09 	ldmdbeq	r5, {r0, r3, r9, sl, fp}^
   1eea8:	02040000 	andeq	r0, r4, #0
   1eeac:	08240018 	stmdaeq	r4!, {r3, r4}
   1eeb0:	0a00009c 	beq	1f128 <__ram_ret_data_start+0x1b898>
   1eeb4:	611309b7 			; <UNDEFINED> instruction: 0x611309b7
   1eeb8:	04000009 	streq	r0, [r0], #-9
   1eebc:	24001701 	strcs	r1, [r0], #-1793	; 0xfffff8ff
   1eec0:	00008f4c 	andeq	r8, r0, ip, asr #30
   1eec4:	1309b80a 	movwne	fp, #38922	; 0x980a
   1eec8:	00000961 	andeq	r0, r0, r1, ror #18
   1eecc:	00160104 	andseq	r0, r6, r4, lsl #2
   1eed0:	0088b324 	addeq	fp, r8, r4, lsr #6
   1eed4:	09b90a00 	ldmibeq	r9!, {r9, fp}
   1eed8:	00096113 	andeq	r6, r9, r3, lsl r1
   1eedc:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
   1eee0:	9b0e2400 	blls	3a7ee8 <__ram_ret_data_start+0x3a4658>
   1eee4:	ba0a0000 	blt	29eeec <__ram_ret_data_start+0x29b65c>
   1eee8:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1eeec:	01040000 	mrseq	r0, (UNDEF: 4)
   1eef0:	cd240014 	stcgt	0, cr0, [r4, #-80]!	; 0xffffffb0
   1eef4:	0a00000f 	beq	1ef38 <__ram_ret_data_start+0x1b6a8>
   1eef8:	550e09bb 	strpl	r0, [lr, #-2491]	; 0xfffff645
   1eefc:	04000009 	streq	r0, [r0], #-9
   1ef00:	00000014 	andeq	r0, r0, r4, lsl r0
   1ef04:	00237306 	eoreq	r7, r3, r6, lsl #6
   1ef08:	09bc0a00 	ldmibeq	ip!, {r9, fp}
   1ef0c:	000c8f03 	andeq	r8, ip, r3, lsl #30
   1ef10:	0a041b00 	beq	125b18 <__ram_ret_data_start+0x122288>
   1ef14:	e40909be 	str	r0, [r9], #-2494	; 0xfffff642
   1ef18:	2400000d 	strcs	r0, [r0], #-13
   1ef1c:	00009713 	andeq	r9, r0, r3, lsl r7
   1ef20:	1309c00a 	movwne	ip, #36874	; 0x900a
   1ef24:	00000961 	andeq	r0, r0, r1, ror #18
   1ef28:	001e0204 	andseq	r0, lr, r4, lsl #4
   1ef2c:	00062624 	andeq	r2, r6, r4, lsr #12
   1ef30:	09c10a00 	stmibeq	r1, {r9, fp}^
   1ef34:	0009550e 	andeq	r5, r9, lr, lsl #10
   1ef38:	1c020400 	cfstrsne	mvf0, [r2], {-0}
   1ef3c:	6d6f2400 	cfstrdvs	mvd2, [pc, #-0]	; 1ef44 <__ram_ret_data_start+0x1b6b4>
   1ef40:	c20a0000 	andgt	r0, sl, #0
   1ef44:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1ef48:	02040000 	andeq	r0, r4, #0
   1ef4c:	7024001a 	eorvc	r0, r4, sl, lsl r0
   1ef50:	0a000005 	beq	1ef6c <__ram_ret_data_start+0x1b6dc>
   1ef54:	550e09c3 	strpl	r0, [lr, #-2499]	; 0xfffff63d
   1ef58:	04000009 	streq	r0, [r0], #-9
   1ef5c:	24001901 	strcs	r1, [r0], #-2305	; 0xfffff6ff
   1ef60:	00004264 	andeq	r4, r0, r4, ror #4
   1ef64:	1309c40a 	movwne	ip, #37898	; 0x940a
   1ef68:	00000961 	andeq	r0, r0, r1, ror #18
   1ef6c:	00180104 	andseq	r0, r8, r4, lsl #2
   1ef70:	00058424 	andeq	r8, r5, r4, lsr #8
   1ef74:	09c50a00 	stmibeq	r5, {r9, fp}^
   1ef78:	0009550e 	andeq	r5, r9, lr, lsl #10
   1ef7c:	00180400 	andseq	r0, r8, r0, lsl #8
   1ef80:	05060000 	streq	r0, [r6, #-0]
   1ef84:	0a00004d 	beq	1f0c0 <__ram_ret_data_start+0x1b830>
   1ef88:	730309c6 	movwvc	r0, #14790	; 0x39c6
   1ef8c:	1b00000d 	blne	1efc8 <__ram_ret_data_start+0x1b738>
   1ef90:	09c80a04 	stmibeq	r8, {r2, r9, fp}^
   1ef94:	000ec809 	andeq	ip, lr, r9, lsl #16
   1ef98:	553c2400 	ldrpl	r2, [ip, #-1024]!	; 0xfffffc00
   1ef9c:	ca0a0000 	bgt	29efa4 <__ram_ret_data_start+0x29b714>
   1efa0:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1efa4:	10040000 	andne	r0, r4, r0
   1efa8:	3a240010 	bcc	91eff0 <__ram_ret_data_start+0x91b760>
   1efac:	0a000029 	beq	1f058 <__ram_ret_data_start+0x1b7c8>
   1efb0:	611309cb 	tstvs	r3, fp, asr #19
   1efb4:	04000009 	streq	r0, [r0], #-9
   1efb8:	24000f01 	strcs	r0, [r0], #-3841	; 0xfffff0ff
   1efbc:	00008408 	andeq	r8, r0, r8, lsl #8
   1efc0:	1309cc0a 	movwne	ip, #39946	; 0x9c0a
   1efc4:	00000961 	andeq	r0, r0, r1, ror #18
   1efc8:	000e0104 	andeq	r0, lr, r4, lsl #2
   1efcc:	009b6424 	addseq	r6, fp, r4, lsr #8
   1efd0:	09cd0a00 	stmibeq	sp, {r9, fp}^
   1efd4:	00096113 	andeq	r6, r9, r3, lsl r1
   1efd8:	0d010400 	cfstrseq	mvf0, [r1, #-0]
   1efdc:	8b9c2400 	blhi	fe727fe4 <__data_end_ram_ret__+0xde637fe4>
   1efe0:	ce0a0000 	cdpgt	0, 0, cr0, cr10, cr0, {0}
   1efe4:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1efe8:	01040000 	mrseq	r0, (UNDEF: 4)
   1efec:	f924000c 			; <UNDEFINED> instruction: 0xf924000c
   1eff0:	0a0000a3 	beq	1f284 <__ram_ret_data_start+0x1b9f4>
   1eff4:	611309cf 	tstvs	r3, pc, asr #19
   1eff8:	04000009 	streq	r0, [r0], #-9
   1effc:	24000b01 	strcs	r0, [r0], #-2817	; 0xfffff4ff
   1f000:	0000a29b 	muleq	r0, fp, r2
   1f004:	1309d00a 	movwne	sp, #36874	; 0x900a
   1f008:	00000961 	andeq	r0, r0, r1, ror #18
   1f00c:	000a0104 	andeq	r0, sl, r4, lsl #2
   1f010:	00417424 	subeq	r7, r1, r4, lsr #8
   1f014:	09d10a00 	ldmibeq	r1, {r9, fp}^
   1f018:	00096113 	andeq	r6, r9, r3, lsl r1
   1f01c:	09010400 	stmdbeq	r1, {sl}
   1f020:	503b2400 	eorspl	r2, fp, r0, lsl #8
   1f024:	d20a0000 	andle	r0, sl, #0
   1f028:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1f02c:	01040000 	mrseq	r0, (UNDEF: 4)
   1f030:	cf240008 	svcgt	0x00240008
   1f034:	0a000010 	beq	1f07c <__ram_ret_data_start+0x1b7ec>
   1f038:	550e09d3 	strpl	r0, [lr, #-2515]	; 0xfffff62d
   1f03c:	04000009 	streq	r0, [r0], #-9
   1f040:	24000701 	strcs	r0, [r0], #-1793	; 0xfffff8ff
   1f044:	000082ec 	andeq	r8, r0, ip, ror #5
   1f048:	1309d40a 	movwne	sp, #37898	; 0x940a
   1f04c:	00000961 	andeq	r0, r0, r1, ror #18
   1f050:	00060104 	andeq	r0, r6, r4, lsl #2
   1f054:	00005b24 	andeq	r5, r0, r4, lsr #22
   1f058:	09d50a00 	ldmibeq	r5, {r9, fp}^
   1f05c:	0009550e 	andeq	r5, r9, lr, lsl #10
   1f060:	00060400 	andeq	r0, r6, r0, lsl #8
   1f064:	c5060000 	strgt	r0, [r6, #-0]
   1f068:	0a00008d 	beq	1f2a4 <__ram_ret_data_start+0x1ba14>
   1f06c:	f10309d6 			; <UNDEFINED> instruction: 0xf10309d6
   1f070:	1b00000d 	blne	1f0ac <__ram_ret_data_start+0x1b81c>
   1f074:	09d80a04 	ldmibeq	r8, {r2, r9, fp}^
   1f078:	00100109 	andseq	r0, r0, r9, lsl #2
   1f07c:	ac832400 	cfstrsge	mvf2, [r3], {0}
   1f080:	da0a0000 	ble	29f088 <__ram_ret_data_start+0x29b7f8>
   1f084:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1f088:	01040000 	mrseq	r0, (UNDEF: 4)
   1f08c:	8924001f 	stmdbhi	r4!, {r0, r1, r2, r3, r4}
   1f090:	0a0000ac 	beq	1f348 <__ram_ret_data_start+0x1bab8>
   1f094:	611309db 			; <UNDEFINED> instruction: 0x611309db
   1f098:	04000009 	streq	r0, [r0], #-9
   1f09c:	24001e01 	strcs	r1, [r0], #-3585	; 0xfffff1ff
   1f0a0:	0000ac8f 	andeq	sl, r0, pc, lsl #25
   1f0a4:	1309dc0a 	movwne	sp, #39946	; 0x9c0a
   1f0a8:	00000961 	andeq	r0, r0, r1, ror #18
   1f0ac:	001d0104 	andseq	r0, sp, r4, lsl #2
   1f0b0:	00ac9524 	adceq	r9, ip, r4, lsr #10
   1f0b4:	09dd0a00 	ldmibeq	sp, {r9, fp}^
   1f0b8:	00096113 	andeq	r6, r9, r3, lsl r1
   1f0bc:	1c010400 	cfstrsne	mvf0, [r1], {-0}
   1f0c0:	ac9b2400 	cfldrsge	mvf2, [fp], {0}
   1f0c4:	de0a0000 	cdple	0, 0, cr0, cr10, cr0, {0}
   1f0c8:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1f0cc:	01040000 	mrseq	r0, (UNDEF: 4)
   1f0d0:	a124001b 			; <UNDEFINED> instruction: 0xa124001b
   1f0d4:	0a0000ac 	beq	1f38c <__ram_ret_data_start+0x1bafc>
   1f0d8:	611309df 			; <UNDEFINED> instruction: 0x611309df
   1f0dc:	04000009 	streq	r0, [r0], #-9
   1f0e0:	24001a01 	strcs	r1, [r0], #-2561	; 0xfffff5ff
   1f0e4:	0000aca7 	andeq	sl, r0, r7, lsr #25
   1f0e8:	1309e00a 	movwne	lr, #36874	; 0x900a
   1f0ec:	00000961 	andeq	r0, r0, r1, ror #18
   1f0f0:	00190104 	andseq	r0, r9, r4, lsl #2
   1f0f4:	00acad24 	adceq	sl, ip, r4, lsr #26
   1f0f8:	09e10a00 	stmibeq	r1!, {r9, fp}^
   1f0fc:	00096113 	andeq	r6, r9, r3, lsl r1
   1f100:	18010400 	stmdane	r1, {sl}
   1f104:	acb32400 	cfldrsge	mvf2, [r3]
   1f108:	e20a0000 	and	r0, sl, #0
   1f10c:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1f110:	01040000 	mrseq	r0, (UNDEF: 4)
   1f114:	b9240017 	stmdblt	r4!, {r0, r1, r2, r4}
   1f118:	0a0000ac 	beq	1f3d0 <__ram_ret_data_start+0x1bb40>
   1f11c:	611309e3 	tstvs	r3, r3, ror #19
   1f120:	04000009 	streq	r0, [r0], #-9
   1f124:	24001601 	strcs	r1, [r0], #-1537	; 0xfffff9ff
   1f128:	000060b1 	strheq	r6, [r0], -r1
   1f12c:	1309e40a 	movwne	lr, #37898	; 0x940a
   1f130:	00000961 	andeq	r0, r0, r1, ror #18
   1f134:	00150104 	andseq	r0, r5, r4, lsl #2
   1f138:	0060b824 	rsbeq	fp, r0, r4, lsr #16
   1f13c:	09e50a00 	stmibeq	r5!, {r9, fp}^
   1f140:	00096113 	andeq	r6, r9, r3, lsl r1
   1f144:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
   1f148:	60bf2400 	adcsvs	r2, pc, r0, lsl #8
   1f14c:	e60a0000 	str	r0, [sl], -r0
   1f150:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1f154:	01040000 	mrseq	r0, (UNDEF: 4)
   1f158:	c6240013 			; <UNDEFINED> instruction: 0xc6240013
   1f15c:	0a000060 	beq	1f2e4 <__ram_ret_data_start+0x1ba54>
   1f160:	611309e7 	tstvs	r3, r7, ror #19
   1f164:	04000009 	streq	r0, [r0], #-9
   1f168:	24001201 	strcs	r1, [r0], #-513	; 0xfffffdff
   1f16c:	000060cd 	andeq	r6, r0, sp, asr #1
   1f170:	1309e80a 	movwne	lr, #38922	; 0x980a
   1f174:	00000961 	andeq	r0, r0, r1, ror #18
   1f178:	00110104 	andseq	r0, r1, r4, lsl #2
   1f17c:	0060d424 	rsbeq	sp, r0, r4, lsr #8
   1f180:	09e90a00 	stmibeq	r9!, {r9, fp}^
   1f184:	00096113 	andeq	r6, r9, r3, lsl r1
   1f188:	10010400 	andne	r0, r1, r0, lsl #8
   1f18c:	0ff92400 	svceq	0x00f92400
   1f190:	ea0a0000 	b	29f198 <__ram_ret_data_start+0x29b908>
   1f194:	09550e09 	ldmdbeq	r5, {r0, r3, r9, sl, fp}^
   1f198:	10040000 	andne	r0, r4, r0
   1f19c:	06000000 	streq	r0, [r0], -r0
   1f1a0:	0000261d 	andeq	r2, r0, sp, lsl r6
   1f1a4:	0309eb0a 	movweq	lr, #39690	; 0x9b0a
   1f1a8:	00000ed5 	ldrdeq	r0, [r0], -r5
   1f1ac:	ed0a041b 	cfstrs	mvf0, [sl, #-108]	; 0xffffff94
   1f1b0:	113a0909 	teqne	sl, r9, lsl #18
   1f1b4:	b7240000 	strlt	r0, [r4, -r0]!
   1f1b8:	0a000093 	beq	1f40c <__ram_ret_data_start+0x1bb7c>
   1f1bc:	611309ef 	tstvs	r3, pc, ror #19
   1f1c0:	04000009 	streq	r0, [r0], #-9
   1f1c4:	24001f01 	strcs	r1, [r0], #-3841	; 0xfffff0ff
   1f1c8:	00003f78 	andeq	r3, r0, r8, ror pc
   1f1cc:	1309f00a 	movwne	pc, #36874	; 0x900a	; <UNPREDICTABLE>
   1f1d0:	00000961 	andeq	r0, r0, r1, ror #18
   1f1d4:	001e0104 	andseq	r0, lr, r4, lsl #2
   1f1d8:	003f7f24 	eorseq	r7, pc, r4, lsr #30
   1f1dc:	09f10a00 	ldmibeq	r1!, {r9, fp}^
   1f1e0:	00096113 	andeq	r6, r9, r3, lsl r1
   1f1e4:	1d010400 	cfstrsne	mvf0, [r1, #-0]
   1f1e8:	3f862400 	svccc	0x00862400
   1f1ec:	f20a0000 	vhadd.s8	d0, d10, d0
   1f1f0:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1f1f4:	01040000 	mrseq	r0, (UNDEF: 4)
   1f1f8:	8d24001c 	stchi	0, cr0, [r4, #-112]!	; 0xffffff90
   1f1fc:	0a00003f 	beq	1f300 <__ram_ret_data_start+0x1ba70>
   1f200:	611309f3 			; <UNDEFINED> instruction: 0x611309f3
   1f204:	04000009 	streq	r0, [r0], #-9
   1f208:	24001b01 	strcs	r1, [r0], #-2817	; 0xfffff4ff
   1f20c:	00003f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
   1f210:	1309f40a 	movwne	pc, #37898	; 0x940a	; <UNPREDICTABLE>
   1f214:	00000961 	andeq	r0, r0, r1, ror #18
   1f218:	001a0104 	andseq	r0, sl, r4, lsl #2
   1f21c:	003f9b24 	eorseq	r9, pc, r4, lsr #22
   1f220:	09f50a00 	ldmibeq	r5!, {r9, fp}^
   1f224:	00096113 	andeq	r6, r9, r3, lsl r1
   1f228:	19010400 	stmdbne	r1, {sl}
   1f22c:	3fa22400 	svccc	0x00a22400
   1f230:	f60a0000 			; <UNDEFINED> instruction: 0xf60a0000
   1f234:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1f238:	01040000 	mrseq	r0, (UNDEF: 4)
   1f23c:	a9240018 	stmdbge	r4!, {r3, r4}
   1f240:	0a00003f 	beq	1f344 <__ram_ret_data_start+0x1bab4>
   1f244:	611309f7 			; <UNDEFINED> instruction: 0x611309f7
   1f248:	04000009 	streq	r0, [r0], #-9
   1f24c:	24001701 	strcs	r1, [r0], #-1793	; 0xfffff8ff
   1f250:	00003fb0 			; <UNDEFINED> instruction: 0x00003fb0
   1f254:	1309f80a 	movwne	pc, #38922	; 0x980a	; <UNPREDICTABLE>
   1f258:	00000961 	andeq	r0, r0, r1, ror #18
   1f25c:	00160104 	andseq	r0, r6, r4, lsl #2
   1f260:	00a30024 	adceq	r0, r3, r4, lsr #32
   1f264:	09f90a00 	ldmibeq	r9!, {r9, fp}^
   1f268:	00096113 	andeq	r6, r9, r3, lsl r1
   1f26c:	15010400 	strne	r0, [r1, #-1024]	; 0xfffffc00
   1f270:	a3082400 	movwge	r2, #33792	; 0x8400
   1f274:	fa0a0000 	blx	29f27c <__ram_ret_data_start+0x29b9ec>
   1f278:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1f27c:	01040000 	mrseq	r0, (UNDEF: 4)
   1f280:	10240014 	eorne	r0, r4, r4, lsl r0
   1f284:	0a0000a3 	beq	1f518 <__ram_ret_data_start+0x1bc88>
   1f288:	611309fb 			; <UNDEFINED> instruction: 0x611309fb
   1f28c:	04000009 	streq	r0, [r0], #-9
   1f290:	24001301 	strcs	r1, [r0], #-769	; 0xfffffcff
   1f294:	0000a318 	andeq	sl, r0, r8, lsl r3
   1f298:	1309fc0a 	movwne	pc, #39946	; 0x9c0a	; <UNPREDICTABLE>
   1f29c:	00000961 	andeq	r0, r0, r1, ror #18
   1f2a0:	00120104 	andseq	r0, r2, r4, lsl #2
   1f2a4:	00a32024 	adceq	r2, r3, r4, lsr #32
   1f2a8:	09fd0a00 	ldmibeq	sp!, {r9, fp}^
   1f2ac:	00096113 	andeq	r6, r9, r3, lsl r1
   1f2b0:	11010400 	tstne	r1, r0, lsl #8
   1f2b4:	a1122400 	tstge	r2, r0, lsl #8
   1f2b8:	fe0a0000 	cdp2	0, 0, cr0, cr10, cr0, {0}
   1f2bc:	09611309 	stmdbeq	r1!, {r0, r3, r8, r9, ip}^
   1f2c0:	01040000 	mrseq	r0, (UNDEF: 4)
   1f2c4:	f9240010 			; <UNDEFINED> instruction: 0xf9240010
   1f2c8:	0a00000f 	beq	1f30c <__ram_ret_data_start+0x1ba7c>
   1f2cc:	550e09ff 	strpl	r0, [lr, #-2559]	; 0xfffff601
   1f2d0:	04000009 	streq	r0, [r0], #-9
   1f2d4:	00000010 	andeq	r0, r0, r0, lsl r0
   1f2d8:	002cf806 	eoreq	pc, ip, r6, lsl #16
   1f2dc:	0a000a00 	beq	21ae4 <__ram_ret_data_start+0x1e254>
   1f2e0:	00100e03 	andseq	r0, r0, r3, lsl #28
   1f2e4:	0a041b00 	beq	125eec <__ram_ret_data_start+0x12265c>
   1f2e8:	74090a02 	strvc	r0, [r9], #-2562	; 0xfffff5fe
   1f2ec:	24000011 	strcs	r0, [r0], #-17	; 0xffffffef
   1f2f0:	0000521d 	andeq	r5, r0, sp, lsl r2
   1f2f4:	130a040a 	movwne	r0, #41994	; 0xa40a
   1f2f8:	00000961 	andeq	r0, r0, r1, ror #18
   1f2fc:	00170904 	andseq	r0, r7, r4, lsl #18
   1f300:	00058e24 	andeq	r8, r5, r4, lsr #28
   1f304:	0a050a00 	beq	161b0c <__ram_ret_data_start+0x15e27c>
   1f308:	0009550e 	andeq	r5, r9, lr, lsl #10
   1f30c:	00170400 	andseq	r0, r7, r0, lsl #8
   1f310:	05060000 	streq	r0, [r6, #-0]
   1f314:	0a000021 	beq	1f3a0 <__ram_ret_data_start+0x1bb10>
   1f318:	47030a06 	strmi	r0, [r3, -r6, lsl #20]
   1f31c:	1b000011 	blne	1f368 <__ram_ret_data_start+0x1bad8>
   1f320:	0a080a04 	beq	221b38 <__ram_ret_data_start+0x21e2a8>
   1f324:	0013ac09 	andseq	sl, r3, r9, lsl #24
   1f328:	9c022400 	cfstrsls	mvf2, [r2], {-0}
   1f32c:	0a0a0000 	beq	29f334 <__ram_ret_data_start+0x29baa4>
   1f330:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f334:	01040000 	mrseq	r0, (UNDEF: 4)
   1f338:	3824001f 	stmdacc	r4!, {r0, r1, r2, r3, r4}
   1f33c:	0a000078 	beq	1f524 <__ram_ret_data_start+0x1bc94>
   1f340:	61130a0b 	tstvs	r3, fp, lsl #20
   1f344:	04000009 	streq	r0, [r0], #-9
   1f348:	24001e01 	strcs	r1, [r0], #-3585	; 0xfffff1ff
   1f34c:	00009c0f 	andeq	r9, r0, pc, lsl #24
   1f350:	130a0c0a 	movwne	r0, #44042	; 0xac0a
   1f354:	00000961 	andeq	r0, r0, r1, ror #18
   1f358:	001d0104 	andseq	r0, sp, r4, lsl #2
   1f35c:	009c1524 	addseq	r1, ip, r4, lsr #10
   1f360:	0a0d0a00 	beq	361b68 <__ram_ret_data_start+0x35e2d8>
   1f364:	00096113 	andeq	r6, r9, r3, lsl r1
   1f368:	1c010400 	cfstrsne	mvf0, [r1], {-0}
   1f36c:	9c1b2400 	cfldrsls	mvf2, [fp], {-0}
   1f370:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
   1f374:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f378:	01040000 	mrseq	r0, (UNDEF: 4)
   1f37c:	2124001b 			; <UNDEFINED> instruction: 0x2124001b
   1f380:	0a00009c 	beq	1f5f8 <__ram_ret_data_start+0x1bd68>
   1f384:	61130a0f 	tstvs	r3, pc, lsl #20
   1f388:	04000009 	streq	r0, [r0], #-9
   1f38c:	24001a01 	strcs	r1, [r0], #-2561	; 0xfffff5ff
   1f390:	00009c27 	andeq	r9, r0, r7, lsr #24
   1f394:	130a100a 	movwne	r1, #40970	; 0xa00a
   1f398:	00000961 	andeq	r0, r0, r1, ror #18
   1f39c:	00190104 	andseq	r0, r9, r4, lsl #2
   1f3a0:	009c2d24 	addseq	r2, ip, r4, lsr #26
   1f3a4:	0a110a00 	beq	461bac <__ram_ret_data_start+0x45e31c>
   1f3a8:	00096113 	andeq	r6, r9, r3, lsl r1
   1f3ac:	18010400 	stmdane	r1, {sl}
   1f3b0:	9c332400 	cfldrsls	mvf2, [r3], #-0
   1f3b4:	120a0000 	andne	r0, sl, #0
   1f3b8:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f3bc:	01040000 	mrseq	r0, (UNDEF: 4)
   1f3c0:	39240017 	stmdbcc	r4!, {r0, r1, r2, r4}
   1f3c4:	0a00009c 	beq	1f63c <__ram_ret_data_start+0x1bdac>
   1f3c8:	61130a13 	tstvs	r3, r3, lsl sl
   1f3cc:	04000009 	streq	r0, [r0], #-9
   1f3d0:	24001601 	strcs	r1, [r0], #-1537	; 0xfffff9ff
   1f3d4:	00002ee9 	andeq	r2, r0, r9, ror #29
   1f3d8:	130a140a 	movwne	r1, #41994	; 0xa40a
   1f3dc:	00000961 	andeq	r0, r0, r1, ror #18
   1f3e0:	00150104 	andseq	r0, r5, r4, lsl #2
   1f3e4:	002ef024 	eoreq	pc, lr, r4, lsr #32
   1f3e8:	0a150a00 	beq	561bf0 <__ram_ret_data_start+0x55e360>
   1f3ec:	00096113 	andeq	r6, r9, r3, lsl r1
   1f3f0:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
   1f3f4:	2ef72400 	cdpcs	4, 15, cr2, cr7, cr0, {0}
   1f3f8:	160a0000 	strne	r0, [sl], -r0
   1f3fc:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f400:	01040000 	mrseq	r0, (UNDEF: 4)
   1f404:	fe240013 	mcr2	0, 1, r0, cr4, cr3, {0}
   1f408:	0a00002e 	beq	1f4c8 <__ram_ret_data_start+0x1bc38>
   1f40c:	61130a17 	tstvs	r3, r7, lsl sl
   1f410:	04000009 	streq	r0, [r0], #-9
   1f414:	24001201 	strcs	r1, [r0], #-513	; 0xfffffdff
   1f418:	00002f05 	andeq	r2, r0, r5, lsl #30
   1f41c:	130a180a 	movwne	r1, #43018	; 0xa80a
   1f420:	00000961 	andeq	r0, r0, r1, ror #18
   1f424:	00110104 	andseq	r0, r1, r4, lsl #2
   1f428:	002f0c24 	eoreq	r0, pc, r4, lsr #24
   1f42c:	0a190a00 	beq	661c34 <__ram_ret_data_start+0x65e3a4>
   1f430:	00096113 	andeq	r6, r9, r3, lsl r1
   1f434:	10010400 	andne	r0, r1, r0, lsl #8
   1f438:	2f132400 	svccs	0x00132400
   1f43c:	1a0a0000 	bne	29f444 <__ram_ret_data_start+0x29bbb4>
   1f440:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f444:	01040000 	mrseq	r0, (UNDEF: 4)
   1f448:	1a24000f 	bne	91f48c <__ram_ret_data_start+0x91bbfc>
   1f44c:	0a00002f 	beq	1f510 <__ram_ret_data_start+0x1bc80>
   1f450:	61130a1b 	tstvs	r3, fp, lsl sl
   1f454:	04000009 	streq	r0, [r0], #-9
   1f458:	24000e01 	strcs	r0, [r0], #-3585	; 0xfffff1ff
   1f45c:	00002a98 	muleq	r0, r8, sl
   1f460:	130a1c0a 	movwne	r1, #44042	; 0xac0a
   1f464:	00000961 	andeq	r0, r0, r1, ror #18
   1f468:	000d0104 	andeq	r0, sp, r4, lsl #2
   1f46c:	002a9f24 	eoreq	r9, sl, r4, lsr #30
   1f470:	0a1d0a00 	beq	761c78 <__ram_ret_data_start+0x75e3e8>
   1f474:	00096113 	andeq	r6, r9, r3, lsl r1
   1f478:	0c010400 	cfstrseq	mvf0, [r1], {-0}
   1f47c:	2f7e2400 	svccs	0x007e2400
   1f480:	1e0a0000 	cdpne	0, 0, cr0, cr10, cr0, {0}
   1f484:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f488:	01040000 	mrseq	r0, (UNDEF: 4)
   1f48c:	8524000b 	strhi	r0, [r4, #-11]!
   1f490:	0a00002f 	beq	1f554 <__ram_ret_data_start+0x1bcc4>
   1f494:	61130a1f 	tstvs	r3, pc, lsl sl
   1f498:	04000009 	streq	r0, [r0], #-9
   1f49c:	24000a01 	strcs	r0, [r0], #-2561	; 0xfffff5ff
   1f4a0:	00002f8c 	andeq	r2, r0, ip, lsl #31
   1f4a4:	130a200a 	movwne	r2, #40970	; 0xa00a
   1f4a8:	00000961 	andeq	r0, r0, r1, ror #18
   1f4ac:	00090104 	andeq	r0, r9, r4, lsl #2
   1f4b0:	002f9324 	eoreq	r9, pc, r4, lsr #6
   1f4b4:	0a210a00 	beq	861cbc <__ram_ret_data_start+0x85e42c>
   1f4b8:	00096113 	andeq	r6, r9, r3, lsl r1
   1f4bc:	08010400 	stmdaeq	r1, {sl}
   1f4c0:	2b182400 	blcs	6284c8 <__ram_ret_data_start+0x624c38>
   1f4c4:	220a0000 	andcs	r0, sl, #0
   1f4c8:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f4cc:	01040000 	mrseq	r0, (UNDEF: 4)
   1f4d0:	a8240007 	stmdage	r4!, {r0, r1, r2}
   1f4d4:	0a00002f 	beq	1f598 <__ram_ret_data_start+0x1bd08>
   1f4d8:	61130a23 	tstvs	r3, r3, lsr #20
   1f4dc:	04000009 	streq	r0, [r0], #-9
   1f4e0:	24000601 	strcs	r0, [r0], #-1537	; 0xfffff9ff
   1f4e4:	00002faf 	andeq	r2, r0, pc, lsr #31
   1f4e8:	130a240a 	movwne	r2, #41994	; 0xa40a
   1f4ec:	00000961 	andeq	r0, r0, r1, ror #18
   1f4f0:	00050104 	andeq	r0, r5, r4, lsl #2
   1f4f4:	002fb624 	eoreq	fp, pc, r4, lsr #12
   1f4f8:	0a250a00 	beq	961d00 <__ram_ret_data_start+0x95e470>
   1f4fc:	00096113 	andeq	r6, r9, r3, lsl r1
   1f500:	04010400 	streq	r0, [r1], #-1024	; 0xfffffc00
   1f504:	2b292400 	blcs	a6850c <__ram_ret_data_start+0xa64c7c>
   1f508:	260a0000 	strcs	r0, [sl], -r0
   1f50c:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f510:	01040000 	mrseq	r0, (UNDEF: 4)
   1f514:	bd240003 	stclt	0, cr0, [r4, #-12]!
   1f518:	0a00002f 	beq	1f5dc <__ram_ret_data_start+0x1bd4c>
   1f51c:	61130a27 	tstvs	r3, r7, lsr #20
   1f520:	04000009 	streq	r0, [r0], #-9
   1f524:	24000201 	strcs	r0, [r0], #-513	; 0xfffffdff
   1f528:	000028cc 	andeq	r2, r0, ip, asr #17
   1f52c:	130a280a 	movwne	r2, #43018	; 0xa80a
   1f530:	00000961 	andeq	r0, r0, r1, ror #18
   1f534:	00010104 	andeq	r0, r1, r4, lsl #2
   1f538:	00303724 	eorseq	r3, r0, r4, lsr #14
   1f53c:	0a290a00 	beq	a61d44 <__ram_ret_data_start+0xa5e4b4>
   1f540:	00096113 	andeq	r6, r9, r3, lsl r1
   1f544:	00010400 	andeq	r0, r1, r0, lsl #8
   1f548:	ce060000 	cdpgt	0, 0, cr0, cr6, cr0, {0}
   1f54c:	0a000056 	beq	1f6ac <__ram_ret_data_start+0x1be1c>
   1f550:	81030a2a 	tsthi	r3, sl, lsr #20
   1f554:	1b000011 	blne	1f5a0 <__ram_ret_data_start+0x1bd10>
   1f558:	0a2c0a04 	beq	b21d70 <__ram_ret_data_start+0xb1e4e0>
   1f55c:	0015e409 	andseq	lr, r5, r9, lsl #8
   1f560:	a4d22400 	ldrbge	r2, [r2], #1024	; 0x400
   1f564:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
   1f568:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f56c:	01040000 	mrseq	r0, (UNDEF: 4)
   1f570:	d824001f 	stmdale	r4!, {r0, r1, r2, r3, r4}
   1f574:	0a0000a4 	beq	1f80c <__ram_ret_data_start+0x1bf7c>
   1f578:	61130a2f 	tstvs	r3, pc, lsr #20
   1f57c:	04000009 	streq	r0, [r0], #-9
   1f580:	24001e01 	strcs	r1, [r0], #-3585	; 0xfffff1ff
   1f584:	0000a4de 	ldrdeq	sl, [r0], -lr
   1f588:	130a300a 	movwne	r3, #40970	; 0xa00a
   1f58c:	00000961 	andeq	r0, r0, r1, ror #18
   1f590:	001d0104 	andseq	r0, sp, r4, lsl #2
   1f594:	00a4e424 	adceq	lr, r4, r4, lsr #8
   1f598:	0a310a00 	beq	c61da0 <__ram_ret_data_start+0xc5e510>
   1f59c:	00096113 	andeq	r6, r9, r3, lsl r1
   1f5a0:	1c010400 	cfstrsne	mvf0, [r1], {-0}
   1f5a4:	a4ea2400 	strbtge	r2, [sl], #1024	; 0x400
   1f5a8:	320a0000 	andcc	r0, sl, #0
   1f5ac:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f5b0:	01040000 	mrseq	r0, (UNDEF: 4)
   1f5b4:	f024001b 			; <UNDEFINED> instruction: 0xf024001b
   1f5b8:	0a0000a4 	beq	1f850 <__ram_ret_data_start+0x1bfc0>
   1f5bc:	61130a33 	tstvs	r3, r3, lsr sl
   1f5c0:	04000009 	streq	r0, [r0], #-9
   1f5c4:	24001a01 	strcs	r1, [r0], #-2561	; 0xfffff5ff
   1f5c8:	0000a4f6 	strdeq	sl, [r0], -r6
   1f5cc:	130a340a 	movwne	r3, #41994	; 0xa40a
   1f5d0:	00000961 	andeq	r0, r0, r1, ror #18
   1f5d4:	00190104 	andseq	r0, r9, r4, lsl #2
   1f5d8:	00a4fc24 	adceq	pc, r4, r4, lsr #24
   1f5dc:	0a350a00 	beq	d61de4 <__ram_ret_data_start+0xd5e554>
   1f5e0:	00096113 	andeq	r6, r9, r3, lsl r1
   1f5e4:	18010400 	stmdane	r1, {sl}
   1f5e8:	a5022400 	strge	r2, [r2, #-1024]	; 0xfffffc00
   1f5ec:	360a0000 	strcc	r0, [sl], -r0
   1f5f0:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f5f4:	01040000 	mrseq	r0, (UNDEF: 4)
   1f5f8:	08240017 	stmdaeq	r4!, {r0, r1, r2, r4}
   1f5fc:	0a0000a5 	beq	1f898 <__ram_ret_data_start+0x1c008>
   1f600:	61130a37 	tstvs	r3, r7, lsr sl
   1f604:	04000009 	streq	r0, [r0], #-9
   1f608:	24001601 	strcs	r1, [r0], #-1537	; 0xfffff9ff
   1f60c:	000086c1 	andeq	r8, r0, r1, asr #13
   1f610:	130a380a 	movwne	r3, #43018	; 0xa80a
   1f614:	00000961 	andeq	r0, r0, r1, ror #18
   1f618:	00150104 	andseq	r0, r5, r4, lsl #2
   1f61c:	0086c824 	addeq	ip, r6, r4, lsr #16
   1f620:	0a390a00 	beq	e61e28 <__ram_ret_data_start+0xe5e598>
   1f624:	00096113 	andeq	r6, r9, r3, lsl r1
   1f628:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
   1f62c:	86cf2400 	strbhi	r2, [pc], r0, lsl #8
   1f630:	3a0a0000 	bcc	29f638 <__ram_ret_data_start+0x29bda8>
   1f634:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f638:	01040000 	mrseq	r0, (UNDEF: 4)
   1f63c:	d6240013 			; <UNDEFINED> instruction: 0xd6240013
   1f640:	0a000086 	beq	1f860 <__ram_ret_data_start+0x1bfd0>
   1f644:	61130a3b 	tstvs	r3, fp, lsr sl
   1f648:	04000009 	streq	r0, [r0], #-9
   1f64c:	24001201 	strcs	r1, [r0], #-513	; 0xfffffdff
   1f650:	000086dd 	ldrdeq	r8, [r0], -sp
   1f654:	130a3c0a 	movwne	r3, #44042	; 0xac0a
   1f658:	00000961 	andeq	r0, r0, r1, ror #18
   1f65c:	00110104 	andseq	r0, r1, r4, lsl #2
   1f660:	0086e424 	addeq	lr, r6, r4, lsr #8
   1f664:	0a3d0a00 	beq	f61e6c <__ram_ret_data_start+0xf5e5dc>
   1f668:	00096113 	andeq	r6, r9, r3, lsl r1
   1f66c:	10010400 	andne	r0, r1, r0, lsl #8
   1f670:	86eb2400 	strbthi	r2, [fp], r0, lsl #8
   1f674:	3e0a0000 	cdpcc	0, 0, cr0, cr10, cr0, {0}
   1f678:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f67c:	01040000 	mrseq	r0, (UNDEF: 4)
   1f680:	f224000f 	vhadd.s32	d0, d4, d15
   1f684:	0a000086 	beq	1f8a4 <__ram_ret_data_start+0x1c014>
   1f688:	61130a3f 	tstvs	r3, pc, lsr sl
   1f68c:	04000009 	streq	r0, [r0], #-9
   1f690:	24000e01 	strcs	r0, [r0], #-3585	; 0xfffff1ff
   1f694:	000086f9 	strdeq	r8, [r0], -r9
   1f698:	130a400a 	movwne	r4, #40970	; 0xa00a
   1f69c:	00000961 	andeq	r0, r0, r1, ror #18
   1f6a0:	000d0104 	andeq	r0, sp, r4, lsl #2
   1f6a4:	00870024 	addeq	r0, r7, r4, lsr #32
   1f6a8:	0a410a00 	beq	1061eb0 <__ram_ret_data_start+0x105e620>
   1f6ac:	00096113 	andeq	r6, r9, r3, lsl r1
   1f6b0:	0c010400 	cfstrseq	mvf0, [r1], {-0}
   1f6b4:	877d2400 	ldrbhi	r2, [sp, -r0, lsl #8]!
   1f6b8:	420a0000 	andmi	r0, sl, #0
   1f6bc:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f6c0:	01040000 	mrseq	r0, (UNDEF: 4)
   1f6c4:	8424000b 	strthi	r0, [r4], #-11
   1f6c8:	0a000087 	beq	1f8ec <__ram_ret_data_start+0x1c05c>
   1f6cc:	61130a43 	tstvs	r3, r3, asr #20
   1f6d0:	04000009 	streq	r0, [r0], #-9
   1f6d4:	24000a01 	strcs	r0, [r0], #-2561	; 0xfffff5ff
   1f6d8:	0000878b 	andeq	r8, r0, fp, lsl #15
   1f6dc:	130a440a 	movwne	r4, #41994	; 0xa40a
   1f6e0:	00000961 	andeq	r0, r0, r1, ror #18
   1f6e4:	00090104 	andeq	r0, r9, r4, lsl #2
   1f6e8:	00879224 	addeq	r9, r7, r4, lsr #4
   1f6ec:	0a450a00 	beq	1161ef4 <__ram_ret_data_start+0x115e664>
   1f6f0:	00096113 	andeq	r6, r9, r3, lsl r1
   1f6f4:	08010400 	stmdaeq	r1, {sl}
   1f6f8:	87992400 	ldrhi	r2, [r9, r0, lsl #8]
   1f6fc:	460a0000 	strmi	r0, [sl], -r0
   1f700:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f704:	01040000 	mrseq	r0, (UNDEF: 4)
   1f708:	a0240007 	eorge	r0, r4, r7
   1f70c:	0a000087 	beq	1f930 <__ram_ret_data_start+0x1c0a0>
   1f710:	61130a47 	tstvs	r3, r7, asr #20
   1f714:	04000009 	streq	r0, [r0], #-9
   1f718:	24000601 	strcs	r0, [r0], #-1537	; 0xfffff9ff
   1f71c:	00008419 	andeq	r8, r0, r9, lsl r4
   1f720:	130a480a 	movwne	r4, #43018	; 0xa80a
   1f724:	00000961 	andeq	r0, r0, r1, ror #18
   1f728:	00050104 	andeq	r0, r5, r4, lsl #2
   1f72c:	0087b624 	addeq	fp, r7, r4, lsr #12
   1f730:	0a490a00 	beq	1261f38 <__ram_ret_data_start+0x125e6a8>
   1f734:	00096113 	andeq	r6, r9, r3, lsl r1
   1f738:	04010400 	streq	r0, [r1], #-1024	; 0xfffffc00
   1f73c:	87bd2400 	ldrhi	r2, [sp, r0, lsl #8]!
   1f740:	4a0a0000 	bmi	29f748 <__ram_ret_data_start+0x29beb8>
   1f744:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f748:	01040000 	mrseq	r0, (UNDEF: 4)
   1f74c:	c4240003 	strtgt	r0, [r4], #-3
   1f750:	0a000087 	beq	1f974 <__ram_ret_data_start+0x1c0e4>
   1f754:	61130a4b 	tstvs	r3, fp, asr #20
   1f758:	04000009 	streq	r0, [r0], #-9
   1f75c:	24000201 	strcs	r0, [r0], #-513	; 0xfffffdff
   1f760:	00008825 	andeq	r8, r0, r5, lsr #16
   1f764:	130a4c0a 	movwne	r4, #44042	; 0xac0a
   1f768:	00000961 	andeq	r0, r0, r1, ror #18
   1f76c:	00010104 	andeq	r0, r1, r4, lsl #2
   1f770:	00882c24 	addeq	r2, r8, r4, lsr #24
   1f774:	0a4d0a00 	beq	1361f7c <__ram_ret_data_start+0x135e6ec>
   1f778:	00096113 	andeq	r6, r9, r3, lsl r1
   1f77c:	00010400 	andeq	r0, r1, r0, lsl #8
   1f780:	b2060000 	andlt	r0, r6, #0
   1f784:	0a000041 	beq	1f890 <__ram_ret_data_start+0x1c000>
   1f788:	b9030a4e 	stmdblt	r3, {r1, r2, r3, r6, r9, fp}
   1f78c:	1b000013 	blne	1f7e0 <__ram_ret_data_start+0x1bf50>
   1f790:	0a500a04 	beq	1421fa8 <__ram_ret_data_start+0x141e718>
   1f794:	00181c09 	andseq	r1, r8, r9, lsl #24
   1f798:	5a202400 	bpl	8287a0 <__ram_ret_data_start+0x824f10>
   1f79c:	520a0000 	andpl	r0, sl, #0
   1f7a0:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f7a4:	01040000 	mrseq	r0, (UNDEF: 4)
   1f7a8:	2624001f 			; <UNDEFINED> instruction: 0x2624001f
   1f7ac:	0a00005a 	beq	1f91c <__ram_ret_data_start+0x1c08c>
   1f7b0:	61130a53 	tstvs	r3, r3, asr sl
   1f7b4:	04000009 	streq	r0, [r0], #-9
   1f7b8:	24001e01 	strcs	r1, [r0], #-3585	; 0xfffff1ff
   1f7bc:	00005a2c 	andeq	r5, r0, ip, lsr #20
   1f7c0:	130a540a 	movwne	r5, #41994	; 0xa40a
   1f7c4:	00000961 	andeq	r0, r0, r1, ror #18
   1f7c8:	001d0104 	andseq	r0, sp, r4, lsl #2
   1f7cc:	005a3224 	subseq	r3, sl, r4, lsr #4
   1f7d0:	0a550a00 	beq	1561fd8 <__ram_ret_data_start+0x155e748>
   1f7d4:	00096113 	andeq	r6, r9, r3, lsl r1
   1f7d8:	1c010400 	cfstrsne	mvf0, [r1], {-0}
   1f7dc:	5a382400 	bpl	e287e4 <__ram_ret_data_start+0xe24f54>
   1f7e0:	560a0000 	strpl	r0, [sl], -r0
   1f7e4:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f7e8:	01040000 	mrseq	r0, (UNDEF: 4)
   1f7ec:	3e24001b 	mcrcc	0, 1, r0, cr4, cr11, {0}
   1f7f0:	0a00005a 	beq	1f960 <__ram_ret_data_start+0x1c0d0>
   1f7f4:	61130a57 	tstvs	r3, r7, asr sl
   1f7f8:	04000009 	streq	r0, [r0], #-9
   1f7fc:	24001a01 	strcs	r1, [r0], #-2561	; 0xfffff5ff
   1f800:	00005a44 	andeq	r5, r0, r4, asr #20
   1f804:	130a580a 	movwne	r5, #43018	; 0xa80a
   1f808:	00000961 	andeq	r0, r0, r1, ror #18
   1f80c:	00190104 	andseq	r0, r9, r4, lsl #2
   1f810:	005a4a24 	subseq	r4, sl, r4, lsr #20
   1f814:	0a590a00 	beq	166201c <__ram_ret_data_start+0x165e78c>
   1f818:	00096113 	andeq	r6, r9, r3, lsl r1
   1f81c:	18010400 	stmdane	r1, {sl}
   1f820:	5a502400 	bpl	1428828 <__ram_ret_data_start+0x1424f98>
   1f824:	5a0a0000 	bpl	29f82c <__ram_ret_data_start+0x29bf9c>
   1f828:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f82c:	01040000 	mrseq	r0, (UNDEF: 4)
   1f830:	56240017 			; <UNDEFINED> instruction: 0x56240017
   1f834:	0a00005a 	beq	1f9a4 <__ram_ret_data_start+0x1c114>
   1f838:	61130a5b 	tstvs	r3, fp, asr sl
   1f83c:	04000009 	streq	r0, [r0], #-9
   1f840:	24001601 	strcs	r1, [r0], #-1537	; 0xfffff9ff
   1f844:	0000a783 	andeq	sl, r0, r3, lsl #15
   1f848:	130a5c0a 	movwne	r5, #44042	; 0xac0a
   1f84c:	00000961 	andeq	r0, r0, r1, ror #18
   1f850:	00150104 	andseq	r0, r5, r4, lsl #2
   1f854:	00a78a24 	adceq	r8, r7, r4, lsr #20
   1f858:	0a5d0a00 	beq	1762060 <__ram_ret_data_start+0x175e7d0>
   1f85c:	00096113 	andeq	r6, r9, r3, lsl r1
   1f860:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
   1f864:	a7912400 	ldrge	r2, [r1, r0, lsl #8]
   1f868:	5e0a0000 	cdppl	0, 0, cr0, cr10, cr0, {0}
   1f86c:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f870:	01040000 	mrseq	r0, (UNDEF: 4)
   1f874:	98240013 	stmdals	r4!, {r0, r1, r4}
   1f878:	0a0000a7 	beq	1fb1c <__ram_ret_data_start+0x1c28c>
   1f87c:	61130a5f 	tstvs	r3, pc, asr sl
   1f880:	04000009 	streq	r0, [r0], #-9
   1f884:	24001201 	strcs	r1, [r0], #-513	; 0xfffffdff
   1f888:	0000a79f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
   1f88c:	130a600a 	movwne	r6, #40970	; 0xa00a
   1f890:	00000961 	andeq	r0, r0, r1, ror #18
   1f894:	00110104 	andseq	r0, r1, r4, lsl #2
   1f898:	00a7a624 	adceq	sl, r7, r4, lsr #12
   1f89c:	0a610a00 	beq	18620a4 <__ram_ret_data_start+0x185e814>
   1f8a0:	00096113 	andeq	r6, r9, r3, lsl r1
   1f8a4:	10010400 	andne	r0, r1, r0, lsl #8
   1f8a8:	a7ad2400 	strge	r2, [sp, r0, lsl #8]!
   1f8ac:	620a0000 	andvs	r0, sl, #0
   1f8b0:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f8b4:	01040000 	mrseq	r0, (UNDEF: 4)
   1f8b8:	7924000f 	stmdbvc	r4!, {r0, r1, r2, r3}
   1f8bc:	0a000030 	beq	1f984 <__ram_ret_data_start+0x1c0f4>
   1f8c0:	61130a63 	tstvs	r3, r3, ror #20
   1f8c4:	04000009 	streq	r0, [r0], #-9
   1f8c8:	24000e01 	strcs	r0, [r0], #-3585	; 0xfffff1ff
   1f8cc:	0000a7c2 	andeq	sl, r0, r2, asr #15
   1f8d0:	130a640a 	movwne	r6, #41994	; 0xa40a
   1f8d4:	00000961 	andeq	r0, r0, r1, ror #18
   1f8d8:	000d0104 	andeq	r0, sp, r4, lsl #2
   1f8dc:	00a7c924 	adceq	ip, r7, r4, lsr #18
   1f8e0:	0a650a00 	beq	19620e8 <__ram_ret_data_start+0x195e858>
   1f8e4:	00096113 	andeq	r6, r9, r3, lsl r1
   1f8e8:	0c010400 	cfstrseq	mvf0, [r1], {-0}
   1f8ec:	a8302400 	ldmdage	r0!, {sl, sp}
   1f8f0:	660a0000 	strvs	r0, [sl], -r0
   1f8f4:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f8f8:	01040000 	mrseq	r0, (UNDEF: 4)
   1f8fc:	3724000b 	strcc	r0, [r4, -fp]!
   1f900:	0a0000a8 	beq	1fba8 <__ram_ret_data_start+0x1c318>
   1f904:	61130a67 	tstvs	r3, r7, ror #20
   1f908:	04000009 	streq	r0, [r0], #-9
   1f90c:	24000a01 	strcs	r0, [r0], #-2561	; 0xfffff5ff
   1f910:	0000a83e 	andeq	sl, r0, lr, lsr r8
   1f914:	130a680a 	movwne	r6, #43018	; 0xa80a
   1f918:	00000961 	andeq	r0, r0, r1, ror #18
   1f91c:	00090104 	andeq	r0, r9, r4, lsl #2
   1f920:	00a84524 	adceq	r4, r8, r4, lsr #10
   1f924:	0a690a00 	beq	1a6212c <__ram_ret_data_start+0x1a5e89c>
   1f928:	00096113 	andeq	r6, r9, r3, lsl r1
   1f92c:	08010400 	stmdaeq	r1, {sl}
   1f930:	a84c2400 	stmdage	ip, {sl, sp}^
   1f934:	6a0a0000 	bvs	29f93c <__ram_ret_data_start+0x29c0ac>
   1f938:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f93c:	01040000 	mrseq	r0, (UNDEF: 4)
   1f940:	53240007 			; <UNDEFINED> instruction: 0x53240007
   1f944:	0a0000a8 	beq	1fbec <__ram_ret_data_start+0x1c35c>
   1f948:	61130a6b 	tstvs	r3, fp, ror #20
   1f94c:	04000009 	streq	r0, [r0], #-9
   1f950:	24000601 	strcs	r0, [r0], #-1537	; 0xfffff9ff
   1f954:	0000319d 	muleq	r0, sp, r1
   1f958:	130a6c0a 	movwne	r6, #44042	; 0xac0a
   1f95c:	00000961 	andeq	r0, r0, r1, ror #18
   1f960:	00050104 	andeq	r0, r5, r4, lsl #2
   1f964:	00a85a24 	adceq	r5, r8, r4, lsr #20
   1f968:	0a6d0a00 	beq	1b62170 <__ram_ret_data_start+0x1b5e8e0>
   1f96c:	00096113 	andeq	r6, r9, r3, lsl r1
   1f970:	04010400 	streq	r0, [r1], #-1024	; 0xfffffc00
   1f974:	a8612400 	stmdage	r1!, {sl, sp}^
   1f978:	6e0a0000 	cdpvs	0, 0, cr0, cr10, cr0, {0}
   1f97c:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f980:	01040000 	mrseq	r0, (UNDEF: 4)
   1f984:	68240003 	stmdavs	r4!, {r0, r1}
   1f988:	0a0000a8 	beq	1fc30 <__ram_ret_data_start+0x1c3a0>
   1f98c:	61130a6f 	tstvs	r3, pc, ror #20
   1f990:	04000009 	streq	r0, [r0], #-9
   1f994:	24000201 	strcs	r0, [r0], #-513	; 0xfffffdff
   1f998:	00003375 	andeq	r3, r0, r5, ror r3
   1f99c:	130a700a 	movwne	r7, #40970	; 0xa00a
   1f9a0:	00000961 	andeq	r0, r0, r1, ror #18
   1f9a4:	00010104 	andeq	r0, r1, r4, lsl #2
   1f9a8:	00a8bc24 	adceq	fp, r8, r4, lsr #24
   1f9ac:	0a710a00 	beq	1c621b4 <__ram_ret_data_start+0x1c5e924>
   1f9b0:	00096113 	andeq	r6, r9, r3, lsl r1
   1f9b4:	00010400 	andeq	r0, r1, r0, lsl #8
   1f9b8:	60060000 	andvs	r0, r6, r0
   1f9bc:	0a00001b 	beq	1fa30 <__ram_ret_data_start+0x1c1a0>
   1f9c0:	f1030a72 			; <UNDEFINED> instruction: 0xf1030a72
   1f9c4:	1b000015 	blne	1fa20 <__ram_ret_data_start+0x1c190>
   1f9c8:	0a740a04 	beq	1d221e0 <__ram_ret_data_start+0x1d1e950>
   1f9cc:	001a5409 	andseq	r5, sl, r9, lsl #8
   1f9d0:	52aa2400 	adcpl	r2, sl, #0, 8
   1f9d4:	760a0000 	strvc	r0, [sl], -r0
   1f9d8:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1f9dc:	01040000 	mrseq	r0, (UNDEF: 4)
   1f9e0:	af24001f 	svcge	0x0024001f
   1f9e4:	0a000052 	beq	1fb34 <__ram_ret_data_start+0x1c2a4>
   1f9e8:	61130a77 	tstvs	r3, r7, ror sl
   1f9ec:	04000009 	streq	r0, [r0], #-9
   1f9f0:	24001e01 	strcs	r1, [r0], #-3585	; 0xfffff1ff
   1f9f4:	000052b4 			; <UNDEFINED> instruction: 0x000052b4
   1f9f8:	130a780a 	movwne	r7, #43018	; 0xa80a
   1f9fc:	00000961 	andeq	r0, r0, r1, ror #18
   1fa00:	001d0104 	andseq	r0, sp, r4, lsl #2
   1fa04:	0052b924 	subseq	fp, r2, r4, lsr #18
   1fa08:	0a790a00 	beq	1e62210 <__ram_ret_data_start+0x1e5e980>
   1fa0c:	00096113 	andeq	r6, r9, r3, lsl r1
   1fa10:	1c010400 	cfstrsne	mvf0, [r1], {-0}
   1fa14:	52be2400 	adcspl	r2, lr, #0, 8
   1fa18:	7a0a0000 	bvc	29fa20 <__ram_ret_data_start+0x29c190>
   1fa1c:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1fa20:	01040000 	mrseq	r0, (UNDEF: 4)
   1fa24:	c324001b 			; <UNDEFINED> instruction: 0xc324001b
   1fa28:	0a000052 	beq	1fb78 <__ram_ret_data_start+0x1c2e8>
   1fa2c:	61130a7b 	tstvs	r3, fp, ror sl
   1fa30:	04000009 	streq	r0, [r0], #-9
   1fa34:	24001a01 	strcs	r1, [r0], #-2561	; 0xfffff5ff
   1fa38:	000052c8 	andeq	r5, r0, r8, asr #5
   1fa3c:	130a7c0a 	movwne	r7, #44042	; 0xac0a
   1fa40:	00000961 	andeq	r0, r0, r1, ror #18
   1fa44:	00190104 	andseq	r0, r9, r4, lsl #2
   1fa48:	0052cd24 	subseq	ip, r2, r4, lsr #26
   1fa4c:	0a7d0a00 	beq	1f62254 <__ram_ret_data_start+0x1f5e9c4>
   1fa50:	00096113 	andeq	r6, r9, r3, lsl r1
   1fa54:	18010400 	stmdane	r1, {sl}
   1fa58:	52d22400 	sbcspl	r2, r2, #0, 8
   1fa5c:	7e0a0000 	cdpvc	0, 0, cr0, cr10, cr0, {0}
   1fa60:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1fa64:	01040000 	mrseq	r0, (UNDEF: 4)
   1fa68:	d7240017 			; <UNDEFINED> instruction: 0xd7240017
   1fa6c:	0a000052 	beq	1fbbc <__ram_ret_data_start+0x1c32c>
   1fa70:	61130a7f 	tstvs	r3, pc, ror sl
   1fa74:	04000009 	streq	r0, [r0], #-9
   1fa78:	24001601 	strcs	r1, [r0], #-1537	; 0xfffff9ff
   1fa7c:	00004569 	andeq	r4, r0, r9, ror #10
   1fa80:	130a800a 	movwne	r8, #40970	; 0xa00a
   1fa84:	00000961 	andeq	r0, r0, r1, ror #18
   1fa88:	00150104 	andseq	r0, r5, r4, lsl #2
   1fa8c:	00456f24 	subeq	r6, r5, r4, lsr #30
   1fa90:	0a810a00 	beq	fe062298 <__data_end_ram_ret__+0xddf72298>
   1fa94:	00096113 	andeq	r6, r9, r3, lsl r1
   1fa98:	14010400 	strne	r0, [r1], #-1024	; 0xfffffc00
   1fa9c:	45752400 	ldrbmi	r2, [r5, #-1024]!	; 0xfffffc00
   1faa0:	820a0000 	andhi	r0, sl, #0
   1faa4:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1faa8:	01040000 	mrseq	r0, (UNDEF: 4)
   1faac:	7b240013 	blvc	91fb00 <__ram_ret_data_start+0x91c270>
   1fab0:	0a000045 	beq	1fbcc <__ram_ret_data_start+0x1c33c>
   1fab4:	61130a83 	tstvs	r3, r3, lsl #21
   1fab8:	04000009 	streq	r0, [r0], #-9
   1fabc:	24001201 	strcs	r1, [r0], #-513	; 0xfffffdff
   1fac0:	00004581 	andeq	r4, r0, r1, lsl #11
   1fac4:	130a840a 	movwne	r8, #41994	; 0xa40a
   1fac8:	00000961 	andeq	r0, r0, r1, ror #18
   1facc:	00110104 	andseq	r0, r1, r4, lsl #2
   1fad0:	00458724 	subeq	r8, r5, r4, lsr #14
   1fad4:	0a850a00 	beq	fe1622dc <__data_end_ram_ret__+0xde0722dc>
   1fad8:	00096113 	andeq	r6, r9, r3, lsl r1
   1fadc:	10010400 	andne	r0, r1, r0, lsl #8
   1fae0:	458d2400 	strmi	r2, [sp, #1024]	; 0x400
   1fae4:	860a0000 	strhi	r0, [sl], -r0
   1fae8:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1faec:	01040000 	mrseq	r0, (UNDEF: 4)
   1faf0:	9324000f 			; <UNDEFINED> instruction: 0x9324000f
   1faf4:	0a000045 	beq	1fc10 <__ram_ret_data_start+0x1c380>
   1faf8:	61130a87 	tstvs	r3, r7, lsl #21
   1fafc:	04000009 	streq	r0, [r0], #-9
   1fb00:	24000e01 	strcs	r0, [r0], #-3585	; 0xfffff1ff
   1fb04:	00004599 	muleq	r0, r9, r5
   1fb08:	130a880a 	movwne	r8, #43018	; 0xa80a
   1fb0c:	00000961 	andeq	r0, r0, r1, ror #18
   1fb10:	000d0104 	andeq	r0, sp, r4, lsl #2
   1fb14:	00459f24 	subeq	r9, r5, r4, lsr #30
   1fb18:	0a890a00 	beq	fe262320 <__data_end_ram_ret__+0xde172320>
   1fb1c:	00096113 	andeq	r6, r9, r3, lsl r1
   1fb20:	0c010400 	cfstrseq	mvf0, [r1], {-0}
   1fb24:	45ae2400 	strmi	r2, [lr, #1024]!	; 0x400
   1fb28:	8a0a0000 	bhi	29fb30 <__ram_ret_data_start+0x29c2a0>
   1fb2c:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1fb30:	01040000 	mrseq	r0, (UNDEF: 4)
   1fb34:	b424000b 	strtlt	r0, [r4], #-11
   1fb38:	0a000045 	beq	1fc54 <__ram_ret_data_start+0x1c3c4>
   1fb3c:	61130a8b 	tstvs	r3, fp, lsl #21
   1fb40:	04000009 	streq	r0, [r0], #-9
   1fb44:	24000a01 	strcs	r0, [r0], #-2561	; 0xfffff5ff
   1fb48:	000045ba 			; <UNDEFINED> instruction: 0x000045ba
   1fb4c:	130a8c0a 	movwne	r8, #44042	; 0xac0a
   1fb50:	00000961 	andeq	r0, r0, r1, ror #18
   1fb54:	00090104 	andeq	r0, r9, r4, lsl #2
   1fb58:	0045c024 	subeq	ip, r5, r4, lsr #32
   1fb5c:	0a8d0a00 	beq	fe362364 <__data_end_ram_ret__+0xde272364>
   1fb60:	00096113 	andeq	r6, r9, r3, lsl r1
   1fb64:	08010400 	stmdaeq	r1, {sl}
   1fb68:	45c62400 	strbmi	r2, [r6, #1024]	; 0x400
   1fb6c:	8e0a0000 	cdphi	0, 0, cr0, cr10, cr0, {0}
   1fb70:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1fb74:	01040000 	mrseq	r0, (UNDEF: 4)
   1fb78:	cc240007 	stcgt	0, cr0, [r4], #-28	; 0xffffffe4
   1fb7c:	0a000045 	beq	1fc98 <__ram_ret_data_start+0x1c408>
   1fb80:	61130a8f 	tstvs	r3, pc, lsl #21
   1fb84:	04000009 	streq	r0, [r0], #-9
   1fb88:	24000601 	strcs	r0, [r0], #-1537	; 0xfffff9ff
   1fb8c:	000045d2 	ldrdeq	r4, [r0], -r2
   1fb90:	130a900a 	movwne	r9, #40970	; 0xa00a
   1fb94:	00000961 	andeq	r0, r0, r1, ror #18
   1fb98:	00050104 	andeq	r0, r5, r4, lsl #2
   1fb9c:	0045d824 	subeq	sp, r5, r4, lsr #16
   1fba0:	0a910a00 	beq	fe4623a8 <__data_end_ram_ret__+0xde3723a8>
   1fba4:	00096113 	andeq	r6, r9, r3, lsl r1
   1fba8:	04010400 	streq	r0, [r1], #-1024	; 0xfffffc00
   1fbac:	45de2400 	ldrbmi	r2, [lr, #1024]	; 0x400
   1fbb0:	920a0000 	andls	r0, sl, #0
   1fbb4:	0961130a 	stmdbeq	r1!, {r1, r3, r8, r9, ip}^
   1fbb8:	01040000 	mrseq	r0, (UNDEF: 4)
   1fbbc:	e4240003 	strt	r0, [r4], #-3
   1fbc0:	0a000045 	beq	1fcdc <__ram_ret_data_start+0x1c44c>
   1fbc4:	61130a93 			; <UNDEFINED> instruction: 0x61130a93
   1fbc8:	04000009 	streq	r0, [r0], #-9
   1fbcc:	24000201 	strcs	r0, [r0], #-513	; 0xfffffdff
   1fbd0:	0000465c 	andeq	r4, r0, ip, asr r6
   1fbd4:	130a940a 	movwne	r9, #41994	; 0xa40a
   1fbd8:	00000961 	andeq	r0, r0, r1, ror #18
   1fbdc:	00010104 	andeq	r0, r1, r4, lsl #2
   1fbe0:	00466224 	subeq	r6, r6, r4, lsr #4
   1fbe4:	0a950a00 	beq	fe5623ec <__data_end_ram_ret__+0xde4723ec>
   1fbe8:	00096113 	andeq	r6, r9, r3, lsl r1
   1fbec:	00010400 	andeq	r0, r1, r0, lsl #8
   1fbf0:	b3060000 	movwlt	r0, #24576	; 0x6000
   1fbf4:	0a0000aa 	beq	1fea4 <__ram_ret_data_start+0x1c614>
   1fbf8:	29030a96 	stmdbcs	r3, {r1, r2, r4, r7, r9, fp}
   1fbfc:	1c000018 	stcne	0, cr0, [r0], {24}
   1fc00:	1dc20a04 	vstrne	s1, [r2, #16]
   1fc04:	001a8605 	andseq	r8, sl, r5, lsl #12
   1fc08:	6aa91d00 	bvs	fea67010 <__data_end_ram_ret__+0xde977010>
   1fc0c:	c40a0000 	strgt	r0, [sl], #-0
   1fc10:	0961171d 	stmdbeq	r1!, {r0, r2, r3, r4, r8, r9, sl, ip}^
   1fc14:	631d0000 	tstvs	sp, #0
   1fc18:	0a000079 	beq	1fe04 <__ram_ret_data_start+0x1c574>
   1fc1c:	ba201dc5 	blt	827338 <__ram_ret_data_start+0x823aa8>
   1fc20:	0000000a 	andeq	r0, r0, sl
   1fc24:	c70a041c 	smladgt	sl, ip, r4, r0
   1fc28:	1aab051d 	bne	feae10a4 <__data_end_ram_ret__+0xde9f10a4>
   1fc2c:	541d0000 	ldrpl	r0, [sp], #-0
   1fc30:	0a000054 	beq	1fd88 <__ram_ret_data_start+0x1c4f8>
   1fc34:	61171dc9 	tstvs	r7, r9, asr #27
   1fc38:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1fc3c:	00007c3c 	andeq	r7, r0, ip, lsr ip
   1fc40:	211dca0a 	tstcs	sp, sl, lsl #20
   1fc44:	00000b9e 	muleq	r0, lr, fp
   1fc48:	0a041c00 	beq	126c50 <__ram_ret_data_start+0x1233c0>
   1fc4c:	d0051dcc 	andle	r1, r5, ip, asr #27
   1fc50:	1d00001a 	stcne	0, cr0, [r0, #-104]	; 0xffffff98
   1fc54:	00006c66 	andeq	r6, r0, r6, ror #24
   1fc58:	171dce0a 	ldrne	ip, [sp, -sl, lsl #28]
   1fc5c:	00000961 	andeq	r0, r0, r1, ror #18
   1fc60:	0085b91d 	addeq	fp, r5, sp, lsl r9
   1fc64:	1dcf0a00 	vstrne	s1, [pc]	; 1fc6c <__ram_ret_data_start+0x1c3dc>
   1fc68:	000c8220 	andeq	r8, ip, r0, lsr #4
   1fc6c:	041c0000 	ldreq	r0, [ip], #-0
   1fc70:	051dd10a 	ldreq	sp, [sp, #-266]	; 0xfffffef6
   1fc74:	00001af5 	strdeq	r1, [r0], -r5
   1fc78:	0095401d 	addseq	r4, r5, sp, lsl r0
   1fc7c:	1dd30a00 	vldrne	s1, [r3]
   1fc80:	00096117 	andeq	r6, r9, r7, lsl r1
   1fc84:	5dfc1d00 	ldclpl	13, cr1, [ip]
   1fc88:	d40a0000 	strle	r0, [sl], #-0
   1fc8c:	0d66211d 	stfeqe	f2, [r6, #-116]!	; 0xffffff8c
   1fc90:	1c000000 	stcne	0, cr0, [r0], {-0}
   1fc94:	1dd60a04 	vldrne	s1, [r6, #16]
   1fc98:	001b1a05 	andseq	r1, fp, r5, lsl #20
   1fc9c:	84451d00 	strbhi	r1, [r5], #-3328	; 0xfffff300
   1fca0:	d80a0000 	stmdale	sl, {}	; <UNPREDICTABLE>
   1fca4:	0961171d 	stmdbeq	r1!, {r0, r2, r3, r4, r8, r9, sl, ip}^
   1fca8:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
   1fcac:	0a00004e 	beq	1fdec <__ram_ret_data_start+0x1c55c>
   1fcb0:	e4211dd9 	strt	r1, [r1], #-3545	; 0xfffff227
   1fcb4:	0000000d 	andeq	r0, r0, sp
   1fcb8:	db0a041c 	blle	2a0d30 <__ram_ret_data_start+0x29d4a0>
   1fcbc:	1b3f051d 	blne	fe1138 <__ram_ret_data_start+0xfdd8a8>
   1fcc0:	4d1d0000 	ldcmi	0, cr0, [sp, #-0]
   1fcc4:	0a000084 	beq	1fedc <__ram_ret_data_start+0x1c64c>
   1fcc8:	61171ddd 			; <UNDEFINED> instruction: 0x61171ddd
   1fccc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1fcd0:	00007709 	andeq	r7, r0, r9, lsl #14
   1fcd4:	211dde0a 	tstcs	sp, sl, lsl #28
   1fcd8:	00000de4 	andeq	r0, r0, r4, ror #27
   1fcdc:	0a041c00 	beq	126ce4 <__ram_ret_data_start+0x123454>
   1fce0:	64051de0 	strvs	r1, [r5], #-3552	; 0xfffff220
   1fce4:	1d00001b 	stcne	0, cr0, [r0, #-108]	; 0xffffff94
   1fce8:	00008455 	andeq	r8, r0, r5, asr r4
   1fcec:	171de20a 	ldrne	lr, [sp, -sl, lsl #4]
   1fcf0:	00000961 	andeq	r0, r0, r1, ror #18
   1fcf4:	00a2291d 	adceq	r2, r2, sp, lsl r9
   1fcf8:	1de30a00 			; <UNDEFINED> instruction: 0x1de30a00
   1fcfc:	000de421 	andeq	lr, sp, r1, lsr #8
   1fd00:	041c0000 	ldreq	r0, [ip], #-0
   1fd04:	051de50a 	ldreq	lr, [sp, #-1290]	; 0xfffffaf6
   1fd08:	00001b89 	andeq	r1, r0, r9, lsl #23
   1fd0c:	00845d1d 	addeq	r5, r4, sp, lsl sp
   1fd10:	1de70a00 			; <UNDEFINED> instruction: 0x1de70a00
   1fd14:	00096117 	andeq	r6, r9, r7, lsl r1
   1fd18:	32c51d00 	sbccc	r1, r5, #0, 26
   1fd1c:	e80a0000 	stmda	sl, {}	; <UNPREDICTABLE>
   1fd20:	0de4211d 	stfeqe	f2, [r4, #116]!	; 0x74
   1fd24:	1c000000 	stcne	0, cr0, [r0], {-0}
   1fd28:	1dea0a04 			; <UNDEFINED> instruction: 0x1dea0a04
   1fd2c:	001bae05 	andseq	sl, fp, r5, lsl #28
   1fd30:	84651d00 	strbthi	r1, [r5], #-3328	; 0xfffff300
   1fd34:	ec0a0000 	stc	0, cr0, [sl], {-0}
   1fd38:	0961171d 	stmdbeq	r1!, {r0, r2, r3, r4, r8, r9, sl, ip}^
   1fd3c:	861d0000 	ldrhi	r0, [sp], -r0
   1fd40:	0a00005b 	beq	1feb4 <__ram_ret_data_start+0x1c624>
   1fd44:	e4211ded 	strt	r1, [r1], #-3565	; 0xfffff213
   1fd48:	0000000d 	andeq	r0, r0, sp
   1fd4c:	ef0a041c 	svc	0x000a041c
   1fd50:	1bd3051d 	blne	ff4e11cc <__data_end_ram_ret__+0xdf3f11cc>
   1fd54:	c71d0000 	ldrgt	r0, [sp, -r0]
   1fd58:	0a000033 	beq	1fe2c <__ram_ret_data_start+0x1c59c>
   1fd5c:	61171df1 			; <UNDEFINED> instruction: 0x61171df1
   1fd60:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1fd64:	00008637 	andeq	r8, r0, r7, lsr r6
   1fd68:	211df20a 	tstcs	sp, sl, lsl #4	; <UNPREDICTABLE>
   1fd6c:	00000de4 	andeq	r0, r0, r4, ror #27
   1fd70:	0a041c00 	beq	126d78 <__ram_ret_data_start+0x1234e8>
   1fd74:	f8051df4 			; <UNDEFINED> instruction: 0xf8051df4
   1fd78:	1d00001b 	stcne	0, cr0, [r0, #-108]	; 0xffffff94
   1fd7c:	000033cf 	andeq	r3, r0, pc, asr #7
   1fd80:	171df60a 	ldrne	pc, [sp, -sl, lsl #12]
   1fd84:	00000961 	andeq	r0, r0, r1, ror #18
   1fd88:	00183c1d 	andseq	r3, r8, sp, lsl ip
   1fd8c:	1df70a00 			; <UNDEFINED> instruction: 0x1df70a00
   1fd90:	000de421 	andeq	lr, sp, r1, lsr #8
   1fd94:	041c0000 	ldreq	r0, [ip], #-0
   1fd98:	051df90a 	ldreq	pc, [sp, #-2314]	; 0xfffff6f6
   1fd9c:	00001c1d 	andeq	r1, r0, sp, lsl ip
   1fda0:	0033d71d 	eorseq	sp, r3, sp, lsl r7
   1fda4:	1dfb0a00 			; <UNDEFINED> instruction: 0x1dfb0a00
   1fda8:	00096117 	andeq	r6, r9, r7, lsl r1
   1fdac:	42a01d00 	adcmi	r1, r0, #0, 26
   1fdb0:	fc0a0000 	stc2	0, cr0, [sl], {-0}
   1fdb4:	0de4211d 	stfeqe	f2, [r4, #116]!	; 0x74
   1fdb8:	1c000000 	stcne	0, cr0, [r0], {-0}
   1fdbc:	1dfe0a04 			; <UNDEFINED> instruction: 0x1dfe0a04
   1fdc0:	001c4205 	andseq	r4, ip, r5, lsl #4
   1fdc4:	33df1d00 	bicscc	r1, pc, #0, 26
   1fdc8:	000a0000 	andeq	r0, sl, r0
   1fdcc:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   1fdd0:	8a1d0000 	bhi	75fdd8 <__ram_ret_data_start+0x75c548>
   1fdd4:	0a00006a 	beq	1ff84 <__ram_ret_data_start+0x1c6f4>
   1fdd8:	e4211e01 	strt	r1, [r1], #-3585	; 0xfffff1ff
   1fddc:	0000000d 	andeq	r0, r0, sp
   1fde0:	030a041c 	movweq	r0, #42012	; 0xa41c
   1fde4:	1c67051e 	cfstr64ne	mvdx0, [r7], #-120	; 0xffffff88
   1fde8:	e71d0000 	ldr	r0, [sp, -r0]
   1fdec:	0a000033 	beq	1fec0 <__ram_ret_data_start+0x1c630>
   1fdf0:	61171e05 	tstvs	r7, r5, lsl #28
   1fdf4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1fdf8:	0000950e 	andeq	r9, r0, lr, lsl #10
   1fdfc:	211e060a 	tstcs	lr, sl, lsl #12
   1fe00:	00000de4 	andeq	r0, r0, r4, ror #27
   1fe04:	0a041c00 	beq	126e0c <__ram_ret_data_start+0x12357c>
   1fe08:	8c051e08 	stchi	14, cr1, [r5], {8}
   1fe0c:	1d00001c 	stcne	0, cr0, [r0, #-112]	; 0xffffff90
   1fe10:	00002390 	muleq	r0, r0, r3
   1fe14:	171e0a0a 	ldrne	r0, [lr, -sl, lsl #20]
   1fe18:	00000961 	andeq	r0, r0, r1, ror #18
   1fe1c:	0092c71d 	addseq	ip, r2, sp, lsl r7
   1fe20:	1e0b0a00 	vmlane.f32	s0, s22, s0
   1fe24:	000de421 	andeq	lr, sp, r1, lsr #8
   1fe28:	041c0000 	ldreq	r0, [ip], #-0
   1fe2c:	051e0d0a 	ldreq	r0, [lr, #-3338]	; 0xfffff2f6
   1fe30:	00001cb1 			; <UNDEFINED> instruction: 0x00001cb1
   1fe34:	0023991d 	eoreq	r9, r3, sp, lsl r9
   1fe38:	1e0f0a00 	vmlane.f32	s0, s30, s0
   1fe3c:	00096117 	andeq	r6, r9, r7, lsl r1
   1fe40:	24131d00 	ldrcs	r1, [r3], #-3328	; 0xfffff300
   1fe44:	100a0000 	andne	r0, sl, r0
   1fe48:	0de4211e 	stfeqe	f2, [r4, #120]!	; 0x78
   1fe4c:	1c000000 	stcne	0, cr0, [r0], {-0}
   1fe50:	1e120a04 	vnmlsne.f32	s0, s4, s8
   1fe54:	001cd605 	andseq	sp, ip, r5, lsl #12
   1fe58:	23aa1d00 			; <UNDEFINED> instruction: 0x23aa1d00
   1fe5c:	140a0000 	strne	r0, [sl], #-0
   1fe60:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   1fe64:	081d0000 	ldmdaeq	sp, {}	; <UNPREDICTABLE>
   1fe68:	0a000019 	beq	1fed4 <__ram_ret_data_start+0x1c644>
   1fe6c:	e4211e15 	strt	r1, [r1], #-3605	; 0xfffff1eb
   1fe70:	0000000d 	andeq	r0, r0, sp
   1fe74:	170a041c 	smladne	sl, ip, r4, r0
   1fe78:	1cfb051e 	cfldr64ne	mvdx0, [fp], #120	; 0x78
   1fe7c:	b31d0000 	tstlt	sp, #0
   1fe80:	0a000023 	beq	1ff14 <__ram_ret_data_start+0x1c684>
   1fe84:	61171e19 	tstvs	r7, r9, lsl lr
   1fe88:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1fe8c:	0000771f 	andeq	r7, r0, pc, lsl r7
   1fe90:	211e1a0a 	tstcs	lr, sl, lsl #20
   1fe94:	00000de4 	andeq	r0, r0, r4, ror #27
   1fe98:	0a041c00 	beq	126ea0 <__ram_ret_data_start+0x123610>
   1fe9c:	20051e1c 	andcs	r1, r5, ip, lsl lr
   1fea0:	1d00001d 	stcne	0, cr0, [r0, #-116]	; 0xffffff8c
   1fea4:	000023bc 			; <UNDEFINED> instruction: 0x000023bc
   1fea8:	171e1e0a 	ldrne	r1, [lr, -sl, lsl #28]
   1feac:	00000961 	andeq	r0, r0, r1, ror #18
   1feb0:	00a2401d 	adceq	r4, r2, sp, lsl r0
   1feb4:	1e1f0a00 	vnmlsne.f32	s0, s30, s0
   1feb8:	000de421 	andeq	lr, sp, r1, lsr #8
   1febc:	041c0000 	ldreq	r0, [ip], #-0
   1fec0:	051e210a 	ldreq	r2, [lr, #-266]	; 0xfffffef6
   1fec4:	00001d45 	andeq	r1, r0, r5, asr #26
   1fec8:	0045ea1d 	subeq	lr, r5, sp, lsl sl
   1fecc:	1e230a00 	vmulne.f32	s0, s6, s0
   1fed0:	00096117 	andeq	r6, r9, r7, lsl r1
   1fed4:	32d41d00 	sbcscc	r1, r4, #0, 26
   1fed8:	240a0000 	strcs	r0, [sl], #-0
   1fedc:	0de4211e 	stfeqe	f2, [r4, #120]!	; 0x78
   1fee0:	1c000000 	stcne	0, cr0, [r0], {-0}
   1fee4:	1e260a04 	vmulne.f32	s0, s12, s8
   1fee8:	001d6a05 	andseq	r6, sp, r5, lsl #20
   1feec:	64761d00 	ldrbtvs	r1, [r6], #-3328	; 0xfffff300
   1fef0:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
   1fef4:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   1fef8:	2d1d0000 	ldccs	0, cr0, [sp, #-0]
   1fefc:	0a00008e 	beq	2013c <__ram_ret_data_start+0x1c8ac>
   1ff00:	c8201e29 	stmdagt	r0!, {r0, r3, r5, r9, sl, fp, ip}
   1ff04:	0000000e 	andeq	r0, r0, lr
   1ff08:	2b0a041c 	blcs	2a0f80 <__ram_ret_data_start+0x29d6f0>
   1ff0c:	1d8f051e 	cfstr32ne	mvfx0, [pc, #120]	; 1ff8c <__ram_ret_data_start+0x1c6fc>
   1ff10:	2f1d0000 	svccs	0x001d0000
   1ff14:	0a000018 	beq	1ff7c <__ram_ret_data_start+0x1c6ec>
   1ff18:	61171e2d 	tstvs	r7, sp, lsr #28
   1ff1c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1ff20:	00007f5b 	andeq	r7, r0, fp, asr pc
   1ff24:	1f1e2e0a 	svcne	0x001e2e0a
   1ff28:	00001001 	andeq	r1, r0, r1
   1ff2c:	0a041c00 	beq	126f34 <__ram_ret_data_start+0x1236a4>
   1ff30:	b4051e30 	strlt	r1, [r5], #-3632	; 0xfffff1d0
   1ff34:	1d00001d 	stcne	0, cr0, [r0, #-116]	; 0xffffff8c
   1ff38:	00002821 	andeq	r2, r0, r1, lsr #16
   1ff3c:	171e320a 	ldrne	r3, [lr, -sl, lsl #4]
   1ff40:	00000961 	andeq	r0, r0, r1, ror #18
   1ff44:	0027141d 	eoreq	r1, r7, sp, lsl r4
   1ff48:	1e330a00 	vaddne.f32	s0, s6, s0
   1ff4c:	00113a20 	andseq	r3, r1, r0, lsr #20
   1ff50:	041c0000 	ldreq	r0, [ip], #-0
   1ff54:	051e350a 	ldreq	r3, [lr, #-1290]	; 0xfffffaf6
   1ff58:	00001dd9 	ldrdeq	r1, [r0], -r9
   1ff5c:	009c031d 	addseq	r0, ip, sp, lsl r3
   1ff60:	1e370a00 	vaddne.f32	s0, s14, s0
   1ff64:	00096117 	andeq	r6, r9, r7, lsl r1
   1ff68:	647c1d00 	ldrbtvs	r1, [ip], #-3328	; 0xfffff300
   1ff6c:	380a0000 	stmdacc	sl, {}	; <UNPREDICTABLE>
   1ff70:	11741e1e 	cmnne	r4, lr, lsl lr
   1ff74:	1c000000 	stcne	0, cr0, [r0], {-0}
   1ff78:	1e3a0a04 	vaddne.f32	s0, s20, s8
   1ff7c:	001dfe05 	andseq	pc, sp, r5, lsl #28
   1ff80:	78391d00 	ldmdavc	r9!, {r8, sl, fp, ip}
   1ff84:	3c0a0000 	stccc	0, cr0, [sl], {-0}
   1ff88:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   1ff8c:	1b1d0000 	blne	75ff94 <__ram_ret_data_start+0x75c704>
   1ff90:	0a00008e 	beq	201d0 <__ram_ret_data_start+0x1c940>
   1ff94:	741e1e3d 	ldrvc	r1, [lr], #-3645	; 0xfffff1c3
   1ff98:	00000011 	andeq	r0, r0, r1, lsl r0
   1ff9c:	3f0a041c 	svccc	0x000a041c
   1ffa0:	1e23051e 	mcrne	5, 1, r0, cr3, cr14, {0}
   1ffa4:	101d0000 	andsne	r0, sp, r0
   1ffa8:	0a00009c 	beq	20220 <__ram_ret_data_start+0x1c990>
   1ffac:	61171e41 	tstvs	r7, r1, asr #28
   1ffb0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   1ffb4:	0000203a 	andeq	r2, r0, sl, lsr r0
   1ffb8:	1e1e420a 	cdpne	2, 1, cr4, cr14, cr10, {0}
   1ffbc:	00001174 	andeq	r1, r0, r4, ror r1
   1ffc0:	0a041c00 	beq	126fc8 <__ram_ret_data_start+0x123738>
   1ffc4:	48051e44 	stmdami	r5, {r2, r6, r9, sl, fp, ip}
   1ffc8:	1d00001e 	stcne	0, cr0, [r0, #-120]	; 0xffffff88
   1ffcc:	00009c16 	andeq	r9, r0, r6, lsl ip
   1ffd0:	171e460a 	ldrne	r4, [lr, -sl, lsl #12]
   1ffd4:	00000961 	andeq	r0, r0, r1, ror #18
   1ffd8:	004aae1d 	subeq	sl, sl, sp, lsl lr
   1ffdc:	1e470a00 	vmlane.f32	s1, s14, s0
   1ffe0:	0011741e 	andseq	r7, r1, lr, lsl r4
   1ffe4:	041c0000 	ldreq	r0, [ip], #-0
   1ffe8:	051e490a 	ldreq	r4, [lr, #-2314]	; 0xfffff6f6
   1ffec:	00001e6d 	andeq	r1, r0, sp, ror #28
   1fff0:	009c1c1d 	addseq	r1, ip, sp, lsl ip
   1fff4:	1e4b0a00 	vmlane.f32	s1, s22, s0
   1fff8:	00096117 	andeq	r6, r9, r7, lsl r1
   1fffc:	74301d00 	ldrtvc	r1, [r0], #-3328	; 0xfffff300
   20000:	4c0a0000 	stcmi	0, cr0, [sl], {-0}
   20004:	11741e1e 	cmnne	r4, lr, lsl lr
   20008:	1c000000 	stcne	0, cr0, [r0], {-0}
   2000c:	1e4e0a04 	vmlane.f32	s1, s28, s8
   20010:	001e9205 	andseq	r9, lr, r5, lsl #4
   20014:	9c221d00 	stcls	13, cr1, [r2], #-0
   20018:	500a0000 	andpl	r0, sl, r0
   2001c:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   20020:	cc1d0000 	ldcgt	0, cr0, [sp], {-0}
   20024:	0a00009d 	beq	202a0 <__ram_ret_data_start+0x1ca10>
   20028:	741e1e51 	ldrvc	r1, [lr], #-3665	; 0xfffff1af
   2002c:	00000011 	andeq	r0, r0, r1, lsl r0
   20030:	530a041c 	movwpl	r0, #42012	; 0xa41c
   20034:	1eb7051e 	mrcne	5, 5, r0, cr7, cr14, {0}
   20038:	281d0000 	ldmdacs	sp, {}	; <UNPREDICTABLE>
   2003c:	0a00009c 	beq	202b4 <__ram_ret_data_start+0x1ca24>
   20040:	61171e55 	tstvs	r7, r5, asr lr
   20044:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20048:	000099fe 	strdeq	r9, [r0], -lr
   2004c:	1e1e560a 	cfmsub32ne	mvax0, mvfx5, mvfx14, mvfx10
   20050:	00001174 	andeq	r1, r0, r4, ror r1
   20054:	0a041c00 	beq	12705c <__ram_ret_data_start+0x1237cc>
   20058:	dc051e58 	stcle	14, cr1, [r5], {88}	; 0x58
   2005c:	1d00001e 	stcne	0, cr0, [r0, #-120]	; 0xffffff88
   20060:	00009c2e 	andeq	r9, r0, lr, lsr #24
   20064:	171e5a0a 	ldrne	r5, [lr, -sl, lsl #20]
   20068:	00000961 	andeq	r0, r0, r1, ror #18
   2006c:	00576c1d 	subseq	r6, r7, sp, lsl ip
   20070:	1e5b0a00 	vnmlsne.f32	s1, s22, s0
   20074:	0011741e 	andseq	r7, r1, lr, lsl r4
   20078:	041c0000 	ldreq	r0, [ip], #-0
   2007c:	051e5d0a 	ldreq	r5, [lr, #-3338]	; 0xfffff2f6
   20080:	00001f01 	andeq	r1, r0, r1, lsl #30
   20084:	009c341d 	addseq	r3, ip, sp, lsl r4
   20088:	1e5f0a00 	vnmlsne.f32	s1, s30, s0
   2008c:	00096117 	andeq	r6, r9, r7, lsl r1
   20090:	82c51d00 	sbchi	r1, r5, #0, 26
   20094:	600a0000 	andvs	r0, sl, r0
   20098:	11741e1e 	cmnne	r4, lr, lsl lr
   2009c:	1c000000 	stcne	0, cr0, [r0], {-0}
   200a0:	1e620a04 	vmulne.f32	s1, s4, s8
   200a4:	001f2605 	andseq	r2, pc, r5, lsl #12
   200a8:	9c3a1d00 	ldcls	13, cr1, [sl], #-0
   200ac:	640a0000 	strvs	r0, [sl], #-0
   200b0:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   200b4:	c71d0000 	ldrgt	r0, [sp, -r0]
   200b8:	0a0000ac 	beq	20370 <__ram_ret_data_start+0x1cae0>
   200bc:	741e1e65 	ldrvc	r1, [lr], #-3685	; 0xfffff19b
   200c0:	00000011 	andeq	r0, r0, r1, lsl r0
   200c4:	670a041c 	smladvs	sl, ip, r4, r0
   200c8:	1f4b051e 	svcne	0x004b051e
   200cc:	ea1d0000 	b	7600d4 <__ram_ret_data_start+0x75c844>
   200d0:	0a00002e 	beq	20190 <__ram_ret_data_start+0x1c900>
   200d4:	61171e69 	tstvs	r7, r9, ror #28
   200d8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   200dc:	00001990 	muleq	r0, r0, r9
   200e0:	1e1e6a0a 	vnmlsne.f32	s12, s28, s20
   200e4:	00001174 	andeq	r1, r0, r4, ror r1
   200e8:	0a041c00 	beq	1270f0 <__ram_ret_data_start+0x123860>
   200ec:	70051e6c 	andvc	r1, r5, ip, ror #28
   200f0:	1d00001f 	stcne	0, cr0, [r0, #-124]	; 0xffffff84
   200f4:	00002ef1 	strdeq	r2, [r0], -r1
   200f8:	171e6e0a 	ldrne	r6, [lr, -sl, lsl #28]
   200fc:	00000961 	andeq	r0, r0, r1, ror #18
   20100:	00441d1d 	subeq	r1, r4, sp, lsl sp
   20104:	1e6f0a00 	vmulne.f32	s1, s30, s0
   20108:	0011741e 	andseq	r7, r1, lr, lsl r4
   2010c:	041c0000 	ldreq	r0, [ip], #-0
   20110:	051e710a 	ldreq	r7, [lr, #-266]	; 0xfffffef6
   20114:	00001f95 	muleq	r0, r5, pc	; <UNPREDICTABLE>
   20118:	002ef81d 	eoreq	pc, lr, sp, lsl r8	; <UNPREDICTABLE>
   2011c:	1e730a00 	vaddne.f32	s1, s6, s0
   20120:	00096117 	andeq	r6, r9, r7, lsl r1
   20124:	6bf71d00 	blvs	ffde752c <__data_end_ram_ret__+0xdfcf752c>
   20128:	740a0000 	strvc	r0, [sl], #-0
   2012c:	11741e1e 	cmnne	r4, lr, lsl lr
   20130:	1c000000 	stcne	0, cr0, [r0], {-0}
   20134:	1e760a04 	vaddne.f32	s1, s12, s8
   20138:	001fba05 	andseq	fp, pc, r5, lsl #20
   2013c:	2eff1d00 	cdpcs	13, 15, cr1, cr15, cr0, {0}
   20140:	780a0000 	stmdavc	sl, {}	; <UNPREDICTABLE>
   20144:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   20148:	b71d0000 	ldrlt	r0, [sp, -r0]
   2014c:	0a00004c 	beq	20284 <__ram_ret_data_start+0x1c9f4>
   20150:	741e1e79 	ldrvc	r1, [lr], #-3705	; 0xfffff187
   20154:	00000011 	andeq	r0, r0, r1, lsl r0
   20158:	7b0a041c 	blvc	2a11d0 <__ram_ret_data_start+0x29d940>
   2015c:	1fdf051e 	svcne	0x00df051e
   20160:	061d0000 	ldreq	r0, [sp], -r0
   20164:	0a00002f 	beq	20228 <__ram_ret_data_start+0x1c998>
   20168:	61171e7d 	tstvs	r7, sp, ror lr
   2016c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20170:	00002804 	andeq	r2, r0, r4, lsl #16
   20174:	1e1e7e0a 	cdpne	14, 1, cr7, cr14, cr10, {0}
   20178:	00001174 	andeq	r1, r0, r4, ror r1
   2017c:	0a041c00 	beq	127184 <__ram_ret_data_start+0x1238f4>
   20180:	04051e80 	streq	r1, [r5], #-3712	; 0xfffff180
   20184:	1d000020 	stcne	0, cr0, [r0, #-128]	; 0xffffff80
   20188:	00002f0d 	andeq	r2, r0, sp, lsl #30
   2018c:	171e820a 	ldrne	r8, [lr, -sl, lsl #4]
   20190:	00000961 	andeq	r0, r0, r1, ror #18
   20194:	0051411d 	subseq	r4, r1, sp, lsl r1
   20198:	1e830a00 	vdivne.f32	s0, s6, s0
   2019c:	0011741e 	andseq	r7, r1, lr, lsl r4
   201a0:	041c0000 	ldreq	r0, [ip], #-0
   201a4:	051e850a 	ldreq	r8, [lr, #-1290]	; 0xfffffaf6
   201a8:	00002029 	andeq	r2, r0, r9, lsr #32
   201ac:	0080bd1d 	addeq	fp, r0, sp, lsl sp
   201b0:	1e870a00 	vdivne.f32	s0, s14, s0
   201b4:	00096117 	andeq	r6, r9, r7, lsl r1
   201b8:	7c031d00 	stcvc	13, cr1, [r3], {-0}
   201bc:	880a0000 	stmdahi	sl, {}	; <UNPREDICTABLE>
   201c0:	11741e1e 	cmnne	r4, lr, lsl lr
   201c4:	1c000000 	stcne	0, cr0, [r0], {-0}
   201c8:	1e8a0a04 	vdivne.f32	s0, s20, s8
   201cc:	00204e05 	eoreq	r4, r0, r5, lsl #28
   201d0:	2f1b1d00 	svccs	0x001b1d00
   201d4:	8c0a0000 	stchi	0, cr0, [sl], {-0}
   201d8:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   201dc:	001d0000 	andseq	r0, sp, r0
   201e0:	0a0000a6 	beq	20480 <__ram_ret_data_start+0x1cbf0>
   201e4:	741e1e8d 	ldrvc	r1, [lr], #-3725	; 0xfffff173
   201e8:	00000011 	andeq	r0, r0, r1, lsl r0
   201ec:	8f0a041c 	svchi	0x000a041c
   201f0:	2073051e 	rsbscs	r0, r3, lr, lsl r5
   201f4:	991d0000 	ldmdbls	sp, {}	; <UNPREDICTABLE>
   201f8:	0a00002a 	beq	202a8 <__ram_ret_data_start+0x1ca18>
   201fc:	61171e91 			; <UNDEFINED> instruction: 0x61171e91
   20200:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20204:	000037ee 	andeq	r3, r0, lr, ror #15
   20208:	1e1e920a 	cdpne	2, 1, cr9, cr14, cr10, {0}
   2020c:	00001174 	andeq	r1, r0, r4, ror r1
   20210:	0a041c00 	beq	127218 <__ram_ret_data_start+0x123988>
   20214:	98051e94 	stmdals	r5, {r2, r4, r7, r9, sl, fp, ip}
   20218:	1d000020 	stcne	0, cr0, [r0, #-128]	; 0xffffff80
   2021c:	00002aa0 	andeq	r2, r0, r0, lsr #21
   20220:	171e960a 	ldrne	r9, [lr, -sl, lsl #12]
   20224:	00000961 	andeq	r0, r0, r1, ror #18
   20228:	005f2a1d 	subseq	r2, pc, sp, lsl sl	; <UNPREDICTABLE>
   2022c:	1e970a00 	vfnmsne.f32	s0, s14, s0
   20230:	0011741e 	andseq	r7, r1, lr, lsl r4
   20234:	041c0000 	ldreq	r0, [ip], #-0
   20238:	051e990a 	ldreq	r9, [lr, #-2314]	; 0xfffff6f6
   2023c:	000020bd 	strheq	r2, [r0], -sp
   20240:	002f7f1d 	eoreq	r7, pc, sp, lsl pc	; <UNPREDICTABLE>
   20244:	1e9b0a00 	vfnmsne.f32	s0, s22, s0
   20248:	00096117 	andeq	r6, r9, r7, lsl r1
   2024c:	4f8e1d00 	svcmi	0x008e1d00
   20250:	9c0a0000 	stcls	0, cr0, [sl], {-0}
   20254:	11741e1e 	cmnne	r4, lr, lsl lr
   20258:	1c000000 	stcne	0, cr0, [r0], {-0}
   2025c:	1e9e0a04 	vfnmsne.f32	s0, s28, s8
   20260:	0020e205 	eoreq	lr, r0, r5, lsl #4
   20264:	2f861d00 	svccs	0x00861d00
   20268:	a00a0000 	andge	r0, sl, r0
   2026c:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   20270:	091d0000 	ldmdbeq	sp, {}	; <UNPREDICTABLE>
   20274:	0a00007a 	beq	20464 <__ram_ret_data_start+0x1cbd4>
   20278:	741e1ea1 	ldrvc	r1, [lr], #-3745	; 0xfffff15f
   2027c:	00000011 	andeq	r0, r0, r1, lsl r0
   20280:	a30a041c 	movwge	r0, #42012	; 0xa41c
   20284:	2107051e 	tstcs	r7, lr, lsl r5
   20288:	8d1d0000 	ldchi	0, cr0, [sp, #-0]
   2028c:	0a00002f 	beq	20350 <__ram_ret_data_start+0x1cac0>
   20290:	61171ea5 	tstvs	r7, r5, lsr #29
   20294:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20298:	0000a4c2 	andeq	sl, r0, r2, asr #9
   2029c:	1e1ea60a 	cfmsub32ne	mvax0, mvfx10, mvfx14, mvfx10
   202a0:	00001174 	andeq	r1, r0, r4, ror r1
   202a4:	0a041c00 	beq	1272ac <__ram_ret_data_start+0x123a1c>
   202a8:	2c051ea8 	stccs	14, cr1, [r5], {168}	; 0xa8
   202ac:	1d000021 	stcne	0, cr0, [r0, #-132]	; 0xffffff7c
   202b0:	00002f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
   202b4:	171eaa0a 	ldrne	sl, [lr, -sl, lsl #20]
   202b8:	00000961 	andeq	r0, r0, r1, ror #18
   202bc:	0036181d 	eorseq	r1, r6, sp, lsl r8
   202c0:	1eab0a00 	vfmane.f32	s0, s22, s0
   202c4:	0011741e 	andseq	r7, r1, lr, lsl r4
   202c8:	041c0000 	ldreq	r0, [ip], #-0
   202cc:	051ead0a 	ldreq	sl, [lr, #-3338]	; 0xfffff2f6
   202d0:	00002151 	andeq	r2, r0, r1, asr r1
   202d4:	002b191d 	eoreq	r1, fp, sp, lsl r9
   202d8:	1eaf0a00 	vfmane.f32	s0, s30, s0
   202dc:	00096117 	andeq	r6, r9, r7, lsl r1
   202e0:	5db81d00 	ldcpl	13, cr1, [r8]
   202e4:	b00a0000 	andlt	r0, sl, r0
   202e8:	11741e1e 	cmnne	r4, lr, lsl lr
   202ec:	1c000000 	stcne	0, cr0, [r0], {-0}
   202f0:	1eb20a04 	vmovne.f32	s0, #36	; 0x41200000  10.0
   202f4:	00217605 	eoreq	r7, r1, r5, lsl #12
   202f8:	2fa91d00 	svccs	0x00a91d00
   202fc:	b40a0000 	strlt	r0, [sl], #-0
   20300:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   20304:	6a1d0000 	bvs	76030c <__ram_ret_data_start+0x75ca7c>
   20308:	0a000088 	beq	20530 <__ram_ret_data_start+0x1cca0>
   2030c:	741e1eb5 	ldrvc	r1, [lr], #-3765	; 0xfffff14b
   20310:	00000011 	andeq	r0, r0, r1, lsl r0
   20314:	b70a041c 	smladlt	sl, ip, r4, r0
   20318:	219b051e 	orrscs	r0, fp, lr, lsl r5
   2031c:	b01d0000 	andslt	r0, sp, r0
   20320:	0a00002f 	beq	203e4 <__ram_ret_data_start+0x1cb54>
   20324:	61171eb9 			; <UNDEFINED> instruction: 0x61171eb9
   20328:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   2032c:	00001a32 	andeq	r1, r0, r2, lsr sl
   20330:	1e1eba0a 	vnmlsne.f32	s22, s28, s20
   20334:	00001174 	andeq	r1, r0, r4, ror r1
   20338:	0a041c00 	beq	127340 <__ram_ret_data_start+0x123ab0>
   2033c:	c0051ebc 			; <UNDEFINED> instruction: 0xc0051ebc
   20340:	1d000021 	stcne	0, cr0, [r0, #-132]	; 0xffffff7c
   20344:	00002fb7 			; <UNDEFINED> instruction: 0x00002fb7
   20348:	171ebe0a 	ldrne	fp, [lr, -sl, lsl #28]
   2034c:	00000961 	andeq	r0, r0, r1, ror #18
   20350:	0044701d 	subeq	r7, r4, sp, lsl r0
   20354:	1ebf0a00 	vmovne.f32	s0, #240	; 0xbf800000 -1.0
   20358:	0011741e 	andseq	r7, r1, lr, lsl r4
   2035c:	041c0000 	ldreq	r0, [ip], #-0
   20360:	051ec10a 	ldreq	ip, [lr, #-266]	; 0xfffffef6
   20364:	000021e5 	andeq	r2, r0, r5, ror #3
   20368:	002b2a1d 	eoreq	r2, fp, sp, lsl sl
   2036c:	1ec30a00 	vdivne.f32	s1, s6, s0
   20370:	00096117 	andeq	r6, r9, r7, lsl r1
   20374:	92fc1d00 	rscsls	r1, ip, #0, 26
   20378:	c40a0000 	strgt	r0, [sl], #-0
   2037c:	11741e1e 	cmnne	r4, lr, lsl lr
   20380:	1c000000 	stcne	0, cr0, [r0], {-0}
   20384:	1ec60a04 	vdivne.f32	s1, s12, s8
   20388:	00220a05 	eoreq	r0, r2, r5, lsl #20
   2038c:	2fbe1d00 	svccs	0x00be1d00
   20390:	c80a0000 	stmdagt	sl, {}	; <UNPREDICTABLE>
   20394:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   20398:	b41d0000 	ldrlt	r0, [sp], #-0
   2039c:	0a000096 	beq	205fc <__ram_ret_data_start+0x1cd6c>
   203a0:	741e1ec9 	ldrvc	r1, [lr], #-3785	; 0xfffff137
   203a4:	00000011 	andeq	r0, r0, r1, lsl r0
   203a8:	cb0a041c 	blgt	2a1420 <__ram_ret_data_start+0x29db90>
   203ac:	222f051e 	eorcs	r0, pc, #125829120	; 0x7800000
   203b0:	cd1d0000 	ldcgt	0, cr0, [sp, #-0]
   203b4:	0a000028 	beq	2045c <__ram_ret_data_start+0x1cbcc>
   203b8:	61171ecd 	tstvs	r7, sp, asr #29
   203bc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   203c0:	00008719 	andeq	r8, r0, r9, lsl r7
   203c4:	1e1ece0a 	cdpne	14, 1, cr12, cr14, cr10, {0}
   203c8:	00001174 	andeq	r1, r0, r4, ror r1
   203cc:	0a041c00 	beq	1273d4 <__ram_ret_data_start+0x123b44>
   203d0:	54051ed0 	strpl	r1, [r5], #-3792	; 0xfffff130
   203d4:	1d000022 	stcne	0, cr0, [r0, #-136]	; 0xffffff78
   203d8:	00003038 	andeq	r3, r0, r8, lsr r0
   203dc:	171ed20a 	ldrne	sp, [lr, -sl, lsl #4]
   203e0:	00000961 	andeq	r0, r0, r1, ror #18
   203e4:	0018f41d 	andseq	pc, r8, sp, lsl r4	; <UNPREDICTABLE>
   203e8:	1ed30a00 	vfnmsne.f32	s1, s6, s0
   203ec:	0011741e 	andseq	r7, r1, lr, lsl r4
   203f0:	041c0000 	ldreq	r0, [ip], #-0
   203f4:	051ed50a 	ldreq	sp, [lr, #-1290]	; 0xfffffaf6
   203f8:	00002279 	andeq	r2, r0, r9, ror r2
   203fc:	008d1d1d 	addeq	r1, sp, sp, lsl sp
   20400:	1ed70a00 	vfnmsne.f32	s1, s14, s0
   20404:	00096117 	andeq	r6, r9, r7, lsl r1
   20408:	43461d00 	movtmi	r1, #27904	; 0x6d00
   2040c:	d80a0000 	stmdale	sl, {}	; <UNPREDICTABLE>
   20410:	11741e1e 	cmnne	r4, lr, lsl lr
   20414:	1c000000 	stcne	0, cr0, [r0], {-0}
   20418:	1eda0a04 	vfnmsne.f32	s1, s20, s8
   2041c:	00229e05 	eoreq	r9, r2, r5, lsl #28
   20420:	8d231d00 	stchi	13, cr1, [r3, #-0]
   20424:	dc0a0000 	stcle	0, cr0, [sl], {-0}
   20428:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   2042c:	3c1d0000 	ldccc	0, cr0, [sp], {-0}
   20430:	0a00008f 	beq	20674 <__ram_ret_data_start+0x1cde4>
   20434:	741e1edd 	ldrvc	r1, [lr], #-3805	; 0xfffff123
   20438:	00000011 	andeq	r0, r0, r1, lsl r0
   2043c:	df0a041c 	svcle	0x000a041c
   20440:	22c3051e 	sbccs	r0, r3, #125829120	; 0x7800000
   20444:	291d0000 	ldmdbcs	sp, {}	; <UNPREDICTABLE>
   20448:	0a00008d 	beq	20684 <__ram_ret_data_start+0x1cdf4>
   2044c:	61171ee1 	tstvs	r7, r1, ror #29
   20450:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20454:	00004bca 	andeq	r4, r0, sl, asr #23
   20458:	1e1ee20a 	cdpne	2, 1, cr14, cr14, cr10, {0}
   2045c:	00001174 	andeq	r1, r0, r4, ror r1
   20460:	0a041c00 	beq	127468 <__ram_ret_data_start+0x123bd8>
   20464:	e8051ee4 	stmda	r5, {r2, r5, r6, r7, r9, sl, fp, ip}
   20468:	1d000022 	stcne	0, cr0, [r0, #-136]	; 0xffffff78
   2046c:	00008d46 	andeq	r8, r0, r6, asr #26
   20470:	171ee60a 	ldrne	lr, [lr, -sl, lsl #12]
   20474:	00000961 	andeq	r0, r0, r1, ror #18
   20478:	0027211d 	eoreq	r2, r7, sp, lsl r1
   2047c:	1ee70a00 	vfmane.f32	s1, s14, s0
   20480:	0011741e 	andseq	r7, r1, lr, lsl r4
   20484:	041c0000 	ldreq	r0, [ip], #-0
   20488:	051ee90a 	ldreq	lr, [lr, #-2314]	; 0xfffff6f6
   2048c:	0000230d 	andeq	r2, r0, sp, lsl #6
   20490:	008d4c1d 	addeq	r4, sp, sp, lsl ip
   20494:	1eeb0a00 	vfmane.f32	s1, s22, s0
   20498:	00096117 	andeq	r6, r9, r7, lsl r1
   2049c:	50491d00 	subpl	r1, r9, r0, lsl #26
   204a0:	ec0a0000 	stc	0, cr0, [sl], {-0}
   204a4:	11741e1e 	cmnne	r4, lr, lsl lr
   204a8:	1c000000 	stcne	0, cr0, [r0], {-0}
   204ac:	1eee0a04 	vfmane.f32	s1, s28, s8
   204b0:	00233205 	eoreq	r3, r3, r5, lsl #4
   204b4:	50e11d00 	rscpl	r1, r1, r0, lsl #26
   204b8:	f00a0000 			; <UNDEFINED> instruction: 0xf00a0000
   204bc:	0961171e 	stmdbeq	r1!, {r1, r2, r3, r4, r8, r9, sl, ip}^
   204c0:	1e1d0000 	cdpne	0, 1, cr0, cr13, cr0, {0}
   204c4:	0a000048 	beq	205ec <__ram_ret_data_start+0x1cd5c>
   204c8:	741e1ef1 	ldrvc	r1, [lr], #-3825	; 0xfffff10f
   204cc:	00000011 	andeq	r0, r0, r1, lsl r0
   204d0:	f30a041c 	vqshl.u8	d0, d12, d10
   204d4:	2357051e 	cmpcs	r7, #125829120	; 0x7800000
   204d8:	ef1d0000 	svc	0x001d0000
   204dc:	0a000033 	beq	205b0 <__ram_ret_data_start+0x1cd20>
   204e0:	61171ef5 			; <UNDEFINED> instruction: 0x61171ef5
   204e4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   204e8:	0000a588 	andeq	sl, r0, r8, lsl #11
   204ec:	1e1ef60a 	cfmsub32ne	mvax0, mvfx15, mvfx14, mvfx10
   204f0:	00001174 	andeq	r1, r0, r4, ror r1
   204f4:	0a041c00 	beq	1274fc <__ram_ret_data_start+0x123c6c>
   204f8:	7c051ef8 	stcvc	14, cr1, [r5], {248}	; 0xf8
   204fc:	1d000023 	stcne	0, cr0, [r0, #-140]	; 0xffffff74
   20500:	000033f5 	strdeq	r3, [r0], -r5
   20504:	171efa0a 	ldrne	pc, [lr, -sl, lsl #20]
   20508:	00000961 	andeq	r0, r0, r1, ror #18
   2050c:	0037441d 	eorseq	r4, r7, sp, lsl r4
   20510:	1efb0a00 	vmovne.f32	s1, #176	; 0xc1800000 -16.0
   20514:	0011741e 	andseq	r7, r1, lr, lsl r4
   20518:	041c0000 	ldreq	r0, [ip], #-0
   2051c:	051efd0a 	ldreq	pc, [lr, #-3338]	; 0xfffff2f6
   20520:	000023a1 	andeq	r2, r0, r1, lsr #7
   20524:	0034941d 	eorseq	r9, r4, sp, lsl r4
   20528:	1eff0a00 	vmovne.f32	s1, #240	; 0xbf800000 -1.0
   2052c:	00096117 	andeq	r6, r9, r7, lsl r1
   20530:	25461d00 	strbcs	r1, [r6, #-3328]	; 0xfffff300
   20534:	000a0000 	andeq	r0, sl, r0
   20538:	11741e1f 	cmnne	r4, pc, lsl lr
   2053c:	1c000000 	stcne	0, cr0, [r0], {-0}
   20540:	1f020a04 	svcne	0x00020a04
   20544:	0023c605 	eoreq	ip, r3, r5, lsl #12
   20548:	349a1d00 	ldrcc	r1, [sl], #3328	; 0xd00
   2054c:	040a0000 	streq	r0, [sl], #-0
   20550:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   20554:	1a1d0000 	bne	76055c <__ram_ret_data_start+0x75cccc>
   20558:	0a00004f 	beq	2069c <__ram_ret_data_start+0x1ce0c>
   2055c:	741e1f05 	ldrvc	r1, [lr], #-3845	; 0xfffff0fb
   20560:	00000011 	andeq	r0, r0, r1, lsl r0
   20564:	070a041c 	smladeq	sl, ip, r4, r0
   20568:	23eb051f 	mvncs	r0, #130023424	; 0x7c00000
   2056c:	a01d0000 	andsge	r0, sp, r0
   20570:	0a000034 	beq	20648 <__ram_ret_data_start+0x1cdb8>
   20574:	61171f09 	tstvs	r7, r9, lsl #30
   20578:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   2057c:	0000ab8b 	andeq	sl, r0, fp, lsl #23
   20580:	1e1f0a0a 	vnmlsne.f32	s0, s30, s20
   20584:	00001174 	andeq	r1, r0, r4, ror r1
   20588:	0a041c00 	beq	127590 <__ram_ret_data_start+0x123d00>
   2058c:	10051f0c 	andne	r1, r5, ip, lsl #30
   20590:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
   20594:	000034a6 	andeq	r3, r0, r6, lsr #9
   20598:	171f0e0a 	ldrne	r0, [pc, -sl, lsl #28]
   2059c:	00000961 	andeq	r0, r0, r1, ror #18
   205a0:	00a3c71d 	adceq	ip, r3, sp, lsl r7
   205a4:	1f0f0a00 	svcne	0x000f0a00
   205a8:	0011741e 	andseq	r7, r1, lr, lsl r4
   205ac:	041c0000 	ldreq	r0, [ip], #-0
   205b0:	051f110a 	ldreq	r1, [pc, #-266]	; 204ae <__ram_ret_data_start+0x1cc1e>
   205b4:	00002435 	andeq	r2, r0, r5, lsr r4
   205b8:	0034ac1d 	eorseq	sl, r4, sp, lsl ip
   205bc:	1f130a00 	svcne	0x00130a00
   205c0:	00096117 	andeq	r6, r9, r7, lsl r1
   205c4:	355f1d00 	ldrbcc	r1, [pc, #-3328]	; 1f8cc <__ram_ret_data_start+0x1c03c>
   205c8:	140a0000 	strne	r0, [sl], #-0
   205cc:	11741e1f 	cmnne	r4, pc, lsl lr
   205d0:	1c000000 	stcne	0, cr0, [r0], {-0}
   205d4:	1f160a04 	svcne	0x00160a04
   205d8:	00245a05 	eoreq	r5, r4, r5, lsl #20
   205dc:	34b21d00 	ldrtcc	r1, [r2], #3328	; 0xd00
   205e0:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
   205e4:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   205e8:	e21d0000 	ands	r0, sp, #0
   205ec:	0a00005c 	beq	20764 <__ram_ret_data_start+0x1ced4>
   205f0:	741e1f19 	ldrvc	r1, [lr], #-3865	; 0xfffff0e7
   205f4:	00000011 	andeq	r0, r0, r1, lsl r0
   205f8:	1b0a041c 	blne	2a1670 <__ram_ret_data_start+0x29dde0>
   205fc:	247f051f 	ldrbtcs	r0, [pc], #-1311	; 20604 <__ram_ret_data_start+0x1cd74>
   20600:	521d0000 	andspl	r0, sp, #0
   20604:	0a00008e 	beq	20844 <__ram_ret_data_start+0x1cfb4>
   20608:	61171f1d 	tstvs	r7, sp, lsl pc
   2060c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20610:	000087df 	ldrdeq	r8, [r0], -pc	; <UNPREDICTABLE>
   20614:	1e1f1e0a 	cdpne	14, 1, cr1, cr15, cr10, {0}
   20618:	00001174 	andeq	r1, r0, r4, ror r1
   2061c:	0a041c00 	beq	127624 <__ram_ret_data_start+0x123d94>
   20620:	a4051f20 	strge	r1, [r5], #-3872	; 0xfffff0e0
   20624:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
   20628:	000034d2 	ldrdeq	r3, [r0], -r2
   2062c:	171f220a 	ldrne	r2, [pc, -sl, lsl #4]
   20630:	00000961 	andeq	r0, r0, r1, ror #18
   20634:	0019881d 	andseq	r8, r9, sp, lsl r8
   20638:	1f230a00 	svcne	0x00230a00
   2063c:	0011741e 	andseq	r7, r1, lr, lsl r4
   20640:	041c0000 	ldreq	r0, [ip], #-0
   20644:	051f250a 	ldreq	r2, [pc, #-1290]	; 20142 <__ram_ret_data_start+0x1c8b2>
   20648:	000024c9 	andeq	r2, r0, r9, asr #9
   2064c:	0034d81d 	eorseq	sp, r4, sp, lsl r8
   20650:	1f270a00 	svcne	0x00270a00
   20654:	00096117 	andeq	r6, r9, r7, lsl r1
   20658:	44151d00 	ldrmi	r1, [r5], #-3328	; 0xfffff300
   2065c:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
   20660:	11741e1f 	cmnne	r4, pc, lsl lr
   20664:	1c000000 	stcne	0, cr0, [r0], {-0}
   20668:	1f2a0a04 	svcne	0x002a0a04
   2066c:	0024ee05 	eoreq	lr, r4, r5, lsl #28
   20670:	34de1d00 	ldrbcc	r1, [lr], #3328	; 0xd00
   20674:	2c0a0000 	stccs	0, cr0, [sl], {-0}
   20678:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   2067c:	811d0000 	tsthi	sp, r0
   20680:	0a000091 	beq	208cc <__ram_ret_data_start+0x1d03c>
   20684:	741e1f2d 	ldrvc	r1, [lr], #-3885	; 0xfffff0d3
   20688:	00000011 	andeq	r0, r0, r1, lsl r0
   2068c:	2f0a041c 	svccs	0x000a041c
   20690:	2513051f 	ldrcs	r0, [r3, #-1311]	; 0xfffffae1
   20694:	8d1d0000 	ldchi	0, cr0, [sp, #-0]
   20698:	0a000035 	beq	20774 <__ram_ret_data_start+0x1cee4>
   2069c:	61171f31 	tstvs	r7, r1, lsr pc
   206a0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   206a4:	00005b7e 	andeq	r5, r0, lr, ror fp
   206a8:	1e1f320a 	cdpne	2, 1, cr3, cr15, cr10, {0}
   206ac:	00001174 	andeq	r1, r0, r4, ror r1
   206b0:	0a041c00 	beq	1276b8 <__ram_ret_data_start+0x123e28>
   206b4:	38051f34 	stmdacc	r5, {r2, r4, r5, r8, r9, sl, fp, ip}
   206b8:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
   206bc:	00003593 	muleq	r0, r3, r5
   206c0:	171f360a 	ldrne	r3, [pc, -sl, lsl #12]
   206c4:	00000961 	andeq	r0, r0, r1, ror #18
   206c8:	00862f1d 	addeq	r2, r6, sp, lsl pc
   206cc:	1f370a00 	svcne	0x00370a00
   206d0:	0011741e 	andseq	r7, r1, lr, lsl r4
   206d4:	041c0000 	ldreq	r0, [ip], #-0
   206d8:	051f390a 	ldreq	r3, [pc, #-2314]	; 1fdd6 <__ram_ret_data_start+0x1c546>
   206dc:	0000255d 	andeq	r2, r0, sp, asr r5
   206e0:	0035991d 	eorseq	r9, r5, sp, lsl r9
   206e4:	1f3b0a00 	svcne	0x003b0a00
   206e8:	00096117 	andeq	r6, r9, r7, lsl r1
   206ec:	18341d00 	ldmdane	r4!, {r8, sl, fp, ip}
   206f0:	3c0a0000 	stccc	0, cr0, [sl], {-0}
   206f4:	11741e1f 	cmnne	r4, pc, lsl lr
   206f8:	1c000000 	stcne	0, cr0, [r0], {-0}
   206fc:	1f3e0a04 	svcne	0x003e0a04
   20700:	00258205 	eoreq	r8, r5, r5, lsl #4
   20704:	90411d00 	subls	r1, r1, r0, lsl #26
   20708:	400a0000 	andmi	r0, sl, r0
   2070c:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   20710:	981d0000 	ldmdals	sp, {}	; <UNPREDICTABLE>
   20714:	0a000042 	beq	20824 <__ram_ret_data_start+0x1cf94>
   20718:	741e1f41 	ldrvc	r1, [lr], #-3905	; 0xfffff0bf
   2071c:	00000011 	andeq	r0, r0, r1, lsl r0
   20720:	430a041c 	movwmi	r0, #42012	; 0xa41c
   20724:	25a7051f 	strcs	r0, [r7, #1311]!	; 0x51f
   20728:	a61d0000 	ldrge	r0, [sp], -r0
   2072c:	0a000035 	beq	20808 <__ram_ret_data_start+0x1cf78>
   20730:	61171f45 	tstvs	r7, r5, asr #30
   20734:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20738:	00006a82 	andeq	r6, r0, r2, lsl #21
   2073c:	1e1f460a 	cfmsub32ne	mvax0, mvfx4, mvfx15, mvfx10
   20740:	00001174 	andeq	r1, r0, r4, ror r1
   20744:	0a041c00 	beq	12774c <__ram_ret_data_start+0x123ebc>
   20748:	cc051f48 	stcgt	15, cr1, [r5], {72}	; 0x48
   2074c:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
   20750:	00009053 	andeq	r9, r0, r3, asr r0
   20754:	171f4a0a 	ldrne	r4, [pc, -sl, lsl #20]
   20758:	00000961 	andeq	r0, r0, r1, ror #18
   2075c:	0095061d 	addseq	r0, r5, sp, lsl r6
   20760:	1f4b0a00 	svcne	0x004b0a00
   20764:	0011741e 	andseq	r7, r1, lr, lsl r4
   20768:	041c0000 	ldreq	r0, [ip], #-0
   2076c:	051f4d0a 	ldreq	r4, [pc, #-3338]	; 1fa6a <__ram_ret_data_start+0x1c1da>
   20770:	000025f1 	strdeq	r2, [r0], -r1
   20774:	0035ac1d 	eorseq	sl, r5, sp, lsl ip
   20778:	1f4f0a00 	svcne	0x004f0a00
   2077c:	00096117 	andeq	r6, r9, r7, lsl r1
   20780:	26551d00 	ldrbcs	r1, [r5], -r0, lsl #26
   20784:	500a0000 	andpl	r0, sl, r0
   20788:	11741e1f 	cmnne	r4, pc, lsl lr
   2078c:	1c000000 	stcne	0, cr0, [r0], {-0}
   20790:	1f520a04 	svcne	0x00520a04
   20794:	00261605 	eoreq	r1, r6, r5, lsl #12
   20798:	35b21d00 	ldrcc	r1, [r2, #3328]!	; 0xd00
   2079c:	540a0000 	strpl	r0, [sl], #-0
   207a0:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   207a4:	811d0000 	tsthi	sp, r0
   207a8:	0a00004f 	beq	208ec <__ram_ret_data_start+0x1d05c>
   207ac:	741e1f55 	ldrvc	r1, [lr], #-3925	; 0xfffff0ab
   207b0:	00000011 	andeq	r0, r0, r1, lsl r0
   207b4:	570a041c 	smladpl	sl, ip, r4, r0
   207b8:	263b051f 			; <UNDEFINED> instruction: 0x263b051f
   207bc:	b81d0000 	ldmdalt	sp, {}	; <UNPREDICTABLE>
   207c0:	0a000035 	beq	2089c <__ram_ret_data_start+0x1d00c>
   207c4:	61171f59 	tstvs	r7, r9, asr pc
   207c8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   207cc:	00007a01 	andeq	r7, r0, r1, lsl #20
   207d0:	1e1f5a0a 	vnmlsne.f32	s10, s30, s20
   207d4:	00001174 	andeq	r1, r0, r4, ror r1
   207d8:	0a041c00 	beq	1277e0 <__ram_ret_data_start+0x123f50>
   207dc:	60051f5c 	andvs	r1, r5, ip, asr pc
   207e0:	1d000026 	stcne	0, cr0, [r0, #-152]	; 0xffffff68
   207e4:	000035be 			; <UNDEFINED> instruction: 0x000035be
   207e8:	171f5e0a 	ldrne	r5, [pc, -sl, lsl #28]
   207ec:	00000961 	andeq	r0, r0, r1, ror #18
   207f0:	002c391d 	eoreq	r3, ip, sp, lsl r9
   207f4:	1f5f0a00 	svcne	0x005f0a00
   207f8:	0011741e 	andseq	r7, r1, lr, lsl r4
   207fc:	041c0000 	ldreq	r0, [ip], #-0
   20800:	051f610a 	ldreq	r6, [pc, #-266]	; 206fe <__ram_ret_data_start+0x1ce6e>
   20804:	00002685 	andeq	r2, r0, r5, lsl #13
   20808:	0055111d 	subseq	r1, r5, sp, lsl r1
   2080c:	1f630a00 	svcne	0x00630a00
   20810:	00096117 	andeq	r6, r9, r7, lsl r1
   20814:	938d1d00 	orrls	r1, sp, #0, 26
   20818:	640a0000 	strvs	r0, [sl], #-0
   2081c:	11741e1f 	cmnne	r4, pc, lsl lr
   20820:	1c000000 	stcne	0, cr0, [r0], {-0}
   20824:	1f660a04 	svcne	0x00660a04
   20828:	0026aa05 	eoreq	sl, r6, r5, lsl #20
   2082c:	36121d00 	ldrcc	r1, [r2], -r0, lsl #26
   20830:	680a0000 	stmdavs	sl, {}	; <UNPREDICTABLE>
   20834:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   20838:	a81d0000 	ldmdage	sp, {}	; <UNPREDICTABLE>
   2083c:	0a000024 	beq	208d4 <__ram_ret_data_start+0x1d044>
   20840:	741e1f69 	ldrvc	r1, [lr], #-3945	; 0xfffff097
   20844:	00000011 	andeq	r0, r0, r1, lsl r0
   20848:	6b0a041c 	blvs	2a18c0 <__ram_ret_data_start+0x29e030>
   2084c:	26cf051f 			; <UNDEFINED> instruction: 0x26cf051f
   20850:	7b1d0000 	blvc	760858 <__ram_ret_data_start+0x75cfc8>
   20854:	0a000091 	beq	20aa0 <__ram_ret_data_start+0x1d210>
   20858:	61171f6d 	tstvs	r7, sp, ror #30
   2085c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20860:	00004e7c 	andeq	r4, r0, ip, ror lr
   20864:	1e1f6e0a 	cdpne	14, 1, cr6, cr15, cr10, {0}
   20868:	00001174 	andeq	r1, r0, r4, ror r1
   2086c:	0a041c00 	beq	127874 <__ram_ret_data_start+0x123fe4>
   20870:	f4051f70 			; <UNDEFINED> instruction: 0xf4051f70
   20874:	1d000026 	stcne	0, cr0, [r0, #-152]	; 0xffffff68
   20878:	00003620 	andeq	r3, r0, r0, lsr #12
   2087c:	171f720a 	ldrne	r7, [pc, -sl, lsl #4]
   20880:	00000961 	andeq	r0, r0, r1, ror #18
   20884:	0078551d 	rsbseq	r5, r8, sp, lsl r5
   20888:	1f730a00 	svcne	0x00730a00
   2088c:	0011741e 	andseq	r7, r1, lr, lsl r4
   20890:	041c0000 	ldreq	r0, [ip], #-0
   20894:	051f750a 	ldreq	r7, [pc, #-1290]	; 20392 <__ram_ret_data_start+0x1cb02>
   20898:	00002719 	andeq	r2, r0, r9, lsl r7
   2089c:	0036261d 	eorseq	r2, r6, sp, lsl r6
   208a0:	1f770a00 	svcne	0x00770a00
   208a4:	00096117 	andeq	r6, r9, r7, lsl r1
   208a8:	a2f21d00 	rscsge	r1, r2, #0, 26
   208ac:	780a0000 	stmdavc	sl, {}	; <UNPREDICTABLE>
   208b0:	11741e1f 	cmnne	r4, pc, lsl lr
   208b4:	1c000000 	stcne	0, cr0, [r0], {-0}
   208b8:	1f7a0a04 	svcne	0x007a0a04
   208bc:	00273e05 	eoreq	r3, r7, r5, lsl #28
   208c0:	362c1d00 	strtcc	r1, [ip], -r0, lsl #26
   208c4:	7c0a0000 	stcvc	0, cr0, [sl], {-0}
   208c8:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   208cc:	6b1d0000 	blvs	7608d4 <__ram_ret_data_start+0x75d044>
   208d0:	0a000034 	beq	209a8 <__ram_ret_data_start+0x1d118>
   208d4:	741e1f7d 	ldrvc	r1, [lr], #-3965	; 0xfffff083
   208d8:	00000011 	andeq	r0, r0, r1, lsl r0
   208dc:	7f0a041c 	svcvc	0x000a041c
   208e0:	2763051f 			; <UNDEFINED> instruction: 0x2763051f
   208e4:	321d0000 	andscc	r0, sp, #0
   208e8:	0a000036 	beq	209c8 <__ram_ret_data_start+0x1d138>
   208ec:	61171f81 	tstvs	r7, r1, lsl #31
   208f0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   208f4:	00005c56 	andeq	r5, r0, r6, asr ip
   208f8:	1e1f820a 	cdpne	2, 1, cr8, cr15, cr10, {0}
   208fc:	00001174 	andeq	r1, r0, r4, ror r1
   20900:	0a041c00 	beq	127908 <__ram_ret_data_start+0x124078>
   20904:	88051f84 	stmdahi	r5, {r2, r7, r8, r9, sl, fp, ip}
   20908:	1d000027 	stcne	0, cr0, [r0, #-156]	; 0xffffff64
   2090c:	00003638 	andeq	r3, r0, r8, lsr r6
   20910:	171f860a 	ldrne	r8, [pc, -sl, lsl #12]
   20914:	00000961 	andeq	r0, r0, r1, ror #18
   20918:	0087071d 	addeq	r0, r7, sp, lsl r7
   2091c:	1f870a00 	svcne	0x00870a00
   20920:	0011741e 	andseq	r7, r1, lr, lsl r4
   20924:	041c0000 	ldreq	r0, [ip], #-0
   20928:	051f890a 	ldreq	r8, [pc, #-2314]	; 20026 <__ram_ret_data_start+0x1c796>
   2092c:	000027ad 	andeq	r2, r0, sp, lsr #15
   20930:	00363e1d 	eorseq	r3, r6, sp, lsl lr
   20934:	1f8b0a00 	svcne	0x008b0a00
   20938:	00096117 	andeq	r6, r9, r7, lsl r1
   2093c:	82b51d00 	adcshi	r1, r5, #0, 26
   20940:	8c0a0000 	stchi	0, cr0, [sl], {-0}
   20944:	11741e1f 	cmnne	r4, pc, lsl lr
   20948:	1c000000 	stcne	0, cr0, [r0], {-0}
   2094c:	1f8e0a04 	svcne	0x008e0a04
   20950:	0027d205 	eoreq	sp, r7, r5, lsl #4
   20954:	1bbf1d00 	blne	fefe7d5c <__data_end_ram_ret__+0xdeef7d5c>
   20958:	900a0000 	andls	r0, sl, r0
   2095c:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   20960:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
   20964:	0a00003f 	beq	20a68 <__ram_ret_data_start+0x1d1d8>
   20968:	741e1f91 	ldrvc	r1, [lr], #-3985	; 0xfffff06f
   2096c:	00000011 	andeq	r0, r0, r1, lsl r0
   20970:	930a041c 	movwls	r0, #42012	; 0xa41c
   20974:	27f7051f 			; <UNDEFINED> instruction: 0x27f7051f
   20978:	0e1d0000 	cdpeq	0, 1, cr0, cr13, cr0, {0}
   2097c:	0a000037 	beq	20a60 <__ram_ret_data_start+0x1d1d0>
   20980:	61171f95 			; <UNDEFINED> instruction: 0x61171f95
   20984:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20988:	000031b7 			; <UNDEFINED> instruction: 0x000031b7
   2098c:	1e1f960a 	cfmsub32ne	mvax0, mvfx9, mvfx15, mvfx10
   20990:	00001174 	andeq	r1, r0, r4, ror r1
   20994:	0a041c00 	beq	12799c <__ram_ret_data_start+0x12410c>
   20998:	1c051f98 	stcne	15, cr1, [r5], {152}	; 0x98
   2099c:	1d000028 	stcne	0, cr0, [r0, #-160]	; 0xffffff60
   209a0:	00003714 	andeq	r3, r0, r4, lsl r7
   209a4:	171f9a0a 	ldrne	r9, [pc, -sl, lsl #20]
   209a8:	00000961 	andeq	r0, r0, r1, ror #18
   209ac:	005a981d 	subseq	r9, sl, sp, lsl r8
   209b0:	1f9b0a00 	svcne	0x009b0a00
   209b4:	0011741e 	andseq	r7, r1, lr, lsl r4
   209b8:	041c0000 	ldreq	r0, [ip], #-0
   209bc:	051f9d0a 	ldreq	r9, [pc, #-3338]	; 1fcba <__ram_ret_data_start+0x1c42a>
   209c0:	00002841 	andeq	r2, r0, r1, asr #16
   209c4:	00371a1d 	eorseq	r1, r7, sp, lsl sl
   209c8:	1f9f0a00 	svcne	0x009f0a00
   209cc:	00096117 	andeq	r6, r9, r7, lsl r1
   209d0:	854e1d00 	strbhi	r1, [lr, #-3328]	; 0xfffff300
   209d4:	a00a0000 	andge	r0, sl, r0
   209d8:	11741e1f 	cmnne	r4, pc, lsl lr
   209dc:	1c000000 	stcne	0, cr0, [r0], {-0}
   209e0:	1fa20a04 	svcne	0x00a20a04
   209e4:	00286605 	eoreq	r6, r8, r5, lsl #12
   209e8:	37201d00 	strcc	r1, [r0, -r0, lsl #26]!
   209ec:	a40a0000 	strge	r0, [sl], #-0
   209f0:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   209f4:	c41d0000 	ldrgt	r0, [sp], #-0
   209f8:	0a000017 	beq	20a5c <__ram_ret_data_start+0x1d1cc>
   209fc:	741e1fa5 	ldrvc	r1, [lr], #-4005	; 0xfffff05b
   20a00:	00000011 	andeq	r0, r0, r1, lsl r0
   20a04:	a70a041c 	smladge	sl, ip, r4, r0
   20a08:	288b051f 	stmcs	fp, {r0, r1, r2, r3, r4, r8, sl}
   20a0c:	261d0000 	ldrcs	r0, [sp], -r0
   20a10:	0a000037 	beq	20af4 <__ram_ret_data_start+0x1d264>
   20a14:	61171fa9 	tstvs	r7, r9, lsr #31
   20a18:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20a1c:	0000420f 	andeq	r4, r0, pc, lsl #4
   20a20:	1e1faa0a 	vnmlsne.f32	s20, s30, s20
   20a24:	00001174 	andeq	r1, r0, r4, ror r1
   20a28:	0a041c00 	beq	127a30 <__ram_ret_data_start+0x1241a0>
   20a2c:	b0051fac 	andlt	r1, r5, ip, lsr #31
   20a30:	1d000028 	stcne	0, cr0, [r0, #-160]	; 0xffffff60
   20a34:	0000372c 	andeq	r3, r0, ip, lsr #14
   20a38:	171fae0a 	ldrne	sl, [pc, -sl, lsl #28]
   20a3c:	00000961 	andeq	r0, r0, r1, ror #18
   20a40:	0069af1d 	rsbeq	sl, r9, sp, lsl pc
   20a44:	1faf0a00 	svcne	0x00af0a00
   20a48:	0011741e 	andseq	r7, r1, lr, lsl r4
   20a4c:	041c0000 	ldreq	r0, [ip], #-0
   20a50:	051fb10a 	ldreq	fp, [pc, #-266]	; 2094e <__ram_ret_data_start+0x1d0be>
   20a54:	000028d5 	ldrdeq	r2, [r0], -r5
   20a58:	0037321d 	eorseq	r3, r7, sp, lsl r2
   20a5c:	1fb30a00 	svcne	0x00b30a00
   20a60:	00096117 	andeq	r6, r9, r7, lsl r1
   20a64:	94811d00 	strls	r1, [r1], #3328	; 0xd00
   20a68:	b40a0000 	strlt	r0, [sl], #-0
   20a6c:	11741e1f 	cmnne	r4, pc, lsl lr
   20a70:	1c000000 	stcne	0, cr0, [r0], {-0}
   20a74:	1fb60a04 	svcne	0x00b60a04
   20a78:	0028fa05 	eoreq	pc, r8, r5, lsl #20
   20a7c:	37381d00 	ldrcc	r1, [r8, -r0, lsl #26]!
   20a80:	b80a0000 	stmdalt	sl, {}	; <UNPREDICTABLE>
   20a84:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   20a88:	3e1d0000 	cdpcc	0, 1, cr0, cr13, cr0, {0}
   20a8c:	0a000025 	beq	20b28 <__ram_ret_data_start+0x1d298>
   20a90:	741e1fb9 	ldrvc	r1, [lr], #-4025	; 0xfffff047
   20a94:	00000011 	andeq	r0, r0, r1, lsl r0
   20a98:	bb0a041c 	bllt	2a1b10 <__ram_ret_data_start+0x29e280>
   20a9c:	291f051f 	ldmdbcs	pc, {r0, r1, r2, r3, r4, r8, sl}	; <UNPREDICTABLE>
   20aa0:	3e1d0000 	cdpcc	0, 1, cr0, cr13, cr0, {0}
   20aa4:	0a000037 	beq	20b88 <__ram_ret_data_start+0x1d2f8>
   20aa8:	61171fbd 			; <UNDEFINED> instruction: 0x61171fbd
   20aac:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20ab0:	00004f12 	andeq	r4, r0, r2, lsl pc
   20ab4:	1e1fbe0a 	cdpne	14, 1, cr11, cr15, cr10, {0}
   20ab8:	00001174 	andeq	r1, r0, r4, ror r1
   20abc:	0a041c00 	beq	127ac4 <__ram_ret_data_start+0x124234>
   20ac0:	44051fc0 	strmi	r1, [r5], #-4032	; 0xfffff040
   20ac4:	1d000029 	stcne	0, cr0, [r0, #-164]	; 0xffffff5c
   20ac8:	00009381 	andeq	r9, r0, r1, lsl #7
   20acc:	171fc20a 	ldrne	ip, [pc, -sl, lsl #4]
   20ad0:	00000961 	andeq	r0, r0, r1, ror #18
   20ad4:	0046b71d 	subeq	fp, r6, sp, lsl r7
   20ad8:	1fc30a00 	svcne	0x00c30a00
   20adc:	0011741e 	andseq	r7, r1, lr, lsl r4
   20ae0:	041c0000 	ldreq	r0, [ip], #-0
   20ae4:	051fc50a 	ldreq	ip, [pc, #-1290]	; 205e2 <__ram_ret_data_start+0x1cd52>
   20ae8:	00002969 	andeq	r2, r0, r9, ror #18
   20aec:	0094b61d 	addseq	fp, r4, sp, lsl r6
   20af0:	1fc70a00 	svcne	0x00c70a00
   20af4:	00096117 	andeq	r6, r9, r7, lsl r1
   20af8:	68731d00 	ldmdavs	r3!, {r8, sl, fp, ip}^
   20afc:	c80a0000 	stmdagt	sl, {}	; <UNPREDICTABLE>
   20b00:	11741e1f 	cmnne	r4, pc, lsl lr
   20b04:	1c000000 	stcne	0, cr0, [r0], {-0}
   20b08:	1fca0a04 	svcne	0x00ca0a04
   20b0c:	00298e05 	eoreq	r8, r9, r5, lsl #28
   20b10:	37be1d00 	ldrcc	r1, [lr, r0, lsl #26]!
   20b14:	cc0a0000 	stcgt	0, cr0, [sl], {-0}
   20b18:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   20b1c:	bf1d0000 	svclt	0x001d0000
   20b20:	0a000092 	beq	20d70 <__ram_ret_data_start+0x1d4e0>
   20b24:	741e1fcd 	ldrvc	r1, [lr], #-4045	; 0xfffff033
   20b28:	00000011 	andeq	r0, r0, r1, lsl r0
   20b2c:	cf0a041c 	svcgt	0x000a041c
   20b30:	29b3051f 	ldmibcs	r3!, {r0, r1, r2, r3, r4, r8, sl}
   20b34:	c41d0000 	ldrgt	r0, [sp], #-0
   20b38:	0a000037 	beq	20c1c <__ram_ret_data_start+0x1d38c>
   20b3c:	61171fd1 			; <UNDEFINED> instruction: 0x61171fd1
   20b40:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20b44:	000023f9 	strdeq	r2, [r0], -r9
   20b48:	1e1fd20a 	cdpne	2, 1, cr13, cr15, cr10, {0}
   20b4c:	00001174 	andeq	r1, r0, r4, ror r1
   20b50:	0a041c00 	beq	127b58 <__ram_ret_data_start+0x1242c8>
   20b54:	d8051fd4 	stmdale	r5, {r2, r4, r6, r7, r8, r9, sl, fp, ip}
   20b58:	1d000029 	stcne	0, cr0, [r0, #-164]	; 0xffffff5c
   20b5c:	000037ca 	andeq	r3, r0, sl, asr #15
   20b60:	171fd60a 	ldrne	sp, [pc, -sl, lsl #12]
   20b64:	00000961 	andeq	r0, r0, r1, ror #18
   20b68:	004df81d 	subeq	pc, sp, sp, lsl r8	; <UNPREDICTABLE>
   20b6c:	1fd70a00 	svcne	0x00d70a00
   20b70:	0011741e 	andseq	r7, r1, lr, lsl r4
   20b74:	041c0000 	ldreq	r0, [ip], #-0
   20b78:	051fd90a 	ldreq	sp, [pc, #-2314]	; 20276 <__ram_ret_data_start+0x1c9e6>
   20b7c:	000029fd 	strdeq	r2, [r0], -sp
   20b80:	0037d01d 	eorseq	sp, r7, sp, lsl r0
   20b84:	1fdb0a00 	svcne	0x00db0a00
   20b88:	00096117 	andeq	r6, r9, r7, lsl r1
   20b8c:	77011d00 	strvc	r1, [r1, -r0, lsl #26]
   20b90:	dc0a0000 	stcle	0, cr0, [sl], {-0}
   20b94:	11741e1f 	cmnne	r4, pc, lsl lr
   20b98:	1c000000 	stcne	0, cr0, [r0], {-0}
   20b9c:	1fde0a04 	svcne	0x00de0a04
   20ba0:	002a2205 	eoreq	r2, sl, r5, lsl #4
   20ba4:	37d61d00 	ldrbcc	r1, [r6, r0, lsl #26]
   20ba8:	e00a0000 	and	r0, sl, r0
   20bac:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   20bb0:	181d0000 	ldmdane	sp, {}	; <UNPREDICTABLE>
   20bb4:	0a0000a2 	beq	20e44 <__ram_ret_data_start+0x1d5b4>
   20bb8:	741e1fe1 	ldrvc	r1, [lr], #-4065	; 0xfffff01f
   20bbc:	00000011 	andeq	r0, r0, r1, lsl r0
   20bc0:	e30a041c 	movw	r0, #42012	; 0xa41c
   20bc4:	2a47051f 	bcs	11e2048 <__ram_ret_data_start+0x11de7b8>
   20bc8:	dc1d0000 	ldcle	0, cr0, [sp], {-0}
   20bcc:	0a000037 	beq	20cb0 <__ram_ret_data_start+0x1d420>
   20bd0:	61171fe5 	tstvs	r7, r5, ror #31
   20bd4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20bd8:	000032bd 			; <UNDEFINED> instruction: 0x000032bd
   20bdc:	1e1fe60a 	cfmsub32ne	mvax0, mvfx14, mvfx15, mvfx10
   20be0:	00001174 	andeq	r1, r0, r4, ror r1
   20be4:	0a041c00 	beq	127bec <__ram_ret_data_start+0x12435c>
   20be8:	6c051fe8 	stcvs	15, cr1, [r5], {232}	; 0xe8
   20bec:	1d00002a 	stcne	0, cr0, [r0, #-168]	; 0xffffff58
   20bf0:	000037e2 	andeq	r3, r0, r2, ror #15
   20bf4:	171fea0a 	ldrne	lr, [pc, -sl, lsl #20]
   20bf8:	00000961 	andeq	r0, r0, r1, ror #18
   20bfc:	005b5f1d 	subseq	r5, fp, sp, lsl pc
   20c00:	1feb0a00 	svcne	0x00eb0a00
   20c04:	0011741e 	andseq	r7, r1, lr, lsl r4
   20c08:	041c0000 	ldreq	r0, [ip], #-0
   20c0c:	051fed0a 	ldreq	lr, [pc, #-3338]	; 1ff0a <__ram_ret_data_start+0x1c67a>
   20c10:	00002a91 	muleq	r0, r1, sl
   20c14:	0037e81d 	eorseq	lr, r7, sp, lsl r8
   20c18:	1fef0a00 	svcne	0x00ef0a00
   20c1c:	00096117 	andeq	r6, r9, r7, lsl r1
   20c20:	85f01d00 	ldrbhi	r1, [r0, #3328]!	; 0xd00
   20c24:	f00a0000 			; <UNDEFINED> instruction: 0xf00a0000
   20c28:	11741e1f 	cmnne	r4, pc, lsl lr
   20c2c:	1c000000 	stcne	0, cr0, [r0], {-0}
   20c30:	1ff20a04 	svcne	0x00f20a04
   20c34:	002ab605 	eoreq	fp, sl, r5, lsl #12
   20c38:	94dd1d00 	ldrbls	r1, [sp], #3328	; 0xd00
   20c3c:	f40a0000 	vst4.8	{d0-d3}, [sl], r0
   20c40:	0961171f 	stmdbeq	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, ip}^
   20c44:	271d0000 	ldrcs	r0, [sp, -r0]
   20c48:	0a000018 	beq	20cb0 <__ram_ret_data_start+0x1d420>
   20c4c:	741e1ff5 	ldrvc	r1, [lr], #-4085	; 0xfffff00b
   20c50:	00000011 	andeq	r0, r0, r1, lsl r0
   20c54:	f70a041c 			; <UNDEFINED> instruction: 0xf70a041c
   20c58:	2adb051f 	bcs	ff6e20dc <__data_end_ram_ret__+0xdf5f20dc>
   20c5c:	201d0000 	andscs	r0, sp, r0
   20c60:	0a000038 	beq	20d48 <__ram_ret_data_start+0x1d4b8>
   20c64:	61171ff9 			; <UNDEFINED> instruction: 0x61171ff9
   20c68:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20c6c:	0000a0bc 	strheq	sl, [r0], -ip
   20c70:	1e1ffa0a 	vnmlsne.f32	s30, s30, s20
   20c74:	00001174 	andeq	r1, r0, r4, ror r1
   20c78:	0a041c00 	beq	127c80 <__ram_ret_data_start+0x1243f0>
   20c7c:	00051ffc 	strdeq	r1, [r5], -ip
   20c80:	1d00002b 	stcne	0, cr0, [r0, #-172]	; 0xffffff54
   20c84:	00003826 	andeq	r3, r0, r6, lsr #16
   20c88:	171ffe0a 	ldrne	pc, [pc, -sl, lsl #28]
   20c8c:	00000961 	andeq	r0, r0, r1, ror #18
   20c90:	0031001d 	eorseq	r0, r1, sp, lsl r0
   20c94:	1fff0a00 	svcne	0x00ff0a00
   20c98:	0011741e 	andseq	r7, r1, lr, lsl r4
   20c9c:	041c0000 	ldreq	r0, [ip], #-0
   20ca0:	0520010a 	streq	r0, [r0, #-266]!	; 0xfffffef6
   20ca4:	00002b25 	andeq	r2, r0, r5, lsr #22
   20ca8:	005b341d 	subseq	r3, fp, sp, lsl r4
   20cac:	20030a00 	andcs	r0, r3, r0, lsl #20
   20cb0:	00096117 	andeq	r6, r9, r7, lsl r1
   20cb4:	598e1d00 	stmibpl	lr, {r8, sl, fp, ip}
   20cb8:	040a0000 	streq	r0, [sl], #-0
   20cbc:	11741e20 	cmnne	r4, r0, lsr #28
   20cc0:	1c000000 	stcne	0, cr0, [r0], {-0}
   20cc4:	20060a04 	andcs	r0, r6, r4, lsl #20
   20cc8:	002b4a05 	eoreq	r4, fp, r5, lsl #20
   20ccc:	382c1d00 	stmdacc	ip!, {r8, sl, fp, ip}
   20cd0:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
   20cd4:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   20cd8:	e11d0000 	tst	sp, r0
   20cdc:	0a000084 	beq	20ef4 <__ram_ret_data_start+0x1d664>
   20ce0:	741e2009 	ldrvc	r2, [lr], #-9
   20ce4:	00000011 	andeq	r0, r0, r1, lsl r0
   20ce8:	0b0a041c 	bleq	2a1d60 <__ram_ret_data_start+0x29e4d0>
   20cec:	2b6f0520 	blcs	1be2174 <__ram_ret_data_start+0x1bde8e4>
   20cf0:	321d0000 	andscc	r0, sp, #0
   20cf4:	0a000038 	beq	20ddc <__ram_ret_data_start+0x1d54c>
   20cf8:	6117200d 	tstvs	r7, sp
   20cfc:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20d00:	0000aed1 	ldrdeq	sl, [r0], -r1
   20d04:	1e200e0a 	cdpne	14, 2, cr0, cr0, cr10, {0}
   20d08:	00001174 	andeq	r1, r0, r4, ror r1
   20d0c:	0a041c00 	beq	127d14 <__ram_ret_data_start+0x124484>
   20d10:	94052010 	strls	r2, [r5], #-16
   20d14:	1d00002b 	stcne	0, cr0, [r0, #-172]	; 0xffffff54
   20d18:	00003838 	andeq	r3, r0, r8, lsr r8
   20d1c:	1720120a 	strne	r1, [r0, -sl, lsl #4]!
   20d20:	00000961 	andeq	r0, r0, r1, ror #18
   20d24:	003b061d 	eorseq	r0, fp, sp, lsl r6
   20d28:	20130a00 	andscs	r0, r3, r0, lsl #20
   20d2c:	0011741e 	andseq	r7, r1, lr, lsl r4
   20d30:	041c0000 	ldreq	r0, [ip], #-0
   20d34:	0520150a 	streq	r1, [r0, #-1290]!	; 0xfffffaf6
   20d38:	00002bb9 			; <UNDEFINED> instruction: 0x00002bb9
   20d3c:	00383e1d 	eorseq	r3, r8, sp, lsl lr
   20d40:	20170a00 	andscs	r0, r7, r0, lsl #20
   20d44:	00096117 	andeq	r6, r9, r7, lsl r1
   20d48:	8cc61d00 	stclhi	13, cr1, [r6], {0}
   20d4c:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
   20d50:	11741e20 	cmnne	r4, r0, lsr #28
   20d54:	1c000000 	stcne	0, cr0, [r0], {-0}
   20d58:	201a0a04 	andscs	r0, sl, r4, lsl #20
   20d5c:	002bde05 	eoreq	sp, fp, r5, lsl #28
   20d60:	38441d00 	stmdacc	r4, {r8, sl, fp, ip}^
   20d64:	1c0a0000 	stcne	0, cr0, [sl], {-0}
   20d68:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   20d6c:	791d0000 	ldmdbvc	sp, {}	; <UNPREDICTABLE>
   20d70:	0a000093 	beq	20fc4 <__ram_ret_data_start+0x1d734>
   20d74:	741e201d 	ldrvc	r2, [lr], #-29	; 0xffffffe3
   20d78:	00000011 	andeq	r0, r0, r1, lsl r0
   20d7c:	1f0a041c 	svcne	0x000a041c
   20d80:	2c030520 	cfstr32cs	mvfx0, [r3], {32}
   20d84:	4a1d0000 	bmi	760d8c <__ram_ret_data_start+0x75d4fc>
   20d88:	0a000038 	beq	20e70 <__ram_ret_data_start+0x1d5e0>
   20d8c:	61172021 	tstvs	r7, r1, lsr #32
   20d90:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20d94:	000024a0 	andeq	r2, r0, r0, lsr #9
   20d98:	1e20220a 	cdpne	2, 2, cr2, cr0, cr10, {0}
   20d9c:	00001174 	andeq	r1, r0, r4, ror r1
   20da0:	0a041c00 	beq	127da8 <__ram_ret_data_start+0x124518>
   20da4:	28052024 	stmdacs	r5, {r2, r5, sp}
   20da8:	1d00002c 	stcne	0, cr0, [r0, #-176]	; 0xffffff50
   20dac:	00003850 	andeq	r3, r0, r0, asr r8
   20db0:	1720260a 	strne	r2, [r0, -sl, lsl #12]!
   20db4:	00000961 	andeq	r0, r0, r1, ror #18
   20db8:	004e741d 	subeq	r7, lr, sp, lsl r4
   20dbc:	20270a00 	eorcs	r0, r7, r0, lsl #20
   20dc0:	0011741e 	andseq	r7, r1, lr, lsl r4
   20dc4:	041c0000 	ldreq	r0, [ip], #-0
   20dc8:	0520290a 	streq	r2, [r0, #-2314]!	; 0xfffff6f6
   20dcc:	00002c4d 	andeq	r2, r0, sp, asr #24
   20dd0:	0070ad1d 	rsbseq	sl, r0, sp, lsl sp
   20dd4:	202b0a00 	eorcs	r0, fp, r0, lsl #20
   20dd8:	00096117 	andeq	r6, r9, r7, lsl r1
   20ddc:	3f511d00 	svccc	0x00511d00
   20de0:	2c0a0000 	stccs	0, cr0, [sl], {-0}
   20de4:	11741e20 	cmnne	r4, r0, lsr #28
   20de8:	1c000000 	stcne	0, cr0, [r0], {-0}
   20dec:	202e0a04 	eorcs	r0, lr, r4, lsl #20
   20df0:	002c7205 	eoreq	r7, ip, r5, lsl #4
   20df4:	70b41d00 	adcsvc	r1, r4, r0, lsl #26
   20df8:	300a0000 	andcc	r0, sl, r0
   20dfc:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   20e00:	bd1d0000 	ldclt	0, cr0, [sp, #-0]
   20e04:	0a000066 	beq	20fa4 <__ram_ret_data_start+0x1d714>
   20e08:	741e2031 	ldrvc	r2, [lr], #-49	; 0xffffffcf
   20e0c:	00000011 	andeq	r0, r0, r1, lsl r0
   20e10:	330a041c 	movwcc	r0, #42012	; 0xa41c
   20e14:	2c970520 	cfldr32cs	mvfx0, [r7], {32}
   20e18:	bb1d0000 	bllt	760e20 <__ram_ret_data_start+0x75d590>
   20e1c:	0a000070 	beq	20fe4 <__ram_ret_data_start+0x1d754>
   20e20:	61172035 	tstvs	r7, r5, lsr r0
   20e24:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20e28:	000090c5 	andeq	r9, r0, r5, asr #1
   20e2c:	1e20360a 	cfmadda32ne	mvax0, mvax3, mvfx0, mvfx10
   20e30:	00001174 	andeq	r1, r0, r4, ror r1
   20e34:	0a041c00 	beq	127e3c <__ram_ret_data_start+0x1245ac>
   20e38:	bc052038 	stclt	0, cr2, [r5], {56}	; 0x38
   20e3c:	1d00002c 	stcne	0, cr0, [r0, #-176]	; 0xffffff50
   20e40:	000070c2 	andeq	r7, r0, r2, asr #1
   20e44:	17203a0a 	strne	r3, [r0, -sl, lsl #20]!
   20e48:	00000961 	andeq	r0, r0, r1, ror #18
   20e4c:	0022a91d 	eoreq	sl, r2, sp, lsl r9
   20e50:	203b0a00 	eorscs	r0, fp, r0, lsl #20
   20e54:	0011741e 	andseq	r7, r1, lr, lsl r4
   20e58:	041c0000 	ldreq	r0, [ip], #-0
   20e5c:	05203d0a 	streq	r3, [r0, #-3338]!	; 0xfffff2f6
   20e60:	00002ce1 	andeq	r2, r0, r1, ror #25
   20e64:	0070c91d 	rsbseq	ip, r0, sp, lsl r9
   20e68:	203f0a00 	eorscs	r0, pc, r0, lsl #20
   20e6c:	00096117 	andeq	r6, r9, r7, lsl r1
   20e70:	4cca1d00 	stclmi	13, cr1, [sl], {0}
   20e74:	400a0000 	andmi	r0, sl, r0
   20e78:	11741e20 	cmnne	r4, r0, lsr #28
   20e7c:	1c000000 	stcne	0, cr0, [r0], {-0}
   20e80:	20420a04 	subcs	r0, r2, r4, lsl #20
   20e84:	002d0605 	eoreq	r0, sp, r5, lsl #12
   20e88:	70d01d00 	sbcsvc	r1, r0, r0, lsl #26
   20e8c:	440a0000 	strmi	r0, [sl], #-0
   20e90:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   20e94:	e61d0000 	ldr	r0, [sp], -r0
   20e98:	0a000075 	beq	21074 <__ram_ret_data_start+0x1d7e4>
   20e9c:	741e2045 	ldrvc	r2, [lr], #-69	; 0xffffffbb
   20ea0:	00000011 	andeq	r0, r0, r1, lsl r0
   20ea4:	470a041c 	smladmi	sl, ip, r4, r0
   20ea8:	2d2b0520 	cfstr32cs	mvfx0, [fp, #-128]!	; 0xffffff80
   20eac:	d71d0000 	ldrle	r0, [sp, -r0]
   20eb0:	0a000070 	beq	21078 <__ram_ret_data_start+0x1d7e8>
   20eb4:	61172049 	tstvs	r7, r9, asr #32
   20eb8:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20ebc:	0000a11a 	andeq	sl, r0, sl, lsl r1
   20ec0:	1e204a0a 	vmulne.f32	s8, s0, s20
   20ec4:	00001174 	andeq	r1, r0, r4, ror r1
   20ec8:	0a041c00 	beq	127ed0 <__ram_ret_data_start+0x124640>
   20ecc:	5005204c 	andpl	r2, r5, ip, asr #32
   20ed0:	1d00002d 	stcne	0, cr0, [r0, #-180]	; 0xffffff4c
   20ed4:	000070de 	ldrdeq	r7, [r0], -lr
   20ed8:	17204e0a 	strne	r4, [r0, -sl, lsl #28]!
   20edc:	00000961 	andeq	r0, r0, r1, ror #18
   20ee0:	00313d1d 	eorseq	r3, r1, sp, lsl sp
   20ee4:	204f0a00 	subcs	r0, pc, r0, lsl #20
   20ee8:	0011741e 	andseq	r7, r1, lr, lsl r4
   20eec:	041c0000 	ldreq	r0, [ip], #-0
   20ef0:	0520510a 	streq	r5, [r0, #-266]!	; 0xfffffef6
   20ef4:	00002d75 	andeq	r2, r0, r5, ror sp
   20ef8:	0070e51d 	rsbseq	lr, r0, sp, lsl r5
   20efc:	20530a00 	subscs	r0, r3, r0, lsl #20
   20f00:	00096117 	andeq	r6, r9, r7, lsl r1
   20f04:	59d11d00 	ldmibpl	r1, {r8, sl, fp, ip}^
   20f08:	540a0000 	strpl	r0, [sl], #-0
   20f0c:	11741e20 	cmnne	r4, r0, lsr #28
   20f10:	1c000000 	stcne	0, cr0, [r0], {-0}
   20f14:	20560a04 	subscs	r0, r6, r4, lsl #20
   20f18:	002d9a05 	eoreq	r9, sp, r5, lsl #20
   20f1c:	70ec1d00 	rscvc	r1, ip, r0, lsl #26
   20f20:	580a0000 	stmdapl	sl, {}	; <UNPREDICTABLE>
   20f24:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   20f28:	061d0000 	ldreq	r0, [sp], -r0
   20f2c:	0a000085 	beq	21148 <__ram_ret_data_start+0x1d8b8>
   20f30:	741e2059 	ldrvc	r2, [lr], #-89	; 0xffffffa7
   20f34:	00000011 	andeq	r0, r0, r1, lsl r0
   20f38:	5b0a041c 	blpl	2a1fb0 <__ram_ret_data_start+0x29e720>
   20f3c:	2dbf0520 	cfldr32cs	mvfx0, [pc, #128]!	; 20fc4 <__ram_ret_data_start+0x1d734>
   20f40:	a91d0000 	ldmdbge	sp, {}	; <UNPREDICTABLE>
   20f44:	0a000071 	beq	21110 <__ram_ret_data_start+0x1d880>
   20f48:	6117205d 	tstvs	r7, sp, asr r0
   20f4c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20f50:	000074a7 	andeq	r7, r0, r7, lsr #9
   20f54:	1e205e0a 	cdpne	14, 2, cr5, cr0, cr10, {0}
   20f58:	00001174 	andeq	r1, r0, r4, ror r1
   20f5c:	0a041c00 	beq	127f64 <__ram_ret_data_start+0x1246d4>
   20f60:	e4052060 	str	r2, [r5], #-96	; 0xffffffa0
   20f64:	1d00002d 	stcne	0, cr0, [r0, #-180]	; 0xffffff4c
   20f68:	000071b0 			; <UNDEFINED> instruction: 0x000071b0
   20f6c:	1720620a 	strne	r6, [r0, -sl, lsl #4]!
   20f70:	00000961 	andeq	r0, r0, r1, ror #18
   20f74:	009e931d 	addseq	r9, lr, sp, lsl r3
   20f78:	20630a00 	rsbcs	r0, r3, r0, lsl #20
   20f7c:	0011741e 	andseq	r7, r1, lr, lsl r4
   20f80:	041c0000 	ldreq	r0, [ip], #-0
   20f84:	0520650a 	streq	r6, [r0, #-1290]!	; 0xfffffaf6
   20f88:	00002e09 	andeq	r2, r0, r9, lsl #28
   20f8c:	0071b71d 	rsbseq	fp, r1, sp, lsl r7
   20f90:	20670a00 	rsbcs	r0, r7, r0, lsl #20
   20f94:	00096117 	andeq	r6, r9, r7, lsl r1
   20f98:	2fdb1d00 	svccs	0x00db1d00
   20f9c:	680a0000 	stmdavs	sl, {}	; <UNPREDICTABLE>
   20fa0:	11741e20 	cmnne	r4, r0, lsr #28
   20fa4:	1c000000 	stcne	0, cr0, [r0], {-0}
   20fa8:	206a0a04 	rsbcs	r0, sl, r4, lsl #20
   20fac:	002e2e05 	eoreq	r2, lr, r5, lsl #28
   20fb0:	71be1d00 			; <UNDEFINED> instruction: 0x71be1d00
   20fb4:	6c0a0000 	stcvs	0, cr0, [sl], {-0}
   20fb8:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   20fbc:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
   20fc0:	0a000058 	beq	21128 <__ram_ret_data_start+0x1d898>
   20fc4:	741e206d 	ldrvc	r2, [lr], #-109	; 0xffffff93
   20fc8:	00000011 	andeq	r0, r0, r1, lsl r0
   20fcc:	6f0a041c 	svcvs	0x000a041c
   20fd0:	2e530520 	cdpcs	5, 5, cr0, cr3, cr0, {1}
   20fd4:	c51d0000 	ldrgt	r0, [sp, #-0]
   20fd8:	0a000071 	beq	211a4 <__ram_ret_data_start+0x1d914>
   20fdc:	61172071 	tstvs	r7, r1, ror r0
   20fe0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   20fe4:	0000835f 	andeq	r8, r0, pc, asr r3
   20fe8:	1e20720a 	cdpne	2, 2, cr7, cr0, cr10, {0}
   20fec:	00001174 	andeq	r1, r0, r4, ror r1
   20ff0:	0a041c00 	beq	127ff8 <__ram_ret_data_start+0x124768>
   20ff4:	78052074 	stmdavc	r5, {r2, r4, r5, r6, sp}
   20ff8:	1d00002e 	stcne	0, cr0, [r0, #-184]	; 0xffffff48
   20ffc:	000071cc 	andeq	r7, r0, ip, asr #3
   21000:	1720760a 	strne	r7, [r0, -sl, lsl #12]!
   21004:	00000961 	andeq	r0, r0, r1, ror #18
   21008:	009ae41d 	addseq	lr, sl, sp, lsl r4
   2100c:	20770a00 	rsbscs	r0, r7, r0, lsl #20
   21010:	0011741e 	andseq	r7, r1, lr, lsl r4
   21014:	041c0000 	ldreq	r0, [ip], #-0
   21018:	0520790a 	streq	r7, [r0, #-2314]!	; 0xfffff6f6
   2101c:	00002e9d 	muleq	r0, sp, lr
   21020:	0071d31d 	rsbseq	sp, r1, sp, lsl r3
   21024:	207b0a00 	rsbscs	r0, fp, r0, lsl #20
   21028:	00096117 	andeq	r6, r9, r7, lsl r1
   2102c:	40081d00 	andmi	r1, r8, r0, lsl #26
   21030:	7c0a0000 	stcvc	0, cr0, [sl], {-0}
   21034:	11741e20 	cmnne	r4, r0, lsr #28
   21038:	1c000000 	stcne	0, cr0, [r0], {-0}
   2103c:	207e0a04 	rsbscs	r0, lr, r4, lsl #20
   21040:	002ec205 	eoreq	ip, lr, r5, lsl #4
   21044:	71da1d00 	bicsvc	r1, sl, r0, lsl #26
   21048:	800a0000 	andhi	r0, sl, r0
   2104c:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   21050:	f41d0000 			; <UNDEFINED> instruction: 0xf41d0000
   21054:	0a0000a9 	beq	21300 <__ram_ret_data_start+0x1da70>
   21058:	741e2081 	ldrvc	r2, [lr], #-129	; 0xffffff7f
   2105c:	00000011 	andeq	r0, r0, r1, lsl r0
   21060:	830a041c 	movwhi	r0, #42012	; 0xa41c
   21064:	2ee70520 	cdpcs	5, 14, cr0, cr7, cr0, {1}
   21068:	e11d0000 	tst	sp, r0
   2106c:	0a000071 	beq	21238 <__ram_ret_data_start+0x1d9a8>
   21070:	61172085 	tstvs	r7, r5, lsl #1
   21074:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   21078:	0000918f 	andeq	r9, r0, pc, lsl #3
   2107c:	1e20860a 	cfmadda32ne	mvax0, mvax8, mvfx0, mvfx10
   21080:	00001174 	andeq	r1, r0, r4, ror r1
   21084:	0a041c00 	beq	12808c <__ram_ret_data_start+0x1247fc>
   21088:	0c052088 	stceq	0, cr2, [r5], {136}	; 0x88
   2108c:	1d00002f 	stcne	0, cr0, [r0, #-188]	; 0xffffff44
   21090:	000071e8 	andeq	r7, r0, r8, ror #3
   21094:	17208a0a 	strne	r8, [r0, -sl, lsl #20]!
   21098:	00000961 	andeq	r0, r0, r1, ror #18
   2109c:	001f971d 	andseq	r9, pc, sp, lsl r7	; <UNPREDICTABLE>
   210a0:	208b0a00 	addcs	r0, fp, r0, lsl #20
   210a4:	0011741e 	andseq	r7, r1, lr, lsl r4
   210a8:	041c0000 	ldreq	r0, [ip], #-0
   210ac:	05208d0a 	streq	r8, [r0, #-3338]!	; 0xfffff2f6
   210b0:	00002f31 	andeq	r2, r0, r1, lsr pc
   210b4:	00728b1d 	rsbseq	r8, r2, sp, lsl fp
   210b8:	208f0a00 	addcs	r0, pc, r0, lsl #20
   210bc:	00096117 	andeq	r6, r9, r7, lsl r1
   210c0:	abf31d00 	blge	ffce84c8 <__data_end_ram_ret__+0xdfbf84c8>
   210c4:	900a0000 	andls	r0, sl, r0
   210c8:	11741e20 	cmnne	r4, r0, lsr #28
   210cc:	1c000000 	stcne	0, cr0, [r0], {-0}
   210d0:	20920a04 	addscs	r0, r2, r4, lsl #20
   210d4:	002f5605 	eoreq	r5, pc, r5, lsl #12
   210d8:	72921d00 	addsvc	r1, r2, #0, 26
   210dc:	940a0000 	strls	r0, [sl], #-0
   210e0:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   210e4:	691d0000 	ldmdbvs	sp, {}	; <UNPREDICTABLE>
   210e8:	0a00003e 	beq	211e8 <__ram_ret_data_start+0x1d958>
   210ec:	741e2095 	ldrvc	r2, [lr], #-149	; 0xffffff6b
   210f0:	00000011 	andeq	r0, r0, r1, lsl r0
   210f4:	970a041c 	smladls	sl, ip, r4, r0
   210f8:	2f7b0520 	svccs	0x007b0520
   210fc:	991d0000 	ldmdbls	sp, {}	; <UNPREDICTABLE>
   21100:	0a000072 	beq	212d0 <__ram_ret_data_start+0x1da40>
   21104:	61172099 			; <UNDEFINED> instruction: 0x61172099
   21108:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   2110c:	000065fd 	strdeq	r6, [r0], -sp
   21110:	1e209a0a 	vmulne.f32	s18, s0, s20
   21114:	00001174 	andeq	r1, r0, r4, ror r1
   21118:	0a041c00 	beq	128120 <__ram_ret_data_start+0x124890>
   2111c:	a005209c 	mulge	r5, ip, r0
   21120:	1d00002f 	stcne	0, cr0, [r0, #-188]	; 0xffffff44
   21124:	000072a0 	andeq	r7, r0, r0, lsr #5
   21128:	17209e0a 	strne	r9, [r0, -sl, lsl #28]!
   2112c:	00000961 	andeq	r0, r0, r1, ror #18
   21130:	008ffb1d 	addeq	pc, pc, sp, lsl fp	; <UNPREDICTABLE>
   21134:	209f0a00 	addscs	r0, pc, r0, lsl #20
   21138:	0011741e 	andseq	r7, r1, lr, lsl r4
   2113c:	041c0000 	ldreq	r0, [ip], #-0
   21140:	0520a10a 	streq	sl, [r0, #-266]!	; 0xfffffef6
   21144:	00002fc5 	andeq	r2, r0, r5, asr #31
   21148:	0072a71d 	rsbseq	sl, r2, sp, lsl r7
   2114c:	20a30a00 	adccs	r0, r3, r0, lsl #20
   21150:	00096117 	andeq	r6, r9, r7, lsl r1
   21154:	22101d00 	andscs	r1, r0, #0, 26
   21158:	a40a0000 	strge	r0, [sl], #-0
   2115c:	11741e20 	cmnne	r4, r0, lsr #28
   21160:	1c000000 	stcne	0, cr0, [r0], {-0}
   21164:	20a60a04 	adccs	r0, r6, r4, lsl #20
   21168:	002fea05 	eoreq	lr, pc, r5, lsl #20
   2116c:	72ae1d00 	adcvc	r1, lr, #0, 26
   21170:	a80a0000 	stmdage	sl, {}	; <UNPREDICTABLE>
   21174:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   21178:	ae1d0000 	cdpge	0, 1, cr0, cr13, cr0, {0}
   2117c:	0a00006f 	beq	21340 <__ram_ret_data_start+0x1dab0>
   21180:	741e20a9 	ldrvc	r2, [lr], #-169	; 0xffffff57
   21184:	00000011 	andeq	r0, r0, r1, lsl r0
   21188:	ab0a041c 	blge	2a2200 <__ram_ret_data_start+0x29e970>
   2118c:	300f0520 	andcc	r0, pc, r0, lsr #10
   21190:	b51d0000 	ldrlt	r0, [sp, #-0]
   21194:	0a000072 	beq	21364 <__ram_ret_data_start+0x1dad4>
   21198:	611720ad 	tstvs	r7, sp, lsr #1
   2119c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   211a0:	00007505 	andeq	r7, r0, r5, lsl #10
   211a4:	1e20ae0a 	cdpne	14, 2, cr10, cr0, cr10, {0}
   211a8:	00001174 	andeq	r1, r0, r4, ror r1
   211ac:	0a041c00 	beq	1281b4 <__ram_ret_data_start+0x124924>
   211b0:	340520b0 	strcc	r2, [r5], #-176	; 0xffffff50
   211b4:	1d000030 	stcne	0, cr0, [r0, #-192]	; 0xffffff40
   211b8:	000072bc 			; <UNDEFINED> instruction: 0x000072bc
   211bc:	1720b20a 	strne	fp, [r0, -sl, lsl #4]!
   211c0:	00000961 	andeq	r0, r0, r1, ror #18
   211c4:	009fa51d 	addseq	sl, pc, sp, lsl r5	; <UNPREDICTABLE>
   211c8:	20b30a00 	adcscs	r0, r3, r0, lsl #20
   211cc:	0011741e 	andseq	r7, r1, lr, lsl r4
   211d0:	041c0000 	ldreq	r0, [ip], #-0
   211d4:	0520b50a 	streq	fp, [r0, #-1290]!	; 0xfffffaf6
   211d8:	00003059 	andeq	r3, r0, r9, asr r0
   211dc:	006f9c1d 	rsbeq	r9, pc, sp, lsl ip	; <UNPREDICTABLE>
   211e0:	20b70a00 	adcscs	r0, r7, r0, lsl #20
   211e4:	00096117 	andeq	r6, r9, r7, lsl r1
   211e8:	5b901d00 	blpl	fe4285f0 <__data_end_ram_ret__+0xde3385f0>
   211ec:	b80a0000 	stmdalt	sl, {}	; <UNPREDICTABLE>
   211f0:	13ac2020 			; <UNDEFINED> instruction: 0x13ac2020
   211f4:	1c000000 	stcne	0, cr0, [r0], {-0}
   211f8:	20ba0a04 	adcscs	r0, sl, r4, lsl #20
   211fc:	00307e05 	eorseq	r7, r0, r5, lsl #28
   21200:	6fa51d00 	svcvs	0x00a51d00
   21204:	bc0a0000 	stclt	0, cr0, [sl], {-0}
   21208:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   2120c:	411d0000 	tstmi	sp, r0
   21210:	0a000086 	beq	21430 <__ram_ret_data_start+0x1dba0>
   21214:	ac2020bd 	stcge	0, cr2, [r0], #-756	; 0xfffffd0c
   21218:	00000013 	andeq	r0, r0, r3, lsl r0
   2121c:	bf0a041c 	svclt	0x000a041c
   21220:	30a30520 	adccc	r0, r3, r0, lsr #10
   21224:	191d0000 	ldmdbne	sp, {}	; <UNPREDICTABLE>
   21228:	0a000070 	beq	213f0 <__ram_ret_data_start+0x1db60>
   2122c:	611720c1 	tstvs	r7, r1, asr #1
   21230:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   21234:	000075db 	ldrdeq	r7, [r0], -fp
   21238:	2020c20a 	eorcs	ip, r0, sl, lsl #4
   2123c:	000013ac 	andeq	r1, r0, ip, lsr #7
   21240:	0a041c00 	beq	128248 <__ram_ret_data_start+0x1249b8>
   21244:	c80520c4 	stmdagt	r5, {r2, r6, r7, sp}
   21248:	1d000030 	stcne	0, cr0, [r0, #-192]	; 0xffffff40
   2124c:	00007022 	andeq	r7, r0, r2, lsr #32
   21250:	1720c60a 	strne	ip, [r0, -sl, lsl #12]!
   21254:	00000961 	andeq	r0, r0, r1, ror #18
   21258:	00a0d71d 	adceq	sp, r0, sp, lsl r7
   2125c:	20c70a00 	sbccs	r0, r7, r0, lsl #20
   21260:	0013ac20 	andseq	sl, r3, r0, lsr #24
   21264:	041c0000 	ldreq	r0, [ip], #-0
   21268:	0520c90a 	streq	ip, [r0, #-2314]!	; 0xfffff6f6
   2126c:	000030ed 	andeq	r3, r0, sp, ror #1
   21270:	006aa01d 	rsbeq	sl, sl, sp, lsl r0
   21274:	20cb0a00 	sbccs	r0, fp, r0, lsl #20
   21278:	00096117 	andeq	r6, r9, r7, lsl r1
   2127c:	31241d00 			; <UNDEFINED> instruction: 0x31241d00
   21280:	cc0a0000 	stcgt	0, cr0, [sl], {-0}
   21284:	13ac2020 			; <UNDEFINED> instruction: 0x13ac2020
   21288:	1c000000 	stcne	0, cr0, [r0], {-0}
   2128c:	20ce0a04 	sbccs	r0, lr, r4, lsl #20
   21290:	00311205 	eorseq	r1, r1, r5, lsl #4
   21294:	6aaf1d00 	bvs	febe869c <__data_end_ram_ret__+0xdeaf869c>
   21298:	d00a0000 	andle	r0, sl, r0
   2129c:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   212a0:	ae1d0000 	cdpge	0, 1, cr0, cr13, cr0, {0}
   212a4:	0a000059 	beq	21410 <__ram_ret_data_start+0x1db80>
   212a8:	ac2020d1 	stcge	0, cr2, [r0], #-836	; 0xfffffcbc
   212ac:	00000013 	andeq	r0, r0, r3, lsl r0
   212b0:	d30a041c 	movwle	r0, #42012	; 0xa41c
   212b4:	31370520 	teqcc	r7, r0, lsr #10
   212b8:	b81d0000 	ldmdalt	sp, {}	; <UNPREDICTABLE>
   212bc:	0a00006a 	beq	2146c <__ram_ret_data_start+0x1dbdc>
   212c0:	611720d5 	ldrsbvs	r2, [r7, -r5]
   212c4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   212c8:	00002867 	andeq	r2, r0, r7, ror #16
   212cc:	2020d60a 	eorcs	sp, r0, sl, lsl #12
   212d0:	000013ac 	andeq	r1, r0, ip, lsr #7
   212d4:	0a041c00 	beq	1282dc <__ram_ret_data_start+0x124a4c>
   212d8:	5c0520d8 	stcpl	0, cr2, [r5], {216}	; 0xd8
   212dc:	1d000031 	stcne	0, cr0, [r0, #-196]	; 0xffffff3c
   212e0:	00006ac1 	andeq	r6, r0, r1, asr #21
   212e4:	1720da0a 	strne	sp, [r0, -sl, lsl #20]!
   212e8:	00000961 	andeq	r0, r0, r1, ror #18
   212ec:	00aefa1d 	adceq	pc, lr, sp, lsl sl	; <UNPREDICTABLE>
   212f0:	20db0a00 	sbcscs	r0, fp, r0, lsl #20
   212f4:	0013ac20 	andseq	sl, r3, r0, lsr #24
   212f8:	041c0000 	ldreq	r0, [ip], #-0
   212fc:	0520dd0a 	streq	sp, [r0, #-3338]!	; 0xfffff2f6
   21300:	00003181 	andeq	r3, r0, r1, lsl #3
   21304:	006aca1d 	rsbeq	ip, sl, sp, lsl sl
   21308:	20df0a00 	sbcscs	r0, pc, r0, lsl #20
   2130c:	00096117 	andeq	r6, r9, r7, lsl r1
   21310:	41431d00 	cmpmi	r3, r0, lsl #26
   21314:	e00a0000 	and	r0, sl, r0
   21318:	13ac2020 			; <UNDEFINED> instruction: 0x13ac2020
   2131c:	1c000000 	stcne	0, cr0, [r0], {-0}
   21320:	20e20a04 	rsccs	r0, r2, r4, lsl #20
   21324:	0031a605 	eorseq	sl, r1, r5, lsl #12
   21328:	6ad31d00 	bvs	ff4e8730 <__data_end_ram_ret__+0xdf3f8730>
   2132c:	e40a0000 	str	r0, [sl], #-0
   21330:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   21334:	d81d0000 	ldmdale	sp, {}	; <UNPREDICTABLE>
   21338:	0a00006b 	beq	214ec <__ram_ret_data_start+0x1dc5c>
   2133c:	ac2020e5 	stcge	0, cr2, [r0], #-916	; 0xfffffc6c
   21340:	00000013 	andeq	r0, r0, r3, lsl r0
   21344:	e70a041c 	smlad	sl, ip, r4, r0
   21348:	31cb0520 	biccc	r0, fp, r0, lsr #10
   2134c:	dc1d0000 	ldcle	0, cr0, [sp], {-0}
   21350:	0a00006a 	beq	21500 <__ram_ret_data_start+0x1dc70>
   21354:	611720e9 	tstvs	r7, r9, ror #1
   21358:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   2135c:	0000939d 	muleq	r0, sp, r3
   21360:	2020ea0a 	eorcs	lr, r0, sl, lsl #20
   21364:	000013ac 	andeq	r1, r0, ip, lsr #7
   21368:	0a041c00 	beq	128370 <__ram_ret_data_start+0x124ae0>
   2136c:	f00520ec 			; <UNDEFINED> instruction: 0xf00520ec
   21370:	1d000031 	stcne	0, cr0, [r0, #-196]	; 0xffffff3c
   21374:	0000705f 	andeq	r7, r0, pc, asr r0
   21378:	1720ee0a 	strne	lr, [r0, -sl, lsl #28]!
   2137c:	00000961 	andeq	r0, r0, r1, ror #18
   21380:	0024b01d 	eoreq	fp, r4, sp, lsl r0
   21384:	20ef0a00 	rsccs	r0, pc, r0, lsl #20
   21388:	0013ac20 	andseq	sl, r3, r0, lsr #24
   2138c:	041c0000 	ldreq	r0, [ip], #-0
   21390:	0520f10a 	streq	pc, [r0, #-266]!	; 0xfffffef6
   21394:	00003215 	andeq	r3, r0, r5, lsl r2
   21398:	00715b1d 	rsbseq	r5, r1, sp, lsl fp
   2139c:	20f30a00 	rscscs	r0, r3, r0, lsl #20
   213a0:	00096117 	andeq	r6, r9, r7, lsl r1
   213a4:	ad5a1d00 	ldclge	13, cr1, [sl, #-0]
   213a8:	f40a0000 	vst4.8	{d0-d3}, [sl], r0
   213ac:	13ac2020 			; <UNDEFINED> instruction: 0x13ac2020
   213b0:	1c000000 	stcne	0, cr0, [r0], {-0}
   213b4:	20f60a04 	rscscs	r0, r6, r4, lsl #20
   213b8:	00323a05 	eorseq	r3, r2, r5, lsl #20
   213bc:	71641d00 	cmnvc	r4, r0, lsl #26
   213c0:	f80a0000 			; <UNDEFINED> instruction: 0xf80a0000
   213c4:	09611720 	stmdbeq	r1!, {r5, r8, r9, sl, ip}^
   213c8:	e61d0000 	ldr	r0, [sp], -r0
   213cc:	0a00003f 	beq	214d0 <__ram_ret_data_start+0x1dc40>
   213d0:	ac2020f9 	stcge	0, cr2, [r0], #-996	; 0xfffffc1c
   213d4:	00000013 	andeq	r0, r0, r3, lsl r0
   213d8:	fb0a041c 	blx	2a2452 <__ram_ret_data_start+0x29ebc2>
   213dc:	325f0520 	subscc	r0, pc, #32, 10	; 0x8000000
   213e0:	a51d0000 	ldrge	r0, [sp, #-0]
   213e4:	0a00004a 	beq	21514 <__ram_ret_data_start+0x1dc84>
   213e8:	611720fd 	ldrshvs	r2, [r7, -sp]
   213ec:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   213f0:	00006787 	andeq	r6, r0, r7, lsl #15
   213f4:	2020fe0a 	eorcs	pc, r0, sl, lsl #28
   213f8:	000013ac 	andeq	r1, r0, ip, lsr #7
   213fc:	0a041c00 	beq	128404 <__ram_ret_data_start+0x124b74>
   21400:	84052100 	strhi	r2, [r5], #-256	; 0xffffff00
   21404:	1d000032 	stcne	0, cr0, [r0, #-200]	; 0xffffff38
   21408:	0000716d 	andeq	r7, r0, sp, ror #2
   2140c:	1721020a 	strne	r0, [r1, -sl, lsl #4]!
   21410:	00000961 	andeq	r0, r0, r1, ror #18
   21414:	0091641d 	addseq	r6, r1, sp, lsl r4
   21418:	21030a00 	tstcs	r3, r0, lsl #20
   2141c:	0013ac20 	andseq	sl, r3, r0, lsr #24
   21420:	041c0000 	ldreq	r0, [ip], #-0
   21424:	0521050a 	streq	r0, [r1, #-1290]!	; 0xfffffaf6
   21428:	000032a9 	andeq	r3, r0, r9, lsr #5
   2142c:	00a5511d 	adceq	r5, r5, sp, lsl r1
   21430:	21070a00 	tstcs	r7, r0, lsl #20
   21434:	00096117 	andeq	r6, r9, r7, lsl r1
   21438:	8c491d00 	mcrrhi	13, 0, r1, r9, cr0
   2143c:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
   21440:	15e42021 	strbne	r2, [r4, #33]!	; 0x21
   21444:	1c000000 	stcne	0, cr0, [r0], {-0}
   21448:	210a0a04 	tstcs	sl, r4, lsl #20
   2144c:	0032ce05 	eorseq	ip, r2, r5, lsl #28
   21450:	5ab71d00 	bpl	fede8858 <__data_end_ram_ret__+0xdecf8858>
   21454:	0c0a0000 	stceq	0, cr0, [sl], {-0}
   21458:	09611721 	stmdbeq	r1!, {r0, r5, r8, r9, sl, ip}^
   2145c:	621d0000 	andsvs	r0, sp, #0
   21460:	0a000088 	beq	21688 <__ram_ret_data_start+0x1ddf8>
   21464:	1c20210d 	stfnes	f2, [r0], #-52	; 0xffffffcc
   21468:	00000018 	andeq	r0, r0, r8, lsl r0
   2146c:	0f0a041c 	svceq	0x000a041c
   21470:	32f30521 	rscscc	r0, r3, #138412032	; 0x8400000
   21474:	49250000 	stmdbmi	r5!, {}	; <UNPREDICTABLE>
   21478:	0a005245 	beq	35d94 <__ram_ret_data_start+0x32504>
   2147c:	61172111 	tstvs	r7, r1, lsl r1
   21480:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
   21484:	00008c4b 	andeq	r8, r0, fp, asr #24
   21488:	1e21120a 	cdpne	2, 2, cr1, cr1, cr10, {0}
   2148c:	00001a54 	andeq	r1, r0, r4, asr sl
   21490:	02a82600 	adceq	r2, r8, #0, 12
   21494:	091dc00a 	ldmdbeq	sp, {r1, r3, lr, pc}
   21498:	00003765 	andeq	r3, r0, r5, ror #14
   2149c:	001a6127 	andseq	r6, sl, r7, lsr #2
   214a0:	86270000 	strthi	r0, [r7], -r0
   214a4:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
   214a8:	001aab27 	andseq	sl, sl, r7, lsr #22
   214ac:	d0270800 	eorle	r0, r7, r0, lsl #16
   214b0:	0c00001a 	stceq	0, cr0, [r0], {26}
   214b4:	001af527 	andseq	pc, sl, r7, lsr #10
   214b8:	1a271000 	bne	9e54c0 <__ram_ret_data_start+0x9e1c30>
   214bc:	1400001b 	strne	r0, [r0], #-27	; 0xffffffe5
   214c0:	001b3f27 	andseq	r3, fp, r7, lsr #30
   214c4:	64271800 	strtvs	r1, [r7], #-2048	; 0xfffff800
   214c8:	1c00001b 	stcne	0, cr0, [r0], {27}
   214cc:	001b8927 	andseq	r8, fp, r7, lsr #18
   214d0:	ae272000 	cdpge	0, 2, cr2, cr7, cr0, {0}
   214d4:	2400001b 	strcs	r0, [r0], #-27	; 0xffffffe5
   214d8:	001bd327 	andseq	sp, fp, r7, lsr #6
   214dc:	f8272800 			; <UNDEFINED> instruction: 0xf8272800
   214e0:	2c00001b 	stccs	0, cr0, [r0], {27}
   214e4:	001c1d27 	andseq	r1, ip, r7, lsr #26
   214e8:	42273000 	eormi	r3, r7, #0
   214ec:	3400001c 	strcc	r0, [r0], #-28	; 0xffffffe4
   214f0:	001c6727 	andseq	r6, ip, r7, lsr #14
   214f4:	8c273800 	stchi	8, cr3, [r7], #-0
   214f8:	3c00001c 	stccc	0, cr0, [r0], {28}
   214fc:	001cb127 	andseq	fp, ip, r7, lsr #2
   21500:	d6274000 	strtle	r4, [r7], -r0
   21504:	4400001c 	strmi	r0, [r0], #-28	; 0xffffffe4
   21508:	001cfb27 	andseq	pc, ip, r7, lsr #22
   2150c:	20274800 	eorcs	r4, r7, r0, lsl #16
   21510:	4c00001d 	stcmi	0, cr0, [r0], {29}
   21514:	001d4527 	andseq	r4, sp, r7, lsr #10
   21518:	6a275000 	bvs	9f5520 <__ram_ret_data_start+0x9f1c90>
   2151c:	5400001d 	strpl	r0, [r0], #-29	; 0xffffffe3
   21520:	001d8f27 	andseq	r8, sp, r7, lsr #30
   21524:	b4275800 	strtlt	r5, [r7], #-2048	; 0xfffff800
   21528:	5c00001d 	stcpl	0, cr0, [r0], {29}
   2152c:	001dd927 	andseq	sp, sp, r7, lsr #18
   21530:	fe276000 	cdp2	0, 2, cr6, cr7, cr0, {0}
   21534:	6400001d 	strvs	r0, [r0], #-29	; 0xffffffe3
   21538:	001e2327 	andseq	r2, lr, r7, lsr #6
   2153c:	48276800 	stmdami	r7!, {fp, sp, lr}
   21540:	6c00001e 	stcvs	0, cr0, [r0], {30}
   21544:	001e6d27 	andseq	r6, lr, r7, lsr #26
   21548:	92277000 	eorls	r7, r7, #0
   2154c:	7400001e 	strvc	r0, [r0], #-30	; 0xffffffe2
   21550:	001eb727 	andseq	fp, lr, r7, lsr #14
   21554:	dc277800 	stcle	8, cr7, [r7], #-0
   21558:	7c00001e 	stcvc	0, cr0, [r0], {30}
   2155c:	001f0127 	andseq	r0, pc, r7, lsr #2
   21560:	26278000 	strtcs	r8, [r7], -r0
   21564:	8400001f 	strhi	r0, [r0], #-31	; 0xffffffe1
   21568:	001f4b27 	andseq	r4, pc, r7, lsr #22
   2156c:	70278800 	eorvc	r8, r7, r0, lsl #16
   21570:	8c00001f 	stchi	0, cr0, [r0], {31}
   21574:	001f9527 	andseq	r9, pc, r7, lsr #10
   21578:	ba279000 	blt	a05580 <__ram_ret_data_start+0xa01cf0>
   2157c:	9400001f 	strls	r0, [r0], #-31	; 0xffffffe1
   21580:	001fdf27 	andseq	sp, pc, r7, lsr #30
   21584:	04279800 	strteq	r9, [r7], #-2048	; 0xfffff800
   21588:	9c000020 	stcls	0, cr0, [r0], {32}
   2158c:	00202927 	eoreq	r2, r0, r7, lsr #18
   21590:	4e27a000 	cdpmi	0, 2, cr10, cr7, cr0, {0}
   21594:	a4000020 	strge	r0, [r0], #-32	; 0xffffffe0
   21598:	00207327 	eoreq	r7, r0, r7, lsr #6
   2159c:	9827a800 	stmdals	r7!, {fp, sp, pc}
   215a0:	ac000020 	stcge	0, cr0, [r0], {32}
   215a4:	0020bd27 	eoreq	fp, r0, r7, lsr #26
   215a8:	e227b000 	eor	fp, r7, #0
   215ac:	b4000020 	strlt	r0, [r0], #-32	; 0xffffffe0
   215b0:	00210727 	eoreq	r0, r1, r7, lsr #14
   215b4:	2c27b800 	stccs	8, cr11, [r7], #-0
   215b8:	bc000021 	stclt	0, cr0, [r0], {33}	; 0x21
   215bc:	00215127 	eoreq	r5, r1, r7, lsr #2
   215c0:	7627c000 	strtvc	ip, [r7], -r0
   215c4:	c4000021 	strgt	r0, [r0], #-33	; 0xffffffdf
   215c8:	00219b27 	eoreq	r9, r1, r7, lsr #22
   215cc:	c027c800 	eorgt	ip, r7, r0, lsl #16
   215d0:	cc000021 	stcgt	0, cr0, [r0], {33}	; 0x21
   215d4:	0021e527 	eoreq	lr, r1, r7, lsr #10
   215d8:	0a27d000 	beq	a155e0 <__ram_ret_data_start+0xa11d50>
   215dc:	d4000022 	strle	r0, [r0], #-34	; 0xffffffde
   215e0:	00222f27 	eoreq	r2, r2, r7, lsr #30
   215e4:	5427d800 	strtpl	sp, [r7], #-2048	; 0xfffff800
   215e8:	dc000022 	stcle	0, cr0, [r0], {34}	; 0x22
   215ec:	00227927 	eoreq	r7, r2, r7, lsr #18
   215f0:	9e27e000 	cdpls	0, 2, cr14, cr7, cr0, {0}
   215f4:	e4000022 	str	r0, [r0], #-34	; 0xffffffde
   215f8:	0022c327 	eoreq	ip, r2, r7, lsr #6
   215fc:	e827e800 	stmda	r7!, {fp, sp, lr, pc}
   21600:	ec000022 	stc	0, cr0, [r0], {34}	; 0x22
   21604:	00230d27 	eoreq	r0, r3, r7, lsr #26
   21608:	3227f000 	eorcc	pc, r7, #0
   2160c:	f4000023 	vst4.8	{d0-d3}, [r0 :128], r3
   21610:	00235727 	eoreq	r5, r3, r7, lsr #14
   21614:	7c27f800 	stcvc	8, cr15, [r7], #-0
   21618:	fc000023 	stc2	0, cr0, [r0], {35}	; 0x23
   2161c:	0023a128 	eoreq	sl, r3, r8, lsr #2
   21620:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
   21624:	000023c6 	andeq	r2, r0, r6, asr #7
   21628:	eb280104 	bl	a21a40 <__ram_ret_data_start+0xa1e1b0>
   2162c:	08000023 	stmdaeq	r0, {r0, r1, r5}
   21630:	24102801 	ldrcs	r2, [r0], #-2049	; 0xfffff7ff
   21634:	010c0000 	mrseq	r0, (UNDEF: 12)
   21638:	00243528 	eoreq	r3, r4, r8, lsr #10
   2163c:	28011000 	stmdacs	r1, {ip}
   21640:	0000245a 	andeq	r2, r0, sl, asr r4
   21644:	7f280114 	svcvc	0x00280114
   21648:	18000024 	stmdane	r0, {r2, r5}
   2164c:	24a42801 	strtcs	r2, [r4], #2049	; 0x801
   21650:	011c0000 	tsteq	ip, r0
   21654:	0024c928 	eoreq	ip, r4, r8, lsr #18
   21658:	28012000 	stmdacs	r1, {sp}
   2165c:	000024ee 	andeq	r2, r0, lr, ror #9
   21660:	13280124 			; <UNDEFINED> instruction: 0x13280124
   21664:	28000025 	stmdacs	r0, {r0, r2, r5}
   21668:	25382801 	ldrcs	r2, [r8, #-2049]!	; 0xfffff7ff
   2166c:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
   21670:	00255d28 	eoreq	r5, r5, r8, lsr #26
   21674:	28013000 	stmdacs	r1, {ip, sp}
   21678:	00002582 	andeq	r2, r0, r2, lsl #11
   2167c:	a7280134 			; <UNDEFINED> instruction: 0xa7280134
   21680:	38000025 	stmdacc	r0, {r0, r2, r5}
   21684:	25cc2801 	strbcs	r2, [ip, #2049]	; 0x801
   21688:	013c0000 	teqeq	ip, r0
   2168c:	0025f128 	eoreq	pc, r5, r8, lsr #2
   21690:	28014000 	stmdacs	r1, {lr}
   21694:	00002616 	andeq	r2, r0, r6, lsl r6
   21698:	3b280144 	blcc	a21bb0 <__ram_ret_data_start+0xa1e320>
   2169c:	48000026 	stmdami	r0, {r1, r2, r5}
   216a0:	26602801 	strbtcs	r2, [r0], -r1, lsl #16
   216a4:	014c0000 	mrseq	r0, (UNDEF: 76)
   216a8:	00268528 	eoreq	r8, r6, r8, lsr #10
   216ac:	28015000 	stmdacs	r1, {ip, lr}
   216b0:	000026aa 	andeq	r2, r0, sl, lsr #13
   216b4:	cf280154 	svcgt	0x00280154
   216b8:	58000026 	stmdapl	r0, {r1, r2, r5}
   216bc:	26f42801 	ldrbtcs	r2, [r4], r1, lsl #16
   216c0:	015c0000 	cmpeq	ip, r0
   216c4:	00271928 	eoreq	r1, r7, r8, lsr #18
   216c8:	28016000 	stmdacs	r1, {sp, lr}
   216cc:	0000273e 	andeq	r2, r0, lr, lsr r7
   216d0:	63280164 			; <UNDEFINED> instruction: 0x63280164
   216d4:	68000027 	stmdavs	r0, {r0, r1, r2, r5}
   216d8:	27882801 	strcs	r2, [r8, r1, lsl #16]
   216dc:	016c0000 	cmneq	ip, r0
   216e0:	0027ad28 	eoreq	sl, r7, r8, lsr #26
   216e4:	28017000 	stmdacs	r1, {ip, sp, lr}
   216e8:	000027d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
   216ec:	f7280174 			; <UNDEFINED> instruction: 0xf7280174
   216f0:	78000027 	stmdavc	r0, {r0, r1, r2, r5}
   216f4:	281c2801 	ldmdacs	ip, {r0, fp, sp}
   216f8:	017c0000 	cmneq	ip, r0
   216fc:	00284128 	eoreq	r4, r8, r8, lsr #2
   21700:	28018000 	stmdacs	r1, {pc}
   21704:	00002866 	andeq	r2, r0, r6, ror #16
   21708:	8b280184 	blhi	a21d20 <__ram_ret_data_start+0xa1e490>
   2170c:	88000028 	stmdahi	r0, {r3, r5}
   21710:	28b02801 	ldmcs	r0!, {r0, fp, sp}
   21714:	018c0000 	orreq	r0, ip, r0
   21718:	0028d528 	eoreq	sp, r8, r8, lsr #10
   2171c:	28019000 	stmdacs	r1, {ip, pc}
   21720:	000028fa 	strdeq	r2, [r0], -sl
   21724:	1f280194 	svcne	0x00280194
   21728:	98000029 	stmdals	r0, {r0, r3, r5}
   2172c:	29442801 	stmdbcs	r4, {r0, fp, sp}^
   21730:	019c0000 	orrseq	r0, ip, r0
   21734:	00296928 	eoreq	r6, r9, r8, lsr #18
   21738:	2801a000 	stmdacs	r1, {sp, pc}
   2173c:	0000298e 	andeq	r2, r0, lr, lsl #19
   21740:	b32801a4 			; <UNDEFINED> instruction: 0xb32801a4
   21744:	a8000029 	stmdage	r0, {r0, r3, r5}
   21748:	29d82801 	ldmibcs	r8, {r0, fp, sp}^
   2174c:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
   21750:	0029fd28 	eoreq	pc, r9, r8, lsr #26
   21754:	2801b000 	stmdacs	r1, {ip, sp, pc}
   21758:	00002a22 	andeq	r2, r0, r2, lsr #20
   2175c:	472801b4 			; <UNDEFINED> instruction: 0x472801b4
   21760:	b800002a 	stmdalt	r0, {r1, r3, r5}
   21764:	2a6c2801 	bcs	1b2b770 <__ram_ret_data_start+0x1b27ee0>
   21768:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
   2176c:	002a9128 	eoreq	r9, sl, r8, lsr #2
   21770:	2801c000 	stmdacs	r1, {lr, pc}
   21774:	00002ab6 			; <UNDEFINED> instruction: 0x00002ab6
   21778:	db2801c4 	blle	a21e90 <__ram_ret_data_start+0xa1e600>
   2177c:	c800002a 	stmdagt	r0, {r1, r3, r5}
   21780:	2b002801 	blcs	2b78c <__ram_ret_data_start+0x27efc>
   21784:	01cc0000 	biceq	r0, ip, r0
   21788:	002b2528 	eoreq	r2, fp, r8, lsr #10
   2178c:	2801d000 	stmdacs	r1, {ip, lr, pc}
   21790:	00002b4a 	andeq	r2, r0, sl, asr #22
   21794:	6f2801d4 	svcvs	0x002801d4
   21798:	d800002b 	stmdale	r0, {r0, r1, r3, r5}
   2179c:	2b942801 	blcs	fe52b7a8 <__data_end_ram_ret__+0xde43b7a8>
   217a0:	01dc0000 	bicseq	r0, ip, r0
   217a4:	002bb928 	eoreq	fp, fp, r8, lsr #18
   217a8:	2801e000 	stmdacs	r1, {sp, lr, pc}
   217ac:	00002bde 	ldrdeq	r2, [r0], -lr
   217b0:	032801e4 			; <UNDEFINED> instruction: 0x032801e4
   217b4:	e800002c 	stmda	r0, {r2, r3, r5}
   217b8:	2c282801 	stccs	8, cr2, [r8], #-4
   217bc:	01ec0000 	mvneq	r0, r0
   217c0:	002c4d28 	eoreq	r4, ip, r8, lsr #26
   217c4:	2801f000 	stmdacs	r1, {ip, sp, lr, pc}
   217c8:	00002c72 	andeq	r2, r0, r2, ror ip
   217cc:	972801f4 			; <UNDEFINED> instruction: 0x972801f4
   217d0:	f800002c 			; <UNDEFINED> instruction: 0xf800002c
   217d4:	2cbc2801 	ldccs	8, cr2, [ip], #4
   217d8:	01fc0000 	mvnseq	r0, r0
   217dc:	002ce128 	eoreq	lr, ip, r8, lsr #2
   217e0:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
   217e4:	00002d06 	andeq	r2, r0, r6, lsl #26
   217e8:	2b280204 	blcs	a22000 <__ram_ret_data_start+0xa1e770>
   217ec:	0800002d 	stmdaeq	r0, {r0, r2, r3, r5}
   217f0:	2d502802 	ldclcs	8, cr2, [r0, #-8]
   217f4:	020c0000 	andeq	r0, ip, #0
   217f8:	002d7528 	eoreq	r7, sp, r8, lsr #10
   217fc:	28021000 	stmdacs	r2, {ip}
   21800:	00002d9a 	muleq	r0, sl, sp
   21804:	bf280214 	svclt	0x00280214
   21808:	1800002d 	stmdane	r0, {r0, r2, r3, r5}
   2180c:	2de42802 	stclcs	8, cr2, [r4, #8]!
   21810:	021c0000 	andseq	r0, ip, #0
   21814:	002e0928 	eoreq	r0, lr, r8, lsr #18
   21818:	28022000 	stmdacs	r2, {sp}
   2181c:	00002e2e 	andeq	r2, r0, lr, lsr #28
   21820:	53280224 			; <UNDEFINED> instruction: 0x53280224
   21824:	2800002e 	stmdacs	r0, {r1, r2, r3, r5}
   21828:	2e782802 	cdpcs	8, 7, cr2, cr8, cr2, {0}
   2182c:	022c0000 	eoreq	r0, ip, #0
   21830:	002e9d28 	eoreq	r9, lr, r8, lsr #26
   21834:	28023000 	stmdacs	r2, {ip, sp}
   21838:	00002ec2 	andeq	r2, r0, r2, asr #29
   2183c:	e7280234 			; <UNDEFINED> instruction: 0xe7280234
   21840:	3800002e 	stmdacc	r0, {r1, r2, r3, r5}
   21844:	2f0c2802 	svccs	0x000c2802
   21848:	023c0000 	eorseq	r0, ip, #0
   2184c:	002f3128 	eoreq	r3, pc, r8, lsr #2
   21850:	28024000 	stmdacs	r2, {lr}
   21854:	00002f56 	andeq	r2, r0, r6, asr pc
   21858:	7b280244 	blvc	a22170 <__ram_ret_data_start+0xa1e8e0>
   2185c:	4800002f 	stmdami	r0, {r0, r1, r2, r3, r5}
   21860:	2fa02802 	svccs	0x00a02802
   21864:	024c0000 	subeq	r0, ip, #0
   21868:	002fc528 	eoreq	ip, pc, r8, lsr #10
   2186c:	28025000 	stmdacs	r2, {ip, lr}
   21870:	00002fea 	andeq	r2, r0, sl, ror #31
   21874:	0f280254 	svceq	0x00280254
   21878:	58000030 	stmdapl	r0, {r4, r5}
   2187c:	30342802 	eorscc	r2, r4, r2, lsl #16
   21880:	025c0000 	subseq	r0, ip, #0
   21884:	00305928 	eorseq	r5, r0, r8, lsr #18
   21888:	28026000 	stmdacs	r2, {sp, lr}
   2188c:	0000307e 	andeq	r3, r0, lr, ror r0
   21890:	a3280264 			; <UNDEFINED> instruction: 0xa3280264
   21894:	68000030 	stmdavs	r0, {r4, r5}
   21898:	30c82802 	sbccc	r2, r8, r2, lsl #16
   2189c:	026c0000 	rsbeq	r0, ip, #0
   218a0:	0030ed28 	eorseq	lr, r0, r8, lsr #26
   218a4:	28027000 	stmdacs	r2, {ip, sp, lr}
   218a8:	00003112 	andeq	r3, r0, r2, lsl r1
   218ac:	37280274 			; <UNDEFINED> instruction: 0x37280274
   218b0:	78000031 	stmdavc	r0, {r0, r4, r5}
   218b4:	315c2802 	cmpcc	ip, r2, lsl #16
   218b8:	027c0000 	rsbseq	r0, ip, #0
   218bc:	00318128 	eorseq	r8, r1, r8, lsr #2
   218c0:	28028000 	stmdacs	r2, {pc}
   218c4:	000031a6 	andeq	r3, r0, r6, lsr #3
   218c8:	cb280284 	blgt	a222e0 <__ram_ret_data_start+0xa1ea50>
   218cc:	88000031 	stmdahi	r0, {r0, r4, r5}
   218d0:	31f02802 	mvnscc	r2, r2, lsl #16
   218d4:	028c0000 	addeq	r0, ip, #0
   218d8:	00321528 	eorseq	r1, r2, r8, lsr #10
   218dc:	28029000 	stmdacs	r2, {ip, pc}
   218e0:	0000323a 	andeq	r3, r0, sl, lsr r2
   218e4:	5f280294 	svcpl	0x00280294
   218e8:	98000032 	stmdals	r0, {r1, r4, r5}
   218ec:	32842802 	addcc	r2, r4, #131072	; 0x20000
   218f0:	029c0000 	addseq	r0, ip, #0
   218f4:	0032a928 	eorseq	sl, r2, r8, lsr #18
   218f8:	2802a000 	stmdacs	r2, {sp, pc}
   218fc:	000032ce 	andeq	r3, r0, lr, asr #5
   21900:	060002a4 	streq	r0, [r0], -r4, lsr #5
   21904:	00006f7a 	andeq	r6, r0, sl, ror pc
   21908:	0221140a 	eoreq	r1, r1, #167772160	; 0xa000000
   2190c:	000032f3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
   21910:	00093129 	andeq	r3, r9, r9, lsr #2
   21914:	11750b00 	cmnne	r5, r0, lsl #22
   21918:	00000955 	andeq	r0, r0, r5, asr r9
   2191c:	00ca7a21 	sbceq	r7, sl, r1, lsr #20
   21920:	2c010700 	stccs	7, cr0, [r1], {-0}
   21924:	0c000000 	stceq	0, cr0, [r0], {-0}
   21928:	37a90e58 	sbfxcc	r0, r8, #28, #10
   2192c:	93220000 			; <UNDEFINED> instruction: 0x93220000
   21930:	000000ca 	andeq	r0, r0, sl, asr #1
   21934:	00ca9d22 	sbceq	r9, sl, r2, lsr #26
   21938:	85220100 	strhi	r0, [r2, #-256]!	; 0xffffff00
   2193c:	020000c9 	andeq	r0, r0, #201	; 0xc9
   21940:	00c9b922 	sbceq	fp, r9, r2, lsr #18
   21944:	03000300 	movweq	r0, #768	; 0x300
   21948:	0000c966 	andeq	ip, r0, r6, ror #18
   2194c:	7e025e0c 	cdpvc	14, 0, cr5, cr2, cr12, {0}
   21950:	21000037 	tstcs	r0, r7, lsr r0
   21954:	0000cae2 	andeq	ip, r0, r2, ror #21
   21958:	002c0107 	eoreq	r0, ip, r7, lsl #2
   2195c:	660c0000 	strvs	r0, [ip], -r0
   21960:	0037d40e 	eorseq	sp, r7, lr, lsl #8
   21964:	c9122200 	ldmdbgt	r2, {r9, sp}
   21968:	22000000 	andcs	r0, r0, #0
   2196c:	0000cb38 	andeq	ip, r0, r8, lsr fp
   21970:	59030001 	stmdbpl	r3, {r0}
   21974:	0c0000cb 	stceq	0, cr0, [r0], {203}	; 0xcb
   21978:	37b5026a 	ldrcc	r0, [r5, sl, ror #4]!
   2197c:	da210000 	ble	861984 <__ram_ret_data_start+0x85e0f4>
   21980:	070000c9 	streq	r0, [r0, -r9, asr #1]
   21984:	00002c01 	andeq	r2, r0, r1, lsl #24
   21988:	0e720c00 	cdpeq	12, 7, cr0, cr2, cr0, {0}
   2198c:	0000380b 	andeq	r3, r0, fp, lsl #16
   21990:	00ca1b22 	sbceq	r1, sl, r2, lsr #22
   21994:	02220000 	eoreq	r0, r2, #0
   21998:	010000c9 	smlabteq	r0, r9, r0, r0
   2199c:	00cc0922 	sbceq	r0, ip, r2, lsr #18
   219a0:	ab220200 	blge	8a21a8 <__ram_ret_data_start+0x89e918>
   219a4:	030000c9 	movweq	r0, #201	; 0xc9
   219a8:	c8cf0300 	stmiagt	pc, {r8, r9}^	; <UNPREDICTABLE>
   219ac:	780c0000 	stmdavc	ip, {}	; <UNPREDICTABLE>
   219b0:	0037e002 	eorseq	lr, r7, r2
   219b4:	c8f72100 	ldmgt	r7!, {r8, sp}^
   219b8:	01070000 	mrseq	r0, (UNDEF: 7)
   219bc:	0000002c 	andeq	r0, r0, ip, lsr #32
   219c0:	8a0e7e0c 	bhi	3c11f8 <__ram_ret_data_start+0x3bd968>
   219c4:	22000038 	andcs	r0, r0, #56	; 0x38
   219c8:	0000cbaf 	andeq	ip, r0, pc, lsr #23
   219cc:	cbb82200 	blgt	fee2a1d4 <__data_end_ram_ret__+0xded3a1d4>
   219d0:	22010000 	andcs	r0, r1, #0
   219d4:	0000cbc1 	andeq	ip, r0, r1, asr #23
   219d8:	cbca2202 	blgt	ff2aa1e8 <__data_end_ram_ret__+0xdf1ba1e8>
   219dc:	22030000 	andcs	r0, r3, #0
   219e0:	0000cbd3 	ldrdeq	ip, [r0], -r3
   219e4:	cbdc2204 	blgt	ff72a1fc <__data_end_ram_ret__+0xdf63a1fc>
   219e8:	22050000 	andcs	r0, r5, #0
   219ec:	0000cbe5 	andeq	ip, r0, r5, ror #23
   219f0:	cbee2206 	blgt	ffbaa210 <__data_end_ram_ret__+0xdfaba210>
   219f4:	22070000 	andcs	r0, r7, #0
   219f8:	0000cbf7 	strdeq	ip, [r0], -r7
   219fc:	cc002208 	sfmgt	f2, 4, [r0], {8}
   21a00:	22090000 	andcs	r0, r9, #0
   21a04:	0000cc17 	andeq	ip, r0, r7, lsl ip
   21a08:	cc20220a 	sfmgt	f2, 4, [r0], #-40	; 0xffffffd8
   21a0c:	220b0000 	andcs	r0, fp, #0
   21a10:	0000cc29 	andeq	ip, r0, r9, lsr #24
   21a14:	cc32220c 	lfmgt	f2, 4, [r2], #-48	; 0xffffffd0
   21a18:	220d0000 	andcs	r0, sp, #0
   21a1c:	0000cc3b 	andeq	ip, r0, fp, lsr ip
   21a20:	cb71220e 	blgt	1c6a260 <__ram_ret_data_start+0x1c669d0>
   21a24:	000f0000 	andeq	r0, pc, r0
   21a28:	00cb1403 	sbceq	r1, fp, r3, lsl #8
   21a2c:	02900c00 	addseq	r0, r0, #0, 24
   21a30:	00003817 	andeq	r3, r0, r7, lsl r8
   21a34:	00ca5a0f 	sbceq	r5, sl, pc, lsl #20
   21a38:	c00c0400 	andgt	r0, ip, r0, lsl #8
   21a3c:	0038d810 	eorseq	sp, r8, r0, lsl r8
   21a40:	cb7a0c00 	blgt	1ea4a48 <__ram_ret_data_start+0x1ea11b8>
   21a44:	c20c0000 	andgt	r0, ip, #0
   21a48:	00388a1d 	eorseq	r8, r8, sp, lsl sl
   21a4c:	880c0000 	stmdahi	ip, {}	; <UNPREDICTABLE>
   21a50:	0c0000ca 	stceq	0, cr0, [r0], {202}	; 0xca
   21a54:	099f1dc3 	ldmibeq	pc, {r0, r1, r6, r7, r8, sl, fp, ip}	; <UNPREDICTABLE>
   21a58:	0c010000 	stceq	0, cr0, [r1], {-0}
   21a5c:	0000ca08 	andeq	ip, r0, r8, lsl #20
   21a60:	a91dc40c 	ldmdbge	sp, {r2, r3, sl, lr, pc}
   21a64:	02000037 	andeq	r0, r0, #55	; 0x37
   21a68:	00ca110c 	sbceq	r1, sl, ip, lsl #2
   21a6c:	1dc50c00 	stclne	12, cr0, [r5]
   21a70:	0000380b 	andeq	r3, r0, fp, lsl #16
   21a74:	46030003 	strmi	r0, [r3], -r3
   21a78:	0c0000cb 	stceq	0, cr0, [r0], {203}	; 0xcb
   21a7c:	389602c6 	ldmcc	r6, {r1, r2, r6, r7, r9}
   21a80:	d8160000 	ldmdale	r6, {}	; <UNPREDICTABLE>
   21a84:	21000038 	tstcs	r0, r8, lsr r0
   21a88:	0000c8c4 	andeq	ip, r0, r4, asr #17
   21a8c:	00460207 	subeq	r0, r6, r7, lsl #4
   21a90:	ce0c0000 	cdpgt	0, 0, cr0, cr12, cr0, {0}
   21a94:	0039360e 	eorseq	r3, r9, lr, lsl #12
   21a98:	c8ed2200 	stmiagt	sp!, {r9, sp}^
   21a9c:	22010000 	andcs	r0, r1, #0
   21aa0:	0000c990 	muleq	r0, r0, r9
   21aa4:	ca352202 	bgt	d6a2b4 <__ram_ret_data_start+0xd66a24>
   21aa8:	22040000 	andcs	r0, r4, #0
   21aac:	0000cad7 	ldrdeq	ip, [r0], -r7
   21ab0:	ca402208 	bgt	102a2d8 <__ram_ret_data_start+0x1026a48>
   21ab4:	2a200000 	bcs	821abc <__ram_ret_data_start+0x81e22c>
   21ab8:	0000cb2b 	andeq	ip, r0, fp, lsr #22
   21abc:	ef2a0100 	svc	0x002a0100
   21ac0:	000000c9 	andeq	r0, r0, r9, asr #1
   21ac4:	cb0a2a02 	blgt	2ac2d4 <__ram_ret_data_start+0x2a8a44>
   21ac8:	04000000 	streq	r0, [r0], #-0
   21acc:	00c9292a 	sbceq	r2, r9, sl, lsr #18
   21ad0:	00080000 	andeq	r0, r8, r0
   21ad4:	00cba203 	sbceq	sl, fp, r3, lsl #4
   21ad8:	02d90c00 	sbcseq	r0, r9, #0, 24
   21adc:	000038e9 	andeq	r3, r0, r9, ror #17
   21ae0:	00ca6b0f 	sbceq	r6, sl, pc, lsl #22
   21ae4:	ee0c0c00 	cdp	12, 0, cr0, cr12, cr0, {0}
   21ae8:	00399110 	eorseq	r9, r9, r0, lsl r1
   21aec:	ca880c00 	bgt	fe224af4 <__data_end_ram_ret__+0xde134af4>
   21af0:	f00c0000 			; <UNDEFINED> instruction: 0xf00c0000
   21af4:	00099f1d 	andeq	r9, r9, sp, lsl pc
   21af8:	fc0c0000 	stc2	0, cr0, [ip], {-0}
   21afc:	0c0000c9 	stceq	0, cr0, [r0], {201}	; 0xc9
   21b00:	37a91df1 			; <UNDEFINED> instruction: 0x37a91df1
   21b04:	0c010000 	stceq	0, cr0, [r1], {-0}
   21b08:	0000cace 	andeq	ip, r0, lr, asr #21
   21b0c:	d41df20c 	ldrle	pc, [sp], #-524	; 0xfffffdf4
   21b10:	02000037 	andeq	r0, r0, #55	; 0x37
   21b14:	00cb210c 	sbceq	r2, fp, ip, lsl #2
   21b18:	1df30c00 	ldclne	12, cr0, [r3]
   21b1c:	00000938 	andeq	r0, r0, r8, lsr r9
   21b20:	c9760c04 	ldmdbgt	r6!, {r2, sl, fp}^
   21b24:	f40c0000 	vst4.8	{d0-d3}, [ip], r0
   21b28:	0009741d 	andeq	r7, r9, sp, lsl r4
   21b2c:	03000800 	movweq	r0, #2048	; 0x800
   21b30:	0000cb91 	muleq	r0, r1, fp
   21b34:	4202f50c 	andmi	pc, r2, #12, 10	; 0x3000000
   21b38:	16000039 			; <UNDEFINED> instruction: 0x16000039
   21b3c:	00003991 	muleq	r0, r1, r9
   21b40:	00c9762b 	sbceq	r7, r9, fp, lsr #12
   21b44:	137d0100 	cmnne	sp, #0, 2
   21b48:	00000974 	andeq	r0, r0, r4, ror r9
   21b4c:	82040305 	andhi	r0, r4, #335544320	; 0x14000000
   21b50:	c22c1fff 	eorgt	r1, ip, #1020	; 0x3fc
   21b54:	010000ca 	smlabteq	r0, sl, r0, r0
   21b58:	300d015d 	andcc	r0, sp, sp, asr r1
   21b5c:	a800000a 	stmdage	r0, {r1, r3}
   21b60:	18000036 	stmdane	r0, {r1, r2, r4, r5}
   21b64:	01000000 	mrseq	r0, (UNDEF: 0)
   21b68:	0039e59c 	mlaseq	r9, ip, r5, lr
   21b6c:	ca2c2d00 	bgt	b2cf74 <__ram_ret_data_start+0xb296e4>
   21b70:	5d010000 	stcpl	0, cr0, [r1, #-0]
   21b74:	09552201 	ldmdbeq	r5, {r0, r9, sp}^
   21b78:	26bc0000 	ldrtcs	r0, [ip], r0
   21b7c:	26b80000 	ldrtcs	r0, [r8], r0
   21b80:	2c000000 	stccs	0, cr0, [r0], {-0}
   21b84:	0000ca4f 	andeq	ip, r0, pc, asr #20
   21b88:	0d014d01 	stceq	13, cr4, [r1, #-4]
   21b8c:	00000a30 	andeq	r0, r0, r0, lsr sl
   21b90:	00003694 	muleq	r0, r4, r6
   21b94:	00000014 	andeq	r0, r0, r4, lsl r0
   21b98:	3a169c01 	bcc	5c8ba4 <__ram_ret_data_start+0x5c5314>
   21b9c:	2c2d0000 	stccs	0, cr0, [sp], #-0
   21ba0:	010000ca 	smlabteq	r0, sl, r0, r0
   21ba4:	5521014d 	strpl	r0, [r1, #-333]!	; 0xfffffeb3
   21ba8:	e1000009 	tst	r0, r9
   21bac:	dd000026 	stcle	0, cr0, [r0, #-152]	; 0xffffff68
   21bb0:	00000026 	andeq	r0, r0, r6, lsr #32
   21bb4:	0073882e 	rsbseq	r8, r3, lr, lsr #16
   21bb8:	013c0100 	teqeq	ip, r0, lsl #2
   21bbc:	00368406 	eorseq	r8, r6, r6, lsl #8
   21bc0:	00001000 	andeq	r1, r0, r0
   21bc4:	2c9c0100 	ldfcss	f0, [ip], {0}
   21bc8:	0000cafc 	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   21bcc:	0d013101 	stfeqs	f3, [r1, #-4]
   21bd0:	00000a30 	andeq	r0, r0, r0, lsr sl
   21bd4:	00003674 	andeq	r3, r0, r4, ror r6
   21bd8:	00000010 	andeq	r0, r0, r0, lsl r0
   21bdc:	3a5a9c01 	bcc	16c8be8 <__ram_ret_data_start+0x16c5358>
   21be0:	212d0000 			; <UNDEFINED> instruction: 0x212d0000
   21be4:	010000cb 	smlabteq	r0, fp, r0, r0
   21be8:	38240131 	stmdacc	r4!, {r0, r4, r5, r8}
   21bec:	06000009 	streq	r0, [r0], -r9
   21bf0:	02000027 	andeq	r0, r0, #39	; 0x27
   21bf4:	00000027 	andeq	r0, r0, r7, lsr #32
   21bf8:	00c9c42c 	sbceq	ip, r9, ip, lsr #8
   21bfc:	01010100 	mrseq	r0, (UNDEF: 17)
   21c00:	0009ca11 	andeq	ip, r9, r1, lsl sl
   21c04:	0035d400 	eorseq	sp, r5, r0, lsl #8
   21c08:	0000a000 	andeq	sl, r0, r0
   21c0c:	a09c0100 	addsge	r0, ip, r0, lsl #2
   21c10:	2d00003a 	stccs	0, cr0, [r0, #-232]	; 0xffffff18
   21c14:	0000c8bb 			; <UNDEFINED> instruction: 0x0000c8bb
   21c18:	2c010101 	stfcss	f0, [r1], {1}
   21c1c:	00003936 	andeq	r3, r0, r6, lsr r9
   21c20:	0000275b 	andeq	r2, r0, fp, asr r7
   21c24:	00002727 	andeq	r2, r0, r7, lsr #14
   21c28:	006ae52f 	rsbeq	lr, sl, pc, lsr #10
   21c2c:	01050100 	mrseq	r0, (UNDEF: 21)
   21c30:	0009ca15 	andeq	ip, r9, r5, lsl sl
   21c34:	0028bc00 	eoreq	fp, r8, r0, lsl #24
   21c38:	0028a800 	eoreq	sl, r8, r0, lsl #16
   21c3c:	a7300000 	ldrge	r0, [r0, -r0]!
   21c40:	010000ca 	smlabteq	r0, sl, r0, r0
   21c44:	0a300de5 	beq	c253e0 <__ram_ret_data_start+0xc21b50>
   21c48:	35bc0000 	ldrcc	r0, [ip, #0]!
   21c4c:	00180000 	andseq	r0, r8, r0
   21c50:	9c010000 	stcls	0, cr0, [r1], {-0}
   21c54:	00c9e631 	sbceq	lr, r9, r1, lsr r6
   21c58:	0dcc0100 	stfeqe	f0, [ip]
   21c5c:	00000a30 	andeq	r0, r0, r0, lsr sl
   21c60:	00003584 	andeq	r3, r0, r4, lsl #11
   21c64:	00000038 	andeq	r0, r0, r8, lsr r0
   21c68:	3ae59c01 	bcc	ff988c74 <__data_end_ram_ret__+0xdf898c74>
   21c6c:	83320000 	teqhi	r2, #0
   21c70:	010000cb 	smlabteq	r0, fp, r0, r0
   21c74:	3ae52ecc 	bcc	ff96d7ac <__data_end_ram_ret__+0xdf87d7ac>
   21c78:	293f0000 	ldmdbcs	pc!, {}	; <UNPREDICTABLE>
   21c7c:	293b0000 	ldmdbcs	fp!, {}	; <UNPREDICTABLE>
   21c80:	0d000000 	stceq	0, cr0, [r0, #-0]
   21c84:	00399d04 	eorseq	r9, r9, r4, lsl #26
   21c88:	cab23100 	bgt	fecae090 <__data_end_ram_ret__+0xdebbe090>
   21c8c:	bd010000 	stclt	0, cr0, [r1, #-0]
   21c90:	000a300d 	andeq	r3, sl, sp
   21c94:	00356c00 	eorseq	r6, r5, r0, lsl #24
   21c98:	00001800 	andeq	r1, r0, r0, lsl #16
   21c9c:	1a9c0100 	bne	fe7220a4 <__data_end_ram_ret__+0xde6320a4>
   21ca0:	3200003b 	andcc	r0, r0, #59	; 0x3b
   21ca4:	0000c921 	andeq	ip, r0, r1, lsr #18
   21ca8:	8a2abd01 	bhi	ad10b4 <__ram_ret_data_start+0xacd824>
   21cac:	64000038 	strvs	r0, [r0], #-56	; 0xffffffc8
   21cb0:	60000029 	andvs	r0, r0, r9, lsr #32
   21cb4:	00000029 	andeq	r0, r0, r9, lsr #32
   21cb8:	00c99b31 	sbceq	r9, r9, r1, lsr fp
   21cbc:	11a90100 			; <UNDEFINED> instruction: 0x11a90100
   21cc0:	000009ca 	andeq	r0, r0, sl, asr #19
   21cc4:	00003558 	andeq	r3, r0, r8, asr r5
   21cc8:	00000014 	andeq	r0, r0, r4, lsl r0
   21ccc:	3b5d9c01 	blcc	1788cd8 <__ram_ret_data_start+0x1785448>
   21cd0:	21320000 	teqcs	r2, r0
   21cd4:	010000c9 	smlabteq	r0, r9, r0, r0
   21cd8:	388a2ea9 	stmcc	sl, {r0, r3, r5, r7, r9, sl, fp, sp}
   21cdc:	29890000 	stmibcs	r9, {}	; <UNPREDICTABLE>
   21ce0:	29850000 	stmibcs	r5, {}	; <UNPREDICTABLE>
   21ce4:	e5330000 	ldr	r0, [r3, #-0]!
   21ce8:	0100006a 	tsteq	r0, sl, rrx
   21cec:	09ca15ab 	stmibeq	sl, {r0, r1, r3, r5, r7, r8, sl, ip}^
   21cf0:	29ae0000 	stmibcs	lr!, {}	; <UNPREDICTABLE>
   21cf4:	29aa0000 	stmibcs	sl!, {}	; <UNPREDICTABLE>
   21cf8:	31000000 	mrscc	r0, (UNDEF: 0)
   21cfc:	0000cb66 	andeq	ip, r0, r6, ror #22
   21d00:	300d8b01 	andcc	r8, sp, r1, lsl #22
   21d04:	2800000a 	stmdacs	r0, {r1, r3}
   21d08:	30000035 	andcc	r0, r0, r5, lsr r0
   21d0c:	01000000 	mrseq	r0, (UNDEF: 0)
   21d10:	003ba09c 	mlaseq	fp, ip, r0, sl
   21d14:	caed3200 	bgt	ffb6e51c <__data_end_ram_ret__+0xdfa7e51c>
   21d18:	8b010000 	blhi	61d20 <__ram_ret_data_start+0x5e490>
   21d1c:	003ba032 	eorseq	sl, fp, r2, lsr r0
   21d20:	0029e500 	eoreq	lr, r9, r0, lsl #10
   21d24:	0029e100 	eoreq	lr, r9, r0, lsl #2
   21d28:	c9d23300 	ldmibgt	r2, {r8, r9, ip, sp}^
   21d2c:	8d010000 	stchi	0, cr0, [r1, #-0]
   21d30:	003ba61e 	eorseq	sl, fp, lr, lsl r6
   21d34:	002a0800 	eoreq	r0, sl, r0, lsl #16
   21d38:	002a0600 	eoreq	r0, sl, r0, lsl #12
   21d3c:	040d0000 	streq	r0, [sp], #-0
   21d40:	000038e4 	andeq	r3, r0, r4, ror #17
   21d44:	0de4040d 	cfstrdeq	mvd0, [r4, #52]!	; 0x34
   21d48:	1a000000 	bne	21d50 <__ram_ret_data_start+0x1e4c0>
   21d4c:	0400000f 	streq	r0, [r0], #-15
   21d50:	00109d00 	andseq	r9, r0, r0, lsl #26
   21d54:	5f010400 	svcpl	0x00010400
   21d58:	0c000003 	stceq	0, cr0, [r0], {3}
   21d5c:	0000cc4a 	andeq	ip, r0, sl, asr #24
   21d60:	00000c5d 	andeq	r0, r0, sp, asr ip
   21d64:	000036c0 	andeq	r3, r0, r0, asr #13
   21d68:	0000013c 	andeq	r0, r0, ip, lsr r1
   21d6c:	00004435 	andeq	r4, r0, r5, lsr r4
   21d70:	46060102 	strmi	r0, [r6], -r2, lsl #2
   21d74:	02000005 	andeq	r0, r0, #5
   21d78:	05440801 	strbeq	r0, [r4, #-2049]	; 0xfffff7ff
   21d7c:	02020000 	andeq	r0, r2, #0
   21d80:	00020505 	andeq	r0, r2, r5, lsl #10
   21d84:	07020200 	streq	r0, [r2, -r0, lsl #4]
   21d88:	0000159d 	muleq	r0, sp, r5
   21d8c:	00163303 	andseq	r3, r6, r3, lsl #6
   21d90:	184d0200 	stmdane	sp, {r9}^
   21d94:	0000004d 	andeq	r0, r0, sp, asr #32
   21d98:	d4050402 	strle	r0, [r5], #-1026	; 0xfffffbfe
   21d9c:	0300000a 	movweq	r0, #10
   21da0:	00000aa9 	andeq	r0, r0, r9, lsr #21
   21da4:	60194f02 	andsvs	r4, r9, r2, lsl #30
   21da8:	02000000 	andeq	r0, r0, #0
   21dac:	0f660704 	svceq	0x00660704
   21db0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
   21db4:	000acf05 	andeq	ip, sl, r5, lsl #30
   21db8:	07080200 	streq	r0, [r8, -r0, lsl #4]
   21dbc:	00000f61 	andeq	r0, r0, r1, ror #30
   21dc0:	69050404 	stmdbvs	r5, {r2, sl}
   21dc4:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
   21dc8:	0f6b0704 	svceq	0x006b0704
   21dcc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
   21dd0:	000e5704 	andeq	r5, lr, r4, lsl #14
   21dd4:	06040500 	streq	r0, [r4], -r0, lsl #10
   21dd8:	00001148 	andeq	r1, r0, r8, asr #2
   21ddc:	17016503 	strne	r6, [r1, -r3, lsl #10]
   21de0:	0000007c 	andeq	r0, r0, ip, ror r0
   21de4:	00156503 	andseq	r6, r5, r3, lsl #10
   21de8:	0e2e0400 	cdpeq	4, 2, cr0, cr14, cr0, {0}
   21dec:	0000004d 	andeq	r0, r0, sp, asr #32
   21df0:	000f0403 	andeq	r0, pc, r3, lsl #8
   21df4:	0e740400 	cdpeq	4, 7, cr0, cr4, cr0, {0}
   21df8:	0000004d 	andeq	r0, r0, sp, asr #32
   21dfc:	a5040407 	strge	r0, [r4, #-1031]	; 0xfffffbf9
   21e00:	0000d303 	andeq	sp, r0, r3, lsl #6
   21e04:	028d0800 	addeq	r0, sp, #0, 16
   21e08:	a7040000 	strge	r0, [r4, -r0]
   21e0c:	00008c0c 	andeq	r8, r0, ip, lsl #24
   21e10:	0f0c0800 	svceq	0x000c0800
   21e14:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
   21e18:	0000d313 	andeq	sp, r0, r3, lsl r3
   21e1c:	2c090000 	stccs	0, cr0, [r9], {-0}
   21e20:	e3000000 	movw	r0, #0
   21e24:	0a000000 	beq	21e2c <__ram_ret_data_start+0x1e59c>
   21e28:	0000007c 	andeq	r0, r0, ip, ror r0
   21e2c:	080b0003 	stmdaeq	fp, {r0, r1}
   21e30:	0709a204 	streq	sl, [r9, -r4, lsl #4]
   21e34:	0c000001 	stceq	0, cr0, [r0], {1}
   21e38:	00000271 	andeq	r0, r0, r1, ror r2
   21e3c:	7507a404 	strvc	sl, [r7, #-1028]	; 0xfffffbfc
   21e40:	00000000 	andeq	r0, r0, r0
   21e44:	0000a00c 	andeq	sl, r0, ip
   21e48:	05a90400 	streq	r0, [r9, #1024]!	; 0x400
   21e4c:	000000b1 	strheq	r0, [r0], -r1
   21e50:	07030004 	streq	r0, [r3, -r4]
   21e54:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
   21e58:	00e303aa 	rsceq	r0, r3, sl, lsr #7
   21e5c:	8a030000 	bhi	e1e64 <__ram_ret_data_start+0xde5d4>
   21e60:	0500000c 	streq	r0, [r0, #-12]
   21e64:	00601916 	rsbeq	r1, r0, r6, lsl r9
   21e68:	8c030000 	stchi	0, cr0, [r3], {-0}
   21e6c:	06000014 			; <UNDEFINED> instruction: 0x06000014
   21e70:	012b1922 			; <UNDEFINED> instruction: 0x012b1922
   21e74:	040d0000 	streq	r0, [sp], #-0
   21e78:	00000131 	andeq	r0, r0, r1, lsr r1
   21e7c:	00084b0e 	andeq	r4, r8, lr, lsl #22
   21e80:	10b00300 	adcsne	r0, r0, r0, lsl #6
   21e84:	23050000 	movwcs	r0, #20480	; 0x5000
   21e88:	00011f1b 	andeq	r1, r1, fp, lsl pc
   21e8c:	0a200f00 	beq	825a94 <__ram_ret_data_start+0x822204>
   21e90:	05180000 	ldreq	r0, [r8, #-0]
   21e94:	019c0834 	orrseq	r0, ip, r4, lsr r8
   21e98:	520c0000 	andpl	r0, ip, #0
   21e9c:	05000006 	streq	r0, [r0, #-6]
   21ea0:	019c1336 	orrseq	r1, ip, r6, lsr r3
   21ea4:	10000000 	andne	r0, r0, r0
   21ea8:	05006b5f 	streq	r6, [r0, #-2911]	; 0xfffff4a1
   21eac:	00750737 	rsbseq	r0, r5, r7, lsr r7
   21eb0:	0c040000 	stceq	0, cr0, [r4], {-0}
   21eb4:	00000a3d 	andeq	r0, r0, sp, lsr sl
   21eb8:	750b3705 	strvc	r3, [fp, #-1797]	; 0xfffff8fb
   21ebc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   21ec0:	000bcd0c 	andeq	ip, fp, ip, lsl #26
   21ec4:	14370500 	ldrtne	r0, [r7], #-1280	; 0xfffffb00
   21ec8:	00000075 	andeq	r0, r0, r5, ror r0
   21ecc:	08010c0c 	stmdaeq	r1, {r2, r3, sl, fp}
   21ed0:	37050000 	strcc	r0, [r5, -r0]
   21ed4:	0000751b 	andeq	r7, r0, fp, lsl r5
   21ed8:	5f101000 	svcpl	0x00101000
   21edc:	38050078 	stmdacc	r5, {r3, r4, r5, r6}
   21ee0:	0001a20b 	andeq	sl, r1, fp, lsl #4
   21ee4:	0d001400 	cfstrseq	mvf1, [r0, #-0]
   21ee8:	00014204 	andeq	r4, r1, r4, lsl #4
   21eec:	01130900 	tsteq	r3, r0, lsl #18
   21ef0:	01b20000 			; <UNDEFINED> instruction: 0x01b20000
   21ef4:	7c0a0000 	stcvc	0, cr0, [sl], {-0}
   21ef8:	00000000 	andeq	r0, r0, r0
   21efc:	01390f00 	teqeq	r9, r0, lsl #30
   21f00:	05240000 	streq	r0, [r4, #-0]!
   21f04:	0235083c 	eorseq	r0, r5, #60, 16	; 0x3c0000
   21f08:	550c0000 	strpl	r0, [ip, #-0]
   21f0c:	05000001 	streq	r0, [r0, #-1]
   21f10:	0075093e 	rsbseq	r0, r5, lr, lsr r9
   21f14:	0c000000 	stceq	0, cr0, [r0], {-0}
   21f18:	00000630 	andeq	r0, r0, r0, lsr r6
   21f1c:	75093f05 	strvc	r3, [r9, #-3845]	; 0xfffff0fb
   21f20:	04000000 	streq	r0, [r0], #-0
   21f24:	0015b80c 	andseq	fp, r5, ip, lsl #16
   21f28:	09400500 	stmdbeq	r0, {r8, sl}^
   21f2c:	00000075 	andeq	r0, r0, r5, ror r0
   21f30:	0d1e0c08 	ldceq	12, cr0, [lr, #-32]	; 0xffffffe0
   21f34:	41050000 	mrsmi	r0, (UNDEF: 5)
   21f38:	00007509 	andeq	r7, r0, r9, lsl #10
   21f3c:	8a0c0c00 	bhi	324f44 <__ram_ret_data_start+0x3216b4>
   21f40:	0500000e 	streq	r0, [r0, #-14]
   21f44:	00750942 	rsbseq	r0, r5, r2, asr #18
   21f48:	0c100000 	ldceq	0, cr0, [r0], {-0}
   21f4c:	000013b7 			; <UNDEFINED> instruction: 0x000013b7
   21f50:	75094305 	strvc	r4, [r9, #-773]	; 0xfffffcfb
   21f54:	14000000 	strne	r0, [r0], #-0
   21f58:	000e460c 	andeq	r4, lr, ip, lsl #12
   21f5c:	09440500 	stmdbeq	r4, {r8, sl}^
   21f60:	00000075 	andeq	r0, r0, r5, ror r0
   21f64:	0e6a0c18 	mcreq	12, 3, r0, cr10, cr8, {0}
   21f68:	45050000 	strmi	r0, [r5, #-0]
   21f6c:	00007509 	andeq	r7, r0, r9, lsl #10
   21f70:	920c1c00 	andls	r1, ip, #0, 24
   21f74:	05000016 	streq	r0, [r0, #-22]	; 0xffffffea
   21f78:	00750946 	rsbseq	r0, r5, r6, asr #18
   21f7c:	00200000 	eoreq	r0, r0, r0
   21f80:	0002a311 	andeq	sl, r2, r1, lsl r3
   21f84:	05010800 	streq	r0, [r1, #-2048]	; 0xfffff800
   21f88:	027a084f 	rsbseq	r0, sl, #5177344	; 0x4f0000
   21f8c:	850c0000 	strhi	r0, [ip, #-0]
   21f90:	05000016 	streq	r0, [r0, #-22]	; 0xffffffea
   21f94:	027a0a50 	rsbseq	r0, sl, #80, 20	; 0x50000
   21f98:	0c000000 	stceq	0, cr0, [r0], {-0}
   21f9c:	00000f8b 	andeq	r0, r0, fp, lsl #31
   21fa0:	7a095105 	bvc	2763bc <__ram_ret_data_start+0x272b2c>
   21fa4:	80000002 	andhi	r0, r0, r2
   21fa8:	00138812 	andseq	r8, r3, r2, lsl r8
   21fac:	0a530500 	beq	14e33b4 <__ram_ret_data_start+0x14dfb24>
   21fb0:	00000113 	andeq	r0, r0, r3, lsl r1
   21fb4:	84120100 	ldrhi	r0, [r2], #-256	; 0xffffff00
   21fb8:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   21fbc:	01130a56 	tsteq	r3, r6, asr sl
   21fc0:	01040000 	mrseq	r0, (UNDEF: 4)
   21fc4:	008a0900 	addeq	r0, sl, r0, lsl #18
   21fc8:	028a0000 	addeq	r0, sl, #0
   21fcc:	7c0a0000 	stcvc	0, cr0, [sl], {-0}
   21fd0:	1f000000 	svcne	0x00000000
   21fd4:	0de01100 	stfeqe	f1, [r0]
   21fd8:	01900000 	orrseq	r0, r0, r0
   21fdc:	cd086205 	sfmgt	f6, 4, [r8, #-20]	; 0xffffffec
   21fe0:	0c000002 	stceq	0, cr0, [r0], {2}
   21fe4:	00000652 	andeq	r0, r0, r2, asr r6
   21fe8:	cd126305 	ldcgt	3, cr6, [r2, #-20]	; 0xffffffec
   21fec:	00000002 	andeq	r0, r0, r2
   21ff0:	0014410c 	andseq	r4, r4, ip, lsl #2
   21ff4:	06640500 	strbteq	r0, [r4], -r0, lsl #10
   21ff8:	00000075 	andeq	r0, r0, r5, ror r0
   21ffc:	06650c04 	strbteq	r0, [r5], -r4, lsl #24
   22000:	66050000 	strvs	r0, [r5], -r0
   22004:	0002d309 	andeq	sp, r2, r9, lsl #6
   22008:	a30c0800 	movwge	r0, #51200	; 0xc800
   2200c:	05000002 	streq	r0, [r0, #-2]
   22010:	02351e67 	eorseq	r1, r5, #1648	; 0x670
   22014:	00880000 	addeq	r0, r8, r0
   22018:	028a040d 	addeq	r0, sl, #218103808	; 0xd000000
   2201c:	e3090000 	movw	r0, #36864	; 0x9000
   22020:	e3000002 	movw	r0, #2
   22024:	0a000002 	beq	22034 <__ram_ret_data_start+0x1e7a4>
   22028:	0000007c 	andeq	r0, r0, ip, ror r0
   2202c:	040d001f 	streq	r0, [sp], #-31	; 0xffffffe1
   22030:	000002e9 	andeq	r0, r0, r9, ror #5
   22034:	147d0f13 	ldrbtne	r0, [sp], #-3859	; 0xfffff0ed
   22038:	05080000 	streq	r0, [r8, #-0]
   2203c:	0312087a 	tsteq	r2, #7995392	; 0x7a0000
   22040:	540c0000 	strpl	r0, [ip], #-0
   22044:	05000010 	streq	r0, [r0, #-16]
   22048:	0312117b 	tsteq	r2, #-1073741794	; 0xc000001e
   2204c:	0c000000 	stceq	0, cr0, [r0], {-0}
   22050:	00000312 	andeq	r0, r0, r2, lsl r3
   22054:	75067c05 	strvc	r7, [r6, #-3077]	; 0xfffff3fb
   22058:	04000000 	streq	r0, [r0], #-0
   2205c:	2c040d00 	stccs	13, cr0, [r4], {-0}
   22060:	0f000000 	svceq	0x00000000
   22064:	000015cd 	andeq	r1, r0, sp, asr #11
   22068:	08ba0568 	ldmeq	sl!, {r3, r5, r6, r8, sl}
   2206c:	0000045b 	andeq	r0, r0, fp, asr r4
   22070:	00705f10 	rsbseq	r5, r0, r0, lsl pc
   22074:	1212bb05 	andsne	fp, r2, #5120	; 0x1400
   22078:	00000003 	andeq	r0, r0, r3
   2207c:	00725f10 	rsbseq	r5, r2, r0, lsl pc
   22080:	7507bc05 	strvc	fp, [r7, #-3077]	; 0xfffff3fb
   22084:	04000000 	streq	r0, [r0], #-0
   22088:	00775f10 	rsbseq	r5, r7, r0, lsl pc
   2208c:	7507bd05 	strvc	fp, [r7, #-3333]	; 0xfffff2fb
   22090:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
   22094:	000dd20c 	andeq	sp, sp, ip, lsl #4
   22098:	09be0500 	ldmibeq	lr!, {r8, sl}
   2209c:	00000033 	andeq	r0, r0, r3, lsr r0
   220a0:	029d0c0c 	addseq	r0, sp, #12, 24	; 0xc00
   220a4:	bf050000 	svclt	0x00050000
   220a8:	00003309 	andeq	r3, r0, r9, lsl #6
   220ac:	5f100e00 	svcpl	0x00100e00
   220b0:	05006662 	streq	r6, [r0, #-1634]	; 0xfffff99e
   220b4:	02ea11c0 	rsceq	r1, sl, #192, 2	; 0x30
   220b8:	0c100000 	ldceq	0, cr0, [r0], {-0}
   220bc:	00001433 	andeq	r1, r0, r3, lsr r4
   220c0:	7507c105 	strvc	ip, [r7, #-261]	; 0xfffffefb
   220c4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   220c8:	0007dc0c 	andeq	sp, r7, ip, lsl #24
   220cc:	0ac80500 	beq	ff2234d4 <__data_end_ram_ret__+0xdf1334d4>
   220d0:	0000008a 	andeq	r0, r0, sl, lsl #1
   220d4:	00ad0c1c 	adceq	r0, sp, ip, lsl ip
   220d8:	ca050000 	bgt	1620e0 <__ram_ret_data_start+0x15e850>
   220dc:	0005df1d 	andeq	sp, r5, sp, lsl pc
   220e0:	b30c2000 	movwlt	r2, #49152	; 0xc000
   220e4:	05000000 	streq	r0, [r0, #-0]
   220e8:	06091dcc 	streq	r1, [r9], -ip, asr #27
   220ec:	0c240000 	stceq	0, cr0, [r4], #-0
   220f0:	00000ed2 	ldrdeq	r0, [r0], -r2
   220f4:	2d0dcf05 	stccs	15, cr12, [sp, #-20]	; 0xffffffec
   220f8:	28000006 	stmdacs	r0, {r1, r2}
   220fc:	00066f0c 	andeq	r6, r6, ip, lsl #30
   22100:	09d00500 	ldmibeq	r0, {r8, sl}^
   22104:	00000647 	andeq	r0, r0, r7, asr #12
   22108:	755f102c 	ldrbvc	r1, [pc, #-44]	; 220e4 <__ram_ret_data_start+0x1e854>
   2210c:	d3050062 	movwle	r0, #20578	; 0x5062
   22110:	0002ea11 	andeq	lr, r2, r1, lsl sl
   22114:	5f103000 	svcpl	0x00103000
   22118:	05007075 	streq	r7, [r0, #-117]	; 0xffffff8b
   2211c:	031212d4 	tsteq	r2, #212, 4	; 0x4000000d
   22120:	10380000 	eorsne	r0, r8, r0
   22124:	0072755f 	rsbseq	r7, r2, pc, asr r5
   22128:	7507d505 	strvc	sp, [r7, #-1285]	; 0xfffffafb
   2212c:	3c000000 	stccc	0, cr0, [r0], {-0}
   22130:	000d2d0c 	andeq	r2, sp, ip, lsl #26
   22134:	11d80500 	bicsne	r0, r8, r0, lsl #10
   22138:	0000064d 	andeq	r0, r0, sp, asr #12
   2213c:	014f0c40 	cmpeq	pc, r0, asr #24
   22140:	d9050000 	stmdble	r5, {}	; <UNPREDICTABLE>
   22144:	00065d11 	andeq	r5, r6, r1, lsl sp
   22148:	5f104300 	svcpl	0x00104300
   2214c:	0500626c 	streq	r6, [r0, #-620]	; 0xfffffd94
   22150:	02ea11dc 	rsceq	r1, sl, #220, 2	; 0x37
   22154:	0c440000 	mareq	acc0, r0, r4
   22158:	0000104b 	andeq	r1, r0, fp, asr #32
   2215c:	7507df05 	strvc	sp, [r7, #-3845]	; 0xfffff0fb
   22160:	4c000000 	stcmi	0, cr0, [r0], {-0}
   22164:	0008ab0c 	andeq	sl, r8, ip, lsl #22
   22168:	0ae00500 	beq	ff823570 <__data_end_ram_ret__+0xdf733570>
   2216c:	00000099 	muleq	r0, r9, r0
   22170:	11720c50 	cmnne	r2, r0, asr ip
   22174:	e3050000 	movw	r0, #20480	; 0x5000
   22178:	00047912 	andeq	r7, r4, r2, lsl r9
   2217c:	4c0c5400 	cfstrsmi	mvf5, [ip], {-0}
   22180:	05000008 	streq	r0, [r0, #-8]
   22184:	01360ce7 	teqeq	r6, r7, ror #25
   22188:	0c580000 	mraeq	r0, r8, acc0
   2218c:	00000d96 	muleq	r0, r6, sp
   22190:	070ee905 	streq	lr, [lr, -r5, lsl #18]
   22194:	5c000001 	stcpl	0, cr0, [r0], {1}
   22198:	0009210c 	andeq	r2, r9, ip, lsl #2
   2219c:	09ea0500 	stmibeq	sl!, {r8, sl}^
   221a0:	00000075 	andeq	r0, r0, r5, ror r0
   221a4:	75140064 	ldrvc	r0, [r4, #-100]	; 0xffffff9c
   221a8:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
   221ac:	15000004 	strne	r0, [r0, #-4]
   221b0:	00000479 	andeq	r0, r0, r9, ror r4
   221b4:	00008a15 	andeq	r8, r0, r5, lsl sl
   221b8:	05cd1500 	strbeq	r1, [sp, #1280]	; 0x500
   221bc:	75150000 	ldrvc	r0, [r5, #-0]
   221c0:	00000000 	andeq	r0, r0, r0
   221c4:	0484040d 	streq	r0, [r4], #1037	; 0x40d
   221c8:	79160000 	ldmdbvc	r6, {}	; <UNPREDICTABLE>
   221cc:	17000004 	strne	r0, [r0, -r4]
   221d0:	000005e9 	andeq	r0, r0, r9, ror #11
   221d4:	65050428 	strvs	r0, [r5, #-1064]	; 0xfffffbd8
   221d8:	05cd0802 	strbeq	r0, [sp, #2050]	; 0x802
   221dc:	b2180000 	andslt	r0, r8, #0
   221e0:	0500000c 	streq	r0, [r0, #-12]
   221e4:	75070267 	strvc	r0, [r7, #-615]	; 0xfffffd99
   221e8:	00000000 	andeq	r0, r0, r0
   221ec:	0006d518 	andeq	sp, r6, r8, lsl r5
   221f0:	026c0500 	rsbeq	r0, ip, #0, 10
   221f4:	0006b90b 	andeq	fp, r6, fp, lsl #18
   221f8:	f8180400 			; <UNDEFINED> instruction: 0xf8180400
   221fc:	05000004 	streq	r0, [r0, #-4]
   22200:	b914026c 	ldmdblt	r4, {r2, r3, r5, r6, r9}
   22204:	08000006 	stmdaeq	r0, {r1, r2}
   22208:	000d7518 	andeq	r7, sp, r8, lsl r5
   2220c:	026c0500 	rsbeq	r0, ip, #0, 10
   22210:	0006b91e 	andeq	fp, r6, lr, lsl r9
   22214:	3c180c00 	ldccc	12, cr0, [r8], {-0}
   22218:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   2221c:	7508026e 	strvc	r0, [r8, #-622]	; 0xfffffd92
   22220:	10000000 	andne	r0, r0, r0
   22224:	000ab418 	andeq	fp, sl, r8, lsl r4
   22228:	026f0500 	rsbeq	r0, pc, #0, 10
   2222c:	0008b908 	andeq	fp, r8, r8, lsl #18
   22230:	b4181400 	ldrlt	r1, [r8], #-1024	; 0xfffffc00
   22234:	05000005 	streq	r0, [r0, #-5]
   22238:	75070272 	strvc	r0, [r7, #-626]	; 0xfffffd8e
   2223c:	30000000 	andcc	r0, r0, r0
   22240:	0014c618 	andseq	ip, r4, r8, lsl r6
   22244:	02730500 	rsbseq	r0, r3, #0, 10
   22248:	0008ce16 	andeq	ip, r8, r6, lsl lr
   2224c:	16183400 	ldrne	r3, [r8], -r0, lsl #8
   22250:	05000009 	streq	r0, [r0, #-9]
   22254:	75070275 	strvc	r0, [r7, #-629]	; 0xfffffd8b
   22258:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
   2225c:	000a4518 	andeq	r4, sl, r8, lsl r5
   22260:	02770500 	rsbseq	r0, r7, #0, 10
   22264:	0008df0a 	andeq	sp, r8, sl, lsl #30
   22268:	6c183c00 	ldcvs	12, cr3, [r8], {-0}
   2226c:	05000050 	streq	r0, [r0, #-80]	; 0xffffffb0
   22270:	9c13027a 	lfmls	f0, 4, [r3], {122}	; 0x7a
   22274:	40000001 	andmi	r0, r0, r1
   22278:	00030218 	andeq	r0, r3, r8, lsl r2
   2227c:	027b0500 	rsbseq	r0, fp, #0, 10
   22280:	00007507 	andeq	r7, r0, r7, lsl #10
   22284:	03184400 	tsteq	r8, #0, 8
   22288:	05000009 	streq	r0, [r0, #-9]
   2228c:	9c13027c 	lfmls	f0, 4, [r3], {124}	; 0x7c
   22290:	48000001 	stmdami	r0, {r0}
   22294:	000b9218 	andeq	r9, fp, r8, lsl r2
   22298:	027d0500 	rsbseq	r0, sp, #0, 10
   2229c:	0008e514 	andeq	lr, r8, r4, lsl r5
   222a0:	d6184c00 	ldrle	r4, [r8], -r0, lsl #24
   222a4:	05000000 	streq	r0, [r0, #-0]
   222a8:	75070280 	strvc	r0, [r7, #-640]	; 0xfffffd80
   222ac:	50000000 	andpl	r0, r0, r0
   222b0:	0008b318 	andeq	fp, r8, r8, lsl r3
   222b4:	02810500 	addeq	r0, r1, #0, 10
   222b8:	0005cd09 	andeq	ip, r5, r9, lsl #26
   222bc:	28185400 	ldmdacs	r8, {sl, ip, lr}
   222c0:	0500000d 	streq	r0, [r0, #-13]
   222c4:	940702a4 	strls	r0, [r7], #-676	; 0xfffffd5c
   222c8:	58000008 	stmdapl	r0, {r3}
   222cc:	000de019 	andeq	lr, sp, r9, lsl r0
   222d0:	02a80500 	adceq	r0, r8, #0, 10
   222d4:	0002cd13 	andeq	ip, r2, r3, lsl sp
   222d8:	19014800 	stmdbne	r1, {fp, lr}
   222dc:	00000c1e 	andeq	r0, r0, lr, lsl ip
   222e0:	1202a905 	andne	sl, r2, #81920	; 0x14000
   222e4:	0000028a 	andeq	r0, r0, sl, lsl #5
   222e8:	6e19014c 	mufvsem	f0, f1, #4.0
   222ec:	05000008 	streq	r0, [r0, #-8]
   222f0:	f60c02ad 			; <UNDEFINED> instruction: 0xf60c02ad
   222f4:	dc000008 	stcle	0, cr0, [r0], {8}
   222f8:	0b411902 	bleq	1068708 <__ram_ret_data_start+0x1064e78>
   222fc:	b2050000 	andlt	r0, r5, #0
   22300:	067a1002 	ldrbteq	r1, [sl], -r2
   22304:	02e00000 	rsceq	r0, r0, #0
   22308:	0000a819 	andeq	sl, r0, r9, lsl r8
   2230c:	02b40500 	adcseq	r0, r4, #0, 10
   22310:	0009020a 	andeq	r0, r9, sl, lsl #4
   22314:	0002ec00 	andeq	lr, r2, r0, lsl #24
   22318:	05d3040d 	ldrbeq	r0, [r3, #1037]	; 0x40d
   2231c:	01020000 	mrseq	r0, (UNDEF: 2)
   22320:	00054d08 	andeq	r4, r5, r8, lsl #26
   22324:	05d31600 	ldrbeq	r1, [r3, #1536]	; 0x600
   22328:	040d0000 	streq	r0, [sp], #-0
   2232c:	0000045b 	andeq	r0, r0, fp, asr r4
   22330:	00007514 	andeq	r7, r0, r4, lsl r5
   22334:	00060300 	andeq	r0, r6, r0, lsl #6
   22338:	04791500 	ldrbteq	r1, [r9], #-1280	; 0xfffffb00
   2233c:	8a150000 	bhi	562344 <__ram_ret_data_start+0x55eab4>
   22340:	15000000 	strne	r0, [r0, #-0]
   22344:	00000603 	andeq	r0, r0, r3, lsl #12
   22348:	00007515 	andeq	r7, r0, r5, lsl r5
   2234c:	040d0000 	streq	r0, [sp], #-0
   22350:	000005da 	ldrdeq	r0, [r0], -sl
   22354:	05e5040d 	strbeq	r0, [r5, #1037]!	; 0x40d
   22358:	a5140000 	ldrge	r0, [r4, #-0]
   2235c:	2d000000 	stccs	0, cr0, [r0, #-0]
   22360:	15000006 	strne	r0, [r0, #-6]
   22364:	00000479 	andeq	r0, r0, r9, ror r4
   22368:	00008a15 	andeq	r8, r0, r5, lsl sl
   2236c:	00a51500 	adceq	r1, r5, r0, lsl #10
   22370:	75150000 	ldrvc	r0, [r5, #-0]
   22374:	00000000 	andeq	r0, r0, r0
   22378:	060f040d 	streq	r0, [pc], -sp, lsl #8
   2237c:	75140000 	ldrvc	r0, [r4, #-0]
   22380:	47000000 	strmi	r0, [r0, -r0]
   22384:	15000006 	strne	r0, [r0, #-6]
   22388:	00000479 	andeq	r0, r0, r9, ror r4
   2238c:	00008a15 	andeq	r8, r0, r5, lsl sl
   22390:	040d0000 	streq	r0, [sp], #-0
   22394:	00000633 	andeq	r0, r0, r3, lsr r6
   22398:	00002c09 	andeq	r2, r0, r9, lsl #24
   2239c:	00065d00 	andeq	r5, r6, r0, lsl #26
   223a0:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   223a4:	00020000 	andeq	r0, r2, r0
   223a8:	00002c09 	andeq	r2, r0, r9, lsl #24
   223ac:	00066d00 	andeq	r6, r6, r0, lsl #26
   223b0:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   223b4:	00000000 	andeq	r0, r0, r0
   223b8:	0010da06 	andseq	sp, r0, r6, lsl #20
   223bc:	01240500 			; <UNDEFINED> instruction: 0x01240500
   223c0:	0003181a 	andeq	r1, r3, sl, lsl r8
   223c4:	0bba1a00 	bleq	feea8bcc <__data_end_ram_ret__+0xdedb8bcc>
   223c8:	050c0000 	streq	r0, [ip, #-0]
   223cc:	b3080128 	movwlt	r0, #33064	; 0x8128
   223d0:	18000006 	stmdane	r0, {r1, r2}
   223d4:	00000652 	andeq	r0, r0, r2, asr r6
   223d8:	11012a05 	tstne	r1, r5, lsl #20
   223dc:	000006b3 			; <UNDEFINED> instruction: 0x000006b3
   223e0:	0b061800 	bleq	1a83e8 <__ram_ret_data_start+0x1a4b58>
   223e4:	2b050000 	blcs	1623ec <__ram_ret_data_start+0x15eb5c>
   223e8:	00750701 	rsbseq	r0, r5, r1, lsl #14
   223ec:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
   223f0:	000008c2 	andeq	r0, r0, r2, asr #17
   223f4:	0b012c05 	bleq	6d410 <__ram_ret_data_start+0x69b80>
   223f8:	000006b9 			; <UNDEFINED> instruction: 0x000006b9
   223fc:	040d0008 	streq	r0, [sp], #-8
   22400:	0000067a 	andeq	r0, r0, sl, ror r6
   22404:	066d040d 	strbteq	r0, [sp], -sp, lsl #8
   22408:	cf1a0000 	svcgt	0x001a0000
   2240c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
   22410:	08014405 	stmdaeq	r1, {r0, r2, sl, lr}
   22414:	000006f8 	strdeq	r0, [r0], -r8
   22418:	00018418 	andeq	r8, r1, r8, lsl r4
   2241c:	01450500 	cmpeq	r5, r0, lsl #10
   22420:	0006f812 	andeq	pc, r6, r2, lsl r8	; <UNPREDICTABLE>
   22424:	2d180000 	ldccs	0, cr0, [r8, #-0]
   22428:	05000002 	streq	r0, [r0, #-2]
   2242c:	f8120146 			; <UNDEFINED> instruction: 0xf8120146
   22430:	06000006 	streq	r0, [r0], -r6
   22434:	00156c18 	andseq	r6, r5, r8, lsl ip
   22438:	01470500 	cmpeq	r7, r0, lsl #10
   2243c:	00003a12 	andeq	r3, r0, r2, lsl sl
   22440:	09000c00 	stmdbeq	r0, {sl, fp}
   22444:	0000003a 	andeq	r0, r0, sl, lsr r0
   22448:	00000708 	andeq	r0, r0, r8, lsl #14
   2244c:	00007c0a 	andeq	r7, r0, sl, lsl #24
   22450:	1b000200 	blne	22c58 <__ram_ret_data_start+0x1f3c8>
   22454:	028505d0 	addeq	r0, r5, #208, 10	; 0x34000000
   22458:	00081d07 	andeq	r1, r8, r7, lsl #26
   2245c:	04b61800 	ldrteq	r1, [r6], #2048	; 0x800
   22460:	87050000 	strhi	r0, [r5, -r0]
   22464:	007c1802 	rsbseq	r1, ip, r2, lsl #16
   22468:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   2246c:	0000106c 	andeq	r1, r0, ip, rrx
   22470:	12028805 	andne	r8, r2, #327680	; 0x50000
   22474:	000005cd 	andeq	r0, r0, sp, asr #11
   22478:	00c91804 	sbceq	r1, r9, r4, lsl #16
   2247c:	89050000 	stmdbhi	r5, {}	; <UNPREDICTABLE>
   22480:	081d1002 	ldmdaeq	sp, {r1, ip}
   22484:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
   22488:	00000350 	andeq	r0, r0, r0, asr r3
   2248c:	17028a05 	strne	r8, [r2, -r5, lsl #20]
   22490:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
   22494:	01221824 			; <UNDEFINED> instruction: 0x01221824
   22498:	8b050000 	blhi	1624a0 <__ram_ret_data_start+0x15ec10>
   2249c:	00750f02 	rsbseq	r0, r5, r2, lsl #30
   224a0:	18480000 	stmdane	r8, {}^	; <UNPREDICTABLE>
   224a4:	0000064d 	andeq	r0, r0, sp, asr #12
   224a8:	2c028c05 	stccs	12, cr8, [r2], {5}
   224ac:	0000006e 	andeq	r0, r0, lr, rrx
   224b0:	11431850 	cmpne	r3, r0, asr r8
   224b4:	8d050000 	stchi	0, cr0, [r5, #-0]
   224b8:	06bf1a02 	ldrteq	r1, [pc], r2, lsl #20
   224bc:	18580000 	ldmdane	r8, {}^	; <UNPREDICTABLE>
   224c0:	00001311 	andeq	r1, r0, r1, lsl r3
   224c4:	16028e05 	strne	r8, [r2], -r5, lsl #28
   224c8:	00000107 	andeq	r0, r0, r7, lsl #2
   224cc:	0f241868 	svceq	0x00241868
   224d0:	8f050000 	svchi	0x00050000
   224d4:	01071602 	tsteq	r7, r2, lsl #12
   224d8:	18700000 	ldmdane	r0!, {}^	; <UNPREDICTABLE>
   224dc:	00000d88 	andeq	r0, r0, r8, lsl #27
   224e0:	16029005 	strne	r9, [r2], -r5
   224e4:	00000107 	andeq	r0, r0, r7, lsl #2
   224e8:	015e1878 	cmpeq	lr, r8, ror r8
   224ec:	91050000 	mrsls	r0, (UNDEF: 5)
   224f0:	082d1002 	stmdaeq	sp!, {r1, ip}
   224f4:	18800000 	stmne	r0, {}	; <UNPREDICTABLE>
   224f8:	0000000a 	andeq	r0, r0, sl
   224fc:	10029205 	andne	r9, r2, r5, lsl #4
   22500:	0000083d 	andeq	r0, r0, sp, lsr r8
   22504:	01f81888 	mvnseq	r1, r8, lsl #17
   22508:	93050000 	movwls	r0, #20480	; 0x5000
   2250c:	00750f02 	rsbseq	r0, r5, r2, lsl #30
   22510:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
   22514:	000002d7 	ldrdeq	r0, [r0], -r7
   22518:	16029405 	strne	r9, [r2], -r5, lsl #8
   2251c:	00000107 	andeq	r0, r0, r7, lsl #2
   22520:	108d18a4 	addne	r1, sp, r4, lsr #17
   22524:	95050000 	strls	r0, [r5, #-0]
   22528:	01071602 	tsteq	r7, r2, lsl #12
   2252c:	18ac0000 	stmiane	ip!, {}	; <UNPREDICTABLE>
   22530:	000005d8 	ldrdeq	r0, [r0], -r8
   22534:	16029605 	strne	r9, [r2], -r5, lsl #12
   22538:	00000107 	andeq	r0, r0, r7, lsl #2
   2253c:	0cf818b4 	ldcleq	8, cr1, [r8], #720	; 0x2d0
   22540:	97050000 	strls	r0, [r5, -r0]
   22544:	01071602 	tsteq	r7, r2, lsl #12
   22548:	18bc0000 	ldmne	ip!, {}	; <UNPREDICTABLE>
   2254c:	0000013e 	andeq	r0, r0, lr, lsr r1
   22550:	16029805 	strne	r9, [r2], -r5, lsl #16
   22554:	00000107 	andeq	r0, r0, r7, lsl #2
   22558:	0cb018c4 	ldceq	8, cr1, [r0], #784	; 0x310
   2255c:	99050000 	stmdbls	r5, {}	; <UNPREDICTABLE>
   22560:	00750802 	rsbseq	r0, r5, r2, lsl #16
   22564:	00cc0000 	sbceq	r0, ip, r0
   22568:	0005d309 	andeq	sp, r5, r9, lsl #6
   2256c:	00082d00 	andeq	r2, r8, r0, lsl #26
   22570:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   22574:	00190000 	andseq	r0, r9, r0
   22578:	0005d309 	andeq	sp, r5, r9, lsl #6
   2257c:	00083d00 	andeq	r3, r8, r0, lsl #26
   22580:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   22584:	00070000 	andeq	r0, r7, r0
   22588:	0005d309 	andeq	sp, r5, r9, lsl #6
   2258c:	00084d00 	andeq	r4, r8, r0, lsl #26
   22590:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   22594:	00170000 	andseq	r0, r7, r0
   22598:	9e05f01b 	mcrls	0, 0, pc, cr5, cr11, {0}	; <UNPREDICTABLE>
   2259c:	08740702 	ldmdaeq	r4!, {r1, r8, r9, sl}^
   225a0:	a2180000 	andsge	r0, r8, #0
   225a4:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
   225a8:	741b02a1 	ldrvc	r0, [fp], #-673	; 0xfffffd5f
   225ac:	00000008 	andeq	r0, r0, r8
   225b0:	000b4918 	andeq	r4, fp, r8, lsl r9
   225b4:	02a20500 	adceq	r0, r2, #0, 10
   225b8:	00088418 	andeq	r8, r8, r8, lsl r4
   225bc:	09007800 	stmdbeq	r0, {fp, ip, sp, lr}
   225c0:	00000312 	andeq	r0, r0, r2, lsl r3
   225c4:	00000884 	andeq	r0, r0, r4, lsl #17
   225c8:	00007c0a 	andeq	r7, r0, sl, lsl #24
   225cc:	09001d00 	stmdbeq	r0, {r8, sl, fp, ip}
   225d0:	0000007c 	andeq	r0, r0, ip, ror r0
   225d4:	00000894 	muleq	r0, r4, r8
   225d8:	00007c0a 	andeq	r7, r0, sl, lsl #24
   225dc:	1c001d00 	stcne	13, cr1, [r0], {-0}
   225e0:	028305f0 	addeq	r0, r3, #240, 10	; 0x3c000000
   225e4:	0008b903 	andeq	fp, r8, r3, lsl #18
   225e8:	05e91d00 	strbeq	r1, [r9, #3328]!	; 0xd00
   225ec:	9a050000 	bls	1625f4 <__ram_ret_data_start+0x15ed64>
   225f0:	07080b02 	streq	r0, [r8, -r2, lsl #22]
   225f4:	311d0000 	tstcc	sp, r0
   225f8:	05000001 	streq	r0, [r0, #-1]
   225fc:	4d0b02a3 	sfmmi	f0, 4, [fp, #-652]	; 0xfffffd74
   22600:	00000008 	andeq	r0, r0, r8
   22604:	0005d309 	andeq	sp, r5, r9, lsl #6
   22608:	0008c900 	andeq	ip, r8, r0, lsl #18
   2260c:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
   22610:	00180000 	andseq	r0, r8, r0
   22614:	0000950e 	andeq	r9, r0, lr, lsl #10
   22618:	c9040d00 	stmdbgt	r4, {r8, sl, fp}
   2261c:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
   22620:	000008df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   22624:	00047915 	andeq	r7, r4, r5, lsl r9
   22628:	040d0000 	streq	r0, [sp], #-0
   2262c:	000008d4 	ldrdeq	r0, [r0], -r4
   22630:	019c040d 	orrseq	r0, ip, sp, lsl #8
   22634:	f61e0000 			; <UNDEFINED> instruction: 0xf61e0000
   22638:	15000008 	strne	r0, [r0, #-8]
   2263c:	00000075 	andeq	r0, r0, r5, ror r0
   22640:	fc040d00 	stc2	13, cr0, [r4], {-0}
   22644:	0d000008 	stceq	0, cr0, [r0, #-32]	; 0xffffffe0
   22648:	0008eb04 	andeq	lr, r8, r4, lsl #22
   2264c:	066d0900 	strbteq	r0, [sp], -r0, lsl #18
   22650:	09120000 	ldmdbeq	r2, {}	; <UNPREDICTABLE>
   22654:	7c0a0000 	stcvc	0, cr0, [sl], {-0}
   22658:	02000000 	andeq	r0, r0, #0
   2265c:	05fc1f00 	ldrbeq	r1, [ip, #3840]!	; 0xf00
   22660:	33050000 	movwcc	r0, #20480	; 0x5000
   22664:	04791703 	ldrbteq	r1, [r9], #-1795	; 0xfffff8fd
   22668:	f51f0000 			; <UNDEFINED> instruction: 0xf51f0000
   2266c:	05000005 	streq	r0, [r0, #-5]
   22670:	7f1d0334 	svcvc	0x001d0334
   22674:	03000004 	movweq	r0, #4
   22678:	00001635 	andeq	r1, r0, r5, lsr r6
   2267c:	41132c07 	tstmi	r3, r7, lsl #24
   22680:	20000000 	andcs	r0, r0, r0
   22684:	0000092c 	andeq	r0, r0, ip, lsr #18
   22688:	000aab03 	andeq	sl, sl, r3, lsl #22
   2268c:	14300700 	ldrtne	r0, [r0], #-1792	; 0xfffff900
   22690:	00000054 	andeq	r0, r0, r4, asr r0
   22694:	0c040402 	cfstrseq	mvf0, [r4], {2}
   22698:	02000003 	andeq	r0, r0, #3
   2269c:	0e5c0408 	cdpeq	4, 5, cr0, cr12, cr8, {0}
   226a0:	13210000 			; <UNDEFINED> instruction: 0x13210000
   226a4:	070000bc 			; <UNDEFINED> instruction: 0x070000bc
   226a8:	00002c01 	andeq	r2, r0, r1, lsl #24
   226ac:	0e6b0800 	cdpeq	8, 6, cr0, cr11, cr0, {0}
   226b0:	00000976 	andeq	r0, r0, r6, ror r9
   226b4:	00cac622 	sbceq	ip, sl, r2, lsr #12
   226b8:	53220000 			; <UNDEFINED> instruction: 0x53220000
   226bc:	010000ca 	smlabteq	r0, sl, r0, r0
   226c0:	c1f20300 	mvnsgt	r0, r0, lsl #6
   226c4:	6f080000 	svcvs	0x00080000
   226c8:	00095703 	andeq	r5, r9, r3, lsl #14
   226cc:	0bc01f00 	bleq	ff02a2d4 <__data_end_ram_ret__+0xdef3a2d4>
   226d0:	04090000 	streq	r0, [r9], #-0
   226d4:	09381908 	ldmdbeq	r8!, {r3, r8, fp, ip}
   226d8:	31230000 			; <UNDEFINED> instruction: 0x31230000
   226dc:	0a000009 	beq	22708 <__ram_ret_data_start+0x1ee78>
   226e0:	093d1175 	ldmdbeq	sp!, {r0, r2, r4, r5, r6, r8, ip}
   226e4:	01020000 	mrseq	r0, (UNDEF: 2)
   226e8:	00cc4402 	sbceq	r4, ip, r2, lsl #8
   226ec:	c6292100 	strtgt	r2, [r9], -r0, lsl #2
   226f0:	01070000 	mrseq	r0, (UNDEF: 7)
   226f4:	0000002c 	andeq	r0, r0, ip, lsr #32
   226f8:	c70e540b 	strgt	r5, [lr, -fp, lsl #8]
   226fc:	22000009 	andcs	r0, r0, #9
   22700:	0000b22d 	andeq	fp, r0, sp, lsr #4
   22704:	c55c2200 	ldrbgt	r2, [ip, #-512]	; 0xfffffe00
   22708:	22010000 	andcs	r0, r1, #0
   2270c:	0000ba7d 	andeq	fp, r0, sp, ror sl
   22710:	0d030002 	stceq	0, cr0, [r3, #-8]
   22714:	0b0000b0 	bleq	229dc <__ram_ret_data_start+0x1f14c>
   22718:	09a20259 	stmibeq	r2!, {r0, r3, r4, r6, r9}
   2271c:	4c210000 	stcmi	0, cr0, [r1], #-0
   22720:	070000bc 			; <UNDEFINED> instruction: 0x070000bc
   22724:	00002c01 	andeq	r2, r0, r1, lsl #24
   22728:	0e600b00 	vmuleq.f64	d16, d0, d0
   2272c:	000009f8 	strdeq	r0, [r0], -r8
   22730:	00c80322 	sbceq	r0, r8, r2, lsr #6
   22734:	0d220000 	stceq	0, cr0, [r2, #-0]
   22738:	010000c8 	smlabteq	r0, r8, r0, r0
   2273c:	00c7f922 	sbceq	pc, r7, r2, lsr #18
   22740:	03000200 	movweq	r0, #512	; 0x200
   22744:	0000b40f 	andeq	fp, r0, pc, lsl #8
   22748:	d302650b 	movwle	r6, #9483	; 0x250b
   2274c:	21000009 	tstcs	r0, r9
   22750:	0000b8f4 	strdeq	fp, [r0], -r4
   22754:	002c0107 	eoreq	r0, ip, r7, lsl #2
   22758:	6b0b0000 	blvs	2e2760 <__ram_ret_data_start+0x2deed0>
   2275c:	000a230e 	andeq	r2, sl, lr, lsl #6
   22760:	beac2200 	cdplt	2, 10, cr2, cr12, cr0, {0}
   22764:	22000000 	andcs	r0, r0, #0
   22768:	0000c0c1 	andeq	ip, r0, r1, asr #1
   2276c:	87030001 	strhi	r0, [r3, -r1]
   22770:	0b0000bc 	bleq	22a68 <__ram_ret_data_start+0x1f1d8>
   22774:	0a04026f 	beq	123138 <__ram_ret_data_start+0x11f8a8>
   22778:	31210000 			; <UNDEFINED> instruction: 0x31210000
   2277c:	070000c3 	streq	r0, [r0, -r3, asr #1]
   22780:	00002c01 	andeq	r2, r0, r1, lsl #24
   22784:	0e7f0b00 	vaddeq.f64	d16, d15, d0
   22788:	00000a66 	andeq	r0, r0, r6, ror #20
   2278c:	00b05622 	adcseq	r5, r0, r2, lsr #12
   22790:	5c220000 	stcpl	0, cr0, [r2], #-0
   22794:	010000b0 	strheq	r0, [r0, -r0]
   22798:	00b06222 	adcseq	r6, r0, r2, lsr #4
   2279c:	68220200 	stmdavs	r2!, {r9}
   227a0:	030000b0 	movweq	r0, #176	; 0xb0
   227a4:	00b06e22 	adcseq	r6, r0, r2, lsr #28
   227a8:	74220400 	strtvc	r0, [r2], #-1024	; 0xfffffc00
   227ac:	050000b0 	streq	r0, [r0, #-176]	; 0xffffff50
   227b0:	b4302100 	ldrtlt	r2, [r0], #-256	; 0xffffff00
   227b4:	02070000 	andeq	r0, r7, #0
   227b8:	0000003a 	andeq	r0, r0, sl, lsr r0
   227bc:	e80e8d0b 	stmda	lr, {r0, r1, r3, r8, sl, fp, pc}
   227c0:	2200000a 	andcs	r0, r0, #10
   227c4:	0000c7a1 	andeq	ip, r0, r1, lsr #15
   227c8:	c7a72201 	strgt	r2, [r7, r1, lsl #4]!
   227cc:	22020000 	andcs	r0, r2, #0
   227d0:	0000c7ad 	andeq	ip, r0, sp, lsr #15
   227d4:	c7b32204 	ldrgt	r2, [r3, r4, lsl #4]!
   227d8:	22080000 	andcs	r0, r8, #0
   227dc:	0000c7b9 			; <UNDEFINED> instruction: 0x0000c7b9
   227e0:	c7bf2210 			; <UNDEFINED> instruction: 0xc7bf2210
   227e4:	22200000 	eorcs	r0, r0, #0
   227e8:	0000c7c5 	andeq	ip, r0, r5, asr #15
   227ec:	c7cb2240 	strbgt	r2, [fp, r0, asr #4]
   227f0:	24800000 	strcs	r0, [r0], #0
   227f4:	0000c7d1 	ldrdeq	ip, [r0], -r1
   227f8:	d7240100 	strle	r0, [r4, -r0, lsl #2]!
   227fc:	000000c7 	andeq	r0, r0, r7, asr #1
   22800:	af822402 	svcge	0x00822402
   22804:	04000000 	streq	r0, [r0], #-0
   22808:	00af8824 	adceq	r8, pc, r4, lsr #16
   2280c:	24080000 	strcs	r0, [r8], #-0
   22810:	0000af8e 	andeq	sl, r0, lr, lsl #31
   22814:	94241000 	strtls	r1, [r4], #-0
   22818:	000000af 	andeq	r0, r0, pc, lsr #1
   2281c:	af9a2420 	svcge	0x009a2420
   22820:	40000000 	andmi	r0, r0, r0
   22824:	00afa024 	adceq	sl, pc, r4, lsr #32
   22828:	24800000 	strcs	r0, [r0], #0
   2282c:	0000c280 	andeq	ip, r0, r0, lsl #5
   22830:	1a00ffff 	bne	62834 <__ram_ret_data_start+0x5efa4>
   22834:	0000bdce 	andeq	fp, r0, lr, asr #27
   22838:	01070b08 	tsteq	r7, r8, lsl #22
   2283c:	000b6710 	andeq	r6, fp, r0, lsl r7
   22840:	bf7d1800 	svclt	0x007d1800
   22844:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
   22848:	09c71d01 	stmibeq	r7, {r0, r8, sl, fp, ip}^
   2284c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
   22850:	0000b1f3 	strdeq	fp, [r0], -r3
   22854:	1d010a0b 	vstrne	s0, [r1, #-44]	; 0xffffffd4
   22858:	00000976 	andeq	r0, r0, r6, ror r9
   2285c:	b4461801 	strblt	r1, [r6], #-2049	; 0xfffff7ff
   22860:	0b0b0000 	bleq	2e2868 <__ram_ret_data_start+0x2defd8>
   22864:	09761d01 	ldmdbeq	r6!, {r0, r8, sl, fp, ip}^
   22868:	18020000 	stmdane	r2, {}	; <UNPREDICTABLE>
   2286c:	0000b6ba 			; <UNDEFINED> instruction: 0x0000b6ba
   22870:	1d010c0b 	stcne	12, cr0, [r1, #-44]	; 0xffffffd4
   22874:	00000976 	andeq	r0, r0, r6, ror r9
   22878:	c6f01803 	ldrbtgt	r1, [r0], r3, lsl #16
   2287c:	0d0b0000 	stceq	0, cr0, [fp, #-0]
   22880:	09761d01 	ldmdbeq	r6!, {r0, r8, sl, fp, ip}^
   22884:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
   22888:	0000b271 	andeq	fp, r0, r1, ror r2
   2288c:	1d010e0b 	stcne	14, cr0, [r1, #-44]	; 0xffffffd4
   22890:	000009f8 	strdeq	r0, [r0], -r8
   22894:	afd81805 	svcge	0x00d81805
   22898:	0f0b0000 	svceq	0x000b0000
   2289c:	0a231d01 	beq	8e9ca8 <__ram_ret_data_start+0x8e6418>
   228a0:	18060000 	stmdane	r6, {}	; <UNPREDICTABLE>
   228a4:	0000bfc8 	andeq	fp, r0, r8, asr #31
   228a8:	1d01100b 	stcne	0, cr1, [r1, #-44]	; 0xffffffd4
   228ac:	00000976 	andeq	r0, r0, r6, ror r9
   228b0:	97060007 	strls	r0, [r6, -r7]
   228b4:	0b0000bc 	bleq	22bac <__ram_ret_data_start+0x1f31c>
   228b8:	e8020111 	stmda	r2, {r0, r4, r8}
   228bc:	2500000a 	strcs	r0, [r0, #-10]
   228c0:	0000cc5c 	andeq	ip, r0, ip, asr ip
   228c4:	2c097001 	stccs	0, cr7, [r9], {1}
   228c8:	c0000009 	andgt	r0, r0, r9
   228cc:	3c000036 	stccc	0, cr0, [r0], {54}	; 0x36
   228d0:	01000001 	tsteq	r0, r1
   228d4:	000ef79c 	muleq	lr, ip, r7
   228d8:	c82e2600 	stmdagt	lr!, {r9, sl, sp}
   228dc:	72010000 	andvc	r0, r1, #0
   228e0:	000b6715 	andeq	r6, fp, r5, lsl r7
   228e4:	70910200 	addsvc	r0, r1, r0, lsl #4
   228e8:	0036da27 	eorseq	sp, r6, r7, lsr #20
   228ec:	000ef700 	andeq	pc, lr, r0, lsl #14
   228f0:	000bbc00 	andeq	fp, fp, r0, lsl #24
   228f4:	50012800 	andpl	r2, r1, r0, lsl #16
   228f8:	01283401 			; <UNDEFINED> instruction: 0x01283401
   228fc:	40080251 	andmi	r0, r8, r1, asr r2
   22900:	02520128 	subseq	r0, r2, #40, 2
   22904:	27000074 	smlsdxcs	r0, r4, r0, r0
   22908:	000036e4 	andeq	r3, r0, r4, ror #13
   2290c:	00000ef7 	strdeq	r0, [r0], -r7
   22910:	00000bdb 	ldrdeq	r0, [r0], -fp
   22914:	01500128 	cmpeq	r0, r8, lsr #2
   22918:	51012830 	tstpl	r1, r0, lsr r8
   2291c:	28800802 	stmcs	r0, {r1, fp}
   22920:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
   22924:	ee270000 	cdp	0, 2, cr0, cr7, cr0, {0}
   22928:	f7000036 			; <UNDEFINED> instruction: 0xf7000036
   2292c:	fa00000e 	blx	2296c <__ram_ret_data_start+0x1f0dc>
   22930:	2800000b 	stmdacs	r0, {r0, r1, r3}
   22934:	31015001 	tstcc	r1, r1
   22938:	02510128 	subseq	r0, r1, #40, 2
   2293c:	01282008 			; <UNDEFINED> instruction: 0x01282008
   22940:	00740252 	rsbseq	r0, r4, r2, asr r2
   22944:	36fa2700 	ldrbtcc	r2, [sl], r0, lsl #14
   22948:	0ef70000 	cdpeq	0, 15, cr0, cr7, cr0, {0}
   2294c:	0c1a0000 	ldceq	0, cr0, [sl], {-0}
   22950:	01280000 			; <UNDEFINED> instruction: 0x01280000
   22954:	28310150 	ldmdacs	r1!, {r4, r6, r8}
   22958:	0a035101 	beq	f6d64 <__ram_ret_data_start+0xf34d4>
   2295c:	01280200 			; <UNDEFINED> instruction: 0x01280200
   22960:	00740252 	rsbseq	r0, r4, r2, asr r2
   22964:	37142700 	ldrcc	r2, [r4, -r0, lsl #14]
   22968:	0f040000 	svceq	0x00040000
   2296c:	0c340000 	ldceq	0, cr0, [r4], #-0
   22970:	01280000 			; <UNDEFINED> instruction: 0x01280000
   22974:	00780250 	rsbseq	r0, r8, r0, asr r2
   22978:	02510128 	subseq	r0, r1, #40, 2
   2297c:	27000079 	smlsdxcs	r0, r9, r0, r0
   22980:	0000371a 	andeq	r3, r0, sl, lsl r7
   22984:	00000f11 	andeq	r0, r0, r1, lsl pc
   22988:	00000c48 	andeq	r0, r0, r8, asr #24
   2298c:	02500128 	subseq	r0, r0, #40, 2
   22990:	27000076 	smlsdxcs	r0, r6, r0, r0
   22994:	00003722 	andeq	r3, r0, r2, lsr #14
   22998:	00000f04 	andeq	r0, r0, r4, lsl #30
   2299c:	00000c61 	andeq	r0, r0, r1, ror #24
   229a0:	01500128 	cmpeq	r0, r8, lsr #2
   229a4:	51012830 	tstpl	r1, r0, lsr r8
   229a8:	00007702 	andeq	r7, r0, r2, lsl #14
   229ac:	00372827 	eorseq	r2, r7, r7, lsr #16
   229b0:	000f1100 	andeq	r1, pc, r0, lsl #2
   229b4:	000c7500 	andeq	r7, ip, r0, lsl #10
   229b8:	50012800 	andpl	r2, r1, r0, lsl #16
   229bc:	00007602 	andeq	r7, r0, r2, lsl #12
   229c0:	00373027 	eorseq	r3, r7, r7, lsr #32
   229c4:	000f0400 	andeq	r0, pc, r0, lsl #8
   229c8:	000c8f00 	andeq	r8, ip, r0, lsl #30
   229cc:	50012800 	andpl	r2, r1, r0, lsl #16
   229d0:	28007502 	stmdacs	r0, {r1, r8, sl, ip, sp, lr}
   229d4:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
   229d8:	36270020 	strtcc	r0, [r7], -r0, lsr #32
   229dc:	11000037 	tstne	r0, r7, lsr r0
   229e0:	a300000f 	movwge	r0, #15
   229e4:	2800000c 	stmdacs	r0, {r2, r3}
   229e8:	76025001 	strvc	r5, [r2], -r1
   229ec:	40270000 	eormi	r0, r7, r0
   229f0:	04000037 	streq	r0, [r0], #-55	; 0xffffffc9
   229f4:	be00000f 	cdplt	0, 0, cr0, cr0, cr15, {0}
   229f8:	2800000c 	stmdacs	r0, {r2, r3}
   229fc:	75025001 	strvc	r5, [r2, #-1]
   22a00:	51012800 	tstpl	r1, r0, lsl #16
   22a04:	02000a03 	andeq	r0, r0, #12288	; 0x3000
   22a08:	37462700 	strbcc	r2, [r6, -r0, lsl #14]
   22a0c:	0f110000 	svceq	0x00110000
   22a10:	0cd20000 	ldcleq	0, cr0, [r2], {0}
   22a14:	01280000 			; <UNDEFINED> instruction: 0x01280000
   22a18:	00760250 	rsbseq	r0, r6, r0, asr r2
   22a1c:	374e2700 	strbcc	r2, [lr, -r0, lsl #14]
   22a20:	0f040000 	svceq	0x00040000
   22a24:	0cec0000 	stcleq	0, cr0, [ip]
   22a28:	01280000 			; <UNDEFINED> instruction: 0x01280000
   22a2c:	00780250 	rsbseq	r0, r8, r0, asr r2
   22a30:	02510128 	subseq	r0, r1, #40, 2
   22a34:	27000079 	smlsdxcs	r0, r9, r0, r0
   22a38:	00003754 	andeq	r3, r0, r4, asr r7
   22a3c:	00000f11 	andeq	r0, r0, r1, lsl pc
   22a40:	00000d00 	andeq	r0, r0, r0, lsl #26
   22a44:	02500128 	subseq	r0, r0, #40, 2
   22a48:	27000076 	smlsdxcs	r0, r6, r0, r0
   22a4c:	0000375c 	andeq	r3, r0, ip, asr r7
   22a50:	00000f04 	andeq	r0, r0, r4, lsl #30
   22a54:	00000d19 	andeq	r0, r0, r9, lsl sp
   22a58:	01500128 	cmpeq	r0, r8, lsr #2
   22a5c:	51012830 	tstpl	r1, r0, lsr r8
   22a60:	00007702 	andeq	r7, r0, r2, lsl #14
   22a64:	00376227 	eorseq	r6, r7, r7, lsr #4
   22a68:	000f1100 	andeq	r1, pc, r0, lsl #2
   22a6c:	000d2d00 	andeq	r2, sp, r0, lsl #26
   22a70:	50012800 	andpl	r2, r1, r0, lsl #16
   22a74:	00007602 	andeq	r7, r0, r2, lsl #12
   22a78:	00376a27 	eorseq	r6, r7, r7, lsr #20
   22a7c:	000f0400 	andeq	r0, pc, r0, lsl #8
   22a80:	000d4700 	andeq	r4, sp, r0, lsl #14
   22a84:	50012800 	andpl	r2, r1, r0, lsl #16
   22a88:	28007502 	stmdacs	r0, {r1, r8, sl, ip, sp, lr}
   22a8c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
   22a90:	70270020 	eorvc	r0, r7, r0, lsr #32
   22a94:	11000037 	tstne	r0, r7, lsr r0
   22a98:	5b00000f 	blpl	22adc <__ram_ret_data_start+0x1f24c>
   22a9c:	2800000d 	stmdacs	r0, {r0, r2, r3}
   22aa0:	76025001 	strvc	r5, [r2], -r1
   22aa4:	7a270000 	bvc	9e2aac <__ram_ret_data_start+0x9df21c>
   22aa8:	04000037 	streq	r0, [r0], #-55	; 0xffffffc9
   22aac:	7600000f 	strvc	r0, [r0], -pc
   22ab0:	2800000d 	stmdacs	r0, {r0, r2, r3}
   22ab4:	75025001 	strvc	r5, [r2, #-1]
   22ab8:	51012800 	tstpl	r1, r0, lsl #16
   22abc:	02000a03 	andeq	r0, r0, #12288	; 0x3000
   22ac0:	37802700 	strcc	r2, [r0, r0, lsl #14]
   22ac4:	0f110000 	svceq	0x00110000
   22ac8:	0d8a0000 	stceq	0, cr0, [sl]
   22acc:	01280000 			; <UNDEFINED> instruction: 0x01280000
   22ad0:	00760250 	rsbseq	r0, r6, r0, asr r2
   22ad4:	37882700 	strcc	r2, [r8, r0, lsl #14]
   22ad8:	0f040000 	svceq	0x00040000
   22adc:	0da40000 	stceq	0, cr0, [r4]
   22ae0:	01280000 			; <UNDEFINED> instruction: 0x01280000
   22ae4:	00780250 	rsbseq	r0, r8, r0, asr r2
   22ae8:	02510128 	subseq	r0, r1, #40, 2
   22aec:	27000079 	smlsdxcs	r0, r9, r0, r0
   22af0:	0000378e 	andeq	r3, r0, lr, lsl #15
   22af4:	00000f11 	andeq	r0, r0, r1, lsl pc
   22af8:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
   22afc:	02500128 	subseq	r0, r0, #40, 2
   22b00:	27000074 	smlsdxcs	r0, r4, r0, r0
   22b04:	00003796 	muleq	r0, r6, r7
   22b08:	00000f04 	andeq	r0, r0, r4, lsl #30
   22b0c:	00000dd1 	ldrdeq	r0, [r0], -r1
   22b10:	01500128 	cmpeq	r0, r8, lsr #2
   22b14:	51012830 	tstpl	r1, r0, lsr r8
   22b18:	00007702 	andeq	r7, r0, r2, lsl #14
   22b1c:	00379c27 	eorseq	r9, r7, r7, lsr #24
   22b20:	000f1100 	andeq	r1, pc, r0, lsl #2
   22b24:	000de500 	andeq	lr, sp, r0, lsl #10
   22b28:	50012800 	andpl	r2, r1, r0, lsl #16
   22b2c:	00007402 	andeq	r7, r0, r2, lsl #8
   22b30:	0037a427 	eorseq	sl, r7, r7, lsr #8
   22b34:	000f0400 	andeq	r0, pc, r0, lsl #8
   22b38:	000dff00 	andeq	pc, sp, r0, lsl #30
   22b3c:	50012800 	andpl	r2, r1, r0, lsl #16
   22b40:	28007502 	stmdacs	r0, {r1, r8, sl, ip, sp, lr}
   22b44:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
   22b48:	aa270020 	bge	9e2bd0 <__ram_ret_data_start+0x9df340>
   22b4c:	11000037 	tstne	r0, r7, lsr r0
   22b50:	1300000f 	movwne	r0, #15
   22b54:	2800000e 	stmdacs	r0, {r1, r2, r3}
   22b58:	74025001 	strvc	r5, [r2], #-1
   22b5c:	b4270000 	strtlt	r0, [r7], #-0
   22b60:	04000037 	streq	r0, [r0], #-55	; 0xffffffc9
   22b64:	2e00000f 	cdpcs	0, 0, cr0, cr0, cr15, {0}
   22b68:	2800000e 	stmdacs	r0, {r1, r2, r3}
   22b6c:	75025001 	strvc	r5, [r2, #-1]
   22b70:	51012800 	tstpl	r1, r0, lsl #16
   22b74:	02000a03 	andeq	r0, r0, #12288	; 0x3000
   22b78:	37ba2700 	ldrcc	r2, [sl, r0, lsl #14]!
   22b7c:	0f110000 	svceq	0x00110000
   22b80:	0e420000 	cdpeq	0, 4, cr0, cr2, cr0, {0}
   22b84:	01280000 			; <UNDEFINED> instruction: 0x01280000
   22b88:	00740250 	rsbseq	r0, r4, r0, asr r2
   22b8c:	37c22700 	strbcc	r2, [r2, r0, lsl #14]
   22b90:	0f040000 	svceq	0x00040000
   22b94:	0e5c0000 	cdpeq	0, 5, cr0, cr12, cr0, {0}
   22b98:	01280000 			; <UNDEFINED> instruction: 0x01280000
   22b9c:	00780250 	rsbseq	r0, r8, r0, asr r2
   22ba0:	02510128 	subseq	r0, r1, #40, 2
   22ba4:	27000079 	smlsdxcs	r0, r9, r0, r0
   22ba8:	000037c8 	andeq	r3, r0, r8, asr #15
   22bac:	00000f11 	andeq	r0, r0, r1, lsl pc
   22bb0:	00000e70 	andeq	r0, r0, r0, ror lr
   22bb4:	02500128 	subseq	r0, r0, #40, 2
   22bb8:	27000074 	smlsdxcs	r0, r4, r0, r0
   22bbc:	000037d0 	ldrdeq	r3, [r0], -r0
   22bc0:	00000f04 	andeq	r0, r0, r4, lsl #30
   22bc4:	00000e89 	andeq	r0, r0, r9, lsl #29
   22bc8:	01500128 	cmpeq	r0, r8, lsr #2
   22bcc:	51012830 	tstpl	r1, r0, lsr r8
   22bd0:	00007702 	andeq	r7, r0, r2, lsl #14
   22bd4:	0037d627 	eorseq	sp, r7, r7, lsr #12
   22bd8:	000f1100 	andeq	r1, pc, r0, lsl #2
   22bdc:	000e9d00 	andeq	r9, lr, r0, lsl #26
   22be0:	50012800 	andpl	r2, r1, r0, lsl #16
   22be4:	00007402 	andeq	r7, r0, r2, lsl #8
   22be8:	0037de27 	eorseq	sp, r7, r7, lsr #28
   22bec:	000f0400 	andeq	r0, pc, r0, lsl #8
   22bf0:	000eb700 	andeq	fp, lr, r0, lsl #14
   22bf4:	50012800 	andpl	r2, r1, r0, lsl #16
   22bf8:	28007502 	stmdacs	r0, {r1, r8, sl, ip, sp, lr}
   22bfc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
   22c00:	e4270020 	strt	r0, [r7], #-32	; 0xffffffe0
   22c04:	11000037 	tstne	r0, r7, lsr r0
   22c08:	cb00000f 	blgt	22c4c <__ram_ret_data_start+0x1f3bc>
   22c0c:	2800000e 	stmdacs	r0, {r1, r2, r3}
   22c10:	74025001 	strvc	r5, [r2], #-1
   22c14:	ee270000 	cdp	0, 2, cr0, cr7, cr0, {0}
   22c18:	04000037 	streq	r0, [r0], #-55	; 0xffffffc9
   22c1c:	e600000f 	str	r0, [r0], -pc
   22c20:	2800000e 	stmdacs	r0, {r1, r2, r3}
   22c24:	75025001 	strvc	r5, [r2, #-1]
   22c28:	51012800 	tstpl	r1, r0, lsl #16
   22c2c:	02000a03 	andeq	r0, r0, #12288	; 0x3000
   22c30:	37f42900 	ldrbcc	r2, [r4, r0, lsl #18]!
   22c34:	0f110000 	svceq	0x00110000
   22c38:	01280000 			; <UNDEFINED> instruction: 0x01280000
   22c3c:	00740250 	rsbseq	r0, r4, r0, asr r2
   22c40:	ce2a0000 	cdpgt	0, 2, cr0, cr10, cr0, {0}
   22c44:	ce0000b3 	mcrgt	0, 0, r0, cr0, cr3, {5}
   22c48:	0b0000b3 	bleq	22f1c <__ram_ret_data_start+0x1f68c>
   22c4c:	2a140128 	bcs	5230f4 <__ram_ret_data_start+0x51f864>
   22c50:	0000bf96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
   22c54:	0000bf96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
   22c58:	1401360b 	strne	r3, [r1], #-1547	; 0xfffff9f5
   22c5c:	00c8732b 	sbceq	r7, r8, fp, lsr #6
   22c60:	00c87300 	sbceq	r7, r8, r0, lsl #6
   22c64:	0d5f0c00 	ldcleq	12, cr0, [pc, #-0]	; 22c6c <__ram_ret_data_start+0x1f3dc>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__ram_ret_data_start+0x2bc81c>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <__ram_ret_data_start+0x37d398>
      24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	0013490b 	andseq	r4, r3, fp, lsl #18
      2c:	00240400 	eoreq	r0, r4, r0, lsl #8
      30:	0b3e0b0b 	bleq	f82c64 <__ram_ret_data_start+0xf7f3d4>
      34:	00000803 	andeq	r0, r0, r3, lsl #16
      38:	0b000f05 	bleq	3c54 <__ram_ret_data_start+0x3c4>
      3c:	0600000b 	streq	r0, [r0], -fp
      40:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      44:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      48:	13490b39 	movtne	r0, #39737	; 0x9b39
      4c:	17070000 	strne	r0, [r7, -r0]
      50:	3a0b0b01 	bcc	2c2c5c <__ram_ret_data_start+0x2bf3cc>
      54:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      58:	0013010b 	andseq	r0, r3, fp, lsl #2
      5c:	000d0800 	andeq	r0, sp, r0, lsl #16
      60:	0b3a0e03 	bleq	e83874 <__ram_ret_data_start+0xe7ffe4>
      64:	0b390b3b 	bleq	e42d58 <__ram_ret_data_start+0xe3f4c8>
      68:	00001349 	andeq	r1, r0, r9, asr #6
      6c:	49010109 	stmdbmi	r1, {r0, r3, r8}
      70:	00130113 	andseq	r0, r3, r3, lsl r1
      74:	00210a00 	eoreq	r0, r1, r0, lsl #20
      78:	0b2f1349 	bleq	bc4da4 <__ram_ret_data_start+0xbc1514>
      7c:	130b0000 	movwne	r0, #45056	; 0xb000
      80:	3a0b0b01 	bcc	2c2c8c <__ram_ret_data_start+0x2bf3fc>
      84:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      88:	0013010b 	andseq	r0, r3, fp, lsl #2
      8c:	000d0c00 	andeq	r0, sp, r0, lsl #24
      90:	0b3a0e03 	bleq	e838a4 <__ram_ret_data_start+0xe80014>
      94:	0b390b3b 	bleq	e42d88 <__ram_ret_data_start+0xe3f4f8>
      98:	0b381349 	bleq	e04dc4 <__ram_ret_data_start+0xe01534>
      9c:	0f0d0000 	svceq	0x000d0000
      a0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
      a4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a8:	0e030013 	mcreq	0, 0, r0, cr3, cr3, {0}
      ac:	0000193c 	andeq	r1, r0, ip, lsr r9
      b0:	0301130f 	movweq	r1, #4879	; 0x130f
      b4:	3a0b0b0e 	bcc	2c2cf4 <__ram_ret_data_start+0x2bf464>
      b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      bc:	0013010b 	andseq	r0, r3, fp, lsl #2
      c0:	000d1000 	andeq	r1, sp, r0
      c4:	0b3a0803 	bleq	e820d8 <__ram_ret_data_start+0xe7e848>
      c8:	0b390b3b 	bleq	e42dbc <__ram_ret_data_start+0xe3f52c>
      cc:	0b381349 	bleq	e04df8 <__ram_ret_data_start+0xe01568>
      d0:	13110000 	tstne	r1, #0
      d4:	0b0e0301 	bleq	380ce0 <__ram_ret_data_start+0x37d450>
      d8:	3b0b3a05 	blcc	2ce8f4 <__ram_ret_data_start+0x2cb064>
      dc:	010b390b 	tsteq	fp, fp, lsl #18
      e0:	12000013 	andne	r0, r0, #19
      e4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      e8:	0b3b0b3a 	bleq	ec2dd8 <__ram_ret_data_start+0xebf548>
      ec:	13490b39 	movtne	r0, #39737	; 0x9b39
      f0:	00000538 	andeq	r0, r0, r8, lsr r5
      f4:	27001513 	smladcs	r0, r3, r5, r1
      f8:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
      fc:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
     100:	13011349 	movwne	r1, #4937	; 0x1349
     104:	05150000 	ldreq	r0, [r5, #-0]
     108:	00134900 	andseq	r4, r3, r0, lsl #18
     10c:	00261600 	eoreq	r1, r6, r0, lsl #12
     110:	00001349 	andeq	r1, r0, r9, asr #6
     114:	03011317 	movweq	r1, #4887	; 0x1317
     118:	3a050b0e 	bcc	142d58 <__ram_ret_data_start+0x13f4c8>
     11c:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     120:	0013010b 	andseq	r0, r3, fp, lsl #2
     124:	000d1800 	andeq	r1, sp, r0, lsl #16
     128:	0b3a0e03 	bleq	e8393c <__ram_ret_data_start+0xe800ac>
     12c:	0b39053b 	bleq	e41620 <__ram_ret_data_start+0xe3dd90>
     130:	0b381349 	bleq	e04e5c <__ram_ret_data_start+0xe015cc>
     134:	0d190000 	ldceq	0, cr0, [r9, #-0]
     138:	3a0e0300 	bcc	380d40 <__ram_ret_data_start+0x37d4b0>
     13c:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     140:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     144:	1a000005 	bne	160 <__Vectors+0x160>
     148:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     14c:	0b3a0b0b 	bleq	e82d80 <__ram_ret_data_start+0xe7f4f0>
     150:	0b39053b 	bleq	e41644 <__ram_ret_data_start+0xe3ddb4>
     154:	00001301 	andeq	r1, r0, r1, lsl #6
     158:	0b01131b 	bleq	44dcc <__ram_ret_data_start+0x4153c>
     15c:	3b0b3a0b 	blcc	2ce990 <__ram_ret_data_start+0x2cb100>
     160:	010b3905 	tsteq	fp, r5, lsl #18
     164:	1c000013 	stcne	0, cr0, [r0], {19}
     168:	0b0b0117 	bleq	2c05cc <__ram_ret_data_start+0x2bcd3c>
     16c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     170:	13010b39 	movwne	r0, #6969	; 0x1b39
     174:	0d1d0000 	ldceq	0, cr0, [sp, #-0]
     178:	3a0e0300 	bcc	380d80 <__ram_ret_data_start+0x37d4f0>
     17c:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     180:	0013490b 	andseq	r4, r3, fp, lsl #18
     184:	01151e00 	tsteq	r5, r0, lsl #28
     188:	13011927 	movwne	r1, #6439	; 0x1927
     18c:	341f0000 	ldrcc	r0, [pc], #-0	; 194 <__Vectors+0x194>
     190:	3a0e0300 	bcc	380d98 <__ram_ret_data_start+0x37d508>
     194:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     198:	3f13490b 	svccc	0x0013490b
     19c:	00193c19 	andseq	r3, r9, r9, lsl ip
     1a0:	00352000 	eorseq	r2, r5, r0
     1a4:	00001349 	andeq	r1, r0, r9, asr #6
     1a8:	03000d21 	movweq	r0, #3361	; 0xd21
     1ac:	3b0b3a0e 	blcc	2ce9ec <__ram_ret_data_start+0x2cb15c>
     1b0:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
     1b4:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
     1b8:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
     1bc:	2200000b 	andcs	r0, r0, #11
     1c0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     1c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1c8:	13490b39 	movtne	r0, #39737	; 0x9b39
     1cc:	0b0d0b0b 	bleq	342e00 <__ram_ret_data_start+0x33f570>
     1d0:	0b380b0c 	bleq	e02e08 <__ram_ret_data_start+0xdff578>
     1d4:	13230000 			; <UNDEFINED> instruction: 0x13230000
     1d8:	3a050b01 	bcc	142de4 <__ram_ret_data_start+0x13f554>
     1dc:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     1e0:	0013010b 	andseq	r0, r3, fp, lsl #2
     1e4:	000d2400 	andeq	r2, sp, r0, lsl #8
     1e8:	0b381349 	bleq	e04f14 <__ram_ret_data_start+0xe01684>
     1ec:	0d250000 	stceq	0, cr0, [r5, #-0]
     1f0:	38134900 	ldmdacc	r3, {r8, fp, lr}
     1f4:	26000005 	strcs	r0, [r0], -r5
     1f8:	13490021 	movtne	r0, #36897	; 0x9021
     1fc:	0000052f 	andeq	r0, r0, pc, lsr #10
     200:	03003427 	movweq	r3, #1063	; 0x427
     204:	3b0b3a0e 	blcc	2cea44 <__ram_ret_data_start+0x2cb1b4>
     208:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
     20c:	3c193f13 	ldccc	15, cr3, [r9], {19}
     210:	28000019 	stmdacs	r0, {r0, r3, r4}
     214:	13470034 	movtne	r0, #28724	; 0x7034
     218:	0b3b0b3a 	bleq	ec2f08 <__ram_ret_data_start+0xebf678>
     21c:	18020b39 	stmdane	r2, {r0, r3, r4, r5, r8, r9, fp}
     220:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
     224:	03193f01 	tsteq	r9, #1, 30
     228:	3b0b3a0e 	blcc	2cea68 <__ram_ret_data_start+0x2cb1d8>
     22c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
     230:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     234:	97184006 	ldrls	r4, [r8, -r6]
     238:	13011942 	movwne	r1, #6466	; 0x1942
     23c:	342a0000 	strtcc	r0, [sl], #-0
     240:	3a080300 	bcc	200e48 <__ram_ret_data_start+0x1fd5b8>
     244:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     248:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     24c:	1742b717 	smlaldne	fp, r2, r7, r7
     250:	342b0000 	strtcc	r0, [fp], #-0
     254:	3a0e0300 	bcc	380e5c <__ram_ret_data_start+0x37d5cc>
     258:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     25c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     260:	1742b717 	smlaldne	fp, r2, r7, r7
     264:	2e2c0000 	cdpcs	0, 2, cr0, cr12, cr0, {0}
     268:	03193f01 	tsteq	r9, #1, 30
     26c:	3b0b3a0e 	blcc	2ceaac <__ram_ret_data_start+0x2cb21c>
     270:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
     274:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     278:	97184006 	ldrls	r4, [r8, -r6]
     27c:	00001942 	andeq	r1, r0, r2, asr #18
     280:	0182892d 	orreq	r8, r2, sp, lsr #18
     284:	31011100 	mrscc	r1, (UNDEF: 17)
     288:	00000013 	andeq	r0, r0, r3, lsl r0
     28c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     290:	030b130e 	movweq	r1, #45838	; 0xb30e
     294:	110e1b0e 	tstne	lr, lr, lsl #22
     298:	10061201 	andne	r1, r6, r1, lsl #4
     29c:	02000017 	andeq	r0, r0, #23
     2a0:	0b0b0024 	bleq	2c0338 <__ram_ret_data_start+0x2bcaa8>
     2a4:	0e030b3e 	vmoveq.16	d3[0], r0
     2a8:	16030000 	strne	r0, [r3], -r0
     2ac:	3a0e0300 	bcc	380eb4 <__ram_ret_data_start+0x37d624>
     2b0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2b4:	0013490b 	andseq	r4, r3, fp, lsl #18
     2b8:	00240400 	eoreq	r0, r4, r0, lsl #8
     2bc:	0b3e0b0b 	bleq	f82ef0 <__ram_ret_data_start+0xf7f660>
     2c0:	00000803 	andeq	r0, r0, r3, lsl #16
     2c4:	0b000f05 	bleq	3ee0 <__ram_ret_data_start+0x650>
     2c8:	0600000b 	streq	r0, [r0], -fp
     2cc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     2d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     2d4:	13490b39 	movtne	r0, #39737	; 0x9b39
     2d8:	17070000 	strne	r0, [r7, -r0]
     2dc:	3a0b0b01 	bcc	2c2ee8 <__ram_ret_data_start+0x2bf658>
     2e0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2e4:	0013010b 	andseq	r0, r3, fp, lsl #2
     2e8:	000d0800 	andeq	r0, sp, r0, lsl #16
     2ec:	0b3a0e03 	bleq	e83b00 <__ram_ret_data_start+0xe80270>
     2f0:	0b390b3b 	bleq	e42fe4 <__ram_ret_data_start+0xe3f754>
     2f4:	00001349 	andeq	r1, r0, r9, asr #6
     2f8:	49010109 	stmdbmi	r1, {r0, r3, r8}
     2fc:	00130113 	andseq	r0, r3, r3, lsl r1
     300:	00210a00 	eoreq	r0, r1, r0, lsl #20
     304:	0b2f1349 	bleq	bc5030 <__ram_ret_data_start+0xbc17a0>
     308:	130b0000 	movwne	r0, #45056	; 0xb000
     30c:	3a0b0b01 	bcc	2c2f18 <__ram_ret_data_start+0x2bf688>
     310:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     314:	0013010b 	andseq	r0, r3, fp, lsl #2
     318:	000d0c00 	andeq	r0, sp, r0, lsl #24
     31c:	0b3a0e03 	bleq	e83b30 <__ram_ret_data_start+0xe802a0>
     320:	0b390b3b 	bleq	e43014 <__ram_ret_data_start+0xe3f784>
     324:	0b381349 	bleq	e05050 <__ram_ret_data_start+0xe017c0>
     328:	0f0d0000 	svceq	0x000d0000
     32c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     330:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     334:	0e030013 	mcreq	0, 0, r0, cr3, cr3, {0}
     338:	0000193c 	andeq	r1, r0, ip, lsr r9
     33c:	0301130f 	movweq	r1, #4879	; 0x130f
     340:	3a0b0b0e 	bcc	2c2f80 <__ram_ret_data_start+0x2bf6f0>
     344:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     348:	0013010b 	andseq	r0, r3, fp, lsl #2
     34c:	000d1000 	andeq	r1, sp, r0
     350:	0b3a0803 	bleq	e82364 <__ram_ret_data_start+0xe7ead4>
     354:	0b390b3b 	bleq	e43048 <__ram_ret_data_start+0xe3f7b8>
     358:	0b381349 	bleq	e05084 <__ram_ret_data_start+0xe017f4>
     35c:	13110000 	tstne	r1, #0
     360:	0b0e0301 	bleq	380f6c <__ram_ret_data_start+0x37d6dc>
     364:	3b0b3a05 	blcc	2ceb80 <__ram_ret_data_start+0x2cb2f0>
     368:	010b390b 	tsteq	fp, fp, lsl #18
     36c:	12000013 	andne	r0, r0, #19
     370:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     374:	0b3b0b3a 	bleq	ec3064 <__ram_ret_data_start+0xebf7d4>
     378:	13490b39 	movtne	r0, #39737	; 0x9b39
     37c:	00000538 	andeq	r0, r0, r8, lsr r5
     380:	27001513 	smladcs	r0, r3, r5, r1
     384:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
     388:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
     38c:	13011349 	movwne	r1, #4937	; 0x1349
     390:	05150000 	ldreq	r0, [r5, #-0]
     394:	00134900 	andseq	r4, r3, r0, lsl #18
     398:	00261600 	eoreq	r1, r6, r0, lsl #12
     39c:	00001349 	andeq	r1, r0, r9, asr #6
     3a0:	03011317 	movweq	r1, #4887	; 0x1317
     3a4:	3a050b0e 	bcc	142fe4 <__ram_ret_data_start+0x13f754>
     3a8:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     3ac:	0013010b 	andseq	r0, r3, fp, lsl #2
     3b0:	000d1800 	andeq	r1, sp, r0, lsl #16
     3b4:	0b3a0e03 	bleq	e83bc8 <__ram_ret_data_start+0xe80338>
     3b8:	0b39053b 	bleq	e418ac <__ram_ret_data_start+0xe3e01c>
     3bc:	0b381349 	bleq	e050e8 <__ram_ret_data_start+0xe01858>
     3c0:	0d190000 	ldceq	0, cr0, [r9, #-0]
     3c4:	3a0e0300 	bcc	380fcc <__ram_ret_data_start+0x37d73c>
     3c8:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     3cc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     3d0:	1a000005 	bne	3ec <__Vectors_Size+0x16c>
     3d4:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     3d8:	0b3a0b0b 	bleq	e8300c <__ram_ret_data_start+0xe7f77c>
     3dc:	0b39053b 	bleq	e418d0 <__ram_ret_data_start+0xe3e040>
     3e0:	00001301 	andeq	r1, r0, r1, lsl #6
     3e4:	0b01131b 	bleq	45058 <__ram_ret_data_start+0x417c8>
     3e8:	3b0b3a0b 	blcc	2cec1c <__ram_ret_data_start+0x2cb38c>
     3ec:	010b3905 	tsteq	fp, r5, lsl #18
     3f0:	1c000013 	stcne	0, cr0, [r0], {19}
     3f4:	0b0b0117 	bleq	2c0858 <__ram_ret_data_start+0x2bcfc8>
     3f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     3fc:	13010b39 	movwne	r0, #6969	; 0x1b39
     400:	0d1d0000 	ldceq	0, cr0, [sp, #-0]
     404:	3a0e0300 	bcc	38100c <__ram_ret_data_start+0x37d77c>
     408:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     40c:	0013490b 	andseq	r4, r3, fp, lsl #18
     410:	01151e00 	tsteq	r5, r0, lsl #28
     414:	13011927 	movwne	r1, #6439	; 0x1927
     418:	341f0000 	ldrcc	r0, [pc], #-0	; 420 <SystemCoreClockUpdate>
     41c:	3a0e0300 	bcc	381024 <__ram_ret_data_start+0x37d794>
    tmp = M4_SYSREG->CMU_CKSWR_f.CKSW;
     420:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     424:	3f13490b 	svccc	0x0013490b
     428:	00193c19 	andseq	r3, r9, r9, lsl ip
    switch (tmp)
     42c:	00352000 	eorseq	r2, r5, r0
     430:	00001349 	andeq	r1, r0, r9, asr #6
     434:	03010421 	movweq	r0, #5153	; 0x1421
            SystemCoreClock = HRC_VALUE;
     438:	0b0b3e0e 	bleq	2cfc78 <__ram_ret_data_start+0x2cc3e8>
     43c:	3a13490b 	bcc	4d2870 <__ram_ret_data_start+0x4cefe0>
            SystemCoreClock = MRC_VALUE;
     440:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     444:	0013010b 	andseq	r0, r3, fp, lsl #2
            SystemCoreClock = LRC_VALUE;
     448:	00282200 	eoreq	r2, r8, r0, lsl #4
     44c:	0b1c0e03 	bleq	703c60 <__ram_ret_data_start+0x7003d0>
            break;
     450:	28230000 	stmdacs	r3!, {}	; <UNPREDICTABLE>
            SystemCoreClock = XTAL_VALUE;
     454:	1c080300 	stcne	3, cr0, [r8], {-0}
            break;
     458:	2400000b 	strcs	r0, [r0], #-11
            SystemCoreClock = XTAL32_VALUE;
     45c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     460:	00000d1c 	andeq	r0, r0, ip, lsl sp
            pllsource = M4_SYSREG->CMU_PLLCFGR_f.PLLSRC;
     464:	0b011325 	bleq	45100 <__ram_ret_data_start+0x41870>
     468:	3b0b3a05 	blcc	2cec84 <__ram_ret_data_start+0x2cb3f4>
            plln = M4_SYSREG->CMU_PLLCFGR_f.MPLLN;
     46c:	010b3905 	tsteq	fp, r5, lsl #18
     470:	26000013 			; <UNDEFINED> instruction: 0x26000013
            pllp = M4_SYSREG->CMU_PLLCFGR_f.MPLLP;
     474:	0803000d 	stmdaeq	r3, {r0, r2, r3}
            pllm = M4_SYSREG->CMU_PLLCFGR_f.MPLLM;
     478:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     47c:	13490b39 	movtne	r0, #39737	; 0x9b39
            if (0ul == pllsource)
     480:	00000538 	andeq	r0, r0, r8, lsr r5
     484:	49002127 	stmdbmi	r0, {r0, r1, r2, r5, r8, sp}
                SystemCoreClock = (XTAL_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     488:	00052f13 	andeq	r2, r5, r3, lsl pc
     48c:	01042800 	tsteq	r4, r0, lsl #16
     490:	0b3e0e03 	bleq	f83ca4 <__ram_ret_data_start+0xf80414>
     494:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     498:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     49c:	13010b39 	movwne	r0, #6969	; 0x1b39
                SystemCoreClock = (HRC_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     4a0:	28290000 	stmdacs	r9!, {}	; <UNPREDICTABLE>
     4a4:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     4a8:	2a000005 	bcs	4c4 <SystemCoreClockUpdate+0xa4>
     4ac:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     4b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
}
     4b4:	13490b39 	movtne	r0, #39737	; 0x9b39
     4b8:	0b0d0b0b 	bleq	3430ec <__ram_ret_data_start+0x33f85c>
     4bc:	0b380b0c 	bleq	e030f4 <__ram_ret_data_start+0xdff864>
     4c0:	0d2b0000 	stceq	0, cr0, [fp, #-0]
     4c4:	3a080300 	bcc	2010cc <__ram_ret_data_start+0x1fd83c>
{
     4c8:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    SystemCoreClockUpdate();
     4cc:	0b13490b 	bleq	4d2900 <__ram_ret_data_start+0x4cf070>
{
     4d0:	0c0b0d0b 	stceq	13, cr0, [fp], {11}
        NVIC_ISER_BAK[u8Cnt] = NVIC->ISER[u8Cnt];
     4d4:	000b380b 	andeq	r3, fp, fp, lsl #16
     4d8:	000d2c00 	andeq	r2, sp, r0, lsl #24
     4dc:	0b3a0803 	bleq	e824f0 <__ram_ret_data_start+0xe7ec60>
     4e0:	0b39053b 	bleq	e419d4 <__ram_ret_data_start+0xe3e144>
     4e4:	00001349 	andeq	r1, r0, r9, asr #6
     4e8:	49000d2d 	stmdbmi	r0, {r0, r2, r3, r5, r8, sl, fp}
     4ec:	000b3813 	andeq	r3, fp, r3, lsl r8
     4f0:	000d2e00 	andeq	r2, sp, r0, lsl #28
     4f4:	0b3a0803 	bleq	e82508 <__ram_ret_data_start+0xe7ec78>
     4f8:	0b39053b 	bleq	e419ec <__ram_ret_data_start+0xe3e15c>
     4fc:	0b381349 	bleq	e05228 <__ram_ret_data_start+0xe01998>
     500:	0d2f0000 	stceq	0, cr0, [pc, #-0]	; 508 <enNvicBackup+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
     504:	38134900 	ldmdacc	r3, {r8, fp, lr}
  __ASM volatile ("isb 0xF":::"memory");
     508:	30000005 	andcc	r0, r0, r5
    for (u8Cnt = 128u; u8Cnt < 144u; u8Cnt++)
     50c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     510:	0b3b0b3a 	bleq	ec3200 <__ram_ret_data_start+0xebf970>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     514:	13490b39 	movtne	r0, #39737	; 0x9b39
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     518:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     51c:	34310000 	ldrtcc	r0, [r1], #-0
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     520:	3a0e0300 	bcc	381128 <__ram_ret_data_start+0x37d898>
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     524:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     528:	3f13490b 	svccc	0x0013490b
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     52c:	00180219 	andseq	r0, r8, r9, lsl r2
            switch (stcIntSel->INTSEL)
     530:	012e3200 			; <UNDEFINED> instruction: 0x012e3200
     534:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
     538:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     53c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN4)
     540:	06120111 			; <UNDEFINED> instruction: 0x06120111
     544:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     548:	00130119 	andseq	r0, r3, r9, lsl r1
     54c:	00343300 	eorseq	r3, r4, r0, lsl #6
     550:	0b3a0e03 	bleq	e83d64 <__ram_ret_data_start+0xe804d4>
     554:	0b39053b 	bleq	e41a48 <__ram_ret_data_start+0xe3e1b8>
     558:	17021349 	strne	r1, [r2, -r9, asr #6]
     55c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  __ASM volatile ("dsb 0xF":::"memory");
     560:	82893400 	addhi	r3, r9, #0, 8
  __ASM volatile ("isb 0xF":::"memory");
     564:	01110001 	tsteq	r1, r1
            switch (stcIntSel->INTSEL)
     568:	00001331 	andeq	r1, r0, r1, lsr r3
     56c:	3f002e35 	svccc	0x00002e35
     570:	3a0e0319 	bcc	3811dc <__ram_ret_data_start+0x37d94c>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN1)
     574:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     578:	1119270b 	tstne	r9, fp, lsl #14
     57c:	40061201 	andmi	r1, r6, r1, lsl #4
     580:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
     584:	2e360000 	cdpcs	0, 3, cr0, cr6, cr0, {0}
     588:	03193f01 	tsteq	r9, #1, 30
     58c:	3b0b3a0e 	blcc	2cedcc <__ram_ret_data_start+0x2cb53c>
  __ASM volatile ("dsb 0xF":::"memory");
     590:	270b3905 	strcs	r3, [fp, -r5, lsl #18]
  __ASM volatile ("isb 0xF":::"memory");
     594:	11134919 	tstne	r3, r9, lsl r9
     598:	40061201 	andmi	r1, r6, r1, lsl #4
            switch (stcIntSel->INTSEL)
     59c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     5a0:	00001301 	andeq	r1, r0, r1, lsl #6
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN7)
     5a4:	03000537 	movweq	r0, #1335	; 0x537
     5a8:	3b0b3a0e 	blcc	2cede8 <__ram_ret_data_start+0x2cb558>
     5ac:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
     5b0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
     5b4:	00001742 	andeq	r1, r0, r2, asr #14
     5b8:	3f012e38 	svccc	0x00012e38
     5bc:	3a0e0319 	bcc	381228 <__ram_ret_data_start+0x37d998>
  __ASM volatile ("dsb 0xF":::"memory");
     5c0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  __ASM volatile ("isb 0xF":::"memory");
     5c4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     5c8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
            switch (stcIntSel->INTSEL)
     5cc:	97184006 	ldrls	r4, [r8, -r6]
     5d0:	13011942 	movwne	r1, #6466	; 0x1942
     5d4:	34390000 	ldrtcc	r0, [r9], #-0
     5d8:	3a0e0300 	bcc	3811e0 <__ram_ret_data_start+0x37d950>
     5dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     5e4:	1742b717 	smlaldne	fp, r2, r7, r7
     5e8:	1d3a0000 	ldcne	0, cr0, [sl, #-0]
     5ec:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     5f0:	0542b801 	strbeq	fp, [r2, #-2049]	; 0xfffff7ff
     5f4:	0b581755 	bleq	1606350 <__ram_ret_data_start+0x1602ac0>
     5f8:	0b570b59 	bleq	15c3364 <__ram_ret_data_start+0x15bfad4>
    for (u8Cnt = 0u; u8Cnt < 128u; u8Cnt++)
     5fc:	00001301 	andeq	r1, r0, r1, lsl #6
     600:	3100053b 	tstcc	r0, fp, lsr r5
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * u8Cnt));
     604:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
     608:	00001742 	andeq	r1, r0, r2, asr #14
        u32WakeupSrc = stcIntSel->INTSEL;
     60c:	31001d3c 	tstcc	r0, ip, lsr sp
     610:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     614:	01110542 	tsteq	r1, r2, asr #10
     618:	0b580612 	bleq	1601e68 <__ram_ret_data_start+0x15fe5d8>
     61c:	0b570559 	bleq	15c1b88 <__ram_ret_data_start+0x15be2f8>
     620:	1d3d0000 	ldcne	0, cr0, [sp, #-0]
     624:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     628:	0542b801 	strbeq	fp, [r2, #-2049]	; 0xfffff7ff
     62c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     630:	0b590b58 	bleq	1643398 <__ram_ret_data_start+0x163fb08>
     634:	13010b57 	movwne	r0, #6999	; 0x1b57
     638:	1d3e0000 	ldcne	0, cr0, [lr, #-0]
     63c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
            switch (stcIntSel->INTSEL)
     640:	0542b801 	strbeq	fp, [r2, #-2049]	; 0xfffff7ff
     644:	06120111 			; <UNDEFINED> instruction: 0x06120111
     648:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     64c:	13010b57 	movwne	r0, #6999	; 0x1b57
     650:	1d3f0000 	ldcne	0, cr0, [pc, #-0]	; 658 <enNvicBackup+0x188>
     654:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     658:	0542b801 	strbeq	fp, [r2, #-2049]	; 0xfffff7ff
     65c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     660:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     664:	00000b57 	andeq	r0, r0, r7, asr fp
     668:	03012e40 	movweq	r2, #7744	; 0x1e40
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN9)
     66c:	3b0b3a0e 	blcc	2ceeac <__ram_ret_data_start+0x2cb61c>
     670:	270b3905 	strcs	r3, [fp, -r5, lsl #18]
     674:	010b2019 	tsteq	fp, r9, lsl r0
     678:	41000013 	tstmi	r0, r3, lsl r0
     67c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     680:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     684:	13490b39 	movtne	r0, #39737	; 0x9b39
     688:	2e420000 	cdpcs	0, 4, cr0, cr2, cr0, {0}
  __ASM volatile ("dsb 0xF":::"memory");
     68c:	3a0e0300 	bcc	381294 <__ram_ret_data_start+0x37da04>
  __ASM volatile ("isb 0xF":::"memory");
     690:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
            switch (stcIntSel->INTSEL)
     694:	2019270b 	andscs	r2, r9, fp, lsl #14
     698:	4300000b 	movwmi	r0, #11
     69c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     6a0:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
                    if (Reset == bM4_INTC_WUPEN_RTCALMWUEN)
     6a4:	0b3a0e03 	bleq	e83eb8 <__ram_ret_data_start+0xe80628>
     6a8:	0b39053b 	bleq	e41b9c <__ram_ret_data_start+0xe3e30c>
     6ac:	01000000 	mrseq	r0, (UNDEF: 0)
     6b0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     6b4:	0e030b13 	vmoveq.32	d3[0], r0
     6b8:	01110e1b 	tsteq	r1, fp, lsl lr
     6bc:	17100612 			; <UNDEFINED> instruction: 0x17100612
     6c0:	24020000 	strcs	r0, [r2], #-0
  __ASM volatile ("dsb 0xF":::"memory");
     6c4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  __ASM volatile ("isb 0xF":::"memory");
     6c8:	000e030b 	andeq	r0, lr, fp, lsl #6
            switch (stcIntSel->INTSEL)
     6cc:	00160300 	andseq	r0, r6, r0, lsl #6
     6d0:	0b3a0e03 	bleq	e83ee4 <__ram_ret_data_start+0xe80654>
     6d4:	0b390b3b 	bleq	e433c8 <__ram_ret_data_start+0xe3fb38>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN14)
     6d8:	00001349 	andeq	r1, r0, r9, asr #6
     6dc:	0b002404 	bleq	96f4 <__ram_ret_data_start+0x5e64>
     6e0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     6e4:	05000008 	streq	r0, [r0, #-8]
     6e8:	0b0b000f 	bleq	2c072c <__ram_ret_data_start+0x2bce9c>
     6ec:	16060000 	strne	r0, [r6], -r0
     6f0:	3a0e0300 	bcc	3812f8 <__ram_ret_data_start+0x37da68>
  __ASM volatile ("dsb 0xF":::"memory");
     6f4:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  __ASM volatile ("isb 0xF":::"memory");
     6f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     6fc:	01170700 	tsteq	r7, r0, lsl #14
            switch (stcIntSel->INTSEL)
     700:	0b3a0b0b 	bleq	e83334 <__ram_ret_data_start+0xe7faa4>
     704:	0b390b3b 	bleq	e433f8 <__ram_ret_data_start+0xe3fb68>
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     708:	00001301 	andeq	r1, r0, r1, lsl #6
     70c:	03000d08 	movweq	r0, #3336	; 0xd08
     710:	3b0b3a0e 	blcc	2cef50 <__ram_ret_data_start+0x2cb6c0>
     714:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
     718:	09000013 	stmdbeq	r0, {r0, r1, r4}
     71c:	13490101 	movtne	r0, #37121	; 0x9101
     720:	00001301 	andeq	r1, r0, r1, lsl #6
     724:	4900210a 	stmdbmi	r0, {r1, r3, r8, sp}
  __ASM volatile ("dsb 0xF":::"memory");
     728:	000b2f13 	andeq	r2, fp, r3, lsl pc
  __ASM volatile ("isb 0xF":::"memory");
     72c:	01130b00 	tsteq	r3, r0, lsl #22
                    if (Reset == bM4_INTC_WUPEN_SCIWEN)
     730:	0b3a0b0b 	bleq	e83364 <__ram_ret_data_start+0xe7fad4>
     734:	0b390b3b 	bleq	e43428 <__ram_ret_data_start+0xe3fb98>
     738:	00001301 	andeq	r1, r0, r1, lsl #6
     73c:	03000d0c 	movweq	r0, #3340	; 0xd0c
     740:	3b0b3a0e 	blcc	2cef80 <__ram_ret_data_start+0x2cb6f0>
     744:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
     748:	000b3813 	andeq	r3, fp, r3, lsl r8
     74c:	000f0d00 	andeq	r0, pc, r0, lsl #26
  __ASM volatile ("dsb 0xF":::"memory");
     750:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  __ASM volatile ("isb 0xF":::"memory");
     754:	130e0000 	movwne	r0, #57344	; 0xe000
                    if (Reset == bM4_INTC_WUPEN_TMR0WUEN)
     758:	3c0e0300 	stccc	3, cr0, [lr], {-0}
     75c:	0f000019 	svceq	0x00000019
     760:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     764:	0b3a0b0b 	bleq	e83398 <__ram_ret_data_start+0xe7fb08>
     768:	0b390b3b 	bleq	e4345c <__ram_ret_data_start+0xe3fbcc>
     76c:	00001301 	andeq	r1, r0, r1, lsl #6
     770:	03000d10 	movweq	r0, #3344	; 0xd10
     774:	3b0b3a08 	blcc	2cef9c <__ram_ret_data_start+0x2cb70c>
  __ASM volatile ("dsb 0xF":::"memory");
     778:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  __ASM volatile ("isb 0xF":::"memory");
     77c:	000b3813 	andeq	r3, fp, r3, lsl r8
     780:	01131100 	tsteq	r3, r0, lsl #2
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     784:	050b0e03 	streq	r0, [fp, #-3587]	; 0xfffff1fd
     788:	0b3b0b3a 	bleq	ec3478 <__ram_ret_data_start+0xebfbe8>
     78c:	13010b39 	movwne	r0, #6969	; 0x1b39
     790:	0d120000 	ldceq	0, cr0, [r2, #-0]
     794:	3a0e0300 	bcc	38139c <__ram_ret_data_start+0x37db0c>
     798:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     79c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     7a0:	13000005 	movwne	r0, #5
  __ASM volatile ("dsb 0xF":::"memory");
     7a4:	19270015 	stmdbne	r7!, {r0, r2, r4}
  __ASM volatile ("isb 0xF":::"memory");
     7a8:	15140000 	ldrne	r0, [r4, #-0]
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     7ac:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
     7b0:	00130113 	andseq	r0, r3, r3, lsl r1
     7b4:	00051500 	andeq	r1, r5, r0, lsl #10
     7b8:	00001349 	andeq	r1, r0, r9, asr #6
     7bc:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
     7c0:	17000013 	smladne	r0, r3, r0, r0
     7c4:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     7c8:	0b3a050b 	bleq	e81bfc <__ram_ret_data_start+0xe7e36c>
  __ASM volatile ("dsb 0xF":::"memory");
     7cc:	0b39053b 	bleq	e41cc0 <__ram_ret_data_start+0xe3e430>
  __ASM volatile ("isb 0xF":::"memory");
     7d0:	00001301 	andeq	r1, r0, r1, lsl #6
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     7d4:	03000d18 	movweq	r0, #3352	; 0xd18
     7d8:	3b0b3a0e 	blcc	2cf018 <__ram_ret_data_start+0x2cb788>
     7dc:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
     7e0:	000b3813 	andeq	r3, fp, r3, lsl r8
     7e4:	000d1900 	andeq	r1, sp, r0, lsl #18
     7e8:	0b3a0e03 	bleq	e83ffc <__ram_ret_data_start+0xe8076c>
     7ec:	0b39053b 	bleq	e41ce0 <__ram_ret_data_start+0xe3e450>
     7f0:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
  __ASM volatile ("dsb 0xF":::"memory");
     7f4:	131a0000 	tstne	sl, #0
  __ASM volatile ("isb 0xF":::"memory");
     7f8:	0b0e0301 	bleq	381404 <__ram_ret_data_start+0x37db74>
     7fc:	3b0b3a0b 	blcc	2cf030 <__ram_ret_data_start+0x2cb7a0>
     800:	010b3905 	tsteq	fp, r5, lsl #18
     804:	1b000013 	blne	858 <enNvicBackup+0x388>
     808:	0b0b0113 	bleq	2c0c5c <__ram_ret_data_start+0x2bd3cc>
     80c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     810:	13010b39 	movwne	r0, #6969	; 0x1b39
     814:	171c0000 	ldrne	r0, [ip, -r0]
     818:	3a0b0b01 	bcc	2c3424 <__ram_ret_data_start+0x2bfb94>
     81c:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     820:	0013010b 	andseq	r0, r3, fp, lsl #2
     824:	000d1d00 	andeq	r1, sp, r0, lsl #26
     828:	0b3a0e03 	bleq	e8403c <__ram_ret_data_start+0xe807ac>
     82c:	0b39053b 	bleq	e41d20 <__ram_ret_data_start+0xe3e490>
     830:	00001349 	andeq	r1, r0, r9, asr #6
     834:	2701151e 	smladcs	r1, lr, r5, r1
     838:	00130119 	andseq	r0, r3, r9, lsl r1
     83c:	00341f00 	eorseq	r1, r4, r0, lsl #30
     840:	0b3a0e03 	bleq	e84054 <__ram_ret_data_start+0xe807c4>
     844:	0b39053b 	bleq	e41d38 <__ram_ret_data_start+0xe3e4a8>
     848:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     84c:	0000193c 	andeq	r1, r0, ip, lsr r9
     850:	49003520 	stmdbmi	r0, {r5, r8, sl, ip, sp}
     854:	21000013 	tstcs	r0, r3, lsl r0
     858:	0e030104 	adfeqs	f0, f3, f4
     85c:	0b0b0b3e 	bleq	2c355c <__ram_ret_data_start+0x2bfccc>
     860:	0b3a1349 	bleq	e8558c <__ram_ret_data_start+0xe81cfc>
     864:	0b390b3b 	bleq	e43558 <__ram_ret_data_start+0xe3fcc8>
     868:	00001301 	andeq	r1, r0, r1, lsl #6
  __ASM volatile ("dsb 0xF":::"memory");
     86c:	03002822 	movweq	r2, #2082	; 0x822
  __ASM volatile ("isb 0xF":::"memory");
     870:	000b1c0e 	andeq	r1, fp, lr, lsl #24
     874:	00282300 	eoreq	r2, r8, r0, lsl #6
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     878:	0b1c0803 	bleq	70288c <__ram_ret_data_start+0x6feffc>
     87c:	0d240000 	stceq	0, cr0, [r4, #-0]
     880:	3a0e0300 	bcc	381488 <__ram_ret_data_start+0x37dbf8>
     884:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     888:	0b13490b 	bleq	4d2cbc <__ram_ret_data_start+0x4cf42c>
     88c:	0c0b0d0b 	stceq	13, cr0, [fp], {11}
     890:	000b380b 	andeq	r3, fp, fp, lsl #16
  __ASM volatile ("dsb 0xF":::"memory");
     894:	000d2500 	andeq	r2, sp, r0, lsl #10
  __ASM volatile ("isb 0xF":::"memory");
     898:	0b3a0803 	bleq	e828ac <__ram_ret_data_start+0xe7f01c>
     89c:	0b39053b 	bleq	e41d90 <__ram_ret_data_start+0xe3e500>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN0)
     8a0:	0b0b1349 	bleq	2c55cc <__ram_ret_data_start+0x2c1d3c>
     8a4:	0b0c0b0d 	bleq	3034e0 <__ram_ret_data_start+0x2ffc50>
     8a8:	00000b38 	andeq	r0, r0, r8, lsr fp
     8ac:	0b011326 	bleq	4554c <__ram_ret_data_start+0x41cbc>
     8b0:	3b0b3a05 	blcc	2cf0cc <__ram_ret_data_start+0x2cb83c>
     8b4:	010b3905 	tsteq	fp, r5, lsl #18
     8b8:	27000013 	smladcs	r0, r3, r0, r0
     8bc:	1349000d 	movtne	r0, #36877	; 0x900d
  __ASM volatile ("dsb 0xF":::"memory");
     8c0:	00000b38 	andeq	r0, r0, r8, lsr fp
  __ASM volatile ("isb 0xF":::"memory");
     8c4:	49000d28 	stmdbmi	r0, {r3, r5, r8, sl, fp}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN2)
     8c8:	00053813 	andeq	r3, r5, r3, lsl r8
     8cc:	00212900 	eoreq	r2, r1, r0, lsl #18
     8d0:	052f1349 	streq	r1, [pc, #-841]!	; 58f <enNvicBackup+0xbf>
     8d4:	342a0000 	strtcc	r0, [sl], #-0
     8d8:	3a0e0300 	bcc	3814e0 <__ram_ret_data_start+0x37dc50>
     8dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     8e0:	3f13490b 	svccc	0x0013490b
     8e4:	00193c19 	andseq	r3, r9, r9, lsl ip
  __ASM volatile ("dsb 0xF":::"memory");
     8e8:	00282b00 	eoreq	r2, r8, r0, lsl #22
  __ASM volatile ("isb 0xF":::"memory");
     8ec:	051c0e03 	ldreq	r0, [ip, #-3587]	; 0xfffff1fd
     8f0:	2e2c0000 	cdpcs	0, 2, cr0, cr12, cr0, {0}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN3)
     8f4:	03193f01 	tsteq	r9, #1, 30
     8f8:	3b0b3a0e 	blcc	2cf138 <__ram_ret_data_start+0x2cb8a8>
     8fc:	270b3905 	strcs	r3, [fp, -r5, lsl #18]
     900:	11134919 	tstne	r3, r9, lsl r9
     904:	40061201 	andmi	r1, r6, r1, lsl #4
     908:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     90c:	00001301 	andeq	r1, r0, r1, lsl #6
     910:	0300052d 	movweq	r0, #1325	; 0x52d
  __ASM volatile ("dsb 0xF":::"memory");
     914:	3b0b3a0e 	blcc	2cf154 <__ram_ret_data_start+0x2cb8c4>
  __ASM volatile ("isb 0xF":::"memory");
     918:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN5)
     91c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
     920:	00001742 	andeq	r1, r0, r2, asr #14
     924:	31001d2e 	tstcc	r0, lr, lsr #26
     928:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
     92c:	01110b42 	tsteq	r1, r2, asr #22
     930:	0b580612 	bleq	1602180 <__ram_ret_data_start+0x15fe8f0>
     934:	0b570559 	bleq	15c1ea0 <__ram_ret_data_start+0x15be610>
     938:	052f0000 	streq	r0, [pc, #-0]!	; 940 <enNvicBackup+0x470>
  __ASM volatile ("dsb 0xF":::"memory");
     93c:	3a0e0300 	bcc	381544 <__ram_ret_data_start+0x37dcb4>
  __ASM volatile ("isb 0xF":::"memory");
     940:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     944:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN6)
     948:	30000018 	andcc	r0, r0, r8, lsl r0
     94c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     950:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     954:	13490b39 	movtne	r0, #39737	; 0x9b39
     958:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
     95c:	31000017 	tstcc	r0, r7, lsl r0
     960:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     964:	0b3a0e03 	bleq	e84178 <__ram_ret_data_start+0xe808e8>
  __ASM volatile ("dsb 0xF":::"memory");
     968:	0b39053b 	bleq	e41e5c <__ram_ret_data_start+0xe3e5cc>
  __ASM volatile ("isb 0xF":::"memory");
     96c:	0b201927 	bleq	806e10 <__ram_ret_data_start+0x803580>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN8)
     970:	2e320000 	cdpcs	0, 3, cr0, cr2, cr0, {0}
     974:	11133100 	tstne	r3, r0, lsl #2
     978:	40061201 	andmi	r1, r6, r1, lsl #4
     97c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     980:	01000000 	mrseq	r0, (UNDEF: 0)
     984:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     988:	0e030b13 	vmoveq.32	d3[0], r0
     98c:	17100e1b 			; <UNDEFINED> instruction: 0x17100e1b
  __ASM volatile ("dsb 0xF":::"memory");
     990:	24020000 	strcs	r0, [r2], #-0
  __ASM volatile ("isb 0xF":::"memory");
     994:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     998:	000e030b 	andeq	r0, lr, fp, lsl #6
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN10)
     99c:	00160300 	andseq	r0, r6, r0, lsl #6
     9a0:	0b3a0e03 	bleq	e841b4 <__ram_ret_data_start+0xe80924>
     9a4:	0b390b3b 	bleq	e43698 <__ram_ret_data_start+0xe3fe08>
     9a8:	00001349 	andeq	r1, r0, r9, asr #6
     9ac:	0b002404 	bleq	99c4 <__ram_ret_data_start+0x6134>
     9b0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     9b4:	05000008 	streq	r0, [r0, #-8]
     9b8:	0b0b000f 	bleq	2c09fc <__ram_ret_data_start+0x2bd16c>
  __ASM volatile ("dsb 0xF":::"memory");
     9bc:	16060000 	strne	r0, [r6], -r0
  __ASM volatile ("isb 0xF":::"memory");
     9c0:	3a0e0300 	bcc	3815c8 <__ram_ret_data_start+0x37dd38>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN11)
     9c4:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9c8:	0013490b 	andseq	r4, r3, fp, lsl #18
     9cc:	01170700 	tsteq	r7, r0, lsl #14
     9d0:	0b3a0b0b 	bleq	e83604 <__ram_ret_data_start+0xe7fd74>
     9d4:	0b390b3b 	bleq	e436c8 <__ram_ret_data_start+0xe3fe38>
     9d8:	00001301 	andeq	r1, r0, r1, lsl #6
     9dc:	03000d08 	movweq	r0, #3336	; 0xd08
     9e0:	3b0b3a0e 	blcc	2cf220 <__ram_ret_data_start+0x2cb990>
  __ASM volatile ("dsb 0xF":::"memory");
     9e4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  __ASM volatile ("isb 0xF":::"memory");
     9e8:	09000013 	stmdbeq	r0, {r0, r1, r4}
     9ec:	13490101 	movtne	r0, #37121	; 0x9101
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     9f0:	00001301 	andeq	r1, r0, r1, lsl #6
     9f4:	4900210a 	stmdbmi	r0, {r1, r3, r8, sp}
     9f8:	000b2f13 	andeq	r2, fp, r3, lsl pc
     9fc:	01130b00 	tsteq	r3, r0, lsl #22
     a00:	0b3a0b0b 	bleq	e83634 <__ram_ret_data_start+0xe7fda4>
     a04:	0b390b3b 	bleq	e436f8 <__ram_ret_data_start+0xe3fe68>
     a08:	00001301 	andeq	r1, r0, r1, lsl #6
     a0c:	03000d0c 	movweq	r0, #3340	; 0xd0c
  __ASM volatile ("dsb 0xF":::"memory");
     a10:	3b0b3a0e 	blcc	2cf250 <__ram_ret_data_start+0x2cb9c0>
  __ASM volatile ("isb 0xF":::"memory");
     a14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN13)
     a18:	000b3813 	andeq	r3, fp, r3, lsl r8
     a1c:	000f0d00 	andeq	r0, pc, r0, lsl #26
     a20:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     a24:	130e0000 	movwne	r0, #57344	; 0xe000
     a28:	3c0e0300 	stccc	3, cr0, [lr], {-0}
     a2c:	0f000019 	svceq	0x00000019
     a30:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     a34:	0b3a0b0b 	bleq	e83668 <__ram_ret_data_start+0xe7fdd8>
  __ASM volatile ("dsb 0xF":::"memory");
     a38:	0b390b3b 	bleq	e4372c <__ram_ret_data_start+0xe3fe9c>
  __ASM volatile ("isb 0xF":::"memory");
     a3c:	00001301 	andeq	r1, r0, r1, lsl #6
     a40:	03000d10 	movweq	r0, #3344	; 0xd10
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN15)
     a44:	3b0b3a08 	blcc	2cf26c <__ram_ret_data_start+0x2cb9dc>
     a48:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
     a4c:	000b3813 	andeq	r3, fp, r3, lsl r8
     a50:	01131100 	tsteq	r3, r0, lsl #2
     a54:	050b0e03 	streq	r0, [fp, #-3587]	; 0xfffff1fd
     a58:	0b3b0b3a 	bleq	ec3748 <__ram_ret_data_start+0xebfeb8>
     a5c:	13010b39 	movwne	r0, #6969	; 0x1b39
     a60:	0d120000 	ldceq	0, cr0, [r2, #-0]
  __ASM volatile ("dsb 0xF":::"memory");
     a64:	3a0e0300 	bcc	38166c <__ram_ret_data_start+0x37dddc>
  __ASM volatile ("isb 0xF":::"memory");
     a68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    en_result_t enRet = Ok;
     a6c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
}
     a70:	13000005 	movwne	r0, #5
    return enRet;
     a74:	19270015 	stmdbne	r7!, {r0, r2, r4}
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     a78:	15140000 	ldrne	r0, [r4, #-0]
     a7c:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
     a80:	00130113 	andseq	r0, r3, r3, lsl r1
        else if (INT_MAX != stcIntSel->INTSEL)
     a84:	00051500 	andeq	r1, r5, r0, lsl #10
     a88:	00001349 	andeq	r1, r0, r9, asr #6
     a8c:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
     a90:	17000013 	smladne	r0, r3, r0, r0
     a94:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     a98:	0b3a050b 	bleq	e81ecc <__ram_ret_data_start+0xe7e63c>
     a9c:	0b39053b 	bleq	e41f90 <__ram_ret_data_start+0xe3e700>
     aa0:	00001301 	andeq	r1, r0, r1, lsl #6
     aa4:	03000d18 	movweq	r0, #3352	; 0xd18
     aa8:	3b0b3a0e 	blcc	2cf2e8 <__ram_ret_data_start+0x2cba58>
  __ASM volatile ("dsb 0xF":::"memory");
     aac:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
  __ASM volatile ("isb 0xF":::"memory");
     ab0:	000b3813 	andeq	r3, fp, r3, lsl r8
     ab4:	000d1900 	andeq	r1, sp, r0, lsl #18
     ab8:	0b3a0e03 	bleq	e842cc <__ram_ret_data_start+0xe80a3c>
     abc:	0b39053b 	bleq	e41fb0 <__ram_ret_data_start+0xe3e720>
     ac0:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     ac4:	131a0000 	tstne	sl, #0
     ac8:	0b0e0301 	bleq	3816d4 <__ram_ret_data_start+0x37de44>
     acc:	3b0b3a0b 	blcc	2cf300 <__ram_ret_data_start+0x2cba70>
     ad0:	010b3905 	tsteq	fp, r5, lsl #18
     ad4:	1b000013 	blne	b28 <enIrqRegistration+0x24>
     ad8:	0b0b0113 	bleq	2c0f2c <__ram_ret_data_start+0x2bd69c>
     adc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
        NVIC->ISER[u8Cnt] = NVIC_ISER_BAK[u8Cnt];
     ae0:	13010b39 	movwne	r0, #6969	; 0x1b39
     ae4:	171c0000 	ldrne	r0, [ip, -r0]
     ae8:	3a0b0b01 	bcc	2c36f4 <__ram_ret_data_start+0x2bfe64>
     aec:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     af0:	0013010b 	andseq	r0, r3, fp, lsl #2
     af4:	000d1d00 	andeq	r1, sp, r0, lsl #26
}
     af8:	0b3a0e03 	bleq	e8430c <__ram_ret_data_start+0xe80a7c>
     afc:	0b39053b 	bleq	e41ff0 <__ram_ret_data_start+0xe3e760>
     b00:	00001349 	andeq	r1, r0, r9, asr #6
{
     b04:	2701151e 	smladcs	r1, lr, r5, r1
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b08:	00130119 	andseq	r0, r3, r9, lsl r1
     b0c:	00341f00 	eorseq	r1, r4, r0, lsl #30
     b10:	0b3a0e03 	bleq	e84324 <__ram_ret_data_start+0xe80a94>
     b14:	0b39053b 	bleq	e42008 <__ram_ret_data_start+0xe3e778>
     b18:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b1c:	0000193c 	andeq	r1, r0, ip, lsr r9
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b20:	49003520 	stmdbmi	r0, {r5, r8, sl, ip, sp}
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b24:	21000013 	tstcs	r0, r3, lsl r0
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0)         +   \
     b28:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b2c:	0b3b0b3a 	bleq	ec381c <__ram_ret_data_start+0xebff8c>
        if (0x1FFu == stcIntSel->INTSEL)
     b30:	13490b39 	movtne	r0, #39737	; 0x9b39
     b34:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     b38:	34220000 	strtcc	r0, [r2], #-0
            enRet = ErrorUninitialized;
     b3c:	3a0e0300 	bcc	381744 <__ram_ret_data_start+0x37deb4>
}
     b40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
            stcIntSel->INTSEL = pstcIrqRegiConf->enIntSrc;
     b44:	3f13490b 	svccc	0x0013490b
     b48:	00180219 	andseq	r0, r8, r9, lsl r2
            IrqHandler[pstcIrqRegiConf->enIRQn] = pstcIrqRegiConf->pfnCallback;
     b4c:	11010000 	mrsne	r0, (UNDEF: 1)
     b50:	130e2501 	movwne	r2, #58625	; 0xe501
     b54:	1b0e030b 	blne	381788 <__ram_ret_data_start+0x37def8>
    en_result_t enRet = Ok;
     b58:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
        enRet = ErrorInvalidParameter;
     b5c:	00171006 	andseq	r1, r7, r6
     b60:	00240200 	eoreq	r0, r4, r0, lsl #4
     b64:	0b3e0b0b 	bleq	f83798 <__ram_ret_data_start+0xf7ff08>
    if ((enIRQn < Int000_IRQn) || (enIRQn > Int127_IRQn))
     b68:	00000e03 	andeq	r0, r0, r3, lsl #28
     b6c:	03001603 	movweq	r1, #1539	; 0x603
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * enIRQn));
     b70:	3b0b3a0e 	blcc	2cf3b0 <__ram_ret_data_start+0x2cbb20>
        stcIntSel->INTSEL = 0x1FFu;
     b74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
     b78:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     b7c:	0b0b0024 	bleq	2c0c14 <__ram_ret_data_start+0x2bd384>
        IrqHandler[enIRQn] = NULL;
     b80:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     b84:	0f050000 	svceq	0x00050000
    en_result_t enRet = Ok;
     b88:	000b0b00 	andeq	r0, fp, r0, lsl #22
        enRet = ErrorInvalidParameter;
     b8c:	00160600 	andseq	r0, r6, r0, lsl #12
}
     b90:	0b3a0e03 	bleq	e843a4 <__ram_ret_data_start+0xe80b14>
     b94:	0b39053b 	bleq	e42088 <__ram_ret_data_start+0xe3e7f8>
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     b98:	00001349 	andeq	r1, r0, r9, asr #6
     b9c:	0b011707 	bleq	467c0 <__ram_ret_data_start+0x42f30>
    *VSSELx |= (uint32_t)(1ul << (enIntSrc & 0x1Fu));
     ba0:	3b0b3a0b 	blcc	2cf3d4 <__ram_ret_data_start+0x2cbb44>
     ba4:	010b390b 	tsteq	fp, fp, lsl #18
     ba8:	08000013 	stmdaeq	r0, {r0, r1, r4}
     bac:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
}
     bb0:	0b3b0b3a 	bleq	ec38a0 <__ram_ret_data_start+0xec0010>
     bb4:	13490b39 	movtne	r0, #39737	; 0x9b39
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     bb8:	01090000 	mrseq	r0, (UNDEF: 9)
     bbc:	01134901 	tsteq	r3, r1, lsl #18
    *VSSELx &= ~(uint32_t)(1ul << (enIntSrc & 0x1Fu));
     bc0:	0a000013 	beq	c14 <enEventEnable>
     bc4:	13490021 	movtne	r0, #36897	; 0x9021
     bc8:	00000b2f 	andeq	r0, r0, pc, lsr #22
     bcc:	0b01130b 	bleq	45800 <__ram_ret_data_start+0x41f70>
     bd0:	3b0b3a0b 	blcc	2cf404 <__ram_ret_data_start+0x2cbb74>
}
     bd4:	010b390b 	tsteq	fp, fp, lsl #18
     bd8:	0c000013 	stceq	0, cr0, [r0], {19}
    if (0ul != (u32WakeupSrc & 0xFD000000ul))
     bdc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     be0:	0b3b0b3a 	bleq	ec38d0 <__ram_ret_data_start+0xec0040>
        M4_INTC->WUPEN |= u32WakeupSrc;
     be4:	13490b39 	movtne	r0, #39737	; 0x9b39
     be8:	00000b38 	andeq	r0, r0, r8, lsr fp
    en_result_t enRet = Ok;
     bec:	0b000f0d 	bleq	4828 <__ram_ret_data_start+0xf98>
}
     bf0:	0013490b 	andseq	r4, r3, fp, lsl #18
     bf4:	00130e00 	andseq	r0, r3, r0, lsl #28
    if (0ul != (u32WakeupSrc & 0xFD000000u))
     bf8:	193c0e03 	ldmdbne	ip!, {r0, r1, r9, sl, fp}
     bfc:	130f0000 	movwne	r0, #61440	; 0xf000
        M4_INTC->WUPEN &= ~u32WakeupSrc;
     c00:	0b0e0301 	bleq	38180c <__ram_ret_data_start+0x37df7c>
     c04:	3b0b3a0b 	blcc	2cf438 <__ram_ret_data_start+0x2cbba8>
    en_result_t enRet = Ok;
     c08:	010b390b 	tsteq	fp, fp, lsl #18
        enRet = ErrorInvalidParameter;
     c0c:	10000013 	andne	r0, r0, r3, lsl r0
}
     c10:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    M4_INTC->EVTER |= u32Event;
     c14:	0b3b0b3a 	bleq	ec3904 <__ram_ret_data_start+0xec0074>
     c18:	13490b39 	movtne	r0, #39737	; 0x9b39
     c1c:	00000b38 	andeq	r0, r0, r8, lsr fp
}
     c20:	03011311 	movweq	r1, #4881	; 0x1311
     c24:	3a050b0e 	bcc	143864 <__ram_ret_data_start+0x13ffd4>
    M4_INTC->EVTER &= ~u32Event;
     c28:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c2c:	0013010b 	andseq	r0, r3, fp, lsl #2
     c30:	000d1200 	andeq	r1, sp, r0, lsl #4
     c34:	0b3a0e03 	bleq	e84448 <__ram_ret_data_start+0xe80bb8>
}
     c38:	0b390b3b 	bleq	e4392c <__ram_ret_data_start+0xe4009c>
     c3c:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
    M4_INTC->IER |= u32Int;
     c40:	15130000 	ldrne	r0, [r3, #-0]
     c44:	00192700 	andseq	r2, r9, r0, lsl #14
     c48:	01151400 	tsteq	r5, r0, lsl #8
}
     c4c:	13491927 	movtne	r1, #39207	; 0x9927
     c50:	00001301 	andeq	r1, r0, r1, lsl #6
    M4_INTC->IER &= ~u32Int;
     c54:	49000515 	stmdbmi	r0, {r0, r2, r4, r8, sl}
     c58:	16000013 			; <UNDEFINED> instruction: 0x16000013
     c5c:	13490026 	movtne	r0, #36902	; 0x9026
     c60:	13170000 	tstne	r7, #0
}
     c64:	0b0e0301 	bleq	381870 <__ram_ret_data_start+0x37dfe0>
     c68:	3b0b3a05 	blcc	2cf484 <__ram_ret_data_start+0x2cbbf4>
{
     c6c:	010b3905 	tsteq	fp, r5, lsl #18
    NMI_IrqHandler();
     c70:	18000013 	stmdane	r0, {r0, r1, r4}
{
     c74:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    HardFault_IrqHandler();
     c78:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
{
     c7c:	13490b39 	movtne	r0, #39737	; 0x9b39
    MemManage_IrqHandler();
     c80:	00000b38 	andeq	r0, r0, r8, lsr fp
{
     c84:	03000d19 	movweq	r0, #3353	; 0xd19
    BusFault_IrqHandler();
     c88:	3b0b3a0e 	blcc	2cf4c8 <__ram_ret_data_start+0x2cbc38>
{
     c8c:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
    UsageFault_IrqHandler();
     c90:	00053813 	andeq	r3, r5, r3, lsl r8
{
     c94:	01131a00 	tsteq	r3, r0, lsl #20
    SVC_IrqHandler();
     c98:	0b0b0e03 	bleq	2c44ac <__ram_ret_data_start+0x2c0c1c>
{
     c9c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    DebugMon_IrqHandler();
     ca0:	13010b39 	movwne	r0, #6969	; 0x1b39
{
     ca4:	131b0000 	tstne	fp, #0
    PendSV_IrqHandler();
     ca8:	3a0b0b01 	bcc	2c38b4 <__ram_ret_data_start+0x2c0024>
{
     cac:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    SysTick_IrqHandler();
     cb0:	0013010b 	andseq	r0, r3, fp, lsl #2
{
     cb4:	01171c00 	tsteq	r7, r0, lsl #24
    if (NULL != IrqHandler[Int000_IRQn])
     cb8:	0b3a0b0b 	bleq	e838ec <__ram_ret_data_start+0xe8005c>
        IrqHandler[Int000_IRQn]();
     cbc:	0b39053b 	bleq	e421b0 <__ram_ret_data_start+0xe3e920>
}
     cc0:	00001301 	andeq	r1, r0, r1, lsl #6
{
     cc4:	03000d1d 	movweq	r0, #3357	; 0xd1d
    if (NULL != IrqHandler[Int001_IRQn])
     cc8:	3b0b3a0e 	blcc	2cf508 <__ram_ret_data_start+0x2cbc78>
        IrqHandler[Int001_IRQn]();
     ccc:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
}
     cd0:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
{
     cd4:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    if (NULL != IrqHandler[Int002_IRQn])
     cd8:	00001301 	andeq	r1, r0, r1, lsl #6
        IrqHandler[Int002_IRQn]();
     cdc:	0300341f 	movweq	r3, #1055	; 0x41f
}
     ce0:	3b0b3a0e 	blcc	2cf520 <__ram_ret_data_start+0x2cbc90>
{
     ce4:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
    if (NULL != IrqHandler[Int003_IRQn])
     ce8:	3c193f13 	ldccc	15, cr3, [r9], {19}
        IrqHandler[Int003_IRQn]();
     cec:	20000019 	andcs	r0, r0, r9, lsl r0
}
     cf0:	13490035 	movtne	r0, #36917	; 0x9035
{
     cf4:	04210000 	strteq	r0, [r1], #-0
    if (NULL != IrqHandler[Int004_IRQn])
     cf8:	3e0e0301 	cdpcc	3, 0, cr0, cr14, cr1, {0}
        IrqHandler[Int004_IRQn]();
     cfc:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
}
     d00:	3b0b3a13 	blcc	2cf554 <__ram_ret_data_start+0x2cbcc4>
{
     d04:	010b390b 	tsteq	fp, fp, lsl #18
    if (NULL != IrqHandler[Int005_IRQn])
     d08:	22000013 	andcs	r0, r0, #19
        IrqHandler[Int005_IRQn]();
     d0c:	08030028 	stmdaeq	r3, {r3, r5}
}
     d10:	00000b1c 	andeq	r0, r0, ip, lsl fp
{
     d14:	03002823 	movweq	r2, #2083	; 0x823
    if (NULL != IrqHandler[Int006_IRQn])
     d18:	000b1c0e 	andeq	r1, fp, lr, lsl #24
        IrqHandler[Int006_IRQn]();
     d1c:	00342400 	eorseq	r2, r4, r0, lsl #8
}
     d20:	0b3a0e03 	bleq	e84534 <__ram_ret_data_start+0xe80ca4>
{
     d24:	0b390b3b 	bleq	e43a18 <__ram_ret_data_start+0xe40188>
    if (NULL != IrqHandler[Int007_IRQn])
     d28:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
        IrqHandler[Int007_IRQn]();
     d2c:	0000193c 	andeq	r1, r0, ip, lsr r9
}
     d30:	3f012e25 	svccc	0x00012e25
{
     d34:	3a0e0319 	bcc	3819a0 <__ram_ret_data_start+0x37e110>
    if (NULL != IrqHandler[Int008_IRQn])
     d38:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
        IrqHandler[Int008_IRQn]();
     d3c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
}
     d40:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
{
     d44:	97184006 	ldrls	r4, [r8, -r6]
    if (NULL != IrqHandler[Int009_IRQn])
     d48:	00001942 	andeq	r1, r0, r2, asr #18
        IrqHandler[Int009_IRQn]();
     d4c:	03000526 	movweq	r0, #1318	; 0x526
}
     d50:	3b0b3a0e 	blcc	2cf590 <__ram_ret_data_start+0x2cbd00>
{
     d54:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
    if (NULL != IrqHandler[Int010_IRQn])
     d58:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
        IrqHandler[Int010_IRQn]();
     d5c:	00001742 	andeq	r1, r0, r2, asr #14
}
     d60:	03003427 	movweq	r3, #1063	; 0x427
{
     d64:	3b0b3a0e 	blcc	2cf5a4 <__ram_ret_data_start+0x2cbd14>
    if (NULL != IrqHandler[Int011_IRQn])
     d68:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
        IrqHandler[Int011_IRQn]();
     d6c:	000b1c13 	andeq	r1, fp, r3, lsl ip
}
     d70:	00342800 	eorseq	r2, r4, r0, lsl #16
{
     d74:	0b3a0803 	bleq	e82d88 <__ram_ret_data_start+0xe7f4f8>
    if (NULL != IrqHandler[Int012_IRQn])
     d78:	0b39053b 	bleq	e4226c <__ram_ret_data_start+0xe3e9dc>
        IrqHandler[Int012_IRQn]();
     d7c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
}
     d80:	34290000 	strtcc	r0, [r9], #-0
{
     d84:	3a0e0300 	bcc	38198c <__ram_ret_data_start+0x37e0fc>
    if (NULL != IrqHandler[Int013_IRQn])
     d88:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
        IrqHandler[Int013_IRQn]();
     d8c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
}
     d90:	1742b717 	smlaldne	fp, r2, r7, r7
{
     d94:	01000000 	mrseq	r0, (UNDEF: 0)
    if (NULL != IrqHandler[Int014_IRQn])
     d98:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
        IrqHandler[Int014_IRQn]();
     d9c:	0e030b13 	vmoveq.32	d3[0], r0
}
     da0:	01110e1b 	tsteq	r1, fp, lsl lr
{
     da4:	17100612 			; <UNDEFINED> instruction: 0x17100612
    if (NULL != IrqHandler[Int015_IRQn])
     da8:	24020000 	strcs	r0, [r2], #-0
        IrqHandler[Int015_IRQn]();
     dac:	3e0b0b00 	vmlacc.f64	d0, d11, d0
}
     db0:	000e030b 	andeq	r0, lr, fp, lsl #6
{
     db4:	00160300 	andseq	r0, r6, r0, lsl #6
    if (NULL != IrqHandler[Int016_IRQn])
     db8:	0b3a0e03 	bleq	e845cc <__ram_ret_data_start+0xe80d3c>
        IrqHandler[Int016_IRQn]();
     dbc:	0b390b3b 	bleq	e43ab0 <__ram_ret_data_start+0xe40220>
}
     dc0:	00001349 	andeq	r1, r0, r9, asr #6
{
     dc4:	0b002404 	bleq	9ddc <__ram_ret_data_start+0x654c>
    if (NULL != IrqHandler[Int017_IRQn])
     dc8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
        IrqHandler[Int017_IRQn]();
     dcc:	05000008 	streq	r0, [r0, #-8]
}
     dd0:	0b0b000f 	bleq	2c0e14 <__ram_ret_data_start+0x2bd584>
{
     dd4:	16060000 	strne	r0, [r6], -r0
    if (NULL != IrqHandler[Int018_IRQn])
     dd8:	3a0e0300 	bcc	3819e0 <__ram_ret_data_start+0x37e150>
        IrqHandler[Int018_IRQn]();
     ddc:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
}
     de0:	0013490b 	andseq	r4, r3, fp, lsl #18
{
     de4:	01170700 	tsteq	r7, r0, lsl #14
    if (NULL != IrqHandler[Int019_IRQn])
     de8:	0b3a0b0b 	bleq	e83a1c <__ram_ret_data_start+0xe8018c>
        IrqHandler[Int019_IRQn]();
     dec:	0b390b3b 	bleq	e43ae0 <__ram_ret_data_start+0xe40250>
}
     df0:	00001301 	andeq	r1, r0, r1, lsl #6
{
     df4:	03000d08 	movweq	r0, #3336	; 0xd08
    if (NULL != IrqHandler[Int020_IRQn])
     df8:	3b0b3a0e 	blcc	2cf638 <__ram_ret_data_start+0x2cbda8>
        IrqHandler[Int020_IRQn]();
     dfc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
}
     e00:	09000013 	stmdbeq	r0, {r0, r1, r4}
{
     e04:	13490101 	movtne	r0, #37121	; 0x9101
    if (NULL != IrqHandler[Int021_IRQn])
     e08:	00001301 	andeq	r1, r0, r1, lsl #6
        IrqHandler[Int021_IRQn]();
     e0c:	4900210a 	stmdbmi	r0, {r1, r3, r8, sp}
}
     e10:	000b2f13 	andeq	r2, fp, r3, lsl pc
{
     e14:	01130b00 	tsteq	r3, r0, lsl #22
    if (NULL != IrqHandler[Int022_IRQn])
     e18:	0b3a0b0b 	bleq	e83a4c <__ram_ret_data_start+0xe801bc>
        IrqHandler[Int022_IRQn]();
     e1c:	0b390b3b 	bleq	e43b10 <__ram_ret_data_start+0xe40280>
}
     e20:	00001301 	andeq	r1, r0, r1, lsl #6
{
     e24:	03000d0c 	movweq	r0, #3340	; 0xd0c
    if (NULL != IrqHandler[Int023_IRQn])
     e28:	3b0b3a0e 	blcc	2cf668 <__ram_ret_data_start+0x2cbdd8>
        IrqHandler[Int023_IRQn]();
     e2c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
}
     e30:	000b3813 	andeq	r3, fp, r3, lsl r8
{
     e34:	000f0d00 	andeq	r0, pc, r0, lsl #26
    if (NULL != IrqHandler[Int024_IRQn])
     e38:	13490b0b 	movtne	r0, #39691	; 0x9b0b
        IrqHandler[Int024_IRQn]();
     e3c:	130e0000 	movwne	r0, #57344	; 0xe000
}
     e40:	3c0e0300 	stccc	3, cr0, [lr], {-0}
{
     e44:	0f000019 	svceq	0x00000019
    if (NULL != IrqHandler[Int025_IRQn])
     e48:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
        IrqHandler[Int025_IRQn]();
     e4c:	0b3a0b0b 	bleq	e83a80 <__ram_ret_data_start+0xe801f0>
}
     e50:	0b390b3b 	bleq	e43b44 <__ram_ret_data_start+0xe402b4>
{
     e54:	00001301 	andeq	r1, r0, r1, lsl #6
    if (NULL != IrqHandler[Int026_IRQn])
     e58:	03000d10 	movweq	r0, #3344	; 0xd10
        IrqHandler[Int026_IRQn]();
     e5c:	3b0b3a08 	blcc	2cf684 <__ram_ret_data_start+0x2cbdf4>
}
     e60:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
{
     e64:	000b3813 	andeq	r3, fp, r3, lsl r8
    if (NULL != IrqHandler[Int027_IRQn])
     e68:	01131100 	tsteq	r3, r0, lsl #2
        IrqHandler[Int027_IRQn]();
     e6c:	050b0e03 	streq	r0, [fp, #-3587]	; 0xfffff1fd
}
     e70:	0b3b0b3a 	bleq	ec3b60 <__ram_ret_data_start+0xec02d0>
{
     e74:	13010b39 	movwne	r0, #6969	; 0x1b39
    if (NULL != IrqHandler[Int028_IRQn])
     e78:	0d120000 	ldceq	0, cr0, [r2, #-0]
        IrqHandler[Int028_IRQn]();
     e7c:	3a0e0300 	bcc	381a84 <__ram_ret_data_start+0x37e1f4>
}
     e80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
{
     e84:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    if (NULL != IrqHandler[Int029_IRQn])
     e88:	13000005 	movwne	r0, #5
        IrqHandler[Int029_IRQn]();
     e8c:	19270015 	stmdbne	r7!, {r0, r2, r4}
}
     e90:	15140000 	ldrne	r0, [r4, #-0]
{
     e94:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
    if (NULL != IrqHandler[Int030_IRQn])
     e98:	00130113 	andseq	r0, r3, r3, lsl r1
        IrqHandler[Int030_IRQn]();
     e9c:	00051500 	andeq	r1, r5, r0, lsl #10
}
     ea0:	00001349 	andeq	r1, r0, r9, asr #6
{
     ea4:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    if (NULL != IrqHandler[Int031_IRQn])
     ea8:	17000013 	smladne	r0, r3, r0, r0
        IrqHandler[Int031_IRQn]();
     eac:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
}
     eb0:	0b3a050b 	bleq	e822e4 <__ram_ret_data_start+0xe7ea54>
{
     eb4:	0b39053b 	bleq	e423a8 <__ram_ret_data_start+0xe3eb18>
    if (NULL != IrqHandler[Int032_IRQn])
     eb8:	00001301 	andeq	r1, r0, r1, lsl #6
     ebc:	03000d18 	movweq	r0, #3352	; 0xd18
}
     ec0:	3b0b3a0e 	blcc	2cf700 <__ram_ret_data_start+0x2cbe70>
     ec4:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
{
     ec8:	000b3813 	andeq	r3, fp, r3, lsl r8
    if (NULL != IrqHandler[Int033_IRQn])
     ecc:	000d1900 	andeq	r1, sp, r0, lsl #18
     ed0:	0b3a0e03 	bleq	e846e4 <__ram_ret_data_start+0xe80e54>
}
     ed4:	0b39053b 	bleq	e423c8 <__ram_ret_data_start+0xe3eb38>
     ed8:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
{
     edc:	131a0000 	tstne	sl, #0
    if (NULL != IrqHandler[Int034_IRQn])
     ee0:	0b0e0301 	bleq	381aec <__ram_ret_data_start+0x37e25c>
     ee4:	3b0b3a0b 	blcc	2cf718 <__ram_ret_data_start+0x2cbe88>
}
     ee8:	010b3905 	tsteq	fp, r5, lsl #18
     eec:	1b000013 	blne	f40 <IRQ039_Handler>
{
     ef0:	0b0b0113 	bleq	2c1344 <__ram_ret_data_start+0x2bdab4>
    if (NULL != IrqHandler[Int035_IRQn])
     ef4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     ef8:	13010b39 	movwne	r0, #6969	; 0x1b39
}
     efc:	171c0000 	ldrne	r0, [ip, -r0]
     f00:	3a0b0b01 	bcc	2c3b0c <__ram_ret_data_start+0x2c027c>
{
     f04:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    if (NULL != IrqHandler[Int036_IRQn])
     f08:	0013010b 	andseq	r0, r3, fp, lsl #2
     f0c:	000d1d00 	andeq	r1, sp, r0, lsl #26
}
     f10:	0b3a0e03 	bleq	e84724 <__ram_ret_data_start+0xe80e94>
     f14:	0b39053b 	bleq	e42408 <__ram_ret_data_start+0xe3eb78>
{
     f18:	00001349 	andeq	r1, r0, r9, asr #6
    if (NULL != IrqHandler[Int037_IRQn])
     f1c:	2701151e 	smladcs	r1, lr, r5, r1
     f20:	00130119 	andseq	r0, r3, r9, lsl r1
}
     f24:	00341f00 	eorseq	r1, r4, r0, lsl #30
     f28:	0b3a0e03 	bleq	e8473c <__ram_ret_data_start+0xe80eac>
{
     f2c:	0b39053b 	bleq	e42420 <__ram_ret_data_start+0xe3eb90>
    if (NULL != IrqHandler[Int038_IRQn])
     f30:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     f34:	0000193c 	andeq	r1, r0, ip, lsr r9
}
     f38:	49003520 	stmdbmi	r0, {r5, r8, sl, ip, sp}
     f3c:	21000013 	tstcs	r0, r3, lsl r0
{
     f40:	0e030104 	adfeqs	f0, f3, f4
    if (NULL != IrqHandler[Int039_IRQn])
     f44:	0b0b0b3e 	bleq	2c3c44 <__ram_ret_data_start+0x2c03b4>
     f48:	0b3a1349 	bleq	e85c74 <__ram_ret_data_start+0xe823e4>
}
     f4c:	0b390b3b 	bleq	e43c40 <__ram_ret_data_start+0xe403b0>
     f50:	00001301 	andeq	r1, r0, r1, lsl #6
{
     f54:	03002822 	movweq	r2, #2082	; 0x822
    if (NULL != IrqHandler[Int040_IRQn])
     f58:	000b1c0e 	andeq	r1, fp, lr, lsl #24
     f5c:	00282300 	eoreq	r2, r8, r0, lsl #6
}
     f60:	0b1c0803 	bleq	702f74 <__ram_ret_data_start+0x6ff6e4>
     f64:	0d240000 	stceq	0, cr0, [r4, #-0]
{
     f68:	3a0e0300 	bcc	381b70 <__ram_ret_data_start+0x37e2e0>
    if (NULL != IrqHandler[Int041_IRQn])
     f6c:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f70:	0b13490b 	bleq	4d33a4 <__ram_ret_data_start+0x4cfb14>
}
     f74:	0c0b0d0b 	stceq	13, cr0, [fp], {11}
     f78:	000b380b 	andeq	r3, fp, fp, lsl #16
{
     f7c:	000d2500 	andeq	r2, sp, r0, lsl #10
    if (NULL != IrqHandler[Int042_IRQn])
     f80:	0b3a0803 	bleq	e82f94 <__ram_ret_data_start+0xe7f704>
     f84:	0b39053b 	bleq	e42478 <__ram_ret_data_start+0xe3ebe8>
}
     f88:	00001349 	andeq	r1, r0, r9, asr #6
     f8c:	0b011326 	bleq	45c2c <__ram_ret_data_start+0x4239c>
{
     f90:	3b0b3a05 	blcc	2cf7ac <__ram_ret_data_start+0x2cbf1c>
    if (NULL != IrqHandler[Int043_IRQn])
     f94:	010b3905 	tsteq	fp, r5, lsl #18
     f98:	27000013 	smladcs	r0, r3, r0, r0
}
     f9c:	1349000d 	movtne	r0, #36877	; 0x900d
     fa0:	00000b38 	andeq	r0, r0, r8, lsr fp
{
     fa4:	49000d28 	stmdbmi	r0, {r3, r5, r8, sl, fp}
    if (NULL != IrqHandler[Int044_IRQn])
     fa8:	00053813 	andeq	r3, r5, r3, lsl r8
     fac:	00342900 	eorseq	r2, r4, r0, lsl #18
}
     fb0:	0b3a0e03 	bleq	e847c4 <__ram_ret_data_start+0xe80f34>
     fb4:	0b390b3b 	bleq	e43ca8 <__ram_ret_data_start+0xe40418>
{
     fb8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    if (NULL != IrqHandler[Int045_IRQn])
     fbc:	0000193c 	andeq	r1, r0, ip, lsr r9
     fc0:	0300282a 	movweq	r2, #2090	; 0x82a
}
     fc4:	00051c0e 	andeq	r1, r5, lr, lsl #24
     fc8:	00342b00 	eorseq	r2, r4, r0, lsl #22
{
     fcc:	0b3a0e03 	bleq	e847e0 <__ram_ret_data_start+0xe80f50>
    if (NULL != IrqHandler[Int046_IRQn])
     fd0:	0b390b3b 	bleq	e43cc4 <__ram_ret_data_start+0xe40434>
     fd4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
}
     fd8:	2e2c0000 	cdpcs	0, 2, cr0, cr12, cr0, {0}
     fdc:	03193f01 	tsteq	r9, #1, 30
{
     fe0:	3b0b3a0e 	blcc	2cf820 <__ram_ret_data_start+0x2cbf90>
    if (NULL != IrqHandler[Int047_IRQn])
     fe4:	270b3905 	strcs	r3, [fp, -r5, lsl #18]
     fe8:	11134919 	tstne	r3, r9, lsl r9
}
     fec:	40061201 	andmi	r1, r6, r1, lsl #4
     ff0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
{
     ff4:	00001301 	andeq	r1, r0, r1, lsl #6
    if (NULL != IrqHandler[Int048_IRQn])
     ff8:	0300052d 	movweq	r0, #1325	; 0x52d
     ffc:	3b0b3a0e 	blcc	2cf83c <__ram_ret_data_start+0x2cbfac>
}
    1000:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
    1004:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
{
    1008:	00001742 	andeq	r1, r0, r2, asr #14
    if (NULL != IrqHandler[Int049_IRQn])
    100c:	3f002e2e 	svccc	0x00002e2e
    1010:	3a0e0319 	bcc	381c7c <__ram_ret_data_start+0x37e3ec>
}
    1014:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1018:	1119270b 	tstne	r9, fp, lsl #14
{
    101c:	40061201 	andmi	r1, r6, r1, lsl #4
    if (NULL != IrqHandler[Int050_IRQn])
    1020:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
    1024:	342f0000 	strtcc	r0, [pc], #-0	; 102c <IRQ050_Handler+0x10>
}
    1028:	3a0e0300 	bcc	381c30 <__ram_ret_data_start+0x37e3a0>
    102c:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
{
    1030:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    if (NULL != IrqHandler[Int051_IRQn])
    1034:	1742b717 	smlaldne	fp, r2, r7, r7
    1038:	2e300000 	cdpcs	0, 3, cr0, cr0, cr0, {0}
}
    103c:	03193f00 	tsteq	r9, #0, 30
    1040:	3b0b3a0e 	blcc	2cf880 <__ram_ret_data_start+0x2cbff0>
{
    1044:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
    if (NULL != IrqHandler[Int052_IRQn])
    1048:	11134919 	tstne	r3, r9, lsl r9
    104c:	40061201 	andmi	r1, r6, r1, lsl #4
}
    1050:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1054:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
{
    1058:	03193f01 	tsteq	r9, #1, 30
    if (NULL != IrqHandler[Int053_IRQn])
    105c:	3b0b3a0e 	blcc	2cf89c <__ram_ret_data_start+0x2cc00c>
    1060:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
}
    1064:	11134919 	tstne	r3, r9, lsl r9
    1068:	40061201 	andmi	r1, r6, r1, lsl #4
{
    106c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    if (NULL != IrqHandler[Int054_IRQn])
    1070:	00001301 	andeq	r1, r0, r1, lsl #6
    1074:	03000532 	movweq	r0, #1330	; 0x532
}
    1078:	3b0b3a0e 	blcc	2cf8b8 <__ram_ret_data_start+0x2cc028>
    107c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
{
    1080:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
    if (NULL != IrqHandler[Int055_IRQn])
    1084:	00001742 	andeq	r1, r0, r2, asr #14
    1088:	03003433 	movweq	r3, #1075	; 0x433
}
    108c:	3b0b3a0e 	blcc	2cf8cc <__ram_ret_data_start+0x2cc03c>
    1090:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
{
    1094:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
    if (NULL != IrqHandler[Int056_IRQn])
    1098:	00001742 	andeq	r1, r0, r2, asr #14
    109c:	01110100 	tsteq	r1, r0, lsl #2
}
    10a0:	0b130e25 	bleq	4c493c <__ram_ret_data_start+0x4c10ac>
    10a4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
{
    10a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    if (NULL != IrqHandler[Int057_IRQn])
    10ac:	00001710 	andeq	r1, r0, r0, lsl r7
    10b0:	0b002402 	bleq	a0c0 <__ram_ret_data_start+0x6830>
}
    10b4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    10b8:	0300000e 	movweq	r0, #14
{
    10bc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    if (NULL != IrqHandler[Int058_IRQn])
    10c0:	0b3b0b3a 	bleq	ec3db0 <__ram_ret_data_start+0xec0520>
    10c4:	13490b39 	movtne	r0, #39737	; 0x9b39
}
    10c8:	24040000 	strcs	r0, [r4], #-0
    10cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
{
    10d0:	0008030b 	andeq	r0, r8, fp, lsl #6
    if (NULL != IrqHandler[Int059_IRQn])
    10d4:	000f0500 	andeq	r0, pc, r0, lsl #10
    10d8:	00000b0b 	andeq	r0, r0, fp, lsl #22
}
    10dc:	03001606 	movweq	r1, #1542	; 0x606
    10e0:	3b0b3a0e 	blcc	2cf920 <__ram_ret_data_start+0x2cc090>
{
    10e4:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
    if (NULL != IrqHandler[Int060_IRQn])
    10e8:	07000013 	smladeq	r0, r3, r0, r0
    10ec:	0b0b0117 	bleq	2c1550 <__ram_ret_data_start+0x2bdcc0>
}
    10f0:	0b3b0b3a 	bleq	ec3de0 <__ram_ret_data_start+0xec0550>
    10f4:	13010b39 	movwne	r0, #6969	; 0x1b39
{
    10f8:	0d080000 	stceq	0, cr0, [r8, #-0]
    if (NULL != IrqHandler[Int061_IRQn])
    10fc:	3a0e0300 	bcc	381d04 <__ram_ret_data_start+0x37e474>
    1100:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
}
    1104:	0013490b 	andseq	r4, r3, fp, lsl #18
    1108:	01010900 	tsteq	r1, r0, lsl #18
{
    110c:	13011349 	movwne	r1, #4937	; 0x1349
    if (NULL != IrqHandler[Int062_IRQn])
    1110:	210a0000 	mrscs	r0, (UNDEF: 10)
    1114:	2f134900 	svccs	0x00134900
}
    1118:	0b00000b 	bleq	114c <IRQ065_Handler+0x4>
    111c:	0b0b0113 	bleq	2c1570 <__ram_ret_data_start+0x2bdce0>
{
    1120:	0b3b0b3a 	bleq	ec3e10 <__ram_ret_data_start+0xec0580>
    if (NULL != IrqHandler[Int063_IRQn])
    1124:	13010b39 	movwne	r0, #6969	; 0x1b39
    1128:	0d0c0000 	stceq	0, cr0, [ip, #-0]
}
    112c:	3a0e0300 	bcc	381d34 <__ram_ret_data_start+0x37e4a4>
    1130:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
{
    1134:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    if (NULL != IrqHandler[Int064_IRQn])
    1138:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    113c:	0b0b000f 	bleq	2c1180 <__ram_ret_data_start+0x2bd8f0>
}
    1140:	00001349 	andeq	r1, r0, r9, asr #6
    1144:	0300130e 	movweq	r1, #782	; 0x30e
{
    1148:	00193c0e 	andseq	r3, r9, lr, lsl #24
    if (NULL != IrqHandler[Int065_IRQn])
    114c:	01130f00 	tsteq	r3, r0, lsl #30
    1150:	0b0b0e03 	bleq	2c4964 <__ram_ret_data_start+0x2c10d4>
}
    1154:	0b3b0b3a 	bleq	ec3e44 <__ram_ret_data_start+0xec05b4>
    1158:	13010b39 	movwne	r0, #6969	; 0x1b39
{
    115c:	0d100000 	ldceq	0, cr0, [r0, #-0]
    if (NULL != IrqHandler[Int066_IRQn])
    1160:	3a080300 	bcc	201d68 <__ram_ret_data_start+0x1fe4d8>
    1164:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
}
    1168:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    116c:	1100000b 	tstne	r0, fp
{
    1170:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    if (NULL != IrqHandler[Int067_IRQn])
    1174:	0b3a050b 	bleq	e825a8 <__ram_ret_data_start+0xe7ed18>
    1178:	0b390b3b 	bleq	e43e6c <__ram_ret_data_start+0xe405dc>
}
    117c:	00001301 	andeq	r1, r0, r1, lsl #6
    1180:	03000d12 	movweq	r0, #3346	; 0xd12
{
    1184:	3b0b3a0e 	blcc	2cf9c4 <__ram_ret_data_start+0x2cc134>
    if (NULL != IrqHandler[Int068_IRQn])
    1188:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
    118c:	00053813 	andeq	r3, r5, r3, lsl r8
}
    1190:	00151300 	andseq	r1, r5, r0, lsl #6
    1194:	00001927 	andeq	r1, r0, r7, lsr #18
{
    1198:	27011514 	smladcs	r1, r4, r5, r1
    if (NULL != IrqHandler[Int069_IRQn])
    119c:	01134919 	tsteq	r3, r9, lsl r9
    11a0:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
}
    11a4:	13490005 	movtne	r0, #36869	; 0x9005
    11a8:	26160000 	ldrcs	r0, [r6], -r0
{
    11ac:	00134900 	andseq	r4, r3, r0, lsl #18
    if (NULL != IrqHandler[Int070_IRQn])
    11b0:	01131700 	tsteq	r3, r0, lsl #14
    11b4:	050b0e03 	streq	r0, [fp, #-3587]	; 0xfffff1fd
}
    11b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    11bc:	13010b39 	movwne	r0, #6969	; 0x1b39
{
    11c0:	0d180000 	ldceq	0, cr0, [r8, #-0]
    if (NULL != IrqHandler[Int071_IRQn])
    11c4:	3a0e0300 	bcc	381dcc <__ram_ret_data_start+0x37e53c>
    11c8:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
}
    11cc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    11d0:	1900000b 	stmdbne	r0, {r0, r1, r3}
{
    11d4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    if (NULL != IrqHandler[Int072_IRQn])
    11d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    11dc:	13490b39 	movtne	r0, #39737	; 0x9b39
}
    11e0:	00000538 	andeq	r0, r0, r8, lsr r5
    11e4:	0301131a 	movweq	r1, #4890	; 0x131a
{
    11e8:	3a0b0b0e 	bcc	2c3e28 <__ram_ret_data_start+0x2c0598>
    if (NULL != IrqHandler[Int073_IRQn])
    11ec:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11f0:	0013010b 	andseq	r0, r3, fp, lsl #2
}
    11f4:	01131b00 	tsteq	r3, r0, lsl #22
    11f8:	0b3a0b0b 	bleq	e83e2c <__ram_ret_data_start+0xe8059c>
{
    11fc:	0b39053b 	bleq	e426f0 <__ram_ret_data_start+0xe3ee60>
    if (NULL != IrqHandler[Int074_IRQn])
    1200:	00001301 	andeq	r1, r0, r1, lsl #6
    1204:	0b01171c 	bleq	46e7c <__ram_ret_data_start+0x435ec>
}
    1208:	3b0b3a0b 	blcc	2cfa3c <__ram_ret_data_start+0x2cc1ac>
    120c:	010b3905 	tsteq	fp, r5, lsl #18
{
    1210:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    if (NULL != IrqHandler[Int075_IRQn])
    1214:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1218:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
}
    121c:	13490b39 	movtne	r0, #39737	; 0x9b39
    1220:	151e0000 	ldrne	r0, [lr, #-0]
{
    1224:	01192701 	tsteq	r9, r1, lsl #14
    if (NULL != IrqHandler[Int076_IRQn])
    1228:	1f000013 	svcne	0x00000013
    122c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
}
    1230:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1234:	13490b39 	movtne	r0, #39737	; 0x9b39
{
    1238:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    if (NULL != IrqHandler[Int077_IRQn])
    123c:	35200000 	strcc	r0, [r0, #-0]!
    1240:	00134900 	andseq	r4, r3, r0, lsl #18
}
    1244:	01042100 	mrseq	r2, (UNDEF: 20)
    1248:	0b3e0e03 	bleq	f84a5c <__ram_ret_data_start+0xf811cc>
{
    124c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    if (NULL != IrqHandler[Int078_IRQn])
    1250:	0b3b0b3a 	bleq	ec3f40 <__ram_ret_data_start+0xec06b0>
    1254:	13010b39 	movwne	r0, #6969	; 0x1b39
}
    1258:	28220000 	stmdacs	r2!, {}	; <UNPREDICTABLE>
    125c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
{
    1260:	2300000b 	movwcs	r0, #11
    if (NULL != IrqHandler[Int079_IRQn])
    1264:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1268:	0b3b0b3a 	bleq	ec3f58 <__ram_ret_data_start+0xec06c8>
}
    126c:	13490b39 	movtne	r0, #39737	; 0x9b39
    1270:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
{
    1274:	28240000 	stmdacs	r4!, {}	; <UNPREDICTABLE>
    if (NULL != IrqHandler[Int080_IRQn])
    1278:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    127c:	25000005 	strcs	r0, [r0, #-5]
}
    1280:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1284:	0b3a0e03 	bleq	e84a98 <__ram_ret_data_start+0xe81208>
{
    1288:	0b390b3b 	bleq	e43f7c <__ram_ret_data_start+0xe406ec>
    if (NULL != IrqHandler[Int081_IRQn])
    128c:	13491927 	movtne	r1, #39207	; 0x9927
    1290:	06120111 			; <UNDEFINED> instruction: 0x06120111
}
    1294:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1298:	00130119 	andseq	r0, r3, r9, lsl r1
{
    129c:	00342600 	eorseq	r2, r4, r0, lsl #12
    if (NULL != IrqHandler[Int082_IRQn])
    12a0:	0b3a0e03 	bleq	e84ab4 <__ram_ret_data_start+0xe81224>
    12a4:	0b390b3b 	bleq	e43f98 <__ram_ret_data_start+0xe40708>
}
    12a8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    12ac:	89270000 	stmdbhi	r7!, {}	; <UNPREDICTABLE>
{
    12b0:	11010182 	smlabbne	r1, r2, r1, r0
    if (NULL != IrqHandler[Int083_IRQn])
    12b4:	01133101 	tsteq	r3, r1, lsl #2
    12b8:	28000013 	stmdacs	r0, {r0, r1, r4}
}
    12bc:	0001828a 	andeq	r8, r1, sl, lsl #5
    12c0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
{
    12c4:	29000018 	stmdbcs	r0, {r3, r4}
    if (NULL != IrqHandler[Int084_IRQn])
    12c8:	01018289 	smlabbeq	r1, r9, r2, r8
    12cc:	13310111 	teqne	r1, #1073741828	; 0x40000004
}
    12d0:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    12d4:	3c193f00 	ldccc	15, cr3, [r9], {-0}
{
    12d8:	030e6e19 	movweq	r6, #60953	; 0xee19
    if (NULL != IrqHandler[Int085_IRQn])
    12dc:	3b0b3a0e 	blcc	2cfb1c <__ram_ret_data_start+0x2cc28c>
    12e0:	000b3905 	andeq	r3, fp, r5, lsl #18
}
    12e4:	002e2b00 	eoreq	r2, lr, r0, lsl #22
    12e8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
{
    12ec:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
    if (NULL != IrqHandler[Int086_IRQn])
    12f0:	0b3b0b3a 	bleq	ec3fe0 <__ram_ret_data_start+0xec0750>
    12f4:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000002 	andeq	r0, r0, r2
       4:	000a0000 	andeq	r0, sl, r0
       8:	00020000 	andeq	r0, r2, r0
       c:	00009f30 	andeq	r9, r0, r0, lsr pc
      10:	00000000 	andeq	r0, r0, r0
      14:	00030000 	andeq	r0, r3, r0
      18:	00000000 	andeq	r0, r0, r0
      1c:	00520000 	subseq	r0, r2, r0
      20:	00020000 	andeq	r0, r2, r0
      24:	00529f43 	subseq	r9, r2, r3, asr #30
      28:	00940000 	addseq	r0, r4, r0
      2c:	00010000 	andeq	r0, r1, r0
      30:	00000050 	andeq	r0, r0, r0, asr r0
      34:	00000000 	andeq	r0, r0, r0
      38:	00000300 	andeq	r0, r0, r0, lsl #6
	...
      44:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
      48:	02000000 	andeq	r0, r0, #0
      4c:	589f3100 	ldmpl	pc, {r8, ip, sp}	; <UNPREDICTABLE>
      50:	74000000 	strvc	r0, [r0], #-0
      54:	01000000 	mrseq	r0, (UNDEF: 0)
      58:	00745300 	rsbseq	r5, r4, r0, lsl #6
      5c:	00780000 	rsbseq	r0, r8, r0
      60:	00030000 	andeq	r0, r3, r0
      64:	7e9f7f73 	mrcvc	15, 4, r7, cr15, cr3, {3}
      68:	8c000000 	stchi	0, cr0, [r0], {-0}
      6c:	01000000 	mrseq	r0, (UNDEF: 0)
      70:	008c5300 	addeq	r5, ip, r0, lsl #6
      74:	00900000 	addseq	r0, r0, r0
      78:	00030000 	andeq	r0, r3, r0
      7c:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
      80:	00000000 	andeq	r0, r0, r0
      84:	03000000 	movweq	r0, #0
	...
      94:	00006000 	andeq	r6, r0, r0
      98:	30000200 	andcc	r0, r0, r0, lsl #4
      9c:	0000609f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      a0:	00006800 	andeq	r6, r0, r0, lsl #16
      a4:	52000100 	andpl	r0, r0, #0, 2
      a8:	00000068 	andeq	r0, r0, r8, rrx
      ac:	0000006e 	andeq	r0, r0, lr, rrx
      b0:	7f720003 	svcvc	0x00720003
      b4:	00007e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
      b8:	00008000 	andeq	r8, r0, r0
      bc:	52000100 	andpl	r0, r0, #0, 2
      c0:	00000080 	andeq	r0, r0, r0, lsl #1
      c4:	00000086 	andeq	r0, r0, r6, lsl #1
      c8:	7f720003 	svcvc	0x00720003
      cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      d0:	00000000 	andeq	r0, r0, r0
      d4:	00000300 	andeq	r0, r0, r0, lsl #6
      d8:	00000000 	andeq	r0, r0, r0
      dc:	4a000000 	bmi	e4 <__Vectors+0xe4>
      e0:	02000000 	andeq	r0, r0, #0
      e4:	4a9f3000 	bmi	fe7cc0ec <__data_end_ram_ret__+0xde6dc0ec>
      e8:	6a000000 	bvs	f0 <__Vectors+0xf0>
      ec:	0b000000 	bleq	f4 <__Vectors+0xf4>
      f0:	09007100 	stmdbeq	r0, {r8, ip, sp, lr}
      f4:	253324fc 	ldrcs	r2, [r3, #-1276]!	; 0xfffffb04
      f8:	9f1aff08 	svcls	0x001aff08
      fc:	0000007e 	andeq	r0, r0, lr, ror r0
     100:	00000082 	andeq	r0, r0, r2, lsl #1
     104:	0071000b 	rsbseq	r0, r1, fp
     108:	3324fc09 	msrcc	CPSR_s, #2304	; 0x900
     10c:	1aff0825 	bne	fffc21a8 <__data_end_ram_ret__+0xdfed21a8>
     110:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     114:	00000000 	andeq	r0, r0, r0
     118:	00000100 	andeq	r0, r0, r0, lsl #2
     11c:	a2000000 	andge	r0, r0, #0
     120:	ba00002b 	blt	1d4 <__Vectors+0x1d4>
     124:	0200002b 	andeq	r0, r0, #43	; 0x2b
     128:	bc9f3000 	ldclt	0, cr3, [pc], {0}
     12c:	f200002b 	vhadd.s8	d0, d0, d27
     130:	0200002b 	andeq	r0, r0, #43	; 0x2b
     134:	f29f3000 	vaddl.s16	<illegal reg q1.5>, d15, d0
     138:	0800002b 	stmdaeq	r0, {r0, r1, r3, r5}
     13c:	0100002c 	tsteq	r0, ip, lsr #32
     140:	00005000 	andeq	r5, r0, r0
     144:	00000000 	andeq	r0, r0, r0
     148:	00020000 	andeq	r0, r2, r0
     14c:	00000000 	andeq	r0, r0, r0
     150:	00002ba2 	andeq	r2, r0, r2, lsr #23
     154:	00002bba 			; <UNDEFINED> instruction: 0x00002bba
     158:	9f300002 	svcls	0x00300002
     15c:	00002bbc 			; <UNDEFINED> instruction: 0x00002bbc
     160:	00002bf6 	strdeq	r2, [r0], -r6
     164:	9f300002 	svcls	0x00300002
     168:	00002bf6 	strdeq	r2, [r0], -r6
     16c:	00002c04 	andeq	r2, r0, r4, lsl #24
     170:	00520001 	subseq	r0, r2, r1
     174:	00000000 	andeq	r0, r0, r0
     178:	03000000 	movweq	r0, #0
     17c:	00000000 	andeq	r0, r0, r0
     180:	002ba200 	eoreq	sl, fp, r0, lsl #4
     184:	002bba00 	eoreq	fp, fp, r0, lsl #20
     188:	30000200 	andcc	r0, r0, r0, lsl #4
     18c:	002bbc9f 	mlaeq	fp, pc, ip, fp	; <UNPREDICTABLE>
     190:	002bfc00 	eoreq	pc, fp, r0, lsl #24
     194:	30000200 	andcc	r0, r0, r0, lsl #4
     198:	002bfc9f 	mlaeq	fp, pc, ip, pc	; <UNPREDICTABLE>
     19c:	002c2000 	eoreq	r2, ip, r0
     1a0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     1ac:	00000004 	andeq	r0, r0, r4
     1b0:	2ba20000 	blcs	fe8801b8 <__data_end_ram_ret__+0xde7901b8>
     1b4:	2bba0000 	blcs	fee801bc <__data_end_ram_ret__+0xded901bc>
     1b8:	00020000 	andeq	r0, r2, r0
     1bc:	2bbc9f30 	blcs	fef27e84 <__data_end_ram_ret__+0xdee37e84>
     1c0:	2c020000 	stccs	0, cr0, [r2], {-0}
     1c4:	00020000 	andeq	r0, r2, r0
     1c8:	2c029f30 	stccs	15, cr9, [r2], {48}	; 0x30
     1cc:	2c3b0000 	ldccs	0, cr0, [fp], #-0
     1d0:	00010000 	andeq	r0, r1, r0
     1d4:	00000053 	andeq	r0, r0, r3, asr r0
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	00000500 	andeq	r0, r0, r0, lsl #10
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	002ba200 	eoreq	sl, fp, r0, lsl #4
     1e8:	002baa00 	eoreq	sl, fp, r0, lsl #20
     1ec:	30000200 	andcc	r0, r0, r0, lsl #4
     1f0:	002bbc9f 	mlaeq	fp, pc, ip, fp	; <UNPREDICTABLE>
     1f4:	002bc000 	eoreq	ip, fp, r0
     1f8:	30000200 	andcc	r0, r0, r0, lsl #4
     1fc:	002bc09f 	mlaeq	fp, pc, r0, ip	; <UNPREDICTABLE>
     200:	002bd100 	eoreq	sp, fp, r0, lsl #2
     204:	50000100 	andpl	r0, r0, r0, lsl #2
     208:	00002bd8 	ldrdeq	r2, [r0], -r8
     20c:	00002be9 	andeq	r2, r0, r9, ror #23
     210:	00500001 	subseq	r0, r0, r1
     214:	00000000 	andeq	r0, r0, r0
     218:	06000000 	streq	r0, [r0], -r0
     21c:	00000000 	andeq	r0, r0, r0
     220:	a2000000 	andge	r0, r0, #0
     224:	aa00002b 	bge	2d8 <__Vectors_Size+0x58>
     228:	0200002b 	andeq	r0, r0, #43	; 0x2b
     22c:	bc9f3000 	ldclt	0, cr3, [pc], {0}
     230:	c200002b 	andgt	r0, r0, #43	; 0x2b
     234:	0200002b 	andeq	r0, r0, #43	; 0x2b
     238:	c29f3000 	addsgt	r3, pc, #0
     23c:	c800002b 	stmdagt	r0, {r0, r1, r3, r5}
     240:	0100002b 	tsteq	r0, fp, lsr #32
     244:	2bda5200 	blcs	ff694a4c <__data_end_ram_ret__+0xdf5a4a4c>
     248:	2be00000 	blcs	ff800250 <__data_end_ram_ret__+0xdf710250>
     24c:	00010000 	andeq	r0, r1, r0
     250:	00000052 	andeq	r0, r0, r2, asr r0
     254:	00000000 	andeq	r0, r0, r0
     258:	00000700 	andeq	r0, r0, r0, lsl #14
     25c:	00000000 	andeq	r0, r0, r0
     260:	002ba200 	eoreq	sl, fp, r0, lsl #4
     264:	002baa00 	eoreq	sl, fp, r0, lsl #20
     268:	30000200 	andcc	r0, r0, r0, lsl #4
     26c:	002bbc9f 	mlaeq	fp, pc, ip, fp	; <UNPREDICTABLE>
     270:	002bc400 	eoreq	ip, fp, r0, lsl #8
     274:	30000200 	andcc	r0, r0, r0, lsl #4
     278:	002bc49f 	mlaeq	fp, pc, r4, ip	; <UNPREDICTABLE>
     27c:	002bd100 	eoreq	sp, fp, r0, lsl #2
     280:	51000100 	mrspl	r0, (UNDEF: 16)
     284:	00002bdc 	ldrdeq	r2, [r0], -ip
     288:	00002be9 	andeq	r2, r0, r9, ror #23
     28c:	00510001 	subseq	r0, r1, r1
     290:	00000000 	andeq	r0, r0, r0
     294:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     298:	00000000 	andeq	r0, r0, r0
     29c:	a2000000 	andge	r0, r0, #0
     2a0:	aa00002b 	bge	354 <__Vectors_Size+0xd4>
     2a4:	0200002b 	andeq	r0, r0, #43	; 0x2b
     2a8:	bc9f3000 	ldclt	0, cr3, [pc], {0}
     2ac:	c600002b 	strgt	r0, [r0], -fp, lsr #32
     2b0:	0200002b 	andeq	r0, r0, #43	; 0x2b
     2b4:	c69f3000 	ldrgt	r3, [pc], r0
     2b8:	ca00002b 	bgt	36c <__Vectors_Size+0xec>
     2bc:	0100002b 	tsteq	r0, fp, lsr #32
     2c0:	2bde5300 	blcs	ff794ec8 <__data_end_ram_ret__+0xdf6a4ec8>
     2c4:	2be20000 	blcs	ff8802cc <__data_end_ram_ret__+0xdf7902cc>
     2c8:	00010000 	andeq	r0, r1, r0
     2cc:	00000053 	andeq	r0, r0, r3, asr r0
     2d0:	00000000 	andeq	r0, r0, r0
     2d4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     2d8:	a000002a 	andge	r0, r0, sl, lsr #32
     2dc:	0100002b 	tsteq	r0, fp, lsr #32
     2e0:	00005400 	andeq	r5, r0, r0, lsl #8
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	00010000 	andeq	r0, r1, r0
     2ec:	00000000 	andeq	r0, r0, r0
     2f0:	2a680000 	bcs	1a002f8 <__ram_ret_data_start+0x19fca68>
     2f4:	2a800000 	bcs	fe0002fc <__data_end_ram_ret__+0xddf102fc>
     2f8:	00020000 	andeq	r0, r2, r0
     2fc:	2a809f30 	bcs	fe027fc4 <__data_end_ram_ret__+0xddf37fc4>
     300:	2ab20000 	bcs	fec80308 <__data_end_ram_ret__+0xdeb90308>
     304:	00010000 	andeq	r0, r1, r0
     308:	002ab255 	eoreq	fp, sl, r5, asr r2
     30c:	002ada00 	eoreq	sp, sl, r0, lsl #20
     310:	30000200 	andcc	r0, r0, r0, lsl #4
     314:	002ada9f 	mlaeq	sl, pc, sl, sp	; <UNPREDICTABLE>
     318:	002ba000 	eoreq	sl, fp, r0
     31c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     328:	27d40000 	ldrbcs	r0, [r4, r0]
     32c:	2a600000 	bcs	1800334 <__ram_ret_data_start+0x17fcaa4>
     330:	00010000 	andeq	r0, r1, r0
     334:	00000054 	andeq	r0, r0, r4, asr r0
     338:	00000000 	andeq	r0, r0, r0
     33c:	00000100 	andeq	r0, r0, r0, lsl #2
     340:	00000000 	andeq	r0, r0, r0
     344:	d4000000 	strle	r0, [r0], #-0
     348:	f0000027 			; <UNDEFINED> instruction: 0xf0000027
     34c:	02000027 	andeq	r0, r0, #39	; 0x27
     350:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
     354:	f4000027 	vst4.8	{d0-d3}, [r0 :128], r7
     358:	09000027 	stmdbeq	r0, {r0, r1, r2, r5}
     35c:	0c007200 	sfmeq	f7, 4, [r0], {-0}
     360:	00f05217 	rscseq	r5, r0, r7, lsl r2
     364:	281c9f1a 	ldmdacs	ip, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
     368:	28200000 	stmdacs	r0!, {}	; <UNPREDICTABLE>
     36c:	00090000 	andeq	r0, r9, r0
     370:	170c0072 	smlsdxne	ip, r2, r0, r0
     374:	1a00f052 	bne	3c4c4 <__ram_ret_data_start+0x38c34>
     378:	00284c9f 	mlaeq	r8, pc, ip, r4	; <UNPREDICTABLE>
     37c:	00285000 	eoreq	r5, r8, r0
     380:	72000900 	andvc	r0, r0, #0, 18
     384:	52170c00 	andspl	r0, r7, #0, 24
     388:	9f1a00f0 	svcls	0x001a00f0
     38c:	000028a4 	andeq	r2, r0, r4, lsr #17
     390:	000028e0 	andeq	r2, r0, r0, ror #17
     394:	9f300002 	svcls	0x00300002
	...
     3a0:	00000002 	andeq	r0, r0, r2
     3a4:	00000000 	andeq	r0, r0, r0
     3a8:	27d40000 	ldrbcs	r0, [r4, r0]
     3ac:	27f20000 	ldrbcs	r0, [r2, r0]!
     3b0:	00020000 	andeq	r0, r2, r0
     3b4:	27f29f30 			; <UNDEFINED> instruction: 0x27f29f30
     3b8:	27f60000 	ldrbcs	r0, [r6, r0]!
     3bc:	00090000 	andeq	r0, r9, r0
     3c0:	170c0073 	smlsdxne	ip, r3, r0, r0
     3c4:	1a00f052 	bne	3c514 <__ram_ret_data_start+0x38c84>
     3c8:	00281e9f 	mlaeq	r8, pc, lr, r1	; <UNPREDICTABLE>
     3cc:	00282200 	eoreq	r2, r8, r0, lsl #4
     3d0:	73000900 	movwvc	r0, #2304	; 0x900
     3d4:	52170c00 	andspl	r0, r7, #0, 24
     3d8:	9f1a00f0 	svcls	0x001a00f0
     3dc:	0000284e 	andeq	r2, r0, lr, asr #16
     3e0:	00002852 	andeq	r2, r0, r2, asr r8
     3e4:	00730009 	rsbseq	r0, r3, r9
     3e8:	f052170c 			; <UNDEFINED> instruction: 0xf052170c
     3ec:	a49f1a00 	ldrge	r1, [pc], #2560	; 3f4 <__Vectors_Size+0x174>
     3f0:	e0000028 	and	r0, r0, r8, lsr #32
     3f4:	02000028 	andeq	r0, r0, #40	; 0x28
     3f8:	009f3000 	addseq	r3, pc, r0
	...
     404:	0025a400 	eoreq	sl, r5, r0, lsl #8
     408:	0027cc00 	eoreq	ip, r7, r0, lsl #24
     40c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     418:	00000001 	andeq	r0, r0, r1
	...
    tmp = M4_SYSREG->CMU_CKSWR_f.CKSW;
     428:	25a40000 	strcs	r0, [r4, #0]!
    switch (tmp)
     42c:	25aa0000 	strcs	r0, [sl, #0]!
     430:	00020000 	andeq	r0, r2, r0
     434:	25aa9f30 	strcs	r9, [sl, #3888]!	; 0xf30
            SystemCoreClock = HRC_VALUE;
     438:	25b60000 	ldrcs	r0, [r6, #0]!
     43c:	00010000 	andeq	r0, r1, r0
            SystemCoreClock = MRC_VALUE;
     440:	0025ba52 	eoreq	fp, r5, r2, asr sl
     444:	0025c600 	eoreq	ip, r5, r0, lsl #12
            SystemCoreClock = LRC_VALUE;
     448:	52000100 	andpl	r0, r0, #0, 2
     44c:	000025ca 	andeq	r2, r0, sl, asr #11
            break;
     450:	000025d6 	ldrdeq	r2, [r0], -r6
            SystemCoreClock = XTAL_VALUE;
     454:	da520001 	ble	1480460 <__ram_ret_data_start+0x147cbd0>
            break;
     458:	e6000025 	str	r0, [r0], -r5, lsr #32
            SystemCoreClock = XTAL32_VALUE;
     45c:	01000025 	tsteq	r0, r5, lsr #32
     460:	26485200 	strbcs	r5, [r8], -r0, lsl #4
            pllsource = M4_SYSREG->CMU_PLLCFGR_f.PLLSRC;
     464:	264b0000 	strbcs	r0, [fp], -r0
     468:	00010000 	andeq	r0, r1, r0
            plln = M4_SYSREG->CMU_PLLCFGR_f.MPLLN;
     46c:	00264e52 	eoreq	r4, r6, r2, asr lr
     470:	00265100 	eoreq	r5, r6, r0, lsl #2
            pllp = M4_SYSREG->CMU_PLLCFGR_f.MPLLP;
     474:	52000100 	andpl	r0, r0, #0, 2
            pllm = M4_SYSREG->CMU_PLLCFGR_f.MPLLM;
     478:	00002654 	andeq	r2, r0, r4, asr r6
     47c:	00002657 	andeq	r2, r0, r7, asr r6
            if (0ul == pllsource)
     480:	5a520001 	bpl	148048c <__ram_ret_data_start+0x147cbfc>
     484:	5d000026 	stcpl	0, cr0, [r0, #-152]	; 0xffffff68
                SystemCoreClock = (XTAL_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     488:	01000026 	tsteq	r0, r6, lsr #32
     48c:	00005200 	andeq	r5, r0, r0, lsl #4
     490:	00000000 	andeq	r0, r0, r0
     494:	00020000 	andeq	r0, r2, r0
	...
                SystemCoreClock = (HRC_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     4a8:	000025a4 	andeq	r2, r0, r4, lsr #11
     4ac:	000025ac 	andeq	r2, r0, ip, lsr #11
     4b0:	9f300002 	svcls	0x00300002
}
     4b4:	000025ac 	andeq	r2, r0, ip, lsr #11
     4b8:	000025b6 			; <UNDEFINED> instruction: 0x000025b6
     4bc:	bc530001 	mrrclt	0, 0, r0, r3, cr1
     4c0:	c6000025 	strgt	r0, [r0], -r5, lsr #32
     4c4:	01000025 	tsteq	r0, r5, lsr #32
{
     4c8:	25cc5300 	strbcs	r5, [ip, #768]	; 0x300
    SystemCoreClockUpdate();
     4cc:	25d60000 	ldrbcs	r0, [r6]
{
     4d0:	00010000 	andeq	r0, r1, r0
        NVIC_ISER_BAK[u8Cnt] = NVIC->ISER[u8Cnt];
     4d4:	0025dc53 	eoreq	sp, r5, r3, asr ip
     4d8:	0025e600 	eoreq	lr, r5, r0, lsl #12
     4dc:	53000100 	movwpl	r0, #256	; 0x100
     4e0:	00002648 	andeq	r2, r0, r8, asr #12
     4e4:	0000264b 	andeq	r2, r0, fp, asr #12
     4e8:	4e530001 	cdpmi	0, 5, cr0, cr3, cr1, {0}
     4ec:	51000026 	tstpl	r0, r6, lsr #32
     4f0:	01000026 	tsteq	r0, r6, lsr #32
     4f4:	26545300 	ldrbcs	r5, [r4], -r0, lsl #6
     4f8:	26570000 	ldrbcs	r0, [r7], -r0
     4fc:	00010000 	andeq	r0, r1, r0
     500:	00265a53 	eoreq	r5, r6, r3, asr sl
  __ASM volatile ("dsb 0xF":::"memory");
     504:	00265d00 	eoreq	r5, r6, r0, lsl #26
  __ASM volatile ("isb 0xF":::"memory");
     508:	53000100 	movwpl	r0, #256	; 0x100
	...
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     514:	00000001 	andeq	r0, r0, r1
	...
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     528:	00002486 	andeq	r2, r0, r6, lsl #9
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     52c:	00002494 	muleq	r0, r4, r4
            switch (stcIntSel->INTSEL)
     530:	9f300002 	svcls	0x00300002
     534:	00002494 	muleq	r0, r4, r4
     538:	000024ac 	andeq	r2, r0, ip, lsr #9
     53c:	00750007 	rsbseq	r0, r5, r7
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN4)
     540:	1affff0a 	bne	170 <__Vectors+0x170>
     544:	0024b69f 	mlaeq	r4, pc, r6, fp	; <UNPREDICTABLE>
     548:	0024ce00 	eoreq	ip, r4, r0, lsl #28
     54c:	75000700 	strvc	r0, [r0, #-1792]	; 0xfffff900
     550:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
     554:	24d89f1a 	ldrbcs	r9, [r8], #3866	; 0xf1a
     558:	24f00000 	ldrbtcs	r0, [r0], #0
     55c:	00070000 	andeq	r0, r7, r0
  __ASM volatile ("dsb 0xF":::"memory");
     560:	ff0a0075 			; <UNDEFINED> instruction: 0xff0a0075
  __ASM volatile ("isb 0xF":::"memory");
     564:	fc9f1aff 	ldc2	10, cr1, [pc], {255}	; 0xff	; <UNPREDICTABLE>
            switch (stcIntSel->INTSEL)
     568:	16000024 	strne	r0, [r0], -r4, lsr #32
     56c:	07000025 	streq	r0, [r0, -r5, lsr #32]
     570:	0a007500 	beq	1d978 <__ram_ret_data_start+0x1a0e8>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN1)
     574:	9f1affff 	svcls	0x001affff
     578:	00002524 	andeq	r2, r0, r4, lsr #10
     57c:	00002558 	andeq	r2, r0, r8, asr r5
     580:	00750007 	rsbseq	r0, r5, r7
     584:	1affff0a 	bne	1b4 <__Vectors+0x1b4>
     588:	00255e9f 	mlaeq	r5, pc, lr, r5	; <UNPREDICTABLE>
     58c:	00256400 	eoreq	r6, r5, r0, lsl #8
  __ASM volatile ("dsb 0xF":::"memory");
     590:	75000700 	strvc	r0, [r0, #-1792]	; 0xfffff900
  __ASM volatile ("isb 0xF":::"memory");
     594:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
     598:	256a9f1a 	strbcs	r9, [sl, #-3866]!	; 0xfffff0e6
            switch (stcIntSel->INTSEL)
     59c:	25700000 	ldrbcs	r0, [r0, #-0]!
     5a0:	00070000 	andeq	r0, r7, r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN7)
     5a4:	ff0a0075 			; <UNDEFINED> instruction: 0xff0a0075
     5a8:	769f1aff 			; <UNDEFINED> instruction: 0x769f1aff
     5ac:	7c000025 	stcvc	0, cr0, [r0], {37}	; 0x25
     5b0:	07000025 	streq	r0, [r0, -r5, lsr #32]
     5b4:	0a007500 	beq	1d9bc <__ram_ret_data_start+0x1a12c>
     5b8:	9f1affff 	svcls	0x001affff
     5bc:	00002582 	andeq	r2, r0, r2, lsl #11
  __ASM volatile ("dsb 0xF":::"memory");
     5c0:	0000259c 	muleq	r0, ip, r5
  __ASM volatile ("isb 0xF":::"memory");
     5c4:	00750007 	rsbseq	r0, r5, r7
     5c8:	1affff0a 	bne	1f8 <__Vectors+0x1f8>
            switch (stcIntSel->INTSEL)
     5cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     5d0:	00000000 	andeq	r0, r0, r0
     5d4:	8c000000 	stchi	0, cr0, [r0], {-0}
     5d8:	9c000024 	stcls	0, cr0, [r0], {36}	; 0x24
     5dc:	01000025 	tsteq	r0, r5, lsr #32
     5e0:	00005400 	andeq	r5, r0, r0, lsl #8
     5e4:	00000000 	andeq	r0, r0, r0
     5e8:	00010000 	andeq	r0, r1, r0
	...
        u32WakeupSrc = stcIntSel->INTSEL;
     610:	00002252 	andeq	r2, r0, r2, asr r2
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     614:	00002260 	andeq	r2, r0, r0, ror #4
     618:	9f300002 	svcls	0x00300002
     61c:	00002260 	andeq	r2, r0, r0, ror #4
     620:	0000227a 	andeq	r2, r0, sl, ror r2
     624:	00750007 	rsbseq	r0, r5, r7
     628:	1affff0a 	bne	258 <__Vectors+0x258>
     62c:	0022869f 	mlaeq	r2, pc, r6, r8	; <UNPREDICTABLE>
     630:	0022a000 	eoreq	sl, r2, r0
     634:	75000700 	strvc	r0, [r0, #-1792]	; 0xfffff900
     638:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
     63c:	22ac9f1a 	adccs	r9, ip, #26, 30	; 0x68
            switch (stcIntSel->INTSEL)
     640:	22c60000 	sbccs	r0, r6, #0
     644:	00070000 	andeq	r0, r7, r0
     648:	ff0a0075 			; <UNDEFINED> instruction: 0xff0a0075
     64c:	d49f1aff 	ldrle	r1, [pc], #2815	; 654 <enNvicBackup+0x184>
     650:	f0000022 			; <UNDEFINED> instruction: 0xf0000022
     654:	07000022 	streq	r0, [r0, -r2, lsr #32]
     658:	0a007500 	beq	1da60 <__ram_ret_data_start+0x1a1d0>
     65c:	9f1affff 	svcls	0x001affff
     660:	00002300 	andeq	r2, r0, r0, lsl #6
     664:	00002334 	andeq	r2, r0, r4, lsr r3
     668:	00750007 	rsbseq	r0, r5, r7
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN9)
     66c:	1affff0a 	bne	29c <__Vectors_Size+0x1c>
     670:	0023369f 	mlaeq	r3, pc, r6, r3	; <UNPREDICTABLE>
     674:	00234e00 	eoreq	r4, r3, r0, lsl #28
     678:	75000700 	strvc	r0, [r0, #-1792]	; 0xfffff900
     67c:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
     680:	23589f1a 	cmpcs	r8, #26, 30	; 0x68
     684:	23700000 	cmncs	r0, #0
     688:	00070000 	andeq	r0, r7, r0
  __ASM volatile ("dsb 0xF":::"memory");
     68c:	ff0a0075 			; <UNDEFINED> instruction: 0xff0a0075
  __ASM volatile ("isb 0xF":::"memory");
     690:	7a9f1aff 	bvc	fe7c7294 <__data_end_ram_ret__+0xde6d7294>
            switch (stcIntSel->INTSEL)
     694:	92000023 	andls	r0, r0, #35	; 0x23
     698:	07000023 	streq	r0, [r0, -r3, lsr #32]
     69c:	0a007500 	beq	1daa4 <__ram_ret_data_start+0x1a214>
     6a0:	9f1affff 	svcls	0x001affff
                    if (Reset == bM4_INTC_WUPEN_RTCALMWUEN)
     6a4:	0000239e 	muleq	r0, lr, r3
     6a8:	000023b8 			; <UNDEFINED> instruction: 0x000023b8
     6ac:	00750007 	rsbseq	r0, r5, r7
     6b0:	1affff0a 	bne	2e0 <__Vectors_Size+0x60>
     6b4:	0023c69f 	mlaeq	r3, pc, r6, ip	; <UNPREDICTABLE>
     6b8:	0023fa00 	eoreq	pc, r3, r0, lsl #20
     6bc:	75000700 	strvc	r0, [r0, #-1792]	; 0xfffff900
     6c0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
  __ASM volatile ("dsb 0xF":::"memory");
     6c4:	24009f1a 	strcs	r9, [r0], #-3866	; 0xfffff0e6
  __ASM volatile ("isb 0xF":::"memory");
     6c8:	24060000 	strcs	r0, [r6], #-0
            switch (stcIntSel->INTSEL)
     6cc:	00070000 	andeq	r0, r7, r0
     6d0:	ff0a0075 			; <UNDEFINED> instruction: 0xff0a0075
     6d4:	0c9f1aff 	vldmiaeq	pc, {s2-s256}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN14)
     6d8:	12000024 	andne	r0, r0, #36	; 0x24
     6dc:	07000024 	streq	r0, [r0, -r4, lsr #32]
     6e0:	0a007500 	beq	1dae8 <__ram_ret_data_start+0x1a258>
     6e4:	9f1affff 	svcls	0x001affff
     6e8:	00002418 	andeq	r2, r0, r8, lsl r4
     6ec:	0000241e 	andeq	r2, r0, lr, lsl r4
     6f0:	00750007 	rsbseq	r0, r5, r7
  __ASM volatile ("dsb 0xF":::"memory");
     6f4:	1affff0a 	bne	324 <__Vectors_Size+0xa4>
  __ASM volatile ("isb 0xF":::"memory");
     6f8:	0024249f 	mlaeq	r4, pc, r4, r2	; <UNPREDICTABLE>
     6fc:	00243c00 	eoreq	r3, r4, r0, lsl #24
            switch (stcIntSel->INTSEL)
     700:	75000700 	strvc	r0, [r0, #-1792]	; 0xfffff900
     704:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     708:	24429f1a 	strbcs	r9, [r2], #-3866	; 0xfffff0e6
     70c:	24480000 	strbcs	r0, [r8], #-0
     710:	00070000 	andeq	r0, r7, r0
     714:	ff0a0075 			; <UNDEFINED> instruction: 0xff0a0075
     718:	4e9f1aff 			; <UNDEFINED> instruction: 0x4e9f1aff
     71c:	54000024 	strpl	r0, [r0], #-36	; 0xffffffdc
     720:	07000024 	streq	r0, [r0, -r4, lsr #32]
     724:	0a007500 	beq	1db2c <__ram_ret_data_start+0x1a29c>
  __ASM volatile ("dsb 0xF":::"memory");
     728:	9f1affff 	svcls	0x001affff
  __ASM volatile ("isb 0xF":::"memory");
     72c:	0000245a 	andeq	r2, r0, sl, asr r4
                    if (Reset == bM4_INTC_WUPEN_SCIWEN)
     730:	00002460 	andeq	r2, r0, r0, ror #8
     734:	00750007 	rsbseq	r0, r5, r7
     738:	1affff0a 	bne	368 <__Vectors_Size+0xe8>
     73c:	0024669f 	mlaeq	r4, pc, r6, r6	; <UNPREDICTABLE>
     740:	00248400 	eoreq	r8, r4, r0, lsl #8
     744:	75000700 	strvc	r0, [r0, #-1792]	; 0xfffff900
     748:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
     74c:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
                    if (Reset == bM4_INTC_WUPEN_TMR0WUEN)
     758:	00002258 	andeq	r2, r0, r8, asr r2
     75c:	00002484 	andeq	r2, r0, r4, lsl #9
     760:	00540001 	subseq	r0, r4, r1
     764:	00000000 	andeq	r0, r0, r0
     768:	01000000 	mrseq	r0, (UNDEF: 0)
	...
     774:	001fb600 	andseq	fp, pc, r0, lsl #12
  __ASM volatile ("dsb 0xF":::"memory");
     778:	001fc200 	andseq	ip, pc, r0, lsl #4
  __ASM volatile ("isb 0xF":::"memory");
     77c:	30000200 	andcc	r0, r0, r0, lsl #4
     780:	001fc29f 	mulseq	pc, pc, r2	; <UNPREDICTABLE>
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     784:	00205600 	eoreq	r5, r0, r0, lsl #12
     788:	56000100 	strpl	r0, [r0], -r0, lsl #2
     78c:	00002056 	andeq	r2, r0, r6, asr r0
     790:	0000219c 	muleq	r0, ip, r1
     794:	9c550001 	mrrcls	0, 0, r0, r5, cr1
     798:	d8000021 	stmdale	r0, {r0, r5}
     79c:	01000021 	tsteq	r0, r1, lsr #32
     7a0:	21d85600 	bicscs	r5, r8, r0, lsl #12
  __ASM volatile ("dsb 0xF":::"memory");
     7a4:	22500000 	subscs	r0, r0, #0
  __ASM volatile ("isb 0xF":::"memory");
     7a8:	00010000 	andeq	r0, r1, r0
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     7ac:	00000055 	andeq	r0, r0, r5, asr r0
     7b0:	00000000 	andeq	r0, r0, r0
     7b4:	00000200 	andeq	r0, r0, r0, lsl #4
     7b8:	00000000 	andeq	r0, r0, r0
     7bc:	b6000000 	strlt	r0, [r0], -r0
     7c0:	c400001f 	strgt	r0, [r0], #-31	; 0xffffffe1
     7c4:	0200001f 	andeq	r0, r0, #31
     7c8:	c49f3000 	ldrgt	r3, [pc], #0	; 7d0 <enNvicBackup+0x300>
  __ASM volatile ("dsb 0xF":::"memory");
     7cc:	5600001f 			; <UNDEFINED> instruction: 0x5600001f
  __ASM volatile ("isb 0xF":::"memory");
     7d0:	01000020 	tsteq	r0, r0, lsr #32
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     7d4:	20585500 	subscs	r5, r8, r0, lsl #10
     7d8:	219c0000 	orrscs	r0, ip, r0
     7dc:	00010000 	andeq	r0, r1, r0
     7e0:	00219c56 	eoreq	r9, r1, r6, asr ip
     7e4:	0021d800 	eoreq	sp, r1, r0, lsl #16
     7e8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     7ec:	000021d8 	ldrdeq	r2, [r0], -r8
     7f0:	00002250 	andeq	r2, r0, r0, asr r2
  __ASM volatile ("dsb 0xF":::"memory");
     7f4:	00560001 	subseq	r0, r6, r1
	...
  __ASM volatile ("isb 0xF":::"memory");
     800:	001fbc00 	andseq	fp, pc, r0, lsl #24
     804:	00225000 	eoreq	r5, r2, r0
     808:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     814:	00000001 	andeq	r0, r0, r1
	...
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     84c:	00001c7e 	andeq	r1, r0, lr, ror ip
     850:	00001c8c 	andeq	r1, r0, ip, lsl #25
     854:	9f300002 	svcls	0x00300002
     858:	00001c8c 	andeq	r1, r0, ip, lsl #25
     85c:	00001c9c 	muleq	r0, ip, ip
     860:	aa550001 	bge	154086c <__ram_ret_data_start+0x153cfdc>
     864:	ba00001c 	blt	8dc <enNvicBackup+0x40c>
     868:	0100001c 	tsteq	r0, ip, lsl r0
  __ASM volatile ("dsb 0xF":::"memory");
     86c:	1cc05200 	sfmne	f5, 2, [r0], {0}
  __ASM volatile ("isb 0xF":::"memory");
     870:	1cd00000 	ldclne	0, cr0, [r0], {0}
     874:	00010000 	andeq	r0, r1, r0
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     878:	001cde55 	andseq	sp, ip, r5, asr lr
     87c:	001cee00 	andseq	lr, ip, r0, lsl #28
     880:	52000100 	andpl	r0, r0, #0, 2
     884:	00001cf4 	strdeq	r1, [r0], -r4
     888:	00001d04 	andeq	r1, r0, r4, lsl #26
     88c:	12550001 	subsne	r0, r5, #1
     890:	2200001d 	andcs	r0, r0, #29
  __ASM volatile ("dsb 0xF":::"memory");
     894:	0100001d 	tsteq	r0, sp, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     898:	1d285200 	sfmne	f5, 4, [r8, #-0]
     89c:	1d380000 	ldcne	0, cr0, [r8, #-0]
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN0)
     8a0:	00010000 	andeq	r0, r1, r0
     8a4:	001d4655 	andseq	r4, sp, r5, asr r6
     8a8:	001d5600 	andseq	r5, sp, r0, lsl #12
     8ac:	52000100 	andpl	r0, r0, #0, 2
     8b0:	00001d5c 	andeq	r1, r0, ip, asr sp
     8b4:	00001d6c 	andeq	r1, r0, ip, ror #26
     8b8:	7a550001 	bvc	15408c4 <__ram_ret_data_start+0x153d034>
     8bc:	8a00001d 	bhi	938 <enNvicBackup+0x468>
  __ASM volatile ("dsb 0xF":::"memory");
     8c0:	0100001d 	tsteq	r0, sp, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     8c4:	1d905200 	lfmne	f5, 4, [r0]
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN2)
     8c8:	1da00000 	stcne	0, cr0, [r0]
     8cc:	00010000 	andeq	r0, r1, r0
     8d0:	001dae55 	andseq	sl, sp, r5, asr lr
     8d4:	001dbe00 	andseq	fp, sp, r0, lsl #28
     8d8:	52000100 	andpl	r0, r0, #0, 2
     8dc:	00001dcc 	andeq	r1, r0, ip, asr #27
     8e0:	00001e5c 	andeq	r1, r0, ip, asr lr
     8e4:	5c560001 	mrrcpl	0, 0, r0, r6, cr1
  __ASM volatile ("dsb 0xF":::"memory");
     8e8:	6a00001e 	bvs	968 <enNvicBackup+0x498>
  __ASM volatile ("isb 0xF":::"memory");
     8ec:	0100001e 	tsteq	r0, lr, lsl r0
     8f0:	1e785500 	cdpne	5, 7, cr5, cr8, cr0, {0}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN3)
     8f4:	1e7b0000 	cdpne	0, 7, cr0, cr11, cr0, {0}
     8f8:	00010000 	andeq	r0, r1, r0
     8fc:	001e7e52 	andseq	r7, lr, r2, asr lr
     900:	001e8c00 	andseq	r8, lr, r0, lsl #24
     904:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     908:	00001e9a 	muleq	r0, sl, lr
     90c:	00001e9d 	muleq	r0, sp, lr
     910:	a0520001 	subsge	r0, r2, r1
  __ASM volatile ("dsb 0xF":::"memory");
     914:	ae00001e 	mcrge	0, 0, r0, cr0, cr14, {0}
  __ASM volatile ("isb 0xF":::"memory");
     918:	0100001e 	tsteq	r0, lr, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN5)
     91c:	1ebc5500 	cdpne	5, 11, cr5, cr12, cr0, {0}
     920:	1ebf0000 	cdpne	0, 11, cr0, cr15, cr0, {0}
     924:	00010000 	andeq	r0, r1, r0
     928:	001ec252 	andseq	ip, lr, r2, asr r2
     92c:	001ed000 	andseq	sp, lr, r0
     930:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     934:	00001ede 	ldrdeq	r1, [r0], -lr
     938:	00001ee1 	andeq	r1, r0, r1, ror #29
  __ASM volatile ("dsb 0xF":::"memory");
     93c:	e4520001 	ldrb	r0, [r2], #-1
  __ASM volatile ("isb 0xF":::"memory");
     940:	f200001e 	vqadd.s8	d0, d0, d14
     944:	0100001e 	tsteq	r0, lr, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN6)
     948:	1f005500 	svcne	0x00005500
     94c:	1f030000 	svcne	0x00030000
     950:	00010000 	andeq	r0, r1, r0
     954:	001f0652 	andseq	r0, pc, r2, asr r6	; <UNPREDICTABLE>
     958:	001f1400 	andseq	r1, pc, r0, lsl #8
     95c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     960:	00001f22 	andeq	r1, r0, r2, lsr #30
     964:	00001f25 	andeq	r1, r0, r5, lsr #30
  __ASM volatile ("dsb 0xF":::"memory");
     968:	2c520001 	mrrccs	0, 0, r0, r2, cr1
  __ASM volatile ("isb 0xF":::"memory");
     96c:	3000001f 	andcc	r0, r0, pc, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN8)
     970:	0a00001f 	beq	9f4 <enNvicBackup+0x524>
     974:	11007200 	mrsne	r7, R8_usr
     978:	bbf3f9fb 	bllt	ffcff16c <__data_end_ram_ret__+0xdfc0f16c>
     97c:	489f1a7f 	ldmmi	pc, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip}	; <UNPREDICTABLE>
     980:	b400001f 	strlt	r0, [r0], #-31	; 0xffffffe1
     984:	0100001f 	tsteq	r0, pc, lsl r0
     988:	00005600 	andeq	r5, r0, r0, lsl #12
     98c:	00000000 	andeq	r0, r0, r0
  __ASM volatile ("dsb 0xF":::"memory");
     990:	00020000 	andeq	r0, r2, r0
	...
     9b4:	00001c7e 	andeq	r1, r0, lr, ror ip
     9b8:	00001cae 	andeq	r1, r0, lr, lsr #25
     9bc:	9f300002 	svcls	0x00300002
  __ASM volatile ("isb 0xF":::"memory");
     9c0:	00001cae 	andeq	r1, r0, lr, lsr #25
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN11)
     9c4:	00001cba 			; <UNDEFINED> instruction: 0x00001cba
     9c8:	e2530001 	subs	r0, r3, #1
     9cc:	ee00001c 	mcr	0, 0, r0, cr0, cr12, {0}
     9d0:	0100001c 	tsteq	r0, ip, lsl r0
     9d4:	1d165300 	ldcne	3, cr5, [r6, #-0]
     9d8:	1d220000 	stcne	0, cr0, [r2, #-0]
     9dc:	00010000 	andeq	r0, r1, r0
     9e0:	001d4a53 	andseq	r4, sp, r3, asr sl
  __ASM volatile ("dsb 0xF":::"memory");
     9e4:	001d5600 	andseq	r5, sp, r0, lsl #12
  __ASM volatile ("isb 0xF":::"memory");
     9e8:	53000100 	movwpl	r0, #256	; 0x100
     9ec:	00001d7e 	andeq	r1, r0, lr, ror sp
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     9f0:	00001d8a 	andeq	r1, r0, sl, lsl #27
     9f4:	b2530001 	subslt	r0, r3, #1
     9f8:	be00001d 	mcrlt	0, 0, r0, cr0, cr13, {0}
     9fc:	0100001d 	tsteq	r0, sp, lsl r0
     a00:	1dce5300 	stclne	3, cr5, [lr]
     a04:	1e5c0000 	cdpne	0, 5, cr0, cr12, cr0, {0}
     a08:	00010000 	andeq	r0, r1, r0
     a0c:	001e5c55 	andseq	r5, lr, r5, asr ip
  __ASM volatile ("dsb 0xF":::"memory");
     a10:	001e7800 	andseq	r7, lr, r0, lsl #16
  __ASM volatile ("isb 0xF":::"memory");
     a14:	30000200 	andcc	r0, r0, r0, lsl #4
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN13)
     a18:	001e789f 	mulseq	lr, pc, r8	; <UNPREDICTABLE>
     a1c:	001e7b00 	andseq	r7, lr, r0, lsl #22
     a20:	53000100 	movwpl	r0, #256	; 0x100
     a24:	00001e9a 	muleq	r0, sl, lr
     a28:	00001e9d 	muleq	r0, sp, lr
     a2c:	bc530001 	mrrclt	0, 0, r0, r3, cr1
     a30:	bf00001e 	svclt	0x0000001e
     a34:	0100001e 	tsteq	r0, lr, lsl r0
  __ASM volatile ("dsb 0xF":::"memory");
     a38:	1ede5300 	cdpne	3, 13, cr5, cr14, cr0, {0}
  __ASM volatile ("isb 0xF":::"memory");
     a3c:	1ee10000 	cdpne	0, 14, cr0, cr1, cr0, {0}
     a40:	00010000 	andeq	r0, r1, r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN15)
     a44:	001f0053 	andseq	r0, pc, r3, asr r0	; <UNPREDICTABLE>
     a48:	001f0300 	andseq	r0, pc, r0, lsl #6
     a4c:	53000100 	movwpl	r0, #256	; 0x100
     a50:	00001f22 	andeq	r1, r0, r2, lsr #30
     a54:	00001f25 	andeq	r1, r0, r5, lsr #30
     a58:	2e530001 	cdpcs	0, 5, cr0, cr3, cr1, {0}
     a5c:	3200001f 	andcc	r0, r0, #31
     a60:	0a00001f 	beq	ae4 <enNvicRecover+0x4>
  __ASM volatile ("dsb 0xF":::"memory");
     a64:	11007300 	mrsne	r7, LR_irq
  __ASM volatile ("isb 0xF":::"memory");
     a68:	bbf3f9fb 	bllt	ffcff25c <__data_end_ram_ret__+0xdfc0f25c>
    en_result_t enRet = Ok;
     a6c:	489f1a7f 	ldmmi	pc, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip}	; <UNPREDICTABLE>
}
     a70:	b400001f 	strlt	r0, [r0], #-31	; 0xffffffe1
    return enRet;
     a74:	0100001f 	tsteq	r0, pc, lsl r0
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     a78:	00005500 	andeq	r5, r0, r0, lsl #10
	...
        else if (INT_MAX != stcIntSel->INTSEL)
     a84:	00001c84 	andeq	r1, r0, r4, lsl #25
     a88:	00001fb4 			; <UNDEFINED> instruction: 0x00001fb4
     a8c:	00540001 	subseq	r0, r4, r1
	...
     a98:	001af400 	andseq	pc, sl, r0, lsl #8
     a9c:	001c7c00 	andseq	r7, ip, r0, lsl #24
     aa0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
  __ASM volatile ("dsb 0xF":::"memory");
     aac:	00000001 	andeq	r0, r0, r1
	...
  __ASM volatile ("isb 0xF":::"memory");
     ab8:	00001af4 	strdeq	r1, [r0], -r4
     abc:	00001b40 	andeq	r1, r0, r0, asr #22
     ac0:	9f300002 	svcls	0x00300002
     ac4:	00001b40 	andeq	r1, r0, r0, asr #22
     ac8:	00001b52 	andeq	r1, r0, r2, asr fp
     acc:	00710009 	rsbseq	r0, r1, r9
     ad0:	000a2537 	andeq	r2, sl, r7, lsr r5
     ad4:	569f1a06 	ldrpl	r1, [pc], r6, lsl #20
     ad8:	6800001b 	stmdavs	r0, {r0, r1, r3, r4}
     adc:	0900001b 	stmdbeq	r0, {r0, r1, r3, r4}
        NVIC->ISER[u8Cnt] = NVIC_ISER_BAK[u8Cnt];
     ae0:	37007100 	strcc	r7, [r0, -r0, lsl #2]
     ae4:	18000a25 	stmdane	r0, {r0, r2, r5, r9, fp}
     ae8:	1b6a9f1a 	blne	1aa8758 <__ram_ret_data_start+0x1aa4ec8>
     aec:	1c1e0000 	ldcne	0, cr0, [lr], {-0}
     af0:	00020000 	andeq	r0, r2, r0
     af4:	1c1e9f30 	ldcne	15, cr9, [lr], {48}	; 0x30
}
     af8:	1c210000 	stcne	0, cr0, [r1], #-0
     afc:	00090000 	andeq	r0, r9, r0
     b00:	25370071 	ldrcs	r0, [r7, #-113]!	; 0xffffff8f
{
     b04:	1a06000a 	bne	180b34 <__ram_ret_data_start+0x17d2a4>
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b08:	001c249f 	mulseq	ip, pc, r4	; <UNPREDICTABLE>
     b0c:	001c2700 	andseq	r2, ip, r0, lsl #14
     b10:	71000900 	tstvc	r0, r0, lsl #18
     b14:	0a253700 	beq	94e71c <__ram_ret_data_start+0x94ae8c>
     b18:	9f1a1800 	svcls	0x001a1800
	...
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b24:	00000002 	andeq	r0, r0, r2
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0)         +   \
     b28:	00000000 	andeq	r0, r0, r0
     b2c:	00001af4 	strdeq	r1, [r0], -r4
        if (0x1FFu == stcIntSel->INTSEL)
     b30:	00001b42 	andeq	r1, r0, r2, asr #22
     b34:	9f300002 	svcls	0x00300002
     b38:	00001b42 	andeq	r1, r0, r2, asr #22
            enRet = ErrorUninitialized;
     b3c:	00001b46 	andeq	r1, r0, r6, asr #22
}
     b40:	00730007 	rsbseq	r0, r3, r7
            stcIntSel->INTSEL = pstcIrqRegiConf->enIntSrc;
     b44:	1a06000a 	bne	180b74 <__ram_ret_data_start+0x17d2e4>
     b48:	001b589f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
            IrqHandler[pstcIrqRegiConf->enIRQn] = pstcIrqRegiConf->pfnCallback;
     b4c:	001b5c00 	andseq	r5, fp, r0, lsl #24
     b50:	73000700 	movwvc	r0, #1792	; 0x700
     b54:	18000a00 	stmdane	r0, {r9, fp}
    en_result_t enRet = Ok;
     b58:	1b6a9f1a 	blne	1aa87c8 <__ram_ret_data_start+0x1aa4f38>
        enRet = ErrorInvalidParameter;
     b5c:	1c1e0000 	ldcne	0, cr0, [lr], {-0}
     b60:	00020000 	andeq	r0, r2, r0
     b64:	00009f30 	andeq	r9, r0, r0, lsr pc
	...
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * enIRQn));
     b70:	00001770 	andeq	r1, r0, r0, ror r7
        stcIntSel->INTSEL = 0x1FFu;
     b74:	00001aec 	andeq	r1, r0, ip, ror #21
     b78:	00540001 	subseq	r0, r4, r1
     b7c:	00000000 	andeq	r0, r0, r0
        IrqHandler[enIRQn] = NULL;
     b80:	01000000 	mrseq	r0, (UNDEF: 0)
	...
}
     b94:	70000000 	andvc	r0, r0, r0
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     b98:	ce000017 	mcrgt	0, 0, r0, cr0, cr7, {0}
     b9c:	02000017 	andeq	r0, r0, #23
    *VSSELx |= (uint32_t)(1ul << (enIntSrc & 0x1Fu));
     ba0:	ce9f3000 	cdpgt	0, 9, cr3, cr15, cr0, {0}
     ba4:	e2000017 	and	r0, r0, #23
     ba8:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
     bac:	37007100 	strcc	r7, [r0, -r0, lsl #2]
}
     bb0:	06000a25 	streq	r0, [r0], -r5, lsr #20
     bb4:	17e69f1a 			; <UNDEFINED> instruction: 0x17e69f1a
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     bb8:	17fa0000 	ldrbne	r0, [sl, r0]!
     bbc:	00090000 	andeq	r0, r9, r0
    *VSSELx &= ~(uint32_t)(1ul << (enIntSrc & 0x1Fu));
     bc0:	25370071 	ldrcs	r0, [r7, #-113]!	; 0xffffff8f
     bc4:	1a18000a 	bne	600bf4 <__ram_ret_data_start+0x5fd364>
     bc8:	0018589f 	mulseq	r8, pc, r8	; <UNPREDICTABLE>
     bcc:	00186c00 	andseq	r6, r8, r0, lsl #24
     bd0:	71000900 	tstvc	r0, r0, lsl #18
}
     bd4:	0a253700 	beq	94e7dc <__ram_ret_data_start+0x94af4c>
     bd8:	9f1a0600 	svcls	0x001a0600
    if (0ul != (u32WakeupSrc & 0xFD000000ul))
     bdc:	00001870 	andeq	r1, r0, r0, ror r8
     be0:	00001884 	andeq	r1, r0, r4, lsl #17
        M4_INTC->WUPEN |= u32WakeupSrc;
     be4:	00710009 	rsbseq	r0, r1, r9
     be8:	000a2537 	andeq	r2, sl, r7, lsr r5
    en_result_t enRet = Ok;
     bec:	869f1a18 			; <UNDEFINED> instruction: 0x869f1a18
}
     bf0:	5e000018 	mcrpl	0, 0, r0, cr0, cr8, {0}
     bf4:	02000019 	andeq	r0, r0, #25
    if (0ul != (u32WakeupSrc & 0xFD000000u))
     bf8:	5e9f3000 	cdppl	0, 9, cr3, cr15, cr0, {0}
     bfc:	61000019 	tstvs	r0, r9, lsl r0
        M4_INTC->WUPEN &= ~u32WakeupSrc;
     c00:	09000019 	stmdbeq	r0, {r0, r3, r4}
     c04:	37007100 	strcc	r7, [r0, -r0, lsl #2]
    en_result_t enRet = Ok;
     c08:	06000a25 	streq	r0, [r0], -r5, lsr #20
        enRet = ErrorInvalidParameter;
     c0c:	19649f1a 	stmdbne	r4!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
}
     c10:	19670000 	stmdbne	r7!, {}^	; <UNPREDICTABLE>
    M4_INTC->EVTER |= u32Event;
     c14:	00090000 	andeq	r0, r9, r0
     c18:	25370071 	ldrcs	r0, [r7, #-113]!	; 0xffffff8f
     c1c:	1a18000a 	bne	600c4c <__ram_ret_data_start+0x5fd3bc>
}
     c20:	001a429f 	mulseq	sl, pc, r2	; <UNPREDICTABLE>
     c24:	001a4500 	andseq	r4, sl, r0, lsl #10
    M4_INTC->EVTER &= ~u32Event;
     c28:	71000900 	tstvc	r0, r0, lsl #18
     c2c:	0a253700 	beq	94e834 <__ram_ret_data_start+0x94afa4>
     c30:	9f1a0600 	svcls	0x001a0600
     c34:	00001a48 	andeq	r1, r0, r8, asr #20
}
     c38:	00001a4b 	andeq	r1, r0, fp, asr #20
     c3c:	00710009 	rsbseq	r0, r1, r9
    M4_INTC->IER |= u32Int;
     c40:	000a2537 	andeq	r2, sl, r7, lsr r5
     c44:	009f1a18 	addseq	r1, pc, r8, lsl sl	; <UNPREDICTABLE>
     c48:	00000000 	andeq	r0, r0, r0
}
     c4c:	02000000 	andeq	r0, r0, #0
	...
    M4_INTC->IER &= ~u32Int;
     c58:	70000000 	andvc	r0, r0, r0
     c5c:	d0000017 	andle	r0, r0, r7, lsl r0
     c60:	02000017 	andeq	r0, r0, #23
}
     c64:	d09f3000 	addsle	r3, pc, r0
     c68:	d4000017 	strle	r0, [r0], #-23	; 0xffffffe9
{
     c6c:	07000017 	smladeq	r0, r7, r0, r0
    NMI_IrqHandler();
     c70:	0a007300 	beq	1d878 <__ram_ret_data_start+0x19fe8>
{
     c74:	9f1a0600 	svcls	0x001a0600
    HardFault_IrqHandler();
     c78:	000017e8 	andeq	r1, r0, r8, ror #15
{
     c7c:	000017ec 	andeq	r1, r0, ip, ror #15
    MemManage_IrqHandler();
     c80:	00730007 	rsbseq	r0, r3, r7
{
     c84:	1a18000a 	bne	600cb4 <__ram_ret_data_start+0x5fd424>
    BusFault_IrqHandler();
     c88:	00185a9f 	mulseq	r8, pc, sl	; <UNPREDICTABLE>
{
     c8c:	00185e00 	andseq	r5, r8, r0, lsl #28
    UsageFault_IrqHandler();
     c90:	73000700 	movwvc	r0, #1792	; 0x700
{
     c94:	06000a00 	streq	r0, [r0], -r0, lsl #20
    SVC_IrqHandler();
     c98:	18729f1a 	ldmdane	r2!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
{
     c9c:	18760000 	ldmdane	r6!, {}^	; <UNPREDICTABLE>
    DebugMon_IrqHandler();
     ca0:	00070000 	andeq	r0, r7, r0
{
     ca4:	000a0073 	andeq	r0, sl, r3, ror r0
    PendSV_IrqHandler();
     ca8:	869f1a18 			; <UNDEFINED> instruction: 0x869f1a18
{
     cac:	5e000018 	mcrpl	0, 0, r0, cr0, cr8, {0}
    SysTick_IrqHandler();
     cb0:	02000019 	andeq	r0, r0, #25
{
     cb4:	009f3000 	addseq	r3, pc, r0
	...
}
     cc0:	00167a00 	andseq	r7, r6, r0, lsl #20
{
     cc4:	00176800 	andseq	r6, r7, r0, lsl #16
    if (NULL != IrqHandler[Int001_IRQn])
     cc8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
{
     cd4:	12fc0000 	rscsne	r0, ip, #0
    if (NULL != IrqHandler[Int002_IRQn])
     cd8:	16720000 	ldrbtne	r0, [r2], -r0
        IrqHandler[Int002_IRQn]();
     cdc:	00010000 	andeq	r0, r1, r0
}
     ce0:	00000054 	andeq	r0, r0, r4, asr r0
{
     ce4:	00000000 	andeq	r0, r0, r0
    if (NULL != IrqHandler[Int003_IRQn])
     ce8:	00000100 	andeq	r0, r0, r0, lsl #2
	...
{
     d04:	0012fc00 	andseq	pc, r2, r0, lsl #24
    if (NULL != IrqHandler[Int005_IRQn])
     d08:	00140600 	andseq	r0, r4, r0, lsl #12
        IrqHandler[Int005_IRQn]();
     d0c:	30000200 	andcc	r0, r0, r0, lsl #4
}
     d10:	0014069f 	mulseq	r4, pc, r6	; <UNPREDICTABLE>
{
     d14:	00141400 	andseq	r1, r4, r0, lsl #8
    if (NULL != IrqHandler[Int006_IRQn])
     d18:	52000100 	andpl	r0, r0, #0, 2
        IrqHandler[Int006_IRQn]();
     d1c:	00001418 	andeq	r1, r0, r8, lsl r4
}
     d20:	00001426 	andeq	r1, r0, r6, lsr #8
{
     d24:	5e520001 	cdppl	0, 5, cr0, cr2, cr1, {0}
    if (NULL != IrqHandler[Int007_IRQn])
     d28:	6c000014 	stcvs	0, cr0, [r0], {20}
        IrqHandler[Int007_IRQn]();
     d2c:	01000014 	tsteq	r0, r4, lsl r0
}
     d30:	14705200 	ldrbtne	r5, [r0], #-512	; 0xfffffe00
{
     d34:	147e0000 	ldrbtne	r0, [lr], #-0
    if (NULL != IrqHandler[Int008_IRQn])
     d38:	00010000 	andeq	r0, r1, r0
        IrqHandler[Int008_IRQn]();
     d3c:	00148252 	andseq	r8, r4, r2, asr r2
}
     d40:	00149000 	andseq	r9, r4, r0
{
     d44:	52000100 	andpl	r0, r0, #0, 2
    if (NULL != IrqHandler[Int009_IRQn])
     d48:	00001494 	muleq	r0, r4, r4
        IrqHandler[Int009_IRQn]();
     d4c:	000014a2 	andeq	r1, r0, r2, lsr #9
}
     d50:	a4520001 	ldrbge	r0, [r2], #-1
{
     d54:	84000014 	strhi	r0, [r0], #-20	; 0xffffffec
    if (NULL != IrqHandler[Int010_IRQn])
     d58:	02000015 	andeq	r0, r0, #21
        IrqHandler[Int010_IRQn]();
     d5c:	849f3000 	ldrhi	r3, [pc], #0	; d64 <IRQ011_Handler>
}
     d60:	87000015 	smladhi	r0, r5, r0, r0
{
     d64:	01000015 	tsteq	r0, r5, lsl r0
    if (NULL != IrqHandler[Int011_IRQn])
     d68:	158a5200 	strne	r5, [sl, #512]	; 0x200
        IrqHandler[Int011_IRQn]();
     d6c:	158d0000 	strne	r0, [sp]
}
     d70:	00010000 	andeq	r0, r1, r0
{
     d74:	00165a52 	andseq	r5, r6, r2, asr sl
    if (NULL != IrqHandler[Int012_IRQn])
     d78:	00165d00 	andseq	r5, r6, r0, lsl #26
        IrqHandler[Int012_IRQn]();
     d7c:	52000100 	andpl	r0, r0, #0, 2
}
     d80:	00001660 	andeq	r1, r0, r0, ror #12
{
     d84:	00001663 	andeq	r1, r0, r3, ror #12
    if (NULL != IrqHandler[Int013_IRQn])
     d88:	66520001 	ldrbvs	r0, [r2], -r1
        IrqHandler[Int013_IRQn]();
     d8c:	69000016 	stmdbvs	r0, {r1, r2, r4}
}
     d90:	01000016 	tsteq	r0, r6, lsl r0
{
     d94:	166c5200 	strbtne	r5, [ip], -r0, lsl #4
    if (NULL != IrqHandler[Int014_IRQn])
     d98:	166f0000 	strbtne	r0, [pc], -r0
        IrqHandler[Int014_IRQn]();
     d9c:	00010000 	andeq	r0, r1, r0
}
     da0:	00000052 	andeq	r0, r0, r2, asr r0
{
     da4:	00000000 	andeq	r0, r0, r0
    if (NULL != IrqHandler[Int015_IRQn])
     da8:	00000200 	andeq	r0, r0, r0, lsl #4
	...
{
     dc4:	0012fc00 	andseq	pc, r2, r0, lsl #24
    if (NULL != IrqHandler[Int017_IRQn])
     dc8:	00140800 	andseq	r0, r4, r0, lsl #16
        IrqHandler[Int017_IRQn]();
     dcc:	30000200 	andcc	r0, r0, r0, lsl #4
}
     dd0:	0014089f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
{
     dd4:	00141400 	andseq	r1, r4, r0, lsl #8
    if (NULL != IrqHandler[Int018_IRQn])
     dd8:	53000100 	movwpl	r0, #256	; 0x100
        IrqHandler[Int018_IRQn]();
     ddc:	0000141a 	andeq	r1, r0, sl, lsl r4
}
     de0:	00001426 	andeq	r1, r0, r6, lsr #8
{
     de4:	60530001 	subsvs	r0, r3, r1
    if (NULL != IrqHandler[Int019_IRQn])
     de8:	6c000014 	stcvs	0, cr0, [r0], {20}
        IrqHandler[Int019_IRQn]();
     dec:	01000014 	tsteq	r0, r4, lsl r0
}
     df0:	14725300 	ldrbtne	r5, [r2], #-768	; 0xfffffd00
{
     df4:	147e0000 	ldrbtne	r0, [lr], #-0
    if (NULL != IrqHandler[Int020_IRQn])
     df8:	00010000 	andeq	r0, r1, r0
        IrqHandler[Int020_IRQn]();
     dfc:	00148453 	andseq	r8, r4, r3, asr r4
}
     e00:	00149000 	andseq	r9, r4, r0
{
     e04:	53000100 	movwpl	r0, #256	; 0x100
    if (NULL != IrqHandler[Int021_IRQn])
     e08:	00001496 	muleq	r0, r6, r4
        IrqHandler[Int021_IRQn]();
     e0c:	000014a2 	andeq	r1, r0, r2, lsr #9
}
     e10:	a4530001 	ldrbge	r0, [r3], #-1
{
     e14:	84000014 	strhi	r0, [r0], #-20	; 0xffffffec
    if (NULL != IrqHandler[Int022_IRQn])
     e18:	02000015 	andeq	r0, r0, #21
        IrqHandler[Int022_IRQn]();
     e1c:	849f3000 	ldrhi	r3, [pc], #0	; e24 <IRQ023_Handler>
}
     e20:	87000015 	smladhi	r0, r5, r0, r0
{
     e24:	01000015 	tsteq	r0, r5, lsl r0
    if (NULL != IrqHandler[Int023_IRQn])
     e28:	158a5300 	strne	r5, [sl, #768]	; 0x300
        IrqHandler[Int023_IRQn]();
     e2c:	158d0000 	strne	r0, [sp]
}
     e30:	00010000 	andeq	r0, r1, r0
{
     e34:	00165a53 	andseq	r5, r6, r3, asr sl
    if (NULL != IrqHandler[Int024_IRQn])
     e38:	00165d00 	andseq	r5, r6, r0, lsl #26
        IrqHandler[Int024_IRQn]();
     e3c:	53000100 	movwpl	r0, #256	; 0x100
}
     e40:	00001660 	andeq	r1, r0, r0, ror #12
{
     e44:	00001663 	andeq	r1, r0, r3, ror #12
    if (NULL != IrqHandler[Int025_IRQn])
     e48:	66530001 	ldrbvs	r0, [r3], -r1
        IrqHandler[Int025_IRQn]();
     e4c:	69000016 	stmdbvs	r0, {r1, r2, r4}
}
     e50:	01000016 	tsteq	r0, r6, lsl r0
{
     e54:	166c5300 	strbtne	r5, [ip], -r0, lsl #6
    if (NULL != IrqHandler[Int026_IRQn])
     e58:	166f0000 	strbtne	r0, [pc], -r0
        IrqHandler[Int026_IRQn]();
     e5c:	00010000 	andeq	r0, r1, r0
}
     e60:	00000053 	andeq	r0, r0, r3, asr r0
{
     e64:	00000000 	andeq	r0, r0, r0
    if (NULL != IrqHandler[Int027_IRQn])
     e68:	6c000000 	stcvs	0, cr0, [r0], {-0}
        IrqHandler[Int027_IRQn]();
     e6c:	f4000011 	vst4.8	{d0-d3}, [r0 :64], r1
}
     e70:	01000012 	tsteq	r0, r2, lsl r0
{
     e74:	00005400 	andeq	r5, r0, r0, lsl #8
	...
}
     e80:	07840000 	streq	r0, [r4, r0]
{
     e84:	078e0000 	streq	r0, [lr, r0]
    if (NULL != IrqHandler[Int029_IRQn])
     e88:	00010000 	andeq	r0, r1, r0
        IrqHandler[Int029_IRQn]();
     e8c:	00078e50 	andeq	r8, r7, r0, asr lr
}
     e90:	00079c00 	andeq	r9, r7, r0, lsl #24
{
     e94:	f3000400 	vshl.u8	d0, d0, d0
    if (NULL != IrqHandler[Int030_IRQn])
     e98:	009f5001 	addseq	r5, pc, r1
	...
{
     ea4:	70000000 	andvc	r0, r0, r0
    if (NULL != IrqHandler[Int031_IRQn])
     ea8:	78000007 	stmdavc	r0, {r0, r1, r2}
        IrqHandler[Int031_IRQn]();
     eac:	01000007 	tsteq	r0, r7
}
     eb0:	07785000 	ldrbeq	r5, [r8, -r0]!
{
     eb4:	07840000 	streq	r0, [r4, r0]
    if (NULL != IrqHandler[Int032_IRQn])
     eb8:	00040000 	andeq	r0, r4, r0
     ebc:	9f5001f3 	svcls	0x005001f3
	...
    if (NULL != IrqHandler[Int033_IRQn])
     ecc:	00000758 	andeq	r0, r0, r8, asr r7
     ed0:	00000762 	andeq	r0, r0, r2, ror #14
}
     ed4:	62500001 	subsvs	r0, r0, #1
     ed8:	70000007 	andvc	r0, r0, r7
{
     edc:	04000007 	streq	r0, [r0], #-7
    if (NULL != IrqHandler[Int034_IRQn])
     ee0:	5001f300 	andpl	pc, r1, r0, lsl #6
     ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
{
     ef0:	00074400 	andeq	r4, r7, r0, lsl #8
    if (NULL != IrqHandler[Int035_IRQn])
     ef4:	00074c00 	andeq	r4, r7, r0, lsl #24
     ef8:	50000100 	andpl	r0, r0, r0, lsl #2
}
     efc:	0000074c 	andeq	r0, r0, ip, asr #14
     f00:	00000758 	andeq	r0, r0, r8, asr r7
{
     f04:	01f30004 	mvnseq	r0, r4
    if (NULL != IrqHandler[Int036_IRQn])
     f08:	00009f50 	andeq	r9, r0, r0, asr pc
	...
{
     f18:	07280000 	streq	r0, [r8, -r0]!
    if (NULL != IrqHandler[Int037_IRQn])
     f1c:	07360000 	ldreq	r0, [r6, -r0]!
     f20:	00010000 	andeq	r0, r1, r0
}
     f24:	00073650 	andeq	r3, r7, r0, asr r6
     f28:	00073c00 	andeq	r3, r7, r0, lsl #24
{
     f2c:	f3000400 	vshl.u8	d0, d0, d0
    if (NULL != IrqHandler[Int038_IRQn])
     f30:	3c9f5001 	ldccc	0, cr5, [pc], {1}
     f34:	3e000007 	cdpcc	0, 0, cr0, cr0, cr7, {0}
}
     f38:	01000007 	tsteq	r0, r7
     f3c:	073e5000 	ldreq	r5, [lr, -r0]!
{
     f40:	07440000 	strbeq	r0, [r4, -r0]
    if (NULL != IrqHandler[Int039_IRQn])
     f44:	00040000 	andeq	r0, r4, r0
     f48:	9f5001f3 	svcls	0x005001f3
	...
{
     f54:	00000002 	andeq	r0, r0, r2
    if (NULL != IrqHandler[Int040_IRQn])
     f58:	00000728 	andeq	r0, r0, r8, lsr #14
     f5c:	0000073e 	andeq	r0, r0, lr, lsr r7
}
     f60:	9f300002 	svcls	0x00300002
     f64:	0000073e 	andeq	r0, r0, lr, lsr r7
{
     f68:	00000744 	andeq	r0, r0, r4, asr #14
    if (NULL != IrqHandler[Int041_IRQn])
     f6c:	00500001 	subseq	r0, r0, r1
	...
{
     f7c:	0c000000 	stceq	0, cr0, [r0], {-0}
    if (NULL != IrqHandler[Int042_IRQn])
     f80:	18000007 	stmdane	r0, {r0, r1, r2}
     f84:	01000007 	tsteq	r0, r7
}
     f88:	07185000 	ldreq	r5, [r8, -r0]
     f8c:	071e0000 	ldreq	r0, [lr, -r0]
{
     f90:	00040000 	andeq	r0, r4, r0
    if (NULL != IrqHandler[Int043_IRQn])
     f94:	9f5001f3 	svcls	0x005001f3
     f98:	0000071e 	andeq	r0, r0, lr, lsl r7
}
     f9c:	00000720 	andeq	r0, r0, r0, lsr #14
     fa0:	20500001 	subscs	r0, r0, r1
{
     fa4:	28000007 	stmdacs	r0, {r0, r1, r2}
    if (NULL != IrqHandler[Int044_IRQn])
     fa8:	04000007 	streq	r0, [r0], #-7
     fac:	5001f300 	andpl	pc, r1, r0, lsl #6
}
     fb0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     fb4:	00000000 	andeq	r0, r0, r0
{
     fb8:	00000200 	andeq	r0, r0, r0, lsl #4
    if (NULL != IrqHandler[Int045_IRQn])
     fbc:	00070c00 	andeq	r0, r7, r0, lsl #24
     fc0:	00072000 	andeq	r2, r7, r0
}
     fc4:	30000200 	andcc	r0, r0, r0, lsl #4
     fc8:	0007209f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
{
     fcc:	00072800 	andeq	r2, r7, r0, lsl #16
    if (NULL != IrqHandler[Int046_IRQn])
     fd0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
{
     fe0:	000006e8 	andeq	r0, r0, r8, ror #13
    if (NULL != IrqHandler[Int047_IRQn])
     fe4:	000006f4 	strdeq	r0, [r0], -r4
     fe8:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
}
     fec:	0c000006 	stceq	0, cr0, [r0], {6}
     ff0:	04000007 	streq	r0, [r0], #-7
{
     ff4:	5001f300 	andpl	pc, r1, r0, lsl #6
    if (NULL != IrqHandler[Int048_IRQn])
     ff8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ffc:	00000000 	andeq	r0, r0, r0
}
    1000:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    1004:	0c000006 	stceq	0, cr0, [r0], {6}
{
    1008:	01000007 	tsteq	r0, r7
    if (NULL != IrqHandler[Int049_IRQn])
    100c:	00005300 	andeq	r5, r0, r0, lsl #6
	...
}
    1018:	06c80000 	strbeq	r0, [r8], r0
{
    101c:	06d40000 	ldrbeq	r0, [r4], r0
    if (NULL != IrqHandler[Int050_IRQn])
    1020:	00010000 	andeq	r0, r1, r0
    1024:	0006d450 	andeq	sp, r6, r0, asr r4
}
    1028:	0006e800 	andeq	lr, r6, r0, lsl #16
    102c:	f3000400 	vshl.u8	d0, d0, d0
{
    1030:	009f5001 	addseq	r5, pc, r1
	...
}
    103c:	0006d000 	andeq	sp, r6, r0
    1040:	0006e800 	andeq	lr, r6, r0, lsl #16
{
    1044:	53000100 	movwpl	r0, #256	; 0x100
	...
{
    1058:	00000698 	muleq	r0, r8, r6
    if (NULL != IrqHandler[Int053_IRQn])
    105c:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    1060:	ba500001 	blt	140106c <__ram_ret_data_start+0x13fd7dc>
}
    1064:	bc000006 	stclt	0, cr0, [r0], {6}
    1068:	04000006 	streq	r0, [r0], #-6
{
    106c:	5001f300 	andpl	pc, r1, r0, lsl #6
    if (NULL != IrqHandler[Int054_IRQn])
    1070:	0006bc9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
    1074:	0006be00 	andeq	fp, r6, r0, lsl #28
}
    1078:	50000100 	andpl	r0, r0, r0, lsl #2
    107c:	000006be 			; <UNDEFINED> instruction: 0x000006be
{
    1080:	000006c8 	andeq	r0, r0, r8, asr #13
    if (NULL != IrqHandler[Int055_IRQn])
    1084:	00530001 	subseq	r0, r3, r1
	...
}
    1090:	a4000000 	strge	r0, [r0], #-0
{
    1094:	b2000006 	andlt	r0, r0, #6
    if (NULL != IrqHandler[Int056_IRQn])
    1098:	01000006 	tsteq	r0, r6
    109c:	06b25300 	ldrteq	r5, [r2], r0, lsl #6
}
    10a0:	06ba0000 	ldrteq	r0, [sl], r0
    10a4:	00090000 	andeq	r0, r9, r0
{
    10a8:	85889770 	strhi	r9, [r8, #1904]	; 0x770
    if (NULL != IrqHandler[Int057_IRQn])
    10ac:	24320180 	ldrtcs	r0, [r2], #-384	; 0xfffffe80
    10b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
}
    10b4:	00000000 	andeq	r0, r0, r0
    10b8:	00000300 	andeq	r0, r0, r0, lsl #6
{
    10bc:	00069800 	andeq	r9, r6, r0, lsl #16
    if (NULL != IrqHandler[Int058_IRQn])
    10c0:	0006be00 	andeq	fp, r6, r0, lsl #28
    10c4:	30000200 	andcc	r0, r0, r0, lsl #4
}
    10c8:	0006be9f 	muleq	r6, pc, lr	; <UNPREDICTABLE>
    10cc:	0006c800 	andeq	ip, r6, r0, lsl #16
{
    10d0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    if (NULL != IrqHandler[Int060_IRQn])
    10e8:	00000634 	andeq	r0, r0, r4, lsr r6
    10ec:	0000066e 	andeq	r0, r0, lr, ror #12
}
    10f0:	6e500001 	cdpvs	0, 5, cr0, cr0, cr1, {0}
    10f4:	74000006 	strvc	r0, [r0], #-6
{
    10f8:	04000006 	streq	r0, [r0], #-6
    if (NULL != IrqHandler[Int061_IRQn])
    10fc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1100:	0006749f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
}
    1104:	00068a00 	andeq	r8, r6, r0, lsl #20
    1108:	50000100 	andpl	r0, r0, r0, lsl #2
{
    110c:	0000068a 	andeq	r0, r0, sl, lsl #13
    if (NULL != IrqHandler[Int062_IRQn])
    1110:	0000068c 	andeq	r0, r0, ip, lsl #13
    1114:	01f30004 	mvnseq	r0, r4
}
    1118:	068c9f50 	pkhtbeq	r9, ip, r0, asr #30
    111c:	068e0000 	streq	r0, [lr], r0
{
    1120:	00010000 	andeq	r0, r1, r0
    if (NULL != IrqHandler[Int063_IRQn])
    1124:	00068e50 	andeq	r8, r6, r0, asr lr
    1128:	00069800 	andeq	r9, r6, r0, lsl #16
}
    112c:	f3000400 	vshl.u8	d0, d0, d0
    1130:	009f5001 	addseq	r5, pc, r1
	...
    if (NULL != IrqHandler[Int064_IRQn])
    113c:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
}
    1140:	6e000006 	cdpvs	0, 0, cr0, cr0, cr6, {0}
    1144:	01000006 	tsteq	r0, r6
{
    1148:	06745300 	ldrbteq	r5, [r4], -r0, lsl #6
    if (NULL != IrqHandler[Int065_IRQn])
    114c:	06840000 	streq	r0, [r4], r0
    1150:	00010000 	andeq	r0, r1, r0
}
    1154:	00000053 	andeq	r0, r0, r3, asr r0
    1158:	00000000 	andeq	r0, r0, r0
{
    115c:	00000200 	andeq	r0, r0, r0, lsl #4
    if (NULL != IrqHandler[Int066_IRQn])
    1160:	36000000 	strcc	r0, [r0], -r0
    1164:	6e000006 	cdpvs	0, 0, cr0, cr0, cr6, {0}
}
    1168:	02000006 	andeq	r0, r0, #6
    116c:	6e9f3000 	cdpvs	0, 9, cr3, cr15, cr0, {0}
{
    1170:	74000006 	strvc	r0, [r0], #-6
    if (NULL != IrqHandler[Int067_IRQn])
    1174:	01000006 	tsteq	r0, r6
    1178:	06745000 	ldrbteq	r5, [r4], -r0
}
    117c:	06980000 	ldreq	r0, [r8], r0
    1180:	00020000 	andeq	r0, r2, r0
{
    1184:	00009f30 	andeq	r9, r0, r0, lsr pc
    if (NULL != IrqHandler[Int068_IRQn])
    1188:	00000000 	andeq	r0, r0, r0
    118c:	00030000 	andeq	r0, r3, r0
	...
{
    1198:	06100000 	ldreq	r0, [r0], -r0
    if (NULL != IrqHandler[Int069_IRQn])
    119c:	06180000 	ldreq	r0, [r8], -r0
    11a0:	00020000 	andeq	r0, r2, r0
}
    11a4:	06189f30 	sasxeq	r9, r8, r0
    11a8:	061c0000 	ldreq	r0, [ip], -r0
{
    11ac:	00020000 	andeq	r0, r2, r0
    if (NULL != IrqHandler[Int070_IRQn])
    11b0:	061c9f31 	sasxeq	r9, ip, r1
    11b4:	06200000 	strteq	r0, [r0], -r0
}
    11b8:	00020000 	andeq	r0, r2, r0
    11bc:	06209f32 	qasxeq	r9, r0, r2
{
    11c0:	06240000 	strteq	r0, [r4], -r0
    if (NULL != IrqHandler[Int071_IRQn])
    11c4:	00020000 	andeq	r0, r2, r0
    11c8:	06249f33 	qasxeq	r9, r4, r3
}
    11cc:	06280000 	strteq	r0, [r8], -r0
    11d0:	00020000 	andeq	r0, r2, r0
{
    11d4:	06289f34 	qasxeq	r9, r8, r4
    if (NULL != IrqHandler[Int072_IRQn])
    11d8:	06340000 	ldrteq	r0, [r4], -r0
    11dc:	00020000 	andeq	r0, r2, r0
}
    11e0:	00009f35 	andeq	r9, r0, r5, lsr pc
    11e4:	00000000 	andeq	r0, r0, r0
{
    11e8:	00050000 	andeq	r0, r5, r0
	...
    if (NULL != IrqHandler[Int079_IRQn])
    1264:	00040000 	andeq	r0, r4, r0
    1268:	000c0000 	andeq	r0, ip, r0
}
    126c:	00020000 	andeq	r0, r2, r0
    1270:	000c9f30 	andeq	r9, ip, r0, lsr pc
{
    1274:	00100000 	andseq	r0, r0, r0
    if (NULL != IrqHandler[Int080_IRQn])
    1278:	00020000 	andeq	r0, r2, r0
    127c:	00109f31 	andseq	r9, r0, r1, lsr pc
}
    1280:	00140000 	andseq	r0, r4, r0
    1284:	00020000 	andeq	r0, r2, r0
{
    1288:	00149f32 	andseq	r9, r4, r2, lsr pc
    if (NULL != IrqHandler[Int081_IRQn])
    128c:	00180000 	andseq	r0, r8, r0
    1290:	00020000 	andeq	r0, r2, r0
}
    1294:	00189f33 	andseq	r9, r8, r3, lsr pc
    1298:	001c0000 	andseq	r0, ip, r0
{
    129c:	00020000 	andeq	r0, r2, r0
    if (NULL != IrqHandler[Int082_IRQn])
    12a0:	001c9f34 	andseq	r9, ip, r4, lsr pc
    12a4:	00220000 	eoreq	r0, r2, r0
}
    12a8:	00020000 	andeq	r0, r2, r0
    12ac:	00229f35 	eoreq	r9, r2, r5, lsr pc
{
    12b0:	003a0000 	eorseq	r0, sl, r0
    if (NULL != IrqHandler[Int083_IRQn])
    12b4:	00040000 	andeq	r0, r4, r0
    12b8:	9f7f8072 	svcls	0x007f8072
}
    12bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    12c0:	0000003c 	andeq	r0, r0, ip, lsr r0
{
    12c4:	81720004 	cmnhi	r2, r4
    if (NULL != IrqHandler[Int084_IRQn])
    12c8:	005e9f7f 	subseq	r9, lr, pc, ror pc
    12cc:	00800000 	addeq	r0, r0, r0
}
    12d0:	00010000 	andeq	r0, r1, r0
    12d4:	00008051 	andeq	r8, r0, r1, asr r0
{
    12d8:	00009800 	andeq	r9, r0, r0, lsl #16
    if (NULL != IrqHandler[Int085_IRQn])
    12dc:	52000100 	andpl	r0, r0, #0, 2
    12e0:	00000098 	muleq	r0, r8, r0
}
    12e4:	000000b2 	strheq	r0, [r0], -r2
    12e8:	b2510001 	subslt	r0, r1, #1
{
    12ec:	ca000000 	bgt	12f4 <IRQ086_Handler+0x8>
    if (NULL != IrqHandler[Int086_IRQn])
    12f0:	01000000 	mrseq	r0, (UNDEF: 0)
    12f4:	00ca5200 	sbceq	r5, sl, r0, lsl #4
}
    12f8:	00e20000 	rsceq	r0, r2, r0
    12fc:	00010000 	andeq	r0, r1, r0
{
    1300:	0000e251 	andeq	lr, r0, r1, asr r2
    if (NULL != IrqHandler[Int087_IRQn])
    1304:	0000fa00 	andeq	pc, r0, r0, lsl #20
    1308:	52000100 	andpl	r0, r0, #0, 2
}
    130c:	000000fa 	strdeq	r0, [r0], -sl
    1310:	00000128 	andeq	r0, r0, r8, lsr #2
{
    1314:	28510001 	ldmdacs	r1, {r0}^
    if (NULL != IrqHandler[Int088_IRQn])
    1318:	2a000001 	bcs	1324 <IRQ088_Handler+0x10>
    131c:	03000001 	movweq	r0, #1
}
    1320:	9f017200 	svcls	0x00017200
    1324:	00000134 	andeq	r0, r0, r4, lsr r1
{
    1328:	000001ac 	andeq	r0, r0, ip, lsr #3
    if (NULL != IrqHandler[Int089_IRQn])
    132c:	ac510001 	mrrcge	0, 0, r0, r1, cr1
    1330:	c4000001 	strgt	r0, [r0], #-1
}
    1334:	01000001 	tsteq	r0, r1
    1338:	01c45200 	biceq	r5, r4, r0, lsl #4
{
    133c:	01e40000 	mvneq	r0, r0
    if (NULL != IrqHandler[Int090_IRQn])
    1340:	00010000 	andeq	r0, r1, r0
    1344:	0001e451 	andeq	lr, r1, r1, asr r4
}
    1348:	0001fc00 	andeq	pc, r1, r0, lsl #24
    134c:	52000100 	andpl	r0, r0, #0, 2
{
    1350:	000001fc 	strdeq	r0, [r0], -ip
    if (NULL != IrqHandler[Int091_IRQn])
    1354:	00000216 	andeq	r0, r0, r6, lsl r2
    1358:	16510001 	ldrbne	r0, [r1], -r1
}
    135c:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
    1360:	01000002 	tsteq	r0, r2
{
    1364:	022e5200 	eoreq	r5, lr, #0, 4
    if (NULL != IrqHandler[Int092_IRQn])
    1368:	02480000 	subeq	r0, r8, #0
    136c:	00010000 	andeq	r0, r1, r0
}
    1370:	00024851 	andeq	r4, r2, r1, asr r8
    1374:	00026000 	andeq	r6, r2, r0
{
    1378:	52000100 	andpl	r0, r0, #0, 2
    if (NULL != IrqHandler[Int093_IRQn])
    137c:	00000260 	andeq	r0, r0, r0, ror #4
    1380:	00000270 	andeq	r0, r0, r0, ror r2
}
    1384:	70510001 	subsvc	r0, r1, r1
    1388:	88000002 	stmdahi	r0, {r1}
{
    138c:	01000002 	tsteq	r0, r2
    if (NULL != IrqHandler[Int094_IRQn])
    1390:	02885200 	addeq	r5, r8, #0, 4
    1394:	029a0000 	addseq	r0, sl, #0
}
    1398:	00010000 	andeq	r0, r1, r0
    139c:	00029a51 	andeq	r9, r2, r1, asr sl
{
    13a0:	0002b200 	andeq	fp, r2, r0, lsl #4
    if (NULL != IrqHandler[Int095_IRQn])
    13a4:	52000100 	andpl	r0, r0, #0, 2
    13a8:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
}
    13ac:	000002c4 	andeq	r0, r0, r4, asr #5
    13b0:	c4510001 	ldrbgt	r0, [r1], #-1
{
    13b4:	dc000002 	stcle	0, cr0, [r0], {2}
    if (NULL != IrqHandler[Int096_IRQn])
    13b8:	01000002 	tsteq	r0, r2
    13bc:	02dc5200 	sbcseq	r5, ip, #0, 4
}
    13c0:	02ec0000 	rsceq	r0, ip, #0
    13c4:	00010000 	andeq	r0, r1, r0
{
    13c8:	0002ec51 	andeq	lr, r2, r1, asr ip
    if (NULL != IrqHandler[Int097_IRQn])
    13cc:	00030400 	andeq	r0, r3, r0, lsl #8
    13d0:	52000100 	andpl	r0, r0, #0, 2
}
    13d4:	00000304 	andeq	r0, r0, r4, lsl #6
    13d8:	00000316 	andeq	r0, r0, r6, lsl r3
{
    13dc:	16510001 	ldrbne	r0, [r1], -r1
    if (NULL != IrqHandler[Int098_IRQn])
    13e0:	7c000003 	stcvc	0, cr0, [r0], {3}
    13e4:	01000003 	tsteq	r0, r3
}
    13e8:	037c5200 	cmneq	ip, #0, 4
    13ec:	038e0000 	orreq	r0, lr, #0
{
    13f0:	00010000 	andeq	r0, r1, r0
    if (NULL != IrqHandler[Int099_IRQn])
    13f4:	00038e51 	andeq	r8, r3, r1, asr lr
    13f8:	0003a600 	andeq	sl, r3, r0, lsl #12
}
    13fc:	52000100 	andpl	r0, r0, #0, 2
    1400:	000003a6 	andeq	r0, r0, r6, lsr #7
{
    1404:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    if (NULL != IrqHandler[Int100_IRQn])
    1408:	b6510001 	ldrblt	r0, [r1], -r1
    140c:	ce000003 	cdpgt	0, 0, cr0, cr0, cr3, {0}
}
    1410:	01000003 	tsteq	r0, r3
    1414:	03ce5200 	biceq	r5, lr, #0, 4
{
    1418:	03e00000 	mvneq	r0, #0
    if (NULL != IrqHandler[Int101_IRQn])
    141c:	00010000 	andeq	r0, r1, r0
    1420:	0003e051 	andeq	lr, r3, r1, asr r0
}
    1424:	0003f800 	andeq	pc, r3, r0, lsl #16
    1428:	52000100 	andpl	r0, r0, #0, 2
{
    142c:	000003f8 	strdeq	r0, [r0], -r8
    if (NULL != IrqHandler[Int102_IRQn])
    1430:	0000040a 	andeq	r0, r0, sl, lsl #8
    1434:	0a510001 	beq	1441440 <__ram_ret_data_start+0x143dbb0>
}
    1438:	22000004 	andcs	r0, r0, #4
    143c:	01000004 	tsteq	r0, r4
{
    1440:	04225200 	strteq	r5, [r2], #-512	; 0xfffffe00
    if (NULL != IrqHandler[Int103_IRQn])
    1444:	04340000 	ldrteq	r0, [r4], #-0
    1448:	00010000 	andeq	r0, r1, r0
}
    144c:	00043451 	andeq	r3, r4, r1, asr r4
    1450:	00044c00 	andeq	r4, r4, r0, lsl #24
{
    1454:	52000100 	andpl	r0, r0, #0, 2
    if (NULL != IrqHandler[Int104_IRQn])
    1458:	0000044c 	andeq	r0, r0, ip, asr #8
    145c:	0000045e 	andeq	r0, r0, lr, asr r4
}
    1460:	5e510001 	cdppl	0, 5, cr0, cr1, cr1, {0}
    1464:	76000004 	strvc	r0, [r0], -r4
{
    1468:	01000004 	tsteq	r0, r4
    if (NULL != IrqHandler[Int105_IRQn])
    146c:	04765200 	ldrbteq	r5, [r6], #-512	; 0xfffffe00
    1470:	04880000 	streq	r0, [r8], #0
}
    1474:	00010000 	andeq	r0, r1, r0
    1478:	00048851 	andeq	r8, r4, r1, asr r8
{
    147c:	0004a000 	andeq	sl, r4, r0
    if (NULL != IrqHandler[Int106_IRQn])
    1480:	52000100 	andpl	r0, r0, #0, 2
    1484:	000004a0 	andeq	r0, r0, r0, lsr #9
}
    1488:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    148c:	b2510001 	subslt	r0, r1, #1
{
    1490:	ca000004 	bgt	14a8 <IRQ108_Handler+0x4>
    if (NULL != IrqHandler[Int107_IRQn])
    1494:	01000004 	tsteq	r0, r4
    1498:	04ca5200 	strbeq	r5, [sl], #512	; 0x200
}
    149c:	04dc0000 	ldrbeq	r0, [ip], #0
    14a0:	00010000 	andeq	r0, r1, r0
{
    14a4:	0004dc51 	andeq	sp, r4, r1, asr ip
    if (NULL != IrqHandler[Int108_IRQn])
    14a8:	0004f400 	andeq	pc, r4, r0, lsl #8
    14ac:	52000100 	andpl	r0, r0, #0, 2
}
    14b0:	000004f4 	strdeq	r0, [r0], -r4
    14b4:	00000506 	andeq	r0, r0, r6, lsl #10
{
    14b8:	06510001 	ldrbeq	r0, [r1], -r1
    if (NULL != IrqHandler[Int109_IRQn])
    14bc:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    14c0:	01000005 	tsteq	r0, r5
}
    14c4:	051e5200 	ldreq	r5, [lr, #-512]	; 0xfffffe00
    14c8:	05300000 	ldreq	r0, [r0, #-0]!
{
    14cc:	00010000 	andeq	r0, r1, r0
    if (NULL != IrqHandler[Int110_IRQn])
    14d0:	00053051 	andeq	r3, r5, r1, asr r0
    14d4:	00054800 	andeq	r4, r5, r0, lsl #16
}
    14d8:	52000100 	andpl	r0, r0, #0, 2
    14dc:	00000548 	andeq	r0, r0, r8, asr #10
{
    14e0:	0000055a 	andeq	r0, r0, sl, asr r5
    if (NULL != IrqHandler[Int111_IRQn])
    14e4:	5a510001 	bpl	14414f0 <__ram_ret_data_start+0x143dc60>
    14e8:	72000005 	andvc	r0, r0, #5
}
    14ec:	01000005 	tsteq	r0, r5
    14f0:	05725200 	ldrbeq	r5, [r2, #-512]!	; 0xfffffe00
{
    14f4:	05840000 	streq	r0, [r4]
    if (NULL != IrqHandler[Int112_IRQn])
    14f8:	00010000 	andeq	r0, r1, r0
    14fc:	00058451 	andeq	r8, r5, r1, asr r4
}
    1500:	00059c00 	andeq	r9, r5, r0, lsl #24
    1504:	52000100 	andpl	r0, r0, #0, 2
{
    1508:	000005a2 	andeq	r0, r0, r2, lsr #11
    if (NULL != IrqHandler[Int113_IRQn])
    150c:	000005cc 	andeq	r0, r0, ip, asr #11
    1510:	cc510001 	mrrcgt	0, 0, r0, r1, cr1
}
    1514:	10000005 	andne	r0, r0, r5
    1518:	01000006 	tsteq	r0, r6
{
    151c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    if (NULL != IrqHandler[Int122_IRQn])
    15c4:	005e0000 	subseq	r0, lr, r0
}
    15c8:	007e0000 	rsbseq	r0, lr, r0
    15cc:	00010000 	andeq	r0, r1, r0
{
    15d0:	00007e5a 	andeq	r7, r0, sl, asr lr
    if (NULL != IrqHandler[Int123_IRQn])
    15d4:	00008000 	andeq	r8, r0, r0
    15d8:	71000800 	tstvc	r0, r0, lsl #16
}
    15dc:	22007000 	andcs	r7, r0, #0
    15e0:	809f2432 	addshi	r2, pc, r2, lsr r4	; <UNPREDICTABLE>
{
    15e4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    if (NULL != IrqHandler[Int124_IRQn])
    15e8:	0b000000 	bleq	15f0 <IRQ124_Handler+0xc>
    15ec:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
}
    15f0:	00701aff 	ldrshteq	r1, [r0], #-175	; 0xffffff51
    15f4:	9f243222 	svcls	0x00243222
{
    15f8:	00000098 	muleq	r0, r8, r0
    if (NULL != IrqHandler[Int125_IRQn])
    15fc:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1600:	b05a0001 	subslt	r0, sl, r1
}
    1604:	b2000000 	andlt	r0, r0, #0
    1608:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
{
    160c:	70007100 	andvc	r7, r0, r0, lsl #2
    if (NULL != IrqHandler[Int126_IRQn])
    1610:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
    1614:	0000b29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
}
    1618:	0000ca00 	andeq	ip, r0, r0, lsl #20
    161c:	72000b00 	andvc	r0, r0, #0, 22
{
    1620:	1aff0800 	bne	fffc3628 <__data_end_ram_ret__+0xdfed3628>
    if (NULL != IrqHandler[Int127_IRQn])
    1624:	32220070 	eorcc	r0, r2, #112	; 0x70
    1628:	00ca9f24 	sbceq	r9, sl, r4, lsr #30
}
    162c:	00e00000 	rsceq	r0, r0, r0
    1630:	00010000 	andeq	r0, r1, r0
{
    1634:	0000e05a 	andeq	lr, r0, sl, asr r0
    uint32_t VSSEL128 = M4_INTC->VSSEL128;
    1638:	0000e200 	andeq	lr, r0, r0, lsl #4
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    163c:	71000800 	tstvc	r0, r0, lsl #16
    1640:	22007000 	andcs	r7, r0, #0
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    1644:	e29f2432 	adds	r2, pc, #838860800	; 0x32000000
    1648:	fa000000 	blx	1650 <IRQ128_Handler+0x1c>
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    164c:	0b000000 	bleq	1654 <IRQ128_Handler+0x20>
    1650:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    1654:	00701aff 	ldrshteq	r1, [r0], #-175	; 0xffffff51
    1658:	9f243222 	svcls	0x00243222
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    165c:	000000fa 	strdeq	r0, [r0], -sl
    1660:	00000112 	andeq	r0, r0, r2, lsl r1
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    1664:	125a0001 	subsne	r0, sl, #1
    1668:	28000001 	stmdacs	r0, {r0}
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    166c:	08000001 	stmdaeq	r0, {r0}
    1670:	70007100 	andvc	r7, r0, r0, lsl #2
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1674:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
    1678:	0001289f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    167c:	00012a00 	andeq	r2, r1, r0, lsl #20
    1680:	72000b00 	andvc	r0, r0, #0, 22
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    1684:	1aff0800 	bne	fffc368c <__data_end_ram_ret__+0xdfed368c>
    1688:	32220070 	eorcc	r0, r2, #112	; 0x70
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    168c:	013c9f24 	teqeq	ip, r4, lsr #30
    1690:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1694:	00010000 	andeq	r0, r1, r0
    1698:	0001aa5a 	andeq	sl, r1, sl, asr sl
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    169c:	0001ac00 	andeq	sl, r1, r0, lsl #24
    16a0:	71000800 	tstvc	r0, r0, lsl #16
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    16a4:	22007000 	andcs	r7, r0, #0
    16a8:	ac9f2432 	cfldrsge	mvf2, [pc], {50}	; 0x32
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    16ac:	c4000001 	strgt	r0, [r0], #-1
    16b0:	0b000001 	bleq	16bc <IRQ128_Handler+0x88>
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    16b4:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    16b8:	00701aff 	ldrshteq	r1, [r0], #-175	; 0xffffff51
}
    16bc:	9f243222 	svcls	0x00243222
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    16c0:	000001c4 	andeq	r0, r0, r4, asr #3
        Extint00_IrqHandler();
    16c4:	000001e2 	andeq	r0, r0, r2, ror #3
    16c8:	e25a0001 	subs	r0, sl, #1
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    16cc:	e4000001 	str	r0, [r0], #-1
        Extint01_IrqHandler();
    16d0:	08000001 	stmdaeq	r0, {r0}
    16d4:	70007100 	andvc	r7, r0, r0, lsl #2
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    16d8:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
        Extint02_IrqHandler();
    16dc:	0001e49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    16e0:	0001fc00 	andeq	pc, r1, r0, lsl #24
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    16e4:	72000b00 	andvc	r0, r0, #0, 22
        Extint03_IrqHandler();
    16e8:	1aff0800 	bne	fffc36f0 <__data_end_ram_ret__+0xdfed36f0>
    16ec:	32220070 	eorcc	r0, r2, #112	; 0x70
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    16f0:	01fc9f24 	mvnseq	r9, r4, lsr #30
        Extint04_IrqHandler();
    16f4:	02140000 	andseq	r0, r4, #0
    16f8:	00010000 	andeq	r0, r1, r0
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    16fc:	0002145a 	andeq	r1, r2, sl, asr r4
        Extint05_IrqHandler();
    1700:	00021600 	andeq	r1, r2, r0, lsl #12
    1704:	71000800 	tstvc	r0, r0, lsl #16
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    1708:	22007000 	andcs	r7, r0, #0
        Extint06_IrqHandler();
    170c:	169f2432 			; <UNDEFINED> instruction: 0x169f2432
    1710:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1714:	0b000002 	bleq	1724 <IRQ128_Handler+0xf0>
        Extint07_IrqHandler();
    1718:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    171c:	00701aff 	ldrshteq	r1, [r0], #-175	; 0xffffff51
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    1720:	9f243222 	svcls	0x00243222
        Extint08_IrqHandler();
    1724:	0000022e 	andeq	r0, r0, lr, lsr #4
    1728:	00000246 	andeq	r0, r0, r6, asr #4
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    172c:	465a0001 	ldrbmi	r0, [sl], -r1
        Extint09_IrqHandler();
    1730:	48000002 	stmdami	r0, {r1}
    1734:	08000002 	stmdaeq	r0, {r1}
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    1738:	70007100 	andvc	r7, r0, r0, lsl #2
        Extint10_IrqHandler();
    173c:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
    1740:	0002489f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1744:	00026000 	andeq	r6, r2, r0
        Extint11_IrqHandler();
    1748:	72000b00 	andvc	r0, r0, #0, 22
    174c:	1aff0800 	bne	fffc3754 <__data_end_ram_ret__+0xdfed3754>
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    1750:	32220070 	eorcc	r0, r2, #112	; 0x70
        Extint12_IrqHandler();
    1754:	02609f24 	rsbeq	r9, r0, #36, 30	; 0x90
    1758:	02700000 	rsbseq	r0, r0, #0
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    175c:	00080000 	andeq	r0, r8, r0
        Extint13_IrqHandler();
    1760:	00700071 	rsbseq	r0, r0, r1, ror r0
    1764:	9f243222 	svcls	0x00243222
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    1768:	00000270 	andeq	r0, r0, r0, ror r2
        Extint14_IrqHandler();
    176c:	00000288 	andeq	r0, r0, r8, lsl #5
    1770:	0072000b 	rsbseq	r0, r2, fp
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    1774:	701aff08 	andsvc	pc, sl, r8, lsl #30
        Extint15_IrqHandler();
    1778:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
}
    177c:	0002889f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    1780:	00029800 	andeq	r9, r2, r0, lsl #16
    1784:	5a000100 	bpl	1b8c <IRQ130_Handler+0x4a>
    1788:	00000298 	muleq	r0, r8, r2
    178c:	0000029a 	muleq	r0, sl, r2
    1790:	00710008 	rsbseq	r0, r1, r8
    1794:	32220070 	eorcc	r0, r2, #112	; 0x70
    1798:	029a9f24 	addseq	r9, sl, #36, 30	; 0x90
    179c:	02b20000 	adcseq	r0, r2, #0
    17a0:	000b0000 	andeq	r0, fp, r0
    17a4:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    17a8:	2200701a 	andcs	r7, r0, #26
    17ac:	b29f2432 	addslt	r2, pc, #838860800	; 0x32000000
    17b0:	c2000002 	andgt	r0, r0, #2
    17b4:	01000002 	tsteq	r0, r2
    17b8:	02c25a00 	sbceq	r5, r2, #0, 20
    17bc:	02c40000 	sbceq	r0, r4, #0
    17c0:	00080000 	andeq	r0, r8, r0
{
    17c4:	00700071 	rsbseq	r0, r0, r1, ror r0
    uint32_t VSSEL129 =M4_INTC->VSSEL129;
    17c8:	9f243222 	svcls	0x00243222
    if (Reset == bM4_DMA1_INTMASK1_MSKTC0)
    17cc:	000002c4 	andeq	r0, r0, r4, asr #5
    17d0:	000002dc 	ldrdeq	r0, [r0], -ip
    17d4:	0072000b 	rsbseq	r0, r2, fp
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    17d8:	701aff08 	andsvc	pc, sl, r8, lsl #30
    17dc:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
    17e0:	0002dc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    if (Reset == bM4_DMA1_INTMASK1_MSKTC1)
    17e4:	0002ea00 	andeq	lr, r2, r0, lsl #20
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    17e8:	5a000100 	bpl	1bf0 <IRQ130_Handler+0xae>
    17ec:	000002ea 	andeq	r0, r0, sl, ror #5
    17f0:	000002ec 	andeq	r0, r0, ip, ror #5
    if (Reset == bM4_DMA1_INTMASK1_MSKTC2)
    17f4:	00710008 	rsbseq	r0, r1, r8
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    17f8:	32220070 	eorcc	r0, r2, #112	; 0x70
    17fc:	02ec9f24 	rsceq	r9, ip, #36, 30	; 0x90
    1800:	03040000 	movweq	r0, #16384	; 0x4000
    if (Reset == bM4_DMA1_INTMASK1_MSKTC3)
    1804:	000b0000 	andeq	r0, fp, r0
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    1808:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    180c:	2200701a 	andcs	r7, r0, #26
    1810:	049f2432 	ldreq	r2, [pc], #1074	; 1818 <IRQ129_Handler+0x54>
    if (Reset == bM4_DMA2_INTMASK1_MSKTC0)
    1814:	14000003 	strne	r0, [r0], #-3
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    1818:	01000003 	tsteq	r0, r3
    181c:	03145a00 	tsteq	r4, #0, 20
    1820:	03160000 	tsteq	r6, #0
    if (Reset == bM4_DMA2_INTMASK1_MSKTC1)
    1824:	00080000 	andeq	r0, r8, r0
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    1828:	00700071 	rsbseq	r0, r0, r1, ror r0
    182c:	9f243222 	svcls	0x00243222
    1830:	00000316 	andeq	r0, r0, r6, lsl r3
    if (Reset == bM4_DMA2_INTMASK1_MSKTC2)
    1834:	0000037c 	andeq	r0, r0, ip, ror r3
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    1838:	0072000b 	rsbseq	r0, r2, fp
    183c:	701aff08 	andsvc	pc, sl, r8, lsl #30
    1840:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
    if (Reset == bM4_DMA2_INTMASK1_MSKTC3)
    1844:	00037c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    1848:	00038e00 	andeq	r8, r3, r0, lsl #28
    184c:	71000800 	tstvc	r0, r0, lsl #16
    1850:	22007000 	andcs	r7, r0, #0
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC0)
    1854:	8e9f2432 	mrchi	4, 4, r2, cr15, cr2, {1}
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    1858:	a6000003 	strge	r0, [r0], -r3
    185c:	0b000003 	bleq	1870 <IRQ129_Handler+0xac>
    1860:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC1)
    1864:	00701aff 	ldrshteq	r1, [r0], #-175	; 0xffffff51
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    1868:	9f243222 	svcls	0x00243222
    186c:	000003a6 	andeq	r0, r0, r6, lsr #7
    1870:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC2)
    1874:	00710008 	rsbseq	r0, r1, r8
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1878:	32220070 	eorcc	r0, r2, #112	; 0x70
    187c:	03b69f24 			; <UNDEFINED> instruction: 0x03b69f24
    1880:	03ce0000 	biceq	r0, lr, #0
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC3)
    1884:	000b0000 	andeq	r0, fp, r0
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1888:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    188c:	2200701a 	andcs	r7, r0, #26
    1890:	ce9f2432 	mrcgt	4, 4, r2, cr15, cr2, {1}
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC0)
    1894:	de000003 	cdple	0, 0, cr0, cr0, cr3, {0}
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1898:	01000003 	tsteq	r0, r3
    189c:	03de5a00 	bicseq	r5, lr, #0, 20
    18a0:	03e00000 	mvneq	r0, #0
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC1)
    18a4:	00080000 	andeq	r0, r8, r0
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    18a8:	00700071 	rsbseq	r0, r0, r1, ror r0
    18ac:	9f243222 	svcls	0x00243222
    18b0:	000003e0 	andeq	r0, r0, r0, ror #7
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC2)
    18b4:	000003f8 	strdeq	r0, [r0], -r8
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    18b8:	0072000b 	rsbseq	r0, r2, fp
    18bc:	701aff08 	andsvc	pc, sl, r8, lsl #30
    18c0:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC3)
    18c4:	0003f89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    18c8:	00040800 	andeq	r0, r4, r0, lsl #16
    18cc:	5a000100 	bpl	1cd4 <IRQ131_Handler+0x9c>
    18d0:	00000408 	andeq	r0, r0, r8, lsl #8
    u32Tmp1 = M4_DMA1->INTSTAT0;
    18d4:	0000040a 	andeq	r0, r0, sl, lsl #8
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_16))
    18d8:	00710008 	rsbseq	r0, r1, r8
    18dc:	32220070 	eorcc	r0, r2, #112	; 0x70
    18e0:	040a9f24 	streq	r9, [sl], #-3876	; 0xfffff0dc
    u32Tmp1 = M4_DMA2->INTSTAT0;
    18e4:	04220000 	strteq	r0, [r2], #-0
    u32Tmp2 = M4_DMA2->INTMASK0;
    18e8:	000b0000 	andeq	r0, fp, r0
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_17))
    18ec:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    18f0:	2200701a 	andcs	r7, r0, #26
    18f4:	229f2432 	addscs	r2, pc, #838860800	; 0x32000000
    if ((M4_EFM->FSR & 0x0Fu) && (VSSEL129 & BIT_MASK_18))
    18f8:	32000004 	andcc	r0, r0, #4
    18fc:	01000004 	tsteq	r0, r4
    1900:	04325a00 	ldrteq	r5, [r2], #-2560	; 0xfffff600
    1904:	04340000 	ldrteq	r0, [r4], #-0
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1908:	00080000 	andeq	r0, r8, r0
    190c:	00700071 	rsbseq	r0, r0, r1, ror r0
    1910:	9f243222 	svcls	0x00243222
    if ((Set == bM4_EFM_FSR_OPTEND) && (VSSEL129 & BIT_MASK_20))
    1914:	00000434 	andeq	r0, r0, r4, lsr r4
    1918:	0000044c 	andeq	r0, r0, ip, asr #8
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    191c:	0072000b 	rsbseq	r0, r2, fp
    1920:	701aff08 	andsvc	pc, sl, r8, lsl #30
    1924:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
    1928:	00044c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    u32Tmp1 = M4_DCU1->INTSEL;
    192c:	00045c00 	andeq	r5, r4, r0, lsl #24
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_23))
    1930:	5a000100 	bpl	1d38 <IRQ131_Handler+0x100>
    1934:	0000045c 	andeq	r0, r0, ip, asr r4
    1938:	0000045e 	andeq	r0, r0, lr, asr r4
    u32Tmp1 = M4_DCU2->INTSEL;
    193c:	00710008 	rsbseq	r0, r1, r8
    u32Tmp2 = M4_DCU2->FLAG;
    1940:	32220070 	eorcc	r0, r2, #112	; 0x70
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_24))
    1944:	045e9f24 	ldrbeq	r9, [lr], #-3876	; 0xfffff0dc
    1948:	04760000 	ldrbteq	r0, [r6], #-0
    194c:	000b0000 	andeq	r0, fp, r0
    u32Tmp1 = M4_DCU3->INTSEL;
    1950:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_25))
    1954:	2200701a 	andcs	r7, r0, #26
    1958:	769f2432 			; <UNDEFINED> instruction: 0x769f2432
    195c:	86000004 	strhi	r0, [r0], -r4
    u32Tmp1 = M4_DCU4->INTSEL;
    1960:	01000004 	tsteq	r0, r4
    u32Tmp2 = M4_DCU4->FLAG;
    1964:	04865a00 	streq	r5, [r6], #2560	; 0xa00
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_26))
    1968:	04880000 	streq	r0, [r8], #0
    196c:	00080000 	andeq	r0, r8, r0
    1970:	00700071 	rsbseq	r0, r0, r1, ror r0
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    1974:	9f243222 	svcls	0x00243222
    1978:	00000488 	andeq	r0, r0, r8, lsl #9
            Dma1Tc0_IrqHandler();
    197c:	000004a0 	andeq	r0, r0, r0, lsr #9
    1980:	0072000b 	rsbseq	r0, r2, fp
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    1984:	701aff08 	andsvc	pc, sl, r8, lsl #30
    1988:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
            Dma1Tc1_IrqHandler();
    198c:	0004a09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    1990:	0004b000 	andeq	fp, r4, r0
    1994:	5a000100 	bpl	1d9c <IRQ131_Handler+0x164>
            Dma1Tc2_IrqHandler();
    1998:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    199c:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    19a0:	00710008 	rsbseq	r0, r1, r8
    19a4:	32220070 	eorcc	r0, r2, #112	; 0x70
            Dma1Tc3_IrqHandler();
    19a8:	04b29f24 	ldrteq	r9, [r2], #3876	; 0xf24
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    19ac:	04ca0000 	strbeq	r0, [sl], #0
    19b0:	000b0000 	andeq	r0, fp, r0
            Dma2Tc0_IrqHandler();
    19b4:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    19b8:	2200701a 	andcs	r7, r0, #26
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    19bc:	ca9f2432 	bgt	fe7caa8c <__data_end_ram_ret__+0xde6daa8c>
    19c0:	da000004 	ble	19d8 <IRQ129_Handler+0x214>
            Dma2Tc1_IrqHandler();
    19c4:	01000004 	tsteq	r0, r4
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    19c8:	04da5a00 	ldrbeq	r5, [sl], #2560	; 0xa00
    19cc:	04dc0000 	ldrbeq	r0, [ip], #0
            Dma2Tc2_IrqHandler();
    19d0:	00080000 	andeq	r0, r8, r0
    19d4:	00700071 	rsbseq	r0, r0, r1, ror r0
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    19d8:	9f243222 	svcls	0x00243222
    19dc:	000004dc 	ldrdeq	r0, [r0], -ip
            Dma2Tc3_IrqHandler();
    19e0:	000004f4 	strdeq	r0, [r0], -r4
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    19e4:	0072000b 	rsbseq	r0, r2, fp
    19e8:	701aff08 	andsvc	pc, sl, r8, lsl #30
            Dma1Btc0_IrqHandler();
    19ec:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
    19f0:	0004f49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    19f4:	00050400 	andeq	r0, r5, r0, lsl #8
    19f8:	5a000100 	bpl	1e00 <IRQ131_Handler+0x1c8>
            Dma1Btc1_IrqHandler();
    19fc:	00000504 	andeq	r0, r0, r4, lsl #10
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1a00:	00000506 	andeq	r0, r0, r6, lsl #10
    1a04:	00710008 	rsbseq	r0, r1, r8
            Dma1Btc2_IrqHandler();
    1a08:	32220070 	eorcc	r0, r2, #112	; 0x70
    1a0c:	05069f24 	streq	r9, [r6, #-3876]	; 0xfffff0dc
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1a10:	051e0000 	ldreq	r0, [lr, #-0]
    1a14:	000b0000 	andeq	r0, fp, r0
            Dma1Btc3_IrqHandler();
    1a18:	ff080072 			; <UNDEFINED> instruction: 0xff080072
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1a1c:	2200701a 	andcs	r7, r0, #26
    1a20:	1e9f2432 	mrcne	4, 4, r2, cr15, cr2, {1}
            Dma2Btc0_IrqHandler();
    1a24:	2e000005 	cdpcs	0, 0, cr0, cr0, cr5, {0}
    1a28:	01000005 	tsteq	r0, r5
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    1a2c:	052e5a00 	streq	r5, [lr, #-2560]!	; 0xfffff600
    1a30:	05300000 	ldreq	r0, [r0, #-0]!
            Dma2Btc1_IrqHandler();
    1a34:	00080000 	andeq	r0, r8, r0
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    1a38:	00700071 	rsbseq	r0, r0, r1, ror r0
    1a3c:	9f243222 	svcls	0x00243222
            Dma2Btc2_IrqHandler();
    1a40:	00000530 	andeq	r0, r0, r0, lsr r5
    1a44:	00000548 	andeq	r0, r0, r8, asr #10
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    1a48:	0072000b 	rsbseq	r0, r2, fp
    1a4c:	701aff08 	andsvc	pc, sl, r8, lsl #30
            Dma2Btc3_IrqHandler();
    1a50:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
        Dma1Err_IrqHandler();
    1a54:	0005489f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    1a58:	00055800 	andeq	r5, r5, r0, lsl #16
        Dma2Err_IrqHandler();
    1a5c:	5a000100 	bpl	1e64 <IRQ131_Handler+0x22c>
        EfmPgmEraseErr_IrqHandler();
    1a60:	00000558 	andeq	r0, r0, r8, asr r5
    1a64:	0000055a 	andeq	r0, r0, sl, asr r5
    1a68:	00710008 	rsbseq	r0, r1, r8
    1a6c:	32220070 	eorcc	r0, r2, #112	; 0x70
    1a70:	055a9f24 	ldrbeq	r9, [sl, #-3876]	; 0xfffff0dc
    1a74:	05720000 	ldrbeq	r0, [r2, #-0]!
    1a78:	000b0000 	andeq	r0, fp, r0
    1a7c:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    1a80:	2200701a 	andcs	r7, r0, #26
    1a84:	729f2432 	addsvc	r2, pc, #838860800	; 0x32000000
    1a88:	82000005 	andhi	r0, r0, #5
    1a8c:	01000005 	tsteq	r0, r5
    1a90:	05825a00 	streq	r5, [r2, #2560]	; 0xa00
    1a94:	05840000 	streq	r0, [r4]
    1a98:	00080000 	andeq	r0, r8, r0
    1a9c:	00700071 	rsbseq	r0, r0, r1, ror r0
    1aa0:	9f243222 	svcls	0x00243222
    1aa4:	00000584 	andeq	r0, r0, r4, lsl #11
    1aa8:	0000059c 	muleq	r0, ip, r5
    1aac:	0072000b 	rsbseq	r0, r2, fp
    1ab0:	701aff08 	andsvc	pc, sl, r8, lsl #30
    1ab4:	24322200 	ldrtcs	r2, [r2], #-512	; 0xfffffe00
    1ab8:	0005a29f 	muleq	r5, pc, r2	; <UNPREDICTABLE>
    1abc:	0005a400 	andeq	sl, r5, r0, lsl #8
    1ac0:	71000800 	tstvc	r0, r0, lsl #16
    1ac4:	22007000 	andcs	r7, r0, #0
    1ac8:	a49f2432 	ldrge	r2, [pc], #1074	; 1ad0 <IRQ129_Handler+0x30c>
    1acc:	a6000005 	strge	r0, [r0], -r5
    1ad0:	09000005 	stmdbeq	r0, {r0, r2}
    1ad4:	88977100 	ldmhi	r7, {r8, ip, sp, lr}
    1ad8:	32018085 	andcc	r8, r1, #133	; 0x85
    1adc:	05a69f24 	streq	r9, [r6, #3876]!	; 0xf24
    1ae0:	05c00000 	strbeq	r0, [r0]
    1ae4:	00010000 	andeq	r0, r1, r0
    1ae8:	0005c05a 	andeq	ip, r5, sl, asr r0
    1aec:	0005cc00 	andeq	ip, r5, r0, lsl #24
    1af0:	71000800 	tstvc	r0, r0, lsl #16
    1af4:	22007000 	andcs	r7, r0, #0
    1af8:	cc9f2432 	cfldrsgt	mvf2, [pc], {50}	; 0x32
    1afc:	10000005 	andne	r0, r0, r5
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1b00:	0b000006 	bleq	1b20 <IRQ129_Handler+0x35c>
    1b04:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
        EfmColErr_IrqHandler();
    1b08:	00701aff 	ldrshteq	r1, [r0], #-175	; 0xffffff51
    1b0c:	9f243222 	svcls	0x00243222
	...
        EfmOpEnd_IrqHandler();
    1b18:	00040003 	andeq	r0, r4, r3
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    1b1c:	005e0000 	subseq	r0, lr, r0
    1b20:	00040000 	andeq	r0, r4, r0
        QspiInt_IrqHandler();
    1b24:	9f01ff0a 	svcls	0x0001ff0a
	...
        Dcu2_IrqHandler();
    1b30:	00000004 	andeq	r0, r0, r4
    1b34:	00000000 	andeq	r0, r0, r0
        Dcu3_IrqHandler();
    1b38:	00000004 	andeq	r0, r0, r4
        Dcu4_IrqHandler();
    1b3c:	0000059e 	muleq	r0, lr, r5
}
    1b40:	9f300002 	svcls	0x00300002
    uint32_t VSSEL130 = M4_INTC->VSSEL130;
    1b44:	000005a2 	andeq	r0, r0, r2, lsr #11
    1b48:	000005a4 	andeq	r0, r0, r4, lsr #11
    if (Set == bM4_TMR01_BCONR_INTENA)
    1b4c:	9f300002 	svcls	0x00300002
    1b50:	000005a4 	andeq	r0, r0, r4, lsr #11
    if (Set == bM4_TMR01_BCONR_INTENB)
    1b54:	000005a6 	andeq	r0, r0, r6, lsr #11
    1b58:	9f340002 	svcls	0x00340002
    if (Set == bM4_TMR02_BCONR_INTENA)
    1b5c:	000005a6 	andeq	r0, r0, r6, lsr #11
    1b60:	00000610 	andeq	r0, r0, r0, lsl r6
    if (Set == bM4_TMR02_BCONR_INTENB)
    1b64:	9f300002 	svcls	0x00300002
	...
    if (Set == bM4_SYSREG_CMU_XTALSTDCR_XTALSTDIE)
    1b70:	00220002 	eoreq	r0, r2, r2
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1b74:	003a0000 	eorseq	r0, sl, r0
    1b78:	00070000 	andeq	r0, r7, r0
    if ((M4_SWDT->SR & (BIT_MASK_16 | BIT_MASK_17)) && (VSSEL130 & BIT_MASK_23))
    1b7c:	087f8072 	ldmdaeq	pc!, {r1, r4, r5, r6, pc}^	; <UNPREDICTABLE>
    1b80:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1b84:	00000000 	andeq	r0, r0, r0
    1b88:	01000000 	mrseq	r0, (UNDEF: 0)
        if ((Set == bM4_TMR01_STFLR_CMAF) && (VSSEL130 & BIT_MASK_00))
    1b8c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1b90:	80000000 	andhi	r0, r0, r0
    1b94:	06000000 	streq	r0, [r0], -r0
    1b98:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
            Timer01GCMA_IrqHandler();
    1b9c:	809f1aff 			; <UNDEFINED> instruction: 0x809f1aff
        if ((Set == bM4_TMR01_STFLR_CMBF) && (VSSEL130 & BIT_MASK_01))
    1ba0:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1ba4:	06000000 	streq	r0, [r0], -r0
    1ba8:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1bac:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
            Timer01GCMB_IrqHandler();
    1bb0:	00000000 	andeq	r0, r0, r0
        if ((Set == bM4_TMR02_STFLR_CMAF) && (VSSEL130 & BIT_MASK_02))
    1bb4:	01000000 	mrseq	r0, (UNDEF: 0)
    1bb8:	aa000000 	bge	1bc0 <IRQ130_Handler+0x7e>
    1bbc:	b2000000 	andlt	r0, r0, #0
    1bc0:	06000000 	streq	r0, [r0], -r0
            Timer02GCMA_IrqHandler();
    1bc4:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
        if ((Set == bM4_TMR02_STFLR_CMBF) && (VSSEL130 & BIT_MASK_03))
    1bc8:	b29f1aff 	addslt	r1, pc, #1044480	; 0xff000
    1bcc:	ca000000 	bgt	1bd4 <IRQ130_Handler+0x92>
    1bd0:	06000000 	streq	r0, [r0], -r0
    1bd4:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
            Timer02GCMB_IrqHandler();
    1bd8:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
        if ((Set == bM4_SYSREG_CMU_XTALSTDSR_XTALSTDF) && (VSSEL130 & BIT_MASK_21))
    1bdc:	00000000 	andeq	r0, r0, r0
    1be0:	01000000 	mrseq	r0, (UNDEF: 0)
    1be4:	da000000 	ble	1bec <IRQ130_Handler+0xaa>
    1be8:	e2000000 	and	r0, r0, #0
            MainOscStop_IrqHandler();
    1bec:	06000000 	streq	r0, [r0], -r0
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1bf0:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1bf4:	e29f1aff 	adds	r1, pc, #1044480	; 0xff000
        WakeupTimer_IrqHandler();
    1bf8:	fa000000 	blx	1c00 <IRQ130_Handler+0xbe>
        Swdt_IrqHandler();
    1bfc:	06000000 	streq	r0, [r0], -r0
}
    1c00:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1c04:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1c08:	00000000 	andeq	r0, r0, r0
    1c0c:	01000000 	mrseq	r0, (UNDEF: 0)
    1c10:	a4000000 	strge	r0, [r0], #-0
    1c14:	ac000001 	stcge	0, cr0, [r0], {1}
    1c18:	06000001 	streq	r0, [r0], -r1
    1c1c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1c20:	ac9f1aff 	vldmiage	pc, {s2-s256}
    1c24:	c4000001 	strgt	r0, [r0], #-1
    1c28:	06000001 	streq	r0, [r0], -r1
    1c2c:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1c30:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1c34:	00000000 	andeq	r0, r0, r0
{
    1c38:	01000000 	mrseq	r0, (UNDEF: 0)
    uint32_t VSSEL131 = M4_INTC->VSSEL131;
    1c3c:	dc000000 	stcle	0, cr0, [r0], {-0}
    if (Set == bM4_TMR61_ICONR_INTENA)
    1c40:	e4000001 	str	r0, [r0], #-1
    1c44:	06000001 	streq	r0, [r0], -r1
    1c48:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    if (Set == bM4_TMR61_ICONR_INTENB)
    1c4c:	e49f1aff 	ldr	r1, [pc], #2815	; 1c54 <IRQ131_Handler+0x1c>
    1c50:	fc000001 	stc2	0, cr0, [r0], {1}
    if (Set == bM4_TMR61_ICONR_INTENC)
    1c54:	06000001 	streq	r0, [r0], -r1
    1c58:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1c5c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    if (Set == bM4_TMR61_ICONR_INTEND)
    1c60:	00000000 	andeq	r0, r0, r0
    1c64:	01000000 	mrseq	r0, (UNDEF: 0)
    if (Set == bM4_TMR61_ICONR_INTENE)
    1c68:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1c6c:	16000002 	strne	r0, [r0], -r2
    1c70:	06000002 	streq	r0, [r0], -r2
    if (Set == bM4_TMR61_ICONR_INTENF)
    1c74:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1c78:	169f1aff 			; <UNDEFINED> instruction: 0x169f1aff
    if (Set == bM4_TMR61_ICONR_INTENOVF)
    1c7c:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
    1c80:	06000002 	streq	r0, [r0], -r2
    1c84:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    if (Set == bM4_TMR61_ICONR_INTENUDF)
    1c88:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1c8c:	00000000 	andeq	r0, r0, r0
    if (Set == bM4_TMR61_ICONR_INTENDTE)
    1c90:	01000000 	mrseq	r0, (UNDEF: 0)
    1c94:	40000000 	andmi	r0, r0, r0
    1c98:	48000002 	stmdami	r0, {r1}
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1c9c:	06000002 	streq	r0, [r0], -r2
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_11))
    1ca0:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1ca4:	489f1aff 	ldmmi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    1ca8:	60000002 	andvs	r0, r0, r2
    1cac:	06000002 	streq	r0, [r0], -r2
    1cb0:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1cb4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_12))
    1cb8:	00000000 	andeq	r0, r0, r0
    1cbc:	01000000 	mrseq	r0, (UNDEF: 0)
    1cc0:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1cc4:	70000002 	andvc	r0, r0, r2
    1cc8:	06000002 	streq	r0, [r0], -r2
    if (Set == bM4_TMR62_ICONR_INTENA)
    1ccc:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1cd0:	709f1aff 			; <UNDEFINED> instruction: 0x709f1aff
    if (Set == bM4_TMR62_ICONR_INTENB)
    1cd4:	88000002 	stmdahi	r0, {r1}
    1cd8:	06000002 	streq	r0, [r0], -r2
    1cdc:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    if (Set == bM4_TMR62_ICONR_INTENC)
    1ce0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1ce4:	00000000 	andeq	r0, r0, r0
    if (Set == bM4_TMR62_ICONR_INTEND)
    1ce8:	01000000 	mrseq	r0, (UNDEF: 0)
    1cec:	92000000 	andls	r0, r0, #0
    1cf0:	9a000002 	bls	1d00 <IRQ131_Handler+0xc8>
    if (Set == bM4_TMR62_ICONR_INTENE)
    1cf4:	06000002 	streq	r0, [r0], -r2
    1cf8:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    if (Set == bM4_TMR62_ICONR_INTENF)
    1cfc:	9a9f1aff 	bls	fe7c8900 <__data_end_ram_ret__+0xde6d8900>
    1d00:	b2000002 	andlt	r0, r0, #2
    1d04:	06000002 	streq	r0, [r0], -r2
    if (Set == bM4_TMR62_ICONR_INTENOVF)
    1d08:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1d0c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    if (Set == bM4_TMR62_ICONR_INTENUDF)
    1d10:	00000000 	andeq	r0, r0, r0
    1d14:	01000000 	mrseq	r0, (UNDEF: 0)
    1d18:	bc000000 	stclt	0, cr0, [r0], {-0}
    if (Set == bM4_TMR62_ICONR_INTENDTE)
    1d1c:	c4000002 	strgt	r0, [r0], #-2
    1d20:	06000002 	streq	r0, [r0], -r2
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1d24:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    1d28:	c49f1aff 	ldrgt	r1, [pc], #2815	; 1d30 <IRQ131_Handler+0xf8>
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_27))
    1d2c:	dc000002 	stcle	0, cr0, [r0], {2}
    1d30:	06000002 	streq	r0, [r0], -r2
    1d34:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1d38:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1d3c:	00000000 	andeq	r0, r0, r0
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_11 | BIT_MASK_12);
    1d40:	01000000 	mrseq	r0, (UNDEF: 0)
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_28))
    1d44:	e4000000 	str	r0, [r0], #-0
    1d48:	ec000002 	stc	0, cr0, [r0], {2}
    1d4c:	06000002 	streq	r0, [r0], -r2
    1d50:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
}
    1d54:	ec9f1aff 	vldmia	pc, {s2-s256}
        if ((Set == bM4_TMR61_STFLR_CMAF) && (VSSEL131 & BIT_MASK_00))
    1d58:	04000002 	streq	r0, [r0], #-2
    1d5c:	06000003 	streq	r0, [r0], -r3
    1d60:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1d64:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
            Timer61GCMA_IrqHandler();
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	01000000 	mrseq	r0, (UNDEF: 0)
        if ((Set == bM4_TMR61_STFLR_CMBF) && (VSSEL131 & BIT_MASK_01))
    1d70:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1d74:	16000003 	strne	r0, [r0], -r3
    1d78:	06000003 	streq	r0, [r0], -r3
    1d7c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
            Timer61GCMB_IrqHandler();
    1d80:	169f1aff 			; <UNDEFINED> instruction: 0x169f1aff
    1d84:	7c000003 	stcvc	0, cr0, [r0], {3}
        if ((Set == bM4_TMR61_STFLR_CMCF) && (VSSEL131 & BIT_MASK_02))
    1d88:	06000003 	streq	r0, [r0], -r3
    1d8c:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1d90:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1d94:	00000000 	andeq	r0, r0, r0
            Timer61GCMC_IrqHandler();
    1d98:	01000000 	mrseq	r0, (UNDEF: 0)
    1d9c:	86000000 	strhi	r0, [r0], -r0
        if ((Set == bM4_TMR61_STFLR_CMDF) && (VSSEL131 & BIT_MASK_03))
    1da0:	8e000003 	cdphi	0, 0, cr0, cr0, cr3, {0}
    1da4:	06000003 	streq	r0, [r0], -r3
    1da8:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1dac:	8e9f1aff 			; <UNDEFINED> instruction: 0x8e9f1aff
            Timer61GCMD_IrqHandler();
    1db0:	a6000003 	strge	r0, [r0], -r3
    1db4:	06000003 	streq	r0, [r0], -r3
        if ((Set == bM4_TMR61_STFLR_CMEF) && (VSSEL131 & BIT_MASK_04))
    1db8:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1dbc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1dc0:	00000000 	andeq	r0, r0, r0
    1dc4:	01000000 	mrseq	r0, (UNDEF: 0)
            Timer61GCME_IrqHandler();
    1dc8:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    1dcc:	b6000003 	strlt	r0, [r0], -r3
        if ((Set == bM4_TMR61_STFLR_CMFF) && (VSSEL131 & BIT_MASK_05))
    1dd0:	06000003 	streq	r0, [r0], -r3
    1dd4:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1dd8:	b69f1aff 			; <UNDEFINED> instruction: 0xb69f1aff
    1ddc:	ce000003 	cdpgt	0, 0, cr0, cr0, cr3, {0}
            Timer61GCMF_IrqHandler();
    1de0:	06000003 	streq	r0, [r0], -r3
    1de4:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
        if ((Set == bM4_TMR61_STFLR_OVFF) && (VSSEL131 & BIT_MASK_06))
    1de8:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1dec:	00000000 	andeq	r0, r0, r0
    1df0:	01000000 	mrseq	r0, (UNDEF: 0)
    1df4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
            Timer61GOV_IrqHandler();
    1df8:	e0000003 	and	r0, r0, r3
    1dfc:	06000003 	streq	r0, [r0], -r3
        if ((Set == bM4_TMR61_STFLR_UDFF) && (VSSEL131 & BIT_MASK_07))
    1e00:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1e04:	e09f1aff 			; <UNDEFINED> instruction: 0xe09f1aff
    1e08:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    1e0c:	06000003 	streq	r0, [r0], -r3
            Timer61GUD_IrqHandler();
    1e10:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1e14:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
        if (((Set == bM4_TMR61_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_08))
    1e18:	00000000 	andeq	r0, r0, r0
    1e1c:	01000000 	mrseq	r0, (UNDEF: 0)
    1e20:	02000000 	andeq	r0, r0, #0
    1e24:	0a000004 	beq	1e3c <IRQ131_Handler+0x204>
            Timer61GDT_IrqHandler();
    1e28:	06000004 	streq	r0, [r0], -r4
    1e2c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
        Timer61SCMA_IrqHandler();
    1e30:	0a9f1aff 	beq	fe7c8a34 <__data_end_ram_ret__+0xde6d8a34>
        Timer61SCMB_IrqHandler();
    1e34:	22000004 	andcs	r0, r0, #4
    1e38:	06000004 	streq	r0, [r0], -r4
        if ((Set == bM4_TMR62_STFLR_CMAF) && (VSSEL131 & BIT_MASK_16))
    1e3c:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1e40:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1e44:	00000000 	andeq	r0, r0, r0
    1e48:	01000000 	mrseq	r0, (UNDEF: 0)
            Timer62GCMA_IrqHandler();
    1e4c:	2c000000 	stccs	0, cr0, [r0], {-0}
    1e50:	34000004 	strcc	r0, [r0], #-4
        if ((Set == bM4_TMR62_STFLR_CMBF) && (VSSEL131 & BIT_MASK_17))
    1e54:	06000004 	streq	r0, [r0], -r4
    1e58:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1e5c:	349f1aff 	ldrcc	r1, [pc], #2815	; 1e64 <IRQ131_Handler+0x22c>
    1e60:	4c000004 	stcmi	0, cr0, [r0], {4}
            Timer62GCMB_IrqHandler();
    1e64:	06000004 	streq	r0, [r0], -r4
    1e68:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
        if ((Set == bM4_TMR62_STFLR_CMCF) && (VSSEL131 & BIT_MASK_18))
    1e6c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1e70:	00000000 	andeq	r0, r0, r0
    1e74:	01000000 	mrseq	r0, (UNDEF: 0)
    1e78:	56000000 	strpl	r0, [r0], -r0
            Timer62GCMC_IrqHandler();
    1e7c:	5e000004 	cdppl	0, 0, cr0, cr0, cr4, {0}
    1e80:	06000004 	streq	r0, [r0], -r4
        if ((Set == bM4_TMR62_STFLR_CMDF) && (VSSEL131 & BIT_MASK_19))
    1e84:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1e88:	5e9f1aff 			; <UNDEFINED> instruction: 0x5e9f1aff
    1e8c:	76000004 	strvc	r0, [r0], -r4
    1e90:	06000004 	streq	r0, [r0], -r4
            Timer62GCMD_IrqHandler();
    1e94:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1e98:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
        if ((Set == bM4_TMR62_STFLR_CMEF) && (VSSEL131 & BIT_MASK_20))
    1e9c:	00000000 	andeq	r0, r0, r0
    1ea0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ea4:	80000000 	andhi	r0, r0, r0
    1ea8:	88000004 	stmdahi	r0, {r2}
            Timer62GCME_IrqHandler();
    1eac:	06000004 	streq	r0, [r0], -r4
    1eb0:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
        if ((Set == bM4_TMR62_STFLR_CMFF) && (VSSEL131 & BIT_MASK_21))
    1eb4:	889f1aff 	ldmhi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    1eb8:	a0000004 	andge	r0, r0, r4
    1ebc:	06000004 	streq	r0, [r0], -r4
    1ec0:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
            Timer62GCMF_IrqHandler();
    1ec4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1ec8:	00000000 	andeq	r0, r0, r0
        if ((Set == bM4_TMR62_STFLR_OVFF) && (VSSEL131 & BIT_MASK_22))
    1ecc:	01000000 	mrseq	r0, (UNDEF: 0)
    1ed0:	aa000000 	bge	1ed8 <IRQ131_Handler+0x2a0>
    1ed4:	b2000004 	andlt	r0, r0, #4
    1ed8:	06000004 	streq	r0, [r0], -r4
            Timer62GOV_IrqHandler();
    1edc:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1ee0:	b29f1aff 	addslt	r1, pc, #1044480	; 0xff000
        if ((Set == bM4_TMR62_STFLR_UDFF) && (VSSEL131 & BIT_MASK_23))
    1ee4:	ca000004 	bgt	1efc <IRQ131_Handler+0x2c4>
    1ee8:	06000004 	streq	r0, [r0], -r4
    1eec:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1ef0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
            Timer62GUD_IrqHandler();
    1ef4:	00000000 	andeq	r0, r0, r0
    1ef8:	01000000 	mrseq	r0, (UNDEF: 0)
        if (((Set == bM4_TMR62_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_24))
    1efc:	d4000000 	strle	r0, [r0], #-0
    1f00:	dc000004 	stcle	0, cr0, [r0], {4}
    1f04:	06000004 	streq	r0, [r0], -r4
    1f08:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
            Timer62GDT_IrqHandler();
    1f0c:	dc9f1aff 	vldmiale	pc, {s2-s256}
    1f10:	f4000004 	vst4.8	{d0-d3}, [r0], r4
        Timer62SCMA_IrqHandler();
    1f14:	06000004 	streq	r0, [r0], -r4
        Timer62SCMB_IrqHandler();
    1f18:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
}
    1f1c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1f20:	00000000 	andeq	r0, r0, r0
    1f24:	01000000 	mrseq	r0, (UNDEF: 0)
    1f28:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    1f2c:	06000004 	streq	r0, [r0], -r4
    1f30:	06000005 	streq	r0, [r0], -r5
    1f34:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1f38:	069f1aff 			; <UNDEFINED> instruction: 0x069f1aff
    1f3c:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    1f40:	06000005 	streq	r0, [r0], -r5
    1f44:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1f48:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1f4c:	00000000 	andeq	r0, r0, r0
    1f50:	01000000 	mrseq	r0, (UNDEF: 0)
    1f54:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    1f58:	30000005 	andcc	r0, r0, r5
    1f5c:	06000005 	streq	r0, [r0], -r5
    1f60:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1f64:	309f1aff 			; <UNDEFINED> instruction: 0x309f1aff
    1f68:	48000005 	stmdami	r0, {r0, r2}
    1f6c:	06000005 	streq	r0, [r0], -r5
    1f70:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1f74:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1f78:	00000000 	andeq	r0, r0, r0
    1f7c:	01000000 	mrseq	r0, (UNDEF: 0)
    1f80:	52000000 	andpl	r0, r0, #0
    1f84:	5a000005 	bpl	1fa0 <IRQ131_Handler+0x368>
    1f88:	06000005 	streq	r0, [r0], -r5
    1f8c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1f90:	5a9f1aff 	bpl	fe7c8b94 <__data_end_ram_ret__+0xde6d8b94>
    1f94:	72000005 	andvc	r0, r0, #5
    1f98:	06000005 	streq	r0, [r0], -r5
    1f9c:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1fa0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1fa4:	00000000 	andeq	r0, r0, r0
    1fa8:	01000000 	mrseq	r0, (UNDEF: 0)
    1fac:	7c000000 	stcvc	0, cr0, [r0], {-0}
    1fb0:	84000005 	strhi	r0, [r0], #-5
    1fb4:	06000005 	streq	r0, [r0], -r5
    1fb8:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
{
    1fbc:	849f1aff 	ldrhi	r1, [pc], #2815	; 1fc4 <IRQ132_Handler+0x8>
    uint32_t VSSEL132 = M4_INTC->VSSEL132;
    1fc0:	9c000005 	stcls	0, cr0, [r0], {5}
    if (Set == bM4_TMR63_ICONR_INTENA)
    1fc4:	06000005 	streq	r0, [r0], -r5
    1fc8:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    if (Set == bM4_TMR63_ICONR_INTENB)
    1fcc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1fd0:	00000000 	andeq	r0, r0, r0
    if (Set == bM4_TMR63_ICONR_INTENC)
    1fd4:	01000000 	mrseq	r0, (UNDEF: 0)
    1fd8:	c4000000 	strgt	r0, [r0], #-0
    if (Set == bM4_TMR63_ICONR_INTEND)
    1fdc:	cc000005 	stcgt	0, cr0, [r0], {5}
    1fe0:	06000005 	streq	r0, [r0], -r5
    if (Set == bM4_TMR63_ICONR_INTENE)
    1fe4:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1fe8:	cc9f1aff 	vldmiagt	pc, {s2-s256}
    if (Set == bM4_TMR63_ICONR_INTENF)
    1fec:	10000005 	andne	r0, r0, r5
    1ff0:	06000006 	streq	r0, [r0], -r6
    if (Set == bM4_TMR63_ICONR_INTENOVF)
    1ff4:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    1ff8:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
    if (Set == bM4_TMR63_ICONR_INTENDTE)
    2004:	a0000000 	andge	r0, r0, r0
    2008:	c0000003 	andgt	r0, r0, r3
    u32Tmp1 = (M4_TMR63->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    200c:	01000003 	tsteq	r0, r3
    u32Tmp2 = M4_TMR63->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    2010:	03c05000 	biceq	r5, r0, #0
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_11))
    2014:	03c80000 	biceq	r0, r8, #0
    2018:	00040000 	andeq	r0, r4, r0
    201c:	9f5001f3 	svcls	0x005001f3
	...
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_12))
    202c:	0000033c 	andeq	r0, r0, ip, lsr r3
    2030:	00000352 	andeq	r0, r0, r2, asr r3
    2034:	52500001 	subspl	r0, r0, #1
}
    2038:	a0000003 	andge	r0, r0, r3
        if ((Set == bM4_TMR63_STFLR_CMAF) && (VSSEL132 & BIT_MASK_00))
    203c:	04000003 	streq	r0, [r0], #-3
    2040:	5001f300 	andpl	pc, r1, r0, lsl #6
    2044:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
        if ((Set == bM4_TMR63_STFLR_CMBF) && (VSSEL132 & BIT_MASK_01))
    2050:	00033c00 	andeq	r3, r3, r0, lsl #24
    2054:	00035600 	andeq	r5, r3, r0, lsl #12
    2058:	52000100 	andpl	r0, r0, #0, 2
            Timer63GCMB_IrqHandler();
    205c:	00000356 	andeq	r0, r0, r6, asr r3
    2060:	000003a0 	andeq	r0, r0, r0, lsr #7
        if ((Set == bM4_TMR63_STFLR_CMCF) && (VSSEL132 & BIT_MASK_02))
    2064:	01f30004 	mvnseq	r0, r4
    2068:	00009f52 	andeq	r9, r0, r2, asr pc
	...
            Timer63GCMC_IrqHandler();
    2074:	033c0000 	teqeq	ip, #0
        if ((Set == bM4_TMR63_STFLR_CMDF) && (VSSEL132 & BIT_MASK_03))
    2078:	038a0000 	orreq	r0, sl, #0
    207c:	00010000 	andeq	r0, r1, r0
    2080:	00038a53 	andeq	r8, r3, r3, asr sl
            Timer63GCMD_IrqHandler();
    2084:	0003a000 	andeq	sl, r3, r0
    2088:	f3000400 	vshl.u8	d0, d0, d0
        if ((Set == bM4_TMR63_STFLR_CMEF) && (VSSEL132 & BIT_MASK_04))
    208c:	009f5301 	addseq	r5, pc, r1, lsl #6
    2090:	00000000 	andeq	r0, r0, r0
    2094:	01000000 	mrseq	r0, (UNDEF: 0)
            Timer63GCME_IrqHandler();
    2098:	00036600 	andeq	r6, r3, r0, lsl #12
    209c:	00038800 	andeq	r8, r3, r0, lsl #16
        if ((Set == bM4_TMR63_STFLR_CMFF) && (VSSEL132 & BIT_MASK_05))
    20a0:	74000800 	strvc	r0, [r0], #-2048	; 0xfffff800
    20a4:	70243200 	eorvc	r3, r4, r0, lsl #4
    20a8:	009f2200 	addseq	r2, pc, r0, lsl #4
            Timer63GCMF_IrqHandler();
    20ac:	00000000 	andeq	r0, r0, r0
    20b0:	02000000 	andeq	r0, r0, #0
        if ((Set == bM4_TMR63_STFLR_OVFF) && (VSSEL132 & BIT_MASK_06))
    20b4:	00000000 	andeq	r0, r0, r0
    20b8:	00033e00 	andeq	r3, r3, r0, lsl #28
    20bc:	00035800 	andeq	r5, r3, r0, lsl #16
            Timer63GOV_IrqHandler();
    20c0:	30000200 	andcc	r0, r0, r0, lsl #4
    20c4:	0003589f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
        if ((Set == bM4_TMR63_STFLR_UDFF) && (VSSEL132 & BIT_MASK_07))
    20c8:	00035a00 	andeq	r5, r3, r0, lsl #20
    20cc:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    20d0:	035e9f01 	cmpeq	lr, #1, 30
            Timer63GUD_IrqHandler();
    20d4:	03880000 	orreq	r0, r8, #0
    20d8:	00010000 	andeq	r0, r1, r0
        if (((Set == bM4_TMR63_STFLR_DTEF)) && (VSSEL132 & BIT_MASK_08))
    20dc:	00000054 	andeq	r0, r0, r4, asr r0
	...
            Timer63GDT_IrqHandler();
    20e8:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    20ec:	20000002 	andcs	r0, r0, r2
        Timer63SCMA_IrqHandler();
    20f0:	01000003 	tsteq	r0, r3
        Timer63SCMB_IrqHandler();
    20f4:	03205000 	nopeq	{0}	; <UNPREDICTABLE>
}
    20f8:	03220000 			; <UNDEFINED> instruction: 0x03220000
    20fc:	00040000 	andeq	r0, r4, r0
    2100:	9f5001f3 	svcls	0x005001f3
    2104:	00000322 	andeq	r0, r0, r2, lsr #6
    2108:	0000033c 	andeq	r0, r0, ip, lsr r3
    210c:	00500001 	subseq	r0, r0, r1
	...
    211c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    2120:	04000002 	streq	r0, [r0], #-2
    2124:	01000003 	tsteq	r0, r3
    2128:	03045100 	movweq	r5, #16640	; 0x4100
    212c:	03220000 			; <UNDEFINED> instruction: 0x03220000
    2130:	00040000 	andeq	r0, r4, r0
    2134:	9f5101f3 	svcls	0x005101f3
    2138:	00000322 	andeq	r0, r0, r2, lsr #6
    213c:	00000324 	andeq	r0, r0, r4, lsr #6
    2140:	24510001 	ldrbcs	r0, [r1], #-1
    2144:	3c000003 	stccc	0, cr0, [r0], {3}
    2148:	04000003 	streq	r0, [r0], #-3
{
    214c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    uint32_t VSSEL136 = M4_INTC->VSSEL136;
    2150:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    215c:	0002dc00 	andeq	sp, r2, r0, lsl #24
    2160:	0002de00 	andeq	sp, r2, r0, lsl #28
    2164:	50000100 	andpl	r0, r0, r0, lsl #2
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    2168:	000002de 	ldrdeq	r0, [r0], -lr
    216c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2170:	01f30004 	mvnseq	r0, r4
    u32Tmp1 = M4_TMRA1->ICONR;
    2174:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_02))
    2180:	02dc0000 	sbcseq	r0, ip, #0
    2184:	02e40000 	rsceq	r0, r4, #0
    2188:	00010000 	andeq	r0, r1, r0
    u32Tmp1 = M4_TMRA2->BCSTR;
    218c:	0002e451 	andeq	lr, r2, r1, asr r4
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    2190:	0002f000 	andeq	pc, r2, r0
    2194:	f3000400 	vshl.u8	d0, d0, d0
    2198:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    21a4:	0002e000 	andeq	lr, r2, r0
    u32Tmp1 = M4_TMRA2->ICONR;
    21a8:	0002e800 	andeq	lr, r2, r0, lsl #16
    21ac:	70000600 	andvc	r0, r0, r0, lsl #12
    u32Tmp2 = M4_TMRA2->STFLR;
    21b0:	22007200 	andcs	r7, r0, #0, 4
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_05))
    21b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    u32Tmp1 = M4_TMRA3->BCSTR;
    21c0:	0002c800 	andeq	ip, r2, r0, lsl #16
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    21c4:	0002ca00 	andeq	ip, r2, r0, lsl #20
    21c8:	50000100 	andpl	r0, r0, r0, lsl #2
    21cc:	000002ca 	andeq	r0, r0, sl, asr #5
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    21d0:	000002dc 	ldrdeq	r0, [r0], -ip
    21d4:	01f30004 	mvnseq	r0, r4
    21d8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    u32Tmp2 = M4_TMRA3->STFLR;
    21e4:	02c80000 	sbceq	r0, r8, #0
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_08))
    21e8:	02d00000 	sbcseq	r0, r0, #0
    21ec:	00010000 	andeq	r0, r1, r0
    21f0:	0002d051 	andeq	sp, r2, r1, asr r0
    u32Tmp1 = M4_TMRA4->BCSTR;
    21f4:	0002dc00 	andeq	sp, r2, r0, lsl #24
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    21f8:	f3000400 	vshl.u8	d0, d0, d0
    21fc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    2208:	0002cc00 	andeq	ip, r2, r0, lsl #24
    220c:	0002d400 	andeq	sp, r2, r0, lsl #8
    u32Tmp1 = M4_TMRA4->ICONR;
    2210:	70000600 	andvc	r0, r0, r0, lsl #12
    2214:	22007200 	andcs	r7, r0, #0, 4
    u32Tmp2 = M4_TMRA4->STFLR;
    2218:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_11))
    2224:	0002b400 	andeq	fp, r2, r0, lsl #8
    u32Tmp1 = M4_TMRA5->BCSTR;
    2228:	0002b600 	andeq	fp, r2, r0, lsl #12
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    222c:	50000100 	andpl	r0, r0, r0, lsl #2
    2230:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    2234:	000002c8 	andeq	r0, r0, r8, asr #5
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    2238:	01f30004 	mvnseq	r0, r4
    223c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    u32Tmp1 = M4_TMRA5->ICONR;
    2248:	02b40000 	adcseq	r0, r4, #0
    u32Tmp2 = M4_TMRA5->STFLR;
    224c:	02bc0000 	adcseq	r0, ip, #0
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_14))
    2250:	00010000 	andeq	r0, r1, r0
    2254:	0002bc51 	andeq	fp, r2, r1, asr ip
    2258:	0002c800 	andeq	ip, r2, r0, lsl #16
    u32Tmp1 = M4_TMRA6->BCSTR;
    225c:	f3000400 	vshl.u8	d0, d0, d0
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    2260:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    226c:	0002b800 	andeq	fp, r2, r0, lsl #16
    2270:	0002c000 	andeq	ip, r2, r0
    2274:	70000600 	andvc	r0, r0, r0, lsl #12
    u32Tmp1 = M4_TMRA6->ICONR;
    2278:	22007200 	andcs	r7, r0, #0, 4
    227c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_18))
    2288:	00029000 	andeq	r9, r2, r0
    228c:	00029400 	andeq	r9, r2, r0, lsl #8
    if(Set == bM4_USBFS_GAHBCFG_GINTMSK)
    2290:	50000100 	andpl	r0, r0, r0, lsl #2
    2294:	00000294 	muleq	r0, r4, r2
    u32Tmp1 = M4_USART1->SR;
    2298:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    u32Tmp2 = M4_USART1->CR1;
    229c:	01f30004 	mvnseq	r0, r4
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_22))
    22a0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    22ac:	02900000 	addseq	r0, r0, #0
    22b0:	02a00000 	adceq	r0, r0, #0
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_23))
    22b4:	00010000 	andeq	r0, r1, r0
    22b8:	0002a051 	andeq	sl, r2, r1, asr r0
    22bc:	0002b400 	andeq	fp, r2, r0, lsl #8
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_24))
    22c0:	f3000400 	vshl.u8	d0, d0, d0
    22c4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_26))
    22d0:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    22d4:	9c000002 	stcls	0, cr0, [r0], {2}
    22d8:	01000002 	tsteq	r0, r2
    22dc:	029c5300 	addseq	r5, ip, #0, 6
    22e0:	02aa0000 	adceq	r0, sl, #0
    u32Tmp1 = M4_USART2->SR;
    22e4:	00060000 	andeq	r0, r6, r0
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_27))
    22e8:	00740070 	rsbseq	r0, r4, r0, ror r0
    22ec:	00009f22 	andeq	r9, r0, r2, lsr #30
	...
    22f8:	02780000 	rsbseq	r0, r8, #0
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_28))
    22fc:	027a0000 	rsbseq	r0, sl, #0
    2300:	00010000 	andeq	r0, r1, r0
    2304:	00027a50 	andeq	r7, r2, r0, asr sl
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_29))
    2308:	00029000 	andeq	r9, r2, r0
    230c:	f3000400 	vshl.u8	d0, d0, d0
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_30))
    2310:	009f5001 	addseq	r5, pc, r1
	...
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_31))
    231c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2320:	7e000002 	cdpvc	0, 0, cr0, cr0, cr2, {0}
    2324:	01000002 	tsteq	r0, r2
    2328:	027e5100 	rsbseq	r5, lr, #0, 2
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    232c:	02900000 	addseq	r0, r0, #0
    2330:	00040000 	andeq	r0, r4, r0
        TimerA1OV_IrqHandler();
    2334:	9f5101f3 	svcls	0x005101f3
	...
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    2340:	027c0000 	rsbseq	r0, ip, #0
        TimerA1UD_IrqHandler();
    2344:	02880000 	addeq	r0, r8, #0
        TimerA1CMP_IrqHandler();
    2348:	00060000 	andeq	r0, r6, r0
    234c:	00720070 	rsbseq	r0, r2, r0, ror r0
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    2350:	00009f22 	andeq	r9, r0, r2, lsr #30
	...
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    235c:	02640000 	rsbeq	r0, r4, #0
    2360:	02660000 	rsbeq	r0, r6, #0
        TimerA2UD_IrqHandler();
    2364:	00010000 	andeq	r0, r1, r0
    2368:	00026650 	andeq	r6, r2, r0, asr r6
        TimerA2CMP_IrqHandler();
    236c:	00027800 	andeq	r7, r2, r0, lsl #16
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    2370:	f3000400 	vshl.u8	d0, d0, d0
    2374:	009f5001 	addseq	r5, pc, r1
	...
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    2380:	64000000 	strvs	r0, [r0], #-0
    2384:	6c000002 	stcvs	0, cr0, [r0], {2}
        TimerA3UD_IrqHandler();
    2388:	01000002 	tsteq	r0, r2
        TimerA3CMP_IrqHandler();
    238c:	026c5100 	rsbeq	r5, ip, #0, 2
    2390:	02780000 	rsbseq	r0, r8, #0
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    2394:	00040000 	andeq	r0, r4, r0
    2398:	9f5101f3 	svcls	0x005101f3
	...
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    23a4:	02680000 	rsbeq	r0, r8, #0
        TimerA4UD_IrqHandler();
    23a8:	02700000 	rsbseq	r0, r0, #0
    23ac:	00060000 	andeq	r0, r6, r0
        TimerA4CMP_IrqHandler();
    23b0:	00720070 	rsbseq	r0, r2, r0, ror r0
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    23b4:	00009f22 	andeq	r9, r0, r2, lsr #30
	...
        TimerA5OV_IrqHandler();
    23c0:	024e0000 	subeq	r0, lr, #0
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    23c4:	02500000 	subseq	r0, r0, #0
    23c8:	00010000 	andeq	r0, r1, r0
        TimerA5UD_IrqHandler();
    23cc:	00025050 	andeq	r5, r2, r0, asr r0
        TimerA5CMP_IrqHandler();
    23d0:	00026400 	andeq	r6, r2, r0, lsl #8
    23d4:	f3000400 	vshl.u8	d0, d0, d0
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    23d8:	009f5001 	addseq	r5, pc, r1
    23dc:	00000000 	andeq	r0, r0, r0
        TimerA6OV_IrqHandler();
    23e0:	05000000 	streq	r0, [r0, #-0]
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    23e4:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    23e8:	50000002 	andpl	r0, r0, r2
        TimerA6UD_IrqHandler();
    23ec:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    23f0:	08007000 	stmdaeq	r0, {ip, sp, lr}
        TimerA6CMP_IrqHandler();
    23f4:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xfffff501
        u32Tmp1 = M4_USBFS->GINTMSK & 0xF77CFCFBul;
    23f8:	94f08023 	ldrbtls	r8, [r0], #35	; 0x23
        u32Tmp2 = M4_USBFS->GINTSTS & 0xF77CFCFBul;
    23fc:	509f0480 	addspl	r0, pc, r0, lsl #9
        if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_19))
    2400:	64000002 	strvs	r0, [r0], #-2
    2404:	0f000002 	svceq	0x00000002
    2408:	5001f300 	andpl	pc, r1, r0, lsl #6
    240c:	341aff08 	ldrcc	pc, [sl], #-3848	; 0xfffff0f8
    2410:	f0802324 			; <UNDEFINED> instruction: 0xf0802324
            UsbGlobal_IrqHandler();
    2414:	9f048094 	svcls	0x00048094
	...
        Usart1TxEmpty_IrqHandler();
    2424:	00000240 	andeq	r0, r0, r0, asr #4
    2428:	00000242 	andeq	r0, r0, r2, asr #4
        Usart1TxEnd_IrqHandler();
    242c:	42500001 	subsmi	r0, r0, #1
        Usart1RxTO_IrqHandler();
    2430:	4e000002 	cdpmi	0, 0, cr0, cr0, cr2, {0}
    2434:	04000002 	streq	r0, [r0], #-2
        Usart2RxErr_IrqHandler();
    2438:	5001f300 	andpl	pc, r1, r0, lsl #6
        Usart2RxEnd_IrqHandler();
    243c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2440:	00000000 	andeq	r0, r0, r0
        Usart2TxEmpty_IrqHandler();
    2444:	00000400 	andeq	r0, r0, r0, lsl #8
        Usart2TxEnd_IrqHandler();
    2448:	00024000 	andeq	r4, r2, r0
    244c:	00024200 	andeq	r4, r2, r0, lsl #4
        Usart2RxTO_IrqHandler();
    2450:	70000e00 	andvc	r0, r0, r0, lsl #28
}
    2454:	1aff0800 	bne	fffc445c <__data_end_ram_ret__+0xdfed445c>
    2458:	80232434 	eorhi	r2, r3, r4, lsr r4
    245c:	048094f0 	streq	r9, [r0], #1264	; 0x4f0
    2460:	0002429f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    2464:	00024e00 	andeq	r4, r2, r0, lsl #28
    2468:	f3000f00 	vpmax.f32	d0, d0, d0
    246c:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    2470:	2324341a 			; <UNDEFINED> instruction: 0x2324341a
    2474:	8094f080 	addshi	pc, r4, r0, lsl #1
    2478:	00009f04 	andeq	r9, r0, r4, lsl #30
	...
{
    2484:	01e80000 	mvneq	r0, r0
    uint32_t VSSEL137 = M4_INTC->VSSEL137;
    2488:	02180000 	andseq	r0, r8, #0
    u32Tmp1 = M4_USART3->SR;
    248c:	00010000 	andeq	r0, r1, r0
    2490:	00021850 	andeq	r1, r2, r0, asr r8
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_00))
    2494:	00022000 	andeq	r2, r2, r0
    2498:	f3000400 	vshl.u8	d0, d0, d0
    249c:	009f5001 	addseq	r5, pc, r1
	...
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_01))
    24ac:	a4000000 	strge	r0, [r0], #-0
    24b0:	bc000001 	stclt	0, cr0, [r0], {1}
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_02))
    24b4:	01000001 	tsteq	r0, r1
    24b8:	01bc5000 			; <UNDEFINED> instruction: 0x01bc5000
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_03))
    24bc:	01d20000 	bicseq	r0, r2, r0
    24c0:	00040000 	andeq	r0, r4, r0
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_04))
    24c4:	9f5001f3 	svcls	0x005001f3
    24c8:	000001d2 	ldrdeq	r0, [r0], -r2
    24cc:	000001da 	ldrdeq	r0, [r0], -sl
    24d0:	da500001 	ble	14024dc <__ram_ret_data_start+0x13fec4c>
    24d4:	e8000001 	stmda	r0, {r0}
    u32Tmp1 = M4_USART4->SR;
    24d8:	04000001 	streq	r0, [r0], #-1
    u32Tmp2 = M4_USART4->CR1;
    24dc:	5001f300 	andpl	pc, r1, r0, lsl #6
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_05))
    24e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    24f0:	f2000000 	vhadd.s8	d0, d0, d0
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_06))
    24f4:	12000000 	andne	r0, r0, #0
    24f8:	02000001 	andeq	r0, r0, #1
    24fc:	129f3000 	addsne	r3, pc, #0
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_07))
    2500:	34000001 	strcc	r0, [r0], #-1
    2504:	01000001 	tsteq	r0, r1
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_08))
    2508:	01345c00 	teqeq	r4, r0, lsl #24
    250c:	01380000 	teqeq	r8, r0
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_09))
    2510:	00030000 	andeq	r0, r3, r0
    2514:	389f017c 	ldmcc	pc, {r2, r3, r4, r5, r6, r8}	; <UNPREDICTABLE>
    2518:	44000001 	strmi	r0, [r0], #-1
    251c:	03000001 	movweq	r0, #1
    2520:	9f017400 	svcls	0x00017400
    u32Tmp1 = M4_SPI1->CR1;
    2524:	00000144 	andeq	r0, r0, r4, asr #2
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_11))
    2528:	00000164 	andeq	r0, r0, r4, ror #2
    252c:	005c0001 	subseq	r0, ip, r1
	...
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_12))
    253c:	01000000 	mrseq	r0, (UNDEF: 0)
    2540:	00011200 	andeq	r1, r1, r0, lsl #4
    2544:	00011c00 	andeq	r1, r1, r0, lsl #24
    2548:	73000300 	movwvc	r0, #768	; 0x300
    254c:	011c9f7f 	tsteq	ip, pc, ror pc
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_13))
    2550:	01220000 			; <UNDEFINED> instruction: 0x01220000
    2554:	00010000 	andeq	r0, r1, r0
    2558:	00012653 	andeq	r2, r1, r3, asr r6
    255c:	00013000 	andeq	r3, r1, r0
    2560:	73000300 	movwvc	r0, #768	; 0x300
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2564:	01309f7f 	teqeq	r0, pc, ror pc
    2568:	01440000 	mrseq	r0, (UNDEF: 68)
    256c:	00010000 	andeq	r0, r1, r0
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2570:	00015453 	andeq	r5, r1, r3, asr r4
    2574:	00016400 	andeq	r6, r1, r0, lsl #8
    u32Tmp1 = M4_SPI2->CR1;
    2578:	30000200 	andcc	r0, r0, r0, lsl #4
    u32Tmp2 = M4_SPI2->SR;
    257c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_16))
    258c:	00001200 	andeq	r1, r0, r0, lsl #4
    2590:	50000100 	andpl	r0, r0, r0, lsl #2
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_17))
    2594:	00000012 	andeq	r0, r0, r2, lsl r0
    2598:	000000e4 	andeq	r0, r0, r4, ror #1
    259c:	01f30004 	mvnseq	r0, r4
    25a0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_18))
    25b0:	00d20000 	sbcseq	r0, r2, r0
    25b4:	00010000 	andeq	r0, r1, r0
    25b8:	0000d252 	andeq	sp, r0, r2, asr r2
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    25bc:	0000e400 	andeq	lr, r0, r0, lsl #8
    25c0:	f3000400 	vshl.u8	d0, d0, d0
    25c4:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    u32Tmp1 = M4_SPI3->CR1;
    25d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_21))
    25d4:	32000000 	andcc	r0, r0, #0
    25d8:	06000000 	streq	r0, [r0], -r0
    25dc:	74007000 	strvc	r7, [r0], #-0
    25e0:	449f2200 	ldrmi	r2, [pc], #512	; 25e8 <IRQ137_Handler+0x164>
    25e4:	cc000000 	stcgt	0, cr0, [r0], {-0}
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_22))
    25e8:	06000000 	streq	r0, [r0], -r0
    25ec:	74007000 	strvc	r7, [r0], #-0
    25f0:	009f2200 	addseq	r2, pc, r0, lsl #4
	...
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_23))
    25fc:	18000100 	stmdane	r0, {r8}
    2600:	32000000 	andcc	r0, r0, #0
    2604:	06000000 	streq	r0, [r0], -r0
    2608:	74007600 	strvc	r7, [r0], #-1536	; 0xfffffa00
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    260c:	449f2200 	ldrmi	r2, [pc], #512	; 2614 <IRQ137_Handler+0x190>
    2610:	cc000000 	stcgt	0, cr0, [r0], {-0}
    2614:	06000000 	streq	r0, [r0], -r0
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2618:	74007600 	strvc	r7, [r0], #-1536	; 0xfffffa00
    u32Tmp1 = M4_SPI4->CR1;
    261c:	009f2200 	addseq	r2, pc, r0, lsl #4
    u32Tmp2 = M4_SPI4->SR;
    2620:	00000000 	andeq	r0, r0, r0
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_26))
    2624:	03000000 	movweq	r0, #0
    2628:	00000000 	andeq	r0, r0, r0
    262c:	02000000 	andeq	r0, r0, #0
    2630:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_27))
    2634:	02000000 	andeq	r0, r0, #0
    2638:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
    263c:	32000000 	andcc	r0, r0, #0
    2640:	01000000 	mrseq	r0, (UNDEF: 0)
    2644:	00325300 	eorseq	r5, r2, r0, lsl #6
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_28))
    2648:	00340000 	eorseq	r0, r4, r0
    264c:	00030000 	andeq	r0, r3, r0
    2650:	389f0173 	ldmcc	pc, {r0, r1, r4, r5, r6, r8}	; <UNPREDICTABLE>
    2654:	cc000000 	stcgt	0, cr0, [r0], {-0}
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2658:	01000000 	mrseq	r0, (UNDEF: 0)
    265c:	00005300 	andeq	r5, r0, r0, lsl #6
	...
        Usart3RxErr_IrqHandler();
    266c:	00140000 	andseq	r0, r4, r0
    2670:	00010000 	andeq	r0, r1, r0
        Usart3RxEnd_IrqHandler();
    2674:	00001450 	andeq	r1, r0, r0, asr r4
        Usart3TxEmpty_IrqHandler();
    2678:	00002a00 	andeq	r2, r0, r0, lsl #20
    267c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
        Usart3RxTO_IrqHandler();
    2688:	00000001 	andeq	r0, r0, r1
        Usart4RxErr_IrqHandler();
    268c:	00060000 	andeq	r0, r6, r0
        Usart4RxEnd_IrqHandler();
    2690:	000a0000 	andeq	r0, sl, r0
    2694:	00020000 	andeq	r0, r2, r0
        Usart4TxEmpty_IrqHandler();
    2698:	000a9f30 	andeq	r9, sl, r0, lsr pc
        Usart4TxEnd_IrqHandler();
    269c:	00100000 	andseq	r0, r0, r0
    26a0:	00010000 	andeq	r0, r1, r0
        Usart4RxTO_IrqHandler();
    26a4:	00001251 	andeq	r1, r0, r1, asr r2
        Spi1RxEnd_IrqHandler();
    26a8:	00003800 	andeq	r3, r0, r0, lsl #16
    26ac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
        Spi1Err_IrqHandler();
    26bc:	00000180 	andeq	r0, r0, r0, lsl #3
        Spi2RxEnd_IrqHandler();
    26c0:	0000018a 	andeq	r0, r0, sl, lsl #3
    26c4:	8a500001 	bhi	14026d0 <__ram_ret_data_start+0x13fee40>
        Spi2TxEmpty_IrqHandler();
    26c8:	98000001 	stmdals	r0, {r0}
        Spi2Idle_IrqHandler();
    26cc:	04000001 	streq	r0, [r0], #-1
    26d0:	5001f300 	andpl	pc, r1, r0, lsl #6
        Spi2Err_IrqHandler();
    26d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
        Spi3TxEmpty_IrqHandler();
    26e0:	00016c00 	andeq	r6, r1, r0, lsl #24
        Spi3Idle_IrqHandler();
    26e4:	00017400 	andeq	r7, r1, r0, lsl #8
    26e8:	50000100 	andpl	r0, r0, r0, lsl #2
        Spi3Err_IrqHandler();
    26ec:	00000174 	andeq	r0, r0, r4, ror r1
        Spi4RxEnd_IrqHandler();
    26f0:	00000180 	andeq	r0, r0, r0, lsl #3
    26f4:	01f30004 	mvnseq	r0, r4
        Spi4TxEmpty_IrqHandler();
    26f8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
        Spi4Err_IrqHandler();
    2704:	014c0000 	mrseq	r0, (UNDEF: 76)
}
    2708:	01520000 	cmpeq	r2, r0
    270c:	00010000 	andeq	r0, r1, r0
    2710:	00015250 	andeq	r5, r1, r0, asr r2
    2714:	00015c00 	andeq	r5, r1, r0, lsl #24
    2718:	f3000400 	vshl.u8	d0, d0, d0
    271c:	009f5001 	addseq	r5, pc, r1
	...
    if ((VSSEL138 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2758:	ac000000 	stcge	0, cr0, [r0], {-0}
    275c:	ca000000 	bgt	2764 <IRQ138_Handler+0x44>
    2760:	01000000 	mrseq	r0, (UNDEF: 0)
    2764:	00ca5000 	sbceq	r5, sl, r0
    if ((VSSEL138 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2768:	00d00000 	sbcseq	r0, r0, r0
    276c:	00040000 	andeq	r0, r4, r0
    2770:	9f5001f3 	svcls	0x005001f3
    2774:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    u32Tmp1 = M4_TMR41->OCSRW;
    2778:	000000e2 	andeq	r0, r0, r2, ror #1
    if ((VSSEL138 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    277c:	e2500001 	subs	r0, r0, #1
    2780:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    2784:	04000000 	streq	r0, [r0], #-0
    2788:	5001f300 	andpl	pc, r1, r0, lsl #6
    if ((VSSEL138 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    278c:	0000e89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    2790:	0000f000 	andeq	pc, r0, r0
    2794:	50000100 	andpl	r0, r0, r0, lsl #2
    2798:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    u32Tmp1 = M4_TMR41->CCSR;
    279c:	000000f6 	strdeq	r0, [r0], -r6
    27a0:	01f30004 	mvnseq	r0, r4
    if ((VSSEL138 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    27a4:	00f69f50 	rscseq	r9, r6, r0, asr pc
    27a8:	00f80000 	rscseq	r0, r8, r0
    27ac:	00010000 	andeq	r0, r1, r0
    27b0:	0000f850 	andeq	pc, r0, r0, asr r8	; <UNPREDICTABLE>
    27b4:	0000fa00 	andeq	pc, r0, r0, lsl #20
    if ((VSSEL138 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    27b8:	f3000400 	vshl.u8	d0, d0, d0
    27bc:	fa9f5001 	blx	fe7d67c8 <__data_end_ram_ret__+0xde6e67c8>
    27c0:	fc000000 	stc2	0, cr0, [r0], {-0}
    27c4:	01000000 	mrseq	r0, (UNDEF: 0)
    u32Tmp1 = M4_TMR41->RCSR;
    27c8:	00fc5000 	rscseq	r5, ip, r0
    27cc:	00fe0000 	rscseq	r0, lr, r0
    if ((VSSEL138 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    27d0:	00040000 	andeq	r0, r4, r0
    27d4:	9f5001f3 	svcls	0x005001f3
    27d8:	000000fe 	strdeq	r0, [r0], -lr
    27dc:	00000108 	andeq	r0, r0, r8, lsl #2
    if ((VSSEL138 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    27e0:	08500001 	ldmdaeq	r0, {r0}^
    27e4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    27e8:	04000001 	streq	r0, [r0], #-1
    27ec:	5001f300 	andpl	pc, r1, r0, lsl #6
    27f0:	00010e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    if ((VSSEL138 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    27f4:	00011000 	andeq	r1, r1, r0
    27f8:	50000100 	andpl	r0, r0, r0, lsl #2
    27fc:	00000110 	andeq	r0, r0, r0, lsl r1
    u32Tmp1 = M4_TMR42->OCSRU;
    2800:	00000112 	andeq	r0, r0, r2, lsl r1
    2804:	01f30004 	mvnseq	r0, r4
    if ((VSSEL138 & BIT_MASK_16) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2808:	01129f50 	tsteq	r2, r0, asr pc
    280c:	01140000 	tsteq	r4, r0
    2810:	00010000 	andeq	r0, r1, r0
    if ((VSSEL138 & BIT_MASK_17) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2814:	00011450 	andeq	r1, r1, r0, asr r4
    2818:	00011600 	andeq	r1, r1, r0, lsl #12
    281c:	f3000400 	vshl.u8	d0, d0, d0
    2820:	169f5001 	ldrne	r5, [pc], r1
    u32Tmp1 = M4_TMR42->OCSRV;
    2824:	1a000001 	bne	2830 <IRQ138_Handler+0x110>
    if ((VSSEL138 & BIT_MASK_18) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2828:	01000001 	tsteq	r0, r1
    282c:	011a5000 	tsteq	sl, r0
    2830:	01200000 			; <UNDEFINED> instruction: 0x01200000
    2834:	00040000 	andeq	r0, r4, r0
    if ((VSSEL138 & BIT_MASK_19) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2838:	9f5001f3 	svcls	0x005001f3
    283c:	00000120 	andeq	r0, r0, r0, lsr #2
    2840:	00000124 	andeq	r0, r0, r4, lsr #2
    u32Tmp1 = M4_TMR42->OCSRW;
    2844:	24500001 	ldrbcs	r0, [r0], #-1
    2848:	2a000001 	bcs	2854 <IRQ138_Handler+0x134>
    if ((VSSEL138 & BIT_MASK_20) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    284c:	04000001 	streq	r0, [r0], #-1
    2850:	5001f300 	andpl	pc, r1, r0, lsl #6
    2854:	00012a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
    if ((VSSEL138 & BIT_MASK_21) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2858:	00012e00 	andeq	r2, r1, r0, lsl #28
    285c:	50000100 	andpl	r0, r0, r0, lsl #2
    2860:	0000012e 	andeq	r0, r0, lr, lsr #2
    2864:	00000134 	andeq	r0, r0, r4, lsr r1
    u32Tmp1 = M4_TMR42->CCSR;
    2868:	01f30004 	mvnseq	r0, r4
    286c:	01349f50 	teqeq	r4, r0, asr pc
    if ((VSSEL138 & BIT_MASK_22) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    2870:	01380000 	teqeq	r8, r0
    2874:	00010000 	andeq	r0, r1, r0
    2878:	00013850 	andeq	r3, r1, r0, asr r8
    287c:	00013e00 	andeq	r3, r1, r0, lsl #28
    if ((VSSEL138 & BIT_MASK_23) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    2880:	f3000400 	vshl.u8	d0, d0, d0
    2884:	3e9f5001 	cdpcc	0, 9, cr5, cr15, cr1, {0}
    2888:	42000001 	andmi	r0, r0, #1
    288c:	01000001 	tsteq	r0, r1
    u32Tmp1 = M4_TMR42->RCSR;
    2890:	01425000 	mrseq	r5, (UNDEF: 66)
    2894:	014c0000 	mrseq	r0, (UNDEF: 76)
    if ((VSSEL138 & BIT_MASK_24) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    2898:	00040000 	andeq	r0, r4, r0
    289c:	9f5001f3 	svcls	0x005001f3
	...
    if ((VSSEL138 & BIT_MASK_25) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    28a8:	00010003 	andeq	r0, r1, r3
	...
    if ((VSSEL138 & BIT_MASK_26) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    28bc:	000000ac 	andeq	r0, r0, ip, lsr #1
    28c0:	000000ce 	andeq	r0, r0, lr, asr #1
        Timer41GCMUH_IrqHandler();
    28c4:	9f300002 	svcls	0x00300002
    28c8:	000000ce 	andeq	r0, r0, lr, asr #1
        Timer41GCMUL_IrqHandler();
    28cc:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
        Timer41GCMVH_IrqHandler();
    28d0:	d0500001 	subsle	r0, r0, r1
    28d4:	e6000000 	str	r0, [r0], -r0
        Timer41GCMVL_IrqHandler();
    28d8:	02000000 	andeq	r0, r0, #0
        Timer41GCMWH_IrqHandler();
    28dc:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    28e0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
        Timer41GCMWL_IrqHandler();
    28e4:	02000000 	andeq	r0, r0, #0
        Timer41GOV_IrqHandler();
    28e8:	f69f3000 			; <UNDEFINED> instruction: 0xf69f3000
    28ec:	0c000000 	stceq	0, cr0, [r0], {-0}
        Timer41GUD_IrqHandler();
    28f0:	02000001 	andeq	r0, r0, #1
        Timer41ReloadU_IrqHandler();
    28f4:	0e9f3000 	cdpeq	0, 9, cr3, cr15, cr0, {0}
    28f8:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
        Timer41ReloadV_IrqHandler();
    28fc:	02000001 	andeq	r0, r0, #1
        Timer41ReloadW_IrqHandler();
    2900:	209f3000 	addscs	r3, pc, r0
    2904:	28000001 	stmdacs	r0, {r0}
        Timer41GCMUH_IrqHandler();
    2908:	02000001 	andeq	r0, r0, #1
        Timer41GCMUL_IrqHandler();
    290c:	2a9f3000 	bcs	fe7ce914 <__data_end_ram_ret__+0xde6de914>
    2910:	32000001 	andcc	r0, r0, #1
        Timer42GCMVH_IrqHandler();
    2914:	02000001 	andeq	r0, r0, #1
        Timer42GCMVL_IrqHandler();
    2918:	349f3000 	ldrcc	r3, [pc], #0	; 2920 <IRQ138_Handler+0x200>
    291c:	3c000001 	stccc	0, cr0, [r0], {1}
        Timer42GCMWH_IrqHandler();
    2920:	02000001 	andeq	r0, r0, #1
        Timer42GCMWL_IrqHandler();
    2924:	3e9f3000 	cdpcc	0, 9, cr3, cr15, cr0, {0}
    2928:	46000001 	strmi	r0, [r0], -r1
        Timer42GOV_IrqHandler();
    292c:	02000001 	andeq	r0, r0, #1
        Timer42GUD_IrqHandler();
    2930:	009f3000 	addseq	r3, pc, r0
	...
        Timer42ReloadV_IrqHandler();
    293c:	5c000000 	stcpl	0, cr0, [r0], {-0}
    2940:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
        Timer42ReloadW_IrqHandler();
    2944:	01000000 	mrseq	r0, (UNDEF: 0)
}
    2948:	00885000 	addeq	r5, r8, r0
    294c:	00940000 	addseq	r0, r4, r0
    2950:	00040000 	andeq	r0, r4, r0
{
    2954:	9f5001f3 	svcls	0x005001f3
	...
    if ((VSSEL139 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2964:	00000044 	andeq	r0, r0, r4, asr #32
    2968:	0000004e 	andeq	r0, r0, lr, asr #32
    296c:	4e500001 	cdpmi	0, 5, cr0, cr0, cr1, {0}
    2970:	5c000000 	stcpl	0, cr0, [r0], {-0}
    if ((VSSEL139 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2974:	04000000 	streq	r0, [r0], #-0
    2978:	5001f300 	andpl	pc, r1, r0, lsl #6
    297c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    if ((VSSEL139 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2988:	00003000 	andeq	r3, r0, r0
    298c:	00003800 	andeq	r3, r0, r0, lsl #16
    2990:	50000100 	andpl	r0, r0, r0, lsl #2
    if ((VSSEL139 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2994:	00000038 	andeq	r0, r0, r8, lsr r0
    2998:	00000044 	andeq	r0, r0, r4, asr #32
    299c:	01f30004 	mvnseq	r0, r4
    29a0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    if ((VSSEL139 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    29ac:	00340000 	eorseq	r0, r4, r0
    29b0:	00380000 	eorseq	r0, r8, r0
    29b4:	000b0000 	andeq	r0, fp, r0
    if ((VSSEL139 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    29b8:	00700073 	rsbseq	r0, r0, r3, ror r0
    29bc:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xfffff0f8
    29c0:	389f1a31 	ldmcc	pc, {r0, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
    u32Tmp1 = M4_TMR43->CCSR;
    29c4:	44000000 	strmi	r0, [r0], #-0
    29c8:	0c000000 	stceq	0, cr0, [r0], {-0}
    if ((VSSEL139 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    29cc:	f3007300 	vcgt.u8	d7, d0, d0
    29d0:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    29d4:	1a31251a 	bne	c4be44 <__ram_ret_data_start+0xc485b4>
    29d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    if ((VSSEL139 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    29e8:	00002800 	andeq	r2, r0, r0, lsl #16
    u32Tmp1 = M4_TMR43->RCSR;
    29ec:	50000100 	andpl	r0, r0, r0, lsl #2
    29f0:	00000028 	andeq	r0, r0, r8, lsr #32
    if ((VSSEL139 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    29f4:	00000030 	andeq	r0, r0, r0, lsr r0
    29f8:	01f30004 	mvnseq	r0, r4
    29fc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    if ((VSSEL139 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    2a08:	00000008 	andeq	r0, r0, r8
    2a0c:	00000030 	andeq	r0, r0, r0, lsr r0
    2a10:	00530001 	subseq	r0, r3, r1
    if ((VSSEL139 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    2a14:	00000000 	andeq	r0, r0, r0
    2a18:	Address 0x0000000000002a18 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000420 	andeq	r0, r0, r0, lsr #8
  14:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	2a1b0002 	bcs	6c0034 <__ram_ret_data_start+0x6bc7a4>
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  34:	00002c58 	andeq	r2, r0, r8, asr ip
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	88830002 	stmhi	r3, {r1}
  48:	00040001 	andeq	r0, r4, r1
  4c:	00000000 	andeq	r0, r0, r0
  50:	00003128 	andeq	r3, r0, r8, lsr #2
  54:	000003c8 	andeq	r0, r0, r8, asr #7
	...
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	cda20002 	stcgt	0, cr0, [r2, #8]!
  68:	00040001 	andeq	r0, r4, r1
	...
  78:	0000001c 	andeq	r0, r0, ip, lsl r0
  7c:	d7670002 	strble	r0, [r7, -r2]!
  80:	00040001 	andeq	r0, r4, r1
  84:	00000000 	andeq	r0, r0, r0
  88:	000034f0 	strdeq	r3, [r0], -r0
  8c:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	e19e0002 	orrs	r0, lr, r2
  a0:	00040001 	andeq	r0, r4, r1
  a4:	00000000 	andeq	r0, r0, r0
  a8:	00003528 	andeq	r3, r0, r8, lsr #10
  ac:	00000198 	muleq	r0, r8, r1
	...
  b8:	0000001c 	andeq	r0, r0, ip, lsl r0
  bc:	1d4b0002 	stclne	0, cr0, [fp, #-8]
  c0:	00040002 	andeq	r0, r4, r2
  c4:	00000000 	andeq	r0, r0, r0
  c8:	000036c0 	andeq	r3, r0, r0, asr #13
  cc:	0000013c 	andeq	r0, r0, ip, lsr r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000281 	andeq	r0, r0, r1, lsl #5
       4:	01c70003 	biceq	r0, r7, r3
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
      1c:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
      20:	36346632 			; <UNDEFINED> instruction: 0x36346632
      24:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
      28:	636d2f6c 	cmnvs	sp, #108, 30	; 0x1b0
      2c:	6f632f75 	svcvs	0x00632f75
      30:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
      34:	73752f00 	cmnvc	r5, #0, 30
      38:	69622f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
      3c:	63672f6e 	cmnvs	r7, #440	; 0x1b8
      40:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
      44:	6f6e2d6d 	svcvs	0x006e2d6d
      48:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
      4c:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
      50:	30322d38 	eorscc	r2, r2, r8, lsr sp
      54:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
      58:	70752d33 	rsbsvc	r2, r5, r3, lsr sp
      5c:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
      60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
      64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
      68:	61652d65 	cmnvs	r5, r5, ror #26
      6c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
      70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
      74:	6d2f6564 	cfstr32vs	mvfx6, [pc, #-400]!	; fffffeec <__data_end_ram_ret__+0xdff0feec>
      78:	69686361 	stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^
      7c:	2f00656e 	svccs	0x0000656e
      80:	2f727375 	svccs	0x00727375
      84:	2f6e6962 	svccs	0x006e6962
      88:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
      8c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
      90:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
      94:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
      98:	2d382d69 	ldccs	13, cr2, [r8, #-420]!	; 0xfffffe5c
      9c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
      a0:	2d33712d 	ldfcss	f7, [r3, #-180]!	; 0xffffff4c
      a4:	61647075 	smcvs	18181	; 0x4705
      a8:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; fffffee0 <__data_end_ram_ret__+0xdff0fee0>
      ac:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
      b0:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
      b4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
      b8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
      bc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
      c0:	332e382f 			; <UNDEFINED> instruction: 0x332e382f
      c4:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
      c8:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
      cc:	2f006564 	svccs	0x00006564
      d0:	2f727375 	svccs	0x00727375
      d4:	2f6e6962 	svccs	0x006e6962
      d8:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
      dc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
      e0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
      e4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
      e8:	2d382d69 	ldccs	13, cr2, [r8, #-420]!	; 0xfffffe5c
      ec:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
      f0:	2d33712d 	ldfcss	f7, [r3, #-180]!	; 0xffffff4c
      f4:	61647075 	smcvs	18181	; 0x4705
      f8:	612f6574 			; <UNDEFINED> instruction: 0x612f6574
      fc:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     100:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     104:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     108:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     10c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     110:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
     114:	682f2e00 	stmdavs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
     118:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
     11c:	5f783634 	svcpl	0x00783634
     120:	2f6c6464 	svccs	0x006c6464
     124:	2f75636d 	svccs	0x0075636d
     128:	49534d43 	ldmdbmi	r3, {r0, r1, r6, r8, sl, fp, lr}^
     12c:	6f432f53 	svcvs	0x00432f53
     130:	492f6572 	stmdbmi	pc!, {r1, r4, r5, r6, r8, sl, sp, lr}	; <UNPREDICTABLE>
     134:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     138:	00006564 	andeq	r6, r0, r4, ror #10
     13c:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     140:	685f6d65 	ldmdavs	pc, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     144:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
     148:	2e783634 	mrccs	6, 3, r3, cr8, cr4, {1}
     14c:	00010063 	andeq	r0, r1, r3, rrx
     150:	65645f00 	strbvs	r5, [r4, #-3840]!	; 0xfffff100
     154:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
     158:	79745f74 	ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     15c:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
     160:	00020068 	andeq	r0, r2, r8, rrx
     164:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     168:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
     16c:	00030068 	andeq	r0, r3, r8, rrx
     170:	79745f00 	ldmdbvc	r4!, {r8, r9, sl, fp, ip, lr}^
     174:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
     178:	00040068 	andeq	r0, r4, r8, rrx
     17c:	65657200 	strbvs	r7, [r5, #-512]!	; 0xfffffe00
     180:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     184:	00000400 	andeq	r0, r0, r0, lsl #8
     188:	6b636f6c 	blvs	18dbf40 <__ram_ret_data_start+0x18d86b0>
     18c:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
     190:	735f0000 	cmpvc	pc, #0
     194:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
     198:	00682e74 	rsbeq	r2, r8, r4, ror lr
     19c:	63000004 	movwvs	r0, #4
     1a0:	5f65726f 	svcpl	0x0065726f
     1a4:	2e346d63 	cdpcs	13, 3, cr6, cr4, cr3, {3}
     1a8:	00050068 	andeq	r0, r5, r8, rrx
     1ac:	33636800 	cmncc	r3, #0, 16
     1b0:	36346632 			; <UNDEFINED> instruction: 0x36346632
     1b4:	00682e78 	rsbeq	r2, r8, r8, ror lr
     1b8:	73000001 	movwvc	r0, #1
     1bc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
     1c0:	63685f6d 	cmnvs	r8, #436	; 0x1b4
     1c4:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
     1c8:	682e7836 	stmdavs	lr!, {r1, r2, r4, r5, fp, ip, sp, lr}
     1cc:	00000100 	andeq	r0, r0, r0, lsl #2
     1d0:	00010500 	andeq	r0, r1, r0, lsl #10
     1d4:	04200205 	strteq	r0, [r0], #-517	; 0xfffffdfb
     1d8:	d7030000 	strle	r0, [r3, -r0]
     1dc:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
     1e0:	05141313 	ldreq	r1, [r4, #-787]	; 0xfffffced
     1e4:	05010621 	streq	r0, [r1, #-1569]	; 0xfffff9df
     1e8:	05590605 	ldrbeq	r0, [r9, #-1541]	; 0xfffff9fb
     1ec:	1d05770d 	stcne	7, cr7, [r5, #-52]	; 0xffffffcc
     1f0:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
     1f4:	05223d06 	streq	r3, [r2, #-3334]!	; 0xfffff2fa
     1f8:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
     1fc:	223d060d 	eorscs	r0, sp, #13631488	; 0xd00000
     200:	01061d05 	tsteq	r6, r5, lsl #26
     204:	4b060d05 	blmi	183620 <__ram_ret_data_start+0x17fd90>
     208:	061d0522 	ldreq	r0, [sp], -r2, lsr #10
     20c:	060d0501 	streq	r0, [sp], -r1, lsl #10
     210:	1d05223d 	sfmne	f2, 4, [r5, #-244]	; 0xffffff0c
     214:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
     218:	05234b06 	streq	r4, [r3, #-2822]!	; 0xfffff4fa
     21c:	05010631 	streq	r0, [r1, #-1585]	; 0xfffff9cf
     220:	053d060d 	ldreq	r0, [sp, #-1549]!	; 0xfffff9f3
     224:	0501062c 	streq	r0, [r1, #-1580]	; 0xfffff9d4
     228:	054b060d 	strbeq	r0, [fp, #-1549]	; 0xfffff9f3
     22c:	0501062c 	streq	r0, [r1, #-1580]	; 0xfffff9d4
     230:	053d060d 	ldreq	r0, [sp, #-1549]!	; 0xfffff9f3
     234:	0501062c 	streq	r0, [r1, #-1580]	; 0xfffff9d4
     238:	054c060d 	strbeq	r0, [ip, #-1549]	; 0xfffff9f3
     23c:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
     240:	053e0611 	ldreq	r0, [lr, #-1553]!	; 0xfffff9ef
     244:	05010638 	streq	r0, [r1, #-1592]	; 0xfffff9c8
     248:	05202030 	streq	r2, [r0, #-48]!	; 0xffffffd0
     24c:	56052e3f 			; <UNDEFINED> instruction: 0x56052e3f
     250:	204e052e 	subcs	r0, lr, lr, lsr #10
     254:	052e2105 	streq	r2, [lr, #-261]!	; 0xfffffefb
     258:	053f0612 	ldreq	r0, [pc, #-1554]!	; fffffc4e <__data_end_ram_ret__+0xdff0fc4e>
     25c:	37051411 	smladcc	r5, r1, r4, r1
     260:	2f050106 	svccs	0x00050106
     264:	3e052020 	cdpcc	0, 0, cr2, cr5, cr0, {1}
     268:	2e55052e 	cdpcs	5, 5, cr0, cr5, cr14, {1}
     26c:	05204d05 	streq	r4, [r0, #-3333]!	; 0xfffff2fb
     270:	01052e21 	tsteq	r5, r1, lsr #28
     274:	4f030636 	svcmi	0x00030636
     278:	2105059e 			; <UNDEFINED> instruction: 0x2105059e
     27c:	2f060105 	svccs	0x00060105
     280:	01000102 	tsteq	r0, r2, lsl #2
     284:	00321601 	eorseq	r1, r2, r1, lsl #12
     288:	38000300 	stmdacc	r0, {r8, r9}
     28c:	02000002 	andeq	r0, r0, #2
     290:	0d0efb01 	vstreq	d15, [lr, #-4]
     294:	01010100 	mrseq	r0, (UNDEF: 17)
     298:	00000001 	andeq	r0, r0, r1
     29c:	01000001 	tsteq	r0, r1
     2a0:	63682f2e 	cmnvs	r8, #46, 30	; 0xb8
     2a4:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
     2a8:	645f7836 	ldrbvs	r7, [pc], #-2102	; 2b0 <__Vectors_Size+0x30>
     2ac:	642f6c64 	strtvs	r6, [pc], #-3172	; 2b4 <__Vectors_Size+0x34>
     2b0:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     2b4:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
     2b8:	2f2e0063 	svccs	0x002e0063
     2bc:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
     2c0:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
     2c4:	6c64645f 	cfstrdvs	mvd6, [r4], #-380	; 0xfffffe84
     2c8:	75636d2f 	strbvc	r6, [r3, #-3375]!	; 0xfffff2d1
     2cc:	534d432f 	movtpl	r4, #54063	; 0xd32f
     2d0:	432f5349 			; <UNDEFINED> instruction: 0x432f5349
     2d4:	2f65726f 	svccs	0x0065726f
     2d8:	6c636e49 	stclvs	14, cr6, [r3], #-292	; 0xfffffedc
     2dc:	00656475 	rsbeq	r6, r5, r5, ror r4
     2e0:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
     2e4:	6e69622f 	cdpvs	2, 6, cr6, cr9, cr15, {1}
     2e8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     2ec:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
     2f0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     2f4:	61652d65 	cmnvs	r5, r5, ror #26
     2f8:	382d6962 	stmdacc	sp!, {r1, r5, r6, r8, fp, sp, lr}
     2fc:	3130322d 	teqcc	r0, sp, lsr #4
     300:	33712d39 	cmncc	r1, #3648	; 0xe40
     304:	6470752d 	ldrbtvs	r7, [r0], #-1325	; 0xfffffad3
     308:	2f657461 	svccs	0x00657461
     30c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     310:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     314:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     318:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     31c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     320:	616d2f65 	cmnvs	sp, r5, ror #30
     324:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
     328:	752f0065 	strvc	r0, [pc, #-101]!	; 2cb <__Vectors_Size+0x4b>
     32c:	622f7273 	eorvs	r7, pc, #805306375	; 0x30000007
     330:	672f6e69 	strvs	r6, [pc, -r9, ror #28]!
     334:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
     338:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     33c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     340:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     344:	322d382d 	eorcc	r3, sp, #2949120	; 0x2d0000
     348:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
     34c:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
     350:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
     354:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     358:	63672f62 	cmnvs	r7, #392	; 0x188
     35c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     360:	6f6e2d6d 	svcvs	0x006e2d6d
     364:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     368:	2f696261 	svccs	0x00696261
     36c:	2e332e38 	mrccs	14, 1, r2, cr3, cr8, {1}
     370:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
     374:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     378:	752f0065 	strvc	r0, [pc, #-101]!	; 31b <__Vectors_Size+0x9b>
     37c:	622f7273 	eorvs	r7, pc, #805306375	; 0x30000007
     380:	672f6e69 	strvs	r6, [pc, -r9, ror #28]!
     384:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
     388:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     38c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     390:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     394:	322d382d 	eorcc	r3, sp, #2949120	; 0x2d0000
     398:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
     39c:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
     3a0:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
     3a4:	72612f65 	rsbvc	r2, r1, #404	; 0x194
     3a8:	6f6e2d6d 	svcvs	0x006e2d6d
     3ac:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     3b0:	2f696261 	svccs	0x00696261
     3b4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     3b8:	2f656475 	svccs	0x00656475
     3bc:	00737973 	rsbseq	r7, r3, r3, ror r9
     3c0:	63682f2e 	cmnvs	r8, #46, 30	; 0xb8
     3c4:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
     3c8:	645f7836 	ldrbvs	r7, [pc], #-2102	; 3d0 <__Vectors_Size+0x150>
     3cc:	6d2f6c64 	stcvs	12, cr6, [pc, #-400]!	; 244 <__Vectors+0x244>
     3d0:	632f7563 			; <UNDEFINED> instruction: 0x632f7563
     3d4:	6f6d6d6f 	svcvs	0x006d6d6f
     3d8:	2f2e006e 	svccs	0x002e006e
     3dc:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
     3e0:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
     3e4:	6c64645f 	cfstrdvs	mvd6, [r4], #-380	; 0xfffffe84
     3e8:	6972642f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, sp, lr}^
     3ec:	2f726576 	svccs	0x00726576
     3f0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     3f4:	33636800 	cmncc	r3, #0, 16
     3f8:	36346632 			; <UNDEFINED> instruction: 0x36346632
     3fc:	6e695f78 	mcrvs	15, 3, r5, cr9, cr8, {3}
     400:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     404:	73747075 	cmnvc	r4, #117	; 0x75
     408:	0100632e 	tsteq	r0, lr, lsr #6
     40c:	6f630000 	svcvs	0x00630000
     410:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
     414:	682e346d 	stmdavs	lr!, {r0, r2, r3, r5, r6, sl, ip, sp}
     418:	00000200 	andeq	r0, r0, r0, lsl #4
     41c:	69736d63 	ldmdbvs	r3!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
    tmp = M4_SYSREG->CMU_CKSWR_f.CKSW;
     420:	63675f73 	cmnvs	r7, #460	; 0x1cc
     424:	00682e63 	rsbeq	r2, r8, r3, ror #28
     428:	5f000002 	svcpl	0x00000002
    switch (tmp)
     42c:	61666564 	cmnvs	r6, r4, ror #10
     430:	5f746c75 	svcpl	0x00746c75
     434:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
            SystemCoreClock = HRC_VALUE;
     438:	00682e73 	rsbeq	r2, r8, r3, ror lr
     43c:	73000003 	movwvc	r0, #3
            SystemCoreClock = MRC_VALUE;
     440:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
     444:	00682e66 	rsbeq	r2, r8, r6, ror #28
            SystemCoreClock = LRC_VALUE;
     448:	5f000004 	svcpl	0x00000004
     44c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
            break;
     450:	00682e73 	rsbeq	r2, r8, r3, ror lr
            SystemCoreClock = XTAL_VALUE;
     454:	72000005 	andvc	r0, r0, #5
            break;
     458:	746e6565 	strbtvc	r6, [lr], #-1381	; 0xfffffa9b
            SystemCoreClock = XTAL32_VALUE;
     45c:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
     460:	6f6c0000 	svcvs	0x006c0000
            pllsource = M4_SYSREG->CMU_PLLCFGR_f.PLLSRC;
     464:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
     468:	00000500 	andeq	r0, r0, r0, lsl #10
            plln = M4_SYSREG->CMU_PLLCFGR_f.MPLLN;
     46c:	6474735f 	ldrbtvs	r7, [r4], #-863	; 0xfffffca1
     470:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
            pllp = M4_SYSREG->CMU_PLLCFGR_f.MPLLP;
     474:	00050068 	andeq	r0, r5, r8, rrx
            pllm = M4_SYSREG->CMU_PLLCFGR_f.MPLLM;
     478:	33636800 	cmncc	r3, #0, 16
     47c:	6f635f32 	svcvs	0x00635f32
            if (0ul == pllsource)
     480:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
     484:	0600682e 	streq	r6, [r0], -lr, lsr #16
                SystemCoreClock = (XTAL_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     488:	63680000 	cmnvs	r8, #0
     48c:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
     490:	682e7836 	stmdavs	lr!, {r1, r2, r4, r5, fp, ip, sp, lr}
     494:	00000600 	andeq	r0, r0, r0, lsl #12
     498:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     49c:	685f6d65 	ldmdavs	pc, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
                SystemCoreClock = (HRC_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     4a0:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
     4a4:	2e783634 	mrccs	6, 3, r3, cr8, cr4, {1}
     4a8:	00060068 	andeq	r0, r6, r8, rrx
     4ac:	33636800 	cmncc	r3, #0, 16
     4b0:	36346632 			; <UNDEFINED> instruction: 0x36346632
}
     4b4:	6e695f78 	mcrvs	15, 3, r5, cr9, cr8, {3}
     4b8:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     4bc:	73747075 	cmnvc	r4, #117	; 0x75
     4c0:	0700682e 	streq	r6, [r0, -lr, lsr #16]
     4c4:	05000000 	streq	r0, [r0, #-0]
{
     4c8:	02050001 	andeq	r0, r5, #1
    SystemCoreClockUpdate();
     4cc:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
{
     4d0:	01018703 	tsteq	r1, r3, lsl #14
        NVIC_ISER_BAK[u8Cnt] = NVIC->ISER[u8Cnt];
     4d4:	132f0505 			; <UNDEFINED> instruction: 0x132f0505
     4d8:	05151313 	ldreq	r1, [r5, #-787]	; 0xfffffced
     4dc:	2a051409 	bcs	145508 <__ram_ret_data_start+0x141c78>
     4e0:	1e050106 	adfnes	f0, f5, f6
     4e4:	0609052e 	streq	r0, [r9], -lr, lsr #10
     4e8:	062a052e 	strteq	r0, [sl], -lr, lsr #10
     4ec:	201e0501 	andscs	r0, lr, r1, lsl #10
     4f0:	20060905 	andcs	r0, r6, r5, lsl #18
     4f4:	01062a05 	tsteq	r6, r5, lsl #20
     4f8:	05201e05 	streq	r1, [r0, #-3589]!	; 0xfffff1fb
     4fc:	05200609 	streq	r0, [r0, #-1545]!	; 0xfffff9f7
     500:	0501062a 	streq	r0, [r1, #-1578]	; 0xfffff9d6
  __ASM volatile ("dsb 0xF":::"memory");
     504:	0905201e 	stmdbeq	r5, {r1, r2, r3, r4, sp}
  __ASM volatile ("isb 0xF":::"memory");
     508:	2a052006 	bcs	148528 <__ram_ret_data_start+0x144c98>
    for (u8Cnt = 128u; u8Cnt < 144u; u8Cnt++)
     50c:	1e050106 	adfnes	f0, f5, f6
     510:	02042020 	andeq	r2, r4, #32
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     514:	af032d05 	svcge	0x00032d05
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     518:	2b05200c 	blcs	148550 <__ram_ret_data_start+0x144cc0>
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     51c:	01042020 	tsteq	r4, r0, lsr #32
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     520:	02000905 	andeq	r0, r0, #81920	; 0x14000
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     524:	03060304 	movweq	r0, #25348	; 0x6304
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     528:	040173d7 	streq	r7, [r1], #-983	; 0xfffffc29
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     52c:	00160502 	andseq	r0, r6, r2, lsl #10
            switch (stcIntSel->INTSEL)
     530:	03030402 	movweq	r0, #13314	; 0x3402
     534:	05010ca5 	streq	r0, [r1, #-3237]	; 0xfffff35b
     538:	04020003 	streq	r0, [r2], #-3
     53c:	05051403 	streq	r1, [r5, #-1027]	; 0xfffffbfd
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN4)
     540:	03040200 	movweq	r0, #16896	; 0x4200
     544:	00220514 	eoreq	r0, r2, r4, lsl r5
     548:	06030402 	streq	r0, [r3], -r2, lsl #8
     54c:	002d0501 	eoreq	r0, sp, r1, lsl #10
     550:	3c030402 	cfstrscc	mvf0, [r3], {2}
     554:	02002b05 	andeq	r2, r0, #5120	; 0x1400
     558:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
     55c:	04020005 	streq	r0, [r2], #-5
  __ASM volatile ("dsb 0xF":::"memory");
     560:	043d0603 	ldrteq	r0, [sp], #-1539	; 0xfffff9fd
  __ASM volatile ("isb 0xF":::"memory");
     564:	001b0503 	andseq	r0, fp, r3, lsl #10
            switch (stcIntSel->INTSEL)
     568:	03030402 	movweq	r0, #13314	; 0x3402
     56c:	050179ac 	streq	r7, [r1, #-2476]	; 0xfffff654
     570:	04020003 	streq	r0, [r2], #-3
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN1)
     574:	02041403 	andeq	r1, r4, #50331648	; 0x3000000
     578:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
     57c:	d3030304 	movwle	r0, #13060	; 0x3304
     580:	03042e06 	movweq	r2, #19974	; 0x4e06
     584:	02001b05 	andeq	r1, r0, #5120	; 0x1400
     588:	a0030304 	andge	r0, r3, r4, lsl #6
     58c:	03050179 	movweq	r0, #20857	; 0x5179
  __ASM volatile ("dsb 0xF":::"memory");
     590:	03040200 	movweq	r0, #16896	; 0x4200
  __ASM volatile ("isb 0xF":::"memory");
     594:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
     598:	002e0603 	eoreq	r0, lr, r3, lsl #12
            switch (stcIntSel->INTSEL)
     59c:	20030402 	andcs	r0, r3, r2, lsl #8
     5a0:	05050104 	streq	r0, [r5, #-260]	; 0xfffffefc
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN7)
     5a4:	03040200 	movweq	r0, #16896	; 0x4200
     5a8:	017ab103 	cmneq	sl, r3, lsl #2
     5ac:	05434905 	strbeq	r4, [r3, #-2309]	; 0xfffff6fb
     5b0:	01860322 	orreq	r0, r6, r2, lsr #6
     5b4:	7f940320 	svcvc	0x00940320
     5b8:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
     5bc:	56033434 			; <UNDEFINED> instruction: 0x56033434
  __ASM volatile ("dsb 0xF":::"memory");
     5c0:	20180320 	andscs	r0, r8, r0, lsr #6
  __ASM volatile ("isb 0xF":::"memory");
     5c4:	05201803 	streq	r1, [r0, #-2051]!	; 0xfffff7fd
     5c8:	2e4d030d 	cdpcs	3, 4, cr0, cr13, cr13, {0}
            switch (stcIntSel->INTSEL)
     5cc:	03061505 	movweq	r1, #25861	; 0x6505
     5d0:	059000d1 	ldreq	r0, [r0, #209]	; 0xd1
     5d4:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
     5d8:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
     5dc:	02043006 	andeq	r3, r4, #6
     5e0:	c8031605 	stmdagt	r3, {r0, r2, r9, sl, ip}
     5e4:	0305010b 	movweq	r0, #20747	; 0x510b
     5e8:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
     5ec:	01062205 	tsteq	r6, r5, lsl #4
     5f0:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
     5f4:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
     5f8:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
    for (u8Cnt = 0u; u8Cnt < 128u; u8Cnt++)
     5fc:	03045906 	movweq	r5, #18694	; 0x4906
     600:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * u8Cnt));
     604:	03050179 	movweq	r0, #20857	; 0x5179
     608:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
        u32WakeupSrc = stcIntSel->INTSEL;
     60c:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
     610:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     614:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
     618:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     61c:	01043c06 	tsteq	r4, r6, lsl #24
     620:	bd030d05 	stclt	13, cr0, [r3, #-20]	; 0xffffffec
     624:	1505017a 	strne	r0, [r5, #-378]	; 0xfffffe86
     628:	583f0306 	ldmdapl	pc!, {r1, r2, r8, r9}	; <UNPREDICTABLE>
     62c:	01062205 	tsteq	r6, r5, lsl #4
     630:	052e1805 	streq	r1, [lr, #-2053]!	; 0xfffff7fb
     634:	04300619 	ldrteq	r0, [r0], #-1561	; 0xfffff9e7
     638:	03160502 	tsteq	r6, #8388608	; 0x800000
     63c:	05010bda 	streq	r0, [r1, #-3034]	; 0xfffff426
            switch (stcIntSel->INTSEL)
     640:	05051403 	streq	r1, [r5, #-1027]	; 0xfffffbfd
     644:	06220514 			; <UNDEFINED> instruction: 0x06220514
     648:	20510501 	subscs	r0, r1, r1, lsl #10
     64c:	202e2d05 	eorcs	r2, lr, r5, lsl #26
     650:	052e2b05 	streq	r2, [lr, #-2821]!	; 0xfffff4fb
     654:	04590605 	ldrbeq	r0, [r9], #-1541	; 0xfffff9fb
     658:	031b0503 	tsteq	fp, #12582912	; 0xc00000
     65c:	050179ac 	streq	r7, [r1, #-2476]	; 0xfffff654
     660:	02041403 	andeq	r1, r4, #50331648	; 0x3000000
     664:	d3030505 	movwle	r0, #13573	; 0x3505
     668:	03042e06 	movweq	r2, #19974	; 0x4e06
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN9)
     66c:	a0031b05 	andge	r1, r3, r5, lsl #22
     670:	03050179 	movweq	r0, #20857	; 0x5179
     674:	043c0614 	ldrteq	r0, [ip], #-1556	; 0xfffff9ec
     678:	030d0501 	movweq	r0, #54529	; 0xd501
     67c:	05017abd 	streq	r7, [r1, #-2749]	; 0xfffff543
     680:	e3030615 	movw	r0, #13845	; 0x3615
     684:	22055800 	andcs	r5, r5, #0, 16
     688:	18050106 	stmdane	r5, {r1, r2, r8}
  __ASM volatile ("dsb 0xF":::"memory");
     68c:	0619052e 	ldreq	r0, [r9], -lr, lsr #10
  __ASM volatile ("isb 0xF":::"memory");
     690:	05020422 	streq	r0, [r2, #-1058]	; 0xfffffbde
            switch (stcIntSel->INTSEL)
     694:	0bb60316 	bleq	fed812f4 <__data_end_ram_ret__+0xdec912f4>
     698:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     69c:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
     6a0:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
                    if (Reset == bM4_INTC_WUPEN_RTCALMWUEN)
     6a4:	2d052051 	stccs	0, cr2, [r5, #-324]	; 0xfffffebc
     6a8:	2b05202e 	blcs	148768 <__ram_ret_data_start+0x144ed8>
     6ac:	0605052e 	streq	r0, [r5], -lr, lsr #10
     6b0:	05030459 	streq	r0, [r3, #-1113]	; 0xfffffba7
     6b4:	79ac031b 	stmibvc	ip!, {r0, r1, r3, r4, r8, r9}
     6b8:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     6bc:	05050204 	streq	r0, [r5, #-516]	; 0xfffffdfc
     6c0:	2e06d303 	cdpcs	3, 0, cr13, cr6, cr3, {0}
  __ASM volatile ("dsb 0xF":::"memory");
     6c4:	1b050304 	blne	1412dc <__ram_ret_data_start+0x13da4c>
  __ASM volatile ("isb 0xF":::"memory");
     6c8:	0179a003 	cmneq	r9, r3
            switch (stcIntSel->INTSEL)
     6cc:	06140305 	ldreq	r0, [r4], -r5, lsl #6
     6d0:	0501043c 	streq	r0, [r1, #-1084]	; 0xfffffbc4
     6d4:	7abd030d 	bvc	fef41310 <__data_end_ram_ret__+0xdee51310>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN14)
     6d8:	05acba01 	streq	fp, [ip, #2561]!	; 0xa01
     6dc:	04020005 	streq	r0, [r2], #-5
     6e0:	20790302 	rsbscs	r0, r9, r2, lsl #6
     6e4:	02040200 	andeq	r0, r4, #0, 4
     6e8:	0609054a 	streq	r0, [r9], -sl, asr #10
     6ec:	06490522 	strbeq	r0, [r9], -r2, lsr #10
     6f0:	06090501 	streq	r0, [r9], -r1, lsl #10
  __ASM volatile ("dsb 0xF":::"memory");
     6f4:	0621054c 	strteq	r0, [r1], -ip, asr #10
  __ASM volatile ("isb 0xF":::"memory");
     6f8:	06090501 	streq	r0, [r9], -r1, lsl #10
     6fc:	060c054b 	streq	r0, [ip], -fp, asr #10
            switch (stcIntSel->INTSEL)
     700:	000d0501 	andeq	r0, sp, r1, lsl #10
     704:	74010402 	strvc	r0, [r1], #-1026	; 0xfffffbfe
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     708:	1e05e606 	cfmadd32ne	mvax0, mvfx14, mvfx5, mvfx6
     70c:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
     710:	0615054a 	ldreq	r0, [r5], -sl, asr #10
     714:	0800ef03 	stmdaeq	r0, {r0, r1, r8, r9, sl, fp, sp, lr, pc}
     718:	06220520 	strteq	r0, [r2], -r0, lsr #10
     71c:	2e180501 	cfmul32cs	mvfx0, mvfx8, mvfx1
     720:	30061905 	andcc	r1, r6, r5, lsl #18
     724:	16050204 	strne	r0, [r5], -r4, lsl #4
  __ASM volatile ("dsb 0xF":::"memory");
     728:	010baa03 	tsteq	fp, r3, lsl #20
  __ASM volatile ("isb 0xF":::"memory");
     72c:	05140305 	ldreq	r0, [r4, #-773]	; 0xfffffcfb
                    if (Reset == bM4_INTC_WUPEN_SCIWEN)
     730:	22051405 	andcs	r1, r5, #83886080	; 0x5000000
     734:	51050106 	tstpl	r5, r6, lsl #2
     738:	2e2d0520 	cfsh64cs	mvdx0, mvdx13, #16
     73c:	2e2b0520 	cfsh64cs	mvdx0, mvdx11, #16
     740:	59060505 	stmdbpl	r6, {r0, r2, r8, sl}
     744:	1b050304 	blne	14135c <__ram_ret_data_start+0x13dacc>
     748:	0179ac03 	cmneq	r9, r3, lsl #24
     74c:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
  __ASM volatile ("dsb 0xF":::"memory");
     750:	03050502 	movweq	r0, #21762	; 0x5502
  __ASM volatile ("isb 0xF":::"memory");
     754:	042e06d3 	strteq	r0, [lr], #-1747	; 0xfffff92d
                    if (Reset == bM4_INTC_WUPEN_TMR0WUEN)
     758:	031b0503 	tsteq	fp, #12582912	; 0xc00000
     75c:	050179a0 	streq	r7, [r1, #-2464]	; 0xfffff660
     760:	3c061403 	cfstrscc	mvf1, [r6], {3}
     764:	0d050104 	stfeqs	f0, [r5, #-16]
     768:	017abd03 	cmneq	sl, r3, lsl #26
     76c:	03061505 	movweq	r1, #25861	; 0x6505
     770:	2205820f 	andcs	r8, r5, #-268435456	; 0xf0000000
     774:	18050106 	stmdane	r5, {r1, r2, r8}
  __ASM volatile ("dsb 0xF":::"memory");
     778:	0619052e 	ldreq	r0, [r9], -lr, lsr #10
  __ASM volatile ("isb 0xF":::"memory");
     77c:	05020430 	streq	r0, [r2, #-1072]	; 0xfffffbd0
     780:	0c8a0316 	stceq	3, cr0, [sl], {22}
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     784:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     788:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
     78c:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
     790:	2d052051 	stccs	0, cr2, [r5, #-324]	; 0xfffffebc
     794:	2b05202e 	blcs	148854 <__ram_ret_data_start+0x144fc4>
     798:	0605052e 	streq	r0, [r5], -lr, lsr #10
     79c:	05030459 	streq	r0, [r3, #-1113]	; 0xfffffba7
     7a0:	79ac031b 	stmibvc	ip!, {r0, r1, r3, r4, r8, r9}
  __ASM volatile ("dsb 0xF":::"memory");
     7a4:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
  __ASM volatile ("isb 0xF":::"memory");
     7a8:	05050204 	streq	r0, [r5, #-516]	; 0xfffffdfc
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     7ac:	2e06d303 	cdpcs	3, 0, cr13, cr6, cr3, {0}
     7b0:	1b050304 	blne	1413c8 <__ram_ret_data_start+0x13db38>
     7b4:	0179a003 	cmneq	r9, r3
     7b8:	06140305 	ldreq	r0, [r4], -r5, lsl #6
     7bc:	0501043c 	streq	r0, [r1, #-1084]	; 0xfffffbc4
     7c0:	7abd030d 	bvc	fef413fc <__data_end_ram_ret__+0xdee513fc>
     7c4:	06150501 	ldreq	r0, [r5], -r1, lsl #10
     7c8:	58018d03 	stmdapl	r1, {r0, r1, r8, sl, fp, pc}
  __ASM volatile ("dsb 0xF":::"memory");
     7cc:	01062205 	tsteq	r6, r5, lsl #4
  __ASM volatile ("isb 0xF":::"memory");
     7d0:	052e1805 	streq	r1, [lr, #-2053]!	; 0xfffff7fb
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     7d4:	04300619 	ldrteq	r0, [r0], #-1561	; 0xfffff9e7
     7d8:	03160502 	tsteq	r6, #8388608	; 0x800000
     7dc:	05010b8c 	streq	r0, [r1, #-2956]	; 0xfffff474
     7e0:	05051403 	streq	r1, [r5, #-1027]	; 0xfffffbfd
     7e4:	06220514 			; <UNDEFINED> instruction: 0x06220514
     7e8:	20510501 	subscs	r0, r1, r1, lsl #10
     7ec:	202e2d05 	eorcs	r2, lr, r5, lsl #26
     7f0:	052e2b05 	streq	r2, [lr, #-2821]!	; 0xfffff4fb
  __ASM volatile ("dsb 0xF":::"memory");
     7f4:	04590605 	ldrbeq	r0, [r9], #-1541	; 0xfffff9fb
  __ASM volatile ("isb 0xF":::"memory");
     7f8:	031b0503 	tsteq	fp, #12582912	; 0xc00000
     7fc:	050179ac 	streq	r7, [r1, #-2476]	; 0xfffff654
     800:	02041403 	andeq	r1, r4, #50331648	; 0x3000000
     804:	d3030505 	movwle	r0, #13573	; 0x3505
     808:	03042e06 	movweq	r2, #19974	; 0x4e06
     80c:	a0031b05 	andge	r1, r3, r5, lsl #22
     810:	03050179 	movweq	r0, #20857	; 0x5179
     814:	043c0614 	ldrteq	r0, [ip], #-1556	; 0xfffff9ec
     818:	030d0501 	movweq	r0, #54529	; 0xd501
     81c:	05017abd 	streq	r7, [r1, #-2749]	; 0xfffff543
     820:	33030615 	movwcc	r0, #13845	; 0x3615
     824:	06220558 			; <UNDEFINED> instruction: 0x06220558
     828:	20180501 	andscs	r0, r8, r1, lsl #10
     82c:	3e061905 	vmlacc.f16	s2, s12, s10	; <UNPREDICTABLE>
     830:	16050204 	strne	r0, [r5], -r4, lsl #4
     834:	010be603 	tsteq	fp, r3, lsl #12
     838:	05140305 	ldreq	r0, [r4, #-773]	; 0xfffffcfb
     83c:	22051405 	andcs	r1, r5, #83886080	; 0x5000000
     840:	51050106 	tstpl	r5, r6, lsl #2
     844:	2e2d0520 	cfsh64cs	mvdx0, mvdx13, #16
     848:	2e2b0520 	cfsh64cs	mvdx0, mvdx11, #16
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     84c:	59060505 	stmdbpl	r6, {r0, r2, r8, sl}
     850:	1b050304 	blne	141468 <__ram_ret_data_start+0x13dbd8>
     854:	0179ac03 	cmneq	r9, r3, lsl #24
     858:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
     85c:	03050502 	movweq	r0, #21762	; 0x5502
     860:	042e06d3 	strteq	r0, [lr], #-1747	; 0xfffff92d
     864:	031b0503 	tsteq	fp, #12582912	; 0xc00000
     868:	050179a0 	streq	r7, [r1, #-2464]	; 0xfffff660
  __ASM volatile ("dsb 0xF":::"memory");
     86c:	3c061403 	cfstrscc	mvf1, [r6], {3}
  __ASM volatile ("isb 0xF":::"memory");
     870:	15050104 	strne	r0, [r5, #-260]	; 0xfffffefc
     874:	7ac00306 	bvc	ff001494 <__data_end_ram_ret__+0xdef11494>
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     878:	06220501 	strteq	r0, [r2], -r1, lsl #10
     87c:	20180501 	andscs	r0, r8, r1, lsl #10
     880:	3e061905 	vmlacc.f16	s2, s12, s10	; <UNPREDICTABLE>
     884:	16050204 	strne	r0, [r5], -r4, lsl #4
     888:	010c9603 	tsteq	ip, r3, lsl #12
     88c:	05140305 	ldreq	r0, [r4, #-773]	; 0xfffffcfb
     890:	22051405 	andcs	r1, r5, #83886080	; 0x5000000
  __ASM volatile ("dsb 0xF":::"memory");
     894:	51050106 	tstpl	r5, r6, lsl #2
  __ASM volatile ("isb 0xF":::"memory");
     898:	2e2d0520 	cfsh64cs	mvdx0, mvdx13, #16
     89c:	2e2b0520 	cfsh64cs	mvdx0, mvdx11, #16
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN0)
     8a0:	59060505 	stmdbpl	r6, {r0, r2, r8, sl}
     8a4:	1b050304 	blne	1414bc <__ram_ret_data_start+0x13dc2c>
     8a8:	0179ac03 	cmneq	r9, r3, lsl #24
     8ac:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
     8b0:	03050502 	movweq	r0, #21762	; 0x5502
     8b4:	042e06d3 	strteq	r0, [lr], #-1747	; 0xfffff92d
     8b8:	031b0503 	tsteq	fp, #12582912	; 0xc00000
     8bc:	050179a0 	streq	r7, [r1, #-2464]	; 0xfffff660
  __ASM volatile ("dsb 0xF":::"memory");
     8c0:	3c061403 	cfstrscc	mvf1, [r6], {3}
  __ASM volatile ("isb 0xF":::"memory");
     8c4:	15050104 	strne	r0, [r5, #-260]	; 0xfffffefc
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN2)
     8c8:	7ac60306 	bvc	ff1814e8 <__data_end_ram_ret__+0xdf0914e8>
     8cc:	06220501 	strteq	r0, [r2], -r1, lsl #10
     8d0:	2e180501 	cfmul32cs	mvfx0, mvfx8, mvfx1
     8d4:	3e061905 	vmlacc.f16	s2, s12, s10	; <UNPREDICTABLE>
     8d8:	16050204 	strne	r0, [r5], -r4, lsl #4
     8dc:	010c9003 	tsteq	ip, r3
     8e0:	05140305 	ldreq	r0, [r4, #-773]	; 0xfffffcfb
     8e4:	22051405 	andcs	r1, r5, #83886080	; 0x5000000
  __ASM volatile ("dsb 0xF":::"memory");
     8e8:	51050106 	tstpl	r5, r6, lsl #2
  __ASM volatile ("isb 0xF":::"memory");
     8ec:	2e2d0520 	cfsh64cs	mvdx0, mvdx13, #16
     8f0:	2e2b0520 	cfsh64cs	mvdx0, mvdx11, #16
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN3)
     8f4:	59060505 	stmdbpl	r6, {r0, r2, r8, sl}
     8f8:	1b050304 	blne	141510 <__ram_ret_data_start+0x13dc80>
     8fc:	0179ac03 	cmneq	r9, r3, lsl #24
     900:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
     904:	03050502 	movweq	r0, #21762	; 0x5502
     908:	042e06d3 	strteq	r0, [lr], #-1747	; 0xfffff92d
     90c:	031b0503 	tsteq	fp, #12582912	; 0xc00000
     910:	050179a0 	streq	r7, [r1, #-2464]	; 0xfffff660
  __ASM volatile ("dsb 0xF":::"memory");
     914:	3c061403 	cfstrscc	mvf1, [r6], {3}
  __ASM volatile ("isb 0xF":::"memory");
     918:	15050104 	strne	r0, [r5, #-260]	; 0xfffffefc
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN5)
     91c:	7ad20306 	bvc	ff48153c <__data_end_ram_ret__+0xdf39153c>
     920:	06220501 	strteq	r0, [r2], -r1, lsl #10
     924:	2e180501 	cfmul32cs	mvfx0, mvfx8, mvfx1
     928:	3e061905 	vmlacc.f16	s2, s12, s10	; <UNPREDICTABLE>
     92c:	16050204 	strne	r0, [r5], -r4, lsl #4
     930:	010c8403 	tsteq	ip, r3, lsl #8
     934:	05140305 	ldreq	r0, [r4, #-773]	; 0xfffffcfb
     938:	22051405 	andcs	r1, r5, #83886080	; 0x5000000
  __ASM volatile ("dsb 0xF":::"memory");
     93c:	51050106 	tstpl	r5, r6, lsl #2
  __ASM volatile ("isb 0xF":::"memory");
     940:	2e2d0520 	cfsh64cs	mvdx0, mvdx13, #16
     944:	2e2b0520 	cfsh64cs	mvdx0, mvdx11, #16
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN6)
     948:	59060505 	stmdbpl	r6, {r0, r2, r8, sl}
     94c:	1b050304 	blne	141564 <__ram_ret_data_start+0x13dcd4>
     950:	0179ac03 	cmneq	r9, r3, lsl #24
     954:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
     958:	03050502 	movweq	r0, #21762	; 0x5502
     95c:	042e06d3 	strteq	r0, [lr], #-1747	; 0xfffff92d
     960:	031b0503 	tsteq	fp, #12582912	; 0xc00000
     964:	050179a0 	streq	r7, [r1, #-2464]	; 0xfffff660
  __ASM volatile ("dsb 0xF":::"memory");
     968:	3c061403 	cfstrscc	mvf1, [r6], {3}
  __ASM volatile ("isb 0xF":::"memory");
     96c:	15050104 	strne	r0, [r5, #-260]	; 0xfffffefc
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN8)
     970:	7ad80306 	bvc	ff601590 <__data_end_ram_ret__+0xdf511590>
     974:	06220501 	strteq	r0, [r2], -r1, lsl #10
     978:	20180501 	andscs	r0, r8, r1, lsl #10
     97c:	3e061905 	vmlacc.f16	s2, s12, s10	; <UNPREDICTABLE>
     980:	16050204 	strne	r0, [r5], -r4, lsl #4
     984:	010bfe03 	tsteq	fp, r3, lsl #28	; <UNPREDICTABLE>
     988:	05140305 	ldreq	r0, [r4, #-773]	; 0xfffffcfb
     98c:	22051405 	andcs	r1, r5, #83886080	; 0x5000000
  __ASM volatile ("dsb 0xF":::"memory");
     990:	51050106 	tstpl	r5, r6, lsl #2
  __ASM volatile ("isb 0xF":::"memory");
     994:	2e2d0520 	cfsh64cs	mvdx0, mvdx13, #16
     998:	2e2b0520 	cfsh64cs	mvdx0, mvdx11, #16
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN10)
     99c:	59060505 	stmdbpl	r6, {r0, r2, r8, sl}
     9a0:	1b050304 	blne	1415b8 <__ram_ret_data_start+0x13dd28>
     9a4:	0179ac03 	cmneq	r9, r3, lsl #24
     9a8:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
     9ac:	03050502 	movweq	r0, #21762	; 0x5502
     9b0:	042e06d3 	strteq	r0, [lr], #-1747	; 0xfffff92d
     9b4:	031b0503 	tsteq	fp, #12582912	; 0xc00000
     9b8:	050179a0 	streq	r7, [r1, #-2464]	; 0xfffff660
  __ASM volatile ("dsb 0xF":::"memory");
     9bc:	3c061403 	cfstrscc	mvf1, [r6], {3}
  __ASM volatile ("isb 0xF":::"memory");
     9c0:	15050104 	strne	r0, [r5, #-260]	; 0xfffffefc
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN11)
     9c4:	7ade0306 	bvc	ff7815e4 <__data_end_ram_ret__+0xdf6915e4>
     9c8:	06220501 	strteq	r0, [r2], -r1, lsl #10
     9cc:	2e180501 	cfmul32cs	mvfx0, mvfx8, mvfx1
     9d0:	3e061905 	vmlacc.f16	s2, s12, s10	; <UNPREDICTABLE>
     9d4:	16050204 	strne	r0, [r5], -r4, lsl #4
     9d8:	010bf803 	tsteq	fp, r3, lsl #16	; <UNPREDICTABLE>
     9dc:	05140305 	ldreq	r0, [r4, #-773]	; 0xfffffcfb
     9e0:	22051405 	andcs	r1, r5, #83886080	; 0x5000000
  __ASM volatile ("dsb 0xF":::"memory");
     9e4:	51050106 	tstpl	r5, r6, lsl #2
  __ASM volatile ("isb 0xF":::"memory");
     9e8:	2e2d0520 	cfsh64cs	mvdx0, mvdx13, #16
     9ec:	2e2b0520 	cfsh64cs	mvdx0, mvdx11, #16
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     9f0:	59060505 	stmdbpl	r6, {r0, r2, r8, sl}
     9f4:	1b050304 	blne	14160c <__ram_ret_data_start+0x13dd7c>
     9f8:	0179ac03 	cmneq	r9, r3, lsl #24
     9fc:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
     a00:	03050502 	movweq	r0, #21762	; 0x5502
     a04:	042e06d3 	strteq	r0, [lr], #-1747	; 0xfffff92d
     a08:	031b0503 	tsteq	fp, #12582912	; 0xc00000
     a0c:	050179a0 	streq	r7, [r1, #-2464]	; 0xfffff660
  __ASM volatile ("dsb 0xF":::"memory");
     a10:	02061403 	andeq	r1, r6, #50331648	; 0x3000000
  __ASM volatile ("isb 0xF":::"memory");
     a14:	0104122a 	tsteq	r4, sl, lsr #4
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN13)
     a18:	03061505 	movweq	r1, #25861	; 0x6505
     a1c:	05017ae4 	streq	r7, [r1, #-2788]	; 0xfffff51c
     a20:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
     a24:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
     a28:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
     a2c:	f2031605 	vmax.s8	d1, d3, d5
     a30:	0305010b 	movweq	r0, #20747	; 0x510b
     a34:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
  __ASM volatile ("dsb 0xF":::"memory");
     a38:	01062205 	tsteq	r6, r5, lsl #4
  __ASM volatile ("isb 0xF":::"memory");
     a3c:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
     a40:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN15)
     a44:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
     a48:	03045906 	movweq	r5, #18694	; 0x4906
     a4c:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
     a50:	03050179 	movweq	r0, #20857	; 0x5179
     a54:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
     a58:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
     a5c:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
     a60:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
  __ASM volatile ("dsb 0xF":::"memory");
     a64:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
  __ASM volatile ("isb 0xF":::"memory");
     a68:	01043c06 	tsteq	r4, r6, lsl #24
    en_result_t enRet = Ok;
     a6c:	03061505 	movweq	r1, #25861	; 0x6505
}
     a70:	05017aea 	streq	r7, [r1, #-2794]	; 0xfffff516
    return enRet;
     a74:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     a78:	19052018 	stmdbne	r5, {r3, r4, sp}
     a7c:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
     a80:	ec031605 	stc	6, cr1, [r3], {5}
        else if (INT_MAX != stcIntSel->INTSEL)
     a84:	0305010b 	movweq	r0, #20747	; 0x510b
     a88:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
     a8c:	01062205 	tsteq	r6, r5, lsl #4
     a90:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
     a94:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
     a98:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
     a9c:	03045906 	movweq	r5, #18694	; 0x4906
     aa0:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
     aa4:	03050179 	movweq	r0, #20857	; 0x5179
     aa8:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
  __ASM volatile ("dsb 0xF":::"memory");
     aac:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
  __ASM volatile ("isb 0xF":::"memory");
     ab0:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
     ab4:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
     ab8:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     abc:	01043c06 	tsteq	r4, r6, lsl #24
     ac0:	03061505 	movweq	r1, #25861	; 0x6505
     ac4:	05017af6 	streq	r7, [r1, #-2806]	; 0xfffff50a
     ac8:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
     acc:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
     ad0:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
     ad4:	e0031605 	and	r1, r3, r5, lsl #12
     ad8:	0305010b 	movweq	r0, #20747	; 0x510b
     adc:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
        NVIC->ISER[u8Cnt] = NVIC_ISER_BAK[u8Cnt];
     ae0:	01062205 	tsteq	r6, r5, lsl #4
     ae4:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
     ae8:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
     aec:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
     af0:	03045906 	movweq	r5, #18694	; 0x4906
     af4:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
}
     af8:	03050179 	movweq	r0, #20857	; 0x5179
     afc:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
     b00:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
{
     b04:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b08:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
     b0c:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     b10:	01043c06 	tsteq	r4, r6, lsl #24
     b14:	03061505 	movweq	r1, #25861	; 0x6505
     b18:	05017b82 	streq	r7, [r1, #-2946]	; 0xfffff47e
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b1c:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b20:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b24:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0)         +   \
     b28:	d4031605 	strle	r1, [r3], #-1541	; 0xfffff9fb
     b2c:	0305010b 	movweq	r0, #20747	; 0x510b
        if (0x1FFu == stcIntSel->INTSEL)
     b30:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
     b34:	01062205 	tsteq	r6, r5, lsl #4
     b38:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
            enRet = ErrorUninitialized;
     b3c:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
}
     b40:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
            stcIntSel->INTSEL = pstcIrqRegiConf->enIntSrc;
     b44:	03045906 	movweq	r5, #18694	; 0x4906
     b48:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
            IrqHandler[pstcIrqRegiConf->enIRQn] = pstcIrqRegiConf->pfnCallback;
     b4c:	03050179 	movweq	r0, #20857	; 0x5179
     b50:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
     b54:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
    en_result_t enRet = Ok;
     b58:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
        enRet = ErrorInvalidParameter;
     b5c:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
     b60:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     b64:	01043c06 	tsteq	r4, r6, lsl #24
    if ((enIRQn < Int000_IRQn) || (enIRQn > Int127_IRQn))
     b68:	03061505 	movweq	r1, #25861	; 0x6505
     b6c:	05017b88 	streq	r7, [r1, #-2952]	; 0xfffff478
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * enIRQn));
     b70:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
        stcIntSel->INTSEL = 0x1FFu;
     b74:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
     b78:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
     b7c:	ce031605 	cfmadd32gt	mvax0, mvfx1, mvfx3, mvfx5
        IrqHandler[enIRQn] = NULL;
     b80:	0305010b 	movweq	r0, #20747	; 0x510b
     b84:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
    en_result_t enRet = Ok;
     b88:	01062205 	tsteq	r6, r5, lsl #4
        enRet = ErrorInvalidParameter;
     b8c:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
}
     b90:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
     b94:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     b98:	03045906 	movweq	r5, #18694	; 0x4906
     b9c:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
    *VSSELx |= (uint32_t)(1ul << (enIntSrc & 0x1Fu));
     ba0:	03050179 	movweq	r0, #20857	; 0x5179
     ba4:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
     ba8:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
     bac:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
}
     bb0:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
     bb4:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     bb8:	01043c06 	tsteq	r4, r6, lsl #24
     bbc:	03061505 	movweq	r1, #25861	; 0x6505
    *VSSELx &= ~(uint32_t)(1ul << (enIntSrc & 0x1Fu));
     bc0:	05017b94 	streq	r7, [r1, #-2964]	; 0xfffff46c
     bc4:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
     bc8:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
     bcc:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
     bd0:	c2031605 	andgt	r1, r3, #5242880	; 0x500000
}
     bd4:	0305010b 	movweq	r0, #20747	; 0x510b
     bd8:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
    if (0ul != (u32WakeupSrc & 0xFD000000ul))
     bdc:	01062205 	tsteq	r6, r5, lsl #4
     be0:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
        M4_INTC->WUPEN |= u32WakeupSrc;
     be4:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
     be8:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
    en_result_t enRet = Ok;
     bec:	03045906 	movweq	r5, #18694	; 0x4906
}
     bf0:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
     bf4:	03050179 	movweq	r0, #20857	; 0x5179
    if (0ul != (u32WakeupSrc & 0xFD000000u))
     bf8:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
     bfc:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
        M4_INTC->WUPEN &= ~u32WakeupSrc;
     c00:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
     c04:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
    en_result_t enRet = Ok;
     c08:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
        enRet = ErrorInvalidParameter;
     c0c:	01043c06 	tsteq	r4, r6, lsl #24
}
     c10:	03061505 	movweq	r1, #25861	; 0x6505
    M4_INTC->EVTER |= u32Event;
     c14:	05017b9a 	streq	r7, [r1, #-2970]	; 0xfffff466
     c18:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
     c1c:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
}
     c20:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
     c24:	bc031605 	stclt	6, cr1, [r3], {5}
    M4_INTC->EVTER &= ~u32Event;
     c28:	0305010b 	movweq	r0, #20747	; 0x510b
     c2c:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
     c30:	01062205 	tsteq	r6, r5, lsl #4
     c34:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
}
     c38:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
     c3c:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
    M4_INTC->IER |= u32Int;
     c40:	03045906 	movweq	r5, #18694	; 0x4906
     c44:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
     c48:	03050179 	movweq	r0, #20857	; 0x5179
}
     c4c:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
     c50:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
    M4_INTC->IER &= ~u32Int;
     c54:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
     c58:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
     c5c:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     c60:	01043c06 	tsteq	r4, r6, lsl #24
}
     c64:	03061505 	movweq	r1, #25861	; 0x6505
     c68:	05017ba6 	streq	r7, [r1, #-2982]	; 0xfffff45a
{
     c6c:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
    NMI_IrqHandler();
     c70:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
{
     c74:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
    HardFault_IrqHandler();
     c78:	b0031605 	andlt	r1, r3, r5, lsl #12
{
     c7c:	0305010b 	movweq	r0, #20747	; 0x510b
    MemManage_IrqHandler();
     c80:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
{
     c84:	01062205 	tsteq	r6, r5, lsl #4
    BusFault_IrqHandler();
     c88:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
{
     c8c:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
    UsageFault_IrqHandler();
     c90:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
{
     c94:	03045906 	movweq	r5, #18694	; 0x4906
    SVC_IrqHandler();
     c98:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
{
     c9c:	03050179 	movweq	r0, #20857	; 0x5179
    DebugMon_IrqHandler();
     ca0:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
{
     ca4:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
    PendSV_IrqHandler();
     ca8:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
{
     cac:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
    SysTick_IrqHandler();
     cb0:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
{
     cb4:	01043c06 	tsteq	r4, r6, lsl #24
    if (NULL != IrqHandler[Int000_IRQn])
     cb8:	03061505 	movweq	r1, #25861	; 0x6505
        IrqHandler[Int000_IRQn]();
     cbc:	05017bb2 	streq	r7, [r1, #-2994]	; 0xfffff44e
}
     cc0:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
{
     cc4:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
    if (NULL != IrqHandler[Int001_IRQn])
     cc8:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
        IrqHandler[Int001_IRQn]();
     ccc:	a4031605 	strge	r1, [r3], #-1541	; 0xfffff9fb
}
     cd0:	0305010b 	movweq	r0, #20747	; 0x510b
{
     cd4:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
    if (NULL != IrqHandler[Int002_IRQn])
     cd8:	01062205 	tsteq	r6, r5, lsl #4
        IrqHandler[Int002_IRQn]();
     cdc:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
}
     ce0:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
{
     ce4:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
    if (NULL != IrqHandler[Int003_IRQn])
     ce8:	03045906 	movweq	r5, #18694	; 0x4906
        IrqHandler[Int003_IRQn]();
     cec:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
}
     cf0:	03050179 	movweq	r0, #20857	; 0x5179
{
     cf4:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
    if (NULL != IrqHandler[Int004_IRQn])
     cf8:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
        IrqHandler[Int004_IRQn]();
     cfc:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
}
     d00:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
{
     d04:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
    if (NULL != IrqHandler[Int005_IRQn])
     d08:	01043c06 	tsteq	r4, r6, lsl #24
        IrqHandler[Int005_IRQn]();
     d0c:	03061505 	movweq	r1, #25861	; 0x6505
}
     d10:	05017bb8 	streq	r7, [r1, #-3000]	; 0xfffff448
{
     d14:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
    if (NULL != IrqHandler[Int006_IRQn])
     d18:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
        IrqHandler[Int006_IRQn]();
     d1c:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
}
     d20:	9e031605 	cfmadd32ls	mvax0, mvfx1, mvfx3, mvfx5
{
     d24:	0305010b 	movweq	r0, #20747	; 0x510b
    if (NULL != IrqHandler[Int007_IRQn])
     d28:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
        IrqHandler[Int007_IRQn]();
     d2c:	01062205 	tsteq	r6, r5, lsl #4
}
     d30:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
{
     d34:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
    if (NULL != IrqHandler[Int008_IRQn])
     d38:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
        IrqHandler[Int008_IRQn]();
     d3c:	03045906 	movweq	r5, #18694	; 0x4906
}
     d40:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
{
     d44:	03050179 	movweq	r0, #20857	; 0x5179
    if (NULL != IrqHandler[Int009_IRQn])
     d48:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
        IrqHandler[Int009_IRQn]();
     d4c:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
}
     d50:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
{
     d54:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
    if (NULL != IrqHandler[Int010_IRQn])
     d58:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
        IrqHandler[Int010_IRQn]();
     d5c:	01043c06 	tsteq	r4, r6, lsl #24
}
     d60:	03061505 	movweq	r1, #25861	; 0x6505
{
     d64:	05017bbe 	streq	r7, [r1, #-3006]	; 0xfffff442
    if (NULL != IrqHandler[Int011_IRQn])
     d68:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
        IrqHandler[Int011_IRQn]();
     d6c:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
}
     d70:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
{
     d74:	98031605 	stmdals	r3, {r0, r2, r9, sl, ip}
    if (NULL != IrqHandler[Int012_IRQn])
     d78:	0305010b 	movweq	r0, #20747	; 0x510b
        IrqHandler[Int012_IRQn]();
     d7c:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
}
     d80:	01062205 	tsteq	r6, r5, lsl #4
{
     d84:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
    if (NULL != IrqHandler[Int013_IRQn])
     d88:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
        IrqHandler[Int013_IRQn]();
     d8c:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
}
     d90:	03045906 	movweq	r5, #18694	; 0x4906
{
     d94:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
    if (NULL != IrqHandler[Int014_IRQn])
     d98:	03050179 	movweq	r0, #20857	; 0x5179
        IrqHandler[Int014_IRQn]();
     d9c:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
}
     da0:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
{
     da4:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
    if (NULL != IrqHandler[Int015_IRQn])
     da8:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
        IrqHandler[Int015_IRQn]();
     dac:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
}
     db0:	01043c06 	tsteq	r4, r6, lsl #24
{
     db4:	03061505 	movweq	r1, #25861	; 0x6505
    if (NULL != IrqHandler[Int016_IRQn])
     db8:	05017bc4 	streq	r7, [r1, #-3012]	; 0xfffff43c
        IrqHandler[Int016_IRQn]();
     dbc:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
}
     dc0:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
{
     dc4:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
    if (NULL != IrqHandler[Int017_IRQn])
     dc8:	92031605 	andls	r1, r3, #5242880	; 0x500000
        IrqHandler[Int017_IRQn]();
     dcc:	0305010b 	movweq	r0, #20747	; 0x510b
}
     dd0:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
{
     dd4:	01062205 	tsteq	r6, r5, lsl #4
    if (NULL != IrqHandler[Int018_IRQn])
     dd8:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
        IrqHandler[Int018_IRQn]();
     ddc:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
}
     de0:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
{
     de4:	03045906 	movweq	r5, #18694	; 0x4906
    if (NULL != IrqHandler[Int019_IRQn])
     de8:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
        IrqHandler[Int019_IRQn]();
     dec:	03050179 	movweq	r0, #20857	; 0x5179
}
     df0:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
{
     df4:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
    if (NULL != IrqHandler[Int020_IRQn])
     df8:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
        IrqHandler[Int020_IRQn]();
     dfc:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
}
     e00:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
{
     e04:	01043c06 	tsteq	r4, r6, lsl #24
    if (NULL != IrqHandler[Int021_IRQn])
     e08:	03061505 	movweq	r1, #25861	; 0x6505
        IrqHandler[Int021_IRQn]();
     e0c:	05017bd0 	streq	r7, [r1, #-3024]	; 0xfffff430
}
     e10:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
{
     e14:	19052e18 	stmdbne	r5, {r3, r4, r9, sl, fp, sp}
    if (NULL != IrqHandler[Int022_IRQn])
     e18:	02043e06 	andeq	r3, r4, #6, 28	; 0x60
        IrqHandler[Int022_IRQn]();
     e1c:	86031605 	strhi	r1, [r3], -r5, lsl #12
}
     e20:	0305010b 	movweq	r0, #20747	; 0x510b
{
     e24:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
    if (NULL != IrqHandler[Int023_IRQn])
     e28:	01062205 	tsteq	r6, r5, lsl #4
        IrqHandler[Int023_IRQn]();
     e2c:	05205105 	streq	r5, [r0, #-261]!	; 0xfffffefb
}
     e30:	05202e2d 	streq	r2, [r0, #-3629]!	; 0xfffff1d3
{
     e34:	05052e2b 	streq	r2, [r5, #-3627]	; 0xfffff1d5
    if (NULL != IrqHandler[Int024_IRQn])
     e38:	03045906 	movweq	r5, #18694	; 0x4906
        IrqHandler[Int024_IRQn]();
     e3c:	ac031b05 			; <UNDEFINED> instruction: 0xac031b05
}
     e40:	03050179 	movweq	r0, #20857	; 0x5179
{
     e44:	05020414 	streq	r0, [r2, #-1044]	; 0xfffffbec
    if (NULL != IrqHandler[Int025_IRQn])
     e48:	06d30305 	ldrbeq	r0, [r3], r5, lsl #6
        IrqHandler[Int025_IRQn]();
     e4c:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
}
     e50:	79a0031b 	stmibvc	r0!, {r0, r1, r3, r4, r8, r9}
{
     e54:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
    if (NULL != IrqHandler[Int026_IRQn])
     e58:	01043c06 	tsteq	r4, r6, lsl #24
        IrqHandler[Int026_IRQn]();
     e5c:	a8031105 	stmdage	r3, {r0, r2, r8, ip}
}
     e60:	0105017a 	tsteq	r5, sl, ror r1
{
     e64:	2001bd03 	andcs	fp, r1, r3, lsl #26
    if (NULL != IrqHandler[Int027_IRQn])
     e68:	05291305 	streq	r1, [r9, #-773]!	; 0xfffffcfb
        IrqHandler[Int027_IRQn]();
     e6c:	05240605 	streq	r0, [r4, #-1541]!	; 0xfffff9fb
}
     e70:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
{
     e74:	7ed7030d 	cdpvc	3, 13, cr0, cr7, cr13, {0}
    if (NULL != IrqHandler[Int028_IRQn])
     e78:	04020020 	streq	r0, [r2], #-32	; 0xffffffe0
        IrqHandler[Int028_IRQn]();
     e7c:	0e054a09 	vmlaeq.f32	s8, s10, s18
}
     e80:	019f0306 	orrseq	r0, pc, r6, lsl #6
{
     e84:	0626053c 			; <UNDEFINED> instruction: 0x0626053c
    if (NULL != IrqHandler[Int029_IRQn])
     e88:	4a110501 	bmi	442294 <__ram_ret_data_start+0x43ea04>
        IrqHandler[Int029_IRQn]();
     e8c:	060d052e 	streq	r0, [sp], -lr, lsr #10
}
     e90:	05020430 	streq	r0, [r2, #-1072]	; 0xfffffbd0
{
     e94:	0afc0316 	beq	fff01af4 <__data_end_ram_ret__+0xdfe11af4>
    if (NULL != IrqHandler[Int030_IRQn])
     e98:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
        IrqHandler[Int030_IRQn]();
     e9c:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
}
     ea0:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
{
     ea4:	2d052051 	stccs	0, cr2, [r5, #-324]	; 0xfffffebc
    if (NULL != IrqHandler[Int031_IRQn])
     ea8:	2b05202e 	blcs	148f68 <__ram_ret_data_start+0x1456d8>
        IrqHandler[Int031_IRQn]();
     eac:	0605052e 	streq	r0, [r5], -lr, lsr #10
}
     eb0:	05030459 	streq	r0, [r3, #-1113]	; 0xfffffba7
{
     eb4:	79ac031b 	stmibvc	ip!, {r0, r1, r3, r4, r8, r9}
    if (NULL != IrqHandler[Int032_IRQn])
     eb8:	14030501 	strne	r0, [r3], #-1281	; 0xfffffaff
     ebc:	05050204 	streq	r0, [r5, #-516]	; 0xfffffdfc
}
     ec0:	2e06d303 	cdpcs	3, 0, cr13, cr6, cr3, {0}
     ec4:	1b050304 	blne	141adc <__ram_ret_data_start+0x13e24c>
{
     ec8:	0179a003 	cmneq	r9, r3
    if (NULL != IrqHandler[Int033_IRQn])
     ecc:	04140305 	ldreq	r0, [r4], #-773	; 0xfffffcfb
     ed0:	03010501 	movweq	r0, #5377	; 0x1501
}
     ed4:	82087bf1 	andhi	r7, r8, #246784	; 0x3c400
     ed8:	14130505 	ldrne	r0, [r3], #-1285	; 0xfffffafb
{
     edc:	05140905 	ldreq	r0, [r4, #-2309]	; 0xfffff6fb
    if (NULL != IrqHandler[Int034_IRQn])
     ee0:	0501062a 	streq	r0, [r1, #-1578]	; 0xfffff9d6
     ee4:	09052e1b 	stmdbeq	r5, {r0, r1, r3, r4, r9, sl, fp, sp}
}
     ee8:	2a052e06 	bcs	14c708 <__ram_ret_data_start+0x148e78>
     eec:	1b050106 	blne	14130c <__ram_ret_data_start+0x13da7c>
{
     ef0:	06090520 	streq	r0, [r9], -r0, lsr #10
    if (NULL != IrqHandler[Int035_IRQn])
     ef4:	062a0520 	strteq	r0, [sl], -r0, lsr #10
     ef8:	201b0501 	andscs	r0, fp, r1, lsl #10
}
     efc:	20060905 	andcs	r0, r6, r5, lsl #18
     f00:	01062a05 	tsteq	r6, r5, lsl #20
{
     f04:	05201b05 	streq	r1, [r0, #-2821]!	; 0xfffff4fb
    if (NULL != IrqHandler[Int036_IRQn])
     f08:	05200609 	streq	r0, [r0, #-1545]!	; 0xfffff9f7
     f0c:	0501062a 	streq	r0, [r1, #-1578]	; 0xfffff9d6
}
     f10:	0505201b 	streq	r2, [r5, #-27]	; 0xffffffe5
     f14:	01052206 	tsteq	r5, r6, lsl #4
{
     f18:	00061306 	andeq	r1, r6, r6, lsl #6
    if (NULL != IrqHandler[Int037_IRQn])
     f1c:	0b040205 	bleq	101738 <__ram_ret_data_start+0xfdea8>
     f20:	12030000 	andne	r0, r3, #0
}
     f24:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
     f28:	13220605 			; <UNDEFINED> instruction: 0x13220605
{
     f2c:	05153c05 	ldreq	r3, [r5, #-3077]	; 0xfffff3fb
    if (NULL != IrqHandler[Int038_IRQn])
     f30:	1c051505 	cfstr32ne	mvfx1, [r5], {5}
     f34:	26050106 	strcs	r0, [r5], -r6, lsl #2
}
     f38:	202b0520 	eorcs	r0, fp, r0, lsr #10
     f3c:	053c4705 	ldreq	r4, [ip, #-1797]!	; 0xfffff8fb
{
     f40:	08052e2f 	stmdaeq	r5, {r0, r1, r2, r3, r5, r9, sl, fp, sp}
    if (NULL != IrqHandler[Int039_IRQn])
     f44:	002e052e 	eoreq	r0, lr, lr, lsr #10
     f48:	2f010402 	svccs	0x00010402
}
     f4c:	02005105 	andeq	r5, r0, #1073741825	; 0x40000001
     f50:	2f1f0104 	svccs	0x001f0104
{
     f54:	43060905 	movwmi	r0, #26885	; 0x6905
    if (NULL != IrqHandler[Int040_IRQn])
     f58:	01065105 	tsteq	r6, r5, lsl #2
     f5c:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
}
     f60:	01062005 	tsteq	r6, r5
     f64:	053c0c05 	ldreq	r0, [ip, #-3077]!	; 0xfffff3fb
{
     f68:	05055113 	streq	r5, [r5, #-275]	; 0xfffffeed
    if (NULL != IrqHandler[Int041_IRQn])
     f6c:	01052306 	tsteq	r5, r6, lsl #6
     f70:	0d051306 	stceq	3, cr1, [r5, #-24]	; 0xffffffe8
}
     f74:	3c770306 	ldclcc	3, cr0, [r7], #-24	; 0xffffffe8
     f78:	01061f05 	tsteq	r6, r5, lsl #30
{
     f7c:	4b060d05 	blmi	184398 <__ram_ret_data_start+0x180b08>
    if (NULL != IrqHandler[Int042_IRQn])
     f80:	01064205 	tsteq	r6, r5, lsl #4
     f84:	05202705 	streq	r2, [r0, #-1797]!	; 0xfffff8fb
}
     f88:	05202e31 	streq	r2, [r0, #-3633]!	; 0xfffff1cf
     f8c:	2e6d0311 	mcrcs	3, 3, r0, cr13, cr1, {0}
{
     f90:	030f0520 	movweq	r0, #62752	; 0xf520
    if (NULL != IrqHandler[Int043_IRQn])
     f94:	0520200a 	streq	r2, [r0, #-10]!
     f98:	05000601 	streq	r0, [r0, #-1537]	; 0xfffff9ff
}
     f9c:	000b6802 	andeq	r6, fp, r2, lsl #16
     fa0:	01200300 			; <UNDEFINED> instruction: 0x01200300
{
     fa4:	13130505 	tstne	r3, #20971520	; 0x1400000
    if (NULL != IrqHandler[Int044_IRQn])
     fa8:	06080514 			; <UNDEFINED> instruction: 0x06080514
     fac:	06090501 	streq	r0, [r9], -r1, lsl #10
}
     fb0:	06490542 	strbeq	r0, [r9], -r2, asr #10
     fb4:	06090501 	streq	r0, [r9], -r1, lsl #10
{
     fb8:	061b053d 			; <UNDEFINED> instruction: 0x061b053d
    if (NULL != IrqHandler[Int045_IRQn])
     fbc:	06090501 	streq	r0, [r9], -r1, lsl #10
     fc0:	061c0567 	ldreq	r0, [ip], -r7, ror #10
}
     fc4:	11052001 	tstne	r5, r1
     fc8:	203c7603 	eorscs	r7, ip, r3, lsl #12
{
     fcc:	05240f05 	streq	r0, [r4, #-3845]!	; 0xfffff0fb
    if (NULL != IrqHandler[Int046_IRQn])
     fd0:	05280605 	streq	r0, [r8, #-1541]!	; 0xfffff9fb
     fd4:	06130601 	ldreq	r0, [r3], -r1, lsl #12
}
     fd8:	05580d03 	ldrbeq	r0, [r8, #-3331]	; 0xfffff2fd
     fdc:	05161305 	ldreq	r1, [r6, #-773]	; 0xfffffcfb
{
     fe0:	0501063a 	streq	r0, [r1, #-1594]	; 0xfffff9c6
    if (NULL != IrqHandler[Int047_IRQn])
     fe4:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
     fe8:	0501062c 	streq	r0, [r1, #-1580]	; 0xfffff9d4
}
     fec:	0d052e10 	stceq	14, cr2, [r5, #-64]	; 0xffffffc0
     ff0:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
{
     ff4:	0601053e 			; <UNDEFINED> instruction: 0x0601053e
    if (NULL != IrqHandler[Int048_IRQn])
     ff8:	05000613 	streq	r0, [r0, #-1555]	; 0xfffff9ed
     ffc:	000bb802 	andeq	fp, fp, r2, lsl #16
}
    1000:	010d0300 	mrseq	r0, SP_mon
    1004:	16130505 	ldrne	r0, [r3], -r5, lsl #10
{
    1008:	01063a05 	tsteq	r6, r5, lsl #20
    if (NULL != IrqHandler[Int049_IRQn])
    100c:	4b060505 	blmi	182428 <__ram_ret_data_start+0x17eb98>
    1010:	01062d05 	tsteq	r6, r5, lsl #26
}
    1014:	052e1105 	streq	r1, [lr, #-261]!	; 0xfffffefb
    1018:	05053c0d 	streq	r3, [r5, #-3085]	; 0xfffff3f3
{
    101c:	01054c06 	tsteq	r5, r6, lsl #24
    if (NULL != IrqHandler[Int050_IRQn])
    1020:	00061306 	andeq	r1, r6, r6, lsl #6
    1024:	0bdc0205 	bleq	ff701840 <__data_end_ram_ret__+0xdf611840>
}
    1028:	0f030000 	svceq	0x00030000
    102c:	13050501 	movwne	r0, #21761	; 0x5501
{
    1030:	06080513 			; <UNDEFINED> instruction: 0x06080513
    if (NULL != IrqHandler[Int051_IRQn])
    1034:	06090501 	streq	r0, [r9], -r1, lsl #10
    1038:	06180542 	ldreq	r0, [r8], -r2, asr #10
}
    103c:	11053c01 	tstne	r5, r1, lsl #24
    1040:	05207903 	streq	r7, [r0, #-2307]!	; 0xfffff6fd
{
    1044:	0505310f 	streq	r3, [r5, #-271]	; 0xfffffef1
    if (NULL != IrqHandler[Int052_IRQn])
    1048:	01052606 	tsteq	r5, r6, lsl #12
    104c:	03061306 	movweq	r1, #25350	; 0x6306
}
    1050:	05054a0f 	streq	r4, [r5, #-2575]	; 0xfffff5f1
    1054:	08051313 	stmdaeq	r5, {r0, r1, r4, r8, r9, ip}
{
    1058:	09050106 	stmdbeq	r5, {r1, r2, r8}
    if (NULL != IrqHandler[Int053_IRQn])
    105c:	18054206 	stmdane	r5, {r1, r2, r9, lr}
    1060:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
}
    1064:	20790311 	rsbscs	r0, r9, r1, lsl r3
    1068:	05310f05 	ldreq	r0, [r1, #-3845]!	; 0xfffff0fb
{
    106c:	05260605 	streq	r0, [r6, #-1541]!	; 0xfffff9fb
    if (NULL != IrqHandler[Int054_IRQn])
    1070:	06130601 	ldreq	r0, [r3], -r1, lsl #12
    1074:	053c0d03 	ldreq	r0, [ip, #-3331]!	; 0xfffff2fd
}
    1078:	14051305 	strne	r1, [r5], #-773	; 0xfffffcfb
    107c:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
{
    1080:	052f0605 	streq	r0, [pc, #-1541]!	; a83 <enNvicBackup+0x5b3>
    if (NULL != IrqHandler[Int055_IRQn])
    1084:	06130601 	ldreq	r0, [r3], -r1, lsl #12
    1088:	28020500 	stmdacs	r2, {r8, sl}
}
    108c:	0300000c 	movweq	r0, #12
    1090:	0505010d 	streq	r0, [r5, #-269]	; 0xfffffef3
{
    1094:	06140513 			; <UNDEFINED> instruction: 0x06140513
    if (NULL != IrqHandler[Int056_IRQn])
    1098:	05055801 	streq	r5, [r5, #-2049]	; 0xfffff7ff
    109c:	01052f06 	tsteq	r5, r6, lsl #30
}
    10a0:	00061306 	andeq	r1, r6, r6, lsl #6
    10a4:	0c400205 	sfmeq	f0, 2, [r0], {5}
{
    10a8:	0d030000 	stceq	0, cr0, [r3, #-0]
    if (NULL != IrqHandler[Int057_IRQn])
    10ac:	13050501 	movwne	r0, #21761	; 0x5501
    10b0:	01061205 	tsteq	r6, r5, lsl #4
}
    10b4:	0605054a 	streq	r0, [r5], -sl, asr #10
    10b8:	0601052f 	streq	r0, [r1], -pc, lsr #10
{
    10bc:	05000613 	streq	r0, [r0, #-1555]	; 0xfffff9ed
    if (NULL != IrqHandler[Int058_IRQn])
    10c0:	000c5402 	andeq	r5, ip, r2, lsl #8
    10c4:	010d0300 	mrseq	r0, SP_mon
}
    10c8:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
    10cc:	58010612 	stmdapl	r1, {r1, r4, r9, sl}
{
    10d0:	2f060505 	svccs	0x00060505
    if (NULL != IrqHandler[Int059_IRQn])
    10d4:	13060105 	movwne	r0, #24837	; 0x6105
    10d8:	02050006 	andeq	r0, r5, #6
}
    10dc:	00000c6c 	andeq	r0, r0, ip, ror #24
    10e0:	2105051a 	tstcs	r5, sl, lsl r5
{
    10e4:	2f060105 	svccs	0x00060105
    if (NULL != IrqHandler[Int060_IRQn])
    10e8:	05052806 	streq	r2, [r5, #-2054]	; 0xfffff7fa
    10ec:	06010521 	streq	r0, [r1], -r1, lsr #10
}
    10f0:	0528062f 	streq	r0, [r8, #-1583]!	; 0xfffff9d1
    10f4:	01052105 	tsteq	r5, r5, lsl #2
{
    10f8:	28062f06 	stmdacs	r6, {r1, r2, r8, r9, sl, fp, sp}
    if (NULL != IrqHandler[Int061_IRQn])
    10fc:	05210505 	streq	r0, [r1, #-1285]!	; 0xfffffafb
    1100:	062f0601 	strteq	r0, [pc], -r1, lsl #12
}
    1104:	21050528 	tstcs	r5, r8, lsr #10
    1108:	2f060105 	svccs	0x00060105
{
    110c:	05052806 	streq	r2, [r5, #-2054]	; 0xfffff7fa
    if (NULL != IrqHandler[Int062_IRQn])
    1110:	06010521 	streq	r0, [r1], -r1, lsr #10
    1114:	0528062f 	streq	r0, [r8, #-1583]!	; 0xfffff9d1
}
    1118:	01052105 	tsteq	r5, r5, lsl #2
    111c:	28062f06 	stmdacs	r6, {r1, r2, r8, r9, sl, fp, sp}
{
    1120:	05210505 	streq	r0, [r1, #-1285]!	; 0xfffffafb
    if (NULL != IrqHandler[Int063_IRQn])
    1124:	062f0601 	strteq	r0, [pc], -r1, lsl #12
    1128:	21050528 	tstcs	r5, r8, lsr #10
}
    112c:	2f060105 	svccs	0x00060105
    1130:	05052806 	streq	r2, [r5, #-2054]	; 0xfffff7fa
{
    1134:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int064_IRQn])
    1138:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    113c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1140:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1144:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1148:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int065_IRQn])
    114c:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1150:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1154:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1158:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    115c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int066_IRQn])
    1160:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1164:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1168:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    116c:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1170:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int067_IRQn])
    1174:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1178:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    117c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1180:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1184:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int068_IRQn])
    1188:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    118c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1190:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1194:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1198:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int069_IRQn])
    119c:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    11a0:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    11a4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    11a8:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    11ac:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int070_IRQn])
    11b0:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    11b4:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    11b8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    11bc:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    11c0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int071_IRQn])
    11c4:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    11c8:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    11cc:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    11d0:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    11d4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int072_IRQn])
    11d8:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    11dc:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    11e0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    11e4:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    11e8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int073_IRQn])
    11ec:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    11f0:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    11f4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    11f8:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    11fc:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int074_IRQn])
    1200:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1204:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1208:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    120c:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1210:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int075_IRQn])
    1214:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1218:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    121c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1220:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1224:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int076_IRQn])
    1228:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    122c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1230:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1234:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1238:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int077_IRQn])
    123c:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1240:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1244:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1248:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    124c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int078_IRQn])
    1250:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1254:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1258:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    125c:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1260:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int079_IRQn])
    1264:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1268:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    126c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1270:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1274:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int080_IRQn])
    1278:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    127c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1280:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1284:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1288:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int081_IRQn])
    128c:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1290:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1294:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1298:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    129c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int082_IRQn])
    12a0:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    12a4:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    12a8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    12ac:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    12b0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int083_IRQn])
    12b4:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    12b8:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    12bc:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    12c0:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    12c4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int084_IRQn])
    12c8:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    12cc:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    12d0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    12d4:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    12d8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int085_IRQn])
    12dc:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    12e0:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    12e4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    12e8:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    12ec:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int086_IRQn])
    12f0:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    12f4:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    12f8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    12fc:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1300:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int087_IRQn])
    1304:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1308:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    130c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1310:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1314:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int088_IRQn])
    1318:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    131c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1320:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1324:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1328:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int089_IRQn])
    132c:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1330:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1334:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1338:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    133c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int090_IRQn])
    1340:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1344:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1348:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    134c:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1350:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int091_IRQn])
    1354:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1358:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    135c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1360:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1364:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int092_IRQn])
    1368:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    136c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1370:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1374:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    1378:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int093_IRQn])
    137c:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1380:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1384:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1388:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    138c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int094_IRQn])
    1390:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1394:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1398:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    139c:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    13a0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int095_IRQn])
    13a4:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    13a8:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    13ac:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    13b0:	05054406 	streq	r4, [r5, #-1030]	; 0xfffffbfa
{
    13b4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int096_IRQn])
    13b8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    13bc:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    13c0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    13c4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    13c8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int097_IRQn])
    13cc:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    13d0:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    13d4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    13d8:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    13dc:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int098_IRQn])
    13e0:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    13e4:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    13e8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    13ec:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    13f0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int099_IRQn])
    13f4:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    13f8:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    13fc:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1400:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1404:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int100_IRQn])
    1408:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    140c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1410:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1414:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1418:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int101_IRQn])
    141c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1420:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1424:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1428:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    142c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int102_IRQn])
    1430:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1434:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1438:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    143c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1440:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int103_IRQn])
    1444:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1448:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    144c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1450:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1454:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int104_IRQn])
    1458:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    145c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1460:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1464:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1468:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int105_IRQn])
    146c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1470:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1474:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1478:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    147c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int106_IRQn])
    1480:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1484:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1488:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    148c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1490:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int107_IRQn])
    1494:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1498:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    149c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    14a0:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    14a4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int108_IRQn])
    14a8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    14ac:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    14b0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    14b4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    14b8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int109_IRQn])
    14bc:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    14c0:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    14c4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    14c8:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    14cc:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int110_IRQn])
    14d0:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    14d4:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    14d8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    14dc:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    14e0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int111_IRQn])
    14e4:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    14e8:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    14ec:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    14f0:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    14f4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int112_IRQn])
    14f8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    14fc:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1500:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1504:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1508:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int113_IRQn])
    150c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1510:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1514:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1518:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    151c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int114_IRQn])
    1520:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1524:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1528:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    152c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1530:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int115_IRQn])
    1534:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1538:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    153c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1540:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1544:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int116_IRQn])
    1548:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    154c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1550:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1554:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1558:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int117_IRQn])
    155c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1560:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1564:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1568:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    156c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int118_IRQn])
    1570:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1574:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1578:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    157c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1580:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int119_IRQn])
    1584:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1588:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    158c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1590:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1594:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int120_IRQn])
    1598:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    159c:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    15a0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    15a4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    15a8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int121_IRQn])
    15ac:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    15b0:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    15b4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    15b8:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    15bc:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int122_IRQn])
    15c0:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    15c4:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    15c8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    15cc:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    15d0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int123_IRQn])
    15d4:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    15d8:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    15dc:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    15e0:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    15e4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int124_IRQn])
    15e8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    15ec:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    15f0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    15f4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    15f8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int125_IRQn])
    15fc:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1600:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1604:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1608:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    160c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int126_IRQn])
    1610:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1614:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    1618:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    161c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1620:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (NULL != IrqHandler[Int127_IRQn])
    1624:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1628:	22060905 	andcs	r0, r6, #81920	; 0x14000
}
    162c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1630:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    1634:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    uint32_t VSSEL128 = M4_INTC->VSSEL128;
    1638:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    163c:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1640:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    1644:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1648:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    164c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1650:	22060905 	andcs	r0, r6, #81920	; 0x14000
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    1654:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1658:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    165c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1660:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    1664:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1668:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    166c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1670:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1674:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1678:	22060905 	andcs	r0, r6, #81920	; 0x14000
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    167c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1680:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    1684:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1688:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    168c:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1690:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1694:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1698:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    169c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    16a0:	22060905 	andcs	r0, r6, #81920	; 0x14000
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    16a4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    16a8:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    16ac:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    16b0:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    16b4:	22060905 	andcs	r0, r6, #81920	; 0x14000
    16b8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
}
    16bc:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    16c0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        Extint00_IrqHandler();
    16c4:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    16c8:	22060905 	andcs	r0, r6, #81920	; 0x14000
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    16cc:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        Extint01_IrqHandler();
    16d0:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    16d4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    16d8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        Extint02_IrqHandler();
    16dc:	22060905 	andcs	r0, r6, #81920	; 0x14000
    16e0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    16e4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        Extint03_IrqHandler();
    16e8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    16ec:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    16f0:	22060905 	andcs	r0, r6, #81920	; 0x14000
        Extint04_IrqHandler();
    16f4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    16f8:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    16fc:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        Extint05_IrqHandler();
    1700:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1704:	22060905 	andcs	r0, r6, #81920	; 0x14000
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    1708:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        Extint06_IrqHandler();
    170c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1710:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1714:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        Extint07_IrqHandler();
    1718:	22060905 	andcs	r0, r6, #81920	; 0x14000
    171c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    1720:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        Extint08_IrqHandler();
    1724:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1728:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    172c:	22060905 	andcs	r0, r6, #81920	; 0x14000
        Extint09_IrqHandler();
    1730:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1734:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    1738:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        Extint10_IrqHandler();
    173c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1740:	22060905 	andcs	r0, r6, #81920	; 0x14000
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1744:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        Extint11_IrqHandler();
    1748:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    174c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    1750:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        Extint12_IrqHandler();
    1754:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1758:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    175c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        Extint13_IrqHandler();
    1760:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1764:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    1768:	22060905 	andcs	r0, r6, #81920	; 0x14000
        Extint14_IrqHandler();
    176c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1770:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    1774:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        Extint15_IrqHandler();
    1778:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
}
    177c:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1780:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1784:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1788:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    178c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1790:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1794:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1798:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    179c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    17a0:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    17a4:	22060905 	andcs	r0, r6, #81920	; 0x14000
    17a8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    17ac:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    17b0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    17b4:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    17b8:	22060905 	andcs	r0, r6, #81920	; 0x14000
    17bc:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    17c0:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
{
    17c4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    uint32_t VSSEL129 =M4_INTC->VSSEL129;
    17c8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if (Reset == bM4_DMA1_INTMASK1_MSKTC0)
    17cc:	22060905 	andcs	r0, r6, #81920	; 0x14000
    17d0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    17d4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    17d8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    17dc:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    17e0:	22060905 	andcs	r0, r6, #81920	; 0x14000
    if (Reset == bM4_DMA1_INTMASK1_MSKTC1)
    17e4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    17e8:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    17ec:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    17f0:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if (Reset == bM4_DMA1_INTMASK1_MSKTC2)
    17f4:	22060905 	andcs	r0, r6, #81920	; 0x14000
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    17f8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    17fc:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1800:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (Reset == bM4_DMA1_INTMASK1_MSKTC3)
    1804:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    1808:	22060905 	andcs	r0, r6, #81920	; 0x14000
    180c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1810:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if (Reset == bM4_DMA2_INTMASK1_MSKTC0)
    1814:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    1818:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    181c:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1820:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if (Reset == bM4_DMA2_INTMASK1_MSKTC1)
    1824:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    1828:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    182c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1830:	22060905 	andcs	r0, r6, #81920	; 0x14000
    if (Reset == bM4_DMA2_INTMASK1_MSKTC2)
    1834:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    1838:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    183c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1840:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if (Reset == bM4_DMA2_INTMASK1_MSKTC3)
    1844:	22060905 	andcs	r0, r6, #81920	; 0x14000
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    1848:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    184c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1850:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC0)
    1854:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    1858:	22060905 	andcs	r0, r6, #81920	; 0x14000
    185c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1860:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC1)
    1864:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    1868:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    186c:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1870:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC2)
    1874:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1878:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    187c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1880:	22060905 	andcs	r0, r6, #81920	; 0x14000
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC3)
    1884:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1888:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    188c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1890:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC0)
    1894:	22060905 	andcs	r0, r6, #81920	; 0x14000
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1898:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    189c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    18a0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC1)
    18a4:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    18a8:	22060905 	andcs	r0, r6, #81920	; 0x14000
    18ac:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    18b0:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC2)
    18b4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    18b8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    18bc:	22060905 	andcs	r0, r6, #81920	; 0x14000
    18c0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC3)
    18c4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    18c8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    18cc:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    18d0:	22060905 	andcs	r0, r6, #81920	; 0x14000
    u32Tmp1 = M4_DMA1->INTSTAT0;
    18d4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_16))
    18d8:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    18dc:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    18e0:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    u32Tmp1 = M4_DMA2->INTSTAT0;
    18e4:	22060905 	andcs	r0, r6, #81920	; 0x14000
    u32Tmp2 = M4_DMA2->INTMASK0;
    18e8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_17))
    18ec:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    18f0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    18f4:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if ((M4_EFM->FSR & 0x0Fu) && (VSSEL129 & BIT_MASK_18))
    18f8:	22060905 	andcs	r0, r6, #81920	; 0x14000
    18fc:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1900:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1904:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1908:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    190c:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1910:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((Set == bM4_EFM_FSR_OPTEND) && (VSSEL129 & BIT_MASK_20))
    1914:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1918:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    191c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1920:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1924:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1928:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    u32Tmp1 = M4_DCU1->INTSEL;
    192c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_23))
    1930:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1934:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1938:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    u32Tmp1 = M4_DCU2->INTSEL;
    193c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    u32Tmp2 = M4_DCU2->FLAG;
    1940:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_24))
    1944:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1948:	22060905 	andcs	r0, r6, #81920	; 0x14000
    194c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    u32Tmp1 = M4_DCU3->INTSEL;
    1950:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_25))
    1954:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1958:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    195c:	22060905 	andcs	r0, r6, #81920	; 0x14000
    u32Tmp1 = M4_DCU4->INTSEL;
    1960:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    u32Tmp2 = M4_DCU4->FLAG;
    1964:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_26))
    1968:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    196c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1970:	22060905 	andcs	r0, r6, #81920	; 0x14000
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    1974:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1978:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
            Dma1Tc0_IrqHandler();
    197c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1980:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    1984:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1988:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
            Dma1Tc1_IrqHandler();
    198c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    1990:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1994:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
            Dma1Tc2_IrqHandler();
    1998:	22060905 	andcs	r0, r6, #81920	; 0x14000
    199c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    19a0:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    19a4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
            Dma1Tc3_IrqHandler();
    19a8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    19ac:	22060905 	andcs	r0, r6, #81920	; 0x14000
    19b0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
            Dma2Tc0_IrqHandler();
    19b4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    19b8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    19bc:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    19c0:	22060905 	andcs	r0, r6, #81920	; 0x14000
            Dma2Tc1_IrqHandler();
    19c4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    19c8:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    19cc:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
            Dma2Tc2_IrqHandler();
    19d0:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    19d4:	22060905 	andcs	r0, r6, #81920	; 0x14000
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    19d8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    19dc:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
            Dma2Tc3_IrqHandler();
    19e0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    19e4:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    19e8:	22060905 	andcs	r0, r6, #81920	; 0x14000
            Dma1Btc0_IrqHandler();
    19ec:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    19f0:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    19f4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    19f8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
            Dma1Btc1_IrqHandler();
    19fc:	22060905 	andcs	r0, r6, #81920	; 0x14000
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1a00:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1a04:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
            Dma1Btc2_IrqHandler();
    1a08:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1a0c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1a10:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1a14:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
            Dma1Btc3_IrqHandler();
    1a18:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1a1c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1a20:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
            Dma2Btc0_IrqHandler();
    1a24:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1a28:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    1a2c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1a30:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
            Dma2Btc1_IrqHandler();
    1a34:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    1a38:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1a3c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
            Dma2Btc2_IrqHandler();
    1a40:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1a44:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    1a48:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1a4c:	22060905 	andcs	r0, r6, #81920	; 0x14000
            Dma2Btc3_IrqHandler();
    1a50:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        Dma1Err_IrqHandler();
    1a54:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1a58:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        Dma2Err_IrqHandler();
    1a5c:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
        EfmPgmEraseErr_IrqHandler();
    1a60:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1a64:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1a68:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1a6c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1a70:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1a74:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1a78:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1a7c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1a80:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1a84:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1a88:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1a8c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1a90:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1a94:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1a98:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1a9c:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1aa0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1aa4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1aa8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1aac:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1ab0:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1ab4:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1ab8:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1abc:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1ac0:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1ac4:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1ac8:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1acc:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1ad0:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1ad4:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1ad8:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1adc:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1ae0:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1ae4:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1ae8:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1aec:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1af0:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    1af4:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1af8:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    1afc:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1b00:	22060905 	andcs	r0, r6, #81920	; 0x14000
    1b04:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        EfmColErr_IrqHandler();
    1b08:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1b0c:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
    if ((Set == bM4_EFM_FSR_OPTEND) && (VSSEL129 & BIT_MASK_20))
    1b10:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1b14:	22060905 	andcs	r0, r6, #81920	; 0x14000
        EfmOpEnd_IrqHandler();
    1b18:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    1b1c:	05055206 	streq	r5, [r5, #-518]	; 0xfffffdfa
    1b20:	061b0521 	ldreq	r0, [fp], -r1, lsr #10
        QspiInt_IrqHandler();
    1b24:	3c080501 	cfstr32cc	mvfx0, [r8], {1}
    1b28:	22060905 	andcs	r0, r6, #81920	; 0x14000
        Dcu1_IrqHandler();
    1b2c:	22060105 	andcs	r0, r6, #1073741825	; 0x40000001
        Dcu2_IrqHandler();
    1b30:	4a090306 	bmi	242750 <__ram_ret_data_start+0x23eec0>
    1b34:	05210505 	streq	r0, [r1, #-1285]!	; 0xfffffafb
        Dcu3_IrqHandler();
    1b38:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
        Dcu4_IrqHandler();
    1b3c:	053f0605 	ldreq	r0, [pc, #-1541]!	; 153f <IRQ115_Handler+0xf>
}
    1b40:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
    uint32_t VSSEL130 = M4_INTC->VSSEL130;
    1b44:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    1b48:	11053306 	tstne	r5, r6, lsl #6
    if (Set == bM4_TMR01_BCONR_INTENA)
    1b4c:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1b50:	0605052e 	streq	r0, [r5], -lr, lsr #10
    if (Set == bM4_TMR01_BCONR_INTENB)
    1b54:	06110533 			; <UNDEFINED> instruction: 0x06110533
    1b58:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    if (Set == bM4_TMR02_BCONR_INTENA)
    1b5c:	33060505 	movwcc	r0, #25861	; 0x6505
    1b60:	01061105 	tsteq	r6, r5, lsl #2
    if (Set == bM4_TMR02_BCONR_INTENB)
    1b64:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    1b68:	05330605 	ldreq	r0, [r3, #-1541]!	; 0xfffff9fb
    if (Set == bM4_SYSREG_CMU_XTALSTDCR_XTALSTDIE)
    1b6c:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
    1b70:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1b74:	11053306 	tstne	r5, r6, lsl #6
    1b78:	08050106 	stmdaeq	r5, {r1, r2, r8}
    if ((M4_SWDT->SR & (BIT_MASK_16 | BIT_MASK_17)) && (VSSEL130 & BIT_MASK_23))
    1b7c:	0605052e 	streq	r0, [r5], -lr, lsr #10
    1b80:	06110533 			; <UNDEFINED> instruction: 0x06110533
    1b84:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1b88:	33060505 	movwcc	r0, #25861	; 0x6505
        if ((Set == bM4_TMR01_STFLR_CMAF) && (VSSEL130 & BIT_MASK_00))
    1b8c:	01061105 	tsteq	r6, r5, lsl #2
    1b90:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    1b94:	05330605 	ldreq	r0, [r3, #-1541]!	; 0xfffff9fb
    1b98:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
            Timer01GCMA_IrqHandler();
    1b9c:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
        if ((Set == bM4_TMR01_STFLR_CMBF) && (VSSEL130 & BIT_MASK_01))
    1ba0:	11053306 	tstne	r5, r6, lsl #6
    1ba4:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1ba8:	0605052e 	streq	r0, [r5], -lr, lsr #10
    1bac:	06110533 			; <UNDEFINED> instruction: 0x06110533
            Timer01GCMB_IrqHandler();
    1bb0:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
        if ((Set == bM4_TMR02_STFLR_CMAF) && (VSSEL130 & BIT_MASK_02))
    1bb4:	33060505 	movwcc	r0, #25861	; 0x6505
    1bb8:	01061105 	tsteq	r6, r5, lsl #2
    1bbc:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    1bc0:	05330605 	ldreq	r0, [r3, #-1541]!	; 0xfffff9fb
            Timer02GCMA_IrqHandler();
    1bc4:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
        if ((Set == bM4_TMR02_STFLR_CMBF) && (VSSEL130 & BIT_MASK_03))
    1bc8:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    1bcc:	11053306 	tstne	r5, r6, lsl #6
    1bd0:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1bd4:	0605052e 	streq	r0, [r5], -lr, lsr #10
            Timer02GCMB_IrqHandler();
    1bd8:	06110533 			; <UNDEFINED> instruction: 0x06110533
        if ((Set == bM4_SYSREG_CMU_XTALSTDSR_XTALSTDF) && (VSSEL130 & BIT_MASK_21))
    1bdc:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    1be0:	33060505 	movwcc	r0, #25861	; 0x6505
    1be4:	01061105 	tsteq	r6, r5, lsl #2
    1be8:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
            MainOscStop_IrqHandler();
    1bec:	26053201 	strcs	r3, [r5], -r1, lsl #4
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1bf0:	01040200 	mrseq	r0, R12_usr
    1bf4:	207fb103 	rsbscs	fp, pc, r3, lsl #2
        WakeupTimer_IrqHandler();
    1bf8:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
        Swdt_IrqHandler();
    1bfc:	02002605 	andeq	r2, r0, #5242880	; 0x500000
}
    1c00:	3f060104 	svccc	0x00060104
    1c04:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c08:	02002605 	andeq	r2, r0, #5242880	; 0x500000
    1c0c:	3f060104 	svccc	0x00060104
    1c10:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c14:	02002605 	andeq	r2, r0, #5242880	; 0x500000
    1c18:	3f060104 	svccc	0x00060104
    1c1c:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c20:	02002605 	andeq	r2, r0, #5242880	; 0x500000
    1c24:	3f060104 	svccc	0x00060104
    1c28:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c2c:	02002605 	andeq	r2, r0, #5242880	; 0x500000
    1c30:	3f060104 	svccc	0x00060104
    1c34:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
{
    1c38:	02002605 	andeq	r2, r0, #5242880	; 0x500000
    uint32_t VSSEL131 = M4_INTC->VSSEL131;
    1c3c:	3f060104 	svccc	0x00060104
    if (Set == bM4_TMR61_ICONR_INTENA)
    1c40:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c44:	02002605 	andeq	r2, r0, #5242880	; 0x500000
    1c48:	3f060104 	svccc	0x00060104
    if (Set == bM4_TMR61_ICONR_INTENB)
    1c4c:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c50:	02002605 	andeq	r2, r0, #5242880	; 0x500000
    if (Set == bM4_TMR61_ICONR_INTENC)
    1c54:	3f060104 	svccc	0x00060104
    1c58:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c5c:	02002605 	andeq	r2, r0, #5242880	; 0x500000
    if (Set == bM4_TMR61_ICONR_INTEND)
    1c60:	3f060104 	svccc	0x00060104
    1c64:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    if (Set == bM4_TMR61_ICONR_INTENE)
    1c68:	02002705 	andeq	r2, r0, #1310720	; 0x140000
    1c6c:	3f060104 	svccc	0x00060104
    1c70:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    if (Set == bM4_TMR61_ICONR_INTENF)
    1c74:	02002705 	andeq	r2, r0, #1310720	; 0x140000
    1c78:	3f060104 	svccc	0x00060104
    if (Set == bM4_TMR61_ICONR_INTENOVF)
    1c7c:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c80:	02002705 	andeq	r2, r0, #1310720	; 0x140000
    1c84:	3f060104 	svccc	0x00060104
    if (Set == bM4_TMR61_ICONR_INTENUDF)
    1c88:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c8c:	02002705 	andeq	r2, r0, #1310720	; 0x140000
    if (Set == bM4_TMR61_ICONR_INTENDTE)
    1c90:	3f060104 	svccc	0x00060104
    1c94:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1c98:	02002705 	andeq	r2, r0, #1310720	; 0x140000
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1c9c:	3f060104 	svccc	0x00060104
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_11))
    1ca0:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1ca4:	02002705 	andeq	r2, r0, #1310720	; 0x140000
    1ca8:	3f060104 	svccc	0x00060104
    1cac:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    1cb0:	30060105 	andcc	r0, r6, r5, lsl #2
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1cb4:	02050006 	andeq	r0, r5, #6
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_12))
    1cb8:	000017c4 	andeq	r1, r0, r4, asr #15
    1cbc:	05010903 	streq	r0, [r1, #-2307]	; 0xfffff6fd
    1cc0:	0e052105 	adfeqs	f2, f5, f5
    1cc4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    1cc8:	14133d06 	ldrne	r3, [r3], #-3334	; 0xfffff2fa
    if (Set == bM4_TMR62_ICONR_INTENA)
    1ccc:	01061205 	tsteq	r6, r5, lsl #4
    1cd0:	05580805 	ldrbeq	r0, [r8, #-2053]	; 0xfffff7fb
    if (Set == bM4_TMR62_ICONR_INTENB)
    1cd4:	05220609 	streq	r0, [r2, #-1545]!	; 0xfffff9f7
    1cd8:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    1cdc:	05052e0c 	streq	r2, [r5, #-3596]	; 0xfffff1f4
    if (Set == bM4_TMR62_ICONR_INTENC)
    1ce0:	12054206 	andne	r4, r5, #1610612736	; 0x60000000
    1ce4:	08050106 	stmdaeq	r5, {r1, r2, r8}
    if (Set == bM4_TMR62_ICONR_INTEND)
    1ce8:	0609052e 	streq	r0, [r9], -lr, lsr #10
    1cec:	06150522 	ldreq	r0, [r5], -r2, lsr #10
    1cf0:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    if (Set == bM4_TMR62_ICONR_INTENE)
    1cf4:	42060505 	andmi	r0, r6, #20971520	; 0x1400000
    1cf8:	01061205 	tsteq	r6, r5, lsl #4
    if (Set == bM4_TMR62_ICONR_INTENF)
    1cfc:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    1d00:	05220609 	streq	r0, [r2, #-1545]!	; 0xfffff9f7
    1d04:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    if (Set == bM4_TMR62_ICONR_INTENOVF)
    1d08:	05052e0c 	streq	r2, [r5, #-3596]	; 0xfffff1f4
    1d0c:	12054206 	andne	r4, r5, #1610612736	; 0x60000000
    if (Set == bM4_TMR62_ICONR_INTENUDF)
    1d10:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1d14:	0609052e 	streq	r0, [r9], -lr, lsr #10
    1d18:	06150522 	ldreq	r0, [r5], -r2, lsr #10
    if (Set == bM4_TMR62_ICONR_INTENDTE)
    1d1c:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    1d20:	42060505 	andmi	r0, r6, #20971520	; 0x1400000
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1d24:	01061205 	tsteq	r6, r5, lsl #4
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    1d28:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_27))
    1d2c:	05220609 	streq	r0, [r2, #-1545]!	; 0xfffff9f7
    1d30:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    1d34:	05052e0c 	streq	r2, [r5, #-3596]	; 0xfffff1f4
    1d38:	12054206 	andne	r4, r5, #1610612736	; 0x60000000
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1d3c:	08050106 	stmdaeq	r5, {r1, r2, r8}
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_11 | BIT_MASK_12);
    1d40:	0609052e 	streq	r0, [r9], -lr, lsr #10
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_28))
    1d44:	06150522 	ldreq	r0, [r5], -r2, lsr #10
    1d48:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    1d4c:	42060505 	andmi	r0, r6, #20971520	; 0x1400000
    1d50:	01061205 	tsteq	r6, r5, lsl #4
}
    1d54:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
        if ((Set == bM4_TMR61_STFLR_CMAF) && (VSSEL131 & BIT_MASK_00))
    1d58:	05220609 	streq	r0, [r2, #-1545]!	; 0xfffff9f7
    1d5c:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    1d60:	05052e0c 	streq	r2, [r5, #-3596]	; 0xfffff1f4
    1d64:	12054206 	andne	r4, r5, #1610612736	; 0x60000000
            Timer61GCMA_IrqHandler();
    1d68:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1d6c:	0609052e 	streq	r0, [r9], -lr, lsr #10
        if ((Set == bM4_TMR61_STFLR_CMBF) && (VSSEL131 & BIT_MASK_01))
    1d70:	06150522 	ldreq	r0, [r5], -r2, lsr #10
    1d74:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    1d78:	42060505 	andmi	r0, r6, #20971520	; 0x1400000
    1d7c:	01061205 	tsteq	r6, r5, lsl #4
            Timer61GCMB_IrqHandler();
    1d80:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    1d84:	05220609 	streq	r0, [r2, #-1545]!	; 0xfffff9f7
        if ((Set == bM4_TMR61_STFLR_CMCF) && (VSSEL131 & BIT_MASK_02))
    1d88:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    1d8c:	05052e0c 	streq	r2, [r5, #-3596]	; 0xfffff1f4
    1d90:	12054206 	andne	r4, r5, #1610612736	; 0x60000000
    1d94:	08050106 	stmdaeq	r5, {r1, r2, r8}
            Timer61GCMC_IrqHandler();
    1d98:	0609052e 	streq	r0, [r9], -lr, lsr #10
    1d9c:	06150522 	ldreq	r0, [r5], -r2, lsr #10
        if ((Set == bM4_TMR61_STFLR_CMDF) && (VSSEL131 & BIT_MASK_03))
    1da0:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    1da4:	42060505 	andmi	r0, r6, #20971520	; 0x1400000
    1da8:	01061205 	tsteq	r6, r5, lsl #4
    1dac:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
            Timer61GCMD_IrqHandler();
    1db0:	05220609 	streq	r0, [r2, #-1545]!	; 0xfffff9f7
    1db4:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
        if ((Set == bM4_TMR61_STFLR_CMEF) && (VSSEL131 & BIT_MASK_04))
    1db8:	05052e0c 	streq	r2, [r5, #-3596]	; 0xfffff1f4
    1dbc:	12054206 	andne	r4, r5, #1610612736	; 0x60000000
    1dc0:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1dc4:	0609052e 	streq	r0, [r9], -lr, lsr #10
            Timer61GCME_IrqHandler();
    1dc8:	06150522 	ldreq	r0, [r5], -r2, lsr #10
    1dcc:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
        if ((Set == bM4_TMR61_STFLR_CMFF) && (VSSEL131 & BIT_MASK_05))
    1dd0:	42060505 	andmi	r0, r6, #20971520	; 0x1400000
    1dd4:	01061205 	tsteq	r6, r5, lsl #4
    1dd8:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    1ddc:	05220609 	streq	r0, [r2, #-1545]!	; 0xfffff9f7
            Timer61GCMF_IrqHandler();
    1de0:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    1de4:	05052e0c 	streq	r2, [r5, #-3596]	; 0xfffff1f4
        if ((Set == bM4_TMR61_STFLR_OVFF) && (VSSEL131 & BIT_MASK_06))
    1de8:	12054206 	andne	r4, r5, #1610612736	; 0x60000000
    1dec:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1df0:	0609052e 	streq	r0, [r9], -lr, lsr #10
    1df4:	06150522 	ldreq	r0, [r5], -r2, lsr #10
            Timer61GOV_IrqHandler();
    1df8:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    1dfc:	42060505 	andmi	r0, r6, #20971520	; 0x1400000
        if ((Set == bM4_TMR61_STFLR_UDFF) && (VSSEL131 & BIT_MASK_07))
    1e00:	01061205 	tsteq	r6, r5, lsl #4
    1e04:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    1e08:	05220609 	streq	r0, [r2, #-1545]!	; 0xfffff9f7
    1e0c:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
            Timer61GUD_IrqHandler();
    1e10:	05052e0c 	streq	r2, [r5, #-3596]	; 0xfffff1f4
    1e14:	12054206 	andne	r4, r5, #1610612736	; 0x60000000
        if (((Set == bM4_TMR61_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_08))
    1e18:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1e1c:	0609052e 	streq	r0, [r9], -lr, lsr #10
    1e20:	06150522 	ldreq	r0, [r5], -r2, lsr #10
    1e24:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
            Timer61GDT_IrqHandler();
    1e28:	42060505 	andmi	r0, r6, #20971520	; 0x1400000
    1e2c:	01060d05 	tsteq	r6, r5, lsl #26
        Timer61SCMA_IrqHandler();
    1e30:	2f060505 	svccs	0x00060505
        Timer61SCMB_IrqHandler();
    1e34:	01060d05 	tsteq	r6, r5, lsl #26
    1e38:	21060505 	tstcs	r6, r5, lsl #10
        if ((Set == bM4_TMR62_STFLR_CMAF) && (VSSEL131 & BIT_MASK_16))
    1e3c:	01060805 	tsteq	r6, r5, lsl #16
    1e40:	02001d05 	andeq	r1, r0, #320	; 0x140
    1e44:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    1e48:	054f0605 	strbeq	r0, [pc, #-1541]	; 184b <IRQ129_Handler+0x87>
            Timer62GCMA_IrqHandler();
    1e4c:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    1e50:	052f0605 	streq	r0, [pc, #-1541]!	; 1853 <IRQ129_Handler+0x8f>
        if ((Set == bM4_TMR62_STFLR_CMBF) && (VSSEL131 & BIT_MASK_17))
    1e54:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    1e58:	05210605 	streq	r0, [r1, #-1541]!	; 0xfffff9fb
    1e5c:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    1e60:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
            Timer62GCMB_IrqHandler();
    1e64:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
    1e68:	10054f06 	andne	r4, r5, r6, lsl #30
        if ((Set == bM4_TMR62_STFLR_CMCF) && (VSSEL131 & BIT_MASK_18))
    1e6c:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1e70:	001f052e 	andseq	r0, pc, lr, lsr #10
    1e74:	3c010402 	cfstrscc	mvf0, [r1], {2}
    1e78:	4f060505 	svcmi	0x00060505
            Timer62GCMC_IrqHandler();
    1e7c:	01061105 	tsteq	r6, r5, lsl #2
    1e80:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
        if ((Set == bM4_TMR62_STFLR_CMDF) && (VSSEL131 & BIT_MASK_19))
    1e84:	05410605 	strbeq	r0, [r1, #-1541]	; 0xfffff9fb
    1e88:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
    1e8c:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    1e90:	1e054106 	adfnes	f4, f5, f6
            Timer62GCMD_IrqHandler();
    1e94:	08050106 	stmdaeq	r5, {r1, r2, r8}
    1e98:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
        if ((Set == bM4_TMR62_STFLR_CMEF) && (VSSEL131 & BIT_MASK_20))
    1e9c:	060d054f 	streq	r0, [sp], -pc, asr #10
    1ea0:	06050501 	streq	r0, [r5], -r1, lsl #10
    1ea4:	060d052f 	streq	r0, [sp], -pc, lsr #10
    1ea8:	06050501 	streq	r0, [r5], -r1, lsl #10
            Timer62GCME_IrqHandler();
    1eac:	06080521 	streq	r0, [r8], -r1, lsr #10
    1eb0:	001d0501 	andseq	r0, sp, r1, lsl #10
        if ((Set == bM4_TMR62_STFLR_CMFF) && (VSSEL131 & BIT_MASK_21))
    1eb4:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    1eb8:	4f060505 	svcmi	0x00060505
    1ebc:	01060d05 	tsteq	r6, r5, lsl #26
    1ec0:	2f060505 	svccs	0x00060505
            Timer62GCMF_IrqHandler();
    1ec4:	01060d05 	tsteq	r6, r5, lsl #26
    1ec8:	21060505 	tstcs	r6, r5, lsl #10
        if ((Set == bM4_TMR62_STFLR_OVFF) && (VSSEL131 & BIT_MASK_22))
    1ecc:	01060805 	tsteq	r6, r5, lsl #16
    1ed0:	02001d05 	andeq	r1, r0, #320	; 0x140
    1ed4:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    1ed8:	054f0605 	strbeq	r0, [pc, #-1541]	; 18db <IRQ129_Handler+0x117>
            Timer62GOV_IrqHandler();
    1edc:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    1ee0:	052f0605 	streq	r0, [pc, #-1541]!	; 18e3 <IRQ129_Handler+0x11f>
        if ((Set == bM4_TMR62_STFLR_UDFF) && (VSSEL131 & BIT_MASK_23))
    1ee4:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    1ee8:	05210605 	streq	r0, [r1, #-1541]!	; 0xfffff9fb
    1eec:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    1ef0:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
            Timer62GUD_IrqHandler();
    1ef4:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
    1ef8:	0d054f06 	stceq	15, cr4, [r5, #-24]	; 0xffffffe8
        if (((Set == bM4_TMR62_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_24))
    1efc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    1f00:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
    1f04:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    1f08:	08052106 	stmdaeq	r5, {r1, r2, r8, sp}
            Timer62GDT_IrqHandler();
    1f0c:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
    1f10:	01040200 	mrseq	r0, R12_usr
        Timer62SCMA_IrqHandler();
    1f14:	4e01052e 	cfsh32mi	mvfx0, mvfx1, #30
        Timer62SCMB_IrqHandler();
    1f18:	02002c05 	andeq	r2, r0, #1280	; 0x500
}
    1f1c:	c5030104 	strgt	r0, [r3, #-260]	; 0xfffffefc
    1f20:	0d05207e 	stceq	0, cr2, [r5, #-504]	; 0xfffffe08
    1f24:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1f28:	01040200 	mrseq	r0, R12_usr
    1f2c:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f30:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1f34:	01040200 	mrseq	r0, R12_usr
    1f38:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f3c:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1f40:	01040200 	mrseq	r0, R12_usr
    1f44:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f48:	2c054c06 	stccs	12, cr4, [r5], {6}
    1f4c:	01040200 	mrseq	r0, R12_usr
    1f50:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f54:	2c054c06 	stccs	12, cr4, [r5], {6}
    1f58:	01040200 	mrseq	r0, R12_usr
    1f5c:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f60:	2c054c06 	stccs	12, cr4, [r5], {6}
    1f64:	01040200 	mrseq	r0, R12_usr
    1f68:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f6c:	2c054c06 	stccs	12, cr4, [r5], {6}
    1f70:	01040200 	mrseq	r0, R12_usr
    1f74:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f78:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1f7c:	01040200 	mrseq	r0, R12_usr
    1f80:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f84:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1f88:	01040200 	mrseq	r0, R12_usr
    1f8c:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f90:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1f94:	01040200 	mrseq	r0, R12_usr
    1f98:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1f9c:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1fa0:	01040200 	mrseq	r0, R12_usr
    1fa4:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1fa8:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1fac:	01040200 	mrseq	r0, R12_usr
    1fb0:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1fb4:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1fb8:	01040200 	mrseq	r0, R12_usr
{
    1fbc:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    uint32_t VSSEL132 = M4_INTC->VSSEL132;
    1fc0:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    if (Set == bM4_TMR63_ICONR_INTENA)
    1fc4:	01040200 	mrseq	r0, R12_usr
    1fc8:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    if (Set == bM4_TMR63_ICONR_INTENB)
    1fcc:	2d054c06 	stccs	12, cr4, [r5, #-24]	; 0xffffffe8
    1fd0:	01040200 	mrseq	r0, R12_usr
    if (Set == bM4_TMR63_ICONR_INTENC)
    1fd4:	0d054206 	sfmeq	f4, 4, [r5, #-24]	; 0xffffffe8
    1fd8:	09054c06 	stmdbeq	r5, {r1, r2, sl, fp, lr}
    if (Set == bM4_TMR63_ICONR_INTEND)
    1fdc:	062e0644 	strteq	r0, [lr], -r4, asr #12
    1fe0:	062e0627 	strteq	r0, [lr], -r7, lsr #12
    if (Set == bM4_TMR63_ICONR_INTENE)
    1fe4:	00270525 	eoreq	r0, r7, r5, lsr #10
    1fe8:	06010402 	streq	r0, [r1], -r2, lsl #8
    if (Set == bM4_TMR63_ICONR_INTENF)
    1fec:	05155002 	ldreq	r5, [r5, #-2]
    1ff0:	054c0609 	strbeq	r0, [ip, #-1545]	; 0xfffff9f7
    if (Set == bM4_TMR63_ICONR_INTENOVF)
    1ff4:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
    1ff8:	053f0601 	ldreq	r0, [pc, #-1537]!	; 19ff <IRQ129_Handler+0x23b>
    if (Set == bM4_TMR63_ICONR_INTENUDF)
    1ffc:	054c0609 	strbeq	r0, [ip, #-1545]	; 0xfffff9f7
    2000:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
    if (Set == bM4_TMR63_ICONR_INTENDTE)
    2004:	053f0601 	ldreq	r0, [pc, #-1537]!	; 1a0b <IRQ129_Handler+0x247>
    2008:	434c0609 	movtmi	r0, #50697	; 0xc609
    u32Tmp1 = (M4_TMR63->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    200c:	27062e06 	strcs	r2, [r6, -r6, lsl #28]
    u32Tmp2 = M4_TMR63->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    2010:	27062e06 	strcs	r2, [r6, -r6, lsl #28]
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_11))
    2014:	27062e06 	strcs	r2, [r6, -r6, lsl #28]
    2018:	30060105 	andcc	r0, r6, r5, lsl #2
    201c:	02050006 	andeq	r0, r5, #6
    2020:	00001b42 	andeq	r1, r0, r2, asr #22
    u32Tmp1 = (M4_TMR63->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    2024:	2105051a 	tstcs	r5, sl, lsl r5
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_12))
    2028:	01060e05 	tsteq	r6, r5, lsl #28
    202c:	3e060505 	cfsh32cc	mvfx0, mvfx6, #5
    2030:	01061005 	tsteq	r6, r5
    2034:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
}
    2038:	05360605 	ldreq	r0, [r6, #-1541]!	; 0xfffff9fb
        if ((Set == bM4_TMR63_STFLR_CMAF) && (VSSEL132 & BIT_MASK_00))
    203c:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    2040:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    2044:	10053606 	andne	r3, r5, r6, lsl #12
            Timer63GCMA_IrqHandler();
    2048:	08050106 	stmdaeq	r5, {r1, r2, r8}
    204c:	0605052e 	streq	r0, [r5], -lr, lsr #10
        if ((Set == bM4_TMR63_STFLR_CMBF) && (VSSEL132 & BIT_MASK_01))
    2050:	06100536 			; <UNDEFINED> instruction: 0x06100536
    2054:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    2058:	36060505 	strcc	r0, [r6], -r5, lsl #10
            Timer63GCMB_IrqHandler();
    205c:	01061005 	tsteq	r6, r5
    2060:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
        if ((Set == bM4_TMR63_STFLR_CMCF) && (VSSEL132 & BIT_MASK_02))
    2064:	05360605 	ldreq	r0, [r6, #-1541]!	; 0xfffff9fb
    2068:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
    206c:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
            Timer63GCMC_IrqHandler();
    2070:	11053306 	tstne	r5, r6, lsl #6
    2074:	08050106 	stmdaeq	r5, {r1, r2, r8}
        if ((Set == bM4_TMR63_STFLR_CMDF) && (VSSEL132 & BIT_MASK_03))
    2078:	0035052e 	eorseq	r0, r5, lr, lsr #10
    207c:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2080:	05400105 	strbeq	r0, [r0, #-261]	; 0xfffffefb
            Timer63GCMD_IrqHandler();
    2084:	51030609 	tstpl	r3, r9, lsl #12
    2088:	06150520 	ldreq	r0, [r5], -r0, lsr #10
        if ((Set == bM4_TMR63_STFLR_CMEF) && (VSSEL132 & BIT_MASK_04))
    208c:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    2090:	02002b05 	andeq	r2, r0, #5120	; 0x1400
    2094:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
            Timer63GCME_IrqHandler();
    2098:	053e060d 	ldreq	r0, [lr, #-1549]!	; 0xfffff9f3
    209c:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
        if ((Set == bM4_TMR63_STFLR_CMFF) && (VSSEL132 & BIT_MASK_05))
    20a0:	0c050106 	stfeqs	f0, [r5], {6}
    20a4:	002b052e 	eoreq	r0, fp, lr, lsr #10
    20a8:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
            Timer63GCMF_IrqHandler();
    20ac:	3e060d05 	cdpcc	13, 0, cr0, cr6, cr5, {0}
    20b0:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
        if ((Set == bM4_TMR63_STFLR_OVFF) && (VSSEL132 & BIT_MASK_06))
    20b4:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    20b8:	2b052e0c 	blcs	14d8f0 <__ram_ret_data_start+0x14a060>
    20bc:	01040200 	mrseq	r0, R12_usr
            Timer63GOV_IrqHandler();
    20c0:	060d052e 	streq	r0, [sp], -lr, lsr #10
    20c4:	4209053e 	andmi	r0, r9, #260046848	; 0xf800000
        if ((Set == bM4_TMR63_STFLR_UDFF) && (VSSEL132 & BIT_MASK_07))
    20c8:	01061505 	tsteq	r6, r5, lsl #10
    20cc:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    20d0:	0402002b 	streq	r0, [r2], #-43	; 0xffffffd5
            Timer63GUD_IrqHandler();
    20d4:	0d052e01 	stceq	14, cr2, [r5, #-4]
    20d8:	09053e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, ip, sp}
        if (((Set == bM4_TMR63_STFLR_DTEF)) && (VSSEL132 & BIT_MASK_08))
    20dc:	06150542 	ldreq	r0, [r5], -r2, asr #10
    20e0:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    20e4:	02003805 	andeq	r3, r0, #327680	; 0x50000
            Timer63GDT_IrqHandler();
    20e8:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    20ec:	053e060d 	ldreq	r0, [lr, #-1549]!	; 0xfffff9f3
        Timer63SCMA_IrqHandler();
    20f0:	04020024 	streq	r0, [r2], #-36	; 0xffffffdc
        Timer63SCMB_IrqHandler();
    20f4:	05400601 	strbeq	r0, [r0, #-1537]	; 0xfffff9ff
}
    20f8:	413e0609 	teqmi	lr, r9, lsl #12
    20fc:	30060105 	andcc	r0, r6, r5, lsl #2
    2100:	02050006 	andeq	r0, r5, #6
    2104:	00001c38 	andeq	r1, r0, r8, lsr ip
    2108:	2105051a 	tstcs	r5, sl, lsl r5
    210c:	01060e05 	tsteq	r6, r5, lsl #28
    2110:	3d060505 	cfstr32cc	mvfx0, [r6, #-20]	; 0xffffffec
    2114:	10051413 	andne	r1, r5, r3, lsl r4
    2118:	08050106 	stmdaeq	r5, {r1, r2, r8}
    211c:	0605052e 	streq	r0, [r5], -lr, lsr #10
    2120:	06100544 	ldreq	r0, [r0], -r4, asr #10
    2124:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    2128:	44060505 	strmi	r0, [r6], #-1285	; 0xfffffafb
    212c:	01061005 	tsteq	r6, r5
    2130:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    2134:	05440605 	strbeq	r0, [r4, #-1541]	; 0xfffff9fb
    2138:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    213c:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    2140:	10054406 	andne	r4, r5, r6, lsl #8
    2144:	08050106 	stmdaeq	r5, {r1, r2, r8}
    2148:	0605052e 	streq	r0, [r5], -lr, lsr #10
{
    214c:	06100544 	ldreq	r0, [r0], -r4, asr #10
    uint32_t VSSEL136 = M4_INTC->VSSEL136;
    2150:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    u32Tmp1 = M4_TMRA1->BCSTR;
    2154:	44060505 	strmi	r0, [r6], #-1285	; 0xfffffafb
    2158:	01061005 	tsteq	r6, r5
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    215c:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    2160:	05440605 	strbeq	r0, [r4, #-1541]	; 0xfffff9fb
    2164:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    2168:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    216c:	10054406 	andne	r4, r5, r6, lsl #8
    2170:	08050106 	stmdaeq	r5, {r1, r2, r8}
    u32Tmp1 = M4_TMRA1->ICONR;
    2174:	0605052e 	streq	r0, [r5], -lr, lsr #10
    2178:	06180544 	ldreq	r0, [r8], -r4, asr #10
    u32Tmp2 = M4_TMRA1->STFLR;
    217c:	06050501 	streq	r0, [r5], -r1, lsl #10
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_02))
    2180:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
    2184:	06050501 	streq	r0, [r5], -r1, lsl #10
    2188:	06120521 	ldreq	r0, [r2], -r1, lsr #10
    u32Tmp1 = M4_TMRA2->BCSTR;
    218c:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    2190:	02001d05 	andeq	r1, r0, #320	; 0x140
    2194:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    2198:	054f0605 	strbeq	r0, [pc, #-1541]	; 1b9b <IRQ130_Handler+0x59>
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    219c:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
    21a0:	052f0605 	streq	r0, [pc, #-1541]!	; 1ba3 <IRQ130_Handler+0x61>
    21a4:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
    u32Tmp1 = M4_TMRA2->ICONR;
    21a8:	05210605 	streq	r0, [r1, #-1541]!	; 0xfffff9fb
    21ac:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
    u32Tmp2 = M4_TMRA2->STFLR;
    21b0:	1d052e08 	stcne	14, cr2, [r5, #-32]	; 0xffffffe0
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_05))
    21b4:	01040200 	mrseq	r0, R12_usr
    21b8:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    21bc:	0610054f 	ldreq	r0, [r0], -pc, asr #10
    u32Tmp1 = M4_TMRA3->BCSTR;
    21c0:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    21c4:	44060505 	strmi	r0, [r6], #-1285	; 0xfffffafb
    21c8:	01061005 	tsteq	r6, r5
    21cc:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    21d0:	05440605 	strbeq	r0, [r4, #-1541]	; 0xfffff9fb
    21d4:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    21d8:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    u32Tmp1 = M4_TMRA3->ICONR;
    21dc:	10054406 	andne	r4, r5, r6, lsl #8
    21e0:	08050106 	stmdaeq	r5, {r1, r2, r8}
    u32Tmp2 = M4_TMRA3->STFLR;
    21e4:	0605052e 	streq	r0, [r5], -lr, lsr #10
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_08))
    21e8:	06100544 	ldreq	r0, [r0], -r4, asr #10
    21ec:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    21f0:	44060505 	strmi	r0, [r6], #-1285	; 0xfffffafb
    u32Tmp1 = M4_TMRA4->BCSTR;
    21f4:	01061005 	tsteq	r6, r5
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    21f8:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    21fc:	05440605 	strbeq	r0, [r4, #-1541]	; 0xfffff9fb
    2200:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    2204:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    2208:	10054406 	andne	r4, r5, r6, lsl #8
    220c:	08050106 	stmdaeq	r5, {r1, r2, r8}
    u32Tmp1 = M4_TMRA4->ICONR;
    2210:	0605052e 	streq	r0, [r5], -lr, lsr #10
    2214:	06100544 	ldreq	r0, [r0], -r4, asr #10
    u32Tmp2 = M4_TMRA4->STFLR;
    2218:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_11))
    221c:	44060505 	strmi	r0, [r6], #-1285	; 0xfffffafb
    2220:	01061805 	tsteq	r6, r5, lsl #16
    2224:	2f060505 	svccs	0x00060505
    u32Tmp1 = M4_TMRA5->BCSTR;
    2228:	01061705 	tsteq	r6, r5, lsl #14
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    222c:	21060505 	tstcs	r6, r5, lsl #10
    2230:	01061205 	tsteq	r6, r5, lsl #4
    2234:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    2238:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
    223c:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
    2240:	18054f06 	stmdane	r5, {r1, r2, r8, r9, sl, fp, lr}
    u32Tmp1 = M4_TMRA5->ICONR;
    2244:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2248:	17052f06 	strne	r2, [r5, -r6, lsl #30]
    u32Tmp2 = M4_TMRA5->STFLR;
    224c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_14))
    2250:	12052106 	andne	r2, r5, #-2147483647	; 0x80000001
    2254:	08050106 	stmdaeq	r5, {r1, r2, r8}
    2258:	001d052e 	andseq	r0, sp, lr, lsr #10
    u32Tmp1 = M4_TMRA6->BCSTR;
    225c:	3c010402 	cfstrscc	mvf0, [r1], {2}
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    2260:	054e0105 	strbeq	r0, [lr, #-261]	; 0xfffffefb
    2264:	d7030609 	strle	r0, [r3, -r9, lsl #12]
    2268:	1505207e 	strne	r2, [r5, #-126]	; 0xffffff82
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    226c:	0c050106 	stfeqs	f0, [r5], {6}
    2270:	002b052e 	eoreq	r0, fp, lr, lsr #10
    2274:	3c010402 	cfstrscc	mvf0, [r1], {2}
    u32Tmp1 = M4_TMRA6->ICONR;
    2278:	4c060d05 	stcmi	13, cr0, [r6], {5}
    227c:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    u32Tmp2 = M4_TMRA6->STFLR;
    2280:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_18))
    2284:	2b052e0c 	blcs	14dabc <__ram_ret_data_start+0x14a22c>
    2288:	01040200 	mrseq	r0, R12_usr
    228c:	060d053c 			; <UNDEFINED> instruction: 0x060d053c
    if(Set == bM4_USBFS_GAHBCFG_GINTMSK)
    2290:	4209054c 	andmi	r0, r9, #76, 10	; 0x13000000
    2294:	01061505 	tsteq	r6, r5, lsl #10
    u32Tmp1 = M4_USART1->SR;
    2298:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    u32Tmp2 = M4_USART1->CR1;
    229c:	0402002b 	streq	r0, [r2], #-43	; 0xffffffd5
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_22))
    22a0:	0d053c01 	stceq	12, cr3, [r5, #-4]
    22a4:	09054c06 	stmdbeq	r5, {r1, r2, sl, fp, lr}
    22a8:	06150542 	ldreq	r0, [r5], -r2, asr #10
    22ac:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    22b0:	02002b05 	andeq	r2, r0, #5120	; 0x1400
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_23))
    22b4:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    22b8:	054c060d 	strbeq	r0, [ip, #-1549]	; 0xfffff9f3
    22bc:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_24))
    22c0:	0c050106 	stfeqs	f0, [r5], {6}
    22c4:	002b052e 	eoreq	r0, fp, lr, lsr #10
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_25))
    22c8:	3c010402 	cfstrscc	mvf0, [r1], {2}
    22cc:	4c060d05 	stcmi	13, cr0, [r6], {5}
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_26))
    22d0:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    22d4:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    22d8:	2b052e0c 	blcs	14db10 <__ram_ret_data_start+0x14a280>
    22dc:	01040200 	mrseq	r0, R12_usr
    22e0:	060d053c 			; <UNDEFINED> instruction: 0x060d053c
    u32Tmp1 = M4_USART2->SR;
    22e4:	4209054c 	andmi	r0, r9, #76, 10	; 0x13000000
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_27))
    22e8:	01061505 	tsteq	r6, r5, lsl #10
    22ec:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    22f0:	0402002b 	streq	r0, [r2], #-43	; 0xffffffd5
    22f4:	0d053c01 	stceq	12, cr3, [r5, #-4]
    22f8:	09054c06 	stmdbeq	r5, {r1, r2, sl, fp, lr}
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_28))
    22fc:	06150542 	ldreq	r0, [r5], -r2, asr #10
    2300:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    2304:	02002b05 	andeq	r2, r0, #5120	; 0x1400
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_29))
    2308:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    230c:	054c060d 	strbeq	r0, [ip, #-1549]	; 0xfffff9f3
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_30))
    2310:	16054209 	strne	r4, [r5], -r9, lsl #4
    2314:	0c050106 	stfeqs	f0, [r5], {6}
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_31))
    2318:	002d052e 	eoreq	r0, sp, lr, lsr #10
    231c:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2320:	4c060d05 	stcmi	13, cr0, [r6], {5}
    2324:	06440905 	strbeq	r0, [r4], -r5, lsl #18
    2328:	0627062e 	strteq	r0, [r7], -lr, lsr #12
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    232c:	0525062e 	streq	r0, [r5, #-1582]!	; 0xfffff9d2
    2330:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
        TimerA1OV_IrqHandler();
    2334:	2b052e0c 	blcs	14db6c <__ram_ret_data_start+0x14a2dc>
    2338:	01040200 	mrseq	r0, R12_usr
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    233c:	060d053c 			; <UNDEFINED> instruction: 0x060d053c
    2340:	4209054c 	andmi	r0, r9, #76, 10	; 0x13000000
        TimerA1UD_IrqHandler();
    2344:	01061505 	tsteq	r6, r5, lsl #10
        TimerA1CMP_IrqHandler();
    2348:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    234c:	0402002b 	streq	r0, [r2], #-43	; 0xffffffd5
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    2350:	0d053c01 	stceq	12, cr3, [r5, #-4]
    2354:	09054c06 	stmdbeq	r5, {r1, r2, sl, fp, lr}
        TimerA2OV_IrqHandler();
    2358:	06150542 	ldreq	r0, [r5], -r2, asr #10
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    235c:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    2360:	02002b05 	andeq	r2, r0, #5120	; 0x1400
        TimerA2UD_IrqHandler();
    2364:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    2368:	054c060d 	strbeq	r0, [ip, #-1549]	; 0xfffff9f3
        TimerA2CMP_IrqHandler();
    236c:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    2370:	0c050106 	stfeqs	f0, [r5], {6}
    2374:	002b052e 	eoreq	r0, fp, lr, lsr #10
        TimerA3OV_IrqHandler();
    2378:	3c010402 	cfstrscc	mvf0, [r1], {2}
    237c:	4c060d05 	stcmi	13, cr0, [r6], {5}
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    2380:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    2384:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
        TimerA3UD_IrqHandler();
    2388:	2b052e0c 	blcs	14dbc0 <__ram_ret_data_start+0x14a330>
        TimerA3CMP_IrqHandler();
    238c:	01040200 	mrseq	r0, R12_usr
    2390:	060d053c 			; <UNDEFINED> instruction: 0x060d053c
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    2394:	4209054c 	andmi	r0, r9, #76, 10	; 0x13000000
    2398:	01061505 	tsteq	r6, r5, lsl #10
        TimerA4OV_IrqHandler();
    239c:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    23a0:	0402002b 	streq	r0, [r2], #-43	; 0xffffffd5
    23a4:	0d053c01 	stceq	12, cr3, [r5, #-4]
        TimerA4UD_IrqHandler();
    23a8:	09054c06 	stmdbeq	r5, {r1, r2, sl, fp, lr}
    23ac:	06150542 	ldreq	r0, [r5], -r2, asr #10
        TimerA4CMP_IrqHandler();
    23b0:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    23b4:	02002b05 	andeq	r2, r0, #5120	; 0x1400
    23b8:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
        TimerA5OV_IrqHandler();
    23bc:	054c060d 	strbeq	r0, [ip, #-1549]	; 0xfffff9f3
    23c0:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    23c4:	0c050106 	stfeqs	f0, [r5], {6}
    23c8:	002b052e 	eoreq	r0, fp, lr, lsr #10
        TimerA5UD_IrqHandler();
    23cc:	3c010402 	cfstrscc	mvf0, [r1], {2}
        TimerA5CMP_IrqHandler();
    23d0:	4c060d05 	stcmi	13, cr0, [r6], {5}
    23d4:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    23d8:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
    23dc:	2d052e0c 	stccs	14, cr2, [r5, #-48]	; 0xffffffd0
        TimerA6OV_IrqHandler();
    23e0:	01040200 	mrseq	r0, R12_usr
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    23e4:	060d053c 			; <UNDEFINED> instruction: 0x060d053c
    23e8:	4409054c 	strmi	r0, [r9], #-1356	; 0xfffffab4
        TimerA6UD_IrqHandler();
    23ec:	27062e06 	strcs	r2, [r6, -r6, lsl #28]
    23f0:	30060105 	andcc	r0, r6, r5, lsl #2
        TimerA6CMP_IrqHandler();
    23f4:	02050006 	andeq	r0, r5, #6
        u32Tmp1 = M4_USBFS->GINTMSK & 0xF77CFCFBul;
    23f8:	00001fbc 			; <UNDEFINED> instruction: 0x00001fbc
        u32Tmp2 = M4_USBFS->GINTSTS & 0xF77CFCFBul;
    23fc:	2105051a 	tstcs	r5, sl, lsl r5
        if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_19))
    2400:	01060e05 	tsteq	r6, r5, lsl #28
    2404:	3d060505 	cfstr32cc	mvfx0, [r6, #-20]	; 0xffffffec
    2408:	10051413 	andne	r1, r5, r3, lsl r4
    240c:	08050106 	stmdaeq	r5, {r1, r2, r8}
    2410:	0605052e 	streq	r0, [r5], -lr, lsr #10
            UsbGlobal_IrqHandler();
    2414:	06100536 			; <UNDEFINED> instruction: 0x06100536
        Usart1RxErr_IrqHandler();
    2418:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    241c:	36060505 	strcc	r0, [r6], -r5, lsl #10
        Usart1RxEnd_IrqHandler();
    2420:	01061005 	tsteq	r6, r5
        Usart1TxEmpty_IrqHandler();
    2424:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    2428:	05360605 	ldreq	r0, [r6, #-1541]!	; 0xfffff9fb
        Usart1TxEnd_IrqHandler();
    242c:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
        Usart1RxTO_IrqHandler();
    2430:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    2434:	10053606 	andne	r3, r5, r6, lsl #12
        Usart2RxErr_IrqHandler();
    2438:	08050106 	stmdaeq	r5, {r1, r2, r8}
        Usart2RxEnd_IrqHandler();
    243c:	0605052e 	streq	r0, [r5], -lr, lsr #10
    2440:	06100536 			; <UNDEFINED> instruction: 0x06100536
        Usart2TxEmpty_IrqHandler();
    2444:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
        Usart2TxEnd_IrqHandler();
    2448:	36060505 	strcc	r0, [r6], -r5, lsl #10
    244c:	01061005 	tsteq	r6, r5
        Usart2RxTO_IrqHandler();
    2450:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
}
    2454:	05360605 	ldreq	r0, [r6, #-1541]!	; 0xfffff9fb
    2458:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    245c:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    2460:	10053606 	andne	r3, r5, r6, lsl #12
    2464:	08050106 	stmdaeq	r5, {r1, r2, r8}
    2468:	0605052e 	streq	r0, [r5], -lr, lsr #10
    246c:	06180536 			; <UNDEFINED> instruction: 0x06180536
    2470:	06050501 	streq	r0, [r5], -r1, lsl #10
    2474:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
    2478:	06050501 	streq	r0, [r5], -r1, lsl #10
    247c:	06120521 	ldreq	r0, [r2], -r1, lsr #10
    2480:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
{
    2484:	02001d05 	andeq	r1, r0, #320	; 0x140
    uint32_t VSSEL137 = M4_INTC->VSSEL137;
    2488:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    u32Tmp1 = M4_USART3->SR;
    248c:	05410605 	strbeq	r0, [r1, #-1541]	; 0xfffff9fb
    2490:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_00))
    2494:	052f0605 	streq	r0, [pc, #-1541]!	; 1e97 <IRQ131_Handler+0x25f>
    2498:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
    249c:	05210605 	streq	r0, [r1, #-1541]!	; 0xfffff9fb
    24a0:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
    24a4:	1d052e08 	stcne	14, cr2, [r5, #-32]	; 0xffffffe0
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_01))
    24a8:	01040200 	mrseq	r0, R12_usr
    24ac:	4001053c 	andmi	r0, r1, ip, lsr r5
    24b0:	03060905 	movweq	r0, #26885	; 0x6905
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_02))
    24b4:	05207fad 	streq	r7, [r0, #-4013]!	; 0xfffff053
    24b8:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_03))
    24bc:	2b052e0c 	blcs	14dcf4 <__ram_ret_data_start+0x14a464>
    24c0:	01040200 	mrseq	r0, R12_usr
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_04))
    24c4:	060d052e 	streq	r0, [sp], -lr, lsr #10
    24c8:	4209053e 	andmi	r0, r9, #260046848	; 0xf800000
    24cc:	01061505 	tsteq	r6, r5, lsl #10
    24d0:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    24d4:	0402002b 	streq	r0, [r2], #-43	; 0xffffffd5
    u32Tmp1 = M4_USART4->SR;
    24d8:	0d052e01 	stceq	14, cr2, [r5, #-4]
    u32Tmp2 = M4_USART4->CR1;
    24dc:	09053e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, ip, sp}
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_05))
    24e0:	06150542 	ldreq	r0, [r5], -r2, asr #10
    24e4:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    24e8:	02002b05 	andeq	r2, r0, #5120	; 0x1400
    24ec:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    24f0:	053e060d 	ldreq	r0, [lr, #-1549]!	; 0xfffff9f3
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_06))
    24f4:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
    24f8:	0c050106 	stfeqs	f0, [r5], {6}
    24fc:	002b052e 	eoreq	r0, fp, lr, lsr #10
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_07))
    2500:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    2504:	3e060d05 	cdpcc	13, 0, cr0, cr6, cr5, {0}
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_08))
    2508:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    250c:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_09))
    2510:	2b052e0c 	blcs	14dd48 <__ram_ret_data_start+0x14a4b8>
    2514:	01040200 	mrseq	r0, R12_usr
    2518:	060d052e 	streq	r0, [sp], -lr, lsr #10
    251c:	4209053e 	andmi	r0, r9, #260046848	; 0xf800000
    2520:	01061505 	tsteq	r6, r5, lsl #10
    u32Tmp1 = M4_SPI1->CR1;
    2524:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_11))
    2528:	0402002b 	streq	r0, [r2], #-43	; 0xffffffd5
    252c:	0d052e01 	stceq	14, cr2, [r5, #-4]
    2530:	09053e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, ip, sp}
    2534:	06150542 	ldreq	r0, [r5], -r2, asr #10
    2538:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_12))
    253c:	02002b05 	andeq	r2, r0, #5120	; 0x1400
    2540:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    2544:	053e060d 	ldreq	r0, [lr, #-1549]!	; 0xfffff9f3
    2548:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
    254c:	0c050106 	stfeqs	f0, [r5], {6}
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_13))
    2550:	002b052e 	eoreq	r0, fp, lr, lsr #10
    2554:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    2558:	3e060d05 	cdpcc	13, 0, cr0, cr6, cr5, {0}
    255c:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    2560:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2564:	2d052e0c 	stccs	14, cr2, [r5, #-48]	; 0xffffffd0
    2568:	01040200 	mrseq	r0, R12_usr
    256c:	060d052e 	streq	r0, [sp], -lr, lsr #10
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2570:	4409053e 	strmi	r0, [r9], #-1342	; 0xfffffac2
    2574:	27062e06 	strcs	r2, [r6, -r6, lsl #28]
    u32Tmp1 = M4_SPI2->CR1;
    2578:	30060105 	andcc	r0, r6, r5, lsl #2
    u32Tmp2 = M4_SPI2->SR;
    257c:	02050006 	andeq	r0, r5, #6
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_16))
    2580:	0000214c 	andeq	r2, r0, ip, asr #2
    2584:	2105051a 	tstcs	r5, sl, lsl r5
    2588:	0e051313 	mcreq	3, 0, r1, cr5, cr3, {0}
    258c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2590:	0d053e06 	stceq	14, cr3, [r5, #-24]	; 0xffffffe8
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_17))
    2594:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2598:	21054c06 	tstcs	r5, r6, lsl #24
    259c:	08050106 	stmdaeq	r5, {r1, r2, r8}
    25a0:	0605052e 	streq	r0, [r5], -lr, lsr #10
    25a4:	0621054f 	strteq	r0, [r1], -pc, asr #10
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_18))
    25a8:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    25ac:	4e060505 	cfsh32mi	mvfx0, mvfx6, #5
    25b0:	01060d05 	tsteq	r6, r5, lsl #26
    25b4:	3d060505 	cfstr32cc	mvfx0, [r6, #-20]	; 0xffffffec
    25b8:	01060d05 	tsteq	r6, r5, lsl #26
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    25bc:	30060505 	andcc	r0, r6, r5, lsl #10
    25c0:	01060805 	tsteq	r6, r5, lsl #16
    25c4:	02001d05 	andeq	r1, r0, #320	; 0x140
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    25c8:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    25cc:	054f0605 	strbeq	r0, [pc, #-1541]	; 1fcf <IRQ132_Handler+0x13>
    u32Tmp1 = M4_SPI3->CR1;
    25d0:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_21))
    25d4:	053e0605 	ldreq	r0, [lr, #-1541]!	; 0xfffff9fb
    25d8:	05010621 	streq	r0, [r1, #-1569]	; 0xfffff9df
    25dc:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    25e0:	21054f06 	tstcs	r5, r6, lsl #30
    25e4:	08050106 	stmdaeq	r5, {r1, r2, r8}
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_22))
    25e8:	0605052e 	streq	r0, [r5], -lr, lsr #10
    25ec:	060d054e 	streq	r0, [sp], -lr, asr #10
    25f0:	06050501 	streq	r0, [r5], -r1, lsl #10
    25f4:	060d053d 			; <UNDEFINED> instruction: 0x060d053d
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_23))
    25f8:	06050501 	streq	r0, [r5], -r1, lsl #10
    25fc:	06080530 			; <UNDEFINED> instruction: 0x06080530
    2600:	001d0501 	andseq	r0, sp, r1, lsl #10
    2604:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    2608:	4f060505 	svcmi	0x00060505
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    260c:	01060d05 	tsteq	r6, r5, lsl #26
    2610:	3e060505 	cfsh32cc	mvfx0, mvfx6, #5
    2614:	01062105 	tsteq	r6, r5, lsl #2
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2618:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    u32Tmp1 = M4_SPI4->CR1;
    261c:	054f0605 	strbeq	r0, [pc, #-1541]	; 201f <IRQ132_Handler+0x63>
    u32Tmp2 = M4_SPI4->SR;
    2620:	05010621 	streq	r0, [r1, #-1569]	; 0xfffff9df
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_26))
    2624:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    2628:	0d054e06 	stceq	14, cr4, [r5, #-24]	; 0xffffffe8
    262c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2630:	0d053d06 	stceq	13, cr3, [r5, #-24]	; 0xffffffe8
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_27))
    2634:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2638:	08053006 	stmdaeq	r5, {r1, r2, ip, sp}
    263c:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
    2640:	01040200 	mrseq	r0, R12_usr
    2644:	0605052e 	streq	r0, [r5], -lr, lsr #10
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_28))
    2648:	060d054f 	streq	r0, [sp], -pc, asr #10
    264c:	06050501 	streq	r0, [r5], -r1, lsl #10
    2650:	0621053e 			; <UNDEFINED> instruction: 0x0621053e
    2654:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2658:	4f060505 	svcmi	0x00060505
    265c:	01062105 	tsteq	r6, r5, lsl #2
    2660:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2664:	054e0605 	strbeq	r0, [lr, #-1541]	; 0xfffff9fb
    2668:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
        Usart3RxErr_IrqHandler();
    266c:	053d0605 	ldreq	r0, [sp, #-1541]!	; 0xfffff9fb
    2670:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
        Usart3RxEnd_IrqHandler();
    2674:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
        Usart3TxEmpty_IrqHandler();
    2678:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    267c:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
        Usart3TxEnd_IrqHandler();
    2680:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
        Usart3RxTO_IrqHandler();
    2684:	0d054f06 	stceq	15, cr4, [r5, #-24]	; 0xffffffe8
    2688:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
        Usart4RxErr_IrqHandler();
    268c:	21053e06 	tstcs	r5, r6, lsl #28
        Usart4RxEnd_IrqHandler();
    2690:	08050106 	stmdaeq	r5, {r1, r2, r8}
    2694:	0605052e 	streq	r0, [r5], -lr, lsr #10
        Usart4TxEmpty_IrqHandler();
    2698:	0621054f 	strteq	r0, [r1], -pc, asr #10
        Usart4TxEnd_IrqHandler();
    269c:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    26a0:	4e060505 	cfsh32mi	mvfx0, mvfx6, #5
        Usart4RxTO_IrqHandler();
    26a4:	01060d05 	tsteq	r6, r5, lsl #26
        Spi1RxEnd_IrqHandler();
    26a8:	3d060505 	cfstr32cc	mvfx0, [r6, #-20]	; 0xffffffec
    26ac:	01060d05 	tsteq	r6, r5, lsl #26
        Spi1TxEmpty_IrqHandler();
    26b0:	30060505 	andcc	r0, r6, r5, lsl #10
        Spi1Idle_IrqHandler();
    26b4:	01060805 	tsteq	r6, r5, lsl #16
    26b8:	02001d05 	andeq	r1, r0, #320	; 0x140
        Spi1Err_IrqHandler();
    26bc:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
        Spi2RxEnd_IrqHandler();
    26c0:	054f0605 	strbeq	r0, [pc, #-1541]	; 20c3 <IRQ132_Handler+0x107>
    26c4:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
        Spi2TxEmpty_IrqHandler();
    26c8:	053e0605 	ldreq	r0, [lr, #-1541]!	; 0xfffff9fb
        Spi2Idle_IrqHandler();
    26cc:	05010621 	streq	r0, [r1, #-1569]	; 0xfffff9df
    26d0:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
        Spi2Err_IrqHandler();
    26d4:	21054f06 	tstcs	r5, r6, lsl #30
        Spi3RxEnd_IrqHandler();
    26d8:	08050106 	stmdaeq	r5, {r1, r2, r8}
    26dc:	0605052e 	streq	r0, [r5], -lr, lsr #10
        Spi3TxEmpty_IrqHandler();
    26e0:	060d054e 	streq	r0, [sp], -lr, asr #10
        Spi3Idle_IrqHandler();
    26e4:	06050501 	streq	r0, [r5], -r1, lsl #10
    26e8:	060d053d 			; <UNDEFINED> instruction: 0x060d053d
        Spi3Err_IrqHandler();
    26ec:	06050501 	streq	r0, [r5], -r1, lsl #10
        Spi4RxEnd_IrqHandler();
    26f0:	06080530 			; <UNDEFINED> instruction: 0x06080530
    26f4:	001d0501 	andseq	r0, sp, r1, lsl #10
        Spi4TxEmpty_IrqHandler();
    26f8:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
        Spi4Idle_IrqHandler();
    26fc:	4f060505 	svcmi	0x00060505
    2700:	01060f05 	tsteq	r6, r5, lsl #30
        Spi4Err_IrqHandler();
    2704:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
}
    2708:	0a030605 	beq	c3f24 <__ram_ret_data_start+0xc0694>
    270c:	060d053c 			; <UNDEFINED> instruction: 0x060d053c
    2710:	06050501 	streq	r0, [r5], -r1, lsl #10
    2714:	060d052f 	streq	r0, [sp], -pc, lsr #10
    2718:	06050501 	streq	r0, [r5], -r1, lsl #10
    271c:	06080522 	streq	r0, [r8], -r2, lsr #10
{
    2720:	00210501 	eoreq	r0, r1, r1, lsl #10
    uint32_t VSSEL138 = M4_INTC->VSSEL138;
    2724:	3c010402 	cfstrscc	mvf0, [r1], {2}
    u32Tmp1 = M4_TMR41->OCSRU;
    2728:	02005a05 	andeq	r5, r0, #20480	; 0x5000
    272c:	053c0204 	ldreq	r0, [ip, #-516]!	; 0xfffffdfc
    if ((VSSEL138 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2730:	054f0605 	strbeq	r0, [pc, #-1541]	; 2133 <IRQ132_Handler+0x177>
    2734:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2738:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
    273c:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
    if ((VSSEL138 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2740:	1d054f06 	stcne	15, cr4, [r5, #-24]	; 0xffffffe8
    2744:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2748:	1d054f06 	stcne	15, cr4, [r5, #-24]	; 0xffffffe8
    274c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    u32Tmp1 = M4_TMR41->OCSRV;
    2750:	08054f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, lr}
    2754:	21050106 	tstcs	r5, r6, lsl #2
    if ((VSSEL138 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2758:	01040200 	mrseq	r0, R12_usr
    275c:	003c053c 	eorseq	r0, ip, ip, lsr r5
    2760:	3c020402 	cfstrscc	mvf0, [r2], {2}
    2764:	4f060505 	svcmi	0x00060505
    if ((VSSEL138 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2768:	01060d05 	tsteq	r6, r5, lsl #26
    276c:	2f060505 	svccs	0x00060505
    2770:	01060d05 	tsteq	r6, r5, lsl #26
    2774:	22060505 	andcs	r0, r6, #20971520	; 0x1400000
    u32Tmp1 = M4_TMR41->OCSRW;
    2778:	01060805 	tsteq	r6, r5, lsl #16
    if ((VSSEL138 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    277c:	02002105 	andeq	r2, r0, #1073741825	; 0x40000001
    2780:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    2784:	0402005a 	streq	r0, [r2], #-90	; 0xffffffa6
    2788:	05053c02 	streq	r3, [r5, #-3074]	; 0xfffff3fe
    if ((VSSEL138 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    278c:	08054f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, lr}
    2790:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
    2794:	01040200 	mrseq	r0, R12_usr
    2798:	0605052e 	streq	r0, [r5], -lr, lsr #10
    u32Tmp1 = M4_TMR41->CCSR;
    279c:	061d054f 	ldreq	r0, [sp], -pc, asr #10
    27a0:	06050501 	streq	r0, [r5], -r1, lsl #10
    if ((VSSEL138 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    27a4:	061d054f 	ldreq	r0, [sp], -pc, asr #10
    27a8:	06050501 	streq	r0, [r5], -r1, lsl #10
    27ac:	0608054f 	streq	r0, [r8], -pc, asr #10
    27b0:	00210501 	eoreq	r0, r1, r1, lsl #10
    27b4:	3c010402 	cfstrscc	mvf0, [r1], {2}
    if ((VSSEL138 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    27b8:	02003c05 	andeq	r3, r0, #1280	; 0x500
    27bc:	053c0204 	ldreq	r0, [ip, #-516]!	; 0xfffffdfc
    27c0:	3c054001 	stccc	0, cr4, [r5], {1}
    27c4:	01040200 	mrseq	r0, R12_usr
    u32Tmp1 = M4_TMR41->RCSR;
    27c8:	207ecf03 	rsbscs	ip, lr, r3, lsl #30
    27cc:	4c060905 			; <UNDEFINED> instruction: 0x4c060905
    if ((VSSEL138 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    27d0:	02003c05 	andeq	r3, r0, #1280	; 0x500
    27d4:	3f060104 	svccc	0x00060104
    27d8:	4c060905 			; <UNDEFINED> instruction: 0x4c060905
    27dc:	052e0643 	streq	r0, [lr, #-1603]!	; 0xfffff9bd
    if ((VSSEL138 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    27e0:	0402003c 	streq	r0, [r2], #-60	; 0xffffffc4
    27e4:	09052501 	stmdbeq	r5, {r0, r8, sl, sp}
    27e8:	3c054c06 	stccc	12, cr4, [r5], {6}
    27ec:	01040200 	mrseq	r0, R12_usr
    27f0:	09053f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, ip, sp}
    if ((VSSEL138 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    27f4:	06434c06 	strbeq	r4, [r3], -r6, lsl #24
    27f8:	003c052e 	eorseq	r0, ip, lr, lsr #10
    27fc:	25010402 	strcs	r0, [r1, #-1026]	; 0xfffffbfe
    u32Tmp1 = M4_TMR42->OCSRU;
    2800:	4c060905 			; <UNDEFINED> instruction: 0x4c060905
    2804:	02003c05 	andeq	r3, r0, #1280	; 0x500
    if ((VSSEL138 & BIT_MASK_16) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2808:	3f060104 	svccc	0x00060104
    280c:	4c060905 			; <UNDEFINED> instruction: 0x4c060905
    2810:	052e0643 	streq	r0, [lr, #-1603]!	; 0xfffff9bd
    if ((VSSEL138 & BIT_MASK_17) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2814:	0402003c 	streq	r0, [r2], #-60	; 0xffffffc4
    2818:	09052501 	stmdbeq	r5, {r0, r8, sl, sp}
    281c:	3c054c06 	stccc	12, cr4, [r5], {6}
    2820:	01040200 	mrseq	r0, R12_usr
    u32Tmp1 = M4_TMR42->OCSRV;
    2824:	09053f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, ip, sp}
    if ((VSSEL138 & BIT_MASK_18) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2828:	06434c06 	strbeq	r4, [r3], -r6, lsl #24
    282c:	003c052e 	eorseq	r0, ip, lr, lsr #10
    2830:	25010402 	strcs	r0, [r1, #-1026]	; 0xfffffbfe
    2834:	4c060905 			; <UNDEFINED> instruction: 0x4c060905
    if ((VSSEL138 & BIT_MASK_19) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2838:	02003c05 	andeq	r3, r0, #1280	; 0x500
    283c:	3f060104 	svccc	0x00060104
    2840:	4c060905 			; <UNDEFINED> instruction: 0x4c060905
    u32Tmp1 = M4_TMR42->OCSRW;
    2844:	052e0643 	streq	r0, [lr, #-1603]!	; 0xfffff9bd
    2848:	0402003c 	streq	r0, [r2], #-60	; 0xffffffc4
    if ((VSSEL138 & BIT_MASK_20) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    284c:	09052501 	stmdbeq	r5, {r0, r8, sl, sp}
    2850:	3c054c06 	stccc	12, cr4, [r5], {6}
    2854:	01040200 	mrseq	r0, R12_usr
    if ((VSSEL138 & BIT_MASK_21) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2858:	09053f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, ip, sp}
    285c:	06434c06 	strbeq	r4, [r3], -r6, lsl #24
    2860:	0525062e 	streq	r0, [r5, #-1582]!	; 0xfffff9d2
    2864:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
    u32Tmp1 = M4_TMR42->CCSR;
    2868:	052f0609 	streq	r0, [pc, #-1545]!	; 2267 <IRQ136_Handler+0x11b>
    286c:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
    if ((VSSEL138 & BIT_MASK_22) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    2870:	05210609 	streq	r0, [r1, #-1545]!	; 0xfffff9f7
    2874:	20010616 	andcs	r0, r1, r6, lsl r6
    2878:	200c0520 	andcs	r0, ip, r0, lsr #10
    287c:	02002105 	andeq	r2, r0, #1073741825	; 0x40000001
    if ((VSSEL138 & BIT_MASK_23) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    2880:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    2884:	054c060d 	strbeq	r0, [ip, #-1549]	; 0xfffff9f3
    2888:	3c090309 	stccc	3, cr0, [r9], {9}
    288c:	41414141 	cmpmi	r1, r1, asr #2
    u32Tmp1 = M4_TMR42->RCSR;
    2890:	41414144 	cmpmi	r1, r4, asr #2
    2894:	06010541 	streq	r0, [r1], -r1, asr #10
    if ((VSSEL138 & BIT_MASK_24) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    2898:	05000630 	streq	r0, [r0, #-1584]	; 0xfffff9d0
    289c:	00248402 	eoreq	r8, r4, r2, lsl #8
    28a0:	05051a00 	streq	r1, [r5, #-2560]	; 0xfffff600
    if ((VSSEL138 & BIT_MASK_25) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    28a4:	05131321 	ldreq	r1, [r3, #-801]	; 0xfffffcdf
    28a8:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
    28ac:	053e0605 	ldreq	r0, [lr, #-1541]!	; 0xfffff9fb
    28b0:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    if ((VSSEL138 & BIT_MASK_26) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    28b4:	053d0605 	ldreq	r0, [sp, #-1541]!	; 0xfffff9fb
    28b8:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    28bc:	05220605 	streq	r0, [r2, #-1541]!	; 0xfffff9fb
    28c0:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
        Timer41GCMUH_IrqHandler();
    28c4:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
    28c8:	5a053c01 	bpl	1518d4 <__ram_ret_data_start+0x14e044>
        Timer41GCMUL_IrqHandler();
    28cc:	02040200 	andeq	r0, r4, #0, 4
        Timer41GCMVH_IrqHandler();
    28d0:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    28d4:	0608054f 	streq	r0, [r8], -pc, asr #10
        Timer41GCMVL_IrqHandler();
    28d8:	001d0501 	andseq	r0, sp, r1, lsl #10
        Timer41GCMWH_IrqHandler();
    28dc:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    28e0:	4f060505 	svcmi	0x00060505
        Timer41GCMWL_IrqHandler();
    28e4:	01061d05 	tsteq	r6, r5, lsl #26
        Timer41GOV_IrqHandler();
    28e8:	4f060505 	svcmi	0x00060505
    28ec:	01061d05 	tsteq	r6, r5, lsl #26
        Timer41GUD_IrqHandler();
    28f0:	4f060505 	svcmi	0x00060505
        Timer41ReloadU_IrqHandler();
    28f4:	01060805 	tsteq	r6, r5, lsl #16
    28f8:	02002105 	andeq	r2, r0, #1073741825	; 0x40000001
        Timer41ReloadV_IrqHandler();
    28fc:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
        Timer41ReloadW_IrqHandler();
    2900:	0402003c 	streq	r0, [r2], #-60	; 0xffffffc4
    2904:	05053c02 	streq	r3, [r5, #-3074]	; 0xfffff3fe
        Timer41GCMUH_IrqHandler();
    2908:	0d054f06 	stceq	15, cr4, [r5, #-24]	; 0xffffffe8
        Timer41GCMUL_IrqHandler();
    290c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2910:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
        Timer42GCMVH_IrqHandler();
    2914:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
        Timer42GCMVL_IrqHandler();
    2918:	08052206 	stmdaeq	r5, {r1, r2, r9, sp}
    291c:	21050106 	tstcs	r5, r6, lsl #2
        Timer42GCMWH_IrqHandler();
    2920:	01040200 	mrseq	r0, R12_usr
        Timer42GCMWL_IrqHandler();
    2924:	005a053c 	subseq	r0, sl, ip, lsr r5
    2928:	3c020402 	cfstrscc	mvf0, [r2], {2}
        Timer42GOV_IrqHandler();
    292c:	4f060505 	svcmi	0x00060505
        Timer42GUD_IrqHandler();
    2930:	01060805 	tsteq	r6, r5, lsl #16
    2934:	02001d05 	andeq	r1, r0, #320	; 0x140
        Timer42ReloadU_IrqHandler();
    2938:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
        Timer42ReloadV_IrqHandler();
    293c:	054f0605 	strbeq	r0, [pc, #-1541]	; 233f <IRQ136_Handler+0x1f3>
    2940:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
        Timer42ReloadW_IrqHandler();
    2944:	054f0605 	strbeq	r0, [pc, #-1541]	; 2347 <IRQ136_Handler+0x1fb>
}
    2948:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
    294c:	054f0605 	strbeq	r0, [pc, #-1541]	; 234f <IRQ136_Handler+0x203>
    2950:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
{
    2954:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
    uint32_t VSSEL139 = M4_INTC->VSSEL139;
    2958:	3c053c01 	stccc	12, cr3, [r5], {1}
    u32Tmp1 = M4_TMR43->OCSRU;
    295c:	02040200 	andeq	r0, r4, #0, 4
    2960:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    if ((VSSEL139 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2964:	060d054f 	streq	r0, [sp], -pc, asr #10
    2968:	06050501 	streq	r0, [r5], -r1, lsl #10
    296c:	060d052f 	streq	r0, [sp], -pc, lsr #10
    2970:	06050501 	streq	r0, [r5], -r1, lsl #10
    if ((VSSEL139 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2974:	06080522 	streq	r0, [r8], -r2, lsr #10
    2978:	00210501 	eoreq	r0, r1, r1, lsl #10
    297c:	3c010402 	cfstrscc	mvf0, [r1], {2}
    u32Tmp1 = M4_TMR43->OCSRV;
    2980:	02003c05 	andeq	r3, r0, #1280	; 0x500
    2984:	053c0204 	ldreq	r0, [ip, #-516]!	; 0xfffffdfc
    if ((VSSEL139 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2988:	054f0605 	strbeq	r0, [pc, #-1541]	; 238b <IRQ136_Handler+0x23f>
    298c:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2990:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
    if ((VSSEL139 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2994:	3c053c01 	stccc	12, cr3, [r5], {1}
    2998:	02040200 	andeq	r0, r4, #0, 4
    299c:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    29a0:	0608054f 	streq	r0, [r8], -pc, asr #10
    u32Tmp1 = M4_TMR43->OCSRW;
    29a4:	00210501 	eoreq	r0, r1, r1, lsl #10
    if ((VSSEL139 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    29a8:	3c010402 	cfstrscc	mvf0, [r1], {2}
    29ac:	02003f05 	andeq	r3, r0, #5, 30
    29b0:	053c0204 	ldreq	r0, [ip, #-516]!	; 0xfffffdfc
    29b4:	054f0605 	strbeq	r0, [pc, #-1541]	; 23b7 <IRQ136_Handler+0x26b>
    if ((VSSEL139 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    29b8:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    29bc:	04020051 	streq	r0, [r2], #-81	; 0xffffffaf
    29c0:	053d3c01 	ldreq	r3, [sp, #-3073]!	; 0xfffff3ff
    u32Tmp1 = M4_TMR43->CCSR;
    29c4:	05500605 	ldrbeq	r0, [r0, #-1541]	; 0xfffff9fb
    29c8:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    if ((VSSEL139 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    29cc:	052f0605 	streq	r0, [pc, #-1541]!	; 23cf <IRQ136_Handler+0x283>
    29d0:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    29d4:	05220605 	streq	r0, [r2, #-1541]!	; 0xfffff9fb
    29d8:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    if ((VSSEL139 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    29dc:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
    29e0:	3c053c01 	stccc	12, cr3, [r5], {1}
    29e4:	02040200 	andeq	r0, r4, #0, 4
    29e8:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    u32Tmp1 = M4_TMR43->RCSR;
    29ec:	0608054f 	streq	r0, [r8], -pc, asr #10
    29f0:	00210501 	eoreq	r0, r1, r1, lsl #10
    if ((VSSEL139 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    29f4:	3c010402 	cfstrscc	mvf0, [r1], {2}
    29f8:	02003c05 	andeq	r3, r0, #1280	; 0x500
    29fc:	053c0204 	ldreq	r0, [ip, #-516]!	; 0xfffffdfc
    2a00:	054f0605 	strbeq	r0, [pc, #-1541]	; 2403 <IRQ136_Handler+0x2b7>
    if ((VSSEL139 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    2a04:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2a08:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
    2a0c:	3f053c01 	svccc	0x00053c01
    2a10:	02040200 	andeq	r0, r4, #0, 4
    if ((VSSEL139 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    2a14:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    2a18:	0608054f 	streq	r0, [r8], -pc, asr #10
    2a1c:	00510501 	subseq	r0, r1, r1, lsl #10
}
    2a20:	3c010402 	cfstrscc	mvf0, [r1], {2}
        Timer43GCMUH_IrqHandler();
    2a24:	0605053d 			; <UNDEFINED> instruction: 0x0605053d
        Timer43GCMUL_IrqHandler();
    2a28:	060d0550 			; <UNDEFINED> instruction: 0x060d0550
    2a2c:	06050501 	streq	r0, [r5], -r1, lsl #10
        Timer43GCMVH_IrqHandler();
    2a30:	060d052f 	streq	r0, [sp], -pc, lsr #10
        Timer43GCMVL_IrqHandler();
    2a34:	06050501 	streq	r0, [r5], -r1, lsl #10
    2a38:	06080522 	streq	r0, [r8], -r2, lsr #10
        Timer43GCMWH_IrqHandler();
    2a3c:	00210501 	eoreq	r0, r1, r1, lsl #10
        Timer43GCMWL_IrqHandler();
    2a40:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2a44:	02003c05 	andeq	r3, r0, #1280	; 0x500
        Timer43GOV_IrqHandler();
    2a48:	053c0204 	ldreq	r0, [ip, #-516]!	; 0xfffffdfc
        Timer43GUD_IrqHandler();
    2a4c:	05410605 	strbeq	r0, [r1, #-1541]	; 0xfffff9fb
    2a50:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
        Timer41ReloadU_IrqHandler();
    2a54:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
        Timer43ReloadV_IrqHandler();
    2a58:	3c053c01 	stccc	12, cr3, [r5], {1}
    2a5c:	02040200 	andeq	r0, r4, #0, 4
        Timer43ReloadW_IrqHandler();
    2a60:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
}
    2a64:	06080541 	streq	r0, [r8], -r1, asr #10
    2a68:	00210501 	eoreq	r0, r1, r1, lsl #10
{
    2a6c:	3c010402 	cfstrscc	mvf0, [r1], {2}
    uint32_t VSSEL140 = M4_INTC->VSSEL140;
    2a70:	02003f05 	andeq	r3, r0, #5, 30
    u32Tmp1 = M4_EMB1->STAT;
    2a74:	053c0204 	ldreq	r0, [ip, #-516]!	; 0xfffffdfc
    2a78:	05410605 	strbeq	r0, [r1, #-1541]	; 0xfffff9fb
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_06))
    2a7c:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2a80:	04020051 	streq	r0, [r2], #-81	; 0xffffffaf
    2a84:	053d3c01 	ldreq	r3, [sp, #-3073]!	; 0xfffff3ff
    u32Tmp1 = M4_EMB2->STAT;
    2a88:	05420605 	strbeq	r0, [r2, #-1541]	; 0xfffff9fb
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_07))
    2a8c:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    2a90:	052f0605 	streq	r0, [pc, #-1541]!	; 2493 <IRQ137_Handler+0xf>
    2a94:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    u32Tmp1 = M4_EMB3->STAT;
    2a98:	05220605 	streq	r0, [r2, #-1541]!	; 0xfffff9fb
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_08))
    2a9c:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2aa0:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
    2aa4:	3c053c01 	stccc	12, cr3, [r5], {1}
    u32Tmp1 = M4_EMB4->STAT;
    2aa8:	02040200 	andeq	r0, r4, #0, 4
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_09))
    2aac:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    2ab0:	06080541 	streq	r0, [r8], -r1, asr #10
    2ab4:	00210501 	eoreq	r0, r1, r1, lsl #10
    if(Set == bM4_I2S1_CTRL_TXIE)
    2ab8:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2abc:	02003c05 	andeq	r3, r0, #1280	; 0x500
    if(Set == bM4_I2S1_CTRL_RXIE)
    2ac0:	053c0204 	ldreq	r0, [ip, #-516]!	; 0xfffffdfc
    2ac4:	05410605 	strbeq	r0, [r1, #-1541]	; 0xfffff9fb
    if(Set == bM4_I2S1_CTRL_EIE)
    2ac8:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2acc:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
    if(Set == bM4_I2S2_CTRL_TXIE)
    2ad0:	3f053c01 	svccc	0x00053c01
    2ad4:	02040200 	andeq	r0, r4, #0, 4
    if(Set == bM4_I2S2_CTRL_RXIE)
    2ad8:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    2adc:	06080541 	streq	r0, [r8], -r1, asr #10
    if(Set == bM4_I2S2_CTRL_EIE)
    2ae0:	00510501 	subseq	r0, r1, r1, lsl #10
    2ae4:	3c010402 	cfstrscc	mvf0, [r1], {2}
    if(Set == bM4_I2S3_CTRL_TXIE)
    2ae8:	4101053d 	tstmi	r1, sp, lsr r5
    2aec:	03060905 	movweq	r0, #26885	; 0x6905
    if(Set == bM4_I2S3_CTRL_RXIE)
    2af0:	41207eea 			; <UNDEFINED> instruction: 0x41207eea
    2af4:	44414141 	strbmi	r4, [r1], #-321	; 0xfffffebf
    if(Set == bM4_I2S3_CTRL_EIE)
    2af8:	41414141 	cmpmi	r1, r1, asr #2
    2afc:	43414144 	movtmi	r4, #4420	; 0x1144
    if(Set == bM4_I2S4_CTRL_TXIE)
    2b00:	43414144 	movtmi	r4, #4420	; 0x1144
    2b04:	43414144 	movtmi	r4, #4420	; 0x1144
    if(Set == bM4_I2S4_CTRL_RXIE)
    2b08:	43414144 	movtmi	r4, #4420	; 0x1144
    2b0c:	30060105 	andcc	r0, r6, r5, lsl #2
    if(Set == bM4_I2S4_CTRL_EIE)
    2b10:	02050006 	andeq	r0, r5, #6
    2b14:	00002720 	andeq	r2, r0, r0, lsr #14
        Emb1_IrqHandler();
    2b18:	2105051a 	tstcs	r5, sl, lsl r5
    2b1c:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
        Emb2_IrqHandler();
    2b20:	06050501 	streq	r0, [r5], -r1, lsl #10
        Emb3_IrqHandler();
    2b24:	0617053e 			; <UNDEFINED> instruction: 0x0617053e
    2b28:	06050501 	streq	r0, [r5], -r1, lsl #10
        Emb4_IrqHandler();
    2b2c:	0608054c 	streq	r0, [r8], -ip, asr #10
        if ((Set == bM4_I2S1_SR_TXBA) && (VSSEL140 & BIT_MASK_16))
    2b30:	003d0501 	eorseq	r0, sp, r1, lsl #10
    2b34:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2b38:	5d060505 	cfstr32pl	mvfx0, [r6, #-20]	; 0xffffffec
    2b3c:	01060805 	tsteq	r6, r5, lsl #16
            I2s1Tx_IrqHandler();
    2b40:	02003d05 	andeq	r3, r0, #320	; 0x140
        if ((Set == bM4_I2S1_SR_RXBA) && (VSSEL140 & BIT_MASK_17))
    2b44:	003c0104 	eorseq	r0, ip, r4, lsl #2
    2b48:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    2b4c:	41060505 	tstmi	r6, r5, lsl #10
    2b50:	01061705 	tsteq	r6, r5, lsl #14
            I2s1Rx_IrqHandler();
    2b54:	3e060505 	cfsh32cc	mvfx0, mvfx6, #5
        if ((M4_I2S1->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_18))
    2b58:	01060805 	tsteq	r6, r5, lsl #16
    2b5c:	02003d05 	andeq	r3, r0, #320	; 0x140
    2b60:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    2b64:	055d0605 	ldrbeq	r0, [sp, #-1541]	; 0xfffff9fb
            I2s1Err_IrqHandler();
    2b68:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2b6c:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
        if ((Set == bM4_I2S2_SR_TXBA) && (VSSEL140 & BIT_MASK_19))
    2b70:	02003c01 	andeq	r3, r0, #256	; 0x100
    2b74:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    2b78:	05410605 	strbeq	r0, [r1, #-1541]	; 0xfffff9fb
            I2s2Tx_IrqHandler();
    2b7c:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
    2b80:	053e0605 	ldreq	r0, [lr, #-1541]!	; 0xfffff9fb
        if ((Set == bM4_I2S2_SR_RXBA) && (VSSEL140 & BIT_MASK_20))
    2b84:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2b88:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    2b8c:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
            I2s2Rx_IrqHandler();
    2b90:	08055d06 	stmdaeq	r5, {r1, r2, r8, sl, fp, ip, lr}
    2b94:	3d050106 	stfccs	f0, [r5, #-24]	; 0xffffffe8
        if ((M4_I2S2->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_21))
    2b98:	01040200 	mrseq	r0, R12_usr
    2b9c:	0402003c 	streq	r0, [r2], #-60	; 0xffffffc4
    2ba0:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
    2ba4:	17054106 	strne	r4, [r5, -r6, lsl #2]
            I2s2Err_IrqHandler();
    2ba8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
        if ((Set == bM4_I2S3_SR_TXBA) && (VSSEL140 & BIT_MASK_22))
    2bac:	08054c06 	stmdaeq	r5, {r1, r2, sl, fp, lr}
    2bb0:	3d050106 	stfccs	f0, [r5, #-24]	; 0xffffffe8
    2bb4:	01040200 	mrseq	r0, R12_usr
    2bb8:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
            I2s3Tx_IrqHandler();
    2bbc:	0608056b 	streq	r0, [r8], -fp, ror #10
        if ((Set == bM4_I2S3_SR_RXBA) && (VSSEL140 & BIT_MASK_23))
    2bc0:	003d0501 	eorseq	r0, sp, r1, lsl #10
    2bc4:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2bc8:	01040200 	mrseq	r0, R12_usr
    2bcc:	0605052e 	streq	r0, [r5], -lr, lsr #10
            I2s3Rx_IrqHandler();
    2bd0:	0617054f 	ldreq	r0, [r7], -pc, asr #10
        if ((M4_I2S3->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_24))
    2bd4:	06050501 	streq	r0, [r5], -r1, lsl #10
    2bd8:	0608054c 	streq	r0, [r8], -ip, asr #10
    2bdc:	003d0501 	eorseq	r0, sp, r1, lsl #10
    2be0:	3c010402 	cfstrscc	mvf0, [r1], {2}
            I2s3Err_IrqHandler();
    2be4:	5d060505 	cfstr32pl	mvfx0, [r6, #-20]	; 0xffffffec
    2be8:	01060805 	tsteq	r6, r5, lsl #16
        if ((Set == bM4_I2S4_SR_TXBA) && (VSSEL140 & BIT_MASK_25))
    2bec:	02003d05 	andeq	r3, r0, #320	; 0x140
    2bf0:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    2bf4:	056b0605 	strbeq	r0, [fp, #-1541]!	; 0xfffff9fb
            I2s4Tx_IrqHandler();
    2bf8:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2bfc:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
        if ((Set == bM4_I2S4_SR_RXBA) && (VSSEL140 & BIT_MASK_26))
    2c00:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
    2c04:	17054f06 	strne	r4, [r5, -r6, lsl #30]
    2c08:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
            I2s4Rx_IrqHandler();
    2c0c:	05220605 	streq	r0, [r2, #-1541]!	; 0xfffff9fb
    2c10:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
        if ((M4_I2S4->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_27))
    2c14:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    2c18:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
    2c1c:	08054f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, lr}
    2c20:	3d050106 	stfccs	f0, [r5, #-24]	; 0xffffffe8
    2c24:	01040200 	mrseq	r0, R12_usr
            I2s4Err_IrqHandler();
    2c28:	0402003c 	streq	r0, [r2], #-60	; 0xffffffc4
}
    2c2c:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
    2c30:	17053306 	strne	r3, [r5, -r6, lsl #6]
    2c34:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2c38:	08053e06 	stmdaeq	r5, {r1, r2, r9, sl, fp, ip, sp}
    2c3c:	3d050106 	stfccs	f0, [r5, #-24]	; 0xffffffe8
    2c40:	01040200 	mrseq	r0, R12_usr
    2c44:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    2c48:	0608054f 	streq	r0, [r8], -pc, asr #10
    2c4c:	003d0501 	eorseq	r0, sp, r1, lsl #10
    2c50:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2c54:	01040200 	mrseq	r0, R12_usr
    2c58:	0605052e 	streq	r0, [r5], -lr, lsr #10
    2c5c:	06170533 			; <UNDEFINED> instruction: 0x06170533
    2c60:	06050501 	streq	r0, [r5], -r1, lsl #10
    2c64:	0608053e 			; <UNDEFINED> instruction: 0x0608053e
    2c68:	003d0501 	eorseq	r0, sp, r1, lsl #10
    2c6c:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2c70:	4f060505 	svcmi	0x00060505
    2c74:	01060805 	tsteq	r6, r5, lsl #16
    2c78:	02003d05 	andeq	r3, r0, #320	; 0x140
    2c7c:	003c0104 	eorseq	r0, ip, r4, lsl #2
    2c80:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    2c84:	33060505 	movwcc	r0, #25861	; 0x6505
    2c88:	01061705 	tsteq	r6, r5, lsl #14
    2c8c:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
    2c90:	01060805 	tsteq	r6, r5, lsl #16
    2c94:	02003d05 	andeq	r3, r0, #320	; 0x140
    2c98:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
{
    2c9c:	055d0605 	ldrbeq	r0, [sp, #-1541]	; 0xfffff9fb
    uint32_t  VSSEL141 = M4_INTC->VSSEL141;
    2ca0:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    if(Set == bM4_I2C1_CR2_RFULLIE)
    2ca4:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    2ca8:	02003c01 	andeq	r3, r0, #256	; 0x100
    if(Set == bM4_I2C1_CR2_TENDIE)
    2cac:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    2cb0:	05410605 	strbeq	r0, [r1, #-1541]	; 0xfffff9fb
    if(Set == bM4_I2C1_CR2_TEMPTYIE)
    2cb4:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
    2cb8:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
    u32Tmp1 = M4_I2C1->CR2 & 0x00F05217ul;
    2cbc:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    u32Tmp2 = M4_I2C1->SR & 0x00F05217ul;
    2cc0:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_07))
    2cc4:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
    2cc8:	08054f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, lr}
    2ccc:	3d050106 	stfccs	f0, [r5, #-24]	; 0xffffffe8
    if(Set == bM4_I2C2_CR2_RFULLIE)
    2cd0:	01040200 	mrseq	r0, R12_usr
    2cd4:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    if(Set == bM4_I2C2_CR2_TENDIE)
    2cd8:	0608055d 			; <UNDEFINED> instruction: 0x0608055d
    2cdc:	003d0501 	eorseq	r0, sp, r1, lsl #10
    if(Set == bM4_I2C2_CR2_TEMPTYIE)
    2ce0:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2ce4:	054e0105 	strbeq	r0, [lr, #-261]	; 0xfffffefb
    u32Tmp1 = M4_I2C2->CR2 & 0x00F05217ul;
    2ce8:	83030609 	movwhi	r0, #13833	; 0x3609
    u32Tmp2 = M4_I2C2->SR & 0x00F05217ul;
    2cec:	4341207f 	movtmi	r2, #4223	; 0x107f
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_11))
    2cf0:	43414341 	movtmi	r4, #4929	; 0x1341
    2cf4:	41414341 	cmpmi	r1, r1, asr #6
    2cf8:	41434143 	cmpmi	r3, r3, asr #2
    if(Set == bM4_I2C3_CR2_RFULLIE)
    2cfc:	41434143 	cmpmi	r3, r3, asr #2
    2d00:	05414143 	strbeq	r4, [r1, #-323]	; 0xfffffebd
    if(Set == bM4_I2C3_CR2_TENDIE)
    2d04:	06300601 	ldrteq	r0, [r0], -r1, lsl #12
    2d08:	54020500 	strpl	r0, [r2], #-1280	; 0xfffffb00
    2d0c:	1a000029 	bne	2db8 <IRQ141_Handler+0x11c>
    if(Set == bM4_I2C3_CR2_TEMPTYIE)
    2d10:	13210505 			; <UNDEFINED> instruction: 0x13210505
    2d14:	01060e05 	tsteq	r6, r5, lsl #28
    u32Tmp1 = M4_I2C3->CR2 & 0x00F05217ul;
    2d18:	3e060505 	cfsh32cc	mvfx0, mvfx6, #5
    u32Tmp2 = M4_I2C3->SR & 0x00F05217ul;
    2d1c:	01061705 	tsteq	r6, r5, lsl #14
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_15))
    2d20:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
    2d24:	01060805 	tsteq	r6, r5, lsl #16
    2d28:	02003d05 	andeq	r3, r0, #320	; 0x140
    2d2c:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD1DETFLG) && (VSSEL141 & BIT_MASK_17))
    2d30:	054f0605 	strbeq	r0, [pc, #-1541]	; 2733 <IRQ138_Handler+0x13>
    2d34:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD2DETFLG) && (VSSEL141 & BIT_MASK_18))
    2d38:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    2d3c:	02003c01 	andeq	r3, r0, #256	; 0x100
    2d40:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    if(Set == bM4_FCM_RIER_ERRIE)
    2d44:	05330605 	ldreq	r0, [r3, #-1541]!	; 0xfffff9fb
    2d48:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
    if(Set == bM4_FCM_RIER_MENDIE)
    2d4c:	053e0605 	ldreq	r0, [lr, #-1541]!	; 0xfffff9fb
    2d50:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2d54:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    if(Set == bM4_FCM_RIER_OVFIE)
    2d58:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
    2d5c:	08054f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, lr}
    if ((M4_WDT->SR & (BIT_MASK_16 | BIT_MASK_17)) && (VSSEL141 & BIT_MASK_23))
    2d60:	3d050106 	stfccs	f0, [r5, #-24]	; 0xffffffe8
    2d64:	01040200 	mrseq	r0, R12_usr
    2d68:	0402003c 	streq	r0, [r2], #-60	; 0xffffffc4
    2d6c:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
    2d70:	17053306 	strne	r3, [r5, -r6, lsl #6]
        if ((Set == bM4_I2C1_SR_RFULLF) && (VSSEL141 & BIT_MASK_04))
    2d74:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2d78:	08053e06 	stmdaeq	r5, {r1, r2, r9, sl, fp, ip, sp}
    2d7c:	3d050106 	stfccs	f0, [r5, #-24]	; 0xffffffe8
    2d80:	01040200 	mrseq	r0, R12_usr
            I2c1RxEnd_IrqHandler();
    2d84:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
        if ((Set == bM4_I2C1_SR_TENDF) && (VSSEL141 & BIT_MASK_05))
    2d88:	0608054f 	streq	r0, [r8], -pc, asr #10
    2d8c:	003d0501 	eorseq	r0, sp, r1, lsl #10
    2d90:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2d94:	01040200 	mrseq	r0, R12_usr
            I2c1TxEnd_IrqHandler();
    2d98:	0605052e 	streq	r0, [r5], -lr, lsr #10
        if ((Set == bM4_I2C1_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_06))
    2d9c:	06170533 			; <UNDEFINED> instruction: 0x06170533
    2da0:	06050501 	streq	r0, [r5], -r1, lsl #10
    2da4:	0608054c 	streq	r0, [r8], -ip, asr #10
    2da8:	003d0501 	eorseq	r0, sp, r1, lsl #10
            I2c1TxEmpty_IrqHandler();
    2dac:	3c010402 	cfstrscc	mvf0, [r1], {2}
        I2c1Err_IrqHandler();
    2db0:	5d060505 	cfstr32pl	mvfx0, [r6, #-20]	; 0xffffffec
    2db4:	01060805 	tsteq	r6, r5, lsl #16
        if ((Set == bM4_I2C2_SR_RFULLF) && (VSSEL141 & BIT_MASK_08))
    2db8:	02003d05 	andeq	r3, r0, #320	; 0x140
    2dbc:	003c0104 	eorseq	r0, ip, r4, lsl #2
    2dc0:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
            I2c2RxEnd_IrqHandler();
    2dc4:	41060505 	tstmi	r6, r5, lsl #10
    2dc8:	01061705 	tsteq	r6, r5, lsl #14
        if ((Set == bM4_I2C2_SR_TENDF)  && (VSSEL141 & BIT_MASK_09))
    2dcc:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
    2dd0:	01060805 	tsteq	r6, r5, lsl #16
    2dd4:	02003d05 	andeq	r3, r0, #320	; 0x140
            I2c2TxEnd_IrqHandler();
    2dd8:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    2ddc:	054f0605 	strbeq	r0, [pc, #-1541]	; 27df <IRQ138_Handler+0xbf>
        if ((Set == bM4_I2C2_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_10))
    2de0:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2de4:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    2de8:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
    2dec:	08055d06 	stmdaeq	r5, {r1, r2, r8, sl, fp, ip, lr}
            I2c2TxEmpty_IrqHandler();
    2df0:	3d050106 	stfccs	f0, [r5, #-24]	; 0xffffffe8
        I2c2Err_IrqHandler();
    2df4:	01040200 	mrseq	r0, R12_usr
    2df8:	4e01053c 	mcrmi	5, 0, r0, cr1, cr12, {1}
        if ((Set == bM4_I2C3_SR_RFULLF) && (VSSEL141 & BIT_MASK_12))
    2dfc:	03060905 	movweq	r0, #26885	; 0x6905
    2e00:	43412044 	movtmi	r2, #4164	; 0x1044
    2e04:	43414341 	movtmi	r4, #4929	; 0x1341
    2e08:	41414341 	cmpmi	r1, r1, asr #6
            I2c3RxEnd_IrqHandler();
    2e0c:	30060105 	andcc	r0, r6, r5, lsl #2
        if ((Set == bM4_I2C3_SR_TENDF)  && (VSSEL141 & BIT_MASK_13))
    2e10:	02050006 	andeq	r0, r5, #6
    2e14:	00002a6c 	andeq	r2, r0, ip, ror #20
    2e18:	2105051a 	tstcs	r5, sl, lsl r5
    2e1c:	01060e05 	tsteq	r6, r5, lsl #28
    2e20:	3d060505 	cfstr32cc	mvfx0, [r6, #-20]	; 0xffffffec
            I2c3TxEnd_IrqHandler();
    2e24:	0d051413 	cfstrseq	mvf1, [r5, #-76]	; 0xffffffb4
        if ((Set == bM4_I2C3_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_14))
    2e28:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2e2c:	0d053d06 	stceq	13, cr3, [r5, #-24]	; 0xffffffe8
    2e30:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    2e34:	08052106 	stmdaeq	r5, {r1, r2, r8, sp}
    2e38:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
            I2c3TxEmpty_IrqHandler();
    2e3c:	01040200 	mrseq	r0, R12_usr
        I2c3Err_IrqHandler();
    2e40:	0605052e 	streq	r0, [r5], -lr, lsr #10
    2e44:	060d0541 	streq	r0, [sp], -r1, asr #10
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD1DETFLG) && (VSSEL141 & BIT_MASK_17))
    2e48:	06050501 	streq	r0, [r5], -r1, lsl #10
    2e4c:	060d052f 	streq	r0, [sp], -pc, lsr #10
        Lvd1_IrqHandler();
    2e50:	06050501 	streq	r0, [r5], -r1, lsl #10
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD2DETFLG) && (VSSEL141 & BIT_MASK_18))
    2e54:	06080521 	streq	r0, [r8], -r1, lsr #10
    2e58:	001d0501 	andseq	r0, sp, r1, lsl #10
        Lvd2_IrqHandler();
    2e5c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    2e60:	41060505 	tstmi	r6, r5, lsl #10
        if((Set == bM4_FCM_SR_ERRF) && (VSSEL141 & BIT_MASK_20))
    2e64:	01060d05 	tsteq	r6, r5, lsl #26
    2e68:	2f060505 	svccs	0x00060505
    2e6c:	01060d05 	tsteq	r6, r5, lsl #26
    2e70:	21060505 	tstcs	r6, r5, lsl #10
            FcmErr_IrqHandler();
    2e74:	01060805 	tsteq	r6, r5, lsl #16
    2e78:	02001d05 	andeq	r1, r0, #320	; 0x140
        if((Set == bM4_FCM_SR_MENDF) && (VSSEL141 & BIT_MASK_21))
    2e7c:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    2e80:	05410605 	strbeq	r0, [r1, #-1541]	; 0xfffff9fb
    2e84:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    2e88:	052f0605 	streq	r0, [pc, #-1541]!	; 288b <IRQ138_Handler+0x16b>
            FcmEnd_IrqHandler();
    2e8c:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    2e90:	05210605 	streq	r0, [r1, #-1541]!	; 0xfffff9fb
        if((Set == bM4_FCM_SR_OVF) && (VSSEL141 & BIT_MASK_22))
    2e94:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
    2e98:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
    2e9c:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
    2ea0:	0f054206 	svceq	0x00054206
            FcmOV_IrqHandler();
    2ea4:	07050106 	streq	r0, [r5, -r6, lsl #2]
    2ea8:	0605052e 	streq	r0, [r5], -lr, lsr #10
        Wdt_IrqHandler();
    2eac:	060f0536 			; <UNDEFINED> instruction: 0x060f0536
}
    2eb0:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
    2eb4:	36060505 	strcc	r0, [r6], -r5, lsl #10
    2eb8:	01060f05 	tsteq	r6, r5, lsl #30
    2ebc:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
    2ec0:	05360605 	ldreq	r0, [r6, #-1541]!	; 0xfffff9fb
    2ec4:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
    2ec8:	05052e07 	streq	r2, [r5, #-3591]	; 0xfffff1f9
    2ecc:	0f053606 	svceq	0x00053606
    2ed0:	07050106 	streq	r0, [r5, -r6, lsl #2]
    2ed4:	0605052e 	streq	r0, [r5], -lr, lsr #10
    2ed8:	060f0536 			; <UNDEFINED> instruction: 0x060f0536
    2edc:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
    2ee0:	36060505 	strcc	r0, [r6], -r5, lsl #10
    2ee4:	01060f05 	tsteq	r6, r5, lsl #30
    2ee8:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
    2eec:	05360605 	ldreq	r0, [r6, #-1541]!	; 0xfffff9fb
    2ef0:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
    2ef4:	05052e07 	streq	r2, [r5, #-3591]	; 0xfffff1f9
    2ef8:	0f053606 	svceq	0x00053606
    2efc:	07050106 	streq	r0, [r5, -r6, lsl #2]
    2f00:	0605052e 	streq	r0, [r5], -lr, lsr #10
    2f04:	060f0536 			; <UNDEFINED> instruction: 0x060f0536
    2f08:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
    2f0c:	36060505 	strcc	r0, [r6], -r5, lsl #10
    2f10:	01060f05 	tsteq	r6, r5, lsl #30
    2f14:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
    2f18:	05360605 	ldreq	r0, [r6, #-1541]!	; 0xfffff9fb
    2f1c:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
    2f20:	01052e07 	tsteq	r5, r7, lsl #28
    2f24:	06090535 			; <UNDEFINED> instruction: 0x06090535
    2f28:	207f8803 	rsbscs	r8, pc, r3, lsl #16
    2f2c:	27062e06 	strcs	r2, [r6, -r6, lsl #28]
{
    2f30:	27062e06 	strcs	r2, [r6, -r6, lsl #28]
    uint32_t u32VSSEL142 = M4_INTC->VSSEL142;
    2f34:	27062e06 	strcs	r2, [r6, -r6, lsl #28]
    if (Set == bM4_ADC1_ICR_EOCAIEN)
    2f38:	26062e06 	strcs	r2, [r6], -r6, lsl #28
    2f3c:	01061505 	tsteq	r6, r5, lsl #10
    if (Set == bM4_ADC1_ICR_EOCBIEN)
    2f40:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    2f44:	04020027 	streq	r0, [r2], #-39	; 0xffffffd9
    u16Tmp = M4_ADC1->AWDSR0;
    2f48:	0d052e01 	stceq	14, cr2, [r5, #-4]
    2f4c:	09053e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, ip, sp}
    if (Set == bM4_ADC1_AWDCR_AWDIEN)
    2f50:	06150542 	ldreq	r0, [r5], -r2, asr #10
    2f54:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    if (Set == bM4_ADC1_AWDCR_AWDIEN)
    2f58:	02002705 	andeq	r2, r0, #1310720	; 0x140000
    2f5c:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    if (Set == bM4_ADC2_ICR_EOCAIEN)
    2f60:	053e060d 	ldreq	r0, [lr, #-1549]!	; 0xfffff9f3
    2f64:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
    if (Set == bM4_ADC2_ICR_EOCBIEN)
    2f68:	0c050106 	stfeqs	f0, [r5], {6}
    2f6c:	0039052e 	eorseq	r0, r9, lr, lsr #10
    if (Set == bM4_ADC2_AWDCR_AWDIEN)
    2f70:	3c010402 	cfstrscc	mvf0, [r1], {2}
    2f74:	3e060d05 	cdpcc	13, 0, cr0, cr6, cr5, {0}
    if (Set == bM4_ADC2_AWDCR_AWDIEN)
    2f78:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    2f7c:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
}
    2f80:	27052e0c 	strcs	r2, [r5, -ip, lsl #28]
        if ((Set == bM4_ADC1_ISR_EOCAF) && (u32VSSEL142 & BIT_MASK_00))
    2f84:	01040200 	mrseq	r0, R12_usr
    2f88:	060d052e 	streq	r0, [sp], -lr, lsr #10
    2f8c:	4209053e 	andmi	r0, r9, #260046848	; 0xf800000
            ADC1A_IrqHandler();
    2f90:	01061505 	tsteq	r6, r5, lsl #10
    2f94:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
        if ((Set == bM4_ADC1_ISR_EOCBF) && (u32VSSEL142 & BIT_MASK_01))
    2f98:	04020027 	streq	r0, [r2], #-39	; 0xffffffd9
    2f9c:	0d052e01 	stceq	14, cr2, [r5, #-4]
    2fa0:	09053e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, ip, sp}
            ADC1B_IrqHandler();
    2fa4:	06150542 	ldreq	r0, [r5], -r2, asr #10
    2fa8:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
        if (((Set == bM4_ADC1_AWDSR1_AWDF16) || (u16Tmp)) && (u32VSSEL142 & BIT_MASK_02))
    2fac:	02003905 	andeq	r3, r0, #81920	; 0x14000
    2fb0:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    2fb4:	053e060d 	ldreq	r0, [lr, #-1549]!	; 0xfffff9f3
    2fb8:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
            ADC1ChCmp_IrqHandler();
    2fbc:	0c050106 	stfeqs	f0, [r5], {6}
    2fc0:	0027052e 	eoreq	r0, r7, lr, lsr #10
        if (((Set == bM4_ADC1_AWDSR1_AWDF16) || (u16Tmp)) && (u32VSSEL142 & BIT_MASK_03))
    2fc4:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    2fc8:	3e060d05 	cdpcc	13, 0, cr0, cr6, cr5, {0}
    2fcc:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    2fd0:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
            ADC1SeqCmp_IrqHandler();
    2fd4:	27052e0c 	strcs	r2, [r5, -ip, lsl #28]
    2fd8:	01040200 	mrseq	r0, R12_usr
        if ((Set == bM4_ADC2_ISR_EOCAF) && (u32VSSEL142 & BIT_MASK_04))
    2fdc:	060d052e 	streq	r0, [sp], -lr, lsr #10
    2fe0:	4209053e 	andmi	r0, r9, #260046848	; 0xf800000
    2fe4:	01061505 	tsteq	r6, r5, lsl #10
            ADC2A_IrqHandler();
    2fe8:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    2fec:	04020039 	streq	r0, [r2], #-57	; 0xffffffc7
        if ((Set == bM4_ADC2_ISR_EOCBF) && (u32VSSEL142 & BIT_MASK_05))
    2ff0:	0d053c01 	stceq	12, cr3, [r5, #-4]
    2ff4:	09053e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, ip, sp}
    2ff8:	06150542 	ldreq	r0, [r5], -r2, asr #10
            ADC2B_IrqHandler();
    2ffc:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    3000:	02002705 	andeq	r2, r0, #1310720	; 0x140000
        if ((M4_ADC2->AWDSR0 & 0x1FFu) && (u32VSSEL142 & BIT_MASK_06))
    3004:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    3008:	053e060d 	ldreq	r0, [lr, #-1549]!	; 0xfffff9f3
    300c:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
    3010:	0c050106 	stfeqs	f0, [r5], {6}
    3014:	0027052e 	eoreq	r0, r7, lr, lsr #10
            ADC2ChCmp_IrqHandler();
    3018:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
        if ((M4_ADC2->AWDSR0 & 0x1FFu) && (u32VSSEL142 & BIT_MASK_07))
    301c:	3e060d05 	cdpcc	13, 0, cr0, cr6, cr5, {0}
    3020:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    3024:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    3028:	39052e0c 	stmdbcc	r5, {r2, r3, r9, sl, fp, sp}
    302c:	01040200 	mrseq	r0, R12_usr
            ADC2SeqCmp_IrqHandler();
    3030:	060d054a 	streq	r0, [sp], -sl, asr #10
}
    3034:	0601054c 	streq	r0, [r1], -ip, asr #10
    3038:	05000631 	streq	r0, [r0, #-1585]	; 0xfffff9cf
    303c:	002c9c02 	eoreq	r9, ip, r2, lsl #24
    3040:	05051a00 	streq	r1, [r5, #-2560]	; 0xfffff600
    3044:	060f0521 	streq	r0, [pc], -r1, lsr #10
    3048:	06050501 	streq	r0, [r5], -r1, lsl #10
    304c:	0514133d 	ldreq	r1, [r4, #-829]	; 0xfffffcc3
    3050:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
    3054:	05052e07 	streq	r2, [r5, #-3591]	; 0xfffff1f9
    3058:	0f053606 	svceq	0x00053606
    305c:	07050106 	streq	r0, [r5, -r6, lsl #2]
    3060:	0605052e 	streq	r0, [r5], -lr, lsr #10
    3064:	060f0536 			; <UNDEFINED> instruction: 0x060f0536
    3068:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
    306c:	36060505 	strcc	r0, [r6], -r5, lsl #10
{
    3070:	01061605 	tsteq	r6, r5, lsl #12
    if (Set == bM4_INTC_VSSEL143_VSEL2)
    3074:	2f060505 	svccs	0x00060505
    3078:	01061605 	tsteq	r6, r5, lsl #12
    if (Set == bM4_INTC_VSSEL143_VSEL5)
    307c:	21060505 	tstcs	r6, r5, lsl #10
    3080:	01061205 	tsteq	r6, r5, lsl #4
    if (Set == bM4_INTC_VSSEL143_VSEL6)
    3084:	08052020 	stmdaeq	r5, {r5, sp}
    3088:	001d0520 	andseq	r0, sp, r0, lsr #10
        NORINTST = M4_SDIOC1->NORINTST;
    308c:	20010402 	andcs	r0, r1, r2, lsl #8
        NORINTSGEN = M4_SDIOC1->NORINTSGEN;
    3090:	41060505 	tstmi	r6, r5, lsl #10
        ERRINTSGEN = M4_SDIOC1->ERRINTSGEN;
    3094:	01060f05 	tsteq	r6, r5, lsl #30
        if ((NORINTST & NORINTSGEN) || (ERRINTST & ERRINTSGEN))
    3098:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
    309c:	05360605 	ldreq	r0, [r6, #-1541]!	; 0xfffff9fb
            Sdio1_IrqHandler();
    30a0:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
        NORINTST = M4_SDIOC2->NORINTST;
    30a4:	05052e07 	streq	r2, [r5, #-3591]	; 0xfffff1f9
        NORINTSGEN = M4_SDIOC2->NORINTSGEN;
    30a8:	0f053606 	svceq	0x00053606
        ERRINTSGEN = M4_SDIOC2->ERRINTSGEN;
    30ac:	07050106 	streq	r0, [r5, -r6, lsl #2]
        if ((NORINTST & NORINTSGEN) || (ERRINTST & ERRINTSGEN))
    30b0:	0605052e 	streq	r0, [r5], -lr, lsr #10
    30b4:	06160536 			; <UNDEFINED> instruction: 0x06160536
            Sdio2_IrqHandler();
    30b8:	06050501 	streq	r0, [r5], -r1, lsl #10
        RTIF = M4_CAN->RTIF;
    30bc:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
    30c0:	06050501 	streq	r0, [r5], -r1, lsl #10
        RTIE = M4_CAN->RTIE;
    30c4:	06120521 	ldreq	r0, [r2], -r1, lsr #10
        ERRINT = M4_CAN->ERRINT;
    30c8:	05202001 	streq	r2, [r0, #-1]!
        TTCFG = M4_CAN->TTCFG;
    30cc:	1d052008 	stcne	0, cr2, [r5, #-32]	; 0xffffffe0
    30d0:	01040200 	mrseq	r0, R12_usr
        if ( (RTIF & RTIE)                                          ||         \
    30d4:	06050520 	streq	r0, [r5], -r0, lsr #10
    30d8:	060f0541 	streq	r0, [pc], -r1, asr #10
             (TTCFG & BIT_MASK_05)                                  ||         \
    30dc:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
    30e0:	36060505 	strcc	r0, [r6], -r5, lsl #10
             ((ERRINT & BIT_MASK_00) && (ERRINT & BIT_MASK_01))     ||         \
    30e4:	01060f05 	tsteq	r6, r5, lsl #30
    30e8:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
             ((ERRINT & BIT_MASK_02) && (ERRINT & BIT_MASK_03))     ||         \
    30ec:	05440605 	strbeq	r0, [r4, #-1541]	; 0xfffff9fb
    30f0:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
             ((ERRINT & BIT_MASK_04) && (ERRINT & BIT_MASK_05))     ||         \
    30f4:	05052e07 	streq	r2, [r5, #-3591]	; 0xfffff1f9
    30f8:	16054406 	strne	r4, [r5], -r6, lsl #8
             ((TTCFG & BIT_MASK_03) && (TTCFG & BIT_MASK_04))       ||         \
    30fc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    3100:	16052f06 	strne	r2, [r5], -r6, lsl #30
             ((TTCFG & BIT_MASK_06) && (TTCFG & BIT_MASK_07)))
    3104:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
            Can_IrqHandler();
    3108:	12052106 	andne	r2, r5, #-2147483647	; 0x80000001
}
    310c:	20200106 	eorcs	r0, r0, r6, lsl #2
    3110:	05200805 	streq	r0, [r0, #-2053]!	; 0xfffff7fb
    3114:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
    3118:	05052001 	streq	r2, [r5, #-1]
    311c:	10055006 	andne	r5, r5, r6
    3120:	07050106 	streq	r0, [r5, -r6, lsl #2]
    3124:	0605052e 	streq	r0, [r5], -lr, lsr #10
{
    3128:	06100541 	ldreq	r0, [r0], -r1, asr #10
    M4_PORT->PWPR = 0xA501u;
    312c:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
    3130:	42060505 	andmi	r0, r6, #20971520	; 0x1400000
                                            enPort * 0x40ul + u8PinPos * 0x04ul);
    3134:	01060f05 	tsteq	r6, r5, lsl #30
    3138:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
    313c:	05440605 	strbeq	r0, [r4, #-1541]	; 0xfffff9fb
                    PCRx->DDIS  = 0u;
    3140:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
    3144:	05052e07 	streq	r2, [r5, #-3591]	; 0xfffff1f9
                    PCRx->POUTE = 0u;
    3148:	0f054406 	svceq	0x00054406
    314c:	07050106 	streq	r0, [r5, -r6, lsl #2]
            PFSRx->BFE = pstcPortInit->enPinSubFunc;
    3150:	0605052e 	streq	r0, [r5], -lr, lsr #10
    3154:	053c0903 	ldreq	r0, [ip, #-2307]!	; 0xfffff6fd
    3158:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    for (u8PinPos = 0u; u8PinPos < 16u; u8PinPos ++)
    315c:	34052e08 	strcc	r2, [r5], #-3592	; 0xfffff1f8
        if (u16Pin & (1ul<<u8PinPos))
    3160:	01040200 	mrseq	r0, R12_usr
    3164:	4e01053c 	mcrmi	5, 0, r0, cr1, cr12, {1}
    3168:	03060905 	movweq	r0, #26885	; 0x6905
            PCRx->LTE = pstcPortInit->enLatch;
    316c:	05207efc 	streq	r7, [r0, #-3836]!	; 0xfffff104
    3170:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    3174:	29052e0c 	stmdbcs	r5, {r2, r3, r9, sl, fp, sp}
    3178:	01040200 	mrseq	r0, R12_usr
            PCRx->INTE = pstcPortInit->enExInt;
    317c:	060d052e 	streq	r0, [sp], -lr, lsr #10
    3180:	4209053e 	andmi	r0, r9, #260046848	; 0xf800000
    3184:	01061505 	tsteq	r6, r5, lsl #10
            PCRx->INVE = pstcPortInit->enInvert;
    3188:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    318c:	04020028 	streq	r0, [r2], #-40	; 0xffffffd8
    3190:	0d052e01 	stceq	14, cr2, [r5, #-4]
    3194:	09053e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, ip, sp}
            PCRx->PUU = pstcPortInit->enPullUp;
    3198:	06150542 	ldreq	r0, [r5], -r2, asr #10
    319c:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    31a0:	02002a05 	andeq	r2, r0, #20480	; 0x5000
            PCRx->NOD = pstcPortInit->enPinOType;
    31a4:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    31a8:	053e060d 	ldreq	r0, [lr, #-1549]!	; 0xfffff9f3
    31ac:	05414409 	strbeq	r4, [r1, #-1033]	; 0xfffffbf7
    31b0:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
            PCRx->DRV = pstcPortInit->enPinDrv;
    31b4:	29052e0c 	stmdbcs	r5, {r2, r3, r9, sl, fp, sp}
    31b8:	01040200 	mrseq	r0, R12_usr
    31bc:	060d052e 	streq	r0, [sp], -lr, lsr #10
            switch (pstcPortInit->enPinMode)
    31c0:	4209053e 	andmi	r0, r9, #260046848	; 0xf800000
    31c4:	01061505 	tsteq	r6, r5, lsl #10
    31c8:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    31cc:	04020029 	streq	r0, [r2], #-41	; 0xffffffd7
                    PCRx->DDIS  = 1u;
    31d0:	0d052e01 	stceq	14, cr2, [r5, #-4]
    31d4:	09053e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, ip, sp}
                break;
    31d8:	06150542 	ldreq	r0, [r5], -r2, asr #10
                    PCRx->DDIS  = 0u;
    31dc:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    31e0:	02002a05 	andeq	r2, r0, #20480	; 0x5000
    31e4:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
                    PCRx->POUTE = 1u;
    31e8:	054c060d 	strbeq	r0, [ip, #-1549]	; 0xfffff9f3
    31ec:	05414409 	strbeq	r4, [r1, #-1033]	; 0xfffffbf7
    31f0:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    M4_PORT->PWPR = 0xA500u;
    31f4:	29052e0c 	stmdbcs	r5, {r2, r3, r9, sl, fp, sp}
    31f8:	01040200 	mrseq	r0, R12_usr
    31fc:	060d052e 	streq	r0, [sp], -lr, lsr #10
}
    3200:	4209054c 	andmi	r0, r9, #76, 10	; 0x13000000
    3204:	01061505 	tsteq	r6, r5, lsl #10
    3208:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
{
    320c:	04020029 	streq	r0, [r2], #-41	; 0xffffffd7
    M4_PORT->PWPR = 0xA501u;
    3210:	0d053c01 	stceq	12, cr3, [r5, #-4]
    3214:	09054c06 	stmdbeq	r5, {r1, r2, sl, fp, lr}
    3218:	06150542 	ldreq	r0, [r5], -r2, asr #10
    321c:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
    3220:	02002a05 	andeq	r2, r0, #20480	; 0x5000
        *(uint16_t *)(GPIO_BASE + PODR_BASE + u8PortIdx * 0x10ul) = 0u;
    3224:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    3228:	054c060d 	strbeq	r0, [ip, #-1549]	; 0xfffff9f3
        *(uint16_t *)(GPIO_BASE + POER_BASE + u8PortIdx * 0x10ul) = 0u;
    322c:	32054409 	andcc	r4, r5, #150994944	; 0x9000000
        *(uint16_t *)(GPIO_BASE + POSR_BASE + u8PortIdx * 0x10ul) = 0u;
    3230:	01040200 	mrseq	r0, R12_usr
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3234:	09054006 	stmdbeq	r5, {r1, r2, lr}
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3238:	32054c06 	andcc	r4, r5, #1536	; 0x600
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    323c:	01040200 	mrseq	r0, R12_usr
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3240:	09053f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, ip, sp}
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    3244:	05424c06 	strbeq	r4, [r2, #-3078]	; 0xfffff3fa
    3248:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
    324c:	25052e0b 	strcs	r2, [r5, #-3595]	; 0xfffff1f5
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    3250:	01040200 	mrseq	r0, R12_usr
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3254:	060d053c 			; <UNDEFINED> instruction: 0x060d053c
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    3258:	4209054c 	andmi	r0, r9, #76, 10	; 0x13000000
    325c:	01061405 	tsteq	r6, r5, lsl #8
    3260:	052e0b05 	streq	r0, [lr, #-2821]!	; 0xfffff4fb
    3264:	04020026 	streq	r0, [r2], #-38	; 0xffffffda
    for (u8PortIdx = PortA; u8PortIdx <= PortH; u8PortIdx++)
    3268:	0d053c01 	stceq	12, cr3, [r5, #-4]
        *(uint16_t *)(GPIO_BASE + PODR_BASE + u8PortIdx * 0x10ul) = 0u;
    326c:	09054c06 	stmdbeq	r5, {r1, r2, sl, fp, lr}
        *(uint16_t *)(GPIO_BASE + POER_BASE + u8PortIdx * 0x10ul) = 0u;
    3270:	06140542 	ldreq	r0, [r4], -r2, asr #10
        *(uint16_t *)(GPIO_BASE + POSR_BASE + u8PortIdx * 0x10ul) = 0u;
    3274:	2e0b0501 	cfsh32cs	mvfx0, mvfx11, #1
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3278:	02002405 	andeq	r2, r0, #83886080	; 0x5000000
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    327c:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
    3280:	054c060d 	strbeq	r0, [ip, #-1549]	; 0xfffff9f3
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3284:	01054309 	tsteq	r5, r9, lsl #6
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    3288:	00063006 	andeq	r3, r6, r6
    M4_PORT->PCCR   = 0u;
    328c:	2f300205 	svccs	0x00300205
    3290:	051a0000 	ldreq	r0, [sl, #-0]
    M4_PORT->PINAER = 0u;
    3294:	0e052105 	adfeqs	f2, f5, f5
    M4_PORT->PSPCR  = 0x1Fu;
    3298:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    329c:	05143d06 	ldreq	r3, [r4, #-3334]	; 0xfffff2fa
    M4_PORT->PWPR = 0xA500u;
    32a0:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    32a4:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
}
    32a8:	10053606 	andne	r3, r5, r6, lsl #12
    32ac:	08050106 	stmdaeq	r5, {r1, r2, r8}
    32b0:	0605052e 	streq	r0, [r5], -lr, lsr #10
    32b4:	060c0536 			; <UNDEFINED> instruction: 0x060c0536
    32b8:	06050501 	streq	r0, [r5], -r1, lsl #10
    32bc:	0610054b 	ldreq	r0, [r0], -fp, asr #10
    32c0:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    32c4:	36060505 	strcc	r0, [r6], -r5, lsl #10
    32c8:	01061005 	tsteq	r6, r5
    M4_PORT->PWPR = 0xA501u;
    32cc:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    32d0:	09030605 	stmdbeq	r3, {r0, r2, r9, sl}
    32d4:	0610052e 	ldreq	r0, [r0], -lr, lsr #10
    if (Enable == enFunc)
    32d8:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
        M4_PORT->PSPCR &= (uint16_t)(~(u8DebugPort & 0x1Ful));
    32dc:	36060505 	strcc	r0, [r6], -r5, lsl #10
    32e0:	01061005 	tsteq	r6, r5
    32e4:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
    32e8:	05360605 	ldreq	r0, [r6, #-1541]!	; 0xfffff9fb
    M4_PORT->PWPR = 0xA500u;
    32ec:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    32f0:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
    32f4:	10053606 	andne	r3, r5, r6, lsl #12
}
    32f8:	08050106 	stmdaeq	r5, {r1, r2, r8}
        M4_PORT->PSPCR |= (uint16_t)(u8DebugPort & 0x1Ful);
    32fc:	3501052e 	strcc	r0, [r1, #-1326]	; 0xfffffad2
    3300:	03060905 	movweq	r0, #26885	; 0x6905
    3304:	15052041 	strne	r2, [r5, #-65]	; 0xffffffbf
    3308:	0c050106 	stfeqs	f0, [r5], {6}
    330c:	0029052e 	eoreq	r0, r9, lr, lsr #10
    M4_PORT->PWPR = 0xA501u;
    3310:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
    3314:	3e060d05 	cdpcc	13, 0, cr0, cr6, cr5, {0}
    3318:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    M4_PORT->PCCR_f.BFSEL = pstcPortPubSet->enSubFuncSel;
    331c:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    3320:	29052e0c 	stmdbcs	r5, {r2, r3, r9, sl, fp, sp}
    3324:	01040200 	mrseq	r0, R12_usr
    M4_PORT->PCCR_f.RDWT = pstcPortPubSet->enReadWait;
    3328:	060d052e 	streq	r0, [sp], -lr, lsr #10
    332c:	4309053e 	movwmi	r0, #38206	; 0x953e
    3330:	01061605 	tsteq	r6, r5, lsl #12
    3334:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    M4_PORT->PWPR = 0xA500u;
    3338:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
    333c:	3b052e02 	blcc	14eb4c <__ram_ret_data_start+0x14b2bc>
}
    3340:	03040200 	movweq	r0, #16896	; 0x4200
    3344:	060d052e 	streq	r0, [sp], -lr, lsr #10
    M4_PORT->PWPR = 0xA501u;
    3348:	4209053e 	andmi	r0, r9, #260046848	; 0xf800000
    334c:	01061605 	tsteq	r6, r5, lsl #12
    3350:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
}
    3354:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
    M4_PORT->PWPR = 0xA500u;
    3358:	3b052e02 	blcc	14eb68 <__ram_ret_data_start+0x14b2d8>
    335c:	03040200 	movweq	r0, #16896	; 0x4200
    3360:	060d052e 	streq	r0, [sp], -lr, lsr #10
}
    3364:	4309053e 	movwmi	r0, #38206	; 0x953e
    return (uint16_t)(*PIDRx);
    3368:	01061505 	tsteq	r6, r5, lsl #10
    336c:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
    3370:	04020029 	streq	r0, [r2], #-41	; 0xffffffd7
}
    3374:	0d052e01 	stceq	14, cr2, [r5, #-4]
    return (en_flag_status_t)((bool)(!!(*PIDRx & (enPin))));
    3378:	09053e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, ip, sp}
    337c:	06150542 	ldreq	r0, [r5], -r2, asr #10
    3380:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
}
    3384:	02002905 	andeq	r2, r0, #81920	; 0x14000
    3388:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
    PODRx = (uint32_t *)((uint32_t)(&M4_PORT->PODRA) + 0x10 * enPort);
    338c:	053e060d 	ldreq	r0, [lr, #-1549]!	; 0xfffff9f3
    *PODRx |= u16Pin;
    3390:	15054209 	strne	r4, [r5, #-521]	; 0xfffffdf7
    3394:	0c050106 	stfeqs	f0, [r5], {6}
}
    3398:	0028053c 	eoreq	r0, r8, ip, lsr r5
    339c:	4a010402 	bmi	443ac <__ram_ret_data_start+0x40b1c>
    PODRx = (uint32_t *)((uint32_t)(&M4_PORT->PODRA) + 0x10 * enPort);
    33a0:	3e060d05 	cdpcc	13, 0, cr0, cr6, cr5, {0}
    *PODRx &= (uint16_t)(~u16Pin);
    33a4:	05420905 	strbeq	r0, [r2, #-2309]	; 0xfffff6fb
    33a8:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    33ac:	28053c0c 	stmdacs	r5, {r2, r3, sl, fp, ip, sp}
}
    33b0:	01040200 	mrseq	r0, R12_usr
    33b4:	060d054a 	streq	r0, [sp], -sl, asr #10
{
    33b8:	0601053e 			; <UNDEFINED> instruction: 0x0601053e
    POERx = (uint32_t *)((uint32_t)(&M4_PORT->POERA) + 0x10ul * enPort);
    33bc:	05000631 	streq	r0, [r0, #-1585]	; 0xfffff9cf
    if (Enable == enNewState)
    33c0:	00307002 	eorseq	r7, r0, r2
        *POERx |= u16Pin;
    33c4:	05051a00 	streq	r1, [r5, #-2560]	; 0xfffff600
        *POERx &= (uint16_t)((~u16Pin) & 0xFFFFu);
    33c8:	13131321 	tstne	r3, #-2080374784	; 0x84000000
    33cc:	13131313 	tstne	r3, #1275068416	; 0x4c000000
}
    33d0:	06100515 			; <UNDEFINED> instruction: 0x06100515
    33d4:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
    33d8:	03060505 	movweq	r0, #25861	; 0x6505
    POSRx = (uint32_t *)((uint32_t)(&M4_PORT->POSRA) + 0x10 * enPort);
    33dc:	10052e0e 	andne	r2, r5, lr, lsl #28
    *POSRx |= u16Pin;
    33e0:	08050106 	stmdaeq	r5, {r1, r2, r8}
    33e4:	0605052e 	streq	r0, [r5], -lr, lsr #10
}
    33e8:	052e0f03 	streq	r0, [lr, #-3843]!	; 0xfffff0fd
    33ec:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
    PORRx = (uint32_t *)((uint32_t)(&M4_PORT->PORRA) + 0x10 * enPort);
    33f0:	01052e08 	tsteq	r5, r8, lsl #28
    *PORRx |= u16Pin;
    33f4:	052e1103 	streq	r1, [lr, #-259]!	; 0xfffffefd
    33f8:	54030609 	strpl	r0, [r3], #-1545	; 0xfffff9f7
}
    33fc:	06120520 	ldreq	r0, [r2], -r0, lsr #10
    3400:	06090501 	streq	r0, [r9], -r1, lsl #10
    POTRx = (uint32_t *)((uint32_t)(&M4_PORT->POTRA) + 0x10 * enPort);
    3404:	0614052f 	ldreq	r0, [r4], -pc, lsr #10
    *POTRx |= u16Pin;
    3408:	06090501 	streq	r0, [r9], -r1, lsl #10
    340c:	06120521 	ldreq	r0, [r2], -r1, lsr #10
}
    3410:	06090501 	streq	r0, [r9], -r1, lsl #10
    3414:	06140521 	ldreq	r0, [r4], -r1, lsr #10
    M4_PORT->PWPR = 0xA501u;
    3418:	06090501 	streq	r0, [r9], -r1, lsl #10
    341c:	060d0522 	streq	r0, [sp], -r2, lsr #10
    3420:	20250501 	eorcs	r0, r5, r1, lsl #10
    if (Enable == enNewState)
    3424:	060d0520 	streq	r0, [sp], -r0, lsr #10
        M4_PORT->PINAER &= (uint16_t)(~(((1ul << (uint8_t)enPort)) & 0x1Ful));
    3428:	052e0630 	streq	r0, [lr, #-1584]!	; 0xfffff9d0
    342c:	05270609 	streq	r0, [r7, #-1545]!	; 0xfffff9f7
    3430:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
    3434:	052f0609 	streq	r0, [pc, #-1545]!	; 2e33 <IRQ141_Handler+0x197>
    3438:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
    M4_PORT->PWPR = 0xA500u;
    343c:	05210609 	streq	r0, [r1, #-1545]!	; 0xfffff9f7
    3440:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
    3444:	05210609 	streq	r0, [r1, #-1545]!	; 0xfffff9f7
}
    3448:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
        M4_PORT->PINAER |= Enable << (uint8_t)enPort;
    344c:	05220609 	streq	r0, [r2, #-1545]!	; 0xfffff9f7
    3450:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
    3454:	05202025 	streq	r2, [r0, #-37]!	; 0xffffffdb
    3458:	0630060d 	ldrteq	r0, [r0], -sp, lsl #12
    345c:	0609052e 	streq	r0, [r9], -lr, lsr #10
    3460:	060e0528 	streq	r0, [lr], -r8, lsr #10
{
    3464:	06090501 	streq	r0, [r9], -r1, lsl #10
    M4_PORT->PWPR = 0xA501u;
    3468:	060e053d 			; <UNDEFINED> instruction: 0x060e053d
    346c:	06090501 	streq	r0, [r9], -r1, lsl #10
                    + 0x40ul * enPort + 0x4ul * u8PinPos);
    3470:	0610052f 	ldreq	r0, [r0], -pc, lsr #10
        if (u16Pin & (uint16_t)(1ul<<u8PinPos))
    3474:	06090501 	streq	r0, [r9], -r1, lsl #10
    3478:	060f053d 			; <UNDEFINED> instruction: 0x060f053d
            PFSRx->FSEL = enFuncSel;
    347c:	06090501 	streq	r0, [r9], -r1, lsl #10
    3480:	060e053d 			; <UNDEFINED> instruction: 0x060e053d
    for (u8PinPos = 0u; u8PinPos < 16u; u8PinPos ++)
    3484:	20450501 	subcs	r0, r5, r1, lsl #10
        if (u16Pin & (uint16_t)(1ul<<u8PinPos))
    3488:	4b4b2f2e 	blmi	12cf148 <__ram_ret_data_start+0x12cb8b8>
    348c:	054b2f2e 	strbeq	r2, [fp, #-3886]	; 0xfffff0d2
            PFSRx->FSEL = enFuncSel;
    3490:	0d053d25 	stceq	13, cr3, [r5, #-148]	; 0xffffff6c
    3494:	01053e06 	tsteq	r5, r6, lsl #28
    3498:	0e023106 	adfeqs	f3, f2, f6
            PFSRx->BFE = (Enable == enSubFunc ? Enable : Disable);
    349c:	3b010100 	blcc	438a4 <__ram_ret_data_start+0x40014>
    34a0:	03000007 	movweq	r0, #7
    34a4:	00021d00 	andeq	r1, r2, r0, lsl #26
    34a8:	fb010200 	blx	43cb2 <__ram_ret_data_start+0x40422>
    34ac:	01000d0e 	tsteq	r0, lr, lsl #26
    M4_PORT->PWPR = 0xA500u;
    34b0:	00010101 	andeq	r0, r1, r1, lsl #2
    34b4:	00010000 	andeq	r0, r1, r0
    34b8:	2f2e0100 	svccs	0x002e0100
}
    34bc:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
    34c0:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
    34c4:	6c64645f 	cfstrdvs	mvd6, [r4], #-380	; 0xfffffe84
    M4_PORT->PWPR = 0xA501u;
    34c8:	6972642f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, sp, lr}^
    34cc:	2f726576 	svccs	0x00726576
    34d0:	00637273 	rsbeq	r7, r3, r3, ror r2
    M4_PORT->PCCR_f.BFSEL = enFuncSel;
    34d4:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
    34d8:	6e69622f 	cdpvs	2, 6, cr6, cr9, cr15, {1}
    34dc:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    M4_PORT->PWPR = 0xA500u;
    34e0:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
    34e4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
}
    34e8:	61652d65 	cmnvs	r5, r5, ror #26
    34ec:	382d6962 	stmdacc	sp!, {r1, r5, r6, r8, fp, sp, lr}
{
    34f0:	3130322d 	teqcc	r0, sp, lsr #4
    volatile uint32_t i = 0ul;
    34f4:	33712d39 	cmncc	r1, #3648	; 0xe40
    u32Cyc = SystemCoreClock;
    34f8:	6470752d 	ldrbtvs	r7, [r0], #-1325	; 0xfffffad3
    u32Cyc = u32Cyc / 10000ul;
    34fc:	2f657461 	svccs	0x00657461
    3500:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    while (u32Cnt-- > 0ul)
    3504:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    3508:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
        while (i-- > 0ul)
    350c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    3510:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    3514:	616d2f65 	cmnvs	sp, r5, ror #30
}
    3518:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
    351c:	752f0065 	strvc	r0, [pc, #-101]!	; 34bf <PORT_SetFunc+0x5b>
    3520:	622f7273 	eorvs	r7, pc, #805306375	; 0x30000007
    3524:	672f6e69 	strvs	r6, [pc, -r9, ror #28]!
                                          (uint32_t)(4ul * (uint32_t)(pstcExtiConfig->enExitCh)));
    3528:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
    EIRQCRx = (stc_intc_eirqcr_field_t *)((uint32_t)(&M4_INTC->EIRQCR0) +      \
    352c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    EIRQCRx->EFEN = pstcExtiConfig->enFilterEn;
    3530:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    3534:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    3538:	322d382d 	eorcc	r3, sp, #2949120	; 0x2d0000
    EIRQCRx->EISMPCLK = pstcExtiConfig->enFltClk;
    353c:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
    3540:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
    EIRQCRx->EIRQTRG = pstcExtiConfig->enExtiLvl;
    3544:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
    3548:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    354c:	63672f62 	cmnvs	r7, #392	; 0x188
}
    3550:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    3554:	6f6e2d6d 	svcvs	0x006e2d6d
    enRet = (1u == !!(M4_INTC->EIFR & (1ul<<enExint)) ? Set : Reset);
    3558:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    355c:	2f696261 	svccs	0x00696261
}
    3560:	2e332e38 	mrccs	14, 1, r2, cr3, cr8, {1}
    3564:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
    3568:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    M4_INTC->EICFR |= (uint32_t)(1ul << enExint);
    356c:	752f0065 	strvc	r0, [pc, #-101]!	; 350f <Ddl_Delay1ms+0x1f>
    3570:	622f7273 	eorvs	r7, pc, #805306375	; 0x30000007
    3574:	672f6e69 	strvs	r6, [pc, -r9, ror #28]!
    3578:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
}
    357c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    3580:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    pfnNmiCallback = pstcNmiConfig->pfnNmiCallback;
    3584:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    3588:	322d382d 	eorcc	r3, sp, #2949120	; 0x2d0000
    M4_INTC->NMICR_f.NFEN = pstcNmiConfig->enFilterEn;
    358c:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
    3590:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
    3594:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
    M4_INTC->NMICR_f.NSMPCLK = pstcNmiConfig->enFilterClk;
    3598:	72612f65 	rsbvc	r2, r1, #404	; 0x194
    359c:	6f6e2d6d 	svcvs	0x006e2d6d
    M4_INTC->NMICR_f.NMITRG = pstcNmiConfig->enNmiLvl;
    35a0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    35a4:	2f696261 	svccs	0x00696261
    35a8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    M4_INTC->NMIENR = (uint32_t)pstcNmiConfig->u16NmiSrc;
    35ac:	2f656475 	svccs	0x00656475
}
    35b0:	00737973 	rsbseq	r7, r3, r3, ror r9
    35b4:	63682f2e 	cmnvs	r8, #46, 30	; 0xb8
    35b8:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    pfnNmiCallback = NULL;
    35bc:	645f7836 	ldrbvs	r7, [pc], #-2102	; 35c4 <NMI_DeInit+0x8>
    35c0:	6d2f6c64 	stcvs	12, cr6, [pc, #-400]!	; 3438 <PORT_AlwaysOn+0x20>
    M4_INTC->NMICR = 0u;
    35c4:	632f7563 			; <UNDEFINED> instruction: 0x632f7563
    M4_INTC->NMIFR = 0u;
    35c8:	6f6d6d6f 	svcvs	0x006d6d6f
}
    35cc:	2f2e006e 	svccs	0x002e006e
    35d0:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
    switch (enNmiSrc)
    35d4:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
    35d8:	6c64645f 	cfstrdvs	mvd6, [r4], #-380	; 0xfffffe84
    35dc:	75636d2f 	strbvc	r6, [r3, #-3375]!	; 0xfffff2d1
    35e0:	534d432f 	movtpl	r4, #54063	; 0xd32f
    35e4:	432f5349 			; <UNDEFINED> instruction: 0x432f5349
    35e8:	2f65726f 	svccs	0x0065726f
    35ec:	6c636e49 	stclvs	14, cr6, [r3], #-292	; 0xfffffedc
            enRet = (1u == M4_INTC->NMIFR_f.WDTFR) ? Set : Reset;
    35f0:	00656475 	rsbeq	r6, r5, r5, ror r4
    35f4:	63682f2e 	cmnvs	r8, #46, 30	; 0xb8
    switch (enNmiSrc)
    35f8:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    35fc:	645f7836 	ldrbvs	r7, [pc], #-2102	; 3604 <NMI_IrqFlgGet+0x30>
    3600:	642f6c64 	strtvs	r6, [pc], #-3172	; 3608 <NMI_IrqFlgGet+0x34>
    3604:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
            enRet = (1u == M4_INTC->NMIFR_f.PVD2FR) ? Set : Reset;
    3608:	6e692f72 	mcrvs	15, 3, r2, cr9, cr2, {3}
    360c:	68000063 	stmdavs	r0, {r0, r1, r5, r6}
    switch (enNmiSrc)
    3610:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
            enRet = (1u == M4_INTC->NMIFR_f.NMIFR) ? Set : Reset;
    3614:	5f783634 	svcpl	0x00783634
    3618:	6f697067 	svcvs	0x00697067
        break;
    361c:	0100632e 	tsteq	r0, lr, lsr #6
    en_int_status_t enRet = Reset;
    3620:	645f0000 	ldrbvs	r0, [pc], #-0	; 3628 <NMI_IrqFlgGet+0x54>
    3624:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
    switch (enNmiSrc)
    3628:	745f746c 	ldrbvc	r7, [pc], #-1132	; 3630 <NMI_IrqFlgGet+0x5c>
            enRet = (1u == M4_INTC->NMIFR_f.REPFR) ? Set : Reset;
    362c:	73657079 	cmnvc	r5, #121	; 0x79
    3630:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
        break;
    3634:	74730000 	ldrbtvc	r0, [r3], #-0
    en_int_status_t enRet = Reset;
    3638:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    363c:	0300682e 	movweq	r6, #2094	; 0x82e
            enRet = (1u == M4_INTC->NMIFR_f.SWDTFR) ? Set : Reset;
    3640:	745f0000 	ldrbvc	r0, [pc], #-0	; 3648 <NMI_IrqFlgGet+0x74>
    3644:	73657079 	cmnvc	r5, #121	; 0x79
            enRet = (1u == M4_INTC->NMIFR_f.PVD1FR) ? Set : Reset;
    3648:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    364c:	65720000 	ldrbvs	r0, [r2, #-0]!
        break;
    3650:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
            enRet = (1u == M4_INTC->NMIFR_f.XTALSTPFR) ? Set : Reset;
    3654:	00040068 	andeq	r0, r4, r8, rrx
    3658:	636f6c00 	cmnvs	pc, #0, 24
            enRet = (1u == M4_INTC->NMIFR_f.RECCFR) ? Set : Reset;
    365c:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    3660:	5f000004 	svcpl	0x00000004
        break;
    3664:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
            enRet = (1u == M4_INTC->NMIFR_f.BUSMFR) ? Set : Reset;
    3668:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    366c:	00000400 	andeq	r0, r0, r0, lsl #8
        break;
    3670:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
    M4_INTC->NMICFR |= u16NmiSrc;
    3674:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 3500 <Ddl_Delay1ms+0x10>
    3678:	2e6e6f6d 	cdpcs	15, 6, cr6, cr14, cr13, {3}
}
    367c:	00050068 	andeq	r0, r5, r8, rrx
    3680:	726f6300 	rsbvc	r6, pc, #0, 6
{
    3684:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
    pfnNmiCallback();
    3688:	00682e34 	rsbeq	r2, r8, r4, lsr lr
}
    368c:	68000006 	stmdavs	r0, {r1, r2}
    3690:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
    M4_INTC->SWIER |= u32SwiCh;
    3694:	2e783634 	mrccs	6, 3, r3, cr8, cr4, {1}
    3698:	00050068 	andeq	r0, r5, r8, rrx
    369c:	73797300 	cmnvc	r9, #0, 6
}
    36a0:	5f6d6574 	svcpl	0x006d6574
    36a4:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
    M4_INTC->SWIER &=  ~u32SwiCh;
    36a8:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
    36ac:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
    36b0:	63680000 	cmnvs	r8, #0
    36b4:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
}
    36b8:	675f7836 	smmlarvs	pc, r6, r8, r7	; <UNPREDICTABLE>
    36bc:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
{
    36c0:	00070068 	andeq	r0, r7, r8, rrx
    stc_port_init_t stcPortInit = 
    36c4:	01050000 	mrseq	r0, (UNDEF: 5)
    36c8:	28020500 	stmdacs	r2, {r8, sl}
    36cc:	03000031 	movweq	r0, #49	; 0x31
    PORT_Init(LED0_PORT, LED0_PIN, &stcPortInit);
    36d0:	0601028f 	streq	r0, [r1], -pc, lsl #5
    36d4:	06050501 	streq	r0, [r5], -r1, lsl #10
    36d8:	05131321 	ldreq	r1, [r3, #-801]	; 0xfffffcdf
    PORT_Init(LED1_PORT, LED1_PIN, &stcPortInit);
    36dc:	3a051526 	bcc	148b7c <__ram_ret_data_start+0x1452ec>
    36e0:	13380514 	teqne	r8, #20, 10	; 0x5000000
    PORT_Init(LED2_PORT, LED2_PIN, &stcPortInit);
    36e4:	13133b05 	tstne	r3, #5120	; 0x1400
    36e8:	133c0513 	teqne	ip, #79691776	; 0x4c00000
    36ec:	13400513 	movtne	r0, #1299	; 0x513
    PORT_Init(LED3_PORT, LED3_PIN, &stcPortInit);
    36f0:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    36f4:	01a50306 			; <UNDEFINED> instruction: 0x01a50306
    36f8:	14050501 	strne	r0, [r5], #-1281	; 0xfffffaff
        LED0_TOGGLE();
    36fc:	01061305 	tsteq	r6, r5, lsl #6
    3700:	033d0558 	teqeq	sp, #88, 10	; 0x16000000
        Ddl_Delay1ms(DLY_MS);
    3704:	3c017edf 	stccc	14, cr7, [r1], {223}	; 0xdf
        LED2_TOGGLE();
    3708:	03061505 	movweq	r1, #25861	; 0x6505
        LED0_TOGGLE();
    370c:	21053c1a 	tstcs	r5, sl, lsl ip
    3710:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
        Ddl_Delay1ms(DLY_MS);
    3714:	21054b06 	tstcs	r5, r6, lsl #22
    3718:	11050106 	tstne	r5, r6, lsl #2
        LED1_TOGGLE();
    371c:	0d054b06 	vstreq	d4, [r5, #-24]	; 0xffffffe8
    3720:	05010c03 	streq	r0, [r1, #-3075]	; 0xfffff3fd
        Ddl_Delay1ms(DLY_MS);
    3724:	05010626 	streq	r0, [r1, #-1574]	; 0xfffff9da
        LED2_TOGGLE();
    3728:	054a2018 	strbeq	r2, [sl, #-24]	; 0xffffffe8
    372c:	04020005 	streq	r0, [r2], #-5
        Ddl_Delay1ms(DLY_MS);
    3730:	20530302 	subscs	r0, r3, r2, lsl #6
    3734:	30060905 	andcc	r0, r6, r5, lsl #18
        LED3_TOGGLE();
    3738:	01060d05 	tsteq	r6, r5, lsl #26
    373c:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
        Ddl_Delay1ms(DLY_MS);
    3740:	223e060d 	eorscs	r0, lr, #13631488	; 0xd00000
    3744:	06250516 			; <UNDEFINED> instruction: 0x06250516
        LED0_TOGGLE();
    3748:	20170501 	andscs	r0, r7, r1, lsl #10
    374c:	69060d05 	stmdbvs	r6, {r0, r2, r8, sl, fp}
        Ddl_Delay1ms(DLY_MS);
    3750:	01062605 	tsteq	r6, r5, lsl #12
        LED1_TOGGLE();
    3754:	05201805 	streq	r1, [r0, #-2053]!	; 0xfffff7fb
    3758:	0569060d 	strbeq	r0, [r9, #-1549]!	; 0xfffff9f3
        Ddl_Delay1ms(DLY_MS);
    375c:	05010626 	streq	r0, [r1, #-1574]	; 0xfffff9da
    3760:	0d052018 	stceq	0, cr2, [r5, #-96]	; 0xffffffa0
        LED2_TOGGLE();
    3764:	25056906 	strcs	r6, [r5, #-2310]	; 0xfffff6fa
    3768:	17050106 	strne	r0, [r5, -r6, lsl #2]
        Ddl_Delay1ms(DLY_MS);
    376c:	060d0520 	streq	r0, [sp], -r0, lsr #10
        LED3_TOGGLE();
    3770:	06250569 	strteq	r0, [r5], -r9, ror #10
    3774:	20170501 	andscs	r0, r7, r1, lsl #10
    3778:	69060d05 	stmdbvs	r6, {r0, r2, r8, sl, fp}
        Ddl_Delay1ms(DLY_MS);
    377c:	01062505 	tsteq	r6, r5, lsl #10
        LED0_TOGGLE();
    3780:	05201705 	streq	r1, [r0, #-1797]!	; 0xfffff8fb
    3784:	0569060d 	strbeq	r0, [r9, #-1549]!	; 0xfffff9f3
        Ddl_Delay1ms(DLY_MS/4);
    3788:	05010621 	streq	r0, [r1, #-1569]	; 0xfffff9df
    378c:	1505200d 	strne	r2, [r5, #-13]
        LED1_TOGGLE();
    3790:	740b0306 	strvc	r0, [fp], #-774	; 0xfffffcfa
    3794:	01062105 	tsteq	r6, r5, lsl #2
        Ddl_Delay1ms(DLY_MS/4);
    3798:	4b061105 	blmi	187bb4 <__ram_ret_data_start+0x184324>
        LED2_TOGGLE();
    379c:	051b1505 	ldreq	r1, [fp, #-1285]	; 0xfffffafb
    37a0:	05010621 	streq	r0, [r1, #-1569]	; 0xfffff9df
        Ddl_Delay1ms(DLY_MS/4);
    37a4:	05670615 	strbeq	r0, [r7, #-1557]!	; 0xfffff9eb
    37a8:	05010621 	streq	r0, [r1, #-1569]	; 0xfffff9df
        LED3_TOGGLE();
    37ac:	05670611 	strbeq	r0, [r7, #-1553]!	; 0xfffff9ef
    37b0:	200e0305 	andcs	r0, lr, r5, lsl #6
        Ddl_Delay1ms(DLY_MS/4);
    37b4:	ff030605 			; <UNDEFINED> instruction: 0xff030605
    37b8:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
        LED0_TOGGLE();
    37bc:	06130514 			; <UNDEFINED> instruction: 0x06130514
    37c0:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
        Ddl_Delay1ms(DLY_MS/4);
    37c4:	7f800306 	svcvc	0x00800306
        LED1_TOGGLE();
    37c8:	0601052e 	streq	r0, [r1], -lr, lsr #10
    37cc:	05000613 	streq	r0, [r0, #-1555]	; 0xfffff9ed
        Ddl_Delay1ms(DLY_MS/4);
    37d0:	00320c02 	eorseq	r0, r2, r2, lsl #24
    37d4:	010c0300 	mrseq	r0, LR_mon
        LED2_TOGGLE();
    37d8:	132f0505 			; <UNDEFINED> instruction: 0x132f0505
    37dc:	e1030605 	tst	r3, r5, lsl #12
        Ddl_Delay1ms(DLY_MS/4);
    37e0:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
        LED3_TOGGLE();
    37e4:	06130514 			; <UNDEFINED> instruction: 0x06130514
    37e8:	43055801 	movwmi	r5, #22529	; 0x5801
    37ec:	587fa103 	ldmdapl	pc!, {r0, r1, r8, sp, pc}^	; <UNPREDICTABLE>
        Ddl_Delay1ms(DLY_MS/4);
    37f0:	052f2f3d 	streq	r2, [pc, #-3901]!	; 28bb <IRQ138_Handler+0x19b>
    37f4:	26053559 			; <UNDEFINED> instruction: 0x26053559
    37f8:	01040200 	mrseq	r0, R12_usr
    37fc:	060d052a 	streq	r0, [sp], -sl, lsr #10
    3800:	06590532 			; <UNDEFINED> instruction: 0x06590532
    3804:	060d0501 	streq	r0, [sp], -r1, lsl #10
    3808:	065a052f 	ldrbeq	r0, [sl], -pc, lsr #10
    380c:	03090501 	movweq	r0, #38145	; 0x9501
    3810:	202e2079 	eorcs	r2, lr, r9, ror r0
    3814:	30060d05 	andcc	r0, r6, r5, lsl #26
    3818:	01061005 	tsteq	r6, r5
    381c:	02000d05 	andeq	r0, r0, #320	; 0x140
    3820:	32060204 	andcc	r0, r6, #4, 4	; 0x40000000
    3824:	02005905 	andeq	r5, r0, #81920	; 0x14000
    3828:	01060204 	tsteq	r6, r4, lsl #4
    382c:	02000d05 	andeq	r0, r0, #320	; 0x140
    3830:	2f060204 	svccs	0x00060204
    3834:	02005a05 	andeq	r5, r0, #20480	; 0x5000
    3838:	01060204 	tsteq	r6, r4, lsl #4
    383c:	02000905 	andeq	r0, r0, #81920	; 0x14000
    3840:	79030204 	stmdbvc	r3, {r2, r9}
    3844:	04020020 	streq	r0, [r2], #-32	; 0xffffffe0
    3848:	02002e02 	andeq	r2, r0, #2, 28
    384c:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
    3850:	04020005 	streq	r0, [r2], #-5
    3854:	3c7a0302 	ldclcc	3, cr0, [sl], #-8
    3858:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    385c:	01064305 	tsteq	r6, r5, lsl #6
    3860:	2f060905 	svccs	0x00060905
    3864:	01064305 	tsteq	r6, r5, lsl #6
    3868:	2f060905 	svccs	0x00060905
    386c:	01064305 	tsteq	r6, r5, lsl #6
    3870:	2f060905 	svccs	0x00060905
    3874:	01064305 	tsteq	r6, r5, lsl #6
    3878:	2f060905 	svccs	0x00060905
    387c:	43050106 	movwmi	r0, #20742	; 0x5106
    3880:	3110053b 	tstcc	r0, fp, lsr r5
    3884:	44060505 	strmi	r0, [r6], #-1285	; 0xfffffafb
    3888:	01061505 	tsteq	r6, r5, lsl #10
    388c:	4b060505 	blmi	184ca8 <__ram_ret_data_start+0x181418>
    3890:	01061505 	tsteq	r6, r5, lsl #10
    3894:	2f060505 	svccs	0x00060505
    3898:	01061505 	tsteq	r6, r5, lsl #10
    389c:	3e060505 	cfsh32cc	mvfx0, mvfx6, #5
    38a0:	d9030605 	stmdble	r3, {r0, r2, r9, sl}
    38a4:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
    38a8:	06130514 			; <UNDEFINED> instruction: 0x06130514
    38ac:	06050501 	streq	r0, [r5], -r1, lsl #10
    38b0:	4a7fa603 	bmi	1fed0c4 <__ram_ret_data_start+0x1fe9834>
    38b4:	13060105 	movwne	r0, #24837	; 0x6105
    38b8:	08110306 	ldmdaeq	r1, {r1, r2, r8, r9}
    38bc:	142f052e 	strtne	r0, [pc], #-1326	; 38c4 <__ram_ret_data_start+0x34>
    38c0:	05132c05 	ldreq	r2, [r3, #-3077]	; 0xfffff3fb
    38c4:	06051405 	streq	r1, [r5], -r5, lsl #8
    38c8:	05013303 	streq	r3, [r1, #-771]	; 0xfffffcfd
    38cc:	13051405 	movwne	r1, #21509	; 0x5405
    38d0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    38d4:	584d0306 	stmdapl	sp, {r1, r2, r8, r9}^
    38d8:	01060805 	tsteq	r6, r5, lsl #16
    38dc:	34060905 	strcc	r0, [r6], #-2309	; 0xfffff6fb
    38e0:	01061805 	tsteq	r6, r5, lsl #16
    38e4:	053c3405 	ldreq	r3, [ip, #-1029]!	; 0xfffffbfb
    38e8:	05052e18 	streq	r2, [r5, #-3608]	; 0xfffff1e8
    38ec:	06054d06 	streq	r4, [r5], -r6, lsl #26
    38f0:	05013603 	streq	r3, [r1, #-1539]	; 0xfffff9fd
    38f4:	13051405 	movwne	r1, #21509	; 0x5405
    38f8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    38fc:	58490306 	stmdapl	r9, {r1, r2, r8, r9}^
    3900:	13060105 	movwne	r0, #24837	; 0x6105
    3904:	03060905 	movweq	r0, #26885	; 0x6905
    3908:	18052e77 	stmdane	r5, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
    390c:	1b050106 	blne	143d2c <__ram_ret_data_start+0x14049c>
    3910:	2e18052e 	cfmul64cs	mvdx0, mvdx8, mvdx14
    3914:	03060105 	movweq	r0, #24837	; 0x6105
    3918:	3c057415 	cfstrscc	mvf7, [r5], {21}
    391c:	133e0513 	teqne	lr, #79691776	; 0x4c00000
    3920:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
    3924:	01170306 	tsteq	r7, r6, lsl #6
    3928:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    392c:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
    3930:	6b030605 	blvs	c514c <__ram_ret_data_start+0xc18bc>
    3934:	062b0558 			; <UNDEFINED> instruction: 0x062b0558
    3938:	201b0501 	andscs	r0, fp, r1, lsl #10
    393c:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
    3940:	01062a05 	tsteq	r6, r5, lsl #20
    3944:	05201a05 	streq	r1, [r0, #-2565]!	; 0xfffff5fb
    3948:	05680605 	strbeq	r0, [r8, #-1541]!	; 0xfffff9fb
    394c:	011c0306 	tsteq	ip, r6, lsl #6
    3950:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    3954:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
    3958:	63030605 	movwvs	r0, #13829	; 0x3605
    395c:	0601054a 	streq	r0, [r1], -sl, asr #10
    3960:	03062013 	movweq	r2, #24595	; 0x6013
    3964:	05054a0d 	streq	r4, [r5, #-2573]	; 0xfffff5f3
    3968:	06130513 			; <UNDEFINED> instruction: 0x06130513
    396c:	59010501 	stmdbpl	r1, {r0, r8, sl}
    3970:	3c0c0306 	stccc	3, cr0, [ip], {6}
    3974:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
    3978:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
    397c:	03065901 	movweq	r5, #26881	; 0x6901
    3980:	26053c0d 	strcs	r3, [r5], -sp, lsl #24
    3984:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
    3988:	17051313 	smladne	r5, r3, r3, r1
    398c:	05200106 	streq	r0, [r0, #-262]!	; 0xfffffefa
    3990:	00064b01 	andeq	r4, r6, r1, lsl #22
    3994:	33760205 	cmncc	r6, #1342177280	; 0x50000000
    3998:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
    399c:	13050501 	movwne	r0, #21761	; 0x5501
    39a0:	05152605 	ldreq	r2, [r5, #-1541]	; 0xfffff9fb
    39a4:	05051324 	streq	r1, [r5, #-804]	; 0xfffffcdc
    39a8:	29051314 	stmdbcs	r5, {r2, r4, r8, r9, ip}
    39ac:	05200106 	streq	r0, [r0, #-262]!	; 0xfffffefa
    39b0:	0c054a30 			; <UNDEFINED> instruction: 0x0c054a30
    39b4:	21010520 	tstcs	r1, r0, lsr #10
    39b8:	4a0f0306 	bmi	3c45d8 <__ram_ret_data_start+0x3c0d48>
    39bc:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
    39c0:	05051526 	streq	r1, [r5, #-1318]	; 0xfffffada
    39c4:	063d0514 			; <UNDEFINED> instruction: 0x063d0514
    39c8:	20360501 	eorscs	r0, r6, r1, lsl #10
    39cc:	21060505 	tstcs	r6, r5, lsl #10
    39d0:	01060c05 	tsteq	r6, r5, lsl #24
    39d4:	0605052e 	streq	r0, [r5], -lr, lsr #10
    39d8:	06010521 	streq	r0, [r1], -r1, lsr #10
    39dc:	03062013 	movweq	r2, #24595	; 0x6013
    39e0:	05054a0f 	streq	r4, [r5, #-2575]	; 0xfffff5f1
    39e4:	15260513 	strne	r0, [r6, #-1299]!	; 0xfffffaed
    39e8:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    39ec:	0501063d 	streq	r0, [r1, #-1597]	; 0xfffff9c3
    39f0:	05052036 	streq	r2, [r5, #-54]	; 0xffffffca
    39f4:	0f052106 	svceq	0x00052106
    39f8:	05200106 	streq	r0, [r0, #-262]!	; 0xfffffefa
    39fc:	0505200c 	streq	r2, [r5, #-12]
    3a00:	01053d06 	tsteq	r5, r6, lsl #26
    3a04:	06201306 	strteq	r1, [r0], -r6, lsl #6
    3a08:	064a0f03 	strbeq	r0, [sl], -r3, lsl #30
    3a0c:	06050501 	streq	r0, [r5], -r1, lsl #10
    3a10:	15260521 	strne	r0, [r6, #-1313]!	; 0xfffffadf
    3a14:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    3a18:	0501063f 	streq	r0, [r1, #-1599]	; 0xfffff9c1
    3a1c:	05052036 	streq	r2, [r5, #-54]	; 0xffffffca
    3a20:	08052f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, sp}
    3a24:	09050106 	stmdbeq	r5, {r1, r2, r8}
    3a28:	10052206 	andne	r2, r5, r6, lsl #4
    3a2c:	05200106 	streq	r0, [r0, #-262]!	; 0xfffffefa
    3a30:	05320609 	ldreq	r0, [r2, #-1545]!	; 0xfffff9f7
    3a34:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
    3a38:	05052e10 	streq	r2, [r5, #-3600]	; 0xfffff1f0
    3a3c:	01053006 	tsteq	r5, r6
    3a40:	06201406 	strteq	r1, [r0], -r6, lsl #8
    3a44:	05580e03 	ldrbeq	r0, [r8, #-3587]	; 0xfffff1fd
    3a48:	26051305 	strcs	r1, [r5], -r5, lsl #6
    3a4c:	14050515 	strne	r0, [r5], #-1301	; 0xfffffaeb
    3a50:	01063d05 	tsteq	r6, r5, lsl #26
    3a54:	05203605 	streq	r3, [r0, #-1541]!	; 0xfffff9fb
    3a58:	05210605 	streq	r0, [r1, #-1541]!	; 0xfffff9fb
    3a5c:	2e01060c 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx12
    3a60:	21060505 	tstcs	r6, r5, lsl #10
    3a64:	14060105 	strne	r0, [r6], #-261	; 0xfffffefb
    3a68:	0e030620 	cfmadd32eq	mvax1, mvfx0, mvfx3, mvfx0
    3a6c:	1305054a 	movwne	r0, #21834	; 0x554a
    3a70:	05152605 	ldreq	r2, [r5, #-1541]	; 0xfffff9fb
    3a74:	3d051405 	cfstrscc	mvf1, [r5, #-20]	; 0xffffffec
    3a78:	36050106 	strcc	r0, [r5], -r6, lsl #2
    3a7c:	06050520 	streq	r0, [r5], -r0, lsr #10
    3a80:	060c0521 	streq	r0, [ip], -r1, lsr #10
    3a84:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
    3a88:	01052106 	tsteq	r5, r6, lsl #2
    3a8c:	06201306 	strteq	r1, [r0], -r6, lsl #6
    3a90:	054a0e03 	strbeq	r0, [sl, #-3587]	; 0xfffff1fd
    3a94:	26051305 	strcs	r1, [r5], -r5, lsl #6
    3a98:	14050515 	strne	r0, [r5], #-1301	; 0xfffffaeb
    3a9c:	01063d05 	tsteq	r6, r5, lsl #26
    3aa0:	05203605 	streq	r3, [r0, #-1541]!	; 0xfffff9fb
    3aa4:	05210605 	streq	r0, [r1, #-1541]!	; 0xfffff9fb
    3aa8:	2e01060c 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx12
    3aac:	21060505 	tstcs	r6, r5, lsl #10
    3ab0:	13060105 	movwne	r0, #24837	; 0x6105
    3ab4:	10030620 	andne	r0, r3, r0, lsr #12
    3ab8:	1426054a 	strtne	r0, [r6], #-1354	; 0xfffffab6
    3abc:	05133005 	ldreq	r3, [r3, #-5]
    3ac0:	06051405 	streq	r1, [r5], -r5, lsl #8
    3ac4:	017e9903 	cmneq	lr, r3, lsl #18
    3ac8:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    3acc:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
    3ad0:	e7030605 	str	r0, [r3, -r5, lsl #12]
    3ad4:	08055801 	stmdaeq	r5, {r0, fp, ip, lr}
    3ad8:	09050106 	stmdbeq	r5, {r1, r2, r8}
    3adc:	19053406 	stmdbne	r5, {r1, r2, sl, ip, sp}
    3ae0:	2f050106 	svccs	0x00050106
    3ae4:	2e44053c 	mcrcs	5, 2, r0, cr4, cr12, {1}
    3ae8:	052e1905 	streq	r1, [lr, #-2309]!	; 0xfffff6fb
    3aec:	054d0605 	strbeq	r0, [sp, #-1541]	; 0xfffff9fb
    3af0:	7e9c0306 	cdpvc	3, 9, cr0, cr12, cr6, {0}
    3af4:	14050501 	strne	r0, [r5], #-1281	; 0xfffffaff
    3af8:	01061305 	tsteq	r6, r5, lsl #6
    3afc:	03060505 	movweq	r0, #25861	; 0x6505
    3b00:	055801e3 	ldrbeq	r0, [r8, #-483]	; 0xfffffe1d
    3b04:	20130601 	andscs	r0, r3, r1, lsl #12
    3b08:	03060905 	movweq	r0, #26885	; 0x6905
    3b0c:	19052077 	stmdbne	r5, {r0, r1, r2, r4, r5, r6, sp}
    3b10:	05200106 	streq	r0, [r0, #-262]!	; 0xfffffefa
    3b14:	19052e23 	stmdbne	r5, {r0, r1, r5, r9, sl, fp, sp}
    3b18:	0601052e 	streq	r0, [r1], -lr, lsr #10
    3b1c:	06821f03 	streq	r1, [r2], r3, lsl #30
    3b20:	06050501 	streq	r0, [r5], -r1, lsl #10
    3b24:	26051321 	strcs	r1, [r5], -r1, lsr #6
    3b28:	13290515 			; <UNDEFINED> instruction: 0x13290515
    3b2c:	05132f05 	ldreq	r2, [r3, #-3845]	; 0xfffff0fb
    3b30:	06051405 	streq	r1, [r5], -r5, lsl #8
    3b34:	017ded03 	cmneq	sp, r3, lsl #26
    3b38:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    3b3c:	58010613 	stmdapl	r1, {r0, r1, r4, r9, sl}
    3b40:	98032705 	stmdals	r3, {r0, r2, r8, r9, sl, sp}
    3b44:	24050102 	strcs	r0, [r5], #-258	; 0xfffffefe
    3b48:	5019051d 	andspl	r0, r9, sp, lsl r5
    3b4c:	0505202e 	streq	r2, [r5, #-46]	; 0xffffffd2
    3b50:	02040200 	andeq	r0, r4, #0, 4
    3b54:	05207803 	streq	r7, [r0, #-2051]!	; 0xfffff7fd
    3b58:	05300609 	ldreq	r0, [r0, #-1545]!	; 0xfffff9f7
    3b5c:	05010624 	streq	r0, [r1, #-1572]	; 0xfffff9dc
    3b60:	0d052e0c 	stceq	14, cr2, [r5, #-48]	; 0xffffffd0
    3b64:	05163006 	ldreq	r3, [r6, #-6]
    3b68:	05010619 	streq	r0, [r1, #-1561]	; 0xfffff9e7
    3b6c:	0569060d 	strbeq	r0, [r9, #-1549]!	; 0xfffff9f3
    3b70:	05010638 	streq	r0, [r1, #-1592]	; 0xfffff9c8
    3b74:	05054a18 	streq	r4, [r5, #-2584]	; 0xfffff5e8
    3b78:	06057806 	streq	r7, [r5], -r6, lsl #16
    3b7c:	017dea03 	cmneq	sp, r3, lsl #20
    3b80:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    3b84:	20010613 	andcs	r0, r1, r3, lsl r6
    3b88:	03060505 	movweq	r0, #25861	; 0x6505
    3b8c:	054a0295 	strbeq	r0, [sl, #-661]	; 0xfffffd6b
    3b90:	06130601 	ldreq	r0, [r3], -r1, lsl #12
    3b94:	c8020500 	stmdagt	r2, {r8, sl}
    3b98:	03000034 	movweq	r0, #52	; 0x34
    3b9c:	2c05010e 	stfcss	f0, [r5], {14}
    3ba0:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
    3ba4:	c8030605 	stmdagt	r3, {r0, r2, r9, sl}
    3ba8:	0505017d 	streq	r0, [r5, #-381]	; 0xfffffe83
    3bac:	06130514 			; <UNDEFINED> instruction: 0x06130514
    3bb0:	06050501 	streq	r0, [r5], -r1, lsl #10
    3bb4:	5802b803 	stmdapl	r2, {r0, r1, fp, ip, sp, pc}
    3bb8:	01061b05 	tsteq	r6, r5, lsl #22
    3bbc:	68060505 	stmdavs	r6, {r0, r2, r8, sl}
    3bc0:	d2030605 	andle	r0, r3, #5242880	; 0x500000
    3bc4:	0505017d 	streq	r0, [r5, #-381]	; 0xfffffe83
    3bc8:	06130514 			; <UNDEFINED> instruction: 0x06130514
    3bcc:	06050501 	streq	r0, [r5], -r1, lsl #10
    3bd0:	4a02ad03 	bmi	aefe4 <__ram_ret_data_start+0xab754>
    3bd4:	13060105 	movwne	r0, #24837	; 0x6105
    3bd8:	00040220 	andeq	r0, r4, r0, lsr #4
    3bdc:	01d60101 	bicseq	r0, r6, r1, lsl #2
    3be0:	00030000 	andeq	r0, r3, r0
    3be4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3be8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    3bec:	0101000d 	tsteq	r1, sp
    3bf0:	00000101 	andeq	r0, r0, r1, lsl #2
    3bf4:	00000100 	andeq	r0, r0, r0, lsl #2
    3bf8:	73752f01 	cmnvc	r5, #1, 30
    3bfc:	69622f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
    3c00:	63672f6e 	cmnvs	r7, #440	; 0x1b8
    3c04:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
    3c08:	6f6e2d6d 	svcvs	0x006e2d6d
    3c0c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    3c10:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
    3c14:	30322d38 	eorscc	r2, r2, r8, lsr sp
    3c18:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
    3c1c:	70752d33 	rsbsvc	r2, r5, r3, lsr sp
    3c20:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
    3c24:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    3c28:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    3c2c:	61652d65 	cmnvs	r5, r5, ror #26
    3c30:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    3c34:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    3c38:	6d2f6564 	cfstr32vs	mvfx6, [pc, #-400]!	; 3ab0 <__ram_ret_data_start+0x220>
    3c3c:	69686361 	stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^
    3c40:	2f00656e 	svccs	0x0000656e
    3c44:	2f727375 	svccs	0x00727375
    3c48:	2f6e6962 	svccs	0x006e6962
    3c4c:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
    3c50:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    3c54:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    3c58:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    3c5c:	2d382d69 	ldccs	13, cr2, [r8, #-420]!	; 0xfffffe5c
    3c60:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
    3c64:	2d33712d 	ldfcss	f7, [r3, #-180]!	; 0xffffff4c
    3c68:	61647075 	smcvs	18181	; 0x4705
    3c6c:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 3aa4 <__ram_ret_data_start+0x214>
    3c70:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    3c74:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
    3c78:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    3c7c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    3c80:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    3c84:	332e382f 			; <UNDEFINED> instruction: 0x332e382f
    3c88:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
    3c8c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    3c90:	2f006564 	svccs	0x00006564
    3c94:	2f727375 	svccs	0x00727375
    3c98:	2f6e6962 	svccs	0x006e6962
    3c9c:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
    3ca0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    3ca4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    3ca8:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    3cac:	2d382d69 	ldccs	13, cr2, [r8, #-420]!	; 0xfffffe5c
    3cb0:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
    3cb4:	2d33712d 	ldfcss	f7, [r3, #-180]!	; 0xffffff4c
    3cb8:	61647075 	smcvs	18181	; 0x4705
    3cbc:	612f6574 			; <UNDEFINED> instruction: 0x612f6574
    3cc0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    3cc4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    3cc8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    3ccc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    3cd0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    3cd4:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    3cd8:	682f2e00 	stmdavs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    3cdc:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
    3ce0:	5f783634 	svcpl	0x00783634
    3ce4:	2f6c6464 	svccs	0x006c6464
    3ce8:	2f75636d 	svccs	0x0075636d
    3cec:	49534d43 	ldmdbmi	r3, {r0, r1, r6, r8, sl, fp, lr}^
    3cf0:	6f432f53 	svcvs	0x00432f53
    3cf4:	492f6572 	stmdbmi	pc!, {r1, r4, r5, r6, r8, sl, sp, lr}	; <UNPREDICTABLE>
    3cf8:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    3cfc:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
    3d00:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    3d04:	36346632 			; <UNDEFINED> instruction: 0x36346632
    3d08:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    3d0c:	636d2f6c 	cmnvs	sp, #108, 30	; 0x1b0
    3d10:	6f632f75 	svcvs	0x00632f75
    3d14:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
    3d18:	682f2e00 	stmdavs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    3d1c:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
    3d20:	5f783634 	svcpl	0x00783634
    3d24:	2f6c6464 	svccs	0x006c6464
    3d28:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    3d2c:	732f7265 			; <UNDEFINED> instruction: 0x732f7265
    3d30:	00006372 	andeq	r6, r0, r2, ror r3
    3d34:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
    3d38:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    3d3c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    3d40:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    3d44:	00000100 	andeq	r0, r0, r0, lsl #2
    3d48:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    3d4c:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    3d50:	00000200 	andeq	r0, r0, r0, lsl #4
    3d54:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    3d58:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    3d5c:	00000300 	andeq	r0, r0, r0, lsl #6
    3d60:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    3d64:	00682e74 	rsbeq	r2, r8, r4, ror lr
    3d68:	6c000003 	stcvs	0, cr0, [r0], {3}
    3d6c:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
    3d70:	00030068 	andeq	r0, r3, r8, rrx
    3d74:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
    3d78:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    3d7c:	0300682e 	movweq	r6, #2094	; 0x82e
    3d80:	6f630000 	svcvs	0x00630000
    3d84:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    3d88:	682e346d 	stmdavs	lr!, {r0, r2, r3, r5, r6, sl, ip, sp}
    3d8c:	00000400 	andeq	r0, r0, r0, lsl #8
    3d90:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
    3d94:	685f6d65 	ldmdavs	pc, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    3d98:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
    3d9c:	2e783634 	mrccs	6, 3, r3, cr8, cr4, {1}
    3da0:	00050068 	andeq	r0, r5, r8, rrx
    3da4:	33636800 	cmncc	r3, #0, 16
    3da8:	36346632 			; <UNDEFINED> instruction: 0x36346632
    3dac:	63695f78 	cmnvs	r9, #120, 30	; 0x1e0
    3db0:	00632e67 	rsbeq	r2, r3, r7, ror #28
    3db4:	00000006 	andeq	r0, r0, r6
    3db8:	00000250 	andeq	r0, r0, r0, asr r2
    3dbc:	01e50003 	mvneq	r0, r3
    3dc0:	01020000 	mrseq	r0, (UNDEF: 2)
    3dc4:	000d0efb 	strdeq	r0, [sp], -fp
    3dc8:	01010101 	tsteq	r1, r1, lsl #2
    3dcc:	01000000 	mrseq	r0, (UNDEF: 0)
    3dd0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    3dd4:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    3dd8:	36346632 			; <UNDEFINED> instruction: 0x36346632
    3ddc:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    3de0:	72642f6c 	rsbvc	r2, r4, #108, 30	; 0x1b0
    3de4:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    3de8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3dec:	73752f00 	cmnvc	r5, #0, 30
    3df0:	69622f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
    3df4:	63672f6e 	cmnvs	r7, #440	; 0x1b8
    3df8:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
    3dfc:	6f6e2d6d 	svcvs	0x006e2d6d
    3e00:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    3e04:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
    3e08:	30322d38 	eorscc	r2, r2, r8, lsr sp
    3e0c:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
    3e10:	70752d33 	rsbsvc	r2, r5, r3, lsr sp
    3e14:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
    3e18:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    3e1c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    3e20:	61652d65 	cmnvs	r5, r5, ror #26
    3e24:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    3e28:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    3e2c:	6d2f6564 	cfstr32vs	mvfx6, [pc, #-400]!	; 3ca4 <__ram_ret_data_start+0x414>
    3e30:	69686361 	stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^
    3e34:	2f00656e 	svccs	0x0000656e
    3e38:	2f727375 	svccs	0x00727375
    3e3c:	2f6e6962 	svccs	0x006e6962
    3e40:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
    3e44:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    3e48:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    3e4c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    3e50:	2d382d69 	ldccs	13, cr2, [r8, #-420]!	; 0xfffffe5c
    3e54:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
    3e58:	2d33712d 	ldfcss	f7, [r3, #-180]!	; 0xffffff4c
    3e5c:	61647075 	smcvs	18181	; 0x4705
    3e60:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 3c98 <__ram_ret_data_start+0x408>
    3e64:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    3e68:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
    3e6c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    3e70:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    3e74:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    3e78:	332e382f 			; <UNDEFINED> instruction: 0x332e382f
    3e7c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
    3e80:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    3e84:	2f006564 	svccs	0x00006564
    3e88:	2f727375 	svccs	0x00727375
    3e8c:	2f6e6962 	svccs	0x006e6962
    3e90:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
    3e94:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    3e98:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    3e9c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    3ea0:	2d382d69 	ldccs	13, cr2, [r8, #-420]!	; 0xfffffe5c
    3ea4:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
    3ea8:	2d33712d 	ldfcss	f7, [r3, #-180]!	; 0xffffff4c
    3eac:	61647075 	smcvs	18181	; 0x4705
    3eb0:	612f6574 			; <UNDEFINED> instruction: 0x612f6574
    3eb4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    3eb8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    3ebc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    3ec0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    3ec4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    3ec8:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    3ecc:	682f2e00 	stmdavs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    3ed0:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
    3ed4:	5f783634 	svcpl	0x00783634
    3ed8:	2f6c6464 	svccs	0x006c6464
    3edc:	2f75636d 	svccs	0x0075636d
    3ee0:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
    3ee4:	2e006e6f 	cdpcs	14, 0, cr6, cr0, cr15, {3}
    3ee8:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    3eec:	36346632 			; <UNDEFINED> instruction: 0x36346632
    3ef0:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    3ef4:	636d2f6c 	cmnvs	sp, #108, 30	; 0x1b0
    3ef8:	4d432f75 	stclmi	15, cr2, [r3, #-468]	; 0xfffffe2c
    3efc:	2f534953 	svccs	0x00534953
    3f00:	65726f43 	ldrbvs	r6, [r2, #-3907]!	; 0xfffff0bd
    3f04:	636e492f 	cmnvs	lr, #770048	; 0xbc000
    3f08:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    3f0c:	63680000 	cmnvs	r8, #0
    3f10:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    3f14:	755f7836 	ldrbvc	r7, [pc, #-2102]	; 36e6 <main+0x26>
    3f18:	696c6974 	stmdbvs	ip!, {r2, r4, r5, r6, r8, fp, sp, lr}^
    3f1c:	632e7974 			; <UNDEFINED> instruction: 0x632e7974
    3f20:	00000100 	andeq	r0, r0, r0, lsl #2
    3f24:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
    3f28:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    3f2c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    3f30:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    3f34:	00000200 	andeq	r0, r0, r0, lsl #4
    3f38:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    3f3c:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    3f40:	00000300 	andeq	r0, r0, r0, lsl #6
    3f44:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    3f48:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    3f4c:	00000400 	andeq	r0, r0, r0, lsl #8
    3f50:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    3f54:	00682e74 	rsbeq	r2, r8, r4, ror lr
    3f58:	6c000004 	stcvs	0, cr0, [r0], {4}
    3f5c:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
    3f60:	00040068 	andeq	r0, r4, r8, rrx
    3f64:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
    3f68:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    3f6c:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    3f70:	63680000 	cmnvs	r8, #0
    3f74:	635f3233 	cmpvs	pc, #805306371	; 0x30000003
    3f78:	6f6d6d6f 	svcvs	0x006d6d6f
    3f7c:	00682e6e 	rsbeq	r2, r8, lr, ror #28
    3f80:	63000005 	movwvs	r0, #5
    3f84:	5f65726f 	svcpl	0x0065726f
    3f88:	2e346d63 	cdpcs	13, 3, cr6, cr4, cr3, {3}
    3f8c:	00060068 	andeq	r0, r6, r8, rrx
    3f90:	73797300 	cmnvc	r9, #0, 6
    3f94:	5f6d6574 	svcpl	0x006d6574
    3f98:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
    3f9c:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
    3fa0:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
    3fa4:	05000000 	streq	r0, [r0, #-0]
    3fa8:	02050001 	andeq	r0, r5, #1
    3fac:	000034f0 	strdeq	r3, [r0], -r0
    3fb0:	0101fd03 	tsteq	r1, r3, lsl #26	; <UNPREDICTABLE>
    3fb4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
    3fb8:	05132106 	ldreq	r2, [r3, #-262]	; 0xfffffefa
    3fbc:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
    3fc0:	142f0605 	strtne	r0, [pc], #-1541	; 3fc8 <__ram_ret_data_start+0x738>
    3fc4:	01060c05 	tsteq	r6, r5, lsl #24
    3fc8:	2f060505 	svccs	0x00060505
    3fcc:	01060c05 	tsteq	r6, r5, lsl #24
    3fd0:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    3fd4:	06120521 	ldreq	r0, [r2], -r1, lsr #10
    3fd8:	200b0501 	andcs	r0, fp, r1, lsl #10
    3fdc:	3e060905 	vmlacc.f16	s0, s12, s10	; <UNPREDICTABLE>
    3fe0:	01060b05 	tsteq	r6, r5, lsl #22
    3fe4:	21060905 	tstcs	r6, r5, lsl #18
    3fe8:	02000d05 	andeq	r0, r0, #320	; 0x140
    3fec:	05140104 	ldreq	r0, [r4, #-260]	; 0xfffffefc
    3ff0:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
    3ff4:	05100601 	ldreq	r0, [r0, #-1537]	; 0xfffff9ff
    3ff8:	0402000f 	streq	r0, [r2], #-15
    3ffc:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
    4000:	01054206 	tsteq	r5, r6, lsl #4
    4004:	02201306 	eoreq	r1, r0, #402653184	; 0x18000000
    4008:	01010007 	tsteq	r1, r7
    400c:	00000425 	andeq	r0, r0, r5, lsr #8
    4010:	022f0003 	eoreq	r0, pc, #3
    4014:	01020000 	mrseq	r0, (UNDEF: 2)
    4018:	000d0efb 	strdeq	r0, [sp], -fp
    401c:	01010101 	tsteq	r1, r1, lsl #2
    4020:	01000000 	mrseq	r0, (UNDEF: 0)
    4024:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    4028:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    402c:	36346632 			; <UNDEFINED> instruction: 0x36346632
    4030:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    4034:	72642f6c 	rsbvc	r2, r4, #108, 30	; 0x1b0
    4038:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    403c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    4040:	73752f00 	cmnvc	r5, #0, 30
    4044:	69622f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
    4048:	63672f6e 	cmnvs	r7, #440	; 0x1b8
    404c:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
    4050:	6f6e2d6d 	svcvs	0x006e2d6d
    4054:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    4058:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
    405c:	30322d38 	eorscc	r2, r2, r8, lsr sp
    4060:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
    4064:	70752d33 	rsbsvc	r2, r5, r3, lsr sp
    4068:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
    406c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    4070:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    4074:	61652d65 	cmnvs	r5, r5, ror #26
    4078:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    407c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    4080:	6d2f6564 	cfstr32vs	mvfx6, [pc, #-400]!	; 3ef8 <__ram_ret_data_start+0x668>
    4084:	69686361 	stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^
    4088:	2f00656e 	svccs	0x0000656e
    408c:	2f727375 	svccs	0x00727375
    4090:	2f6e6962 	svccs	0x006e6962
    4094:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
    4098:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    409c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    40a0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    40a4:	2d382d69 	ldccs	13, cr2, [r8, #-420]!	; 0xfffffe5c
    40a8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
    40ac:	2d33712d 	ldfcss	f7, [r3, #-180]!	; 0xffffff4c
    40b0:	61647075 	smcvs	18181	; 0x4705
    40b4:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 3eec <__ram_ret_data_start+0x65c>
    40b8:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    40bc:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
    40c0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    40c4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    40c8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    40cc:	332e382f 			; <UNDEFINED> instruction: 0x332e382f
    40d0:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
    40d4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    40d8:	2f006564 	svccs	0x00006564
    40dc:	2f727375 	svccs	0x00727375
    40e0:	2f6e6962 	svccs	0x006e6962
    40e4:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
    40e8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    40ec:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    40f0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    40f4:	2d382d69 	ldccs	13, cr2, [r8, #-420]!	; 0xfffffe5c
    40f8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
    40fc:	2d33712d 	ldfcss	f7, [r3, #-180]!	; 0xffffff4c
    4100:	61647075 	smcvs	18181	; 0x4705
    4104:	612f6574 			; <UNDEFINED> instruction: 0x612f6574
    4108:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    410c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    4110:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    4114:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    4118:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    411c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    4120:	682f2e00 	stmdavs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    4124:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
    4128:	5f783634 	svcpl	0x00783634
    412c:	2f6c6464 	svccs	0x006c6464
    4130:	2f75636d 	svccs	0x0075636d
    4134:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
    4138:	2e006e6f 	cdpcs	14, 0, cr6, cr0, cr15, {3}
    413c:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    4140:	36346632 			; <UNDEFINED> instruction: 0x36346632
    4144:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    4148:	636d2f6c 	cmnvs	sp, #108, 30	; 0x1b0
    414c:	4d432f75 	stclmi	15, cr2, [r3, #-468]	; 0xfffffe2c
    4150:	2f534953 	svccs	0x00534953
    4154:	65726f43 	ldrbvs	r6, [r2, #-3907]!	; 0xfffff0bd
    4158:	636e492f 	cmnvs	lr, #770048	; 0xbc000
    415c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    4160:	682f2e00 	stmdavs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    4164:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
    4168:	5f783634 	svcpl	0x00783634
    416c:	2f6c6464 	svccs	0x006c6464
    4170:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    4174:	692f7265 	stmdbvs	pc!, {r0, r2, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
    4178:	0000636e 	andeq	r6, r0, lr, ror #6
    417c:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
    4180:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
    4184:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    4188:	6e5f746e 	cdpvs	4, 5, cr7, cr15, cr14, {3}
    418c:	735f696d 	cmpvc	pc, #1785856	; 0x1b4000
    4190:	632e6977 			; <UNDEFINED> instruction: 0x632e6977
    4194:	00000100 	andeq	r0, r0, r0, lsl #2
    4198:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
    419c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    41a0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    41a4:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    41a8:	00000200 	andeq	r0, r0, r0, lsl #4
    41ac:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    41b0:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    41b4:	00000300 	andeq	r0, r0, r0, lsl #6
    41b8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    41bc:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    41c0:	00000400 	andeq	r0, r0, r0, lsl #8
    41c4:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    41c8:	00682e74 	rsbeq	r2, r8, r4, ror lr
    41cc:	6c000004 	stcvs	0, cr0, [r0], {4}
    41d0:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
    41d4:	00040068 	andeq	r0, r4, r8, rrx
    41d8:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
    41dc:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    41e0:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    41e4:	63680000 	cmnvs	r8, #0
    41e8:	635f3233 	cmpvs	pc, #805306371	; 0x30000003
    41ec:	6f6d6d6f 	svcvs	0x006d6d6f
    41f0:	00682e6e 	rsbeq	r2, r8, lr, ror #28
    41f4:	63000005 	movwvs	r0, #5
    41f8:	5f65726f 	svcpl	0x0065726f
    41fc:	2e346d63 	cdpcs	13, 3, cr6, cr4, cr3, {3}
    4200:	00060068 	andeq	r0, r6, r8, rrx
    4204:	33636800 	cmncc	r3, #0, 16
    4208:	36346632 			; <UNDEFINED> instruction: 0x36346632
    420c:	00682e78 	rsbeq	r2, r8, r8, ror lr
    4210:	73000005 	movwvc	r0, #5
    4214:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
    4218:	63685f6d 	cmnvs	r8, #436	; 0x1b4
    421c:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    4220:	682e7836 	stmdavs	lr!, {r1, r2, r4, r5, fp, ip, sp, lr}
    4224:	00000500 	andeq	r0, r0, r0, lsl #10
    4228:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
    422c:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
    4230:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    4234:	6e5f746e 	cdpvs	4, 5, cr7, cr15, cr14, {3}
    4238:	735f696d 	cmpvc	pc, #1785856	; 0x1b4000
    423c:	682e6977 	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r8, fp, sp, lr}
    4240:	00000700 	andeq	r0, r0, r0, lsl #14
    4244:	00010500 	andeq	r0, r1, r0, lsl #10
    4248:	35280205 	strcc	r0, [r8, #-517]!	; 0xfffffdfb
    424c:	8b030000 	blhi	c4254 <__ram_ret_data_start+0xc09c4>
    4250:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
    4254:	14360513 	ldrtne	r0, [r6], #-1299	; 0xfffffaed
    4258:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    425c:	0513063c 	ldreq	r0, [r3, #-1596]	; 0xfffff9c4
    4260:	05051f49 	streq	r1, [r5, #-3913]	; 0xfffff0b7
    4264:	23054006 	movwcs	r4, #20486	; 0x5006
    4268:	13050106 	movwne	r0, #20742	; 0x5106
    426c:	06050520 	streq	r0, [r5], -r0, lsr #10
    4270:	0627054b 	strteq	r0, [r7], -fp, asr #10
    4274:	20170501 	andscs	r0, r7, r1, lsl #10
    4278:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
    427c:	01062605 	tsteq	r6, r5, lsl #12
    4280:	05201605 	streq	r1, [r0, #-1541]!	; 0xfffff9fb
    4284:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
    4288:	20130601 	andscs	r0, r3, r1, lsl #12
    428c:	4a0e0306 	bmi	384eac <__ram_ret_data_start+0x38161c>
    4290:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
    4294:	05051325 	streq	r1, [r5, #-805]	; 0xfffffcdb
    4298:	061e0514 			; <UNDEFINED> instruction: 0x061e0514
    429c:	06050501 	streq	r0, [r5], -r1, lsl #10
    42a0:	06140530 			; <UNDEFINED> instruction: 0x06140530
    42a4:	31010510 	tstcc	r1, r0, lsl r5
    42a8:	660d0306 	strvs	r0, [sp], -r6, lsl #6
    42ac:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
    42b0:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
    42b4:	14052e17 	strne	r2, [r5], #-3607	; 0xfffff1e9
    42b8:	0605053c 			; <UNDEFINED> instruction: 0x0605053c
    42bc:	0601052f 	streq	r0, [r1], -pc, lsr #10
    42c0:	05000613 	streq	r0, [r0, #-1555]	; 0xfffff9ed
    42c4:	00358402 	eorseq	r8, r5, r2, lsl #8
    42c8:	010c0300 	mrseq	r0, LR_mon
    42cc:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    42d0:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
    42d4:	053e0605 	ldreq	r0, [lr, #-1541]!	; 0xfffff9fb
    42d8:	0501062a 	streq	r0, [r1, #-1578]	; 0xfffff9d6
    42dc:	0505201b 	streq	r2, [r5, #-27]	; 0xffffffe5
    42e0:	2d055a06 	vstrcs	s10, [r5, #-24]	; 0xffffffe8
    42e4:	1e050106 	adfnes	f0, f5, f6
    42e8:	06050520 	streq	r0, [r5], -r0, lsr #10
    42ec:	062c054c 	strteq	r0, [ip], -ip, asr #10
    42f0:	201d0501 	andscs	r0, sp, r1, lsl #10
    42f4:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
    42f8:	01061705 	tsteq	r6, r5, lsl #14
    42fc:	05201505 	streq	r1, [r0, #-1285]!	; 0xfffffafb
    4300:	05220605 	streq	r0, [r2, #-1541]!	; 0xfffff9fb
    4304:	20130601 	andscs	r0, r3, r1, lsl #12
    4308:	660c0306 	strvs	r0, [ip], -r6, lsl #6
    430c:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    4310:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
    4314:	053f0605 	ldreq	r0, [pc, #-1541]!	; 3d17 <__ram_ret_data_start+0x487>
    4318:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
    431c:	05310605 	ldreq	r0, [r1, #-1541]!	; 0xfffff9fb
    4320:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
    4324:	05230605 	streq	r0, [r3, #-1541]!	; 0xfffff9fb
    4328:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
    432c:	05220605 	streq	r0, [r2, #-1541]!	; 0xfffff9fb
    4330:	06130601 	ldreq	r0, [r3], -r1, lsl #12
    4334:	05580e03 	ldrbeq	r0, [r8, #-3587]	; 0xfffff1fd
    4338:	0505132b 	streq	r1, [r5, #-811]	; 0xfffffcd5
    433c:	0d051314 	stceq	3, cr1, [r5, #-80]	; 0xffffffb0
    4340:	05c81b03 	strbeq	r1, [r8, #2819]	; 0xb03
    4344:	2e01062c 	cfmadd32cs	mvax1, mvfx0, mvfx1, mvfx12
    4348:	2f060905 	svccs	0x00060905
    434c:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    4350:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
    4354:	20610305 	rsbcs	r0, r1, r5, lsl #6
    4358:	03060d05 	movweq	r0, #27909	; 0x6d05
    435c:	2c05740c 	cfstrscs	mvf7, [r5], {12}
    4360:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
    4364:	052f0609 	streq	r0, [pc, #-1545]!	; 3d63 <__ram_ret_data_start+0x4d3>
    4368:	73030605 	movwvc	r0, #13829	; 0x3605
    436c:	060d0520 	streq	r0, [sp], -r0, lsr #10
    4370:	062c0531 			; <UNDEFINED> instruction: 0x062c0531
    4374:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
    4378:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
    437c:	20201b06 	eorcs	r1, r0, r6, lsl #22
    4380:	21050520 	tstcs	r5, r0, lsr #10
    4384:	03060d05 	movweq	r0, #27909	; 0x6d05
    4388:	2c053c12 	stccs	12, cr3, [r5], {18}
    438c:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
    4390:	052f0609 	streq	r0, [pc, #-1545]!	; 3d8f <__ram_ret_data_start+0x4ff>
    4394:	6c030615 	stcvs	6, cr0, [r3], {21}
    4398:	20202020 	eorcs	r2, r0, r0, lsr #32
    439c:	27060d05 	strcs	r0, [r6, -r5, lsl #26]
    43a0:	01062c05 	tsteq	r6, r5, lsl #24
    43a4:	0609052e 	streq	r0, [r9], -lr, lsr #10
    43a8:	220d052f 	andcs	r0, sp, #197132288	; 0xbc00000
    43ac:	01062c05 	tsteq	r6, r5, lsl #24
    43b0:	0609052e 	streq	r0, [r9], -lr, lsr #10
    43b4:	250d052f 	strcs	r0, [sp, #-1327]	; 0xfffffad1
    43b8:	01062c05 	tsteq	r6, r5, lsl #24
    43bc:	0609052e 	streq	r0, [r9], -lr, lsr #10
    43c0:	250d052f 	strcs	r0, [sp, #-1327]	; 0xfffffad1
    43c4:	01062c05 	tsteq	r6, r5, lsl #24
    43c8:	0609052e 	streq	r0, [r9], -lr, lsr #10
    43cc:	220d052f 	andcs	r0, sp, #197132288	; 0xbc00000
    43d0:	01062c05 	tsteq	r6, r5, lsl #24
    43d4:	0609052e 	streq	r0, [r9], -lr, lsr #10
    43d8:	0301052f 	movweq	r0, #5423	; 0x152f
    43dc:	05053c13 	streq	r3, [r5, #-3091]	; 0xfffff3ed
    43e0:	06150513 			; <UNDEFINED> instruction: 0x06150513
    43e4:	05053c01 	streq	r3, [r5, #-3073]	; 0xfffff3ff
    43e8:	01052106 	tsteq	r5, r6, lsl #2
    43ec:	00061306 	andeq	r1, r6, r6, lsl #6
    43f0:	36840205 	strcc	r0, [r4], r5, lsl #4
    43f4:	051a0000 	ldreq	r0, [sl, #-0]
    43f8:	0505212e 	streq	r2, [r5, #-302]	; 0xfffffed2
    43fc:	06010514 			; <UNDEFINED> instruction: 0x06010514
    4400:	0d03063d 	stceq	6, cr0, [r3, #-244]	; 0xffffff0c
    4404:	1305054a 	movwne	r0, #21834	; 0x554a
    4408:	01061405 	tsteq	r6, r5, lsl #8
    440c:	0605054a 	streq	r0, [r5], -sl, asr #10
    4410:	0601052f 	streq	r0, [r1], -pc, lsr #10
    4414:	05000613 	streq	r0, [r0, #-1555]	; 0xfffff9ed
    4418:	0036a802 	eorseq	sl, r6, r2, lsl #16
    441c:	010d0300 	mrseq	r0, SP_mon
    4420:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
    4424:	58010614 	stmdapl	r1, {r2, r4, r9, sl}
    4428:	30060505 	andcc	r0, r6, r5, lsl #10
    442c:	13060105 	movwne	r0, #24837	; 0x6105
    4430:	01000502 	tsteq	r0, r2, lsl #10
    4434:	0002f001 	andeq	pc, r2, r1
    4438:	0d000300 	stceq	3, cr0, [r0, #-0]
    443c:	02000002 	andeq	r0, r0, #2
    4440:	0d0efb01 	vstreq	d15, [lr, #-4]
    4444:	01010100 	mrseq	r0, (UNDEF: 17)
    4448:	00000001 	andeq	r0, r0, r1
    444c:	01000001 	tsteq	r0, r1
    4450:	73752f2e 	cmnvc	r5, #46, 30	; 0xb8
    4454:	732f7265 			; <UNDEFINED> instruction: 0x732f7265
    4458:	2f006372 	svccs	0x00006372
    445c:	2f727375 	svccs	0x00727375
    4460:	2f6e6962 	svccs	0x006e6962
    4464:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
    4468:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    446c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    4470:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    4474:	2d382d69 	ldccs	13, cr2, [r8, #-420]!	; 0xfffffe5c
    4478:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
    447c:	2d33712d 	ldfcss	f7, [r3, #-180]!	; 0xffffff4c
    4480:	61647075 	smcvs	18181	; 0x4705
    4484:	612f6574 			; <UNDEFINED> instruction: 0x612f6574
    4488:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    448c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    4490:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    4494:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    4498:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    449c:	63616d2f 	cmnvs	r1, #3008	; 0xbc0
    44a0:	656e6968 	strbvs	r6, [lr, #-2408]!	; 0xfffff698
    44a4:	73752f00 	cmnvc	r5, #0, 30
    44a8:	69622f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
    44ac:	63672f6e 	cmnvs	r7, #440	; 0x1b8
    44b0:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
    44b4:	6f6e2d6d 	svcvs	0x006e2d6d
    44b8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    44bc:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
    44c0:	30322d38 	eorscc	r2, r2, r8, lsr sp
    44c4:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
    44c8:	70752d33 	rsbsvc	r2, r5, r3, lsr sp
    44cc:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
    44d0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    44d4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    44d8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    44dc:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    44e0:	61652d65 	cmnvs	r5, r5, ror #26
    44e4:	382f6962 	stmdacc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    44e8:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
    44ec:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    44f0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    44f4:	73752f00 	cmnvc	r5, #0, 30
    44f8:	69622f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
    44fc:	63672f6e 	cmnvs	r7, #440	; 0x1b8
    4500:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
    4504:	6f6e2d6d 	svcvs	0x006e2d6d
    4508:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    450c:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
    4510:	30322d38 	eorscc	r2, r2, r8, lsr sp
    4514:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
    4518:	70752d33 	rsbsvc	r2, r5, r3, lsr sp
    451c:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
    4520:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    4524:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    4528:	61652d65 	cmnvs	r5, r5, ror #26
    452c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    4530:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    4534:	732f6564 			; <UNDEFINED> instruction: 0x732f6564
    4538:	2e007379 	mcrcs	3, 0, r7, cr0, cr9, {3}
    453c:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    4540:	36346632 			; <UNDEFINED> instruction: 0x36346632
    4544:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    4548:	636d2f6c 	cmnvs	sp, #108, 30	; 0x1b0
    454c:	6f632f75 	svcvs	0x00632f75
    4550:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
    4554:	682f2e00 	stmdavs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    4558:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
    455c:	5f783634 	svcpl	0x00783634
    4560:	2f6c6464 	svccs	0x006c6464
    4564:	2f75636d 	svccs	0x0075636d
    4568:	49534d43 	ldmdbmi	r3, {r0, r1, r6, r8, sl, fp, lr}^
    456c:	6f432f53 	svcvs	0x00432f53
    4570:	492f6572 	stmdbmi	pc!, {r1, r4, r5, r6, r8, sl, sp, lr}	; <UNPREDICTABLE>
    4574:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    4578:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
    457c:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    4580:	36346632 			; <UNDEFINED> instruction: 0x36346632
    4584:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    4588:	72642f6c 	rsbvc	r2, r4, #108, 30	; 0x1b0
    458c:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    4590:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    4594:	616d0000 	cmnvs	sp, r0
    4598:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
    459c:	00000100 	andeq	r0, r0, r0, lsl #2
    45a0:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
    45a4:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    45a8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    45ac:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    45b0:	00000200 	andeq	r0, r0, r0, lsl #4
    45b4:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    45b8:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    45bc:	00000300 	andeq	r0, r0, r0, lsl #6
    45c0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    45c4:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    45c8:	00000400 	andeq	r0, r0, r0, lsl #8
    45cc:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    45d0:	00682e74 	rsbeq	r2, r8, r4, ror lr
    45d4:	6c000004 	stcvs	0, cr0, [r0], {4}
    45d8:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
    45dc:	00040068 	andeq	r0, r4, r8, rrx
    45e0:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
    45e4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    45e8:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    45ec:	63680000 	cmnvs	r8, #0
    45f0:	635f3233 	cmpvs	pc, #805306371	; 0x30000003
    45f4:	6f6d6d6f 	svcvs	0x006d6d6f
    45f8:	00682e6e 	rsbeq	r2, r8, lr, ror #28
    45fc:	63000005 	movwvs	r0, #5
    4600:	5f65726f 	svcpl	0x0065726f
    4604:	2e346d63 	cdpcs	13, 3, cr6, cr4, cr3, {3}
    4608:	00060068 	andeq	r0, r6, r8, rrx
    460c:	73797300 	cmnvc	r9, #0, 6
    4610:	5f6d6574 	svcpl	0x006d6574
    4614:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
    4618:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
    461c:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
    4620:	63680000 	cmnvs	r8, #0
    4624:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    4628:	675f7836 	smmlarvs	pc, r6, r8, r7	; <UNPREDICTABLE>
    462c:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
    4630:	00070068 	andeq	r0, r7, r8, rrx
    4634:	33636800 	cmncc	r3, #0, 16
    4638:	36346632 			; <UNDEFINED> instruction: 0x36346632
    463c:	74755f78 	ldrbtvc	r5, [r5], #-3960	; 0xfffff088
    4640:	74696c69 	strbtvc	r6, [r9], #-3177	; 0xfffff397
    4644:	00682e79 	rsbeq	r2, r8, r9, ror lr
    4648:	00000007 	andeq	r0, r0, r7
    464c:	05000105 	streq	r0, [r0, #-261]	; 0xfffffefb
    4650:	0036c002 	eorseq	ip, r6, r2
    4654:	00f00300 	rscseq	r0, r0, r0, lsl #6
    4658:	2f050501 	svccs	0x00050501
    465c:	01061505 	tsteq	r6, r5, lsl #10
    4660:	03060505 	movweq	r0, #25861	; 0x6505
    4664:	1313660d 	tstne	r3, #13631488	; 0xd00000
    4668:	5b011103 	blpl	48a7c <__ram_ret_data_start+0x451ec>
    466c:	09055b5b 	stmdbeq	r5, {r0, r1, r3, r4, r6, r8, r9, fp, ip, lr}
    4670:	2f4b6a06 	svccs	0x004b6a06
    4674:	200f0322 	andcs	r0, pc, r2, lsr #6
    4678:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
    467c:	03060104 	movweq	r0, #24836	; 0x6104
    4680:	0905206b 	stmdbeq	r5, {r0, r1, r3, r5, r6, sp}
    4684:	01040200 	mrseq	r0, R12_usr
    4688:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
    468c:	02004b01 	andeq	r4, r0, #1024	; 0x400
    4690:	003d0104 	eorseq	r0, sp, r4, lsl #2
    4694:	4b010402 	blmi	456a4 <__ram_ret_data_start+0x41e14>
    4698:	01040200 	mrseq	r0, R12_usr
    469c:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    46a0:	02004b01 	andeq	r4, r0, #1024	; 0x400
    46a4:	003d0104 	eorseq	r0, sp, r4, lsl #2
    46a8:	59010402 	stmdbpl	r1, {r1, sl}
    46ac:	01040200 	mrseq	r0, R12_usr
    46b0:	0402003e 	streq	r0, [r2], #-62	; 0xffffffc2
    46b4:	02004b01 	andeq	r4, r0, #1024	; 0x400
    46b8:	003d0104 	eorseq	r0, sp, r4, lsl #2
    46bc:	4b010402 	blmi	456cc <__ram_ret_data_start+0x41e3c>
    46c0:	01040200 	mrseq	r0, R12_usr
    46c4:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    46c8:	02004b01 	andeq	r4, r0, #1024	; 0x400
    46cc:	003d0104 	eorseq	r0, sp, r4, lsl #2
    46d0:	59010402 	stmdbpl	r1, {r1, sl}
    46d4:	01040200 	mrseq	r0, R12_usr
    46d8:	0402003e 	streq	r0, [r2], #-62	; 0xffffffc2
    46dc:	02004b01 	andeq	r4, r0, #1024	; 0x400
    46e0:	003d0104 	eorseq	r0, sp, r4, lsl #2
    46e4:	4b010402 	blmi	456f4 <__ram_ret_data_start+0x41e64>
    46e8:	01040200 	mrseq	r0, R12_usr
    46ec:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    46f0:	02004b01 	andeq	r4, r0, #1024	; 0x400
    46f4:	003d0104 	eorseq	r0, sp, r4, lsl #2
    46f8:	59010402 	stmdbpl	r1, {r1, sl}
    46fc:	01040200 	mrseq	r0, R12_usr
    4700:	0402003e 	streq	r0, [r2], #-62	; 0xffffffc2
    4704:	02004b01 	andeq	r4, r0, #1024	; 0x400
    4708:	003d0104 	eorseq	r0, sp, r4, lsl #2
    470c:	4b010402 	blmi	4571c <__ram_ret_data_start+0x41e8c>
    4710:	01040200 	mrseq	r0, R12_usr
    4714:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    4718:	02004b01 	andeq	r4, r0, #1024	; 0x400
    471c:	003d0104 	eorseq	r0, sp, r4, lsl #2
    4720:	59010402 	stmdbpl	r1, {r1, sl}
    4724:	01000702 	tsteq	r0, r2, lsl #14
    4728:	Address 0x0000000000004728 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	6e6c6c70 	mcrvs	12, 3, r6, cr12, cr0, {3}
       4:	6c6c7000 	stclvs	0, cr7, [ip], #-0
       8:	735f0070 	cmpvc	pc, #112	; 0x70
       c:	616e6769 	cmnvs	lr, r9, ror #14
      10:	75625f6c 	strbvc	r5, [r2, #-3948]!	; 0xfffff094
      14:	434d0066 	movtmi	r0, #53350	; 0xd066
      18:	4e45314f 	dvfmism	f3, f5, #10.0
      1c:	53455200 	movtpl	r5, #20992	; 0x5200
      20:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
      24:	00303244 	eorseq	r3, r0, r4, asr #4
      28:	5f637473 	svcpl	0x00637473
      2c:	72737973 	rsbsvc	r7, r3, #1884160	; 0x1cc000
      30:	635f6765 	cmpvs	pc, #26476544	; 0x1940000
      34:	785f756d 	ldmdavc	pc, {r0, r2, r3, r5, r6, r8, sl, ip, sp, lr}^	; <UNPREDICTABLE>
      38:	736c6174 	cmnvc	ip, #116, 2
      3c:	72636474 	rsbvc	r6, r3, #116, 8	; 0x74000000
      40:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
      44:	745f646c 	ldrbvc	r6, [pc], #-1132	; 4c <__Vectors+0x4c>
      48:	5f344d00 	svcpl	0x00344d00
      4c:	52535953 	subspl	r5, r3, #1359872	; 0x14c000
      50:	545f4745 	ldrbpl	r4, [pc], #-1861	; 58 <__Vectors+0x58>
      54:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
      58:	52006665 	andpl	r6, r0, #105906176	; 0x6500000
      5c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      60:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
      64:	57500036 	smmlarpl	r0, r6, r0, r0
      68:	54585f52 	ldrbpl	r5, [r8], #-3922	; 0xfffff0ae
      6c:	32334c41 	eorscc	r4, r3, #16640	; 0x4100
      70:	50005343 	andpl	r5, r0, r3, asr #6
      74:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
      78:	454b5744 	strbmi	r5, [fp, #-1860]	; 0xfffff8bc
      7c:	00665f32 	rsbeq	r5, r6, r2, lsr pc
      80:	5f554d43 	svcpl	0x00554d43
      84:	49524550 	ldmdbmi	r2, {r4, r6, r8, sl, lr}^
      88:	45534b43 	ldrbmi	r4, [r3, #-2883]	; 0xfffff4bd
      8c:	504d004c 	subpl	r0, sp, ip, asr #32
      90:	46524555 			; <UNDEFINED> instruction: 0x46524555
      94:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>
      98:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
      9c:	00745f65 	rsbseq	r5, r4, r5, ror #30
      a0:	61765f5f 	cmnvs	r6, pc, asr pc
      a4:	0065756c 	rsbeq	r7, r5, ip, ror #10
      a8:	66735f5f 	uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>
      ac:	65725f00 	ldrbvs	r5, [r2, #-3840]!	; 0xfffff100
      b0:	5f006461 	svcpl	0x00006461
      b4:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
      b8:	4d430065 	stclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
      bc:	434d5f55 	movtmi	r5, #57173	; 0xdf55
      c0:	4643314f 	strbmi	r3, [r3], -pc, asr #2
      c4:	665f5247 	ldrbvs	r5, [pc], -r7, asr #4
      c8:	73615f00 	cmnvc	r1, #0, 30
      cc:	6d697463 	cfstrdvs	mvd7, [r9, #-396]!	; 0xfffffe74
      d0:	75625f65 	strbvc	r5, [r2, #-3941]!	; 0xfffff09b
      d4:	635f0066 	cmpvs	pc, #102	; 0x66
      d8:	656c7476 	strbvs	r7, [ip, #-1142]!	; 0xfffffb8a
      dc:	5248006e 	subpl	r0, r8, #110	; 0x6e
      e0:	50545343 	subspl	r5, r4, r3, asr #6
      e4:	524f4200 	subpl	r4, pc, #0, 4
      e8:	4d430046 	stclmi	0, cr0, [r3, #-280]	; 0xfffffee8
      ec:	534f5f55 	movtpl	r5, #65365	; 0xff55
      f0:	42545343 	subsmi	r5, r4, #201326593	; 0xc000001
      f4:	665f5253 			; <UNDEFINED> instruction: 0x665f5253
      f8:	4e525400 	cdpmi	4, 5, cr5, cr2, cr0, {0}
      fc:	50445247 	subpl	r5, r4, r7, asr #4
     100:	63747300 	cmnvs	r4, #0, 6
     104:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     108:	5f676572 	svcpl	0x00676572
     10c:	5f756d63 	svcpl	0x00756d63
     110:	6c617478 	cfstrdvs	mvd7, [r1], #-480	; 0xfffffe20
     114:	666e3233 			; <UNDEFINED> instruction: 0x666e3233
     118:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     11c:	5f646c65 	svcpl	0x00646c65
     120:	675f0074 			; <UNDEFINED> instruction: 0x675f0074
     124:	616d6d61 	cmnvs	sp, r1, ror #26
     128:	6769735f 			; <UNDEFINED> instruction: 0x6769735f
     12c:	6d61676e 	stclvs	7, cr6, [r1, #-440]!	; 0xfffffe48
     130:	6e755f00 	cdpvs	15, 7, cr5, cr5, cr0, {0}
     134:	64657375 	strbtvs	r7, [r5], #-885	; 0xfffffc8b
     138:	745f5f00 	ldrbvc	r5, [pc], #-3840	; 140 <__Vectors+0x140>
     13c:	775f006d 	ldrbvc	r0, [pc, -sp, rrx]
     140:	74727363 	ldrbtvc	r7, [r2], #-867	; 0xfffffc9d
     144:	73626d6f 	cmnvc	r2, #7104	; 0x1bc0
     148:	6174735f 	cmnvs	r4, pc, asr r3
     14c:	5f006574 	svcpl	0x00006574
     150:	6675626e 	ldrbtvs	r6, [r5], -lr, ror #4
     154:	745f5f00 	ldrbvc	r5, [pc], #-3840	; 15c <__Vectors+0x15c>
     158:	65735f6d 	ldrbvs	r5, [r3, #-3949]!	; 0xfffff093
     15c:	6c5f0063 	mrrcvs	0, 6, r0, pc, cr3	; <UNPREDICTABLE>
     160:	5f613436 	svcpl	0x00613436
     164:	00667562 	rsbeq	r7, r6, r2, ror #10
     168:	57434d46 	strbpl	r4, [r3, -r6, asr #26]
     16c:	58005052 	stmdapl	r0, {r1, r4, r6, ip, lr}
     170:	534c4154 	movtpl	r4, #49492	; 0xc154
     174:	4d004254 	sfmmi	f4, 4, [r0, #-336]	; 0xfffffeb0
     178:	49544c55 	ldmdbmi	r4, {r0, r2, r4, r6, sl, fp, lr}^
     17c:	50004652 	andpl	r4, r0, r2, asr r6
     180:	00465244 	subeq	r5, r6, r4, asr #4
     184:	6565735f 	strbvs	r7, [r5, #-863]!	; 0xfffffca1
     188:	54580064 	ldrbpl	r0, [r8], #-100	; 0xffffff9c
     18c:	54534c41 	ldrbpl	r4, [r3], #-3137	; 0xfffff3bf
     190:	57500050 			; <UNDEFINED> instruction: 0x57500050
     194:	57505f52 			; <UNDEFINED> instruction: 0x57505f52
     198:	5f334352 	svcpl	0x00334352
     19c:	43480066 	movtmi	r0, #32870	; 0x8066
     1a0:	00534b4c 	subseq	r4, r3, ip, asr #22
     1a4:	534c4c50 	movtpl	r4, #52304	; 0xcc50
     1a8:	53004352 	movwpl	r4, #850	; 0x352
     1ac:	434d4152 	movtmi	r4, #53586	; 0xd152
     1b0:	00505257 	subseq	r5, r0, r7, asr r2
     1b4:	45464b43 	strbmi	r4, [r6, #-2883]	; 0xfffff4bd
     1b8:	53004652 	movwpl	r4, #1618	; 0x652
     1bc:	46524457 			; <UNDEFINED> instruction: 0x46524457
     1c0:	52575000 	subspl	r5, r7, #0
     1c4:	4456505f 	ldrbmi	r5, [r6], #-95	; 0xffffffa1
     1c8:	00525344 	subseq	r5, r2, r4, asr #6
     1cc:	5f554d43 	svcpl	0x00554d43
     1d0:	324f434d 	subcc	r4, pc, #872415233	; 0x34000001
     1d4:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
     1d8:	7300665f 	movwvc	r6, #1631	; 0x65f
     1dc:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
     1e0:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
     1e4:	77705f67 	ldrbvc	r5, [r0, -r7, ror #30]!
     1e8:	77705f72 			; <UNDEFINED> instruction: 0x77705f72
     1ec:	5f726d63 	svcpl	0x00726d63
     1f0:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
     1f4:	00745f64 	rsbseq	r5, r4, r4, ror #30
     1f8:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
     1fc:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     200:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
     204:	6f687300 	svcvs	0x00687300
     208:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     20c:	7300746e 	movwvc	r7, #1134	; 0x46e
     210:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
     214:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
     218:	77705f67 	ldrbvc	r5, [r0, -r7, ror #30]!
     21c:	61725f72 	cmnvs	r2, r2, ror pc
     220:	6d706f6d 	ldclvs	15, cr6, [r0, #-436]!	; 0xfffffe4c
     224:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
     228:	745f646c 	ldrbvc	r6, [pc], #-1132	; 230 <__Vectors+0x230>
     22c:	756d5f00 	strbvc	r5, [sp, #-3840]!	; 0xfffff100
     230:	5500746c 	strpl	r7, [r0, #-1132]	; 0xfffffb94
     234:	534c4c50 	movtpl	r4, #52304	; 0xcc50
     238:	00464254 	subeq	r4, r6, r4, asr r2
     23c:	57324456 			; <UNDEFINED> instruction: 0x57324456
     240:	5600454b 	strpl	r4, [r0], -fp, asr #10
     244:	4b573244 	blmi	15ccb5c <__ram_ret_data_start+0x15c92cc>
     248:	74730046 	ldrbtvc	r0, [r3], #-70	; 0xffffffba
     24c:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     250:	67657273 			; <UNDEFINED> instruction: 0x67657273
     254:	756d635f 	strbvc	r6, [sp, #-863]!	; 0xfffffca1
     258:	63726d5f 	cmnvs	r2, #6080	; 0x17c0
     25c:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
     260:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
     264:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
     268:	43335332 	teqmi	r3, #-939524096	; 0xc8000000
     26c:	4c45534b 	mcrrmi	3, 4, r5, r5, cr11
     270:	635f5f00 	cmpvs	pc, #0, 30
     274:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
     278:	43524300 	cmpmi	r2, #0, 6
     27c:	00505257 	subseq	r5, r0, r7, asr r2
     280:	5f525750 	svcpl	0x00525750
     284:	4b574450 	blmi	15d13cc <__ram_ret_data_start+0x15cdb3c>
     288:	665f5345 	ldrbvs	r5, [pc], -r5, asr #6
     28c:	775f5f00 	ldrbvc	r5, [pc, -r0, lsl #30]
     290:	5f006863 	svcpl	0x00006863
     294:	6e69755f 	mcrvs	5, 3, r7, cr9, cr15, {2}
     298:	745f3874 	ldrbvc	r3, [pc], #-2164	; 2a0 <__Vectors_Size+0x20>
     29c:	69665f00 	stmdbvs	r6!, {r8, r9, sl, fp, ip, lr}^
     2a0:	5f00656c 	svcpl	0x0000656c
     2a4:	655f6e6f 	ldrbvs	r6, [pc, #-3695]	; fffff43d <__data_end_ram_ret__+0xdff0f43d>
     2a8:	5f746978 	svcpl	0x00746978
     2ac:	73677261 	cmnvc	r7, #268435462	; 0x10000006
     2b0:	43545200 	cmpmi	r4, #0, 4
     2b4:	57445250 	smlsldpl	r5, r4, r0, r2
     2b8:	5200454b 	andpl	r4, r0, #314572800	; 0x12c00000
     2bc:	52504354 	subspl	r4, r0, #84, 6	; 0x50000001
     2c0:	464b5744 	strbmi	r5, [fp], -r4, asr #14
     2c4:	53324900 	teqpl	r2, #0, 18
     2c8:	534b4334 	movtpl	r4, #45876	; 0xb334
     2cc:	5f004c45 	svcpl	0x00004c45
     2d0:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
     2d4:	5f003834 	svcpl	0x00003834
     2d8:	6c72626d 	lfmvs	f6, 2, [r2], #-436	; 0xfffffe4c
     2dc:	735f6e65 	cmpvc	pc, #1616	; 0x650
     2e0:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
     2e4:	63747300 	cmnvs	r4, #0, 6
     2e8:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     2ec:	5f676572 	svcpl	0x00676572
     2f0:	5f727770 	svcpl	0x00727770
     2f4:	63727770 	cmnvs	r2, #112, 14	; 0x1c00000
     2f8:	69665f31 	stmdbvs	r6!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     2fc:	5f646c65 	svcpl	0x00646c65
     300:	725f0074 	subsvc	r0, pc, #116	; 0x74
     304:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
     308:	006b5f74 	rsbeq	r5, fp, r4, ror pc
     30c:	616f6c66 	cmnvs	pc, r6, ror #24
     310:	735f0074 	cmpvc	pc, #116	; 0x74
     314:	00657a69 	rsbeq	r7, r5, r9, ror #20
     318:	5f525750 	svcpl	0x00525750
     31c:	43525750 	cmpmi	r2, #80, 14	; 0x1400000
     320:	57500030 	smmlarpl	r0, r0, r0, r0
     324:	57505f52 			; <UNDEFINED> instruction: 0x57505f52
     328:	00314352 	eorseq	r4, r1, r2, asr r3
     32c:	5f525750 	svcpl	0x00525750
     330:	43525750 	cmpmi	r2, #80, 14	; 0x1400000
     334:	57500032 	smmlarpl	r0, r2, r0, r0
     338:	57505f52 			; <UNDEFINED> instruction: 0x57505f52
     33c:	00334352 	eorseq	r4, r3, r2, asr r3
     340:	43535953 	cmpmi	r3, #1359872	; 0x14c000
     344:	00504452 	subseq	r4, r0, r2, asr r4
     348:	54445753 	strbpl	r5, [r4], #-1875	; 0xfffff8ad
     34c:	00504452 	subseq	r4, r0, r2, asr r4
     350:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
     354:	69746c61 	ldmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
     358:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
     35c:	47006675 	smlsdxmi	r0, r5, r6, r6
     360:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
     364:	38203731 	stmdacc	r0!, {r0, r4, r5, r8, r9, sl, ip, sp}
     368:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
     36c:	31303220 	teqcc	r0, r0, lsr #4
     370:	30373039 	eorscc	r3, r7, r9, lsr r0
     374:	72282033 	eorvc	r2, r8, #51	; 0x33
     378:	61656c65 	cmnvs	r5, r5, ror #24
     37c:	20296573 	eorcs	r6, r9, r3, ror r5
     380:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
     384:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
     388:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
     38c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
     390:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     394:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
     398:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
     39c:	2d205d37 	stccs	13, cr5, [r0, #-220]!	; 0xffffff24
     3a0:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
     3a4:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
     3a8:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
     3ac:	692d626d 	pushvs	{r0, r2, r3, r5, r6, r9, sp, lr}
     3b0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     3b4:	6b726f77 	blvs	1c9c198 <__ram_ret_data_start+0x1c98908>
     3b8:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
     3bc:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
     3c0:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
     3c4:	346d2d78 	strbtcc	r2, [sp], #-3448	; 0xfffff288
     3c8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
     3cc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
     3d0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
     3d4:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
     3d8:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
     3dc:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
     3e0:	34767066 	ldrbtcc	r7, [r6], #-102	; 0xffffff9a
     3e4:	2d70732d 	ldclcs	3, cr7, [r0, #-180]!	; 0xffffff4c
     3e8:	20363164 	eorscs	r3, r6, r4, ror #2
     3ec:	696c6d2d 	stmdbvs	ip!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
     3f0:	656c7474 	strbvs	r7, [ip, #-1140]!	; 0xfffffb8c
     3f4:	646e652d 	strbtvs	r6, [lr], #-1325	; 0xfffffad3
     3f8:	206e6169 	rsbcs	r6, lr, r9, ror #2
     3fc:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
     400:	613d6863 	teqvs	sp, r3, ror #16
     404:	37766d72 			; <UNDEFINED> instruction: 0x37766d72
     408:	2b6d2d65 	blcs	1b4b9a4 <__ram_ret_data_start+0x1b48114>
     40c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
     410:	4f2d2067 	svcmi	0x002d2067
     414:	74730031 	ldrbtvc	r0, [r3], #-49	; 0xffffffcf
     418:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     41c:	67657273 			; <UNDEFINED> instruction: 0x67657273
    tmp = M4_SYSREG->CMU_CKSWR_f.CKSW;
     420:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     424:	6476705f 	ldrbtvs	r7, [r6], #-95	; 0xffffffa1
     428:	5f727364 	svcpl	0x00727364
    switch (tmp)
     42c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
     430:	00745f64 	rsbseq	r5, r4, r4, ror #30
     434:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
            SystemCoreClock = HRC_VALUE;
     438:	00465245 	subeq	r5, r6, r5, asr #4
     43c:	5f525750 	svcpl	0x00525750
            SystemCoreClock = MRC_VALUE;
     440:	43445650 	movtmi	r5, #18000	; 0x4650
     444:	50003052 	andpl	r3, r0, r2, asr r0
            SystemCoreClock = LRC_VALUE;
     448:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
     44c:	52434456 	subpl	r4, r3, #1442840576	; 0x56000000
            break;
     450:	74730031 	ldrbtvc	r0, [r3], #-49	; 0xffffffcf
            SystemCoreClock = XTAL_VALUE;
     454:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
            break;
     458:	67657273 			; <UNDEFINED> instruction: 0x67657273
            SystemCoreClock = XTAL32_VALUE;
     45c:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     460:	6476705f 	ldrbtvs	r7, [r6], #-95	; 0xffffffa1
            pllsource = M4_SYSREG->CMU_PLLCFGR_f.PLLSRC;
     464:	5f72636c 	svcpl	0x0072636c
     468:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
            plln = M4_SYSREG->CMU_PLLCFGR_f.MPLLN;
     46c:	00745f64 	rsbseq	r5, r4, r4, ror #30
     470:	52534541 	subspl	r4, r3, #272629760	; 0x10400000
            pllp = M4_SYSREG->CMU_PLLCFGR_f.MPLLP;
     474:	52005044 	andpl	r5, r0, #68	; 0x44
            pllm = M4_SYSREG->CMU_PLLCFGR_f.MPLLM;
     478:	44524354 	ldrbmi	r4, [r2], #-852	; 0xfffffcac
     47c:	74730050 	ldrbtvc	r0, [r3], #-80	; 0xffffffb0
            if (0ul == pllsource)
     480:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     484:	67657273 			; <UNDEFINED> instruction: 0x67657273
                SystemCoreClock = (XTAL_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     488:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     48c:	7764705f 			; <UNDEFINED> instruction: 0x7764705f
     490:	5f30666b 	svcpl	0x0030666b
     494:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
     498:	00745f64 	rsbseq	r5, r4, r4, ror #30
     49c:	5f554d43 	svcpl	0x00554d43
                SystemCoreClock = (HRC_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     4a0:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
     4a4:	665f5243 	ldrbvs	r5, [pc], -r3, asr #4
     4a8:	52575000 	subspl	r5, r7, #0
     4ac:	5744505f 	smlsldpl	r5, r4, pc, r0	; <UNPREDICTABLE>
     4b0:	5f30454b 	svcpl	0x0030454b
}
     4b4:	755f0066 	ldrbvc	r0, [pc, #-102]	; 456 <SystemCoreClockUpdate+0x36>
     4b8:	6573756e 	ldrbvs	r7, [r3, #-1390]!	; 0xfffffa92
     4bc:	61725f64 	cmnvs	r2, r4, ror #30
     4c0:	7300646e 	movwvc	r6, #1134	; 0x46e
     4c4:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
{
     4c8:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
    SystemCoreClockUpdate();
     4cc:	6d635f67 	stclvs	15, cr5, [r3, #-412]!	; 0xfffffe64
{
     4d0:	6c705f75 	ldclvs	15, cr5, [r0], #-468	; 0xfffffe2c
        NVIC_ISER_BAK[u8Cnt] = NVIC->ISER[u8Cnt];
     4d4:	5f72636c 	svcpl	0x0072636c
     4d8:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
     4dc:	00745f64 	rsbseq	r5, r4, r4, ror #30
     4e0:	5f554d43 	svcpl	0x00554d43
     4e4:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
     4e8:	46433233 			; <UNDEFINED> instruction: 0x46433233
     4ec:	665f5247 	ldrbvs	r5, [pc], -r7, asr #4
     4f0:	44565000 	ldrbmi	r5, [r6], #-0
     4f4:	004e4531 	subeq	r4, lr, r1, lsr r5
     4f8:	6474735f 	ldrbtvs	r7, [r4], #-863	; 0xfffffca1
     4fc:	0074756f 	rsbseq	r7, r4, pc, ror #10
     500:	32445650 	subcc	r5, r4, #80, 12	; 0x5000000
  __ASM volatile ("dsb 0xF":::"memory");
     504:	00455249 	subeq	r5, r5, r9, asr #4
  __ASM volatile ("isb 0xF":::"memory");
     508:	43425355 	movtmi	r5, #9045	; 0x2355
    for (u8Cnt = 128u; u8Cnt < 144u; u8Cnt++)
     50c:	5600534b 	strpl	r5, [r0], -fp, asr #6
     510:	4b573144 	blmi	15cca28 <__ram_ret_data_start+0x15c9198>
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     514:	56500045 	ldrbpl	r0, [r0], -r5, asr #32
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     518:	52493244 	subpl	r3, r9, #68, 4	; 0x40000004
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     51c:	56500053 			; <UNDEFINED> instruction: 0x56500053
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     520:	4d433244 	sfmmi	f3, 2, [r3, #-272]	; 0xfffffef0
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     524:	00454f50 	subeq	r4, r5, r0, asr pc
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     528:	53435248 	movtpl	r5, #12872	; 0x3248
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     52c:	00464254 	subeq	r4, r6, r4, asr r2
            switch (stcIntSel->INTSEL)
     530:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     534:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     538:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
     53c:	56524553 			; <UNDEFINED> instruction: 0x56524553
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN4)
     540:	00314445 	eorseq	r4, r1, r5, asr #8
     544:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     548:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
     54c:	61686320 	cmnvs	r8, r0, lsr #6
     550:	45520072 	ldrbmi	r0, [r2, #-114]	; 0xffffff8e
     554:	56524553 			; <UNDEFINED> instruction: 0x56524553
     558:	00334445 	eorseq	r4, r3, r5, asr #8
     55c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
  __ASM volatile ("dsb 0xF":::"memory");
     560:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
  __ASM volatile ("isb 0xF":::"memory");
     564:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
            switch (stcIntSel->INTSEL)
     568:	56524553 			; <UNDEFINED> instruction: 0x56524553
     56c:	00354445 	eorseq	r4, r5, r5, asr #8
     570:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN1)
     574:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     578:	45520036 	ldrbmi	r0, [r2, #-54]	; 0xffffffca
     57c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     580:	00374445 	eorseq	r4, r7, r5, asr #8
     584:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     588:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     58c:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
  __ASM volatile ("dsb 0xF":::"memory");
     590:	56524553 			; <UNDEFINED> instruction: 0x56524553
  __ASM volatile ("isb 0xF":::"memory");
     594:	00394445 	eorseq	r4, r9, r5, asr #8
     598:	5f554d52 	svcpl	0x00554d52
            switch (stcIntSel->INTSEL)
     59c:	46545352 			; <UNDEFINED> instruction: 0x46545352
     5a0:	41480030 	cmpmi	r8, r0, lsr r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN7)
     5a4:	52574853 	subspl	r4, r7, #5439488	; 0x530000
     5a8:	56500050 			; <UNDEFINED> instruction: 0x56500050
     5ac:	464e3244 	strbmi	r3, [lr], -r4, asr #4
     5b0:	00534b43 	subseq	r4, r3, r3, asr #22
     5b4:	736e755f 	cmnvc	lr, #398458880	; 0x17c00000
     5b8:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
     5bc:	64656966 	strbtvs	r6, [r5], #-2406	; 0xfffff69a
  __ASM volatile ("dsb 0xF":::"memory");
     5c0:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
  __ASM volatile ("isb 0xF":::"memory");
     5c4:	5f656c61 	svcpl	0x00656c61
     5c8:	6f666e69 	svcvs	0x00666e69
            switch (stcIntSel->INTSEL)
     5cc:	41545800 	cmpmi	r4, r0, lsl #16
     5d0:	4454534c 	ldrbmi	r5, [r4], #-844	; 0xfffffcb4
     5d4:	00534952 	subseq	r4, r3, r2, asr r9
     5d8:	73626d5f 	cmnvc	r2, #6080	; 0x17c0
     5dc:	776f7472 			; <UNDEFINED> instruction: 0x776f7472
     5e0:	735f7363 	cmpvc	pc, #-1946157055	; 0x8c000001
     5e4:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
     5e8:	65725f00 	ldrbvs	r5, [r2, #-3840]!	; 0xfffff100
     5ec:	00746e65 	rsbseq	r6, r4, r5, ror #28
     5f0:	46525753 			; <UNDEFINED> instruction: 0x46525753
     5f4:	6c675f00 	stclvs	15, cr5, [r7], #-0
     5f8:	6c61626f 	sfmvs	f6, 2, [r1], #-444	; 0xfffffe44
    for (u8Cnt = 0u; u8Cnt < 128u; u8Cnt++)
     5fc:	706d695f 	rsbvc	r6, sp, pc, asr r9
     600:	5f657275 	svcpl	0x00657275
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * u8Cnt));
     604:	00727470 	rsbseq	r7, r2, r0, ror r4
     608:	5f554d43 	svcpl	0x00554d43
        u32WakeupSrc = stcIntSel->INTSEL;
     60c:	5443524d 	strbpl	r5, [r3], #-589	; 0xfffffdb3
     610:	43004d52 	movwmi	r4, #3410	; 0xd52
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     614:	53494453 	movtpl	r4, #37971	; 0x9453
     618:	52575000 	subspl	r5, r7, #0
     61c:	4456505f 	ldrbmi	r5, [r6], #-95	; 0xffffffa1
     620:	5f524346 	svcpl	0x00524346
     624:	45520066 	ldrbmi	r0, [r2, #-102]	; 0xffffff9a
     628:	56524553 			; <UNDEFINED> instruction: 0x56524553
     62c:	00324445 	eorseq	r4, r2, r5, asr #8
     630:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84
     634:	6e696d5f 	mcrvs	13, 3, r6, cr9, cr15, {2}
     638:	52575000 	subspl	r5, r7, #0
     63c:	5744505f 	smlsldpl	r5, r4, pc, r0	; <UNPREDICTABLE>
            switch (stcIntSel->INTSEL)
     640:	5f31454b 	svcpl	0x0031454b
     644:	43500066 	cmpmi	r0, #102	; 0x66
     648:	53304b4c 	teqpl	r0, #76, 22	; 0x13000
     64c:	61725f00 	cmnvs	r2, r0, lsl #30
     650:	6e5f646e 	cdpvs	4, 5, cr6, cr15, cr14, {3}
     654:	00747865 	rsbseq	r7, r4, r5, ror #16
     658:	5f525750 	svcpl	0x00525750
     65c:	504d4152 	subpl	r4, sp, r2, asr r1
     660:	665f3043 	ldrbvs	r3, [pc], -r3, asr #32
     664:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
     668:	57500073 			; <UNDEFINED> instruction: 0x57500073
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN9)
     66c:	5f004e44 	svcpl	0x00004e44
     670:	736f6c63 	cmnvc	pc, #25344	; 0x6300
     674:	4d430065 	stclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
     678:	52485f55 	subpl	r5, r8, #340	; 0x154
     67c:	5f524343 	svcpl	0x00524343
     680:	44440066 	strbmi	r0, [r4], #-102	; 0xffffff9a
     684:	50005341 	andpl	r5, r0, r1, asr #6
     688:	43314456 	teqmi	r1, #1442840576	; 0x56000000
  __ASM volatile ("dsb 0xF":::"memory");
     68c:	454f504d 	strbmi	r5, [pc, #-77]	; 647 <enNvicBackup+0x177>
  __ASM volatile ("isb 0xF":::"memory");
     690:	41545800 	cmpmi	r4, r0, lsl #16
            switch (stcIntSel->INTSEL)
     694:	4454534c 	ldrbmi	r5, [r4], #-844	; 0xfffffcb4
     698:	73004549 	movwvc	r4, #1353	; 0x549
     69c:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
     6a0:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
                    if (Reset == bM4_INTC_WUPEN_RTCALMWUEN)
     6a4:	6d635f67 	stclvs	15, cr5, [r3, #-412]!	; 0xfffffe64
     6a8:	63735f75 	cmnvs	r3, #468	; 0x1d4
     6ac:	5f726766 	svcpl	0x00726766
     6b0:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
     6b4:	00745f64 	rsbseq	r5, r4, r4, ror #30
     6b8:	5f637473 	svcpl	0x00637473
     6bc:	72737973 	rsbsvc	r7, r3, #1884160	; 0x1cc000
     6c0:	635f6765 	cmpvs	pc, #26476544	; 0x1940000
  __ASM volatile ("dsb 0xF":::"memory");
     6c4:	635f756d 	cmpvs	pc, #457179136	; 0x1b400000
  __ASM volatile ("isb 0xF":::"memory");
     6c8:	7277736b 	rsbsvc	r7, r7, #-1409286143	; 0xac000001
            switch (stcIntSel->INTSEL)
     6cc:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
     6d0:	745f646c 	ldrbvc	r6, [pc], #-1132	; 6d8 <enNvicBackup+0x208>
     6d4:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN14)
     6d8:	006e6964 	rsbeq	r6, lr, r4, ror #18
     6dc:	43525046 	cmpmi	r2, #70	; 0x46
     6e0:	50004557 	andpl	r4, r0, r7, asr r5
     6e4:	4e314456 	mrcmi	4, 1, r4, cr1, cr6, {2}
     6e8:	534b4346 	movtpl	r4, #45894	; 0xb346
     6ec:	52575000 	subspl	r5, r7, #0
     6f0:	4456505f 	ldrbmi	r5, [r6], #-95	; 0xffffffa1
  __ASM volatile ("dsb 0xF":::"memory");
     6f4:	00524346 	subseq	r4, r2, r6, asr #6
  __ASM volatile ("isb 0xF":::"memory");
     6f8:	444d4450 	strbmi	r4, [sp], #-1104	; 0xfffffbb0
     6fc:	434d0053 	movtmi	r0, #53331	; 0xd053
            switch (stcIntSel->INTSEL)
     700:	4553324f 	ldrbmi	r3, [r3, #-591]	; 0xfffffdb1
     704:	4d43004c 	stclmi	0, cr0, [r3, #-304]	; 0xfffffed0
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     708:	524c5f55 	subpl	r5, ip, #340	; 0x154
     70c:	4d525443 	cfldrdmi	mvd5, [r2, #-268]	; 0xfffffef4
     710:	52575000 	subspl	r5, r7, #0
     714:	5054535f 	subspl	r5, r4, pc, asr r3
     718:	0052434d 	subseq	r4, r2, sp, asr #6
     71c:	52534b42 	subspl	r4, r3, #67584	; 0x10800
     720:	52574d41 	subspl	r4, r7, #4160	; 0x1040
     724:	4d430050 	stclmi	0, cr0, [r3, #-320]	; 0xfffffec0
  __ASM volatile ("dsb 0xF":::"memory");
     728:	54585f55 	ldrbpl	r5, [r8], #-3925	; 0xfffff0ab
  __ASM volatile ("isb 0xF":::"memory");
     72c:	32334c41 	eorscc	r4, r3, #16640	; 0x4100
                    if (Reset == bM4_INTC_WUPEN_SCIWEN)
     730:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
     734:	6c6c7000 	stclvs	0, cr7, [ip], #-0
     738:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
     73c:	43006563 	movwmi	r6, #1379	; 0x563
     740:	505f554d 	subspl	r5, pc, sp, asr #10
     744:	46434c4c 	strbmi	r4, [r3], -ip, asr #24
     748:	665f5247 	ldrbvs	r5, [pc], -r7, asr #4
     74c:	52575000 	subspl	r5, r7, #0
  __ASM volatile ("dsb 0xF":::"memory");
     750:	4456505f 	ldrbmi	r5, [r6], #-95	; 0xffffffa1
  __ASM volatile ("isb 0xF":::"memory");
     754:	5f52434c 	svcpl	0x0052434c
                    if (Reset == bM4_INTC_WUPEN_TMR0WUEN)
     758:	48560066 	ldmdami	r6, {r1, r2, r5, r6}^
     75c:	44534352 	ldrbmi	r4, [r3], #-850	; 0xfffffcae
     760:	50545300 	subspl	r5, r4, r0, lsl #6
     764:	00534144 	subseq	r4, r3, r4, asr #2
     768:	4b435845 	blmi	10d6884 <__ram_ret_data_start+0x10d2ff4>
     76c:	45520053 	ldrbmi	r0, [r2, #-83]	; 0xffffffad
     770:	4d415254 	sfmmi	f5, 2, [r1, #-336]	; 0xfffffeb0
     774:	58004453 	stmdapl	r0, {r0, r1, r4, r6, sl, lr}
  __ASM volatile ("dsb 0xF":::"memory");
     778:	334c4154 	movtcc	r4, #49492	; 0xc154
  __ASM volatile ("isb 0xF":::"memory");
     77c:	57524532 	smmlarpl	r2, r2, r5, r4
     780:	5800454b 	stmdapl	r0, {r0, r1, r3, r6, r8, sl, lr}
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     784:	334c4154 	movtcc	r4, #49492	; 0xc154
     788:	57524532 	smmlarpl	r2, r2, r5, r4
     78c:	4300464b 	movwmi	r4, #1611	; 0x64b
     790:	0057534b 	subseq	r5, r7, fp, asr #6
     794:	5f637473 	svcpl	0x00637473
     798:	72737973 	rsbsvc	r7, r3, #1884160	; 0x1cc000
     79c:	635f6765 	cmpvs	pc, #26476544	; 0x1940000
     7a0:	6d5f756d 	cfldr64vs	mvdx7, [pc, #-436]	; 5f4 <enNvicBackup+0x124>
  __ASM volatile ("dsb 0xF":::"memory");
     7a4:	63316f63 	teqvs	r1, #396	; 0x18c
  __ASM volatile ("isb 0xF":::"memory");
     7a8:	5f726766 	svcpl	0x00726766
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     7ac:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
     7b0:	00745f64 	rsbseq	r5, r4, r4, ror #30
     7b4:	45324456 	ldrmi	r4, [r2, #-1110]!	; 0xfffffbaa
     7b8:	73005347 	movwvc	r5, #839	; 0x347
     7bc:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
     7c0:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
     7c4:	6d635f67 	stclvs	15, cr5, [r3, #-412]!	; 0xfffffe64
     7c8:	65705f75 	ldrbvs	r5, [r0, #-3957]!	; 0xfffff08b
  __ASM volatile ("dsb 0xF":::"memory");
     7cc:	6b636972 	blvs	18dad9c <__ram_ret_data_start+0x18d750c>
  __ASM volatile ("isb 0xF":::"memory");
     7d0:	5f6c6573 	svcpl	0x006c6573
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     7d4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
     7d8:	00745f64 	rsbseq	r5, r4, r4, ror #30
     7dc:	6f6f635f 	svcvs	0x006f635f
     7e0:	0065696b 	rsbeq	r6, r5, fp, ror #18
     7e4:	5f637473 	svcpl	0x00637473
     7e8:	72737973 	rsbsvc	r7, r3, #1884160	; 0x1cc000
     7ec:	635f6765 	cmpvs	pc, #26476544	; 0x1940000
     7f0:	6c5f756d 	cfldr64vs	mvdx7, [pc], {109}	; 0x6d
  __ASM volatile ("dsb 0xF":::"memory");
     7f4:	72636372 	rsbvc	r6, r3, #-939524095	; 0xc8000001
  __ASM volatile ("isb 0xF":::"memory");
     7f8:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
     7fc:	745f646c 	ldrbvc	r6, [pc], #-1132	; 804 <enNvicBackup+0x334>
     800:	64775f00 	ldrbtvs	r5, [r7], #-3840	; 0xfffff100
     804:	74730073 	ldrbtvc	r0, [r3], #-115	; 0xffffff8d
     808:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     80c:	67657273 			; <UNDEFINED> instruction: 0x67657273
     810:	756d635f 	strbvc	r6, [sp, #-863]!	; 0xfffffca1
     814:	6372685f 	cmnvs	r2, #6225920	; 0x5f0000
     818:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
     81c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
     820:	5200745f 	andpl	r7, r0, #1593835520	; 0x5f000000
     824:	44504d41 	ldrbmi	r4, [r0], #-3393	; 0xfffff2bf
     828:	52003043 	andpl	r3, r0, #67	; 0x43
     82c:	44504d41 	ldrbmi	r4, [r0], #-3393	; 0xfffff2bf
     830:	52003143 	andpl	r3, r0, #-1073741808	; 0xc0000010
     834:	44504d41 	ldrbmi	r4, [r0], #-3393	; 0xfffff2bf
     838:	52003243 	andpl	r3, r0, #805306372	; 0x30000004
     83c:	44504d41 	ldrbmi	r4, [r0], #-3393	; 0xfffff2bf
     840:	52003343 	andpl	r3, r0, #201326593	; 0xc000001
     844:	44504d41 	ldrbmi	r4, [r0], #-3393	; 0xfffff2bf
     848:	5f003443 	svcpl	0x00003443
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     84c:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
     850:	4152006b 	cmpmi	r2, fp, rrx
     854:	4344504d 	movtmi	r5, #16461	; 0x404d
     858:	4d430036 	stclmi	0, cr0, [r3, #-216]	; 0xffffff28
     85c:	4b435f55 	blmi	10d85b8 <__ram_ret_data_start+0x10d4d28>
     860:	5f525753 	svcpl	0x00525753
     864:	41520066 	cmpmi	r2, r6, rrx
     868:	4344504d 	movtmi	r5, #16461	; 0x404d
  __ASM volatile ("dsb 0xF":::"memory");
     86c:	735f0038 	cmpvc	pc, #56	; 0x38
  __ASM volatile ("isb 0xF":::"memory");
     870:	665f6769 	ldrbvs	r6, [pc], -r9, ror #14
     874:	00636e75 	rsbeq	r6, r3, r5, ror lr
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     878:	45314b57 	ldrmi	r4, [r1, #-2903]!	; 0xfffff4a9
     87c:	58005347 	stmdapl	r0, {r0, r1, r2, r6, r8, r9, ip, lr}
     880:	334c4154 	movtcc	r4, #49492	; 0xc154
     884:	56524432 			; <UNDEFINED> instruction: 0x56524432
     888:	63747300 	cmnvs	r4, #0, 6
     88c:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     890:	5f676572 	svcpl	0x00676572
  __ASM volatile ("dsb 0xF":::"memory");
     894:	5f756d63 	svcpl	0x00756d63
  __ASM volatile ("isb 0xF":::"memory");
     898:	6c617478 	cfstrdvs	mvd7, [r1], #-480	; 0xfffffe20
     89c:	66633233 			; <UNDEFINED> instruction: 0x66633233
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN0)
     8a0:	665f7267 	ldrbvs	r7, [pc], -r7, ror #4
     8a4:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
     8a8:	5f00745f 	svcpl	0x0000745f
     8ac:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
     8b0:	5f007465 	svcpl	0x00007465
     8b4:	62747663 	rsbsvs	r7, r4, #103809024	; 0x6300000
     8b8:	57006675 	smlsdxpl	r0, r5, r6, r6
     8bc:	4745334b 	strbmi	r3, [r5, -fp, asr #6]
  __ASM volatile ("dsb 0xF":::"memory");
     8c0:	695f0053 	ldmdbvs	pc, {r0, r1, r4, r6}^	; <UNPREDICTABLE>
  __ASM volatile ("isb 0xF":::"memory");
     8c4:	0073626f 	rsbseq	r6, r3, pc, ror #4
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN2)
     8c8:	4b4c4350 	blmi	1311610 <__ram_ret_data_start+0x130dd80>
     8cc:	4d005332 	stcmi	3, cr5, [r0, #-200]	; 0xffffff38
     8d0:	57505453 			; <UNDEFINED> instruction: 0x57505453
     8d4:	4d005052 	stcmi	0, cr5, [r0, #-328]	; 0xfffffeb8
     8d8:	45324f43 	ldrmi	r4, [r2, #-3907]!	; 0xfffff0bd
     8dc:	7473004e 	ldrbtvc	r0, [r3], #-78	; 0xffffffb2
     8e0:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     8e4:	67657273 			; <UNDEFINED> instruction: 0x67657273
  __ASM volatile ("dsb 0xF":::"memory");
     8e8:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
  __ASM volatile ("isb 0xF":::"memory");
     8ec:	7764705f 			; <UNDEFINED> instruction: 0x7764705f
     8f0:	5f31666b 	svcpl	0x0031666b
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN3)
     8f4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
     8f8:	00745f64 	rsbseq	r5, r4, r4, ror #30
     8fc:	32445650 	subcc	r5, r4, #80, 12	; 0x5000000
     900:	5f004e45 	svcpl	0x00004e45
     904:	00733570 	rsbseq	r3, r3, r0, ror r5
     908:	4c4c5056 	mcrrmi	0, 5, r5, ip, cr6
     90c:	41004453 	tstmi	r0, r3, asr r4
     910:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
  __ASM volatile ("dsb 0xF":::"memory");
     914:	5f5f0045 	svcpl	0x005f0045
  __ASM volatile ("isb 0xF":::"memory");
     918:	64696473 	strbtvs	r6, [r9], #-1139	; 0xfffffb8d
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN5)
     91c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
     920:	6c665f00 	stclvs	15, cr5, [r6], #-0
     924:	32736761 	rsbscc	r6, r3, #25427968	; 0x1840000
     928:	4f434d00 	svcmi	0x00434d00
     92c:	56494432 			; <UNDEFINED> instruction: 0x56494432
     930:	73795300 	cmnvc	r9, #0, 6
     934:	436d6574 	cmnmi	sp, #116, 10	; 0x1d000000
     938:	4365726f 	cmnmi	r5, #-268435450	; 0xf0000006
  __ASM volatile ("dsb 0xF":::"memory");
     93c:	6b636f6c 	blvs	18dc6f4 <__ram_ret_data_start+0x18d8e64>
  __ASM volatile ("isb 0xF":::"memory");
     940:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
     944:	5332495f 	teqpl	r2, #1556480	; 0x17c000
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN6)
     948:	45534b43 	ldrbmi	r4, [r3, #-2883]	; 0xfffff4bd
     94c:	00665f4c 	rsbeq	r5, r6, ip, asr #30
     950:	5f554d43 	svcpl	0x00554d43
     954:	324f434d 	subcc	r4, pc, #872415233	; 0x34000001
     958:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
     95c:	49505400 	ldmdbmi	r0, {sl, ip, lr}^
     960:	4f4b4355 	svcmi	0x004b4355
     964:	4d4e0045 	stclmi	0, cr0, [lr, #-276]	; 0xfffffeec
  __ASM volatile ("dsb 0xF":::"memory");
     968:	454b5749 	strbmi	r5, [fp, #-1865]	; 0xfffff8b7
  __ASM volatile ("isb 0xF":::"memory");
     96c:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN8)
     970:	00464b57 	subeq	r4, r6, r7, asr fp
     974:	55504d44 	ldrbpl	r4, [r0, #-3396]	; 0xfffff2bc
     978:	00505257 	subseq	r5, r0, r7, asr r2
     97c:	4c4c504d 	mcrrmi	0, 4, r5, ip, cr13
     980:	0046464f 	subeq	r4, r6, pc, asr #12
     984:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
     988:	6e496d65 	cdpvs	13, 4, cr6, cr9, cr5, {3}
     98c:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
  __ASM volatile ("dsb 0xF":::"memory");
     990:	44504d41 	ldrbmi	r4, [r0], #-3393	; 0xfffff2bf
  __ASM volatile ("isb 0xF":::"memory");
     994:	50003543 	andpl	r3, r0, r3, asr #10
     998:	4e314456 	mrcmi	4, 1, r4, cr1, cr6, {2}
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN10)
     99c:	53494446 	movtpl	r4, #37958	; 0x9446
     9a0:	4d415200 	sfmmi	f5, 2, [r1, #-0]
     9a4:	37434450 	smlsldcc	r4, r3, r0, r4
     9a8:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
     9ac:	50445243 	subpl	r5, r4, r3, asr #4
     9b0:	52575000 	subspl	r5, r7, #0
     9b4:	4456505f 	ldrbmi	r5, [r6], #-95	; 0xffffffa1
     9b8:	5f305243 	svcpl	0x00305243
  __ASM volatile ("dsb 0xF":::"memory");
     9bc:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
  __ASM volatile ("isb 0xF":::"memory");
     9c0:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN11)
     9c4:	67657273 			; <UNDEFINED> instruction: 0x67657273
     9c8:	75706d5f 	ldrbvc	r6, [r0, #-3423]!	; 0xfffff2a1
     9cc:	7070695f 	rsbsvc	r6, r0, pc, asr r9
     9d0:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     9d4:	5f646c65 	svcpl	0x00646c65
     9d8:	56500074 			; <UNDEFINED> instruction: 0x56500074
     9dc:	564c3144 	strbpl	r3, [ip], -r4, asr #2
     9e0:	5852004c 	ldmdapl	r2, {r2, r3, r6}^
  __ASM volatile ("dsb 0xF":::"memory");
     9e4:	4b573044 	blmi	15ccafc <__ram_ret_data_start+0x15c926c>
  __ASM volatile ("isb 0xF":::"memory");
     9e8:	74730046 	ldrbtvc	r0, [r3], #-70	; 0xffffffba
     9ec:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     9f0:	67657273 			; <UNDEFINED> instruction: 0x67657273
     9f4:	756d635f 	strbvc	r6, [sp, #-863]!	; 0xfffffca1
     9f8:	6c6c705f 	stclvs	0, cr7, [ip], #-380	; 0xfffffe84
     9fc:	72676663 	rsbvc	r6, r7, #103809024	; 0x6300000
     a00:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
     a04:	745f646c 	ldrbvc	r6, [pc], #-1132	; a0c <enNvicBackup+0x53c>
     a08:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
     a0c:	5332495f 	teqpl	r2, #1556480	; 0x17c000
  __ASM volatile ("dsb 0xF":::"memory");
     a10:	45534b43 	ldrbmi	r4, [r3, #-2883]	; 0xfffff4bd
  __ASM volatile ("isb 0xF":::"memory");
     a14:	5458004c 	ldrbpl	r0, [r8], #-76	; 0xffffffb4
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN13)
     a18:	32334c41 	eorscc	r4, r3, #16640	; 0x4100
     a1c:	00505453 	subseq	r5, r0, r3, asr r4
     a20:	6769425f 			; <UNDEFINED> instruction: 0x6769425f
     a24:	00746e69 	rsbseq	r6, r4, r9, ror #28
     a28:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
     a2c:	46425453 			; <UNDEFINED> instruction: 0x46425453
     a30:	52575000 	subspl	r5, r7, #0
     a34:	5257505f 	subspl	r5, r7, #95	; 0x5f
  __ASM volatile ("dsb 0xF":::"memory");
     a38:	665f3043 	ldrbvs	r3, [pc], -r3, asr #32
  __ASM volatile ("isb 0xF":::"memory");
     a3c:	616d5f00 	cmnvs	sp, r0, lsl #30
     a40:	73647778 	cmnvc	r4, #120, 14	; 0x1e00000
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN15)
     a44:	635f5f00 	cmpvs	pc, #0, 30
     a48:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
     a4c:	57007075 	smlsdxpl	r0, r5, r0, r7
     a50:	3030454b 	eorscc	r4, r0, fp, asr #10
     a54:	454b5700 	strbmi	r5, [fp, #-1792]	; 0xfffff900
     a58:	57003130 	smladxpl	r0, r0, r1, r3
     a5c:	3230454b 	eorscc	r4, r0, #314572800	; 0x12c00000
     a60:	454b5700 	strbmi	r5, [fp, #-1792]	; 0xfffff900
  __ASM volatile ("dsb 0xF":::"memory");
     a64:	43003330 	movwmi	r3, #816	; 0x330
  __ASM volatile ("isb 0xF":::"memory");
     a68:	585f554d 	ldmdapl	pc, {r0, r2, r3, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
    en_result_t enRet = Ok;
     a6c:	534c4154 	movtpl	r4, #49492	; 0xc154
}
     a70:	52534454 	subspl	r4, r3, #84, 8	; 0x54000000
    return enRet;
     a74:	52575000 	subspl	r5, r7, #0
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     a78:	4357505f 	cmpmi	r7, #95	; 0x5f
     a7c:	4300524d 	movwmi	r5, #589	; 0x24d
     a80:	4c5f554d 	cfldr64mi	mvdx5, [pc], {77}	; 0x4d
        else if (INT_MAX != stcIntSel->INTSEL)
     a84:	52434352 	subpl	r4, r3, #1207959553	; 0x48000001
     a88:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
     a8c:	4e54524f 	cdpmi	2, 5, cr5, cr4, cr15, {2}
     a90:	44565000 	ldrbmi	r5, [r6], #-0
     a94:	44464e32 	strbmi	r4, [r6], #-3634	; 0xfffff1ce
     a98:	43005349 	movwmi	r5, #841	; 0x349
     a9c:	585f554d 	ldmdapl	pc, {r0, r2, r3, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
     aa0:	534c4154 	movtpl	r4, #49492	; 0xc154
     aa4:	52434454 	subpl	r4, r3, #84, 8	; 0x54000000
     aa8:	755f5f00 	ldrbvc	r5, [pc, #-3840]	; fffffbb0 <__data_end_ram_ret__+0xdff0fbb0>
  __ASM volatile ("dsb 0xF":::"memory");
     aac:	33746e69 	cmncc	r4, #1680	; 0x690
  __ASM volatile ("isb 0xF":::"memory");
     ab0:	00745f32 	rsbseq	r5, r4, r2, lsr pc
     ab4:	656d655f 	strbvs	r6, [sp, #-1375]!	; 0xfffffaa1
     ab8:	6e656772 	mcrvs	7, 3, r6, cr5, cr2, {3}
     abc:	50007963 	andpl	r7, r0, r3, ror #18
     ac0:	46524e49 	ldrbmi	r4, [r2], -r9, asr #28
     ac4:	53324900 	teqpl	r2, #0, 18
     ac8:	534b4332 	movtpl	r4, #45874	; 0xb332
     acc:	6c004c45 	stcvs	12, cr4, [r0], {69}	; 0x45
     ad0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     ad4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     ad8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
     adc:	63747300 	cmnvs	r4, #0, 6
        NVIC->ISER[u8Cnt] = NVIC_ISER_BAK[u8Cnt];
     ae0:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     ae4:	5f676572 	svcpl	0x00676572
     ae8:	5f756d63 	svcpl	0x00756d63
     aec:	75697074 	strbvc	r7, [r9, #-116]!	; 0xffffff8c
     af0:	66636b63 	strbtvs	r6, [r3], -r3, ror #22
     af4:	665f7267 	ldrbvs	r7, [pc], -r7, ror #4
}
     af8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
     afc:	4d00745f 	cfstrsmi	mvf7, [r0, #-380]	; 0xfffffe84
     b00:	54534352 	ldrbpl	r4, [r3], #-850	; 0xfffffcae
{
     b04:	6e5f0050 	mrcvs	0, 2, r0, cr15, cr0, {2}
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b08:	73626f69 	cmnvc	r2, #420	; 0x1a4
     b0c:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
     b10:	4950545f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
     b14:	434b4355 	movtmi	r4, #45909	; 0xb355
     b18:	5f524746 	svcpl	0x00524746
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b1c:	57500066 	ldrbpl	r0, [r0, -r6, rrx]
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b20:	50465f52 	subpl	r5, r6, r2, asr pc
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b24:	665f4352 			; <UNDEFINED> instruction: 0x665f4352
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0)         +   \
     b28:	454b5700 	strbmi	r5, [fp, #-1792]	; 0xfffff900
     b2c:	57003031 	smladxpl	r0, r1, r0, r3
        if (0x1FFu == stcIntSel->INTSEL)
     b30:	3131454b 	teqcc	r1, fp, asr #10
     b34:	454b5700 	strbmi	r5, [fp, #-1792]	; 0xfffff900
     b38:	57003231 	smladxpl	r0, r1, r2, r3
            enRet = ErrorUninitialized;
     b3c:	3331454b 	teqcc	r1, #314572800	; 0x12c00000
}
     b40:	735f5f00 	cmpvc	pc, #0, 30
            stcIntSel->INTSEL = pstcIrqRegiConf->enIntSrc;
     b44:	65756c67 	ldrbvs	r6, [r5, #-3175]!	; 0xfffff399
     b48:	6d6e5f00 	stclvs	15, cr5, [lr, #-0]
            IrqHandler[pstcIrqRegiConf->enIRQn] = pstcIrqRegiConf->pfnCallback;
     b4c:	6f6c6c61 	svcvs	0x006c6c61
     b50:	52540063 	subspl	r0, r4, #99	; 0x63
     b54:	5257474e 	subspl	r4, r7, #20447232	; 0x1380000
    en_result_t enRet = Ok;
     b58:	4d430050 	stclmi	0, cr0, [r3, #-320]	; 0xfffffec0
        enRet = ErrorInvalidParameter;
     b5c:	54585f55 	ldrbpl	r5, [r8], #-3925	; 0xfffff0ab
     b60:	54534c41 	ldrbpl	r4, [r3], #-3137	; 0xfffff3bf
     b64:	5f524344 	svcpl	0x00524344
    if ((enIRQn < Int000_IRQn) || (enIRQn > Int127_IRQn))
     b68:	57500066 	ldrbpl	r0, [r0, -r6, rrx]
     b6c:	56505f52 	usaxpl	r5, r0, r2
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * enIRQn));
     b70:	52434c44 	subpl	r4, r3, #68, 24	; 0x4400
        stcIntSel->INTSEL = 0x1FFu;
     b74:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
     b78:	43534f5f 	cmpmi	r3, #380	; 0x17c
     b7c:	53425453 	movtpl	r5, #9299	; 0x2453
        IrqHandler[enIRQn] = NULL;
     b80:	4f500052 	svcmi	0x00500052
     b84:	43004652 	movwmi	r4, #1618	; 0x652
    en_result_t enRet = Ok;
     b88:	485f554d 	ldmdami	pc, {r0, r2, r3, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
        enRet = ErrorInvalidParameter;
     b8c:	52544352 	subspl	r4, r4, #1207959553	; 0x48000001
}
     b90:	665f004d 	ldrbvs	r0, [pc], -sp, asr #32
     b94:	6c656572 	cfstr64vs	mvdx6, [r5], #-456	; 0xfffffe38
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     b98:	00747369 	rsbseq	r7, r4, r9, ror #6
     b9c:	5f554d43 	svcpl	0x00554d43
    *VSSELx |= (uint32_t)(1ul << (enIntSrc & 0x1Fu));
     ba0:	4343524d 	movtmi	r5, #12877	; 0x324d
     ba4:	00665f52 	rsbeq	r5, r6, r2, asr pc
     ba8:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
     bac:	45445453 	strbmi	r5, [r4, #-1107]	; 0xfffffbad
}
     bb0:	41545800 	cmpmi	r4, r0, lsl #16
     bb4:	4454534c 	ldrbmi	r5, [r4], #-844	; 0xfffffcb4
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     bb8:	675f0046 	ldrbvs	r0, [pc, -r6, asr #32]
     bbc:	0065756c 	rsbeq	r7, r5, ip, ror #10
    *VSSELx &= ~(uint32_t)(1ul << (enIntSrc & 0x1Fu));
     bc0:	5f4d5449 	svcpl	0x004d5449
     bc4:	75427852 	strbvc	r7, [r2, #-2130]	; 0xfffff7ae
     bc8:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     bcc:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
     bd0:	52006e67 	andpl	r6, r0, #1648	; 0x670
}
     bd4:	52455041 	subpl	r5, r5, #65	; 0x41
     bd8:	4d430046 	stclmi	0, cr0, [r3, #-280]	; 0xfffffee8
    if (0ul != (u32WakeupSrc & 0xFD000000ul))
     bdc:	54585f55 	ldrbpl	r5, [r8], #-3925	; 0xfffff0ab
     be0:	32334c41 	eorscc	r4, r3, #16640	; 0x4100
        M4_INTC->WUPEN |= u32WakeupSrc;
     be4:	665f5243 	ldrbvs	r5, [pc], -r3, asr #4
     be8:	454b5700 	strbmi	r5, [fp, #-1792]	; 0xfffff900
    en_result_t enRet = Ok;
     bec:	57003032 	smladxpl	r0, r2, r0, r3
}
     bf0:	3132454b 	teqcc	r2, fp, asr #10
     bf4:	454b5700 	strbmi	r5, [fp, #-1792]	; 0xfffff900
    if (0ul != (u32WakeupSrc & 0xFD000000u))
     bf8:	57003232 	smladxpl	r0, r2, r2, r3
     bfc:	3332454b 	teqcc	r2, #314572800	; 0x12c00000
        M4_INTC->WUPEN &= ~u32WakeupSrc;
     c00:	63747300 	cmnvs	r4, #0, 6
     c04:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    en_result_t enRet = Ok;
     c08:	5f676572 	svcpl	0x00676572
        enRet = ErrorInvalidParameter;
     c0c:	5f727770 	svcpl	0x00727770
}
     c10:	63727770 	cmnvs	r2, #112, 14	; 0x1c00000
    M4_INTC->EVTER |= u32Event;
     c14:	69665f32 	stmdbvs	r6!, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     c18:	5f646c65 	svcpl	0x00646c65
     c1c:	615f0074 	cmpvs	pc, r4, ror r0	; <UNPREDICTABLE>
}
     c20:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
     c24:	54003074 	strpl	r3, [r0], #-116	; 0xffffff8c
    M4_INTC->EVTER &= ~u32Event;
     c28:	43554950 	cmpmi	r5, #80, 18	; 0x140000
     c2c:	4300534b 	movwmi	r5, #843	; 0x34b
     c30:	585f554d 	ldmdapl	pc, {r0, r2, r3, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
     c34:	534c4154 	movtpl	r4, #49492	; 0xc154
}
     c38:	52434254 	subpl	r4, r3, #84, 4	; 0x40000005
     c3c:	63747300 	cmnvs	r4, #0, 6
    M4_INTC->IER |= u32Int;
     c40:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     c44:	5f676572 	svcpl	0x00676572
     c48:	5f756d63 	svcpl	0x00756d63
}
     c4c:	6c6c7075 	stclvs	0, cr7, [ip], #-468	; 0xfffffe2c
     c50:	72676663 	rsbvc	r6, r7, #103809024	; 0x6300000
    M4_INTC->IER &= ~u32Int;
     c54:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
     c58:	745f646c 	ldrbvc	r6, [pc], #-1132	; c60 <enIntDisable+0xc>
     c5c:	6f682f00 	svcvs	0x00682f00
     c60:	772f656d 	strvc	r6, [pc, -sp, ror #10]!
}
     c64:	2f657a75 	svccs	0x00657a75
     c68:	6a6f7250 	bvs	1bdd5b0 <__ram_ret_data_start+0x1bd9d20>
{
     c6c:	2f746365 	svccs	0x00746365
    NMI_IrqHandler();
     c70:	32336368 	eorscc	r6, r3, #104, 6	; 0xa0000001
{
     c74:	78363466 	ldmdavc	r6!, {r1, r2, r5, r6, sl, ip, sp}
    HardFault_IrqHandler();
     c78:	6363675f 	cmnvs	r3, #24903680	; 0x17c0000
{
     c7c:	52575000 	subspl	r5, r7, #0
    MemManage_IrqHandler();
     c80:	5744505f 	smlsldpl	r5, r4, pc, r0	; <UNPREDICTABLE>
{
     c84:	5f30464b 	svcpl	0x0030464b
    BusFault_IrqHandler();
     c88:	5f5f0066 	svcpl	0x005f0066
{
     c8c:	6e6f4c55 	mcrvs	12, 3, r4, cr15, cr5, {2}
    UsageFault_IrqHandler();
     c90:	74730067 	ldrbtvc	r0, [r3], #-103	; 0xffffff99
{
     c94:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    SVC_IrqHandler();
     c98:	67657273 			; <UNDEFINED> instruction: 0x67657273
{
     c9c:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    DebugMon_IrqHandler();
     ca0:	6d61725f 	sfmvs	f7, 2, [r1, #-380]!	; 0xfffffe84
{
     ca4:	5f306370 	svcpl	0x00306370
    PendSV_IrqHandler();
     ca8:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
{
     cac:	00745f64 	rsbseq	r5, r4, r4, ror #30
    SysTick_IrqHandler();
     cb0:	655f685f 	ldrbvs	r6, [pc, #-2143]	; 459 <SystemCoreClockUpdate+0x39>
{
     cb4:	6f6e7272 	svcvs	0x006e7272
    if (NULL != IrqHandler[Int000_IRQn])
     cb8:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
        IrqHandler[Int000_IRQn]();
     cbc:	534b435f 	movtpl	r4, #45919	; 0xb35f
}
     cc0:	43005257 	movwmi	r5, #599	; 0x257
{
     cc4:	585f554d 	ldmdapl	pc, {r0, r2, r3, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
    if (NULL != IrqHandler[Int001_IRQn])
     cc8:	434c4154 	movtmi	r4, #49492	; 0xc154
        IrqHandler[Int001_IRQn]();
     ccc:	4b570052 	blmi	15c0e1c <__ram_ret_data_start+0x15bd58c>
}
     cd0:	00303345 	eorseq	r3, r0, r5, asr #6
{
     cd4:	33454b57 	movtcc	r4, #23383	; 0x5b57
    if (NULL != IrqHandler[Int002_IRQn])
     cd8:	4b570031 	blmi	15c0da4 <__ram_ret_data_start+0x15bd514>
        IrqHandler[Int002_IRQn]();
     cdc:	00323345 	eorseq	r3, r2, r5, asr #6
}
     ce0:	33454b57 	movtcc	r4, #23383	; 0x5b57
{
     ce4:	41520033 	cmpmi	r2, r3, lsr r0
    if (NULL != IrqHandler[Int003_IRQn])
     ce8:	46524345 	ldrbmi	r4, [r2], -r5, asr #6
        IrqHandler[Int003_IRQn]();
     cec:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
}
     cf0:	4c50555f 	cfldr64mi	mvdx5, [r0], {95}	; 0x5f
{
     cf4:	0052434c 	subseq	r4, r2, ip, asr #6
    if (NULL != IrqHandler[Int004_IRQn])
     cf8:	7263775f 	rsbvc	r7, r3, #24903680	; 0x17c0000
        IrqHandler[Int004_IRQn]();
     cfc:	626d6f74 	rsbvs	r6, sp, #116, 30	; 0x1d0
}
     d00:	6174735f 	cmnvs	r4, pc, asr r3
{
     d04:	43006574 	movwmi	r6, #1396	; 0x574
    if (NULL != IrqHandler[Int005_IRQn])
     d08:	4d5f554d 	cfldr64mi	mvdx5, [pc, #-308]	; bdc <enIntWakeupEnable>
        IrqHandler[Int005_IRQn]();
     d0c:	43314f43 	teqmi	r1, #268	; 0x10c
}
     d10:	00524746 	subseq	r4, r2, r6, asr #14
{
     d14:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
    if (NULL != IrqHandler[Int006_IRQn])
     d18:	52445453 	subpl	r5, r4, #1392508928	; 0x53000000
        IrqHandler[Int006_IRQn]();
     d1c:	5f5f0045 	svcpl	0x005f0045
}
     d20:	6d5f6d74 	ldclvs	13, cr6, [pc, #-464]	; b58 <enIrqRegistration+0x54>
{
     d24:	00796164 	rsbseq	r6, r9, r4, ror #2
    if (NULL != IrqHandler[Int007_IRQn])
     d28:	77656e5f 			; <UNDEFINED> instruction: 0x77656e5f
        IrqHandler[Int007_IRQn]();
     d2c:	62755f00 	rsbsvs	r5, r5, #0, 30
}
     d30:	73006675 	movwvc	r6, #1653	; 0x675
{
     d34:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
    if (NULL != IrqHandler[Int008_IRQn])
     d38:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
        IrqHandler[Int008_IRQn]();
     d3c:	77705f67 	ldrbvc	r5, [r0, -r7, ror #30]!
}
     d40:	77705f72 			; <UNDEFINED> instruction: 0x77705f72
{
     d44:	5f336372 	svcpl	0x00336372
    if (NULL != IrqHandler[Int009_IRQn])
     d48:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
        IrqHandler[Int009_IRQn]();
     d4c:	00745f64 	rsbseq	r5, r4, r4, ror #30
}
     d50:	5f637473 	svcpl	0x00637473
{
     d54:	72737973 	rsbsvc	r7, r3, #1884160	; 0x1cc000
    if (NULL != IrqHandler[Int010_IRQn])
     d58:	635f6765 	cmpvs	pc, #26476544	; 0x1940000
        IrqHandler[Int010_IRQn]();
     d5c:	755f756d 	ldrbvc	r7, [pc, #-1389]	; 7f7 <enNvicBackup+0x327>
}
     d60:	636c6c70 	cmnvs	ip, #112, 24	; 0x7000
{
     d64:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    if (NULL != IrqHandler[Int011_IRQn])
     d68:	5f646c65 	svcpl	0x00646c65
        IrqHandler[Int011_IRQn]();
     d6c:	4d460074 	stclmi	0, cr0, [r6, #-464]	; 0xfffffe30
}
     d70:	50445243 	subpl	r5, r4, r3, asr #4
{
     d74:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
    if (NULL != IrqHandler[Int012_IRQn])
     d78:	72726564 	rsbsvc	r6, r2, #100, 10	; 0x19000000
        IrqHandler[Int012_IRQn]();
     d7c:	55504d00 	ldrbpl	r4, [r0, #-3328]	; 0xfffff300
}
     d80:	5050495f 	subspl	r4, r0, pc, asr r9
{
     d84:	00665f52 	rsbeq	r5, r6, r2, asr pc
    if (NULL != IrqHandler[Int013_IRQn])
     d88:	7463775f 	strbtvc	r7, [r3], #-1887	; 0xfffff8a1
        IrqHandler[Int013_IRQn]();
     d8c:	5f626d6f 	svcpl	0x00626d6f
}
     d90:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
{
     d94:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]	; c08 <Heap_Size+0x8>
    if (NULL != IrqHandler[Int014_IRQn])
     d98:	61747362 	cmnvs	r4, r2, ror #6
        IrqHandler[Int014_IRQn]();
     d9c:	56006574 			; <UNDEFINED> instruction: 0x56006574
}
     da0:	4b573144 	blmi	15cd2b8 <__ram_ret_data_start+0x15c9a28>
{
     da4:	4d430046 	stclmi	0, cr0, [r3, #-280]	; 0xfffffee8
    if (NULL != IrqHandler[Int015_IRQn])
     da8:	54585f55 	ldrbpl	r5, [r8], #-3925	; 0xfffff0ab
        IrqHandler[Int015_IRQn]();
     dac:	54534c41 	ldrbpl	r4, [r3], #-3137	; 0xfffff3bf
}
     db0:	5f525344 	svcpl	0x00525344
{
     db4:	50460066 	subpl	r0, r6, r6, rrx
    if (NULL != IrqHandler[Int016_IRQn])
     db8:	30424352 	subcc	r4, r2, r2, asr r3
        IrqHandler[Int016_IRQn]();
     dbc:	52504600 	subspl	r4, r0, #0, 12
}
     dc0:	00314243 	eorseq	r4, r1, r3, asr #4
{
     dc4:	43525046 	cmpmi	r2, #70	; 0x46
    if (NULL != IrqHandler[Int017_IRQn])
     dc8:	46003242 	strmi	r3, [r0], -r2, asr #4
        IrqHandler[Int017_IRQn]();
     dcc:	42435250 	submi	r5, r3, #80, 4
}
     dd0:	665f0033 			; <UNDEFINED> instruction: 0x665f0033
{
     dd4:	7367616c 	cmnvc	r7, #108, 2
    if (NULL != IrqHandler[Int018_IRQn])
     dd8:	41545800 	cmpmi	r4, r0, lsl #16
        IrqHandler[Int018_IRQn]();
     ddc:	00534d4c 	subseq	r4, r3, ip, asr #26
}
     de0:	6574615f 	ldrbvs	r6, [r4, #-351]!	; 0xfffffea1
{
     de4:	00746978 	rsbseq	r6, r4, r8, ror r9
    if (NULL != IrqHandler[Int019_IRQn])
     de8:	4d415253 	sfmmi	f5, 2, [r1, #-332]	; 0xfffffeb4
        IrqHandler[Int019_IRQn]();
     dec:	50445243 	subpl	r5, r4, r3, asr #4
}
     df0:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
{
     df4:	4c50555f 	cfldr64mi	mvdx5, [r0], {95}	; 0x5f
    if (NULL != IrqHandler[Int020_IRQn])
     df8:	4746434c 	strbmi	r4, [r6, -ip, asr #6]
        IrqHandler[Int020_IRQn]();
     dfc:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
}
     e00:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
{
     e04:	67657273 			; <UNDEFINED> instruction: 0x67657273
    if (NULL != IrqHandler[Int021_IRQn])
     e08:	756d725f 	strbvc	r7, [sp, #-607]!	; 0xfffffda1
        IrqHandler[Int021_IRQn]();
     e0c:	7473725f 	ldrbtvc	r7, [r3], #-607	; 0xfffffda1
}
     e10:	665f3066 	ldrbvs	r3, [pc], -r6, rrx
{
     e14:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    if (NULL != IrqHandler[Int022_IRQn])
     e18:	5f00745f 	svcpl	0x0000745f
        IrqHandler[Int022_IRQn]();
     e1c:	6e69755f 	mcrvs	5, 3, r7, cr9, cr15, {2}
}
     e20:	5f363174 	svcpl	0x00363174
{
     e24:	58450074 	stmdapl	r5, {r2, r4, r5, r6}^
    if (NULL != IrqHandler[Int023_IRQn])
     e28:	49434356 	stmdbmi	r3, {r1, r2, r4, r6, r8, r9, lr}^
        IrqHandler[Int023_IRQn]();
     e2c:	004e454e 	subeq	r4, lr, lr, asr #10
}
     e30:	43535953 	cmpmi	r3, #1359872	; 0x14c000
{
     e34:	00505257 	subseq	r5, r0, r7, asr r2
    if (NULL != IrqHandler[Int024_IRQn])
     e38:	45304b57 	ldrmi	r4, [r0, #-2903]!	; 0xfffff4a9
        IrqHandler[Int024_IRQn]();
     e3c:	50005347 	andpl	r5, r0, r7, asr #6
}
     e40:	52314456 	eorspl	r4, r1, #1442840576	; 0x56000000
{
     e44:	5f5f0046 	svcpl	0x005f0046
    if (NULL != IrqHandler[Int025_IRQn])
     e48:	775f6d74 			; <UNDEFINED> instruction: 0x775f6d74
        IrqHandler[Int025_IRQn]();
     e4c:	00796164 	rsbseq	r6, r9, r4, ror #2
}
     e50:	4b575450 	blmi	15d5f98 <__ram_ret_data_start+0x15d2708>
{
     e54:	6c004630 	stcvs	6, cr4, [r0], {48}	; 0x30
    if (NULL != IrqHandler[Int026_IRQn])
     e58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
        IrqHandler[Int026_IRQn]();
     e5c:	62756f64 	rsbsvs	r6, r5, #100, 30	; 0x190
}
     e60:	4300656c 	movwmi	r6, #1388	; 0x56c
{
     e64:	44524352 	ldrbmi	r4, [r2], #-850	; 0xfffffcae
    if (NULL != IrqHandler[Int027_IRQn])
     e68:	5f5f0050 	svcpl	0x005f0050
        IrqHandler[Int027_IRQn]();
     e6c:	795f6d74 	ldmdbvc	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
}
     e70:	00796164 	rsbseq	r6, r9, r4, ror #2
{
     e74:	5f525750 	svcpl	0x00525750
    if (NULL != IrqHandler[Int028_IRQn])
     e78:	43445650 	movtmi	r5, #18000	; 0x4650
        IrqHandler[Int028_IRQn]();
     e7c:	665f3152 			; <UNDEFINED> instruction: 0x665f3152
}
     e80:	44565000 	ldrbmi	r5, [r6], #-0
{
     e84:	494d4e32 	stmdbmi	sp, {r1, r4, r5, r9, sl, fp, lr}^
    if (NULL != IrqHandler[Int029_IRQn])
     e88:	5f5f0053 	svcpl	0x005f0053
        IrqHandler[Int029_IRQn]();
     e8c:	6d5f6d74 	ldclvs	13, cr6, [pc, #-464]	; cc4 <IRQ001_Handler>
}
     e90:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xfffff191
{
     e94:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    if (NULL != IrqHandler[Int030_IRQn])
     e98:	4c505500 	cfldr64mi	mvdx5, [r0], {-0}
        IrqHandler[Int030_IRQn]();
     e9c:	41004e4c 	tstmi	r0, ip, asr #28
}
     ea0:	52575345 	subspl	r5, r7, #335544321	; 0x14000001
{
     ea4:	54520050 	ldrbpl	r0, [r2], #-80	; 0xffffffb0
    if (NULL != IrqHandler[Int031_IRQn])
     ea8:	50525743 	subspl	r5, r2, r3, asr #14
        IrqHandler[Int031_IRQn]();
     eac:	63747300 	cmnvs	r4, #0, 6
}
     eb0:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
{
     eb4:	5f676572 	svcpl	0x00676572
    if (NULL != IrqHandler[Int032_IRQn])
     eb8:	5f727770 	svcpl	0x00727770
     ebc:	66647670 			; <UNDEFINED> instruction: 0x66647670
}
     ec0:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
     ec4:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
{
     ec8:	5600745f 			; <UNDEFINED> instruction: 0x5600745f
    if (NULL != IrqHandler[Int033_IRQn])
     ecc:	53524456 	cmppl	r2, #1442840576	; 0x56000000
     ed0:	735f0044 	cmpvc	pc, #68	; 0x44
}
     ed4:	006b6565 	rsbeq	r6, fp, r5, ror #10
     ed8:	5f525750 	svcpl	0x00525750
{
     edc:	504d4152 	subpl	r4, sp, r2, asr r1
    if (NULL != IrqHandler[Int034_IRQn])
     ee0:	42003043 	andmi	r3, r0, #67	; 0x43
     ee4:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
}
     ee8:	50004552 	andpl	r4, r0, r2, asr r5
     eec:	535f5257 	cmppl	pc, #1879048197	; 0x70000005
{
     ef0:	434d5054 	movtmi	r5, #53332	; 0xd054
    if (NULL != IrqHandler[Int035_IRQn])
     ef4:	00665f52 	rsbeq	r5, r6, r2, asr pc
     ef8:	5f525750 	svcpl	0x00525750
}
     efc:	43525750 	cmpmi	r2, #80, 14	; 0x1400000
     f00:	00665f31 	rsbeq	r5, r6, r1, lsr pc
{
     f04:	6f70665f 	svcvs	0x0070665f
    if (NULL != IrqHandler[Int036_IRQn])
     f08:	00745f73 	rsbseq	r5, r4, r3, ror pc
     f0c:	63775f5f 	cmnvs	r7, #380	; 0x17c
}
     f10:	43006268 	movwmi	r6, #616	; 0x268
     f14:	4d5f554d 	cfldr64mi	mvdx5, [pc, #-308]	; de8 <IRQ019_Handler+0x4>
{
     f18:	52434352 	subpl	r4, r3, #1207959553	; 0x48000001
    if (NULL != IrqHandler[Int037_IRQn])
     f1c:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
     f20:	00534745 	subseq	r4, r3, r5, asr #14
}
     f24:	74626d5f 	strbtvc	r6, [r2], #-3423	; 0xfffff2a1
     f28:	5f63776f 	svcpl	0x0063776f
{
     f2c:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    if (NULL != IrqHandler[Int038_IRQn])
     f30:	4d430065 	stclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
     f34:	52485f55 	subpl	r5, r8, #340	; 0x154
}
     f38:	00524343 	subseq	r4, r2, r3, asr #6
     f3c:	4c4c504d 	mcrrmi	0, 4, r5, ip, cr13
{
     f40:	46425453 			; <UNDEFINED> instruction: 0x46425453
    if (NULL != IrqHandler[Int039_IRQn])
     f44:	63747300 	cmnvs	r4, #0, 6
     f48:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
}
     f4c:	5f676572 	svcpl	0x00676572
     f50:	5f727770 	svcpl	0x00727770
{
     f54:	63727066 	cmnvs	r2, #102	; 0x66
    if (NULL != IrqHandler[Int040_IRQn])
     f58:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
     f5c:	745f646c 	ldrbvc	r6, [pc], #-1132	; f64 <IRQ040_Handler+0x10>
}
     f60:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     f64:	6f6c2067 	svcvs	0x006c2067
{
     f68:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
    if (NULL != IrqHandler[Int041_IRQn])
     f6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     f70:	2064656e 	rsbcs	r6, r4, lr, ror #10
}
     f74:	00746e69 	rsbseq	r6, r4, r9, ror #28
     f78:	5f525750 	svcpl	0x00525750
{
     f7c:	4d435750 	stclmi	7, cr5, [r3, #-320]	; 0xfffffec0
    if (NULL != IrqHandler[Int042_IRQn])
     f80:	00665f52 	rsbeq	r5, r6, r2, asr pc
     f84:	4b575450 	blmi	15d60cc <__ram_ret_data_start+0x15d283c>
}
     f88:	5f004631 	svcpl	0x00004631
     f8c:	5f6f7364 	svcpl	0x006f7364
{
     f90:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
    if (NULL != IrqHandler[Int043_IRQn])
     f94:	7300656c 	movwvc	r6, #1388	; 0x56c
     f98:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
}
     f9c:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
     fa0:	6d635f67 	stclvs	15, cr5, [r3, #-412]!	; 0xfffffe64
{
     fa4:	74785f75 	ldrbtvc	r5, [r8], #-3957	; 0xfffff08b
    if (NULL != IrqHandler[Int044_IRQn])
     fa8:	66636c61 	strbtvs	r6, [r3], -r1, ror #24
     fac:	665f7267 	ldrbvs	r7, [pc], -r7, ror #4
}
     fb0:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
     fb4:	5200745f 	andpl	r7, r0, #1593835520	; 0x5f000000
{
     fb8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    if (NULL != IrqHandler[Int045_IRQn])
     fbc:	31444556 	cmpcc	r4, r6, asr r5
     fc0:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
}
     fc4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     fc8:	31314445 	teqcc	r1, r5, asr #8
{
     fcc:	53455200 	movtpl	r5, #20992	; 0x5200
    if (NULL != IrqHandler[Int046_IRQn])
     fd0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     fd4:	00323144 	eorseq	r3, r2, r4, asr #2
}
     fd8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     fdc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
{
     fe0:	52003331 	andpl	r3, r0, #-1006632960	; 0xc4000000
    if (NULL != IrqHandler[Int047_IRQn])
     fe4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     fe8:	31444556 	cmpcc	r4, r6, asr r5
}
     fec:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
     ff0:	56524553 			; <UNDEFINED> instruction: 0x56524553
{
     ff4:	35314445 	ldrcc	r4, [r1, #-1093]!	; 0xfffffbbb
    if (NULL != IrqHandler[Int048_IRQn])
     ff8:	53455200 	movtpl	r5, #20992	; 0x5200
     ffc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
}
    1000:	00363144 	eorseq	r3, r6, r4, asr #2
    1004:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
{
    1008:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    if (NULL != IrqHandler[Int049_IRQn])
    100c:	50003731 	andpl	r3, r0, r1, lsr r7
    1010:	49314456 	ldmdbmi	r1!, {r1, r2, r4, r6, sl, lr}
}
    1014:	52004552 	andpl	r4, r0, #343932928	; 0x14800000
    1018:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
{
    101c:	31444556 	cmpcc	r4, r6, asr r5
    if (NULL != IrqHandler[Int050_IRQn])
    1020:	74730039 	ldrbtvc	r0, [r3], #-57	; 0xffffffc7
    1024:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
}
    1028:	67657273 			; <UNDEFINED> instruction: 0x67657273
    102c:	756d635f 	strbvc	r6, [sp, #-863]!	; 0xfffffca1
{
    1030:	6174785f 	cmnvs	r4, pc, asr r8
    if (NULL != IrqHandler[Int051_IRQn])
    1034:	6274736c 	rsbsvs	r7, r4, #108, 6	; 0xb0000001
    1038:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
}
    103c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    1040:	5000745f 	andpl	r7, r0, pc, asr r4
{
    1044:	49314456 	ldmdbmi	r1!, {r1, r2, r4, r6, sl, lr}
    if (NULL != IrqHandler[Int052_IRQn])
    1048:	5f005352 	svcpl	0x00005352
    104c:	736b6c62 	cmnvc	fp, #25088	; 0x6200
}
    1050:	00657a69 	rsbeq	r7, r5, r9, ror #20
    1054:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
{
    1058:	4d430065 	stclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
    if (NULL != IrqHandler[Int053_IRQn])
    105c:	4c505f55 	mrrcmi	15, 5, r5, r0, cr5
    1060:	4746434c 	strbmi	r4, [r6, -ip, asr #6]
}
    1064:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1068:	0054574e 	subseq	r5, r4, lr, asr #14
{
    106c:	7274735f 	rsbsvc	r7, r4, #2080374785	; 0x7c000001
    if (NULL != IrqHandler[Int054_IRQn])
    1070:	5f6b6f74 	svcpl	0x006b6f74
    1074:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
}
    1078:	57545000 	ldrbpl	r5, [r4, -r0]
    107c:	0046324b 	subeq	r3, r6, fp, asr #4
{
    1080:	5f554d43 	svcpl	0x00554d43
    if (NULL != IrqHandler[Int055_IRQn])
    1084:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
    1088:	52433233 	subpl	r3, r3, #805306371	; 0x30000003
}
    108c:	626d5f00 	rsbvs	r5, sp, #0, 30
    1090:	776f7472 			; <UNDEFINED> instruction: 0x776f7472
{
    1094:	74735f63 	ldrbtvc	r5, [r3], #-3939	; 0xfffff09d
    if (NULL != IrqHandler[Int056_IRQn])
    1098:	00657461 	rsbeq	r7, r5, r1, ror #8
    109c:	5f554d52 	svcpl	0x00554d52
}
    10a0:	46545352 			; <UNDEFINED> instruction: 0x46545352
    10a4:	00665f30 	rsbeq	r5, r6, r0, lsr pc
{
    10a8:	48534148 	ldmdami	r3, {r3, r6, r8, lr}^
    if (NULL != IrqHandler[Int057_IRQn])
    10ac:	00504452 	subseq	r4, r0, r2, asr r4
    10b0:	6f6c665f 	svcvs	0x006c665f
}
    10b4:	745f6b63 	ldrbvc	r6, [pc], #-2915	; 10bc <IRQ058_Handler>
    10b8:	53455200 	movtpl	r5, #20992	; 0x5200
{
    10bc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    if (NULL != IrqHandler[Int058_IRQn])
    10c0:	00323244 	eorseq	r3, r2, r4, asr #4
    10c4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
}
    10c8:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    10cc:	52003332 	andpl	r3, r0, #-939524096	; 0xc8000000
{
    10d0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    if (NULL != IrqHandler[Int059_IRQn])
    10d4:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    10d8:	5f5f0034 	svcpl	0x005f0034
}
    10dc:	454c4946 	strbmi	r4, [ip, #-2374]	; 0xfffff6ba
    10e0:	53455200 	movtpl	r5, #20992	; 0x5200
{
    10e4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    if (NULL != IrqHandler[Int060_IRQn])
    10e8:	00373244 	eorseq	r3, r7, r4, asr #4
    10ec:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
}
    10f0:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    10f4:	43003832 	movwmi	r3, #2098	; 0x832
{
    10f8:	585f554d 	ldmdapl	pc, {r0, r2, r3, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
    if (NULL != IrqHandler[Int061_IRQn])
    10fc:	334c4154 	movtcc	r4, #49492	; 0xc154
    1100:	52464e32 	subpl	r4, r6, #800	; 0x320
}
    1104:	5f00665f 	svcpl	0x0000665f
    1108:	7473626d 	ldrbtvc	r6, [r3], #-621	; 0xfffffd93
{
    110c:	5f657461 	svcpl	0x00657461
    if (NULL != IrqHandler[Int062_IRQn])
    1110:	4d430074 	stclmi	0, cr0, [r3, #-464]	; 0xfffffe30
    1114:	45505f55 	ldrbmi	r5, [r0, #-3925]	; 0xfffff0ab
}
    1118:	4b434952 	blmi	10d3668 <__ram_ret_data_start+0x10cfdd8>
    111c:	5f4c4553 	svcpl	0x004c4553
{
    1120:	57500066 	ldrbpl	r0, [r0, -r6, rrx]
    if (NULL != IrqHandler[Int063_IRQn])
    1124:	44505f52 	ldrbmi	r5, [r0], #-3922	; 0xfffff0ae
    1128:	30454b57 	subcc	r4, r5, r7, asr fp
}
    112c:	52575000 	subspl	r5, r7, #0
    1130:	5744505f 	smlsldpl	r5, r4, pc, r0	; <UNPREDICTABLE>
{
    1134:	0031454b 	eorseq	r4, r1, fp, asr #10
    if (NULL != IrqHandler[Int064_IRQn])
    1138:	5f525750 	svcpl	0x00525750
    113c:	4b574450 	blmi	15d2284 <__ram_ret_data_start+0x15ce9f4>
}
    1140:	5f003245 	svcpl	0x00003245
    1144:	00383472 	eorseq	r3, r8, r2, ror r4
{
    1148:	746e6977 	strbtvc	r6, [lr], #-2423	; 0xfffff689
    if (NULL != IrqHandler[Int065_IRQn])
    114c:	5200745f 	andpl	r7, r0, #1593835520	; 0x5f000000
    1150:	4c414354 	mcrrmi	3, 5, r4, r1, cr4
}
    1154:	454b574d 	strbmi	r5, [fp, #-1869]	; 0xfffff8b3
    1158:	43545200 	cmpmi	r4, #0, 4
{
    115c:	574d4c41 	strbpl	r4, [sp, -r1, asr #24]
    if (NULL != IrqHandler[Int066_IRQn])
    1160:	4d00464b 	stcmi	6, cr4, [r0, #-300]	; 0xfffffed4
    1164:	44314f43 	ldrtmi	r4, [r1], #-3907	; 0xfffff0bd
}
    1168:	50005649 	andpl	r5, r0, r9, asr #12
    116c:	334b5754 	movtcc	r5, #46932	; 0xb754
{
    1170:	645f0046 	ldrbvs	r0, [pc], #-70	; 1178 <IRQ067_Handler+0x8>
    if (NULL != IrqHandler[Int067_IRQn])
    1174:	00617461 	rsbeq	r7, r1, r1, ror #8
    1178:	5f525750 	svcpl	0x00525750
}
    117c:	4b574450 	blmi	15d22c4 <__ram_ret_data_start+0x15cea34>
    1180:	665f3146 	ldrbvs	r3, [pc], -r6, asr #2
{
    1184:	63747300 	cmnvs	r4, #0, 6
    if (NULL != IrqHandler[Int068_IRQn])
    1188:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    118c:	5f676572 	svcpl	0x00676572
}
    1190:	5f727770 	svcpl	0x00727770
    1194:	63647670 	cmnvs	r4, #112, 12	; 0x7000000
{
    1198:	665f3072 			; <UNDEFINED> instruction: 0x665f3072
    if (NULL != IrqHandler[Int069_IRQn])
    119c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    11a0:	5000745f 	andpl	r7, r0, pc, asr r4
}
    11a4:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
    11a8:	454b5744 	strbmi	r5, [fp, #-1860]	; 0xfffff8bc
{
    11ac:	45520053 	ldrbmi	r0, [r2, #-83]	; 0xffffffad
    if (NULL != IrqHandler[Int070_IRQn])
    11b0:	56524553 			; <UNDEFINED> instruction: 0x56524553
    11b4:	30334445 	eorscc	r4, r3, r5, asr #8
}
    11b8:	682f2e00 	stmdavs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    11bc:	66323363 	ldrtvs	r3, [r2], -r3, ror #6
{
    11c0:	5f783634 	svcpl	0x00783634
    if (NULL != IrqHandler[Int071_IRQn])
    11c4:	2f6c6464 	svccs	0x006c6464
    11c8:	2f75636d 	svccs	0x0075636d
}
    11cc:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
    11d0:	732f6e6f 			; <UNDEFINED> instruction: 0x732f6e6f
{
    11d4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
    if (NULL != IrqHandler[Int072_IRQn])
    11d8:	63685f6d 	cmnvs	r8, #436	; 0x1b4
    11dc:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
}
    11e0:	632e7836 			; <UNDEFINED> instruction: 0x632e7836
    11e4:	52575000 	subspl	r5, r7, #0
{
    11e8:	4456505f 	ldrbmi	r5, [r6], #-95	; 0xffffffa1
    if (NULL != IrqHandler[Int073_IRQn])
    11ec:	5f525344 	svcpl	0x00525344
    11f0:	43500066 	cmpmi	r0, #102	; 0x66
}
    11f4:	53314b4c 	teqpl	r1, #76, 22	; 0x13000
    11f8:	52575000 	subspl	r5, r7, #0
{
    11fc:	5744505f 	smlsldpl	r5, r4, pc, r0	; <UNPREDICTABLE>
    if (NULL != IrqHandler[Int074_IRQn])
    1200:	0030464b 	eorseq	r4, r0, fp, asr #12
    1204:	5f525750 	svcpl	0x00525750
}
    1208:	4b574450 	blmi	15d2350 <__ram_ret_data_start+0x15ceac0>
    120c:	57003146 	strpl	r3, [r0, -r6, asr #2]
{
    1210:	574d544b 	strbpl	r5, [sp, -fp, asr #8]
    if (NULL != IrqHandler[Int075_IRQn])
    1214:	5700454b 	strpl	r4, [r0, -fp, asr #10]
    1218:	574d544b 	strbpl	r5, [sp, -fp, asr #8]
}
    121c:	7300464b 	movwvc	r4, #1611	; 0x64b
    1220:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
{
    1224:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
    if (NULL != IrqHandler[Int076_IRQn])
    1228:	77705f67 	ldrbvc	r5, [r0, -r7, ror #30]!
    122c:	74785f72 	ldrbtvc	r5, [r8], #-3954	; 0xfffff08e
}
    1230:	32336c61 	eorscc	r6, r3, #24832	; 0x6100
    1234:	665f7363 	ldrbvs	r7, [pc], -r3, ror #6
{
    1238:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    if (NULL != IrqHandler[Int077_IRQn])
    123c:	5000745f 	andpl	r7, r0, pc, asr r4
    1240:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
}
    1244:	43494456 	movtmi	r4, #37974	; 0x9456
    1248:	00665f52 	rsbeq	r5, r6, r2, asr pc
{
    124c:	5f637473 	svcpl	0x00637473
    if (NULL != IrqHandler[Int078_IRQn])
    1250:	72737973 	rsbsvc	r7, r3, #1884160	; 0x1cc000
    1254:	635f6765 	cmpvs	pc, #26476544	; 0x1940000
}
    1258:	785f756d 	ldmdavc	pc, {r0, r2, r3, r5, r6, r8, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    125c:	736c6174 	cmnvc	ip, #116, 2
{
    1260:	72736474 	rsbsvc	r6, r3, #116, 8	; 0x74000000
    if (NULL != IrqHandler[Int079_IRQn])
    1264:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    1268:	745f646c 	ldrbvc	r6, [pc], #-1132	; 1270 <IRQ079_Handler+0x10>
}
    126c:	63747300 	cmnvs	r4, #0, 6
    1270:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
{
    1274:	5f676572 	svcpl	0x00676572
    if (NULL != IrqHandler[Int080_IRQn])
    1278:	5f756d63 	svcpl	0x00756d63
    127c:	6c617478 	cfstrdvs	mvd7, [r1], #-480	; 0xfffffe20
}
    1280:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
    1284:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
{
    1288:	7300745f 	movwvc	r7, #1119	; 0x45f
    if (NULL != IrqHandler[Int081_IRQn])
    128c:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
    1290:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
}
    1294:	77705f67 	ldrbvc	r5, [r0, -r7, ror #30]!
    1298:	64705f72 	ldrbtvs	r5, [r0], #-3954	; 0xfffff08e
{
    129c:	31656b77 	smccc	22199	; 0x56b7
    if (NULL != IrqHandler[Int082_IRQn])
    12a0:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    12a4:	745f646c 	ldrbvc	r6, [pc], #-1132	; 12ac <IRQ082_Handler+0x10>
}
    12a8:	63747300 	cmnvs	r4, #0, 6
    12ac:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
{
    12b0:	5f676572 	svcpl	0x00676572
    if (NULL != IrqHandler[Int083_IRQn])
    12b4:	5f756d63 	svcpl	0x00756d63
    12b8:	6c617478 	cfstrdvs	mvd7, [r1], #-480	; 0xfffffe20
}
    12bc:	72633233 	rsbvc	r3, r3, #805306371	; 0x30000003
    12c0:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
{
    12c4:	745f646c 	ldrbvc	r6, [pc], #-1132	; 12cc <IRQ084_Handler+0x8>
    if (NULL != IrqHandler[Int084_IRQn])
    12c8:	53455200 	movtpl	r5, #20992	; 0x5200
    12cc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
}
    12d0:	00303444 	eorseq	r3, r0, r4, asr #8
    12d4:	31445650 	cmpcc	r4, r0, asr r6
{
    12d8:	53494d4e 	movtpl	r4, #40270	; 0x9d4e
    if (NULL != IrqHandler[Int085_IRQn])
    12dc:	53455200 	movtpl	r5, #20992	; 0x5200
    12e0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
}
    12e4:	00323444 	eorseq	r3, r2, r4, asr #8
    12e8:	314f434d 	cmpcc	pc, sp, asr #6
{
    12ec:	004c4553 	subeq	r4, ip, r3, asr r5
    if (NULL != IrqHandler[Int086_IRQn])
    12f0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    12f4:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
}
    12f8:	52003634 	andpl	r3, r0, #52, 12	; 0x3400000
    12fc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
{
    1300:	34444556 	strbcc	r4, [r4], #-1366	; 0xfffffaaa
    if (NULL != IrqHandler[Int087_IRQn])
    1304:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
    1308:	56524553 			; <UNDEFINED> instruction: 0x56524553
}
    130c:	39344445 	ldmdbcc	r4!, {r0, r2, r6, sl, lr}
    1310:	626d5f00 	rsbvs	r5, sp, #0, 30
{
    1314:	5f6e656c 	svcpl	0x006e656c
    if (NULL != IrqHandler[Int088_IRQn])
    1318:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    131c:	74730065 	ldrbtvc	r0, [r3], #-101	; 0xffffff9b
}
    1320:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    1324:	67657273 			; <UNDEFINED> instruction: 0x67657273
{
    1328:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    if (NULL != IrqHandler[Int089_IRQn])
    132c:	7764705f 			; <UNDEFINED> instruction: 0x7764705f
    1330:	5f32656b 	svcpl	0x0032656b
}
    1334:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    1338:	00745f64 	rsbseq	r5, r4, r4, ror #30
{
    133c:	5f525750 	svcpl	0x00525750
    if (NULL != IrqHandler[Int090_IRQn])
    1340:	43525046 	cmpmi	r2, #70	; 0x46
    1344:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
}
    1348:	4154585f 	cmpmi	r4, pc, asr r8
    134c:	4254534c 	subsmi	r5, r4, #76, 6	; 0x30000001
{
    1350:	665f5243 	ldrbvs	r5, [pc], -r3, asr #4
    if (NULL != IrqHandler[Int091_IRQn])
    1354:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
    1358:	4c50555f 	cfldr64mi	mvdx5, [r0], {95}	; 0x5f
}
    135c:	5f52434c 	svcpl	0x0052434c
    1360:	4d430066 	stclmi	0, cr0, [r3, #-408]	; 0xfffffe68
{
    1364:	524c5f55 	subpl	r5, ip, #340	; 0x154
    if (NULL != IrqHandler[Int092_IRQn])
    1368:	00524343 	subseq	r4, r2, r3, asr #6
    136c:	4c4c5055 	mcrrmi	0, 5, r5, ip, cr5
}
    1370:	0046464f 	subeq	r4, r6, pc, asr #12
    1374:	32445650 	subcc	r5, r4, #80, 12	; 0x5000000
{
    1378:	50004652 	andpl	r4, r0, r2, asr r6
    if (NULL != IrqHandler[Int093_IRQn])
    137c:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    1380:	504f4d41 	subpl	r4, pc, r1, asr #26
}
    1384:	00665f4d 	rsbeq	r5, r6, sp, asr #30
    1388:	746e665f 	strbtvc	r6, [lr], #-1631	; 0xfffff9a1
{
    138c:	73657079 	cmnvc	r5, #121	; 0x79
    if (NULL != IrqHandler[Int094_IRQn])
    1390:	53455200 	movtpl	r5, #20992	; 0x5200
    1394:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
}
    1398:	00303544 	eorseq	r3, r0, r4, asr #10
    139c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
{
    13a0:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    if (NULL != IrqHandler[Int095_IRQn])
    13a4:	58003135 	stmdapl	r0, {r0, r2, r4, r5, r8, ip, sp}
    13a8:	334c4154 	movtcc	r4, #49492	; 0xc154
}
    13ac:	00464e32 	subeq	r4, r6, r2, lsr lr
    13b0:	45314456 	ldrmi	r4, [r1, #-1110]!	; 0xfffffbaa
{
    13b4:	5f005347 	svcpl	0x00005347
    if (NULL != IrqHandler[Int096_IRQn])
    13b8:	5f6d745f 	svcpl	0x006d745f
    13bc:	72616579 	rsbvc	r6, r1, #507510784	; 0x1e400000
}
    13c0:	4c435000 	marmi	acc0, r5, r3
    13c4:	0053334b 	subseq	r3, r3, fp, asr #6
{
    13c8:	5f554d43 	svcpl	0x00554d43
    if (NULL != IrqHandler[Int097_IRQn])
    13cc:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
    13d0:	464e3233 			; <UNDEFINED> instruction: 0x464e3233
}
    13d4:	4b420052 	blmi	1081524 <__ram_ret_data_start+0x107dc94>
    13d8:	4d415253 	sfmmi	f5, 2, [r1, #-332]	; 0xfffffeb4
{
    13dc:	00504452 	subseq	r4, r0, r2, asr r4
    if (NULL != IrqHandler[Int098_IRQn])
    13e0:	5f554d43 	svcpl	0x00554d43
    13e4:	47464353 	smlsldmi	r4, r6, r3, r3
}
    13e8:	00665f52 	rsbeq	r5, r6, r2, asr pc
    13ec:	5f637473 	svcpl	0x00637473
{
    13f0:	72737973 	rsbsvc	r7, r3, #1884160	; 0x1cc000
    if (NULL != IrqHandler[Int099_IRQn])
    13f4:	705f6765 	subsvc	r6, pc, r5, ror #14
    13f8:	735f7277 	cmpvc	pc, #1879048199	; 0x70000007
}
    13fc:	636d7074 	cmnvs	sp, #116	; 0x74
    1400:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
{
    1404:	5f646c65 	svcpl	0x00646c65
    if (NULL != IrqHandler[Int100_IRQn])
    1408:	504d0074 	subpl	r0, sp, r4, ror r0
    140c:	50495f55 	subpl	r5, r9, r5, asr pc
}
    1410:	73005250 	movwvc	r5, #592	; 0x250
    1414:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
{
    1418:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
    if (NULL != IrqHandler[Int101_IRQn])
    141c:	6d635f67 	stclvs	15, cr5, [r3, #-412]!	; 0xfffffe64
    1420:	736f5f75 	cmnvc	pc, #468	; 0x1d4
}
    1424:	62747363 	rsbsvs	r7, r4, #-1946157055	; 0x8c000001
    1428:	665f7273 			; <UNDEFINED> instruction: 0x665f7273
{
    142c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    if (NULL != IrqHandler[Int102_IRQn])
    1430:	5f00745f 	svcpl	0x0000745f
    1434:	7366626c 	cmnvc	r6, #108, 4	; 0xc0000006
}
    1438:	00657a69 	rsbeq	r7, r5, r9, ror #20
    143c:	636e695f 	cmnvs	lr, #1556480	; 0x17c000
{
    1440:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
    if (NULL != IrqHandler[Int103_IRQn])
    1444:	57500064 	ldrbpl	r0, [r0, -r4, rrx]
    1448:	57505f52 			; <UNDEFINED> instruction: 0x57505f52
}
    144c:	5f324352 	svcpl	0x00324352
    1450:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
{
    1454:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    if (NULL != IrqHandler[Int104_IRQn])
    1458:	67657273 			; <UNDEFINED> instruction: 0x67657273
    145c:	756d635f 	strbvc	r6, [sp, #-863]!	; 0xfffffca1
}
    1460:	7366755f 	cmnvc	r6, #398458880	; 0x17c00000
    1464:	66636b63 	strbtvs	r6, [r3], -r3, ror #22
{
    1468:	665f7267 	ldrbvs	r7, [pc], -r7, ror #4
    if (NULL != IrqHandler[Int105_IRQn])
    146c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    1470:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
}
    1474:	43315332 	teqmi	r1, #-939524096	; 0xc8000000
    1478:	4c45534b 	mcrrmi	3, 4, r5, r5, cr11
{
    147c:	735f5f00 	cmpvc	pc, #0, 30
    if (NULL != IrqHandler[Int106_IRQn])
    1480:	00667562 	rsbeq	r7, r6, r2, ror #10
    1484:	5f73695f 	svcpl	0x0073695f
}
    1488:	00617863 	rsbeq	r7, r1, r3, ror #16
    148c:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
{
    1490:	00545f4b 	subseq	r5, r4, fp, asr #30
    if (NULL != IrqHandler[Int107_IRQn])
    1494:	45324b57 	ldrmi	r4, [r2, #-2903]!	; 0xfffff4a9
    1498:	50005347 	andpl	r5, r0, r7, asr #6
}
    149c:	344b4c43 	strbcc	r4, [fp], #-3139	; 0xfffff3bd
    14a0:	6e5f0053 	mrcvs	0, 2, r0, cr15, cr3, {2}
{
    14a4:	66747865 	ldrbtvs	r7, [r4], -r5, ror #16
    if (NULL != IrqHandler[Int108_IRQn])
    14a8:	43524c00 	cmpmi	r2, #0, 24
    14ac:	00505453 	subseq	r5, r0, r3, asr r4
}
    14b0:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    14b4:	6f436d65 	svcvs	0x00436d65
{
    14b8:	6c436572 	cfstr64vs	mvdx6, [r3], {114}	; 0x72
    if (NULL != IrqHandler[Int109_IRQn])
    14bc:	556b636f 	strbpl	r6, [fp, #-879]!	; 0xfffffc91
    14c0:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
}
    14c4:	6c5f0065 	mrrcvs	0, 6, r0, pc, cr5	; <UNPREDICTABLE>
    14c8:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
{
    14cc:	504d0065 	subpl	r0, sp, r5, rrx
    if (NULL != IrqHandler[Int110_IRQn])
    14d0:	004d4c4c 	subeq	r4, sp, ip, asr #24
    14d4:	4c4c504d 	mcrrmi	0, 4, r5, ip, cr13
}
    14d8:	504d004e 	subpl	r0, sp, lr, asr #32
    14dc:	00504c4c 	subseq	r4, r0, ip, asr #24
{
    14e0:	4c4c504d 	mcrrmi	0, 4, r5, ip, cr13
    if (NULL != IrqHandler[Int111_IRQn])
    14e4:	504d0051 	subpl	r0, sp, r1, asr r0
    14e8:	00524c4c 	subseq	r4, r2, ip, asr #24
}
    14ec:	5f525750 	svcpl	0x00525750
    14f0:	4f4d4152 	svcmi	0x004d4152
{
    14f4:	43004d50 	movwmi	r4, #3408	; 0xd50
    if (NULL != IrqHandler[Int112_IRQn])
    14f8:	535f554d 	cmppl	pc, #322961408	; 0x13400000
    14fc:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
}
    1500:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    1504:	50525743 	subspl	r5, r2, r3, asr #14
{
    1508:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
    if (NULL != IrqHandler[Int113_IRQn])
    150c:	4c50555f 	cfldr64mi	mvdx5, [r0], {95}	; 0x5f
    1510:	4746434c 	strbmi	r4, [r6, -ip, asr #6]
}
    1514:	00665f52 	rsbeq	r5, r6, r2, asr pc
    1518:	4c4c5055 	mcrrmi	0, 5, r5, ip, cr5
{
    151c:	50550050 	subspl	r0, r5, r0, asr r0
    if (NULL != IrqHandler[Int114_IRQn])
    1520:	00514c4c 	subseq	r4, r1, ip, asr #24
    1524:	4c4c5055 	mcrrmi	0, 5, r5, ip, cr5
}
    1528:	57500052 			; <UNDEFINED> instruction: 0x57500052
    152c:	56505f52 	usaxpl	r5, r0, r2
{
    1530:	52434944 	subpl	r4, r3, #68, 18	; 0x110000
    if (NULL != IrqHandler[Int115_IRQn])
    1534:	44565000 	ldrbmi	r5, [r6], #-0
    1538:	54454431 	strbpl	r4, [r5], #-1073	; 0xfffffbcf
}
    153c:	00474c46 	subeq	r4, r7, r6, asr #24
    1540:	4d534b43 	vldrmi	d20, [r3, #-268]	; 0xfffffef4
{
    1544:	73004352 	movwvc	r4, #850	; 0x352
    if (NULL != IrqHandler[Int116_IRQn])
    1548:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
    154c:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
}
    1550:	77705f67 	ldrbvc	r5, [r0, -r7, ror #30]!
    1554:	76705f72 	uhsub16vc	r5, r0, r2
{
    1558:	72636964 	rsbvc	r6, r3, #100, 18	; 0x190000
    if (NULL != IrqHandler[Int117_IRQn])
    155c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    1560:	745f646c 	ldrbvc	r6, [pc], #-1132	; 1568 <IRQ117_Handler+0x10>
}
    1564:	666f5f00 	strbtvs	r5, [pc], -r0, lsl #30
    1568:	00745f66 	rsbseq	r5, r4, r6, ror #30
{
    156c:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
    if (NULL != IrqHandler[Int118_IRQn])
    1570:	63747300 	cmnvs	r4, #0, 6
    1574:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
}
    1578:	5f676572 	svcpl	0x00676572
    157c:	5f727770 	svcpl	0x00727770
{
    1580:	63727770 	cmnvs	r2, #112, 14	; 0x1c00000
    if (NULL != IrqHandler[Int119_IRQn])
    1584:	69665f30 	stmdbvs	r6!, {r4, r5, r8, r9, sl, fp, ip, lr}^
    1588:	5f646c65 	svcpl	0x00646c65
}
    158c:	4d430074 	stclmi	0, cr0, [r3, #-464]	; 0xfffffe30
    1590:	54585f55 	ldrbpl	r5, [r8], #-3925	; 0xfffff0ab
{
    1594:	46434c41 	strbmi	r4, [r3], -r1, asr #24
    if (NULL != IrqHandler[Int120_IRQn])
    1598:	665f5247 	ldrbvs	r5, [pc], -r7, asr #4
    159c:	6f687300 	svcvs	0x00687300
}
    15a0:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
    15a4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
{
    15a8:	2064656e 	rsbcs	r6, r4, lr, ror #10
    if (NULL != IrqHandler[Int121_IRQn])
    15ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
    15b0:	5054534d 	subspl	r5, r4, sp, asr #6
}
    15b4:	00504452 	subseq	r4, r0, r2, asr r4
    15b8:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84
{
    15bc:	756f685f 	strbvc	r6, [pc, #-2143]!	; d65 <IRQ011_Handler+0x1>
    if (NULL != IrqHandler[Int122_IRQn])
    15c0:	57500072 			; <UNDEFINED> instruction: 0x57500072
    15c4:	444d5f52 	strbmi	r5, [sp], #-3922	; 0xfffff0ae
}
    15c8:	52435753 	subpl	r5, r3, #21757952	; 0x14c0000
    15cc:	735f5f00 	cmpvc	pc, #0, 30
{
    15d0:	454c4946 	strbmi	r4, [ip, #-2374]	; 0xfffff6ba
    if (NULL != IrqHandler[Int123_IRQn])
    15d4:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
    15d8:	5346555f 	movtpl	r5, #25951	; 0x655f
}
    15dc:	46434b43 	strbmi	r4, [r3], -r3, asr #22
    15e0:	665f5247 	ldrbvs	r5, [pc], -r7, asr #4
{
    15e4:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
    if (NULL != IrqHandler[Int124_IRQn])
    15e8:	4950545f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    15ec:	434b4355 	movtmi	r4, #45909	; 0xb355
}
    15f0:	00524746 	subseq	r4, r2, r6, asr #14
    15f4:	46524c43 	ldrbmi	r4, [r2], -r3, asr #24
{
    15f8:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
    if (NULL != IrqHandler[Int125_IRQn])
    15fc:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1600:	665f5243 	ldrbvs	r5, [pc], -r3, asr #4
}
    1604:	63747300 	cmnvs	r4, #0, 6
    1608:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
{
    160c:	5f676572 	svcpl	0x00676572
    if (NULL != IrqHandler[Int126_IRQn])
    1610:	5f756d63 	svcpl	0x00756d63
    1614:	63733269 	cmnvs	r3, #-1879048186	; 0x90000006
}
    1618:	6c65736b 	stclvs	3, cr7, [r5], #-428	; 0xfffffe54
    161c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
{
    1620:	745f646c 	ldrbvc	r6, [pc], #-1132	; 1628 <IRQ127_Handler+0x8>
    if (NULL != IrqHandler[Int127_IRQn])
    1624:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
    1628:	5346555f 	movtpl	r5, #25951	; 0x655f
}
    162c:	46434b43 	strbmi	r4, [r3], -r3, asr #22
    1630:	5f005247 	svcpl	0x00005247
{
    1634:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
    uint32_t VSSEL128 = M4_INTC->VSSEL128;
    1638:	745f3233 	ldrbvc	r3, [pc], #-563	; 1640 <IRQ128_Handler+0xc>
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    163c:	44565000 	ldrbmi	r5, [r6], #-0
    1640:	4c564c32 	mrrcmi	12, 3, r4, r6, cr2
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    1644:	63747300 	cmnvs	r4, #0, 6
    1648:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    164c:	5f676572 	svcpl	0x00676572
    1650:	5f756d63 	svcpl	0x00756d63
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    1654:	326f636d 	rsbcc	r6, pc, #-1275068415	; 0xb4000001
    1658:	72676663 	rsbvc	r6, r7, #103809024	; 0x6300000
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    165c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    1660:	745f646c 	ldrbvc	r6, [pc], #-1132	; 1668 <IRQ128_Handler+0x34>
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    1664:	504d4400 	subpl	r4, sp, r0, lsl #8
    1668:	50445255 	subpl	r5, r4, r5, asr r2
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    166c:	44565000 	ldrbmi	r5, [r6], #-0
    1670:	54454432 	strbpl	r4, [r5], #-1074	; 0xfffffbce
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1674:	00474c46 	subeq	r4, r7, r6, asr #24
    1678:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    167c:	55533233 	ldrbpl	r3, [r3, #-563]	; 0xfffffdcd
    1680:	56524450 			; <UNDEFINED> instruction: 0x56524450
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    1684:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    1688:	73677261 	cmnvc	r7, #268435462	; 0x10000006
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    168c:	54445000 	strbpl	r5, [r4], #-0
    1690:	5f5f0053 	svcpl	0x005f0053
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1694:	695f6d74 	ldmdbvs	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1698:	74736473 	ldrbtvc	r6, [r3], #-1139	; 0xfffffb8d
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    169c:	554d4300 	strbpl	r4, [sp, #-768]	; 0xfffffd00
    16a0:	4154585f 	cmpmi	r4, pc, asr r8
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    16a4:	4746434c 	strbmi	r4, [r6, -ip, asr #6]
    16a8:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    16ac:	79735f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    16b0:	67657273 			; <UNDEFINED> instruction: 0x67657273
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    16b4:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    16b8:	7764705f 			; <UNDEFINED> instruction: 0x7764705f
}
    16bc:	5f30656b 	svcpl	0x0030656b
    if ((Set == bM4_INTC_EIFR_EIFR0) && (VSSEL128 & BIT_MASK_00))
    16c0:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
        Extint00_IrqHandler();
    16c4:	00745f64 	rsbseq	r5, r4, r4, ror #30
    16c8:	5f525750 	svcpl	0x00525750
    if ((Set == bM4_INTC_EIFR_EIFR1) && (VSSEL128 & BIT_MASK_01))
    16cc:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
        Extint01_IrqHandler();
    16d0:	53433233 	movtpl	r3, #12851	; 0x3233
    16d4:	5800665f 	stmdapl	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    if ((Set == bM4_INTC_EIFR_EIFR2) && (VSSEL128 & BIT_MASK_02))
    16d8:	444c4154 	strbmi	r4, [ip], #-340	; 0xfffffeac
        Extint02_IrqHandler();
    16dc:	53005652 	movwpl	r5, #1618	; 0x652
    16e0:	57544457 			; <UNDEFINED> instruction: 0x57544457
    if ((Set == bM4_INTC_EIFR_EIFR3) && (VSSEL128 & BIT_MASK_03))
    16e4:	73005052 	movwvc	r5, #82	; 0x52
        Extint03_IrqHandler();
    16e8:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
    16ec:	65727379 	ldrbvs	r7, [r2, #-889]!	; 0xfffffc87
    if ((Set == bM4_INTC_EIFR_EIFR4) && (VSSEL128 & BIT_MASK_04))
    16f0:	77705f67 	ldrbvc	r5, [r0, -r7, ror #30]!
        Extint04_IrqHandler();
    16f4:	76705f72 	uhsub16vc	r5, r0, r2
    16f8:	31726364 	cmncc	r2, r4, ror #6
    if ((Set == bM4_INTC_EIFR_EIFR5) && (VSSEL128 & BIT_MASK_05))
    16fc:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
        Extint05_IrqHandler();
    1700:	745f646c 	ldrbvc	r6, [pc], #-1132	; 1708 <IRQ128_Handler+0xd4>
    1704:	63747300 	cmnvs	r4, #0, 6
    if ((Set == bM4_INTC_EIFR_EIFR6) && (VSSEL128 & BIT_MASK_06))
    1708:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
        Extint06_IrqHandler();
    170c:	5f676572 	svcpl	0x00676572
    1710:	5f727770 	svcpl	0x00727770
    if ((Set == bM4_INTC_EIFR_EIFR7) && (VSSEL128 & BIT_MASK_07))
    1714:	6b776470 	blvs	1dda8dc <__ram_ret_data_start+0x1dd704c>
        Extint07_IrqHandler();
    1718:	665f7365 	ldrbvs	r7, [pc], -r5, ror #6
    171c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    if ((Set == bM4_INTC_EIFR_EIFR8) && (VSSEL128 & BIT_MASK_08))
    1720:	4300745f 	movwmi	r7, #1119	; 0x45f
        Extint08_IrqHandler();
    1724:	505f554d 	subspl	r5, pc, sp, asr #10
    1728:	52434c4c 	subpl	r4, r3, #76, 24	; 0x4c00
    if ((Set == bM4_INTC_EIFR_EIFR9) && (VSSEL128 & BIT_MASK_09))
    172c:	6c6c7000 	stclvs	0, cr7, [ip], #-0
        Extint09_IrqHandler();
    1730:	7053006d 	subsvc	r0, r3, sp, rrx
    1734:	78543269 	ldmdavc	r4, {r0, r3, r5, r6, r9, ip, sp}^
    if ((Set == bM4_INTC_EIFR_EIFR10) && (VSSEL128 & BIT_MASK_10))
    1738:	74706d45 	ldrbtvc	r6, [r0], #-3397	; 0xfffff2bb
        Extint10_IrqHandler();
    173c:	72495f79 	subvc	r5, r9, #484	; 0x1e4
    1740:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    if ((Set == bM4_INTC_EIFR_EIFR11) && (VSSEL128 & BIT_MASK_11))
    1744:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
        Extint11_IrqHandler();
    1748:	434f5000 	movtmi	r5, #61440	; 0xf000
    174c:	50005552 	andpl	r5, r0, r2, asr r5
    if ((Set == bM4_INTC_EIFR_EIFR12) && (VSSEL128 & BIT_MASK_12))
    1750:	5652434f 	ldrbpl	r4, [r2], -pc, asr #6
        Extint12_IrqHandler();
    1754:	434f5000 	movtmi	r5, #61440	; 0xf000
    1758:	73005752 	movwvc	r5, #1874	; 0x752
    if ((Set == bM4_INTC_EIFR_EIFR13) && (VSSEL128 & BIT_MASK_13))
    175c:	715f6374 	cmpvc	pc, r4, ror r3	; <UNPREDICTABLE>
        Extint13_IrqHandler();
    1760:	5f697073 	svcpl	0x00697073
    1764:	6d6f6364 	stclvs	3, cr6, [pc, #-400]!	; 15dc <IRQ123_Handler+0xc>
    if ((Set == bM4_INTC_EIFR_EIFR14) && (VSSEL128 & BIT_MASK_14))
    1768:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
        Extint14_IrqHandler();
    176c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 1774 <IRQ128_Handler+0x140>
    1770:	494d4d00 	stmdbmi	sp, {r8, sl, fp, lr}^
    if ((Set == bM4_INTC_EIFR_EIFR15) && (VSSEL128 & BIT_MASK_15))
    1774:	45500053 	ldrbmi	r0, [r0, #-83]	; 0xffffffad
        Extint15_IrqHandler();
    1778:	4e48434e 	cdpmi	3, 4, cr4, cr8, cr14, {2}
}
    177c:	544c0047 	strbpl	r0, [ip], #-71	; 0xffffffb9
    1780:	54554f4d 	ldrbpl	r4, [r5], #-3917	; 0xfffff0b3
    1784:	4f475300 	svcmi	0x00475300
    1788:	004b414e 	subeq	r4, fp, lr, asr #2
    178c:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    1790:	5f335a49 	svcpl	0x00335a49
    1794:	48430066 	stmdami	r3, {r1, r2, r5, r6}^
    1798:	5258554d 	subspl	r5, r8, #322961408	; 0x13400000
    179c:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    17a0:	43525750 	cmpmi	r2, #80, 14	; 0x1400000
    17a4:	49004e4f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, sl, fp, lr}
    17a8:	31305152 	teqcc	r0, r2, asr r1
    17ac:	61485f38 	cmpvs	r8, r8, lsr pc
    17b0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    17b4:	43440072 	movtmi	r0, #16498	; 0x4072
    17b8:	48004746 	stmdami	r0, {r1, r2, r6, r8, r9, sl, lr}
    17bc:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    17c0:	00665f33 	rsbeq	r5, r6, r3, lsr pc
{
    17c4:	374c4553 	smlsldcc	r4, ip, r3, r5
    uint32_t VSSEL129 =M4_INTC->VSSEL129;
    17c8:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    if (Reset == bM4_DMA1_INTMASK1_MSKTC0)
    17cc:	5a534750 	bpl	14d3514 <__ram_ret_data_start+0x14cfc84>
    17d0:	43525245 	cmpmi	r2, #1342177284	; 0x50000004
    17d4:	5700524c 	strpl	r5, [r0, -ip, asr #4]
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    17d8:	4e49554b 	cdpmi	5, 4, cr5, cr9, cr11, {2}
    17dc:	48430054 	stmdami	r3, {r2, r4, r6}^
    17e0:	4c544330 	mrrcmi	3, 3, r4, r4, cr0	; <UNPREDICTABLE>
    if (Reset == bM4_DMA1_INTMASK1_MSKTC1)
    17e4:	4300665f 	movwmi	r6, #1631	; 0x65f
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    17e8:	5241504d 	subpl	r5, r1, #77	; 0x4d
    17ec:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    17f0:	30515249 	subscc	r5, r1, r9, asr #4
    if (Reset == bM4_DMA1_INTMASK1_MSKTC2)
    17f4:	485f3337 	ldmdami	pc, {r0, r1, r2, r4, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    17f8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    17fc:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1800:	3031746e 	eorscc	r7, r1, lr, ror #8
    if (Reset == bM4_DMA1_INTMASK1_MSKTC3)
    1804:	52495f39 	subpl	r5, r9, #57, 30	; 0xe4
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    1808:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    180c:	585f544e 	ldmdapl	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    1810:	5f4c4154 	svcpl	0x004c4154
    if (Reset == bM4_DMA2_INTMASK1_MSKTC0)
    1814:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    1818:	54504e00 	ldrbpl	r4, [r0], #-3584	; 0xfffff200
    181c:	00444658 	subeq	r4, r4, r8, asr r6
    1820:	5854504e 	ldmdapl	r4, {r1, r2, r3, r6, ip, lr}^
    if (Reset == bM4_DMA2_INTMASK1_MSKTC1)
    1824:	53004546 	movwpl	r4, #1350	; 0x546
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    1828:	39384c45 	ldmdbcc	r8!, {r0, r2, r6, sl, fp, lr}
    182c:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
    1830:	00524649 	subseq	r4, r2, r9, asr #12
    if (Reset == bM4_DMA2_INTMASK1_MSKTC2)
    1834:	354c4553 	strbcc	r4, [ip, #-1363]	; 0xfffffaad
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    1838:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    183c:	51524945 	cmppl	r2, r5, asr #18
    1840:	5f365243 	svcpl	0x00365243
    if (Reset == bM4_DMA2_INTMASK1_MSKTC3)
    1844:	69540066 	ldmdbvs	r4, {r1, r2, r5, r6}^
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    1848:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    184c:	4d434733 	stclmi	7, cr4, [r3, #-204]	; 0xffffff34
    1850:	495f4856 	ldmdbmi	pc, {r1, r2, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC0)
    1854:	61487172 	hvcvs	34578	; 0x8712
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    1858:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    185c:	48430072 	stmdami	r3, {r1, r4, r5, r6}^
    1860:	44004e45 	strmi	r4, [r0], #-3653	; 0xfffff1bb
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC1)
    1864:	544e4941 	strbpl	r4, [lr], #-2369	; 0xfffff6bf
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    1868:	004b534d 	subeq	r5, fp, sp, asr #6
    186c:	48434348 	stmdami	r3, {r3, r6, r8, r9, lr}^
    1870:	5f345241 	svcpl	0x00345241
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC2)
    1874:	52420066 	subpl	r0, r2, #102	; 0x66
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1878:	004e4552 	subeq	r4, lr, r2, asr r5
    187c:	55434d41 	strbpl	r4, [r3, #-3393]	; 0xfffff2bf
    1880:	54440048 	strbpl	r0, [r4], #-72	; 0xffffffb8
    if (Reset == bM4_DMA1_INTMASK1_MSKBTC3)
    1884:	5f524255 	svcpl	0x00524255
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1888:	4d410066 	stclmi	0, cr0, [r1, #-408]	; 0xfffffe68
    188c:	004c5543 	subeq	r5, ip, r3, asr #10
    1890:	48434348 	stmdami	r3, {r3, r6, r8, r9, lr}^
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC0)
    1894:	5f395241 	svcpl	0x00395241
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1898:	50480066 	subpl	r0, r8, r6, rrx
    189c:	53465854 	movtpl	r5, #26708	; 0x6854
    18a0:	665f5a49 	ldrbvs	r5, [pc], -r9, asr #20
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC1)
    18a4:	4d434f00 	stclmi	15, cr4, [r3, #-0]
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    18a8:	5f4c5752 	svcpl	0x004c5752
    18ac:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    18b0:	32495f54 	subcc	r5, r9, #84, 30	; 0x150
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC2)
    18b4:	545f3343 	ldrbpl	r3, [pc], #-835	; 18bc <IRQ129_Handler+0xf8>
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    18b8:	4d004945 	vstrmi.16	s8, [r0, #-138]	; 0xffffff76	; <UNPREDICTABLE>
    18bc:	54444e4f 	strbpl	r4, [r4], #-3663	; 0xfffff1b1
    18c0:	304c5443 	subcc	r5, ip, r3, asr #8
    if (Reset == bM4_DMA2_INTMASK1_MSKBTC3)
    18c4:	5300665f 	movwpl	r6, #1631	; 0x65f
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    18c8:	55525343 	ldrbpl	r5, [r2, #-835]	; 0xfffffcbd
    18cc:	52490048 	subpl	r0, r9, #72	; 0x48
    18d0:	39313151 	ldmdbcc	r1!, {r0, r4, r6, r8, ip, sp}
    u32Tmp1 = M4_DMA1->INTSTAT0;
    18d4:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_16))
    18d8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    18dc:	53435300 	movtpl	r5, #13056	; 0x3300
    18e0:	004c5552 	subeq	r5, ip, r2, asr r5
    u32Tmp1 = M4_DMA2->INTSTAT0;
    18e4:	5f524c43 	svcpl	0x00524c43
    u32Tmp2 = M4_DMA2->INTMASK0;
    18e8:	00315447 	eorseq	r5, r1, r7, asr #8
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_17))
    18ec:	5f524c43 	svcpl	0x00524c43
    18f0:	00325447 	eorseq	r5, r2, r7, asr #8
    18f4:	334c4553 	movtcc	r4, #50515	; 0xc553
    if ((M4_EFM->FSR & 0x0Fu) && (VSSEL129 & BIT_MASK_18))
    18f8:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    18fc:	56434d41 	strbpl	r4, [r3], -r1, asr #26
    1900:	4d410048 	stclmi	0, cr0, [r1, #-288]	; 0xfffffee0
    1904:	004c5643 	subeq	r5, ip, r3, asr #12
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1908:	51524945 	cmppl	r2, r5, asr #18
    190c:	32315243 	eorscc	r5, r1, #805306372	; 0x30000004
    1910:	4800665f 	stmdami	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    if ((Set == bM4_EFM_FSR_OPTEND) && (VSSEL129 & BIT_MASK_20))
    1914:	52524c43 	subspl	r4, r2, #17152	; 0x4300
    1918:	4300665f 	movwmi	r6, #1631	; 0x65f
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    191c:	00524353 	subseq	r4, r2, r3, asr r3
    1920:	5f637473 	svcpl	0x00637473
    1924:	6f696473 	svcvs	0x00696473
    1928:	73705f63 	cmnvc	r0, #396	; 0x18c
    u32Tmp1 = M4_DCU1->INTSEL;
    192c:	5f746174 	svcpl	0x00746174
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_23))
    1930:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    1934:	00745f64 	rsbseq	r5, r4, r4, ror #30
    1938:	5f637473 	svcpl	0x00637473
    u32Tmp1 = M4_DCU2->INTSEL;
    193c:	36726d74 			; <UNDEFINED> instruction: 0x36726d74
    u32Tmp2 = M4_DCU2->FLAG;
    1940:	7063685f 	rsbvc	r6, r3, pc, asr r8
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_24))
    1944:	665f7261 	ldrbvs	r7, [pc], -r1, ror #4
    1948:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    194c:	4100745f 	tstmi	r0, pc, asr r4
    u32Tmp1 = M4_DCU3->INTSEL;
    1950:	52434457 	subpl	r4, r3, #1459617792	; 0x57000000
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_25))
    1954:	5300665f 	movwpl	r6, #1631	; 0x65f
    1958:	56525343 	ldrbpl	r5, [r2], -r3, asr #6
    195c:	6954004c 	ldmdbvs	r4, {r2, r3, r6}^
    u32Tmp1 = M4_DCU4->INTSEL;
    1960:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    u32Tmp2 = M4_DCU4->FLAG;
    1964:	44554731 	ldrbmi	r4, [r5], #-1841	; 0xfffff8cf
    if ((u32Tmp1 & u32Tmp2) && (VSSEL129 & BIT_MASK_26))
    1968:	7172495f 	cmnvc	r2, pc, asr r9
    196c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    1970:	0072656c 	rsbseq	r6, r2, ip, ror #10
        if ((Set == bM4_DMA1_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_00))
    1974:	57434d41 	strbpl	r4, [r3, -r1, asr #26]
    1978:	4d410048 	stclmi	0, cr0, [r1, #-288]	; 0xfffffee0
            Dma1Tc0_IrqHandler();
    197c:	004c5743 	subeq	r5, ip, r3, asr #14
    1980:	46464f53 			; <UNDEFINED> instruction: 0x46464f53
        if ((Set == bM4_DMA1_INTSTAT1_TC1)  && (VSSEL129 & BIT_MASK_01))
    1984:	00544553 	subseq	r4, r4, r3, asr r5
    1988:	344c4553 	strbcc	r4, [ip], #-1363	; 0xfffffaad
            Dma1Tc1_IrqHandler();
    198c:	00665f37 	rsbeq	r5, r6, r7, lsr pc
        if ((Set == bM4_DMA1_INTSTAT1_TC2)  && (VSSEL129 & BIT_MASK_02))
    1990:	314c4553 	cmpcc	ip, r3, asr r5
    1994:	00665f30 	rsbeq	r5, r6, r0, lsr pc
            Dma1Tc2_IrqHandler();
    1998:	5f464d4d 	svcpl	0x00464d4d
    199c:	434d4552 	movtmi	r4, #54610	; 0xd552
        if ((Set == bM4_DMA1_INTSTAT1_TC3)  && (VSSEL129 & BIT_MASK_03))
    19a0:	665f3052 			; <UNDEFINED> instruction: 0x665f3052
    19a4:	59485000 	stmdbpl	r8, {ip, lr}^
            Dma1Tc3_IrqHandler();
    19a8:	004c4553 	subeq	r4, ip, r3, asr r5
        if ((Set == bM4_DMA2_INTSTAT1_TC0) && (VSSEL129 & BIT_MASK_04))
    19ac:	30515249 	subscc	r5, r1, r9, asr #4
    19b0:	485f3534 	ldmdami	pc, {r2, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>
            Dma2Tc0_IrqHandler();
    19b4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    19b8:	53007265 	movwpl	r7, #613	; 0x265
        if ((Set == bM4_DMA2_INTSTAT1_TC1) && (VSSEL129 & BIT_MASK_05))
    19bc:	5f31524c 	svcpl	0x0031524c
    19c0:	78450066 	stmdavc	r5, {r1, r2, r5, r6}^
            Dma2Tc1_IrqHandler();
    19c4:	746e6974 	strbtvc	r6, [lr], #-2420	; 0xfffff68c
        if ((Set == bM4_DMA2_INTSTAT1_TC2) && (VSSEL129 & BIT_MASK_06))
    19c8:	495f3530 	ldmdbmi	pc, {r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    19cc:	61487172 	hvcvs	34578	; 0x8712
            Dma2Tc2_IrqHandler();
    19d0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    19d4:	73550072 	cmpvc	r5, #114	; 0x72
        if ((Set == bM4_DMA2_INTSTAT1_TC3) && (VSSEL129 & BIT_MASK_07))
    19d8:	31747261 	cmncc	r4, r1, ror #4
    19dc:	4f547852 	svcmi	0x00547852
            Dma2Tc3_IrqHandler();
    19e0:	7172495f 	cmnvc	r2, pc, asr r9
        if ((Set == bM4_DMA1_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_08))
    19e4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    19e8:	0072656c 	rsbseq	r6, r2, ip, ror #10
            Dma1Btc0_IrqHandler();
    19ec:	52534353 	subspl	r4, r3, #1275068417	; 0x4c000001
    19f0:	58004857 	stmdapl	r0, {r0, r1, r2, r4, r6, fp, lr}
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_09))
    19f4:	4d435246 	sfmmi	f5, 2, [r3, #-280]	; 0xfffffee8
    19f8:	53435300 	movtpl	r5, #13056	; 0x3300
            Dma1Btc1_IrqHandler();
    19fc:	004c5752 	subeq	r5, ip, r2, asr r7
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_10))
    1a00:	4d484843 	stclmi	8, cr4, [r8, #-268]	; 0xfffffef4
    1a04:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
            Dma1Btc2_IrqHandler();
    1a08:	4d45525f 	sfmmi	f5, 2, [r5, #-380]	; 0xfffffe84
    1a0c:	5f315243 	svcpl	0x00315243
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_11))
    1a10:	434f0066 	movtmi	r0, #61542	; 0xf066
    1a14:	4c435546 	cfstr64mi	mvdx5, [r3], {70}	; 0x46
            Dma1Btc3_IrqHandler();
    1a18:	49004c55 	stmdbmi	r0, {r0, r2, r4, r6, sl, fp, lr}
        if ((Set == bM4_DMA2_INTSTAT1_BTC0) && (VSSEL129 & BIT_MASK_12))
    1a1c:	545f544e 	ldrbpl	r5, [pc], #-1102	; 1a24 <IRQ129_Handler+0x260>
    1a20:	3441524d 	strbcc	r5, [r1], #-589	; 0xfffffdb3
            Dma2Btc0_IrqHandler();
    1a24:	504d435f 	subpl	r4, sp, pc, asr r3
    1a28:	554f4600 	strbpl	r4, [pc, #-1536]	; 1430 <IRQ102_Handler+0x4>
        if ((Set == bM4_DMA1_INTSTAT1_BTC1) && (VSSEL129 & BIT_MASK_13))
    1a2c:	49425f52 	stmdbmi	r2, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
    1a30:	45530043 	ldrbmi	r0, [r3, #-67]	; 0xffffffbd
            Dma2Btc1_IrqHandler();
    1a34:	5f36324c 	svcpl	0x0036324c
        if ((Set == bM4_DMA1_INTSTAT1_BTC2) && (VSSEL129 & BIT_MASK_14))
    1a38:	52490066 	subpl	r0, r9, #102	; 0x66
    1a3c:	37313051 			; <UNDEFINED> instruction: 0x37313051
            Dma2Btc2_IrqHandler();
    1a40:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    1a44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
        if ((Set == bM4_DMA1_INTSTAT1_BTC3) && (VSSEL129 & BIT_MASK_15))
    1a48:	51524900 	cmppl	r2, r0, lsl #18
    1a4c:	79545f6e 	ldmdbvc	r4, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
            Dma2Btc3_IrqHandler();
    1a50:	4f006570 	svcmi	0x00006570
        Dma1Err_IrqHandler();
    1a54:	57524d43 	ldrbpl	r4, [r2, -r3, asr #26]
    1a58:	00665f48 	rsbeq	r5, r6, r8, asr #30
        Dma2Err_IrqHandler();
    1a5c:	30515249 	subscc	r5, r1, r9, asr #4
        EfmPgmEraseErr_IrqHandler();
    1a60:	485f3032 	ldmdami	pc, {r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    1a64:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1a68:	73007265 	movwvc	r7, #613	; 0x265
    1a6c:	645f6374 	ldrbvs	r6, [pc], #-884	; 1a74 <IRQ129_Handler+0x2b0>
    1a70:	645f616d 	ldrbvs	r6, [pc], #-365	; 1a78 <IRQ129_Handler+0x2b4>
    1a74:	7165736e 	cmnvc	r5, lr, ror #6
    1a78:	5f6c7463 	svcpl	0x006c7463
    1a7c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    1a80:	00745f64 	rsbseq	r5, r4, r4, ror #30
    1a84:	53444943 	movtpl	r4, #18755	; 0x4943
    1a88:	00474843 	subeq	r4, r7, r3, asr #16
    1a8c:	67617355 			; <UNDEFINED> instruction: 0x67617355
    1a90:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
    1a94:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    1a98:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1a9c:	53007265 	movwpl	r7, #613	; 0x265
    1aa0:	45316970 	ldrmi	r6, [r1, #-2416]!	; 0xfffff690
    1aa4:	495f7272 	ldmdbmi	pc, {r1, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    1aa8:	61487172 	hvcvs	34578	; 0x8712
    1aac:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1ab0:	48430072 	stmdami	r3, {r1, r4, r5, r6}^
    1ab4:	524c4553 	subpl	r4, ip, #348127232	; 0x14c00000
    1ab8:	43003041 	movwmi	r3, #65	; 0x41
    1abc:	4c455348 	mcrrmi	3, 4, r5, r5, cr8
    1ac0:	00314152 	eorseq	r4, r1, r2, asr r1
    1ac4:	30315244 	eorscc	r5, r1, r4, asr #4
    1ac8:	31524400 	cmpcc	r2, r0, lsl #8
    1acc:	74730031 	ldrbtvc	r0, [r3], #-49	; 0xffffffcf
    1ad0:	64735f63 	ldrbtvs	r5, [r3], #-3939	; 0xfffff09d
    1ad4:	5f636f69 	svcpl	0x00636f69
    1ad8:	74736f68 	ldrbtvc	r6, [r3], #-3944	; 0xfffff098
    1adc:	5f6e6f63 	svcpl	0x006e6f63
    1ae0:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    1ae4:	00745f64 	rsbseq	r5, r4, r4, ror #30
    1ae8:	33315244 	teqcc	r1, #68, 4	; 0x40000004
    1aec:	31524400 	cmpcc	r2, r0, lsl #8
    1af0:	52440034 	subpl	r0, r4, #52	; 0x34
    1af4:	44003531 	strmi	r3, [r0], #-1329	; 0xfffffacf
    1af8:	00363152 	eorseq	r3, r6, r2, asr r1
    1afc:	5546434f 	strbpl	r4, [r6, #-847]	; 0xfffffcb1
    if ((Set == bM4_EFM_FSR_RDCOLERR) && (VSSEL129 & BIT_MASK_19))
    1b00:	4c564c43 	mrrcmi	12, 4, r4, r6, cr3
    1b04:	496e6500 	stmdbmi	lr!, {r8, sl, sp, lr}^
        EfmColErr_IrqHandler();
    1b08:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
    1b0c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    if ((Set == bM4_EFM_FSR_OPTEND) && (VSSEL129 & BIT_MASK_20))
    1b10:	53434300 	movtpl	r4, #13056	; 0x3300
    1b14:	4f004e45 	svcmi	0x00004e45
        EfmOpEnd_IrqHandler();
    1b18:	55484543 	strbpl	r4, [r8, #-1347]	; 0xfffffabd
    if ((Set == M4_QSPI->SR_f.RAER) && (VSSEL129 & BIT_MASK_22))
    1b1c:	45434f00 	strbmi	r4, [r3, #-3840]	; 0xfffff100
    1b20:	4f005648 	svcmi	0x00005648
        QspiInt_IrqHandler();
    1b24:	57484543 	strbpl	r4, [r8, -r3, asr #10]
    1b28:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
        Dcu1_IrqHandler();
    1b2c:	5f323331 	svcpl	0x00323331
        Dcu2_IrqHandler();
    1b30:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    1b34:	4f474300 	svcmi	0x00474300
        Dcu3_IrqHandler();
    1b38:	004b414e 	subeq	r4, fp, lr, asr #2
        Dcu4_IrqHandler();
    1b3c:	4e454843 	cdpmi	8, 4, cr4, cr5, cr3, {2}
}
    1b40:	45520041 	ldrbmi	r0, [r2, #-65]	; 0xffffffbf
    uint32_t VSSEL130 = M4_INTC->VSSEL130;
    1b44:	00544553 	subseq	r4, r4, r3, asr r5
    1b48:	5546434f 	strbpl	r4, [r6, #-847]	; 0xfffffcb1
    if (Set == bM4_TMR01_BCONR_INTENA)
    1b4c:	4c574c43 	mrrcmi	12, 4, r4, r7, cr3
    1b50:	4f434300 	svcmi	0x00434300
    if (Set == bM4_TMR01_BCONR_INTENB)
    1b54:	5f38524e 	svcpl	0x0038524e
    1b58:	43530066 	cmpmi	r3, #102	; 0x66
    if (Set == bM4_TMR02_BCONR_INTENA)
    1b5c:	0052444d 	subseq	r4, r2, sp, asr #8
    1b60:	5f637473 	svcpl	0x00637473
    if (Set == bM4_TMR02_BCONR_INTENB)
    1b64:	63746e69 	cmnvs	r4, #1680	; 0x690
    1b68:	7476655f 	ldrbtvc	r6, [r6], #-1375	; 0xfffffaa1
    if (Set == bM4_SYSREG_CMU_XTALSTDCR_XTALSTDIE)
    1b6c:	665f7265 	ldrbvs	r7, [pc], -r5, ror #4
    1b70:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1b74:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    1b78:	38305152 	ldmdacc	r0!, {r1, r4, r6, r8, ip, lr}
    if ((M4_SWDT->SR & (BIT_MASK_16 | BIT_MASK_17)) && (VSSEL130 & BIT_MASK_23))
    1b7c:	61485f32 	cmpvs	r8, r2, lsr pc
    1b80:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1b84:	47500072 			; <UNDEFINED> instruction: 0x47500072
    1b88:	4d53494d 	vldrmi.16	s9, [r3, #-154]	; 0xffffff66	; <UNPREDICTABLE>
        if ((Set == bM4_TMR01_STFLR_CMAF) && (VSSEL130 & BIT_MASK_00))
    1b8c:	43484354 	movtmi	r4, #33620	; 0x8354
    1b90:	5400524c 	strpl	r5, [r0], #-588	; 0xfffffdb4
    1b94:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    1b98:	43473236 	movtmi	r3, #29238	; 0x7236
            Timer01GCMA_IrqHandler();
    1b9c:	495f424d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
        if ((Set == bM4_TMR01_STFLR_CMBF) && (VSSEL130 & BIT_MASK_01))
    1ba0:	61487172 	hvcvs	34578	; 0x8712
    1ba4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1ba8:	32490072 	subcc	r0, r9, #114	; 0x72
    1bac:	78543263 	ldmdavc	r4, {r0, r1, r5, r6, r9, ip, sp}^
            Timer01GCMB_IrqHandler();
    1bb0:	5f646e45 	svcpl	0x00646e45
        if ((Set == bM4_TMR02_STFLR_CMAF) && (VSSEL130 & BIT_MASK_02))
    1bb4:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    1bb8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1bbc:	53007265 	movwpl	r7, #613	; 0x265
    1bc0:	39364c45 	ldmdbcc	r6!, {r0, r2, r6, sl, fp, lr}
            Timer02GCMA_IrqHandler();
    1bc4:	524f5000 	subpl	r5, pc, #0
        if ((Set == bM4_TMR02_STFLR_CMBF) && (VSSEL130 & BIT_MASK_03))
    1bc8:	534e4954 	movtpl	r4, #59732	; 0xe954
    1bcc:	54530054 	ldrbpl	r0, [r3], #-84	; 0xffffffac
    1bd0:	46545241 	ldrbmi	r5, [r4], -r1, asr #4
    1bd4:	00524c43 	subseq	r4, r2, r3, asr #24
            Timer02GCMB_IrqHandler();
    1bd8:	30475241 	subcc	r5, r7, r1, asr #4
        if ((Set == bM4_SYSREG_CMU_XTALSTDSR_XTALSTDF) && (VSSEL130 & BIT_MASK_21))
    1bdc:	47524100 	ldrbmi	r4, [r2, -r0, lsl #2]
    1be0:	74730031 	ldrbtvc	r0, [r3], #-49	; 0xffffffcf
    1be4:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xfffff09d
    1be8:	68635f63 	stmdavs	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
            MainOscStop_IrqHandler();
    1bec:	7278756d 	rsbsvc	r7, r8, #457179136	; 0x1b400000
    if ((Set == bM4_WKTM_CR_WKOVF) && (VSSEL130 & BIT_MASK_22))
    1bf0:	69665f33 	stmdbvs	r6!, {r0, r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    1bf4:	5f646c65 	svcpl	0x00646c65
        WakeupTimer_IrqHandler();
    1bf8:	6e490074 	mcrvs	0, 2, r0, cr9, cr4, {3}
        Swdt_IrqHandler();
    1bfc:	38343074 	ldmdacc	r4!, {r2, r4, r5, r6, ip, sp}
}
    1c00:	5152495f 	cmppl	r2, pc, asr r9
    1c04:	3249006e 	subcc	r0, r9, #110	; 0x6e
    1c08:	78543163 	ldmdavc	r4, {r0, r1, r5, r6, r8, ip, sp}^
    1c0c:	74706d45 	ldrbtvc	r6, [r0], #-3397	; 0xfffff2bb
    1c10:	72495f79 	subvc	r5, r9, #484	; 0x1e4
    1c14:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    1c18:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1c1c:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    1c20:	544e4950 	strbpl	r4, [lr], #-2384	; 0xfffff6b0
    1c24:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    1c28:	58545048 	ldmdapl	r4, {r3, r6, ip, lr}^
    1c2c:	00535453 	subseq	r5, r3, r3, asr r4
    1c30:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    1c34:	47323672 			; <UNDEFINED> instruction: 0x47323672
{
    1c38:	495f4455 	ldmdbmi	pc, {r0, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
    uint32_t VSSEL131 = M4_INTC->VSSEL131;
    1c3c:	61487172 	hvcvs	34578	; 0x8712
    if (Set == bM4_TMR61_ICONR_INTENA)
    1c40:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1c44:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    1c48:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    if (Set == bM4_TMR61_ICONR_INTENB)
    1c4c:	5f323452 	svcpl	0x00323452
    1c50:	554f4c52 	strbpl	r4, [pc, #-3154]	; 1006 <IRQ048_Handler+0x12>
    if (Set == bM4_TMR61_ICONR_INTENC)
    1c54:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    1c58:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    1c5c:	525f3234 	subspl	r3, pc, #52, 4	; 0x40000003
    if (Set == bM4_TMR61_ICONR_INTEND)
    1c60:	00564f4c 	subseq	r4, r6, ip, asr #30
    1c64:	30746e49 	rsbscc	r6, r4, r9, asr #28
    if (Set == bM4_TMR61_ICONR_INTENE)
    1c68:	495f3533 	ldmdbmi	pc, {r0, r1, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    1c6c:	006e5152 	rsbeq	r5, lr, r2, asr r1
    1c70:	46585247 	ldrbmi	r5, [r8], -r7, asr #4
    if (Set == bM4_TMR61_ICONR_INTENF)
    1c74:	005a4953 	subseq	r4, sl, r3, asr r9
    1c78:	53585247 	cmppl	r8, #1879048196	; 0x70000004
    if (Set == bM4_TMR61_ICONR_INTENOVF)
    1c7c:	00505354 	subseq	r5, r0, r4, asr r3
    1c80:	454d4347 	strbmi	r4, [sp, #-839]	; 0xfffffcb9
    1c84:	00665f52 	rsbeq	r5, r6, r2, asr pc
    if (Set == bM4_TMR61_ICONR_INTENUDF)
    1c88:	30746e49 	rsbscc	r6, r4, r9, asr #28
    1c8c:	495f3232 	ldmdbmi	pc, {r1, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
    if (Set == bM4_TMR61_ICONR_INTENDTE)
    1c90:	006e5152 	rsbeq	r5, lr, r2, asr r1
    1c94:	454d4353 	strbmi	r4, [sp, #-851]	; 0xfffffcad
    1c98:	43440052 	movtmi	r0, #16466	; 0x4052
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1c9c:	73004d4f 	movwvc	r4, #3407	; 0xd4f
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_11))
    1ca0:	755f6374 	ldrbvc	r6, [pc, #-884]	; 1934 <IRQ129_Handler+0x170>
    1ca4:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    1ca8:	3172635f 	cmncc	r2, pc, asr r3
    1cac:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    1cb0:	745f646c 	ldrbvc	r6, [pc], #-1132	; 1cb8 <IRQ131_Handler+0x80>
    u32Tmp1 = (M4_TMR61->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1cb4:	45445400 	strbmi	r5, [r4, #-1024]	; 0xfffffc00
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_12))
    1cb8:	52530046 	subspl	r0, r3, #70	; 0x46
    1cbc:	4e455054 	mcrmi	0, 2, r5, cr5, cr4, {2}
    1cc0:	534e4400 	movtpl	r4, #58368	; 0xe400
    1cc4:	54435145 	strbpl	r5, [r3], #-325	; 0xfffffebb
    1cc8:	0033424c 	eorseq	r4, r3, ip, asr #4
    if (Set == bM4_TMR62_ICONR_INTENA)
    1ccc:	49464152 	stmdbmi	r6, {r1, r4, r6, r8, lr}^
    1cd0:	41520045 	cmpmi	r2, r5, asr #32
    if (Set == bM4_TMR62_ICONR_INTENB)
    1cd4:	00464946 	subeq	r4, r6, r6, asr #18
    1cd8:	5f637473 	svcpl	0x00637473
    1cdc:	36726d74 			; <UNDEFINED> instruction: 0x36726d74
    if (Set == bM4_TMR62_ICONR_INTENC)
    1ce0:	6674735f 			; <UNDEFINED> instruction: 0x6674735f
    1ce4:	665f726c 	ldrbvs	r7, [pc], -ip, ror #4
    if (Set == bM4_TMR62_ICONR_INTEND)
    1ce8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    1cec:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    1cf0:	545f544e 	ldrbpl	r5, [pc], #-1102	; 1cf8 <IRQ131_Handler+0xc0>
    if (Set == bM4_TMR62_ICONR_INTENE)
    1cf4:	3241524d 	subcc	r5, r1, #-805306364	; 0xd0000004
    1cf8:	46564f5f 	usaxmi	r4, r6, pc	; <UNPREDICTABLE>
    if (Set == bM4_TMR62_ICONR_INTENF)
    1cfc:	41545300 	cmpmi	r4, r0, lsl #6
    1d00:	434f0043 	movtmi	r0, #61507	; 0xf043
    1d04:	00554850 	subseq	r4, r5, r0, asr r8
    if (Set == bM4_TMR62_ICONR_INTENOVF)
    1d08:	4850434f 	ldmdami	r0, {r0, r1, r2, r3, r6, r8, r9, lr}^
    1d0c:	434f0056 	movtmi	r0, #61526	; 0xf056
    if (Set == bM4_TMR62_ICONR_INTENUDF)
    1d10:	00574850 	subseq	r4, r7, r0, asr r8
    1d14:	4c414252 	sfmmi	f4, 2, [r1], {82}	; 0x52
    1d18:	5442004c 	strbpl	r0, [r2], #-76	; 0xffffffb4
    if (Set == bM4_TMR62_ICONR_INTENDTE)
    1d1c:	5400665f 	strpl	r6, [r0], #-1631	; 0xfffff9a1
    1d20:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    1d24:	44473236 	strbmi	r3, [r7], #-566	; 0xfffffdca
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    1d28:	72495f54 	subvc	r5, r9, #84, 30	; 0x150
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_27))
    1d2c:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    1d30:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1d34:	47525400 	ldrbmi	r5, [r2, -r0, lsl #8]
    1d38:	414c4553 	cmpmi	ip, r3, asr r5
    u32Tmp1 = (M4_TMR62->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    1d3c:	47525400 	ldrbmi	r5, [r2, -r0, lsl #8]
    u32Tmp2 = M4_TMR62->STFLR & (BIT_MASK_11 | BIT_MASK_12);
    1d40:	424c4553 	submi	r4, ip, #348127232	; 0x14c00000
    if ((u32Tmp1 & u32Tmp2) && (VSSEL131 & BIT_MASK_28))
    1d44:	45434f00 	strbmi	r4, [r3, #-3840]	; 0xfffff100
    1d48:	4f00554c 	svcmi	0x0000554c
    1d4c:	564c4543 	strbpl	r4, [ip], -r3, asr #10
    1d50:	45434f00 	strbmi	r4, [r3, #-3840]	; 0xfffff100
}
    1d54:	5200574c 	andpl	r5, r0, #76, 14	; 0x1300000
        if ((Set == bM4_TMR61_STFLR_CMAF) && (VSSEL131 & BIT_MASK_00))
    1d58:	4953314d 	ldmdbmi	r3, {r0, r2, r3, r6, r8, ip, sp}^
    1d5c:	4900455a 	stmdbmi	r0, {r1, r3, r4, r6, r8, sl, lr}
    1d60:	4e495045 	cdpmi	0, 4, cr5, cr9, cr5, {2}
    1d64:	43004d54 	movwmi	r4, #3412	; 0xd54
            Timer61GCMA_IrqHandler();
    1d68:	46554248 	ldrbmi	r4, [r5], -r8, asr #4
    1d6c:	00554e45 	subseq	r4, r5, r5, asr #28
        if ((Set == bM4_TMR61_STFLR_CMBF) && (VSSEL131 & BIT_MASK_01))
    1d70:	55424843 	strbpl	r4, [r2, #-2115]	; 0xfffff7bd
    1d74:	564e4546 	strbpl	r4, [lr], -r6, asr #10
    1d78:	42484300 	submi	r4, r8, #0, 6
    1d7c:	4e454655 	mcrmi	6, 2, r4, cr5, cr5, {2}
            Timer61GCMB_IrqHandler();
    1d80:	4e490057 	mcrmi	0, 2, r0, cr9, cr7, {2}
    1d84:	58545045 	ldmdapl	r4, {r0, r2, r6, ip, lr}^
        if ((Set == bM4_TMR61_STFLR_CMCF) && (VSSEL131 & BIT_MASK_02))
    1d88:	4f004153 	svcmi	0x00004153
    1d8c:	48454943 	stmdami	r5, {r0, r1, r6, r8, fp, lr}^
    1d90:	434f0055 	movtmi	r0, #61525	; 0xf055
    1d94:	56484549 	strbpl	r4, [r8], -r9, asr #10
            Timer61GCMC_IrqHandler();
    1d98:	49434f00 	stmdbmi	r3, {r8, r9, sl, fp, lr}^
    1d9c:	00574845 	subseq	r4, r7, r5, asr #16
        if ((Set == bM4_TMR61_STFLR_CMDF) && (VSSEL131 & BIT_MASK_03))
    1da0:	695f6e65 	ldmdbvs	pc, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1da4:	735f746e 	cmpvc	pc, #1845493760	; 0x6e000000
    1da8:	745f6372 	ldrbvc	r6, [pc], #-882	; 1db0 <IRQ131_Handler+0x178>
    1dac:	31484300 	mrscc	r4, (UNDEF: 120)
            Timer61GCMD_IrqHandler();
    1db0:	58554d33 	ldmdapl	r5, {r0, r1, r4, r5, r8, sl, fp, lr}^
    1db4:	43414e00 	movtmi	r4, #7680	; 0x1e00
        if ((Set == bM4_TMR61_STFLR_CMEF) && (VSSEL131 & BIT_MASK_04))
    1db8:	0045494b 	subeq	r4, r5, fp, asr #18
    1dbc:	4e4f4350 	mcrmi	3, 2, r4, cr15, cr0, {2}
    1dc0:	665f3452 			; <UNDEFINED> instruction: 0x665f3452
    1dc4:	4b534d00 	blmi	14d51cc <__ram_ret_data_start+0x14d193c>
            Timer61GCME_IrqHandler();
    1dc8:	45514552 	ldrbmi	r4, [r1, #-1362]	; 0xfffffaae
    1dcc:	4f005252 	svcmi	0x00005252
        if ((Set == bM4_TMR61_STFLR_CMFF) && (VSSEL131 & BIT_MASK_05))
    1dd0:	4b504643 	blmi	14136e4 <__ram_ret_data_start+0x140fe54>
    1dd4:	00485548 	subeq	r5, r8, r8, asr #10
    1dd8:	45534e44 	ldrbmi	r4, [r3, #-3652]	; 0xfffff1bc
    1ddc:	4c544351 	mrrcmi	3, 5, r4, r4, cr1	; <UNPREDICTABLE>
            Timer61GCMF_IrqHandler();
    1de0:	665f3142 	ldrbvs	r3, [pc], -r2, asr #2
    1de4:	53524700 	cmppl	r2, #0, 14
        if ((Set == bM4_TMR61_STFLR_OVFF) && (VSSEL131 & BIT_MASK_06))
    1de8:	4c544354 	mrrcmi	3, 5, r4, r4, cr4	; <UNPREDICTABLE>
    1dec:	4400665f 	strmi	r6, [r0], #-1631	; 0xfffff9a1
    1df0:	54504549 	ldrbpl	r4, [r0], #-1353	; 0xfffffab7
    1df4:	00314658 	eorseq	r4, r1, r8, asr r6
            Timer61GOV_IrqHandler();
    1df8:	50454944 	subpl	r4, r5, r4, asr #18
    1dfc:	32465854 	subcc	r5, r6, #84, 16	; 0x540000
        if ((Set == bM4_TMR61_STFLR_UDFF) && (VSSEL131 & BIT_MASK_07))
    1e00:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    1e04:	46585450 			; <UNDEFINED> instruction: 0x46585450
    1e08:	49440033 	stmdbmi	r4, {r0, r1, r4, r5}^
    1e0c:	58545045 	ldmdapl	r4, {r0, r2, r6, ip, lr}^
            Timer61GUD_IrqHandler();
    1e10:	73003446 	movwvc	r3, #1094	; 0x446
    1e14:	745f6374 	ldrbvc	r6, [pc], #-884	; 1e1c <IRQ131_Handler+0x1e4>
        if (((Set == bM4_TMR61_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_08))
    1e18:	5f36726d 	svcpl	0x0036726d
    1e1c:	70747368 	rsbsvc	r7, r4, r8, ror #6
    1e20:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1e24:	5f646c65 	svcpl	0x00646c65
            Timer61GDT_IrqHandler();
    1e28:	49440074 	stmdbmi	r4, {r2, r4, r5, r6}^
    1e2c:	53545045 	cmppl	r4, #69	; 0x45
        Timer61SCMA_IrqHandler();
    1e30:	5f335a49 	svcpl	0x00335a49
        Timer61SCMB_IrqHandler();
    1e34:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    1e38:	73755f63 	cmnvc	r5, #396	; 0x18c
        if ((Set == bM4_TMR62_STFLR_CMAF) && (VSSEL131 & BIT_MASK_16))
    1e3c:	5f747261 	svcpl	0x00747261
    1e40:	665f7264 	ldrbvs	r7, [pc], -r4, ror #4
    1e44:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    1e48:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
            Timer62GCMA_IrqHandler();
    1e4c:	4950454f 	ldmdbmi	r0, {r0, r1, r2, r3, r6, r8, sl, lr}^
    1e50:	0030544e 	eorseq	r5, r0, lr, asr #8
        if ((Set == bM4_TMR62_STFLR_CMBF) && (VSSEL131 & BIT_MASK_17))
    1e54:	41504348 	cmpmi	r0, r8, asr #6
    1e58:	4f440031 	svcmi	0x00440031
    1e5c:	4e495045 	cdpmi	0, 4, cr5, cr9, cr5, {2}
    1e60:	50003254 	andpl	r3, r0, r4, asr r2
            Timer62GCMB_IrqHandler();
    1e64:	54415453 	strbpl	r5, [r1], #-1107	; 0xfffffbad
    1e68:	454f4400 	strbmi	r4, [pc, #-1024]	; 1a70 <IRQ129_Handler+0x2ac>
        if ((Set == bM4_TMR62_STFLR_CMCF) && (VSSEL131 & BIT_MASK_18))
    1e6c:	544e4950 	strbpl	r4, [lr], #-2384	; 0xfffff6b0
    1e70:	4f440034 	svcmi	0x00440034
    1e74:	4e495045 	cdpmi	0, 4, cr5, cr9, cr5, {2}
    1e78:	4d003554 	cfstr32mi	mvfx3, [r0, #-336]	; 0xfffffeb0
            Timer62GCMC_IrqHandler();
    1e7c:	4e444e4f 	cdpmi	14, 4, cr4, cr4, cr15, {2}
    1e80:	43514553 	cmpmi	r1, #348127232	; 0x14c00000
        if ((Set == bM4_TMR62_STFLR_CMDF) && (VSSEL131 & BIT_MASK_19))
    1e84:	5f314c54 	svcpl	0x00314c54
    1e88:	504e0066 	subpl	r0, lr, r6, rrx
    1e8c:	45465854 	strbmi	r5, [r6, #-2132]	; 0xfffff7ac
    1e90:	5453004d 	ldrbpl	r0, [r3], #-77	; 0xffffffb3
            Timer62GCMD_IrqHandler();
    1e94:	4f005942 	svcmi	0x00005942
    1e98:	4b504643 	blmi	14137ac <__ram_ret_data_start+0x140ff1c>
        if ((Set == bM4_TMR62_STFLR_CMEF) && (VSSEL131 & BIT_MASK_20))
    1e9c:	00485648 	subeq	r5, r8, r8, asr #12
    1ea0:	52504550 	subspl	r4, r0, #80, 10	; 0x14000000
    1ea4:	52524554 	subspl	r4, r2, #84, 10	; 0x15000000
    1ea8:	44534c00 	ldrbmi	r4, [r3], #-3072	; 0xfffff400
            Timer62GCME_IrqHandler();
    1eac:	49005645 	stmdbmi	r0, {r0, r2, r6, r9, sl, ip, lr}
    1eb0:	3930746e 	ldmdbcc	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
        if ((Set == bM4_TMR62_STFLR_CMFF) && (VSSEL131 & BIT_MASK_21))
    1eb4:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
    1eb8:	4c006e51 	stcmi	14, cr6, [r0], {81}	; 0x51
    1ebc:	54494d49 	strbpl	r4, [r9], #-3401	; 0xfffff2b7
    1ec0:	5300665f 	movwpl	r6, #1631	; 0x65f
            Timer62GCMF_IrqHandler();
    1ec4:	524c4654 	subpl	r4, ip, #84, 12	; 0x5400000
    1ec8:	4d435300 	stclmi	3, cr5, [r3, #-0]
        if ((Set == bM4_TMR62_STFLR_OVFF) && (VSSEL131 & BIT_MASK_22))
    1ecc:	00485752 	subeq	r5, r8, r2, asr r7
    1ed0:	30515249 	subscc	r5, r1, r9, asr #4
    1ed4:	485f3637 	ldmdami	pc, {r0, r1, r2, r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    1ed8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
            Timer62GOV_IrqHandler();
    1edc:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1ee0:	3830746e 	ldmdacc	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
        if ((Set == bM4_TMR62_STFLR_UDFF) && (VSSEL131 & BIT_MASK_23))
    1ee4:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    1ee8:	48006e51 	stmdami	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    1eec:	00545250 	subseq	r5, r4, r0, asr r2
    1ef0:	5f464d4d 	svcpl	0x00464d4d
            Timer62GUD_IrqHandler();
    1ef4:	504d4552 	subpl	r4, sp, r2, asr r5
    1ef8:	49005452 	stmdbmi	r0, {r1, r4, r6, sl, ip, lr}
        if (((Set == bM4_TMR62_STFLR_DTEF)) && (VSSEL131 & BIT_MASK_24))
    1efc:	32315152 	eorscc	r5, r1, #-2147483628	; 0x80000014
    1f00:	61485f35 	cmpvs	r8, r5, lsr pc
    1f04:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1f08:	434f0072 	movtmi	r0, #61554	; 0xf072
            Timer62GDT_IrqHandler();
    1f0c:	484b5046 	stmdami	fp, {r1, r2, r6, ip, lr}^
    1f10:	53004857 	movwpl	r4, #2135	; 0x857
        Timer62SCMA_IrqHandler();
    1f14:	56525343 	ldrbpl	r5, [r2], -r3, asr #6
        Timer62SCMB_IrqHandler();
    1f18:	00665f4c 	rsbeq	r5, r6, ip, asr #30
}
    1f1c:	5f454f53 	svcpl	0x00454f53
    1f20:	43520066 	cmpmi	r2, #102	; 0x66
    1f24:	4e454746 	cdpmi	7, 4, cr4, cr5, cr6, {2}
    1f28:	63747300 	cmnvs	r4, #0, 6
    1f2c:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    1f30:	685f7366 	ldmdavs	pc, {r1, r2, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    1f34:	66787470 			; <UNDEFINED> instruction: 0x66787470
    1f38:	5f7a6973 	svcpl	0x007a6973
    1f3c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    1f40:	00745f64 	rsbseq	r5, r4, r4, ror #30
    1f44:	30746e49 	rsbscc	r6, r4, r9, asr #28
    1f48:	495f3137 	ldmdbmi	pc, {r0, r1, r2, r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>
    1f4c:	006e5152 	rsbeq	r5, lr, r2, asr r1
    1f50:	52455056 	subpl	r5, r5, #86	; 0x56
    1f54:	004d554e 	subeq	r5, sp, lr, asr #10
    1f58:	39304843 	ldmdbcc	r0!, {r0, r1, r6, fp, lr}
    1f5c:	0058554d 	subseq	r5, r8, sp, asr #10
    1f60:	54524c43 	ldrbpl	r4, [r2], #-3139	; 0xfffff3bd
    1f64:	534d0043 	movtpl	r0, #53315	; 0xd043
    1f68:	4354424b 	cmpmi	r4, #-1342177276	; 0xb0000004
    1f6c:	50434f00 	subpl	r4, r3, r0, lsl #30
    1f70:	4f00554c 	svcmi	0x0000554c
    1f74:	564c5043 	strbpl	r5, [ip], -r3, asr #32
    1f78:	50434f00 	subpl	r4, r3, r0, lsl #30
    1f7c:	5000574c 	andpl	r5, r0, ip, asr #14
    1f80:	52425245 	subpl	r5, r2, #1342177284	; 0x50000004
    1f84:	4600665f 			; <UNDEFINED> instruction: 0x4600665f
    1f88:	0043524f 	subeq	r5, r3, pc, asr #4
    1f8c:	50454944 	subpl	r4, r5, r4, asr #18
    1f90:	324c5443 	subcc	r5, ip, #1124073472	; 0x43000000
    1f94:	5300665f 	movwpl	r6, #1631	; 0x65f
    1f98:	31314c45 	teqcc	r1, r5, asr #24
    1f9c:	00665f39 	rsbeq	r5, r6, r9, lsr pc
    1fa0:	46585444 	ldrbmi	r5, [r8], -r4, asr #8
    1fa4:	32535453 	subscc	r5, r3, #1392508928	; 0x53000000
    1fa8:	5700665f 	smlsdpl	r0, pc, r6, r6	; <UNPREDICTABLE>
    1fac:	75656b61 	strbvc	r6, [r5, #-2913]!	; 0xfffff49f
    1fb0:	6d695470 	cfstrdvs	mvd5, [r9, #-448]!	; 0xfffffe40
    1fb4:	495f7265 	ldmdbmi	pc, {r0, r2, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    1fb8:	61487172 	hvcvs	34578	; 0x8712
{
    1fbc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    uint32_t VSSEL132 = M4_INTC->VSSEL132;
    1fc0:	54440072 	strbpl	r0, [r4], #-114	; 0xffffff8e
    if (Set == bM4_TMR63_ICONR_INTENA)
    1fc4:	5f524144 	svcpl	0x00524144
    1fc8:	434f0066 	movtmi	r0, #61542	; 0xf066
    if (Set == bM4_TMR63_ICONR_INTENB)
    1fcc:	554c4549 	strbpl	r4, [ip, #-1353]	; 0xfffffab7
    1fd0:	49434f00 	stmdbmi	r3, {r8, r9, sl, fp, lr}^
    if (Set == bM4_TMR63_ICONR_INTENC)
    1fd4:	00564c45 	subseq	r4, r6, r5, asr #24
    1fd8:	4549434f 	strbmi	r4, [r9, #-847]	; 0xfffffcb1
    if (Set == bM4_TMR63_ICONR_INTEND)
    1fdc:	4d00574c 	stcmi	7, cr5, [r0, #-304]	; 0xfffffed0
    1fe0:	50524e4f 	subspl	r4, r2, pc, asr #28
    if (Set == bM4_TMR63_ICONR_INTENE)
    1fe4:	665f3354 			; <UNDEFINED> instruction: 0x665f3354
    1fe8:	4f434300 	svcmi	0x00434300
    if (Set == bM4_TMR63_ICONR_INTENF)
    1fec:	0037524e 	eorseq	r5, r7, lr, asr #4
    1ff0:	5f637473 	svcpl	0x00637473
    if (Set == bM4_TMR63_ICONR_INTENOVF)
    1ff4:	5f616d64 	svcpl	0x00616d64
    1ff8:	63306863 	teqvs	r0, #6488064	; 0x630000
    if (Set == bM4_TMR63_ICONR_INTENUDF)
    1ffc:	665f6c74 			; <UNDEFINED> instruction: 0x665f6c74
    2000:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    if (Set == bM4_TMR63_ICONR_INTENDTE)
    2004:	6600745f 			; <UNDEFINED> instruction: 0x6600745f
    2008:	5f636e75 	svcpl	0x00636e75
    u32Tmp1 = (M4_TMR63->ICONR & (BIT_MASK_16 | BIT_MASK_17)) >> 7u;
    200c:	5f727470 	svcpl	0x00727470
    u32Tmp2 = M4_TMR63->STFLR & (BIT_MASK_09 | BIT_MASK_10);
    2010:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_11))
    2014:	534e4554 	movtpl	r4, #58708	; 0xe554
    2018:	55005542 	strpl	r5, [r0, #-1346]	; 0xfffffabe
    201c:	31444951 	cmpcc	r4, r1, asr r9
    2020:	49515500 	ldmdbmi	r1, {r8, sl, ip, lr}^
    u32Tmp1 = (M4_TMR63->ICONR & (BIT_MASK_18 | BIT_MASK_19)) >> 7u;
    2024:	55003244 	strpl	r3, [r0, #-580]	; 0xfffffdbc
    if ((u32Tmp1 & u32Tmp2) && (VSSEL132 & BIT_MASK_12))
    2028:	33444951 	movtcc	r4, #18769	; 0x4951
    202c:	53435000 	movtpl	r5, #12288	; 0x3000
    2030:	4d005354 	stcmi	3, cr5, [r0, #-336]	; 0xfffffeb0
    2034:	5545435a 	strbpl	r4, [r5, #-858]	; 0xfffffca6
}
    2038:	45530048 	ldrbmi	r0, [r3, #-72]	; 0xffffffb8
        if ((Set == bM4_TMR63_STFLR_CMAF) && (VSSEL132 & BIT_MASK_00))
    203c:	665f324c 	ldrbvs	r3, [pc], -ip, asr #4
    2040:	435a4d00 	cmpmi	sl, #0, 26
    2044:	004c5545 	subeq	r5, ip, r5, asr #10
            Timer63GCMA_IrqHandler();
    2048:	31616d44 	cmncc	r1, r4, asr #26
    204c:	5f336354 	svcpl	0x00336354
        if ((Set == bM4_TMR63_STFLR_CMBF) && (VSSEL132 & BIT_MASK_01))
    2050:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    2054:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2058:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
            Timer63GCMB_IrqHandler();
    205c:	52337332 	eorspl	r7, r3, #-939524096	; 0xc8000000
    2060:	72495f78 	subvc	r5, r9, #120, 30	; 0x1e0
        if ((Set == bM4_TMR63_STFLR_CMCF) && (VSSEL132 & BIT_MASK_02))
    2064:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    2068:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    206c:	454f4400 	strbmi	r4, [pc, #-1024]	; 1c74 <IRQ131_Handler+0x3c>
            Timer63GCMC_IrqHandler();
    2070:	544e4950 	strbpl	r4, [lr], #-2384	; 0xfffff6b0
    2074:	00665f35 	rsbeq	r5, r6, r5, lsr pc
        if ((Set == bM4_TMR63_STFLR_CMDF) && (VSSEL132 & BIT_MASK_03))
    2078:	5f637473 	svcpl	0x00637473
    207c:	5f6e6163 	svcpl	0x006e6163
    2080:	6c736274 	lfmvs	f6, 2, [r3], #-464	; 0xfffffe30
            Timer63GCMD_IrqHandler();
    2084:	665f746f 	ldrbvs	r7, [pc], -pc, ror #8
    2088:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
        if ((Set == bM4_TMR63_STFLR_CMEF) && (VSSEL132 & BIT_MASK_04))
    208c:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    2090:	34305152 	ldrtcc	r5, [r0], #-338	; 0xfffffeae
    2094:	61485f38 	cmpvs	r8, r8, lsr pc
            Timer63GCME_IrqHandler();
    2098:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    209c:	46500072 			; <UNDEFINED> instruction: 0x46500072
        if ((Set == bM4_TMR63_STFLR_CMFF) && (VSSEL132 & BIT_MASK_05))
    20a0:	00454153 	subeq	r4, r5, r3, asr r1
    20a4:	52434f50 	subpl	r4, r3, #80, 30	; 0x140
    20a8:	00665f56 	rsbeq	r5, r6, r6, asr pc
            Timer63GCMF_IrqHandler();
    20ac:	5f544e49 	svcpl	0x00544e49
    20b0:	41524d54 	cmpmi	r2, r4, asr sp
        if ((Set == bM4_TMR63_STFLR_OVFF) && (VSSEL132 & BIT_MASK_06))
    20b4:	44555f35 	ldrbmi	r5, [r5], #-3893	; 0xfffff0cb
    20b8:	434f0046 	movtmi	r0, #61510	; 0xf046
    20bc:	00565245 	subseq	r5, r6, r5, asr #4
            Timer63GOV_IrqHandler();
    20c0:	5245434f 	subpl	r4, r5, #1006632961	; 0x3c000001
    20c4:	52490057 	subpl	r0, r9, #87	; 0x57
        if ((Set == bM4_TMR63_STFLR_UDFF) && (VSSEL132 & BIT_MASK_07))
    20c8:	31353051 	teqcc	r5, r1, asr r0
    20cc:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    20d0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
            Timer63GUD_IrqHandler();
    20d4:	30484300 	subcc	r4, r8, r0, lsl #6
    20d8:	004c5443 	subeq	r5, ip, r3, asr #8
        if (((Set == bM4_TMR63_STFLR_DTEF)) && (VSSEL132 & BIT_MASK_08))
    20dc:	5f637473 	svcpl	0x00637473
    20e0:	5f616d64 	svcpl	0x00616d64
    20e4:	5f747072 	svcpl	0x00747072
            Timer63GDT_IrqHandler();
    20e8:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    20ec:	00745f64 	rsbseq	r5, r4, r4, ror #30
        Timer63SCMA_IrqHandler();
    20f0:	45435a4d 	strbmi	r5, [r3, #-2637]	; 0xfffff5b3
        Timer63SCMB_IrqHandler();
    20f4:	48004c56 	stmdami	r0, {r1, r2, r4, r6, sl, fp, lr}
}
    20f8:	31505453 	cmpcc	r0, r3, asr r4
    20fc:	53480030 	movtpl	r0, #32816	; 0x8030
    2100:	31315054 	teqcc	r1, r4, asr r0
    2104:	63747300 	cmnvs	r4, #0, 6
    2108:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
    210c:	65735f63 	ldrbvs	r5, [r3, #-3939]!	; 0xfffff09d
    2110:	69665f6c 	stmdbvs	r6!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    2114:	5f646c65 	svcpl	0x00646c65
    2118:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
    211c:	6d645f63 	stclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    2120:	6e695f61 	cdpvs	15, 6, cr5, cr9, cr1, {3}
    2124:	61747374 	cmnvs	r4, r4, ror r3
    2128:	665f3074 			; <UNDEFINED> instruction: 0x665f3074
    212c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    2130:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    2134:	4b435649 	blmi	10d7a60 <__ram_ret_data_start+0x10d41d0>
    2138:	49440055 	stmdbmi	r4, {r0, r2, r4, r6}^
    213c:	564b4356 			; <UNDEFINED> instruction: 0x564b4356
    2140:	56494400 	strbpl	r4, [r9], -r0, lsl #8
    2144:	00574b43 	subseq	r4, r7, r3, asr #22
    2148:	554e4555 	strbpl	r4, [lr, #-1365]	; 0xfffffaab
{
    214c:	4552004c 	ldrbmi	r0, [r2, #-76]	; 0xffffffb4
    uint32_t VSSEL136 = M4_INTC->VSSEL136;
    2150:	00305053 	eorseq	r5, r0, r3, asr r0
    u32Tmp1 = M4_TMRA1->BCSTR;
    2154:	5f637473 	svcpl	0x00637473
    2158:	34726d74 	ldrbtcc	r6, [r2], #-3444	; 0xfffff28c
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    215c:	65636f5f 	strbvs	r6, [r3, #-3935]!	; 0xfffff0a1
    2160:	665f7572 			; <UNDEFINED> instruction: 0x665f7572
    2164:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    2168:	5200745f 	andpl	r7, r0, #1593835520	; 0x5f000000
    216c:	32505345 	subscc	r5, r0, #335544321	; 0x14000001
    2170:	53455200 	movtpl	r5, #20992	; 0x5200
    u32Tmp1 = M4_TMRA1->ICONR;
    2174:	52003350 	andpl	r3, r0, #80, 6	; 0x40000001
    2178:	34505345 	ldrbcc	r5, [r0], #-837	; 0xfffffcbb
    u32Tmp2 = M4_TMRA1->STFLR;
    217c:	63747300 	cmnvs	r4, #0, 6
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_02))
    2180:	616d645f 	cmnvs	sp, pc, asr r4
    2184:	6e6f6d5f 	mcrvs	13, 3, r6, cr15, cr15, {2}
    2188:	5f747072 	svcpl	0x00747072
    u32Tmp1 = M4_TMRA2->BCSTR;
    218c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    2190:	00745f64 	rsbseq	r5, r4, r4, ror #30
    2194:	50534552 	subspl	r4, r3, r2, asr r5
    2198:	45520036 	ldrbmi	r0, [r2, #-54]	; 0xffffffca
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    219c:	00375053 	eorseq	r5, r7, r3, asr r0
    21a0:	534e4f4d 	movtpl	r4, #61261	; 0xef4d
    21a4:	5145534e 	cmppl	r5, lr, asr #6
    u32Tmp1 = M4_TMRA2->ICONR;
    21a8:	304c5443 	subcc	r5, ip, r3, asr #8
    21ac:	4e4f4d00 	cdpmi	13, 4, cr4, cr15, cr0, {0}
    u32Tmp2 = M4_TMRA2->STFLR;
    21b0:	45534e53 	ldrbmi	r4, [r3, #-3667]	; 0xfffff1ad
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_05))
    21b4:	4c544351 	mrrcmi	3, 5, r4, r4, cr1	; <UNPREDICTABLE>
    21b8:	4f4d0031 	svcmi	0x004d0031
    21bc:	534e534e 	movtpl	r5, #58190	; 0xe34e
    u32Tmp1 = M4_TMRA3->BCSTR;
    21c0:	54435145 	strbpl	r5, [r3], #-325	; 0xfffffebb
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    21c4:	4d00324c 	sfmmi	f3, 4, [r0, #-304]	; 0xfffffed0
    21c8:	4e534e4f 	cdpmi	14, 5, cr4, cr3, cr15, {2}
    21cc:	43514553 	cmpmi	r1, #348127232	; 0x14c00000
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    21d0:	00334c54 	eorseq	r4, r3, r4, asr ip
    21d4:	30515249 	subscc	r5, r1, r9, asr #4
    21d8:	485f3332 	ldmdami	pc, {r1, r4, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    u32Tmp1 = M4_TMRA3->ICONR;
    21dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    21e0:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    u32Tmp2 = M4_TMRA3->STFLR;
    21e4:	52415453 	subpl	r5, r1, #1392508928	; 0x53000000
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_08))
    21e8:	4d00665f 	stcmi	6, cr6, [r0, #-380]	; 0xfffffe84
    21ec:	5745435a 	smlsldpl	r4, r5, sl, r3
    21f0:	5a4d0048 	bpl	1342318 <__ram_ret_data_start+0x133ea88>
    u32Tmp1 = M4_TMRA4->BCSTR;
    21f4:	4c574543 	cfldr64mi	mvdx4, [r7], {67}	; 0x43
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    21f8:	61735500 	cmnvs	r3, r0, lsl #10
    21fc:	52337472 	eorspl	r7, r3, #1912602624	; 0x72000000
    2200:	646e4578 	strbtvs	r4, [lr], #-1400	; 0xfffffa88
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    2204:	7172495f 	cmnvc	r2, pc, asr r9
    2208:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    220c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    u32Tmp1 = M4_TMRA4->ICONR;
    2210:	314c4553 	cmpcc	ip, r3, asr r5
    2214:	665f3432 			; <UNDEFINED> instruction: 0x665f3432
    u32Tmp2 = M4_TMRA4->STFLR;
    2218:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_11))
    221c:	3131414d 	teqcc	r1, sp, asr #2
    2220:	49414800 	stmdbmi	r1, {fp, lr}^
    2224:	534d544e 	movtpl	r5, #54350	; 0xd44e
    u32Tmp1 = M4_TMRA5->BCSTR;
    2228:	4550004b 	ldrbmi	r0, [r0, #-75]	; 0xffffffb5
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    222c:	52524557 	subspl	r4, r2, #364904448	; 0x15c00000
    2230:	00524c43 	subseq	r4, r2, r3, asr #24
    2234:	5f637473 	svcpl	0x00637473
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    2238:	6f696473 	svcvs	0x00696473
    223c:	72655f63 	rsbvc	r5, r5, #396	; 0x18c
    2240:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
    u32Tmp1 = M4_TMRA5->ICONR;
    2244:	6e656773 	mcrvs	7, 3, r6, cr5, cr3, {3}
    2248:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    u32Tmp2 = M4_TMRA5->STFLR;
    224c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 2254 <IRQ136_Handler+0x108>
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_14))
    2250:	4e4f4d00 	cdpmi	13, 4, cr4, cr15, cr0, {0}
    2254:	45534e53 	ldrbmi	r4, [r3, #-3667]	; 0xfffff1ad
    2258:	4c544351 	mrrcmi	3, 5, r4, r4, cr1	; <UNPREDICTABLE>
    u32Tmp1 = M4_TMRA6->BCSTR;
    225c:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    2260:	44445741 	strbmi	r5, [r4], #-1857	; 0xfffff8bf
    2264:	55003052 	strpl	r3, [r0, #-82]	; 0xffffffae
    2268:	6c476273 	sfmvs	f6, 2, [r7], {115}	; 0x73
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    226c:	6c61626f 	sfmvs	f6, 2, [r1], #-444	; 0xfffffe44
    2270:	7172495f 	cmnvc	r2, pc, asr r9
    2274:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    u32Tmp1 = M4_TMRA6->ICONR;
    2278:	0072656c 	rsbseq	r6, r2, ip, ror #10
    227c:	534e5953 	movtpl	r5, #59731	; 0xe953
    u32Tmp2 = M4_TMRA6->STFLR;
    2280:	4f470054 	svcmi	0x00470054
    if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_18))
    2284:	5354534e 	cmppl	r4, #939524097	; 0x38000001
    2288:	51524900 	cmppl	r2, r0, lsl #18
    228c:	5f323231 	svcpl	0x00323231
    if(Set == bM4_USBFS_GAHBCFG_GINTMSK)
    2290:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    2294:	0072656c 	rsbseq	r6, r2, ip, ror #10
    u32Tmp1 = M4_USART1->SR;
    2298:	31746e49 	cmncc	r4, r9, asr #28
    u32Tmp2 = M4_USART1->CR1;
    229c:	495f3731 	ldmdbmi	pc, {r0, r4, r5, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_22))
    22a0:	006e5152 	rsbeq	r5, lr, r2, asr r1
    22a4:	4d4b414e 	stfmie	f4, [fp, #-312]	; 0xfffffec8
    22a8:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    22ac:	5f333031 	svcpl	0x00333031
    22b0:	54530066 	ldrbpl	r0, [r3], #-102	; 0xffffff9a
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_23))
    22b4:	49005249 	stmdbmi	r0, {r0, r3, r6, r9, ip, lr}
    22b8:	3031746e 	eorscc	r7, r1, lr, ror #8
    22bc:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_24))
    22c0:	53006e51 	movwpl	r6, #3665	; 0xe51
    22c4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_25))
    22c8:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
    22cc:	61487172 	hvcvs	34578	; 0x8712
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_26))
    22d0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    22d4:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    22d8:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    22dc:	6f5f3472 	svcvs	0x005f3472
    22e0:	75726d63 	ldrbvc	r6, [r2, #-3427]!	; 0xfffff29d
    u32Tmp1 = M4_USART2->SR;
    22e4:	69665f68 	stmdbvs	r6!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL136 & BIT_MASK_27))
    22e8:	5f646c65 	svcpl	0x00646c65
    22ec:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
    22f0:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    22f4:	635f6172 	cmpvs	pc, #-2147483620	; 0x8000001c
    22f8:	726e6f63 	rsbvc	r6, lr, #396	; 0x18c
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_28))
    22fc:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    2300:	745f646c 	ldrbvc	r6, [pc], #-1132	; 2308 <IRQ136_Handler+0x1bc>
    2304:	52465800 	subpl	r5, r6, #0, 16
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_29))
    2308:	4f500043 	svcmi	0x00500043
    230c:	4e495452 	mcrmi	4, 2, r5, cr9, cr2, {2}
    if ((u32Tmp2 & u32Tmp1) && (VSSEL136 & BIT_MASK_30))
    2310:	524c4346 	subpl	r4, ip, #402653185	; 0x18000001
    2314:	53434300 	movtpl	r4, #13056	; 0x3300
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL136 & BIT_MASK_31))
    2318:	00665f52 	rsbeq	r5, r6, r2, asr pc
    231c:	49323375 	ldmdbmi	r2!, {r0, r2, r4, r5, r6, r8, r9, ip, sp}
    2320:	4300746e 	movwmi	r7, #1134	; 0x46e
    2324:	5f444d43 	svcpl	0x00444d43
    2328:	654d0066 	strbvs	r0, [sp, #-102]	; 0xffffff9a
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_00))
    232c:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
    2330:	5f656761 	svcpl	0x00656761
        TimerA1OV_IrqHandler();
    2334:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    2338:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_01))
    233c:	41007265 	tstmi	r0, r5, ror #4
    2340:	48434457 	stmdami	r3, {r0, r1, r2, r4, r6, sl, lr}^
        TimerA1UD_IrqHandler();
    2344:	48003631 	stmdami	r0, {r0, r4, r5, r9, sl, ip, sp}
        TimerA1CMP_IrqHandler();
    2348:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    234c:	73324900 	teqvc	r2, #0, 18
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_03))
    2350:	5f785232 	svcpl	0x00785232
    2354:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
        TimerA2OV_IrqHandler();
    2358:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_04))
    235c:	46007265 	strmi	r7, [r0], -r5, ror #4
    2360:	665f5253 			; <UNDEFINED> instruction: 0x665f5253
        TimerA2UD_IrqHandler();
    2364:	50434800 	subpl	r4, r3, r0, lsl #16
    2368:	00303141 	eorseq	r3, r0, r1, asr #2
        TimerA2CMP_IrqHandler();
    236c:	41504348 	cmpmi	r0, r8, asr #6
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_06))
    2370:	73003131 	movwvc	r3, #305	; 0x131
    2374:	695f6374 	ldmdbvs	pc, {r2, r4, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
        TimerA3OV_IrqHandler();
    2378:	5f63746e 	svcpl	0x0063746e
    237c:	63696d6e 	cmnvs	r9, #7040	; 0x1b80
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_07))
    2380:	665f7266 	ldrbvs	r7, [pc], -r6, ror #4
    2384:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
        TimerA3UD_IrqHandler();
    2388:	5300745f 	movwpl	r7, #1119	; 0x45f
        TimerA3CMP_IrqHandler();
    238c:	00434e49 	subeq	r4, r3, r9, asr #28
    2390:	51524945 	cmppl	r2, r5, asr #18
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_09))
    2394:	30315243 	eorscc	r5, r1, r3, asr #4
    2398:	52494500 	subpl	r4, r9, #0, 10
        TimerA4OV_IrqHandler();
    239c:	31524351 	cmpcc	r2, r1, asr r3
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_10))
    23a0:	50530031 	subspl	r0, r3, r1, lsr r0
    23a4:	4b42504c 	blmi	10964dc <__ram_ret_data_start+0x1092c4c>
        TimerA4UD_IrqHandler();
    23a8:	49450032 	stmdbmi	r5, {r1, r4, r5}^
    23ac:	52435152 	subpl	r5, r3, #-2147483628	; 0x80000014
        TimerA4CMP_IrqHandler();
    23b0:	45003231 	strmi	r3, [r0, #-561]	; 0xfffffdcf
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_12))
    23b4:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    23b8:	00333152 	eorseq	r3, r3, r2, asr r1
        TimerA5OV_IrqHandler();
    23bc:	51524945 	cmppl	r2, r5, asr #18
    23c0:	34315243 	ldrtcc	r5, [r1], #-579	; 0xfffffdbd
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_13))
    23c4:	5f6e6500 	svcpl	0x006e6500
    23c8:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e
        TimerA5UD_IrqHandler();
    23cc:	745f746c 	ldrbvc	r7, [pc], #-1132	; 23d4 <IRQ136_Handler+0x288>
        TimerA5CMP_IrqHandler();
    23d0:	46434f00 	strbmi	r4, [r3], -r0, lsl #30
    23d4:	564c4344 	strbpl	r4, [ip], -r4, asr #6
    if ((u32Tmp1 & BIT_MASK_12) && (u32Tmp1 & BIT_MASK_14) && (VSSEL136 & BIT_MASK_16))
    23d8:	4c46004c 	mcrrmi	0, 4, r0, r6, cr12
    23dc:	4c5f4741 	mrrcmi	7, 4, r4, pc, cr1	; <UNPREDICTABLE>
        TimerA6OV_IrqHandler();
    23e0:	46003153 			; <UNDEFINED> instruction: 0x46003153
    if ((u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_15) && (VSSEL136 & BIT_MASK_17))
    23e4:	5f47414c 	svcpl	0x0047414c
    23e8:	0032534c 	eorseq	r5, r2, ip, asr #6
        TimerA6UD_IrqHandler();
    23ec:	5f544e49 	svcpl	0x00544e49
    23f0:	33433249 	movtcc	r3, #12873	; 0x3249
        TimerA6CMP_IrqHandler();
    23f4:	4958545f 	ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
        u32Tmp1 = M4_USBFS->GINTMSK & 0xF77CFCFBul;
    23f8:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
        u32Tmp2 = M4_USBFS->GINTSTS & 0xF77CFCFBul;
    23fc:	665f3238 			; <UNDEFINED> instruction: 0x665f3238
        if ((u32Tmp1 & u32Tmp2) && (VSSEL136 & BIT_MASK_19))
    2400:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    2404:	5f373030 	svcpl	0x00373030
    2408:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    240c:	42415300 	submi	r5, r1, #0, 6
    2410:	45005247 	strmi	r5, [r0, #-583]	; 0xfffffdb9
            UsbGlobal_IrqHandler();
    2414:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
        Usart1RxErr_IrqHandler();
    2418:	5f313152 	svcpl	0x00313152
    241c:	50480066 	subpl	r0, r8, r6, rrx
        Usart1RxEnd_IrqHandler();
    2420:	4d495452 	cfstrdmi	mvd5, [r9, #-328]	; 0xfffffeb8
        Usart1TxEmpty_IrqHandler();
    2424:	63747300 	cmnvs	r4, #0, 6
    2428:	616d645f 	cmnvs	sp, pc, asr r4
        Usart1TxEnd_IrqHandler();
    242c:	6e6f6d5f 	mcrvs	13, 3, r6, cr15, cr15, {2}
        Usart1RxTO_IrqHandler();
    2430:	65736e64 	ldrbvs	r6, [r3, #-3684]!	; 0xfffff19c
    2434:	6c746371 	ldclvs	3, cr6, [r4], #-452	; 0xfffffe3c
        Usart2RxErr_IrqHandler();
    2438:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
        Usart2RxEnd_IrqHandler();
    243c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 2444 <IRQ136_Handler+0x2f8>
    2440:	63747300 	cmnvs	r4, #0, 6
        Usart2TxEmpty_IrqHandler();
    2444:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
        Usart2TxEnd_IrqHandler();
    2448:	645f7366 	ldrbvs	r7, [pc], #-870	; 2450 <IRQ136_Handler+0x304>
    244c:	746e6961 	strbtvc	r6, [lr], #-2401	; 0xfffff69f
        Usart2RxTO_IrqHandler();
    2450:	5f6b736d 	svcpl	0x006b736d
}
    2454:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    2458:	00745f64 	rsbseq	r5, r4, r4, ror #30
    245c:	45494449 	strbmi	r4, [r9, #-1097]	; 0xfffffbb7
    2460:	43434800 	movtmi	r4, #14336	; 0x3800
    2464:	32524148 	subscc	r4, r2, #72, 2
    2468:	7300665f 	movwvc	r6, #1631	; 0x65f
    246c:	755f6374 	ldrbvc	r6, [pc, #-884]	; 2100 <IRQ132_Handler+0x144>
    2470:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    2474:	6569645f 	strbvs	r6, [r9, #-1119]!	; 0xfffffba1
    2478:	66787470 			; <UNDEFINED> instruction: 0x66787470
    247c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    2480:	745f646c 	ldrbvc	r6, [pc], #-1132	; 2488 <IRQ137_Handler+0x4>
{
    2484:	43414e00 	movtmi	r4, #7680	; 0x1e00
    uint32_t VSSEL137 = M4_INTC->VSSEL137;
    2488:	4c43464b 	mcrrmi	6, 4, r4, r3, cr11
    u32Tmp1 = M4_USART3->SR;
    248c:	6e650052 	mcrvs	0, 3, r0, cr5, cr2, {2}
    2490:	53746e49 	cmnpl	r4, #1168	; 0x490
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_00))
    2494:	4f006372 	svcmi	0x00006372
    2498:	525a4643 	subspl	r4, sl, #70254592	; 0x4300000
    249c:	00485548 	subeq	r5, r8, r8, asr #10
    24a0:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    24a4:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_01))
    24a8:	364c4553 			; <UNDEFINED> instruction: 0x364c4553
    24ac:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    24b0:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_02))
    24b4:	3933314c 	ldmdbcc	r3!, {r2, r3, r6, r8, ip, sp}
    24b8:	5400665f 	strpl	r6, [r0], #-1631	; 0xfffff9a1
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_03))
    24bc:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    24c0:	43473336 	movtmi	r3, #29494	; 0x7336
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_04))
    24c4:	495f464d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, lr}^	; <UNPREDICTABLE>
    24c8:	61487172 	hvcvs	34578	; 0x8712
    24cc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    24d0:	54440072 	strbpl	r0, [r4], #-114	; 0xffffff8e
    24d4:	444e4542 	strbmi	r4, [lr], #-1346	; 0xfffffabe
    u32Tmp1 = M4_USART4->SR;
    24d8:	524c5300 	subpl	r5, ip, #0, 6
    u32Tmp2 = M4_USART4->CR1;
    24dc:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    if ((u32Tmp2 & BIT_MASK_05) && (u32Tmp1 & (BIT_MASK_00 | BIT_MASK_01 | BIT_MASK_03)) && (VSSEL137 & BIT_MASK_05))
    24e0:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    24e4:	47313672 			; <UNDEFINED> instruction: 0x47313672
    24e8:	5f434d43 	svcpl	0x00434d43
    24ec:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    24f0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_06))
    24f4:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    24f8:	52524558 	subspl	r4, r2, #88, 10	; 0x16000000
    24fc:	42544400 	subsmi	r4, r4, #0, 8
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_07))
    2500:	00554e45 	subseq	r4, r5, r5, asr #28
    2504:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    if ((u32Tmp2 & u32Tmp1) && (VSSEL137 & BIT_MASK_08))
    2508:	5f375a49 	svcpl	0x00375a49
    250c:	344d0066 	strbcc	r0, [sp], #-102	; 0xffffff9a
    if ((u32Tmp2 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08) && (VSSEL137 & BIT_MASK_09))
    2510:	414d445f 	cmpmi	sp, pc, asr r4
    2514:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2518:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    251c:	4f4d5400 	svcmi	0x004d5400
    2520:	00465455 	subeq	r5, r6, r5, asr r4
    u32Tmp1 = M4_SPI1->CR1;
    2524:	5a46434f 	bpl	1193268 <__ram_ret_data_start+0x118f9d8>
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_11))
    2528:	48564852 	ldmdami	r6, {r1, r4, r6, fp, lr}^
    252c:	46434100 	strbmi	r4, [r3], -r0, lsl #2
    2530:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    2534:	49434800 	stmdbmi	r3, {fp, lr}^
    2538:	5f37544e 	svcpl	0x0037544e
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_12))
    253c:	45530066 	ldrbmi	r0, [r3, #-102]	; 0xffffff9a
    2540:	5f37374c 	svcpl	0x0037374c
    2544:	45530066 	ldrbmi	r0, [r3, #-102]	; 0xffffff9a
    2548:	5f30344c 	svcpl	0x0030344c
    254c:	70530066 	subsvc	r0, r3, r6, rrx
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_13))
    2550:	78523169 	ldmdavc	r2, {r0, r3, r5, r6, r8, ip, sp}^
    2554:	5f646e45 	svcpl	0x00646e45
    2558:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    255c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2560:	50007265 	andpl	r7, r0, r5, ror #4
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2564:	43324456 	teqmi	r2, #1442840576	; 0x56000000
    2568:	54005246 	strpl	r5, [r0], #-582	; 0xfffffdba
    256c:	41545353 	cmpmi	r4, r3, asr r3
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2570:	52490054 	subpl	r0, r9, #84	; 0x54
    2574:	4e455051 	mcrmi	0, 2, r5, cr5, cr1, {2}
    u32Tmp1 = M4_SPI2->CR1;
    2578:	49485300 	stmdbmi	r8, {r8, r9, ip, lr}^
    u32Tmp2 = M4_SPI2->SR;
    257c:	00574847 	subseq	r4, r7, r7, asr #16
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_16))
    2580:	5f544e49 	svcpl	0x00544e49
    2584:	31533249 	cmpcc	r3, r9, asr #4
    2588:	4958525f 	ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r9, ip, lr}^
    258c:	554f5152 	strbpl	r5, [pc, #-338]	; 2442 <IRQ136_Handler+0x2f6>
    2590:	4d430054 	stclmi	0, cr0, [r3, #-336]	; 0xfffffeb0
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_17))
    2594:	36524150 			; <UNDEFINED> instruction: 0x36524150
    2598:	4f00665f 	svcmi	0x0000665f
    259c:	525a4643 	subspl	r4, sl, #70254592	; 0x4300000
    25a0:	00485748 	subeq	r5, r8, r8, asr #14
    25a4:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_18))
    25a8:	00305a49 	eorseq	r5, r0, r9, asr #20
    25ac:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    25b0:	00315a49 	eorseq	r5, r1, r9, asr #20
    25b4:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    25b8:	00325a49 	eorseq	r5, r2, r9, asr #20
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    25bc:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    25c0:	00335a49 	eorseq	r5, r3, r9, asr #20
    25c4:	53544348 	cmppl	r4, #72, 6	; 0x20000001
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    25c8:	00345a49 	eorseq	r5, r4, r9, asr #20
    25cc:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    u32Tmp1 = M4_SPI3->CR1;
    25d0:	00355a49 	eorseq	r5, r5, r9, asr #20
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_21))
    25d4:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    25d8:	00365a49 	eorseq	r5, r6, r9, asr #20
    25dc:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    25e0:	00375a49 	eorseq	r5, r7, r9, asr #20
    25e4:	4e4f4342 	cdpmi	3, 4, cr4, cr15, cr2, {2}
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_22))
    25e8:	665f3152 			; <UNDEFINED> instruction: 0x665f3152
    25ec:	54434800 	strbpl	r4, [r3], #-2048	; 0xfffff800
    25f0:	395a4953 	ldmdbcc	sl, {r0, r1, r4, r6, r8, fp, lr}^
    25f4:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_23))
    25f8:	5f303431 	svcpl	0x00303431
    25fc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    2600:	53435200 	movtpl	r5, #12800	; 0x3200
    2604:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    2608:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    260c:	665f3672 			; <UNDEFINED> instruction: 0x665f3672
    2610:	726e6f63 	rsbvc	r6, lr, #396	; 0x18c
    2614:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2618:	745f646c 	ldrbvc	r6, [pc], #-1132	; 2620 <IRQ137_Handler+0x19c>
    u32Tmp1 = M4_SPI4->CR1;
    261c:	63747300 	cmnvs	r4, #0, 6
    u32Tmp2 = M4_SPI4->SR;
    2620:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
    if ((u32Tmp1 & BIT_MASK_10) && (u32Tmp2 & BIT_MASK_07) && (VSSEL137 & BIT_MASK_26))
    2624:	69655f63 	stmdbvs	r5!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    2628:	665f7266 	ldrbvs	r7, [pc], -r6, ror #4
    262c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    2630:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    if ((u32Tmp1 & BIT_MASK_09) && (u32Tmp2 & BIT_MASK_05) && (VSSEL137 & BIT_MASK_27))
    2634:	52316332 	eorspl	r6, r1, #-939524096	; 0xc8000000
    2638:	646e4578 	strbtvs	r4, [lr], #-1400	; 0xfffffa88
    263c:	7172495f 	cmnvc	r2, pc, asr r9
    2640:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    2644:	0072656c 	rsbseq	r6, r2, ip, ror #10
    if ((u32Tmp1 & BIT_MASK_11) && (!(u32Tmp2 & BIT_MASK_00)) && (VSSEL137 & BIT_MASK_28))
    2648:	764e6e65 	strbvc	r6, [lr], -r5, ror #28
    264c:	61426369 	cmpvs	r2, r9, ror #6
    2650:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    2654:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    if ((u32Tmp1 & BIT_MASK_08)                                                 &&  \
    2658:	665f3635 			; <UNDEFINED> instruction: 0x665f3635
    265c:	4d434f00 	stclmi	15, cr4, [r3, #-0]
    2660:	00485552 	subeq	r5, r8, r2, asr r5
        ((u32Tmp2 & (BIT_MASK_00 | BIT_MASK_02 | BIT_MASK_03 | BIT_MASK_04)))   &&  \
    2664:	52415453 	subpl	r5, r1, #1392508928	; 0x53000000
    2668:	4f004654 	svcmi	0x00004654
        Usart3RxErr_IrqHandler();
    266c:	55524d43 	ldrbpl	r4, [r2, #-3395]	; 0xfffff2bd
    2670:	504f004c 	subpl	r0, pc, ip, asr #32
        Usart3RxEnd_IrqHandler();
    2674:	55484344 	strbpl	r4, [r8, #-836]	; 0xfffffcbc
        Usart3TxEmpty_IrqHandler();
    2678:	54530048 	ldrbpl	r0, [r3], #-72	; 0xffffffb8
    267c:	53545241 	cmppl	r4, #268435460	; 0x10000004
        Usart3TxEnd_IrqHandler();
    2680:	63747300 	cmnvs	r4, #0, 6
        Usart3RxTO_IrqHandler();
    2684:	6332695f 	teqvs	r2, #1556480	; 0x17c000
    2688:	3172635f 	cmncc	r2, pc, asr r3
        Usart4RxErr_IrqHandler();
    268c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
        Usart4RxEnd_IrqHandler();
    2690:	745f646c 	ldrbvc	r6, [pc], #-1132	; 2698 <IRQ137_Handler+0x214>
    2694:	54534800 	ldrbpl	r4, [r3], #-2048	; 0xfffff800
        Usart4TxEmpty_IrqHandler();
    2698:	665f5250 			; <UNDEFINED> instruction: 0x665f5250
        Usart4TxEnd_IrqHandler();
    269c:	50525300 	subspl	r5, r2, r0, lsl #6
    26a0:	49004254 	stmdbmi	r0, {r2, r4, r6, r9, lr}
        Usart4RxTO_IrqHandler();
    26a4:	3630746e 	ldrtcc	r7, [r0], -lr, ror #8
        Spi1RxEnd_IrqHandler();
    26a8:	52495f39 	subpl	r5, r9, #57, 30	; 0xe4
    26ac:	65006e51 	strvs	r6, [r0, #-3665]	; 0xfffff1af
        Spi1TxEmpty_IrqHandler();
    26b0:	6e695f6e 	cdpvs	15, 6, cr5, cr9, cr14, {3}
        Spi1Idle_IrqHandler();
    26b4:	72735f74 	rsbsvc	r5, r3, #116, 30	; 0x1d0
    26b8:	4e530063 	cdpmi	0, 5, cr0, cr3, cr3, {3}
        Spi1Err_IrqHandler();
    26bc:	43004b41 	movwmi	r4, #2881	; 0xb41
        Spi2RxEnd_IrqHandler();
    26c0:	4442534d 	strbmi	r5, [r2], #-845	; 0xfffffcb3
    26c4:	50530046 	subspl	r0, r3, r6, asr #32
        Spi2TxEmpty_IrqHandler();
    26c8:	49524550 	ldmdbmi	r2, {r4, r6, r8, sl, lr}^
        Spi2Idle_IrqHandler();
    26cc:	50530041 	subspl	r0, r3, r1, asr #32
    26d0:	49524550 	ldmdbmi	r2, {r4, r6, r8, sl, lr}^
        Spi2Err_IrqHandler();
    26d4:	56500042 	ldrbpl	r0, [r0], -r2, asr #32
        Spi3RxEnd_IrqHandler();
    26d8:	52463244 	subpl	r3, r6, #68, 4	; 0x40000004
    26dc:	4e4f4d00 	cdpmi	13, 4, cr4, cr15, cr0, {0}
        Spi3TxEmpty_IrqHandler();
    26e0:	54435444 	strbpl	r5, [r3], #-1092	; 0xfffffbbc
        Spi3Idle_IrqHandler();
    26e4:	665f324c 	ldrbvs	r3, [pc], -ip, asr #4
    26e8:	504f4500 	subpl	r4, pc, r0, lsl #10
        Spi3Err_IrqHandler();
    26ec:	554c4344 	strbpl	r4, [ip, #-836]	; 0xfffffcbc
        Spi4RxEnd_IrqHandler();
    26f0:	434f004c 	movtmi	r0, #61516	; 0xf04c
    26f4:	4856524d 	ldmdami	r6, {r0, r2, r3, r6, r9, ip, lr}^
        Spi4TxEmpty_IrqHandler();
    26f8:	4d434f00 	stclmi	15, cr4, [r3, #-0]
        Spi4Idle_IrqHandler();
    26fc:	004c5652 	subeq	r5, ip, r2, asr r6
    2700:	4344504f 	movtmi	r5, #16463	; 0x404f
        Spi4Err_IrqHandler();
    2704:	00485648 	subeq	r5, r8, r8, asr #12
}
    2708:	30746e49 	rsbscc	r6, r4, r9, asr #28
    270c:	495f3635 	ldmdbmi	pc, {r0, r2, r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    2710:	006e5152 	rsbeq	r5, lr, r2, asr r1
    2714:	46434945 	strbmi	r4, [r3], -r5, asr #18
    2718:	00665f52 	rsbeq	r5, r6, r2, asr pc
    271c:	43505453 	cmpmi	r0, #1392508928	; 0x53000000
{
    2720:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    uint32_t VSSEL138 = M4_INTC->VSSEL138;
    2724:	665f3533 			; <UNDEFINED> instruction: 0x665f3533
    u32Tmp1 = M4_TMR41->OCSRU;
    2728:	54504e00 	ldrbpl	r4, [r0], #-3584	; 0xfffff200
    272c:	41534658 	cmpmi	r3, r8, asr r6
    if ((VSSEL138 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2730:	63747300 	cmnvs	r4, #0, 6
    2734:	616d645f 	cmnvs	sp, pc, asr r4
    2738:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
    273c:	31726c63 	cmncc	r2, r3, ror #24
    if ((VSSEL138 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2740:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    2744:	745f646c 	ldrbvc	r6, [pc], #-1132	; 274c <IRQ138_Handler+0x2c>
    2748:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    274c:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    u32Tmp1 = M4_TMR41->OCSRV;
    2750:	475f3334 	smmlarmi	pc, r4, r3, r3	; <UNPREDICTABLE>
    2754:	0046564f 	subeq	r5, r6, pc, asr #12
    if ((VSSEL138 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2758:	57445845 	strbpl	r5, [r4, -r5, asr #16]
    275c:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    2760:	5f333430 	svcpl	0x00333430
    2764:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    if ((VSSEL138 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2768:	4e494300 	cdpmi	3, 4, cr4, cr9, cr0, {0}
    276c:	4e455354 	mcrmi	3, 2, r5, cr5, cr4, {2}
    2770:	63747300 	cmnvs	r4, #0, 6
    2774:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    u32Tmp1 = M4_TMR41->OCSRW;
    2778:	645f7366 	ldrbvs	r7, [pc], #-870	; 2780 <IRQ138_Handler+0x60>
    if ((VSSEL138 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    277c:	6d70656f 	cfldr64vs	mvdx6, [r0, #-444]!	; 0xfffffe44
    2780:	665f6b73 			; <UNDEFINED> instruction: 0x665f6b73
    2784:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    2788:	4500745f 	strmi	r7, [r0, #-1119]	; 0xfffffba1
    if ((VSSEL138 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    278c:	4344504f 	movtmi	r5, #16463	; 0x404f
    2790:	004c564c 	subeq	r5, ip, ip, asr #12
    2794:	30746e49 	rsbscc	r6, r4, r9, asr #28
    2798:	495f3033 	ldmdbmi	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    u32Tmp1 = M4_TMR41->CCSR;
    279c:	006e5152 	rsbeq	r5, lr, r2, asr r1
    27a0:	504d4554 	subpl	r4, sp, r4, asr r5
    if ((VSSEL138 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    27a4:	00465954 	subeq	r5, r6, r4, asr r9
    27a8:	52415845 	subpl	r5, r1, #4521984	; 0x450000
    27ac:	44504f00 	ldrbmi	r4, [r0], #-3840	; 0xfffff100
    27b0:	48574843 	ldmdami	r7, {r0, r1, r6, fp, lr}^
    27b4:	4f434300 	svcmi	0x00434300
    if ((VSSEL138 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    27b8:	5f31524e 	svcpl	0x0031524e
    27bc:	78450066 	stmdavc	r5, {r1, r2, r5, r6}^
    27c0:	746e6974 	strbtvc	r6, [lr], #-2420	; 0xfffff68c
    27c4:	495f3730 	ldmdbmi	pc, {r4, r5, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    u32Tmp1 = M4_TMR41->RCSR;
    27c8:	61487172 	hvcvs	34578	; 0x8712
    27cc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    if ((VSSEL138 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    27d0:	52490072 	subpl	r0, r9, #114	; 0x72
    27d4:	38323151 	ldmdacc	r2!, {r0, r4, r6, r8, ip, sp}
    27d8:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    27dc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    if ((VSSEL138 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    27e0:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    27e4:	0030414d 	eorseq	r4, r0, sp, asr #2
    27e8:	4d444348 	stclmi	3, cr4, [r4, #-288]	; 0xfffffee0
    27ec:	48003141 	stmdami	r0, {r0, r6, r8, ip, sp}
    27f0:	414d4443 	cmpmi	sp, r3, asr #8
    if ((VSSEL138 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    27f4:	43480032 	movtmi	r0, #32818	; 0x8032
    27f8:	33414d44 	movtcc	r4, #7492	; 0x1d44
    27fc:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    u32Tmp1 = M4_TMR42->OCSRU;
    2800:	0035414d 	eorseq	r4, r5, sp, asr #2
    2804:	314c4553 	cmpcc	ip, r3, asr r5
    if ((VSSEL138 & BIT_MASK_16) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2808:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    280c:	4d444348 	stclmi	3, cr4, [r4, #-288]	; 0xfffffee0
    2810:	48003741 	stmdami	r0, {r0, r6, r8, r9, sl, ip, sp}
    if ((VSSEL138 & BIT_MASK_17) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2814:	414d4443 	cmpmi	sp, r3, asr #8
    2818:	43480038 	movtmi	r0, #32824	; 0x8038
    281c:	39414d44 	stmdbcc	r1, {r2, r6, r8, sl, fp, lr}^
    2820:	43494500 	movtmi	r4, #38144	; 0x9500
    u32Tmp1 = M4_TMR42->OCSRV;
    2824:	49005246 	stmdbmi	r0, {r1, r2, r6, r9, ip, lr}
    if ((VSSEL138 & BIT_MASK_18) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2828:	33315152 	teqcc	r1, #-2147483628	; 0x80000014
    282c:	61485f31 	cmpvs	r8, r1, lsr pc
    2830:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    2834:	54540072 	ldrbpl	r0, [r4], #-114	; 0xffffff8e
    if ((VSSEL138 & BIT_MASK_19) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2838:	00454658 	subeq	r4, r5, r8, asr r6
    283c:	69747845 	ldmdbvs	r4!, {r0, r2, r6, fp, ip, sp, lr}^
    2840:	3331746e 	teqcc	r1, #1845493760	; 0x6e000000
    u32Tmp1 = M4_TMR42->OCSRW;
    2844:	7172495f 	cmnvc	r2, pc, asr r9
    2848:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    if ((VSSEL138 & BIT_MASK_20) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    284c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2850:	4554504f 	ldrbmi	r5, [r4, #-79]	; 0xffffffb1
    2854:	5449444e 	strbpl	r4, [r9], #-1102	; 0xfffffbb2
    if ((VSSEL138 & BIT_MASK_21) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2858:	49430045 	stmdbmi	r3, {r0, r2, r6}^
    285c:	4e455345 	cdpmi	3, 4, cr5, cr5, cr5, {2}
    2860:	4f434400 	svcmi	0x00434400
    2864:	5600454d 	strpl	r4, [r0], -sp, asr #10
    u32Tmp1 = M4_TMR42->CCSR;
    2868:	4c455353 	mcrrmi	3, 5, r5, r5, cr3
    286c:	5f343331 	svcpl	0x00343331
    if ((VSSEL138 & BIT_MASK_22) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    2870:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    2874:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    2878:	735f3472 	cmpvc	pc, #1912602624	; 0x72000000
    287c:	76726d63 	ldrbtvc	r6, [r2], -r3, ror #26
    if ((VSSEL138 & BIT_MASK_23) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    2880:	69665f68 	stmdbvs	r6!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    2884:	5f646c65 	svcpl	0x00646c65
    2888:	4f450074 	svcmi	0x00450074
    288c:	4c434450 	cfstrdmi	mvd4, [r3], {80}	; 0x50
    u32Tmp1 = M4_TMR42->RCSR;
    2890:	44004c57 	strmi	r4, [r0], #-3159	; 0xfffff3a9
    2894:	5f317563 	svcpl	0x00317563
    if ((VSSEL138 & BIT_MASK_24) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    2898:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    289c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    28a0:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
    if ((VSSEL138 & BIT_MASK_25) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    28a4:	665f5252 			; <UNDEFINED> instruction: 0x665f5252
    28a8:	564e4900 	strbpl	r4, [lr], -r0, lsl #18
    28ac:	004c4553 	subeq	r4, ip, r3, asr r5
    28b0:	5f544e49 	svcpl	0x00544e49
    if ((VSSEL138 & BIT_MASK_26) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    28b4:	32434441 	subcc	r4, r3, #1090519040	; 0x41000000
    28b8:	434f455f 	movtmi	r4, #62815	; 0xf55f
    28bc:	4e490041 	cdpmi	0, 4, cr0, cr9, cr1, {2}
    28c0:	44415f54 	strbmi	r5, [r1], #-3924	; 0xfffff0ac
        Timer41GCMUH_IrqHandler();
    28c4:	455f3243 	ldrbmi	r3, [pc, #-579]	; 2689 <IRQ137_Handler+0x205>
    28c8:	0042434f 	subeq	r4, r2, pc, asr #6
        Timer41GCMUL_IrqHandler();
    28cc:	4c455356 	mcrrmi	3, 5, r5, r5, cr6
        Timer41GCMVH_IrqHandler();
    28d0:	53003033 	movwpl	r3, #51	; 0x33
    28d4:	00545254 	subseq	r5, r4, r4, asr r2
        Timer41GCMVL_IrqHandler();
    28d8:	41544144 	cmpmi	r4, r4, asr #2
        Timer41GCMWH_IrqHandler();
    28dc:	53555346 	cmppl	r5, #402653185	; 0x18000001
    28e0:	33750050 	cmncc	r5, #80	; 0x50
        Timer41GCMWL_IrqHandler();
    28e4:	706d5432 	rsbvc	r5, sp, r2, lsr r4
        Timer41GOV_IrqHandler();
    28e8:	33750031 	cmncc	r5, #49	; 0x31
    28ec:	706d5432 	rsbvc	r5, sp, r2, lsr r4
        Timer41GUD_IrqHandler();
    28f0:	74730032 	ldrbtvc	r0, [r3], #-50	; 0xffffffce
        Timer41ReloadU_IrqHandler();
    28f4:	70735f63 	rsbsvc	r5, r3, r3, ror #30
    28f8:	66635f69 	strbtvs	r5, [r3], -r9, ror #30
        Timer41ReloadV_IrqHandler();
    28fc:	665f3267 	ldrbvs	r3, [pc], -r7, ror #4
        Timer41ReloadW_IrqHandler();
    2900:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    2904:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
        Timer41GCMUH_IrqHandler();
    2908:	4e45544e 	cdpmi	4, 4, cr5, cr5, cr14, {2}
        Timer41GCMUL_IrqHandler();
    290c:	00464455 	subeq	r4, r6, r5, asr r4
    2910:	30515249 	subscc	r5, r1, r9, asr #4
        Timer42GCMVH_IrqHandler();
    2914:	485f3435 	ldmdami	pc, {r0, r2, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
        Timer42GCMVL_IrqHandler();
    2918:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    291c:	73007265 	movwvc	r7, #613	; 0x265
        Timer42GCMWH_IrqHandler();
    2920:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
        Timer42GCMWL_IrqHandler();
    2924:	636f6964 	cmnvs	pc, #100, 18	; 0x190000
    2928:	726f6e5f 	rsbvc	r6, pc, #1520	; 0x5f0
        Timer42GOV_IrqHandler();
    292c:	73746e69 	cmnvc	r4, #1680	; 0x690
        Timer42GUD_IrqHandler();
    2930:	69665f74 	stmdbvs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2934:	5f646c65 	svcpl	0x00646c65
        Timer42ReloadU_IrqHandler();
    2938:	57530074 			; <UNDEFINED> instruction: 0x57530074
        Timer42ReloadV_IrqHandler();
    293c:	55575444 	ldrbpl	r5, [r7, #-1092]	; 0xfffffbbc
    2940:	45004e45 	strmi	r4, [r0, #-3653]	; 0xfffff1bb
        Timer42ReloadW_IrqHandler();
    2944:	6e697478 	mcrvs	4, 3, r7, cr9, cr8, {3}
}
    2948:	5f343074 	svcpl	0x00343074
    294c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    2950:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
{
    2954:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
    uint32_t VSSEL139 = M4_INTC->VSSEL139;
    2958:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    u32Tmp1 = M4_TMR43->OCSRU;
    295c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2960:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    if ((VSSEL139 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2964:	54006570 	strpl	r6, [r0], #-1392	; 0xfffffa90
    2968:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    296c:	65523134 	ldrbvs	r3, [r2, #-308]	; 0xfffffecc
    2970:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
    if ((VSSEL139 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2974:	72495f55 	subvc	r5, r9, #340	; 0x154
    2978:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    297c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    u32Tmp1 = M4_TMR43->OCSRV;
    2980:	4d455000 	stclmi	0, cr5, [r5, #-0]
    2984:	4400444f 	strmi	r4, [r0], #-1103	; 0xfffffbb1
    if ((VSSEL139 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    2988:	5f337563 	svcpl	0x00337563
    298c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    2990:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    if ((VSSEL139 & BIT_MASK_03) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    2994:	73007265 	movwvc	r7, #613	; 0x265
    2998:	755f6374 	ldrbvc	r6, [pc, #-884]	; 262c <IRQ137_Handler+0x1a8>
    299c:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    29a0:	6963685f 	stmdbvs	r3!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}^
    u32Tmp1 = M4_TMR43->OCSRW;
    29a4:	736d746e 	cmnvc	sp, #1845493760	; 0x6e000000
    if ((VSSEL139 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_04) && (u32Tmp1 & BIT_MASK_06))
    29a8:	69665f6b 	stmdbvs	r6!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    29ac:	5f646c65 	svcpl	0x00646c65
    29b0:	45540074 	ldrbmi	r0, [r4, #-116]	; 0xffffff8c
    29b4:	4346444e 	movtmi	r4, #25678	; 0x644e
    if ((VSSEL139 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_05) && (u32Tmp1 & BIT_MASK_07))
    29b8:	4900524c 	stmdbmi	r0, {r2, r3, r6, r9, ip, lr}
    29bc:	32305152 	eorscc	r5, r0, #-2147483628	; 0x80000014
    29c0:	61485f36 	cmpvs	r8, r6, lsr pc
    u32Tmp1 = M4_TMR43->CCSR;
    29c4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    29c8:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    if ((VSSEL139 & BIT_MASK_06) && (u32Tmp1 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_09))
    29cc:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    29d0:	685f6172 	ldmdavs	pc, {r1, r4, r5, r6, r8, sp, lr}^	; <UNPREDICTABLE>
    29d4:	72707563 	rsbsvc	r7, r0, #415236096	; 0x18c00000
    29d8:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    if ((VSSEL139 & BIT_MASK_07) && (u32Tmp1 & BIT_MASK_13) && (u32Tmp1 & BIT_MASK_14))
    29dc:	745f646c 	ldrbvc	r6, [pc], #-1132	; 29e4 <IRQ139_Handler+0x90>
    29e0:	63747300 	cmnvs	r4, #0, 6
    29e4:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    29e8:	636f5f34 	cmnvs	pc, #52, 30	; 0xd0
    u32Tmp1 = M4_TMR43->RCSR;
    29ec:	5f777273 	svcpl	0x00777273
    29f0:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    if ((VSSEL139 & BIT_MASK_08) && (u32Tmp1 & BIT_MASK_00) && (u32Tmp1 & BIT_MASK_04))
    29f4:	00745f64 	rsbseq	r5, r4, r4, ror #30
    29f8:	69747845 	ldmdbvs	r4!, {r0, r2, r6, fp, ip, sp, lr}^
    29fc:	3231746e 	eorscc	r7, r1, #1845493760	; 0x6e000000
    2a00:	7172495f 	cmnvc	r2, pc, asr r9
    if ((VSSEL139 & BIT_MASK_09) && (u32Tmp1 & BIT_MASK_01) && (u32Tmp1 & BIT_MASK_08))
    2a04:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    2a08:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2a0c:	4f464946 	svcmi	0x00464946
    2a10:	43480052 	movtmi	r0, #32850	; 0x8052
    if ((VSSEL139 & BIT_MASK_10) && (u32Tmp1 & BIT_MASK_02) && (u32Tmp1 & BIT_MASK_12))
    2a14:	36544e49 	ldrbcc	r4, [r4], -r9, asr #28
    2a18:	49434800 	stmdbmi	r3, {fp, lr}^
    2a1c:	0039544e 	eorseq	r5, r9, lr, asr #8
}
    2a20:	45464e41 	strbmi	r4, [r6, #-3649]	; 0xfffff1bf
        Timer43GCMUH_IrqHandler();
    2a24:	7473004e 	ldrbtvc	r0, [r3], #-78	; 0xffffffb2
        Timer43GCMUL_IrqHandler();
    2a28:	66655f63 	strbtvs	r5, [r5], -r3, ror #30
    2a2c:	61665f6d 	cmnvs	r6, sp, ror #30
        Timer43GCMVH_IrqHandler();
    2a30:	5f747270 	svcpl	0x00747270
        Timer43GCMVL_IrqHandler();
    2a34:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    2a38:	00745f64 	rsbseq	r5, r4, r4, ror #30
        Timer43GCMWH_IrqHandler();
    2a3c:	31515249 	cmpcc	r1, r9, asr #4
        Timer43GCMWL_IrqHandler();
    2a40:	485f3330 	ldmdami	pc, {r4, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    2a44:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
        Timer43GOV_IrqHandler();
    2a48:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
        Timer43GUD_IrqHandler();
    2a4c:	34315152 	ldrtcc	r5, [r1], #-338	; 0xfffffeae
    2a50:	61485f30 	cmpvs	r8, r0, lsr pc
        Timer41ReloadU_IrqHandler();
    2a54:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
        Timer43ReloadV_IrqHandler();
    2a58:	69540072 	ldmdbvs	r4, {r1, r4, r5, r6}^
    2a5c:	4172656d 	cmnmi	r2, sp, ror #10
        Timer43ReloadW_IrqHandler();
    2a60:	504d4336 	subpl	r4, sp, r6, lsr r3
}
    2a64:	7172495f 	cmnvc	r2, pc, asr r9
    2a68:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
{
    2a6c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    uint32_t VSSEL140 = M4_INTC->VSSEL140;
    2a70:	5245434f 	subpl	r4, r5, #1006632961	; 0x3c000001
    u32Tmp1 = M4_EMB1->STAT;
    2a74:	00665f56 	rsbeq	r5, r6, r6, asr pc
    2a78:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_06))
    2a7c:	63747300 	cmnvs	r4, #0, 6
    2a80:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    2a84:	645f7366 	ldrbvs	r7, [pc], #-870	; 2a8c <IRQ140_Handler+0x20>
    u32Tmp1 = M4_EMB2->STAT;
    2a88:	73667874 	cmnvc	r6, #116, 16	; 0x740000
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_07))
    2a8c:	5f307374 	svcpl	0x00307374
    2a90:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    2a94:	00745f64 	rsbseq	r5, r4, r4, ror #30
    u32Tmp1 = M4_EMB3->STAT;
    2a98:	4c455356 	mcrrmi	3, 5, r5, r5, cr6
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_08))
    2a9c:	56003831 			; <UNDEFINED> instruction: 0x56003831
    2aa0:	314c4553 	cmpcc	ip, r3, asr r5
    2aa4:	4e490039 	mcrmi	0, 2, r0, cr9, cr9, {1}
    u32Tmp1 = M4_EMB4->STAT;
    2aa8:	53414d54 	movtpl	r4, #7508	; 0x1d54
    if ((u32Tmp1 & u32Tmp2) && (VSSEL140 & BIT_MASK_09))
    2aac:	4900304b 	stmdbmi	r0, {r0, r1, r3, r6, ip, sp}
    2ab0:	414d544e 	cmpmi	sp, lr, asr #8
    2ab4:	00314b53 	eorseq	r4, r1, r3, asr fp
    if(Set == bM4_I2S1_CTRL_TXIE)
    2ab8:	30746e49 	rsbscc	r6, r4, r9, asr #28
    2abc:	495f3239 	ldmdbmi	pc, {r0, r3, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
    if(Set == bM4_I2S1_CTRL_RXIE)
    2ac0:	006e5152 	rsbeq	r5, lr, r2, asr r1
    2ac4:	4e414650 	mcrmi	6, 2, r4, cr1, cr0, {2}
    if(Set == bM4_I2S1_CTRL_EIE)
    2ac8:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    2acc:	4b53414d 	blmi	14d3008 <__ram_ret_data_start+0x14cf778>
    if(Set == bM4_I2S2_CTRL_TXIE)
    2ad0:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    2ad4:	5f637473 	svcpl	0x00637473
    if(Set == bM4_I2S2_CTRL_RXIE)
    2ad8:	66627375 			; <UNDEFINED> instruction: 0x66627375
    2adc:	72675f73 	rsbvc	r5, r7, #460	; 0x1cc
    if(Set == bM4_I2S2_CTRL_EIE)
    2ae0:	69736678 	ldmdbvs	r3!, {r3, r4, r5, r6, r9, sl, sp, lr}^
    2ae4:	69665f7a 	stmdbvs	r6!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    if(Set == bM4_I2S3_CTRL_TXIE)
    2ae8:	5f646c65 	svcpl	0x00646c65
    2aec:	4f4e0074 	svcmi	0x004e0074
    if(Set == bM4_I2S3_CTRL_RXIE)
    2af0:	4e454946 	vmlsmi.f16	s9, s10, s12	; <UNPREDICTABLE>
    2af4:	4e004143 	adfmism	f4, f0, f3
    if(Set == bM4_I2S3_CTRL_EIE)
    2af8:	4549464f 	strbmi	r4, [r9, #-1615]	; 0xfffff9b1
    2afc:	0042434e 	subeq	r4, r2, lr, asr #6
    if(Set == bM4_I2S4_CTRL_TXIE)
    2b00:	54445753 	strbpl	r5, [r4], #-1875	; 0xfffff8ad
    2b04:	4e005246 	cdpmi	2, 0, cr5, cr0, cr6, {2}
    if(Set == bM4_I2S4_CTRL_RXIE)
    2b08:	4549464f 	strbmi	r4, [r9, #-1615]	; 0xfffff9b1
    2b0c:	0050434e 	subseq	r4, r0, lr, asr #6
    if(Set == bM4_I2S4_CTRL_EIE)
    2b10:	45424543 	strbmi	r4, [r2, #-1347]	; 0xfffffabd
    2b14:	004e4553 	subeq	r4, lr, r3, asr r5
        Emb1_IrqHandler();
    2b18:	4c455356 	mcrrmi	3, 5, r5, r5, cr6
    2b1c:	44003432 	strmi	r3, [r0], #-1074	; 0xfffffbce
        Emb2_IrqHandler();
    2b20:	54504549 	ldrbpl	r4, [r0], #-1353	; 0xfffffab7
        Emb3_IrqHandler();
    2b24:	315a4953 	cmpcc	sl, r3, asr r9
    2b28:	45535600 	ldrbmi	r5, [r3, #-1536]	; 0xfffffa00
        Emb4_IrqHandler();
    2b2c:	0038324c 	eorseq	r3, r8, ip, asr #4
        if ((Set == bM4_I2S1_SR_TXBA) && (VSSEL140 & BIT_MASK_16))
    2b30:	5f637473 	svcpl	0x00637473
    2b34:	5f633269 	svcpl	0x00633269
    2b38:	5f727264 	svcpl	0x00727264
    2b3c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
            I2s1Tx_IrqHandler();
    2b40:	00745f64 	rsbseq	r5, r4, r4, ror #30
        if ((Set == bM4_I2S1_SR_RXBA) && (VSSEL140 & BIT_MASK_17))
    2b44:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    2b48:	5f355a49 	svcpl	0x00355a49
    2b4c:	41470066 	cmpmi	r7, r6, rrx
    2b50:	46434248 	strbmi	r4, [r3], -r8, asr #4
            I2s1Rx_IrqHandler();
    2b54:	00665f47 	rsbeq	r5, r6, r7, asr #30
        if ((M4_I2S1->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_18))
    2b58:	5f637473 	svcpl	0x00637473
    2b5c:	34726d74 	ldrbtcc	r6, [r2], #-3444	; 0xfffff28c
    2b60:	7363735f 	cmnvc	r3, #2080374785	; 0x7c000001
    2b64:	5f6c7672 	svcpl	0x006c7672
            I2s1Err_IrqHandler();
    2b68:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    2b6c:	00745f64 	rsbseq	r5, r4, r4, ror #30
        if ((Set == bM4_I2S2_SR_TXBA) && (VSSEL140 & BIT_MASK_19))
    2b70:	5f637473 	svcpl	0x00637473
    2b74:	6f696473 	svcvs	0x00696473
    2b78:	72655f63 	rsbvc	r5, r5, #396	; 0x18c
            I2s2Tx_IrqHandler();
    2b7c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
    2b80:	6e657473 	mcrvs	4, 3, r7, cr5, cr3, {3}
        if ((Set == bM4_I2S2_SR_RXBA) && (VSSEL140 & BIT_MASK_20))
    2b84:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    2b88:	745f646c 	ldrbvc	r6, [pc], #-1132	; 2b90 <IRQ140_Handler+0x124>
    2b8c:	4b434500 	blmi	10d3f94 <__ram_ret_data_start+0x10d0704>
            I2s2Rx_IrqHandler();
    2b90:	50004e45 	andpl	r4, r0, r5, asr #28
    2b94:	55525346 	ldrbpl	r5, [r2, #-838]	; 0xfffffcba
        if ((M4_I2S2->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_21))
    2b98:	53465000 	movtpl	r5, #24576	; 0x6000
    2b9c:	50005652 	andpl	r5, r0, r2, asr r6
    2ba0:	57525346 	ldrbpl	r5, [r2, -r6, asr #6]
    2ba4:	43444100 	movtmi	r4, #16640	; 0x4100
            I2s2Err_IrqHandler();
    2ba8:	71655331 	cmnvc	r5, r1, lsr r3
        if ((Set == bM4_I2S3_SR_TXBA) && (VSSEL140 & BIT_MASK_22))
    2bac:	5f706d43 	svcpl	0x00706d43
    2bb0:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    2bb4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2bb8:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
            I2s3Tx_IrqHandler();
    2bbc:	54554f4d 	ldrbpl	r4, [r5], #-3917	; 0xfffff0b3
        if ((Set == bM4_I2S3_SR_RXBA) && (VSSEL140 & BIT_MASK_23))
    2bc0:	54004e45 	strpl	r4, [r0], #-3653	; 0xfffff1bb
    2bc4:	54504d45 	ldrbpl	r4, [r0], #-3397	; 0xfffff2bb
    2bc8:	00454959 	subeq	r4, r5, r9, asr r9
    2bcc:	48424d53 	stmdami	r2, {r0, r1, r4, r6, r8, sl, fp, lr}^
            I2s3Rx_IrqHandler();
    2bd0:	4654534f 	ldrbmi	r5, [r4], -pc, asr #6
        if ((M4_I2S3->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_24))
    2bd4:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    2bd8:	4556455f 	ldrbmi	r4, [r6, #-1375]	; 0xfffffaa1
    2bdc:	505f544e 	subspl	r5, pc, lr, asr #8
    2be0:	3154524f 	cmpcc	r4, pc, asr #4
            I2s3Err_IrqHandler();
    2be4:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    2be8:	4556455f 	ldrbmi	r4, [r6, #-1375]	; 0xfffffaa1
        if ((Set == bM4_I2S4_SR_TXBA) && (VSSEL140 & BIT_MASK_25))
    2bec:	505f544e 	subspl	r5, pc, lr, asr #8
    2bf0:	3254524f 	subscc	r5, r4, #-268435452	; 0xf0000004
    2bf4:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
            I2s4Tx_IrqHandler();
    2bf8:	4556455f 	ldrbmi	r4, [r6, #-1375]	; 0xfffffaa1
    2bfc:	505f544e 	subspl	r5, pc, lr, asr #8
        if ((Set == bM4_I2S4_SR_RXBA) && (VSSEL140 & BIT_MASK_26))
    2c00:	3354524f 	cmpcc	r4, #-268435452	; 0xf0000004
    2c04:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    2c08:	4556455f 	ldrbmi	r4, [r6, #-1375]	; 0xfffffaa1
            I2s4Rx_IrqHandler();
    2c0c:	505f544e 	subspl	r5, pc, lr, asr #8
    2c10:	3454524f 	ldrbcc	r5, [r4], #-591	; 0xfffffdb1
        if ((M4_I2S4->ER & (BIT_MASK_00 | BIT_MASK_01)) && (VSSEL140 & BIT_MASK_27))
    2c14:	53554200 	cmppl	r5, #0, 4
    2c18:	43444c48 	movtmi	r4, #19528	; 0x4c48
    2c1c:	44004c54 	strmi	r4, [r0], #-3156	; 0xfffff3ac
    2c20:	665f5254 			; <UNDEFINED> instruction: 0x665f5254
    2c24:	46455200 	strbmi	r5, [r5], -r0, lsl #4
            I2s4Err_IrqHandler();
    2c28:	47534d5f 			; <UNDEFINED> instruction: 0x47534d5f
}
    2c2c:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    2c30:	5f383331 	svcpl	0x00383331
    2c34:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    2c38:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    2c3c:	665f3935 			; <UNDEFINED> instruction: 0x665f3935
    2c40:	61735500 	cmnvs	r3, r0, lsl #10
    2c44:	52337472 	eorspl	r7, r3, #1912602624	; 0x72000000
    2c48:	5f4f5478 	svcpl	0x004f5478
    2c4c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    2c50:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2c54:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
    2c58:	53534150 	cmppl	r3, #80, 2
    2c5c:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    2c60:	4c56534d 	mrrcmi	3, 4, r5, r6, cr13
    2c64:	63747300 	cmnvs	r4, #0, 6
    2c68:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    2c6c:	6376615f 	cmnvs	r6, #-1073741801	; 0xc0000017
    2c70:	6c657368 	stclvs	3, cr7, [r5], #-416	; 0xfffffe60
    2c74:	665f3172 			; <UNDEFINED> instruction: 0x665f3172
    2c78:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    2c7c:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    2c80:	3231746e 	eorscc	r7, r1, #1845493760	; 0x6e000000
    2c84:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    2c88:	50006e51 	andpl	r6, r0, r1, asr lr
    2c8c:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    2c90:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    2c94:	4d444348 	stclmi	3, cr4, [r4, #-288]	; 0xfffffee0
    2c98:	00303141 	eorseq	r3, r0, r1, asr #2
{
    2c9c:	5046434f 	subpl	r4, r6, pc, asr #6
    uint32_t  VSSEL141 = M4_INTC->VSSEL141;
    2ca0:	4c554c4b 	mrrcmi	12, 4, r4, r5, cr11
    if(Set == bM4_I2C1_CR2_RFULLIE)
    2ca4:	4f434600 	svcmi	0x00434600
    2ca8:	665f524e 	ldrbvs	r5, [pc], -lr, asr #4
    if(Set == bM4_I2C1_CR2_TENDIE)
    2cac:	4f434300 	svcmi	0x00434300
    2cb0:	5f37524e 	svcpl	0x0037524e
    if(Set == bM4_I2C1_CR2_TEMPTYIE)
    2cb4:	53500066 	cmppl	r0, #102	; 0x66
    2cb8:	5f544154 	svcpl	0x00544154
    u32Tmp1 = M4_I2C1->CR2 & 0x00F05217ul;
    2cbc:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    u32Tmp2 = M4_I2C1->SR & 0x00F05217ul;
    2cc0:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_07))
    2cc4:	705f3672 	subsvc	r3, pc, r2, ror r6	; <UNPREDICTABLE>
    2cc8:	72627265 	rsbvc	r7, r2, #1342177286	; 0x50000006
    2ccc:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    if(Set == bM4_I2C2_CR2_RFULLIE)
    2cd0:	745f646c 	ldrbvc	r6, [pc], #-1132	; 2cd8 <IRQ141_Handler+0x3c>
    2cd4:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    if(Set == bM4_I2C2_CR2_TENDIE)
    2cd8:	5f323131 	svcpl	0x00323131
    2cdc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    if(Set == bM4_I2C2_CR2_TEMPTYIE)
    2ce0:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    2ce4:	31307265 	teqcc	r0, r5, ror #4
    u32Tmp1 = M4_I2C2->CR2 & 0x00F05217ul;
    2ce8:	414d4347 	cmpmi	sp, r7, asr #6
    u32Tmp2 = M4_I2C2->SR & 0x00F05217ul;
    2cec:	7172495f 	cmnvc	r2, pc, asr r9
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_11))
    2cf0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    2cf4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2cf8:	5f637473 	svcpl	0x00637473
    if(Set == bM4_I2C3_CR2_RFULLIE)
    2cfc:	63746e69 	cmnvs	r4, #1680	; 0x690
    2d00:	6369655f 	cmnvs	r9, #398458880	; 0x17c00000
    if(Set == bM4_I2C3_CR2_TENDIE)
    2d04:	665f7266 	ldrbvs	r7, [pc], -r6, ror #4
    2d08:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    2d0c:	5200745f 	andpl	r7, r0, #1593835520	; 0x5f000000
    if(Set == bM4_I2C3_CR2_TEMPTYIE)
    2d10:	52494258 	subpl	r4, r9, #88, 4	; 0x80000005
    2d14:	004c5751 	subeq	r5, ip, r1, asr r7
    u32Tmp1 = M4_I2C3->CR2 & 0x00F05217ul;
    2d18:	5f544e49 	svcpl	0x00544e49
    u32Tmp2 = M4_I2C3->SR & 0x00F05217ul;
    2d1c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    if ((u32Tmp1 & u32Tmp2) && (VSSEL141 & BIT_MASK_15))
    2d20:	545f3254 	ldrbpl	r3, [pc], #-596	; 2d28 <IRQ141_Handler+0x8c>
    2d24:	73004943 	movwvc	r4, #2371	; 0x943
    2d28:	745f6374 	ldrbvc	r6, [pc], #-884	; 2d30 <IRQ141_Handler+0x94>
    2d2c:	5f61726d 	svcpl	0x0061726d
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD1DETFLG) && (VSSEL141 & BIT_MASK_17))
    2d30:	65746e63 	ldrbvs	r6, [r4, #-3683]!	; 0xfffff19d
    2d34:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD2DETFLG) && (VSSEL141 & BIT_MASK_18))
    2d38:	5f646c65 	svcpl	0x00646c65
    2d3c:	4f4e0074 	svcmi	0x004e0074
    2d40:	4e454946 	vmlsmi.f16	s9, s10, s12	; <UNPREDICTABLE>
    if(Set == bM4_FCM_RIER_ERRIE)
    2d44:	4f004147 	svcmi	0x00004147
    2d48:	4b504643 	blmi	141465c <__ram_ret_data_start+0x1410dcc>
    if(Set == bM4_FCM_RIER_MENDIE)
    2d4c:	004c564c 	subeq	r5, ip, ip, asr #12
    2d50:	5f544e49 	svcpl	0x00544e49
    2d54:	33495053 	movtcc	r5, #36947	; 0x9053
    if(Set == bM4_FCM_RIER_OVFIE)
    2d58:	4550535f 	ldrbmi	r5, [r0, #-863]	; 0xfffffca1
    2d5c:	43420049 	movtmi	r0, #8265	; 0x2049
    if ((M4_WDT->SR & (BIT_MASK_16 | BIT_MASK_17)) && (VSSEL141 & BIT_MASK_23))
    2d60:	5f525453 	svcpl	0x00525453
    2d64:	54440066 	strbpl	r0, [r4], #-102	; 0xffffff9a
    2d68:	004e4543 	subeq	r4, lr, r3, asr #10
    2d6c:	4d545645 	ldclmi	6, cr5, [r4, #-276]	; 0xfffffeec
    2d70:	004c5753 	subeq	r5, ip, r3, asr r7
        if ((Set == bM4_I2C1_SR_RFULLF) && (VSSEL141 & BIT_MASK_04))
    2d74:	43334843 	teqmi	r3, #4390912	; 0x430000
    2d78:	49004c54 	stmdbmi	r0, {r2, r4, r6, sl, fp, lr}
    2d7c:	3230746e 	eorscc	r7, r0, #1845493760	; 0x6e000000
    2d80:	52495f38 	subpl	r5, r9, #56, 30	; 0xe0
            I2c1RxEnd_IrqHandler();
    2d84:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
        if ((Set == bM4_I2C1_SR_TENDF) && (VSSEL141 & BIT_MASK_05))
    2d88:	4232616d 	eorsmi	r6, r2, #1073741851	; 0x4000001b
    2d8c:	5f336374 	svcpl	0x00336374
    2d90:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    2d94:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
            I2c1TxEnd_IrqHandler();
    2d98:	73007265 	movwvc	r7, #613	; 0x265
        if ((Set == bM4_I2C1_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_06))
    2d9c:	655f6374 	ldrbvs	r6, [pc, #-884]	; 2a30 <IRQ139_Handler+0xdc>
    2da0:	665f6d66 	ldrbvs	r6, [pc], -r6, ror #26
    2da4:	5f657469 	svcpl	0x00657469
    2da8:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
            I2c1TxEmpty_IrqHandler();
    2dac:	00745f64 	rsbseq	r5, r4, r4, ror #30
        I2c1Err_IrqHandler();
    2db0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    2db4:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
        if ((Set == bM4_I2C2_SR_RFULLF) && (VSSEL141 & BIT_MASK_08))
    2db8:	4f003439 	svcmi	0x00003439
    2dbc:	4b504643 	blmi	14146d0 <__ram_ret_data_start+0x1410e40>
    2dc0:	004c574c 	subeq	r5, ip, ip, asr #14
            I2c2RxEnd_IrqHandler();
    2dc4:	5f544e49 	svcpl	0x00544e49
    2dc8:	474e5254 	smlsldmi	r5, lr, r4, r2
        if ((Set == bM4_I2C2_SR_TENDF)  && (VSSEL141 & BIT_MASK_09))
    2dcc:	444e455f 	strbmi	r4, [lr], #-1375	; 0xfffffaa1
    2dd0:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    2dd4:	5f353130 	svcpl	0x00353130
            I2c2TxEnd_IrqHandler();
    2dd8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    2ddc:	46535400 	ldrbmi	r5, [r3], -r0, lsl #8
        if ((Set == bM4_I2C2_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_10))
    2de0:	52440046 	subpl	r0, r4, #70	; 0x46
    2de4:	44005450 	strmi	r5, [r0], #-1104	; 0xfffffbb0
    2de8:	45504549 	ldrbmi	r4, [r0, #-1353]	; 0xfffffab7
    2dec:	534d504d 	movtpl	r5, #53325	; 0xd04d
            I2c2TxEmpty_IrqHandler();
    2df0:	6954004b 	ldmdbvs	r4, {r0, r1, r3, r6}^
        I2c2Err_IrqHandler();
    2df4:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    2df8:	4d434732 	stclmi	7, cr4, [r3, #-200]	; 0xffffff38
        if ((Set == bM4_I2C3_SR_RFULLF) && (VSSEL141 & BIT_MASK_12))
    2dfc:	495f4c57 	ldmdbmi	pc, {r0, r1, r2, r4, r6, sl, fp, lr}^	; <UNPREDICTABLE>
    2e00:	61487172 	hvcvs	34578	; 0x8712
    2e04:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    2e08:	49440072 	stmdbmi	r4, {r1, r4, r5, r6}^
            I2c3RxEnd_IrqHandler();
    2e0c:	534d5045 	movtpl	r5, #53317	; 0xd045
        if ((Set == bM4_I2C3_SR_TENDF)  && (VSSEL141 & BIT_MASK_13))
    2e10:	5252004b 	subspl	r0, r2, #75	; 0x4b
    2e14:	49004c45 	stmdbmi	r0, {r0, r2, r6, sl, fp, lr}
    2e18:	3030746e 	eorscc	r7, r0, lr, ror #8
    2e1c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    2e20:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
            I2c3TxEnd_IrqHandler();
    2e24:	54554f4d 	ldrbpl	r4, [r5], #-3917	; 0xfffff0b3
        if ((Set == bM4_I2C3_SR_TEMPTYF) && (VSSEL141 & BIT_MASK_14))
    2e28:	4d004549 	cfstr32mi	mvfx4, [r0, #-292]	; 0xfffffedc
    2e2c:	50524e4f 	subspl	r4, r2, pc, asr #28
    2e30:	4d003054 	stcmi	0, cr3, [r0, #-336]	; 0xfffffeb0
    2e34:	50524e4f 	subspl	r4, r2, pc, asr #28
    2e38:	4d003154 	stfmis	f3, [r0, #-336]	; 0xfffffeb0
            I2c3TxEmpty_IrqHandler();
    2e3c:	50524e4f 	subspl	r4, r2, pc, asr #28
        I2c3Err_IrqHandler();
    2e40:	4d003254 	sfmmi	f3, 4, [r0, #-336]	; 0xfffffeb0
    2e44:	50524e4f 	subspl	r4, r2, pc, asr #28
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD1DETFLG) && (VSSEL141 & BIT_MASK_17))
    2e48:	49003354 	stmdbmi	r0, {r2, r4, r6, r8, r9, ip, sp}
    2e4c:	38305152 	ldmdacc	r0!, {r1, r4, r6, r8, ip, lr}
        Lvd1_IrqHandler();
    2e50:	61485f35 	cmpvs	r8, r5, lsr pc
    if((Set == bM4_SYSREG_PWR_PVDDSR_PVD2DETFLG) && (VSSEL141 & BIT_MASK_18))
    2e54:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    2e58:	69540072 	ldmdbvs	r4, {r1, r4, r5, r6}^
        Lvd2_IrqHandler();
    2e5c:	4172656d 	cmnmi	r2, sp, ror #10
    2e60:	504d4332 	subpl	r4, sp, r2, lsr r3
        if((Set == bM4_FCM_SR_ERRF) && (VSSEL141 & BIT_MASK_20))
    2e64:	7172495f 	cmnvc	r2, pc, asr r9
    2e68:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    2e6c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2e70:	5f637473 	svcpl	0x00637473
            FcmErr_IrqHandler();
    2e74:	5f616d64 	svcpl	0x00616d64
    2e78:	63326863 	teqvs	r2, #6488064	; 0x630000
        if((Set == bM4_FCM_SR_MENDF) && (VSSEL141 & BIT_MASK_21))
    2e7c:	665f6c74 			; <UNDEFINED> instruction: 0x665f6c74
    2e80:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    2e84:	4200745f 	andmi	r7, r0, #1593835520	; 0x5f000000
    2e88:	464d5355 			; <UNDEFINED> instruction: 0x464d5355
            FcmEnd_IrqHandler();
    2e8c:	44460052 	strbmi	r0, [r6], #-82	; 0xffffffae
    2e90:	00454f54 	subeq	r4, r5, r4, asr pc
        if((Set == bM4_FCM_SR_OVF) && (VSSEL141 & BIT_MASK_22))
    2e94:	4e494348 	cdpmi	3, 4, cr4, cr9, cr8, {2}
    2e98:	4b534d54 	blmi	14d63f0 <__ram_ret_data_start+0x14d2b60>
    2e9c:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    2ea0:	44414c53 	strbmi	r4, [r1], #-3155	; 0xfffff3ad
            FcmOV_IrqHandler();
    2ea4:	46315244 	ldrtmi	r5, [r1], -r4, asr #4
    2ea8:	00524c43 	subseq	r4, r2, r3, asr #24
        Wdt_IrqHandler();
    2eac:	50454944 	subpl	r4, r5, r4, asr #18
}
    2eb0:	5f4b534d 	svcpl	0x004b534d
    2eb4:	4c530066 	mrrcmi	0, 6, r0, r3, cr6
    2eb8:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    2ebc:	4c434630 	mcrrmi	6, 3, r4, r3, cr0
    2ec0:	69540052 	ldmdbvs	r4, {r1, r4, r6}^
    2ec4:	3672656d 	ldrbtcc	r6, [r2], -sp, ror #10
    2ec8:	54444731 	strbpl	r4, [r4], #-1841	; 0xfffff8cf
    2ecc:	7172495f 	cmnvc	r2, pc, asr r9
    2ed0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    2ed4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2ed8:	45464341 	strbmi	r4, [r6, #-833]	; 0xfffffcbf
    2edc:	4f44004e 	svcmi	0x0044004e
    2ee0:	54435045 	strbpl	r5, [r3], #-69	; 0xffffffbb
    2ee4:	665f324c 	ldrbvs	r3, [pc], -ip, asr #4
    2ee8:	45535600 	ldrbmi	r5, [r3, #-1536]	; 0xfffffa00
    2eec:	0030314c 	eorseq	r3, r0, ip, asr #2
    2ef0:	4c455356 	mcrrmi	3, 5, r5, r5, cr6
    2ef4:	56003131 			; <UNDEFINED> instruction: 0x56003131
    2ef8:	314c4553 	cmpcc	ip, r3, asr r5
    2efc:	53560032 	cmppl	r6, #50	; 0x32
    2f00:	33314c45 	teqcc	r1, #17664	; 0x4500
    2f04:	45535600 	ldrbmi	r5, [r3, #-1536]	; 0xfffffa00
    2f08:	0034314c 	eorseq	r3, r4, ip, asr #2
    2f0c:	4c455356 	mcrrmi	3, 5, r5, r5, cr6
    2f10:	56003531 			; <UNDEFINED> instruction: 0x56003531
    2f14:	314c4553 	cmpcc	ip, r3, asr r5
    2f18:	53560036 	cmppl	r6, #54	; 0x36
    2f1c:	37314c45 	ldrcc	r4, [r1, -r5, asr #24]!
    2f20:	414c4600 	cmpmi	ip, r0, lsl #12
    2f24:	51455f47 	cmppl	r5, r7, asr #30
    2f28:	4c460031 	mcrrmi	0, 3, r0, r6, cr1
    2f2c:	455f4741 	ldrbmi	r4, [pc, #-1857]	; 27f3 <IRQ138_Handler+0xd3>
{
    2f30:	54003251 	strpl	r3, [r0], #-593	; 0xfffffdaf
    uint32_t u32VSSEL142 = M4_INTC->VSSEL142;
    2f34:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    if (Set == bM4_ADC1_ICR_EOCAIEN)
    2f38:	4f473334 	svcmi	0x00473334
    2f3c:	72495f56 	subvc	r5, r9, #344	; 0x158
    if (Set == bM4_ADC1_ICR_EOCBIEN)
    2f40:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    2f44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    u16Tmp = M4_ADC1->AWDSR0;
    2f48:	43414600 	movtmi	r4, #5632	; 0x1600
    2f4c:	534d0045 	movtpl	r0, #53317	; 0xd045
    if (Set == bM4_ADC1_AWDCR_AWDIEN)
    2f50:	004c4453 	subeq	r4, ip, r3, asr r4
    2f54:	5f637473 	svcpl	0x00637473
    if (Set == bM4_ADC1_AWDCR_AWDIEN)
    2f58:	5f6e6163 	svcpl	0x006e6163
    2f5c:	66637474 			; <UNDEFINED> instruction: 0x66637474
    if (Set == bM4_ADC2_ICR_EOCAIEN)
    2f60:	69665f67 	stmdbvs	r6!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    2f64:	5f646c65 	svcpl	0x00646c65
    if (Set == bM4_ADC2_ICR_EOCBIEN)
    2f68:	52490074 	subpl	r0, r9, #116	; 0x74
    2f6c:	39393051 	ldmdbcc	r9!, {r0, r4, r6, ip, sp}
    if (Set == bM4_ADC2_AWDCR_AWDIEN)
    2f70:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    2f74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    if (Set == bM4_ADC2_AWDCR_AWDIEN)
    2f78:	54534600 	ldrbpl	r4, [r3], #-1536	; 0xfffffa00
    2f7c:	53560050 	cmppl	r6, #80	; 0x50
}
    2f80:	30324c45 	eorscc	r4, r2, r5, asr #24
        if ((Set == bM4_ADC1_ISR_EOCAF) && (u32VSSEL142 & BIT_MASK_00))
    2f84:	45535600 	ldrbmi	r5, [r3, #-1536]	; 0xfffffa00
    2f88:	0031324c 	eorseq	r3, r1, ip, asr #4
    2f8c:	4c455356 	mcrrmi	3, 5, r5, r5, cr6
            ADC1A_IrqHandler();
    2f90:	56003232 			; <UNDEFINED> instruction: 0x56003232
    2f94:	324c4553 	subcc	r4, ip, #348127232	; 0x14c00000
        if ((Set == bM4_ADC1_ISR_EOCBF) && (u32VSSEL142 & BIT_MASK_01))
    2f98:	4e490033 	mcrmi	0, 2, r0, cr9, cr3, {1}
    2f9c:	50535f54 	subspl	r5, r3, r4, asr pc
    2fa0:	535f3349 	cmppl	pc, #603979777	; 0x24000001
            ADC1B_IrqHandler();
    2fa4:	00494950 	subeq	r4, r9, r0, asr r9
    2fa8:	4c455356 	mcrrmi	3, 5, r5, r5, cr6
        if (((Set == bM4_ADC1_AWDSR1_AWDF16) || (u16Tmp)) && (u32VSSEL142 & BIT_MASK_02))
    2fac:	56003532 			; <UNDEFINED> instruction: 0x56003532
    2fb0:	324c4553 	subcc	r4, ip, #348127232	; 0x14c00000
    2fb4:	53560036 	cmppl	r6, #54	; 0x36
    2fb8:	37324c45 	ldrcc	r4, [r2, -r5, asr #24]!
            ADC1ChCmp_IrqHandler();
    2fbc:	45535600 	ldrbmi	r5, [r3, #-1536]	; 0xfffffa00
    2fc0:	0039324c 	eorseq	r3, r9, ip, asr #4
        if (((Set == bM4_ADC1_AWDSR1_AWDF16) || (u16Tmp)) && (u32VSSEL142 & BIT_MASK_03))
    2fc4:	45495354 	strbmi	r5, [r9, #-852]	; 0xfffffcac
    2fc8:	49535400 	ldmdbmi	r3, {sl, ip, lr}^
    2fcc:	4e440046 	cdpmi	0, 4, cr0, cr4, cr6, {2}
    2fd0:	43514553 	cmpmi	r1, #348127232	; 0x14c00000
            ADC1SeqCmp_IrqHandler();
    2fd4:	33424c54 	movtcc	r4, #11348	; 0x2c54
    2fd8:	5300665f 	movwpl	r6, #1631	; 0x65f
        if ((Set == bM4_ADC2_ISR_EOCAF) && (u32VSSEL142 & BIT_MASK_04))
    2fdc:	31314c45 	teqcc	r1, r5, asr #24
    2fe0:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    2fe4:	54504457 	ldrbpl	r4, [r0], #-1111	; 0xfffffba9
            ADC2A_IrqHandler();
    2fe8:	63747300 	cmnvs	r4, #0, 6
    2fec:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
        if ((Set == bM4_ADC2_ISR_EOCBF) && (u32VSSEL142 & BIT_MASK_05))
    2ff0:	6f705f34 	svcvs	0x00705f34
    2ff4:	5f757263 	svcpl	0x00757263
    2ff8:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
            ADC2B_IrqHandler();
    2ffc:	00745f64 	rsbseq	r5, r4, r4, ror #30
    3000:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
        if ((M4_ADC2->AWDSR0 & 0x1FFu) && (u32VSSEL142 & BIT_MASK_06))
    3004:	63747300 	cmnvs	r4, #0, 6
    3008:	616d645f 	cmnvs	sp, pc, asr r4
    300c:	6568635f 	strbvs	r6, [r8, #-863]!	; 0xfffffca1
    3010:	69665f6e 	stmdbvs	r6!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    3014:	5f646c65 	svcpl	0x00646c65
            ADC2ChCmp_IrqHandler();
    3018:	58520074 	ldmdapl	r2, {r2, r4, r5, r6}^
        if ((M4_ADC2->AWDSR0 & 0x1FFu) && (u32VSSEL142 & BIT_MASK_07))
    301c:	4d454e46 	stclmi	14, cr4, [r5, #-280]	; 0xfffffee8
    3020:	51524900 	cmppl	r2, r0, lsl #18
    3024:	5f373530 	svcpl	0x00373530
    3028:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    302c:	0072656c 	rsbseq	r6, r2, ip, ror #10
            ADC2SeqCmp_IrqHandler();
    3030:	534b414e 	movtpl	r4, #45390	; 0xb14e
}
    3034:	56005354 			; <UNDEFINED> instruction: 0x56005354
    3038:	334c4553 	movtcc	r4, #50515	; 0xc553
    303c:	46430031 			; <UNDEFINED> instruction: 0x46430031
    3040:	665f3147 	ldrbvs	r3, [pc], -r7, asr #2
    3044:	51524900 	cmppl	r2, r0, lsl #18
    3048:	5f303630 	svcpl	0x00303630
    304c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    3050:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3054:	5f637473 	svcpl	0x00637473
    3058:	5f6e6163 	svcpl	0x006e6163
    305c:	5f676663 	svcpl	0x00676663
    3060:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    3064:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    3068:	745f646c 	ldrbvc	r6, [pc], #-1132	; 3070 <IRQ143_Handler>
    306c:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
{
    3070:	5f373730 	svcpl	0x00373730
    if (Set == bM4_INTC_VSSEL143_VSEL2)
    3074:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    3078:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    if (Set == bM4_INTC_VSSEL143_VSEL5)
    307c:	00373145 	eorseq	r3, r7, r5, asr #2
    3080:	4c554652 	mrrcmi	6, 5, r4, r5, cr2
    if (Set == bM4_INTC_VSSEL143_VSEL6)
    3084:	4c43464c 	mcrrmi	6, 4, r4, r3, cr12
    3088:	6e490052 	mcrvs	0, 2, r0, cr9, cr2, {2}
        NORINTST = M4_SDIOC1->NORINTST;
    308c:	34363074 	ldrtcc	r3, [r6], #-116	; 0xffffff8c
        NORINTSGEN = M4_SDIOC1->NORINTSGEN;
    3090:	5152495f 	cmppl	r2, pc, asr r9
        ERRINTSGEN = M4_SDIOC1->ERRINTSGEN;
    3094:	3249006e 	subcc	r0, r9, #110	; 0x6e
        if ((NORINTST & NORINTSGEN) || (ERRINTST & ERRINTSGEN))
    3098:	78523473 	ldmdavc	r2, {r0, r1, r4, r5, r6, sl, ip, sp}^
    309c:	7172495f 	cmnvc	r2, pc, asr r9
            Sdio1_IrqHandler();
    30a0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
        NORINTST = M4_SDIOC2->NORINTST;
    30a4:	0072656c 	rsbseq	r6, r2, ip, ror #10
        NORINTSGEN = M4_SDIOC2->NORINTSGEN;
    30a8:	30515249 	subscc	r5, r1, r9, asr #4
        ERRINTSGEN = M4_SDIOC2->ERRINTSGEN;
    30ac:	485f3932 	ldmdami	pc, {r1, r4, r5, r8, fp, ip, sp}^	; <UNPREDICTABLE>
        if ((NORINTST & NORINTSGEN) || (ERRINTST & ERRINTSGEN))
    30b0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    30b4:	4f007265 	svcmi	0x00007265
            Sdio2_IrqHandler();
    30b8:	00464656 	subeq	r4, r6, r6, asr r6
        RTIF = M4_CAN->RTIF;
    30bc:	5f544e49 	svcpl	0x00544e49
    30c0:	41524d54 	cmpmi	r2, r4, asr sp
        RTIE = M4_CAN->RTIE;
    30c4:	4d435f35 	stclmi	15, cr5, [r3, #-212]	; 0xffffff2c
        ERRINT = M4_CAN->ERRINT;
    30c8:	48430050 	stmdami	r3, {r4, r6}^
        TTCFG = M4_CAN->TTCFG;
    30cc:	554d3130 	strbpl	r3, [sp, #-304]	; 0xfffffed0
    30d0:	50480058 	subpl	r0, r8, r8, asr r0
        if ( (RTIF & RTIE)                                          ||         \
    30d4:	54535854 	ldrbpl	r5, [r3], #-2132	; 0xfffff7ac
    30d8:	00665f53 	rsbeq	r5, r6, r3, asr pc
             (TTCFG & BIT_MASK_05)                                  ||         \
    30dc:	30515249 	subscc	r5, r1, r9, asr #4
    30e0:	485f3233 	ldmdami	pc, {r0, r1, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
             ((ERRINT & BIT_MASK_00) && (ERRINT & BIT_MASK_01))     ||         \
    30e4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    30e8:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
             ((ERRINT & BIT_MASK_02) && (ERRINT & BIT_MASK_03))     ||         \
    30ec:	3530746e 	ldrcc	r7, [r0, #-1134]!	; 0xfffffb92
    30f0:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
             ((ERRINT & BIT_MASK_04) && (ERRINT & BIT_MASK_05))     ||         \
    30f4:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
    30f8:	4655424c 	ldrbmi	r4, [r5], -ip, asr #4
             ((TTCFG & BIT_MASK_03) && (TTCFG & BIT_MASK_04))       ||         \
    30fc:	00564e45 	subseq	r4, r6, r5, asr #28
    3100:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
             ((TTCFG & BIT_MASK_06) && (TTCFG & BIT_MASK_07)))
    3104:	00665f31 	rsbeq	r5, r6, r1, lsr pc
            Can_IrqHandler();
    3108:	4c534254 	lfmmi	f4, 2, [r3], {84}	; 0x54
}
    310c:	665f544f 	ldrbvs	r5, [pc], -pc, asr #8
    3110:	504f4500 	subpl	r4, pc, r0, lsl #10
    3114:	4c43554e 	cfstr64mi	mvdx5, [r3], {78}	; 0x4e
    3118:	50004c55 	andpl	r4, r0, r5, asr ip
    311c:	53564147 	cmppl	r6, #-1073741807	; 0xc0000011
    3120:	004e4553 	subeq	r4, lr, r3, asr r5
    3124:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
{
    3128:	3233314c 	eorscc	r3, r3, #76, 2
    M4_PORT->PWPR = 0xA501u;
    312c:	4400665f 	strmi	r6, [r0], #-1631	; 0xfffff9a1
    3130:	454c5055 	strbmi	r5, [ip, #-85]	; 0xffffffab
                                            enPort * 0x40ul + u8PinPos * 0x04ul);
    3134:	4d430058 	stclmi	0, cr0, [r3, #-352]	; 0xfffffea0
    3138:	46554253 			; <UNDEFINED> instruction: 0x46554253
    313c:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
                    PCRx->DDIS  = 0u;
    3140:	5f373031 	svcpl	0x00373031
    3144:	52490066 	subpl	r0, r9, #102	; 0x66
                    PCRx->POUTE = 0u;
    3148:	36303151 			; <UNDEFINED> instruction: 0x36303151
    314c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
            PFSRx->BFE = pstcPortInit->enPinSubFunc;
    3150:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3154:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    3158:	49535450 	ldmdbmi	r3, {r4, r6, sl, ip, lr}^
    for (u8PinPos = 0u; u8PinPos < 16u; u8PinPos ++)
    315c:	665f345a 			; <UNDEFINED> instruction: 0x665f345a
        if (u16Pin & (1ul<<u8PinPos))
    3160:	57534600 	ldrbpl	r4, [r3, -r0, lsl #12]
    3164:	74730050 	ldrbtvc	r0, [r3], #-80	; 0xffffffb0
    3168:	73755f63 	cmnvc	r5, #396	; 0x18c
            PCRx->LTE = pstcPortInit->enLatch;
    316c:	5f736662 	svcpl	0x00736662
    3170:	70656f64 	rsbvc	r6, r5, r4, ror #30
    3174:	7a697374 	bvc	1a5ff4c <__ram_ret_data_start+0x1a5c6bc>
    3178:	69665f30 	stmdbvs	r6!, {r4, r5, r8, r9, sl, fp, ip, lr}^
            PCRx->INTE = pstcPortInit->enExInt;
    317c:	5f646c65 	svcpl	0x00646c65
    3180:	43480074 	movtmi	r0, #32884	; 0x8074
    3184:	5a495354 	bpl	1257edc <__ram_ret_data_start+0x125464c>
            PCRx->INVE = pstcPortInit->enInvert;
    3188:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    318c:	52504c4c 	subspl	r4, r0, #76, 24	; 0x4c00
    3190:	43004e55 	movwmi	r4, #3669	; 0xe55
    3194:	58554d48 	ldmdapl	r5, {r3, r6, r8, sl, fp, lr}^
            PCRx->PUU = pstcPortInit->enPullUp;
    3198:	665f3052 			; <UNDEFINED> instruction: 0x665f3052
    319c:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    31a0:	00363245 	eorseq	r3, r6, r5, asr #4
            PCRx->NOD = pstcPortInit->enPinOType;
    31a4:	4e504f45 	cdpmi	15, 5, cr4, cr0, cr5, {2}
    31a8:	564c4355 			; <UNDEFINED> instruction: 0x564c4355
    31ac:	4348004c 	movtmi	r0, #32844	; 0x804c
    31b0:	30544e49 	subscc	r4, r4, r9, asr #28
            PCRx->DRV = pstcPortInit->enPinDrv;
    31b4:	5300665f 	movwpl	r6, #1631	; 0x65f
    31b8:	30374c45 	eorscc	r4, r7, r5, asr #24
    31bc:	5500665f 	strpl	r6, [r0, #-1631]	; 0xfffff9a1
            switch (pstcPortInit->enPinMode)
    31c0:	48554e45 	ldmdami	r5, {r0, r2, r6, r9, sl, fp, lr}^
    31c4:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    31c8:	4957535f 	ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    31cc:	5152495f 	cmppl	r2, pc, asr r9
                    PCRx->DDIS  = 1u;
    31d0:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
    31d4:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
                break;
    31d8:	52495f49 	subpl	r5, r9, #292	; 0x124
                    PCRx->DDIS  = 0u;
    31dc:	49003151 	stmdbmi	r0, {r0, r4, r6, r8, ip, sp}
    31e0:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    31e4:	495f4957 	ldmdbmi	pc, {r0, r1, r2, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
                    PCRx->POUTE = 1u;
    31e8:	00325152 	eorseq	r5, r2, r2, asr r1
    31ec:	5f544e49 	svcpl	0x00544e49
    31f0:	5f495753 	svcpl	0x00495753
    M4_PORT->PWPR = 0xA500u;
    31f4:	33515249 	cmpcc	r1, #-1879048188	; 0x90000004
    31f8:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    31fc:	4957535f 	ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
}
    3200:	5152495f 	cmppl	r2, pc, asr r9
    3204:	4e490034 	mcrmi	0, 2, r0, cr9, cr4, {1}
    3208:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
{
    320c:	52495f49 	subpl	r5, r9, #292	; 0x124
    M4_PORT->PWPR = 0xA501u;
    3210:	49003551 	stmdbmi	r0, {r0, r4, r6, r8, sl, ip, sp}
    3214:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    3218:	495f4957 	ldmdbmi	pc, {r0, r1, r2, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    321c:	00365152 	eorseq	r5, r6, r2, asr r1
    3220:	5f544e49 	svcpl	0x00544e49
        *(uint16_t *)(GPIO_BASE + PODR_BASE + u8PortIdx * 0x10ul) = 0u;
    3224:	5f495753 	svcpl	0x00495753
    3228:	37515249 	ldrbcc	r5, [r1, -r9, asr #4]
        *(uint16_t *)(GPIO_BASE + POER_BASE + u8PortIdx * 0x10ul) = 0u;
    322c:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
        *(uint16_t *)(GPIO_BASE + POSR_BASE + u8PortIdx * 0x10ul) = 0u;
    3230:	4957535f 	ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3234:	5152495f 	cmppl	r2, pc, asr r9
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3238:	4e490038 	mcrmi	0, 2, r0, cr9, cr8, {1}
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    323c:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3240:	52495f49 	subpl	r5, r9, #292	; 0x124
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    3244:	73003951 	movwvc	r3, #2385	; 0x951
    3248:	755f6374 	ldrbvc	r6, [pc, #-884]	; 2edc <IRQ141_Handler+0x240>
    324c:	73666273 	cmnvc	r6, #805306375	; 0x30000007
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    3250:	6966685f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}^
            *(uint16_t *)(GPIO_BASE + PCR_BASE + u8PortIdx * 0x40ul + u8PinIdx * 0x4ul) = 0u;
    3254:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    3258:	5f646c65 	svcpl	0x00646c65
    325c:	54530074 	ldrbpl	r0, [r3], #-116	; 0xffffff8c
    3260:	004d5055 	subeq	r5, sp, r5, asr r0
    3264:	5854504e 	ldmdapl	r4, {r1, r2, r3, r6, ip, lr}^
    for (u8PortIdx = PortA; u8PortIdx <= PortH; u8PortIdx++)
    3268:	56415346 	strbpl	r5, [r1], -r6, asr #6
        *(uint16_t *)(GPIO_BASE + PODR_BASE + u8PortIdx * 0x10ul) = 0u;
    326c:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
        *(uint16_t *)(GPIO_BASE + POER_BASE + u8PortIdx * 0x10ul) = 0u;
    3270:	32307265 	eorscc	r7, r0, #1342177286	; 0x50000006
        *(uint16_t *)(GPIO_BASE + POSR_BASE + u8PortIdx * 0x10ul) = 0u;
    3274:	414d4347 	cmpmi	sp, r7, asr #6
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3278:	7172495f 	cmnvc	r2, pc, asr r9
        for (u8PinIdx = 0u; u8PinIdx < 16u; u8PinIdx++)
    327c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    3280:	0072656c 	rsbseq	r6, r2, ip, ror #10
        *(uint16_t *)(GPIO_BASE + PORR_BASE + u8PortIdx * 0x10ul) = 0u;
    3284:	5f637473 	svcpl	0x00637473
            if ((PortH == u8PortIdx) && (3u == u8PinIdx))
    3288:	5f756364 	svcpl	0x00756364
    M4_PORT->PCCR   = 0u;
    328c:	73746e69 	cmnvc	r4, #1680	; 0x690
    3290:	665f6c65 	ldrbvs	r6, [pc], -r5, ror #24
    M4_PORT->PINAER = 0u;
    3294:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    M4_PORT->PSPCR  = 0x1Fu;
    3298:	4500745f 	strmi	r7, [r0, #-1119]	; 0xfffffba1
    329c:	554e504f 	strbpl	r5, [lr, #-79]	; 0xffffffb1
    M4_PORT->PWPR = 0xA500u;
    32a0:	4c574c43 	mrrcmi	12, 4, r4, r7, cr3
    32a4:	4b534d00 	blmi	14d66ac <__ram_ret_data_start+0x14d2e1c>
}
    32a8:	55004354 	strpl	r4, [r0, #-852]	; 0xfffffcac
    32ac:	48564e45 	ldmdami	r6, {r0, r2, r6, r9, sl, fp, lr}^
    32b0:	4e455500 	cdpmi	5, 4, cr5, cr5, cr0, {0}
    32b4:	44004c56 	strmi	r4, [r0], #-3158	; 0xfffff3aa
    32b8:	52424454 	subpl	r4, r2, #84, 8	; 0x54000000
    32bc:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    32c0:	665f3638 			; <UNDEFINED> instruction: 0x665f3638
    32c4:	52494500 	subpl	r4, r9, #0, 10
    32c8:	33524351 	cmpcc	r2, #1140850689	; 0x44000001
    M4_PORT->PWPR = 0xA501u;
    32cc:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    32d0:	00524553 	subseq	r4, r2, r3, asr r5
    32d4:	51524945 	cmppl	r2, r5, asr #18
    if (Enable == enFunc)
    32d8:	35315243 	ldrcc	r5, [r1, #-579]!	; 0xfffffdbd
        M4_PORT->PSPCR &= (uint16_t)(~(u8DebugPort & 0x1Ful));
    32dc:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    32e0:	505f544e 	subspl	r5, pc, lr, asr #8
    32e4:	5f54524f 	svcpl	0x0054524f
    32e8:	51524945 	cmppl	r2, r5, asr #18
    M4_PORT->PWPR = 0xA500u;
    32ec:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
    32f0:	4f505f54 	svcmi	0x00505f54
    32f4:	455f5452 	ldrbmi	r5, [pc, #-1106]	; 2eaa <IRQ141_Handler+0x20e>
}
    32f8:	31515249 	cmpcc	r1, r9, asr #4
        M4_PORT->PSPCR |= (uint16_t)(u8DebugPort & 0x1Ful);
    32fc:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    3300:	524f505f 	subpl	r5, pc, #95	; 0x5f
    3304:	49455f54 	stmdbmi	r5, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    3308:	00325152 	eorseq	r5, r2, r2, asr r1
    330c:	5f544e49 	svcpl	0x00544e49
    M4_PORT->PWPR = 0xA501u;
    3310:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    3314:	5249455f 	subpl	r4, r9, #398458880	; 0x17c00000
    3318:	49003351 	stmdbmi	r0, {r0, r4, r6, r8, r9, ip, sp}
    M4_PORT->PCCR_f.BFSEL = pstcPortPubSet->enSubFuncSel;
    331c:	505f544e 	subspl	r5, pc, lr, asr #8
    3320:	5f54524f 	svcpl	0x0054524f
    3324:	51524945 	cmppl	r2, r5, asr #18
    M4_PORT->PCCR_f.RDWT = pstcPortPubSet->enReadWait;
    3328:	4e490034 	mcrmi	0, 2, r0, cr9, cr4, {1}
    332c:	4f505f54 	svcmi	0x00505f54
    3330:	455f5452 	ldrbmi	r5, [pc, #-1106]	; 2ee6 <IRQ141_Handler+0x24a>
    3334:	35515249 	ldrbcc	r5, [r1, #-585]	; 0xfffffdb7
    M4_PORT->PWPR = 0xA500u;
    3338:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    333c:	524f505f 	subpl	r5, pc, #95	; 0x5f
}
    3340:	49455f54 	stmdbmi	r5, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    3344:	00365152 	eorseq	r5, r6, r2, asr r1
    M4_PORT->PWPR = 0xA501u;
    3348:	5f544e49 	svcpl	0x00544e49
    334c:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    3350:	5249455f 	subpl	r4, r9, #398458880	; 0x17c00000
}
    3354:	49003751 	stmdbmi	r0, {r0, r4, r6, r8, r9, sl, ip, sp}
    M4_PORT->PWPR = 0xA500u;
    3358:	505f544e 	subspl	r5, pc, lr, asr #8
    335c:	5f54524f 	svcpl	0x0054524f
    3360:	51524945 	cmppl	r2, r5, asr #18
}
    3364:	4e490038 	mcrmi	0, 2, r0, cr9, cr8, {1}
    return (uint16_t)(*PIDRx);
    3368:	4f505f54 	svcmi	0x00505f54
    336c:	455f5452 	ldrbmi	r5, [pc, #-1106]	; 2f22 <IRQ141_Handler+0x286>
    3370:	39515249 	ldmdbcc	r1, {r0, r3, r6, r9, ip, lr}^
}
    3374:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    return (en_flag_status_t)((bool)(!!(*PIDRx & (enPin))));
    3378:	00303345 	eorseq	r3, r0, r5, asr #6
    337c:	48434348 	stmdami	r3, {r3, r6, r8, r9, lr}^
    3380:	5f365241 	svcpl	0x00365241
}
    3384:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    3388:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xfffff09d
    PODRx = (uint32_t *)((uint32_t)(&M4_PORT->PODRA) + 0x10 * enPort);
    338c:	77615f63 	strbvc	r5, [r1, -r3, ror #30]!
    *PODRx |= u16Pin;
    3390:	73686364 	cmnvc	r8, #100, 6	; 0x90000001
    3394:	665f3172 			; <UNDEFINED> instruction: 0x665f3172
}
    3398:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    339c:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    PODRx = (uint32_t *)((uint32_t)(&M4_PORT->PODRA) + 0x10 * enPort);
    33a0:	5145534e 	cmppl	r5, lr, asr #6
    *PODRx &= (uint16_t)(~u16Pin);
    33a4:	424c5443 	submi	r5, ip, #1124073472	; 0x43000000
    33a8:	4e440030 	mcrmi	0, 2, r0, cr4, cr0, {1}
    33ac:	43514553 	cmpmi	r1, #348127232	; 0x14c00000
}
    33b0:	31424c54 	cmpcc	r2, r4, asr ip
    33b4:	534e4400 	movtpl	r4, #58368	; 0xe400
{
    33b8:	54435145 	strbpl	r5, [r3], #-325	; 0xfffffebb
    POERx = (uint32_t *)((uint32_t)(&M4_PORT->POERA) + 0x10ul * enPort);
    33bc:	0032424c 	eorseq	r4, r2, ip, asr #4
    if (Enable == enNewState)
    33c0:	5045544f 	subpl	r5, r5, pc, asr #8
        *POERx |= u16Pin;
    33c4:	45004d44 	strmi	r4, [r0, #-3396]	; 0xfffff2bc
        *POERx &= (uint16_t)((~u16Pin) & 0xFFFFu);
    33c8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    33cc:	45003552 	strmi	r3, [r0, #-1362]	; 0xfffffaae
}
    33d0:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    33d4:	45003652 	strmi	r3, [r0, #-1618]	; 0xfffff9ae
    33d8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    POSRx = (uint32_t *)((uint32_t)(&M4_PORT->POSRA) + 0x10 * enPort);
    33dc:	45003752 	strmi	r3, [r0, #-1874]	; 0xfffff8ae
    *POSRx |= u16Pin;
    33e0:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    33e4:	45003852 	strmi	r3, [r0, #-2130]	; 0xfffff7ae
}
    33e8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    33ec:	53003952 	movwpl	r3, #2386	; 0x952
    PORRx = (uint32_t *)((uint32_t)(&M4_PORT->PORRA) + 0x10 * enPort);
    33f0:	38334c45 	ldmdacc	r3!, {r0, r2, r6, sl, fp, lr}
    *PORRx |= u16Pin;
    33f4:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    33f8:	44003933 	strmi	r3, [r0], #-2355	; 0xfffff6cd
}
    33fc:	45454245 	strbmi	r4, [r5, #-581]	; 0xfffffdbb
    3400:	4552004e 	ldrbmi	r0, [r2, #-78]	; 0xffffffb2
    POTRx = (uint32_t *)((uint32_t)(&M4_PORT->POTRA) + 0x10 * enPort);
    3404:	52464343 	subpl	r4, r6, #201326593	; 0xc000001
    *POTRx |= u16Pin;
    3408:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    340c:	31367265 	teqcc	r6, r5, ror #4
}
    3410:	454d4347 	strbmi	r4, [sp, #-839]	; 0xfffffcb9
    3414:	7172495f 	cmnvc	r2, pc, asr r9
    M4_PORT->PWPR = 0xA501u;
    3418:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    341c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3420:	574e4555 	smlsldpl	r4, lr, r5, r5
    if (Enable == enNewState)
    3424:	45550048 	ldrbmi	r0, [r5, #-72]	; 0xffffffb8
        M4_PORT->PINAER &= (uint16_t)(~(((1ul << (uint8_t)enPort)) & 0x1Ful));
    3428:	004c574e 	subeq	r5, ip, lr, asr #14
    342c:	5f544e49 	svcpl	0x00544e49
    3430:	31533249 	cmpcc	r3, r9, asr #4
    3434:	4958545f 	ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    3438:	554f5152 	strbpl	r5, [pc, #-338]	; 32ee <PORT_DebugPortSetting+0x22>
    M4_PORT->PWPR = 0xA500u;
    343c:	434f0054 	movtmi	r0, #61524	; 0xf054
    3440:	4c525a46 	mrrcmi	10, 4, r5, r2, cr6
    3444:	49004c55 	stmdbmi	r0, {r0, r2, r4, r6, sl, fp, lr}
}
    3448:	525f544e 	subspl	r5, pc, #1308622848	; 0x4e000000
        M4_PORT->PINAER |= Enable << (uint8_t)enPort;
    344c:	415f4354 	cmpmi	pc, r4, asr r3	; <UNPREDICTABLE>
    3450:	73004d4c 	movwvc	r4, #3404	; 0xd4c
    3454:	745f6374 	ldrbvc	r6, [pc], #-884	; 345c <PORT_AlwaysOn+0x44>
    3458:	5f34726d 	svcpl	0x0034726d
    345c:	72736373 	rsbsvc	r6, r3, #-872415231	; 0xcc000001
    3460:	665f6877 			; <UNDEFINED> instruction: 0x665f6877
{
    3464:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    M4_PORT->PWPR = 0xA501u;
    3468:	5300745f 	movwpl	r7, #1119	; 0x45f
    346c:	35364c45 	ldrcc	r4, [r6, #-3141]!	; 0xfffff3bb
                    + 0x40ul * enPort + 0x4ul * u8PinPos);
    3470:	4300665f 	movwmi	r6, #1631	; 0x65f
        if (u16Pin & (uint16_t)(1ul<<u8PinPos))
    3474:	4e454543 	cdpmi	5, 4, cr4, cr5, cr3, {2}
    3478:	63747300 	cmnvs	r4, #0, 6
            PFSRx->FSEL = enFuncSel;
    347c:	6d66655f 	cfstr64vs	mvdx6, [r6, #-380]!	; 0xfffffe84
    3480:	666d6d5f 			; <UNDEFINED> instruction: 0x666d6d5f
    for (u8PinPos = 0u; u8PinPos < 16u; u8PinPos ++)
    3484:	6d65725f 	sfmvs	f7, 2, [r5, #-380]!	; 0xfffffe84
        if (u16Pin & (uint16_t)(1ul<<u8PinPos))
    3488:	5f747270 	svcpl	0x00747270
    348c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
            PFSRx->FSEL = enFuncSel;
    3490:	00745f64 	rsbseq	r5, r4, r4, ror #30
    3494:	344c4553 	strbcc	r4, [ip], #-1363	; 0xfffffaad
    3498:	45530030 	ldrbmi	r0, [r3, #-48]	; 0xffffffd0
            PFSRx->BFE = (Enable == enSubFunc ? Enable : Disable);
    349c:	0031344c 	eorseq	r3, r1, ip, asr #8
    34a0:	344c4553 	strbcc	r4, [ip], #-1363	; 0xfffffaad
    34a4:	45530032 	ldrbmi	r0, [r3, #-50]	; 0xffffffce
    34a8:	0033344c 	eorseq	r3, r3, ip, asr #8
    34ac:	344c4553 	strbcc	r4, [ip], #-1363	; 0xfffffaad
    M4_PORT->PWPR = 0xA500u;
    34b0:	45530034 	ldrbmi	r0, [r3, #-52]	; 0xffffffcc
    34b4:	0035344c 	eorseq	r3, r5, ip, asr #8
    34b8:	5f637473 	svcpl	0x00637473
}
    34bc:	6f696473 	svcvs	0x00696473
    34c0:	6f745f63 	svcvs	0x00745f63
    34c4:	6f637475 	svcvs	0x00637475
    M4_PORT->PWPR = 0xA501u;
    34c8:	69665f6e 	stmdbvs	r6!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    34cc:	5f646c65 	svcpl	0x00646c65
    34d0:	45530074 	ldrbmi	r0, [r3, #-116]	; 0xffffff8c
    M4_PORT->PCCR_f.BFSEL = enFuncSel;
    34d4:	0037344c 	eorseq	r3, r7, ip, asr #8
    34d8:	344c4553 	strbcc	r4, [ip], #-1363	; 0xfffffaad
    34dc:	45530038 	ldrbmi	r0, [r3, #-56]	; 0xffffffc8
    M4_PORT->PWPR = 0xA500u;
    34e0:	0039344c 	eorseq	r3, r9, ip, asr #8
    34e4:	53525041 	cmppl	r2, #65	; 0x41
}
    34e8:	5249004c 	subpl	r0, r9, #76	; 0x4c
    34ec:	36333051 			; <UNDEFINED> instruction: 0x36333051
{
    34f0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    volatile uint32_t i = 0ul;
    34f4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    u32Cyc = SystemCoreClock;
    34f8:	31484300 	mrscc	r4, (UNDEF: 120)
    u32Cyc = u32Cyc / 10000ul;
    34fc:	5f4c5443 	svcpl	0x004c5443
    3500:	434f0066 	movtmi	r0, #61542	; 0xf066
    while (u32Cnt-- > 0ul)
    3504:	4c525a46 	mrrcmi	10, 4, r5, r2, cr6
    3508:	73004c56 	movwvc	r4, #3158	; 0xc56
        while (i-- > 0ul)
    350c:	745f6374 	ldrbvc	r6, [pc], #-884	; 3514 <Ddl_Delay1ms+0x24>
    3510:	5f36726d 	svcpl	0x0036726d
    3514:	72657076 	rsbvc	r7, r5, #118	; 0x76
}
    3518:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    351c:	5f646c65 	svcpl	0x00646c65
    3520:	69540074 	ldmdbvs	r4, {r2, r4, r5, r6}^
    3524:	3672656d 	ldrbtcc	r6, [r2], -sp, ror #10
                                          (uint32_t)(4ul * (uint32_t)(pstcExtiConfig->enExitCh)));
    3528:	4d434733 	stclmi	7, cr4, [r3, #-204]	; 0xffffff34
    EIRQCRx = (stc_intc_eirqcr_field_t *)((uint32_t)(&M4_INTC->EIRQCR0) +      \
    352c:	72495f41 	subvc	r5, r9, #260	; 0x104
    EIRQCRx->EFEN = pstcExtiConfig->enFilterEn;
    3530:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    3534:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3538:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    EIRQCRx->EISMPCLK = pstcExtiConfig->enFltClk;
    353c:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    3540:	4f5f3341 	svcmi	0x005f3341
    EIRQCRx->EIRQTRG = pstcExtiConfig->enExtiLvl;
    3544:	54004656 	strpl	r4, [r0], #-1622	; 0xfffff9aa
    3548:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    354c:	43473334 	movtmi	r3, #29492	; 0x7334
}
    3550:	5f4c564d 	svcpl	0x004c564d
    3554:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    enRet = (1u == !!(M4_INTC->EIFR & (1ul<<enExint)) ? Set : Reset);
    3558:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    355c:	53007265 	movwpl	r7, #613	; 0x265
}
    3560:	34344c45 	ldrtcc	r4, [r4], #-3141	; 0xfffff3bb
    3564:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    3568:	545f544e 	ldrbpl	r5, [pc], #-1102	; 3570 <EXINT_IrqFlgClr+0x4>
    M4_INTC->EICFR |= (uint32_t)(1ul << enExint);
    356c:	3136524d 	teqcc	r6, sp, asr #4
    3570:	4455475f 	ldrbmi	r4, [r5], #-1887	; 0xfffff8a1
    3574:	74730046 	ldrbtvc	r0, [r3], #-70	; 0xffffffba
    3578:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
}
    357c:	675f3672 			; <UNDEFINED> instruction: 0x675f3672
    3580:	72626d63 	rsbvc	r6, r2, #6336	; 0x18c0
    pfnNmiCallback = pstcNmiConfig->pfnNmiCallback;
    3584:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    3588:	745f646c 	ldrbvc	r6, [pc], #-1132	; 3590 <NMI_Init+0xc>
    M4_INTC->NMICR_f.NFEN = pstcNmiConfig->enFilterEn;
    358c:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    3590:	53003035 	movwpl	r3, #53	; 0x35
    3594:	31354c45 	teqcc	r5, r5, asr #24
    M4_INTC->NMICR_f.NSMPCLK = pstcNmiConfig->enFilterClk;
    3598:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    359c:	44003235 	strmi	r3, [r0], #-565	; 0xfffffdcb
    M4_INTC->NMICR_f.NMITRG = pstcNmiConfig->enNmiLvl;
    35a0:	4552414d 	ldrbmi	r4, [r2, #-333]	; 0xfffffeb3
    35a4:	45530051 	ldrbmi	r0, [r3, #-81]	; 0xffffffaf
    35a8:	0034354c 	eorseq	r3, r4, ip, asr #10
    M4_INTC->NMIENR = (uint32_t)pstcNmiConfig->u16NmiSrc;
    35ac:	354c4553 	strbcc	r4, [ip, #-1363]	; 0xfffffaad
}
    35b0:	45530036 	ldrbmi	r0, [r3, #-54]	; 0xffffffca
    35b4:	0037354c 	eorseq	r3, r7, ip, asr #10
    35b8:	354c4553 	strbcc	r4, [ip, #-1363]	; 0xfffffaad
    pfnNmiCallback = NULL;
    35bc:	45530038 	ldrbmi	r0, [r3, #-56]	; 0xffffffc8
    35c0:	0039354c 	eorseq	r3, r9, ip, asr #10
    M4_INTC->NMICR = 0u;
    35c4:	5a46434f 	bpl	1194308 <__ram_ret_data_start+0x1190a78>
    M4_INTC->NMIFR = 0u;
    35c8:	4c574c52 	mrrcmi	12, 5, r4, r7, cr2
}
    35cc:	504e4800 	subpl	r4, lr, r0, lsl #16
    35d0:	53465854 	movtpl	r5, #26708	; 0x6854
    switch (enNmiSrc)
    35d4:	42005a49 	andmi	r5, r0, #299008	; 0x49000
    35d8:	4e434b4c 	vmlsmi.f64	d20, d3, d12
    35dc:	49440054 	stmdbmi	r4, {r2, r4, r6}^
    35e0:	53545045 	cmppl	r4, #69	; 0x45
    35e4:	5f315a49 	svcpl	0x00315a49
    35e8:	63460066 	movtvs	r0, #24678	; 0x6066
    35ec:	5f564f6d 	svcpl	0x00564f6d
            enRet = (1u == M4_INTC->NMIFR_f.WDTFR) ? Set : Reset;
    35f0:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    35f4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    switch (enNmiSrc)
    35f8:	73007265 	movwvc	r7, #613	; 0x265
    35fc:	745f6374 	ldrbvc	r6, [pc], #-884	; 3604 <NMI_IrqFlgGet+0x30>
    3600:	5f36726d 	svcpl	0x0036726d
    3604:	626d6373 	rsbvs	r6, sp, #-872415231	; 0xcc000001
            enRet = (1u == M4_INTC->NMIFR_f.PVD2FR) ? Set : Reset;
    3608:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    360c:	5f646c65 	svcpl	0x00646c65
    switch (enNmiSrc)
    3610:	45530074 	ldrbmi	r0, [r3, #-116]	; 0xffffff8c
            enRet = (1u == M4_INTC->NMIFR_f.NMIFR) ? Set : Reset;
    3614:	0031364c 	eorseq	r3, r1, ip, asr #12
    3618:	324c4553 	subcc	r4, ip, #348127232	; 0x14c00000
        break;
    361c:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    en_int_status_t enRet = Reset;
    3620:	364c4553 			; <UNDEFINED> instruction: 0x364c4553
    3624:	45530033 	ldrbmi	r0, [r3, #-51]	; 0xffffffcd
    switch (enNmiSrc)
    3628:	0034364c 	eorseq	r3, r4, ip, asr #12
            enRet = (1u == M4_INTC->NMIFR_f.REPFR) ? Set : Reset;
    362c:	364c4553 			; <UNDEFINED> instruction: 0x364c4553
    3630:	45530035 	ldrbmi	r0, [r3, #-53]	; 0xffffffcb
        break;
    3634:	0036364c 	eorseq	r3, r6, ip, asr #12
    en_int_status_t enRet = Reset;
    3638:	364c4553 			; <UNDEFINED> instruction: 0x364c4553
    363c:	45530037 	ldrbmi	r0, [r3, #-55]	; 0xffffffc9
            enRet = (1u == M4_INTC->NMIFR_f.SWDTFR) ? Set : Reset;
    3640:	0038364c 	eorseq	r3, r8, ip, asr #12
    3644:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
            enRet = (1u == M4_INTC->NMIFR_f.PVD1FR) ? Set : Reset;
    3648:	47323672 			; <UNDEFINED> instruction: 0x47323672
    364c:	5f444d43 	svcpl	0x00444d43
        break;
    3650:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
            enRet = (1u == M4_INTC->NMIFR_f.XTALSTPFR) ? Set : Reset;
    3654:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    3658:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
            enRet = (1u == M4_INTC->NMIFR_f.RECCFR) ? Set : Reset;
    365c:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
    3660:	61766e49 	cmnvs	r6, r9, asr #28
        break;
    3664:	5064696c 	rsbpl	r6, r4, ip, ror #18
            enRet = (1u == M4_INTC->NMIFR_f.BUSMFR) ? Set : Reset;
    3668:	6d617261 	sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c
    366c:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
        break;
    3670:	4f545300 	svcmi	0x00545300
    M4_INTC->NMICFR |= u16NmiSrc;
    3674:	4c434650 	mcrrmi	6, 5, r4, r3, cr0
    3678:	69540052 	ldmdbvs	r4, {r1, r4, r6}^
}
    367c:	4172656d 	cmnmi	r2, sp, ror #10
    3680:	5f445536 	svcpl	0x00445536
{
    3684:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    pfnNmiCallback();
    3688:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
}
    368c:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
    3690:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    M4_INTC->SWIER |= u32SwiCh;
    3694:	45785433 	ldrbmi	r5, [r8, #-1075]!	; 0xfffffbcd
    3698:	495f646e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
    369c:	61487172 	hvcvs	34578	; 0x8712
}
    36a0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    36a4:	75420072 	strbvc	r0, [r2, #-114]	; 0xffffff8e
    M4_INTC->SWIER &=  ~u32SwiCh;
    36a8:	75614673 	strbvc	r4, [r1, #-1651]!	; 0xfffff98d
    36ac:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    36b0:	006e5152 	rsbeq	r5, lr, r2, asr r1
    36b4:	49464f4e 	stmdbmi	r6, {r1, r2, r3, r6, r8, r9, sl, fp, lr}^
}
    36b8:	41544e45 	cmpmi	r4, r5, asr #28
    36bc:	464f4e00 	strbmi	r4, [pc], -r0, lsl #28
{
    36c0:	544e4549 	strbpl	r4, [lr], #-1353	; 0xfffffab7
    stc_port_init_t stcPortInit = 
    36c4:	43430042 	movtmi	r0, #12354	; 0x3042
    36c8:	4e455345 	cdpmi	3, 4, cr5, cr5, cr5, {2}
    36cc:	464f4e00 	strbmi	r4, [pc], -r0, lsl #28
    PORT_Init(LED0_PORT, LED0_PIN, &stcPortInit);
    36d0:	544e4549 	strbpl	r4, [lr], #-1353	; 0xfffffab7
    36d4:	47500047 	ldrbmi	r0, [r0, -r7, asr #32]
    36d8:	5f524341 	svcpl	0x00524341
    PORT_Init(LED1_PORT, LED1_PIN, &stcPortInit);
    36dc:	6d440066 	stclvs	0, cr0, [r4, #-408]	; 0xfffffe68
    36e0:	74423161 	strbvc	r3, [r2], #-353	; 0xfffffe9f
    PORT_Init(LED2_PORT, LED2_PIN, &stcPortInit);
    36e4:	495f3263 	ldmdbmi	pc, {r0, r1, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    36e8:	61487172 	hvcvs	34578	; 0x8712
    36ec:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    PORT_Init(LED3_PORT, LED3_PIN, &stcPortInit);
    36f0:	554d0072 	strbpl	r0, [sp, #-114]	; 0xffffff8e
    36f4:	7300424c 	movwvc	r4, #588	; 0x24c
    36f8:	635f6374 	cmpvs	pc, #116, 6	; 0xd0000001
        LED0_TOGGLE();
    36fc:	655f6e61 	ldrbvs	r6, [pc, #-3681]	; 28a3 <IRQ138_Handler+0x183>
    3700:	6e697272 	mcrvs	2, 3, r7, cr9, cr2, {3}
        Ddl_Delay1ms(DLY_MS);
    3704:	69665f74 	stmdbvs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
        LED2_TOGGLE();
    3708:	5f646c65 	svcpl	0x00646c65
        LED0_TOGGLE();
    370c:	45530074 	ldrbmi	r0, [r3, #-116]	; 0xffffff8c
    3710:	0030374c 	eorseq	r3, r0, ip, asr #14
        Ddl_Delay1ms(DLY_MS);
    3714:	374c4553 	smlsldcc	r4, ip, r3, r5
    3718:	45530031 	ldrbmi	r0, [r3, #-49]	; 0xffffffcf
        LED1_TOGGLE();
    371c:	0032374c 	eorseq	r3, r2, ip, asr #14
    3720:	374c4553 	smlsldcc	r4, ip, r3, r5
        Ddl_Delay1ms(DLY_MS);
    3724:	45530033 	ldrbmi	r0, [r3, #-51]	; 0xffffffcd
        LED2_TOGGLE();
    3728:	0034374c 	eorseq	r3, r4, ip, asr #14
    372c:	374c4553 	smlsldcc	r4, ip, r3, r5
        Ddl_Delay1ms(DLY_MS);
    3730:	45530035 	ldrbmi	r0, [r3, #-53]	; 0xffffffcb
    3734:	0036374c 	eorseq	r3, r6, ip, asr #14
        LED3_TOGGLE();
    3738:	374c4553 	smlsldcc	r4, ip, r3, r5
    373c:	45530037 	ldrbmi	r0, [r3, #-55]	; 0xffffffc9
        Ddl_Delay1ms(DLY_MS);
    3740:	0038374c 	eorseq	r3, r8, ip, asr #14
    3744:	334c4553 	movtcc	r4, #50515	; 0xc553
        LED0_TOGGLE();
    3748:	00665f39 	rsbeq	r5, r6, r9, lsr pc
    374c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
        Ddl_Delay1ms(DLY_MS);
    3750:	47323472 			; <UNDEFINED> instruction: 0x47323472
        LED1_TOGGLE();
    3754:	48564d43 	ldmdami	r6, {r0, r1, r6, r8, sl, fp, lr}^
    3758:	7172495f 	cmnvc	r2, pc, asr r9
        Ddl_Delay1ms(DLY_MS);
    375c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    3760:	0072656c 	rsbseq	r6, r2, ip, ror #10
        LED2_TOGGLE();
    3764:	50454944 	subpl	r4, r5, r4, asr #18
    3768:	34465854 	strbcc	r5, [r6], #-2132	; 0xfffff7ac
        Ddl_Delay1ms(DLY_MS);
    376c:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
        LED3_TOGGLE();
    3770:	4942434f 	stmdbmi	r2, {r0, r1, r2, r3, r6, r8, r9, lr}^
    3774:	49004e45 	stmdbmi	r0, {r0, r2, r6, r9, sl, fp, lr}
    3778:	31315152 	teqcc	r1, r2, asr r1
        Ddl_Delay1ms(DLY_MS);
    377c:	61485f35 	cmpvs	r8, r5, lsr pc
        LED0_TOGGLE();
    3780:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    3784:	70530072 	subsvc	r0, r3, r2, ror r0
        Ddl_Delay1ms(DLY_MS/4);
    3788:	78523369 	ldmdavc	r2, {r0, r3, r5, r6, r8, r9, ip, sp}^
    378c:	5f646e45 	svcpl	0x00646e45
        LED1_TOGGLE();
    3790:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    3794:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
        Ddl_Delay1ms(DLY_MS/4);
    3798:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
        LED2_TOGGLE();
    379c:	38305152 	ldmdacc	r0!, {r1, r4, r6, r8, ip, lr}
    37a0:	61485f38 	cmpvs	r8, r8, lsr pc
        Ddl_Delay1ms(DLY_MS/4);
    37a4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    37a8:	52490072 	subpl	r0, r9, #114	; 0x72
        LED3_TOGGLE();
    37ac:	31393051 	teqcc	r9, r1, asr r0
    37b0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
        Ddl_Delay1ms(DLY_MS/4);
    37b4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    37b8:	53535400 	cmppl	r3, #0, 8
        LED0_TOGGLE();
    37bc:	45530053 	ldrbmi	r0, [r3, #-83]	; 0xffffffad
    37c0:	0031384c 	eorseq	r3, r1, ip, asr #16
        Ddl_Delay1ms(DLY_MS/4);
    37c4:	384c4553 	stmdacc	ip, {r0, r1, r4, r6, r8, sl, lr}^
        LED1_TOGGLE();
    37c8:	45530032 	ldrbmi	r0, [r3, #-50]	; 0xffffffce
    37cc:	0033384c 	eorseq	r3, r3, ip, asr #16
        Ddl_Delay1ms(DLY_MS/4);
    37d0:	384c4553 	stmdacc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    37d4:	45530034 	ldrbmi	r0, [r3, #-52]	; 0xffffffcc
        LED2_TOGGLE();
    37d8:	0035384c 	eorseq	r3, r5, ip, asr #16
    37dc:	384c4553 	stmdacc	ip, {r0, r1, r4, r6, r8, sl, lr}^
        Ddl_Delay1ms(DLY_MS/4);
    37e0:	45530036 	ldrbmi	r0, [r3, #-54]	; 0xffffffca
        LED3_TOGGLE();
    37e4:	0037384c 	eorseq	r3, r7, ip, asr #16
    37e8:	384c4553 	stmdacc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    37ec:	45530038 	ldrbmi	r0, [r3, #-56]	; 0xffffffc8
        Ddl_Delay1ms(DLY_MS/4);
    37f0:	5f38314c 	svcpl	0x0038314c
    37f4:	43520066 	cmpmi	r2, #102	; 0x66
    37f8:	54434746 	strbpl	r4, [r3], #-1862	; 0xfffff8ba
    37fc:	00665f4c 	rsbeq	r5, r6, ip, asr #30
    3800:	5f637473 	svcpl	0x00637473
    3804:	5f733269 	svcpl	0x00733269
    3808:	72676663 	rsbvc	r6, r7, #103809024	; 0x6300000
    380c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    3810:	745f646c 	ldrbvc	r6, [pc], #-1132	; 3818 <CopyData1+0x4>
    3814:	50455200 	subpl	r5, r5, r0, lsl #4
    3818:	43005246 	movwmi	r5, #582	; 0x246
    381c:	00414850 	subeq	r4, r1, r0, asr r8
    3820:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    3824:	45530030 	ldrbmi	r0, [r3, #-48]	; 0xffffffd0
    3828:	0031394c 	eorseq	r3, r1, ip, asr #18
    382c:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    3830:	45530033 	ldrbmi	r0, [r3, #-51]	; 0xffffffcd
    3834:	0034394c 	eorseq	r3, r4, ip, asr #18
    3838:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    383c:	45530035 	ldrbmi	r0, [r3, #-53]	; 0xffffffcb
    3840:	0036394c 	eorseq	r3, r6, ip, asr #18
    3844:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    3848:	45530037 	ldrbmi	r0, [r3, #-55]	; 0xffffffc9
    384c:	0038394c 	eorseq	r3, r8, ip, asr #18
    3850:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    3854:	43500039 	cmpmi	r0, #57	; 0x39
    3858:	54434347 	strbpl	r4, [r3], #-839	; 0xfffffcb9
    385c:	5249004c 	subpl	r0, r9, #76	; 0x4c
    3860:	37333151 			; <UNDEFINED> instruction: 0x37333151
    3864:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    3868:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    386c:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    3870:	31347265 	teqcc	r4, r5, ror #4
    3874:	6f6c6552 	svcvs	0x006c6552
    3878:	5f576461 	svcpl	0x00576461
    387c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    3880:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    3884:	43007265 	movwmi	r7, #613	; 0x265
    3888:	444d5041 	strbmi	r5, [sp], #-65	; 0xffffffbf
    388c:	41430041 	cmpmi	r3, r1, asr #32
    3890:	42444d50 	submi	r4, r4, #80, 26	; 0x1400
    3894:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0xfffffb00
    3898:	30746e69 	rsbscc	r6, r4, r9, ror #28
    389c:	72495f39 	subvc	r5, r9, #57, 30	; 0xe4
    38a0:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    38a4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    38a8:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    38ac:	31367265 	teqcc	r6, r5, ror #4
    38b0:	424d4353 	submi	r4, sp, #1275068417	; 0x4c000001
    38b4:	7172495f 	cmnvc	r2, pc, asr r9
    38b8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    38bc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    38c0:	4d524144 	ldfmie	f4, [r2, #-272]	; 0xfffffef0
    38c4:	6e490044 	cdpvs	0, 4, cr0, cr9, cr4, {2}
    38c8:	33333174 	teqcc	r3, #116, 2
    38cc:	5152495f 	cmppl	r2, pc, asr r9
    38d0:	5045006e 	subpl	r0, r5, lr, rrx
    38d4:	00414e45 	subeq	r4, r1, r5, asr #28
    38d8:	52434f50 	subpl	r4, r3, #80, 30	; 0x140
    38dc:	00665f55 	rsbeq	r5, r6, r5, asr pc
    38e0:	69747845 	ldmdbvs	r4!, {r0, r2, r6, fp, ip, sp, lr}^
    38e4:	3431746e 	ldrtcc	r7, [r1], #-1134	; 0xfffffb92
    38e8:	7172495f 	cmnvc	r2, pc, asr r9
    38ec:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    38f0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    38f4:	31746e49 	cmncc	r4, r9, asr #28
    38f8:	495f3032 	ldmdbmi	pc, {r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    38fc:	006e5152 	rsbeq	r5, lr, r2, asr r1
    3900:	4f534949 	svcmi	0x00534949
    3904:	52465849 	subpl	r5, r6, #4784128	; 0x490000
    3908:	5246004d 	subpl	r0, r6, #77	; 0x4d
    390c:	004c5649 	subeq	r5, ip, r9, asr #12
    3910:	4552564f 	ldrbmi	r5, [r2, #-1615]	; 0xfffff9b1
    3914:	73004652 	movwvc	r4, #1618	; 0x652
    3918:	635f6374 	cmpvs	pc, #116, 6	; 0xd0000001
    391c:	745f6e61 	ldrbvc	r6, [pc], #-3681	; 3924 <__ram_ret_data_start+0x94>
    3920:	6c727463 	cfldrdvs	mvd7, [r2], #-396	; 0xfffffe74
    3924:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    3928:	745f646c 	ldrbvc	r6, [pc], #-1132	; 3930 <__ram_ret_data_start+0xa0>
    392c:	456e6500 	strbmi	r6, [lr, #-1280]!	; 0xfffffb00
    3930:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
    3934:	61736944 	cmnvs	r3, r4, asr #18
    3938:	00656c62 	rsbeq	r6, r5, r2, ror #24
    393c:	5f544e49 	svcpl	0x00544e49
    3940:	41524d54 	cmpmi	r2, r4, asr sp
    3944:	44555f36 	ldrbmi	r5, [r5], #-3894	; 0xfffff0ca
    3948:	74730046 	ldrbtvc	r0, [r3], #-70	; 0xffffffba
    394c:	6d655f63 	stclvs	15, cr5, [r5, #-396]!	; 0xfffffe74
    3950:	74735f62 	ldrbtvc	r5, [r3], #-3938	; 0xfffff09e
    3954:	665f7461 	ldrbvs	r7, [pc], -r1, ror #8
    3958:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    395c:	5400745f 	strpl	r7, [r0], #-1119	; 0xfffffba1
    3960:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    3964:	43473336 	movtmi	r3, #29494	; 0x7336
    3968:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    396c:	61487172 	hvcvs	34578	; 0x8712
    3970:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    3974:	43480072 	movtmi	r0, #32882	; 0x8072
    3978:	5f524f44 	svcpl	0x00524f44
    397c:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    3980:	39343074 	ldmdbcc	r4!, {r2, r4, r5, r6, ip, sp}
    3984:	5152495f 	cmppl	r2, pc, asr r9
    3988:	4d53006e 	ldclmi	0, cr0, [r3, #-440]	; 0xfffffe48
    398c:	524c4142 	subpl	r4, ip, #-2147483632	; 0x80000010
    3990:	004e4554 	subeq	r4, lr, r4, asr r5
    3994:	30515249 	subscc	r5, r1, r9, asr #4
    3998:	485f3533 	ldmdami	pc, {r0, r1, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    399c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    39a0:	41007265 	tstmi	r0, r5, ror #4
    39a4:	544e4356 	strbpl	r4, [lr], #-854	; 0xfffffcaa
    39a8:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    39ac:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    39b0:	525f3334 	subspl	r3, pc, #52, 6	; 0xd0000000
    39b4:	00554f4c 	subseq	r4, r5, ip, asr #30
    39b8:	5f544e49 	svcpl	0x00544e49
    39bc:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    39c0:	4c525f33 	mrrcmi	15, 3, r5, r2, cr3
    39c4:	4900564f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, sl, ip, lr}
    39c8:	3330746e 	teqcc	r0, #1845493760	; 0x6e000000
    39cc:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    39d0:	4f006e51 	svcmi	0x00006e51
    39d4:	57524d43 	ldrbpl	r4, [r2, -r3, asr #26]
    39d8:	74730048 	ldrbtvc	r0, [r3], #-72	; 0xffffffb8
    39dc:	66655f63 	strbtvs	r5, [r5], -r3, ror #30
    39e0:	73665f6d 	cmnvc	r6, #436	; 0x1b4
    39e4:	665f7077 			; <UNDEFINED> instruction: 0x665f7077
    39e8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    39ec:	4f00745f 	svcmi	0x0000745f
    39f0:	57524d43 	ldrbpl	r4, [r2, -r3, asr #26]
    39f4:	4552004c 	ldrbmi	r0, [r2, #-76]	; 0xffffffb4
    39f8:	56524553 			; <UNDEFINED> instruction: 0x56524553
    39fc:	30314445 	eorscc	r4, r1, r5, asr #8
    3a00:	45520032 	ldrbmi	r0, [r2, #-50]	; 0xffffffce
    3a04:	56524553 			; <UNDEFINED> instruction: 0x56524553
    3a08:	30314445 	eorscc	r4, r1, r5, asr #8
    3a0c:	43500033 	cmpmi	r0, #51	; 0x33
    3a10:	31524e4f 	cmpcc	r2, pc, asr #28
    3a14:	4400665f 	strmi	r6, [r0], #-1631	; 0xfffff9a1
    3a18:	44504549 	ldrbmi	r4, [r0], #-1353	; 0xfffffab7
    3a1c:	0034414d 	eorseq	r4, r4, sp, asr #2
    3a20:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    3a24:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    3a28:	00373031 	eorseq	r3, r7, r1, lsr r0
    3a2c:	50304453 	eorspl	r4, r0, r3, asr r4
    3a30:	52004449 	andpl	r4, r0, #1224736768	; 0x49000000
    3a34:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    3a38:	31444556 	cmpcc	r4, r6, asr r5
    3a3c:	49003930 	stmdbmi	r0, {r4, r5, r8, fp, ip, sp}
    3a40:	3230746e 	eorscc	r7, r0, #1845493760	; 0x6e000000
    3a44:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    3a48:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    3a4c:	30315152 	eorscc	r5, r1, r2, asr r1
    3a50:	61485f39 	cmpvs	r8, r9, lsr pc
    3a54:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    3a58:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    3a5c:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    3a60:	645f3672 	ldrbvs	r3, [pc], #-1650	; 3a68 <__ram_ret_data_start+0x1d8>
    3a64:	72627574 	rsbvc	r7, r2, #116, 10	; 0x1d000000
    3a68:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    3a6c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 3a74 <__ram_ret_data_start+0x1e4>
    3a70:	54414700 	strbpl	r4, [r1], #-1792	; 0xfffff900
    3a74:	4c434845 	mcrrmi	8, 4, r4, r3, cr5
    3a78:	5249004b 	subpl	r0, r9, #75	; 0x4b
    3a7c:	32313151 	eorscc	r3, r1, #1073741844	; 0x40000014
    3a80:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    3a84:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3a88:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    3a8c:	32367265 	eorscc	r7, r6, #1342177286	; 0x50000006
    3a90:	414d4353 	cmpmi	sp, r3, asr r3
    3a94:	7172495f 	cmnvc	r2, pc, asr r9
    3a98:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    3a9c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3aa0:	45464341 	strbmi	r4, [r6, #-833]	; 0xfffffcbf
    3aa4:	00665f4e 	rsbeq	r5, r6, lr, asr #30
    3aa8:	30746e49 	rsbscc	r6, r4, r9, asr #28
    3aac:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    3ab0:	006e5152 	rsbeq	r5, lr, r2, asr r1
    3ab4:	54504e48 	ldrbpl	r4, [r0], #-3656	; 0xfffff1b8
    3ab8:	53545358 	cmppl	r4, #88, 6	; 0x60000001
    3abc:	5f344d00 	svcpl	0x00344d00
    3ac0:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    3ac4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    3ac8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    3acc:	53455200 	movtpl	r5, #20992	; 0x5200
    3ad0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3ad4:	33313144 	teqcc	r1, #68, 2
    3ad8:	53455200 	movtpl	r5, #20992	; 0x5200
    3adc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3ae0:	34313144 	ldrtcc	r3, [r1], #-324	; 0xfffffebc
    3ae4:	32535300 	subscc	r5, r3, #0, 6
    3ae8:	52005650 	andpl	r5, r0, #80, 12	; 0x5000000
    3aec:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    3af0:	31444556 	cmpcc	r4, r6, asr r5
    3af4:	49003731 	stmdbmi	r0, {r0, r4, r5, r8, r9, sl, ip, sp}
    3af8:	00525053 	subseq	r5, r2, r3, asr r0
    3afc:	30455342 	subcc	r5, r5, r2, asr #6
    3b00:	4d574600 	ldclmi	6, cr4, [r7, #-0]
    3b04:	45530043 	ldrbmi	r0, [r3, #-67]	; 0xffffffbd
    3b08:	5f35394c 	svcpl	0x0035394c
    3b0c:	45520066 	ldrbmi	r0, [r2, #-102]	; 0xffffff9a
    3b10:	56524553 			; <UNDEFINED> instruction: 0x56524553
    3b14:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
    3b18:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
    3b1c:	56524553 			; <UNDEFINED> instruction: 0x56524553
    3b20:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
    3b24:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
    3b28:	56524553 			; <UNDEFINED> instruction: 0x56524553
    3b2c:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
    3b30:	45520036 	ldrbmi	r0, [r2, #-54]	; 0xffffffca
    3b34:	56524553 			; <UNDEFINED> instruction: 0x56524553
    3b38:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
    3b3c:	45520037 	ldrbmi	r0, [r2, #-55]	; 0xffffffc9
    3b40:	56524553 			; <UNDEFINED> instruction: 0x56524553
    3b44:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
    3b48:	69540038 	ldmdbvs	r4, {r3, r4, r5}^
    3b4c:	4172656d 	cmnmi	r2, sp, ror #10
    3b50:	504d4335 	subpl	r4, sp, r5, lsr r3
    3b54:	7172495f 	cmnvc	r2, pc, asr r9
    3b58:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    3b5c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3b60:	49425854 	stmdbmi	r2, {r2, r4, r6, fp, ip, lr}^
    3b64:	4c575152 	ldfmie	f5, [r7], {82}	; 0x52
    3b68:	52524500 	subspl	r4, r2, #0, 10
    3b6c:	53544e49 	cmppl	r4, #1168	; 0x490
    3b70:	004e4547 	subeq	r4, lr, r7, asr #10
    3b74:	4b534d5a 	blmi	14d70e4 <__ram_ret_data_start+0x14d3854>
    3b78:	00564552 	subseq	r4, r6, r2, asr r5
    3b7c:	5f544e49 	svcpl	0x00544e49
    3b80:	31433249 	cmpcc	r3, r9, asr #4
    3b84:	4958525f 	ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r9, ip, lr}^
    3b88:	72724500 	rsbsvc	r4, r2, #0, 10
    3b8c:	6341726f 	movtvs	r7, #4719	; 0x126f
    3b90:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    3b94:	68676952 	stmdavs	r7!, {r1, r4, r6, r8, fp, sp, lr}^
    3b98:	73007374 	movwvc	r7, #884	; 0x374
    3b9c:	615f6374 	cmpvs	pc, r4, ror r3	; <UNPREDICTABLE>
    3ba0:	735f6364 	cmpvc	pc, #100, 6	; 0x90000001
    3ba4:	63636e79 	cmnvs	r3, #1936	; 0x790
    3ba8:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3bac:	5f646c65 	svcpl	0x00646c65
    3bb0:	52490074 	subpl	r0, r9, #116	; 0x74
    3bb4:	37303051 			; <UNDEFINED> instruction: 0x37303051
    3bb8:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    3bbc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3bc0:	616d4400 	cmnvs	sp, r0, lsl #8
    3bc4:	63744231 	cmnvs	r4, #268435459	; 0x10000003
    3bc8:	72495f31 	subvc	r5, r9, #49, 30	; 0xc4
    3bcc:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    3bd0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3bd4:	53455200 	movtpl	r5, #20992	; 0x5200
    3bd8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3bdc:	30333144 	eorscc	r3, r3, r4, asr #2
    3be0:	53455200 	movtpl	r5, #20992	; 0x5200
    3be4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3be8:	31333144 	teqcc	r3, r4, asr #2
    3bec:	53455200 	movtpl	r5, #20992	; 0x5200
    3bf0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3bf4:	32333144 	eorscc	r3, r3, #68, 2
    3bf8:	53455200 	movtpl	r5, #20992	; 0x5200
    3bfc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3c00:	34333144 	ldrtcc	r3, [r3], #-324	; 0xfffffebc
    3c04:	53455200 	movtpl	r5, #20992	; 0x5200
    3c08:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3c0c:	35333144 	ldrcc	r3, [r3, #-324]!	; 0xfffffebc
    3c10:	53455200 	movtpl	r5, #20992	; 0x5200
    3c14:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3c18:	36333144 	ldrtcc	r3, [r3], -r4, asr #2
    3c1c:	53455200 	movtpl	r5, #20992	; 0x5200
    3c20:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3c24:	38333144 	ldmdacc	r3!, {r2, r6, r8, ip, sp}
    3c28:	53455200 	movtpl	r5, #20992	; 0x5200
    3c2c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    3c30:	39333144 	ldmdbcc	r3!, {r2, r6, r8, ip, sp}
    3c34:	63747300 	cmnvs	r4, #0, 6
    3c38:	616d645f 	cmnvs	sp, pc, asr r4
    3c3c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
    3c40:	6b73616d 	blvs	1cdc1fc <__ram_ret_data_start+0x1cd896c>
    3c44:	69665f30 	stmdbvs	r6!, {r4, r5, r8, r9, sl, fp, ip, lr}^
    3c48:	5f646c65 	svcpl	0x00646c65
    3c4c:	4d530074 	ldclmi	0, cr0, [r3, #-464]	; 0xfffffe30
    3c50:	524c4142 	subpl	r4, ip, #-2147483632	; 0x80000010
    3c54:	00454954 	subeq	r4, r5, r4, asr r9
    3c58:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    3c5c:	47313472 			; <UNDEFINED> instruction: 0x47313472
    3c60:	495f564f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    3c64:	61487172 	hvcvs	34578	; 0x8712
    3c68:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    3c6c:	54490072 	strbpl	r0, [r9], #-114	; 0xffffff8e
    3c70:	564f4e45 	strbpl	r4, [pc], -r5, asr #28
    3c74:	41490046 	cmpmi	r9, r6, asr #32
    3c78:	58004742 	stmdapl	r0, {r1, r6, r8, r9, sl, lr}
    3c7c:	00444d43 	subeq	r4, r4, r3, asr #26
    3c80:	5f544e49 	svcpl	0x00544e49
    3c84:	0031534c 	eorseq	r5, r1, ip, asr #6
    3c88:	4f4d4446 	svcmi	0x004d4446
    3c8c:	41490044 	cmpmi	r9, r4, asr #32
    3c90:	43005242 	movwmi	r5, #578	; 0x242
    3c94:	004c4f50 	subeq	r4, ip, r0, asr pc
    3c98:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    3c9c:	47313472 			; <UNDEFINED> instruction: 0x47313472
    3ca0:	48554d43 	ldmdami	r5, {r0, r1, r6, r8, sl, fp, lr}^
    3ca4:	7172495f 	cmnvc	r2, pc, asr r9
    3ca8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    3cac:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3cb0:	42545052 	subsmi	r5, r4, #82	; 0x52
    3cb4:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    3cb8:	524e4f4d 	subpl	r4, lr, #308	; 0x134
    3cbc:	5f305450 	svcpl	0x00305450
    3cc0:	45520066 	ldrbmi	r0, [r2, #-102]	; 0xffffff9a
    3cc4:	56524553 			; <UNDEFINED> instruction: 0x56524553
    3cc8:	34314445 	ldrtcc	r4, [r1], #-1093	; 0xfffffbbb
    3ccc:	74730030 	ldrbtvc	r0, [r3], #-48	; 0xffffffd0
    3cd0:	73755f63 	cmnvc	r5, #396	; 0x18c
    3cd4:	5f736662 	svcpl	0x00736662
    3cd8:	70656964 	rsbvc	r6, r5, r4, ror #18
    3cdc:	5f6b736d 	svcpl	0x006b736d
    3ce0:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    3ce4:	00745f64 	rsbseq	r5, r4, r4, ror #30
    3ce8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    3cec:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    3cf0:	00333431 	eorseq	r3, r3, r1, lsr r4
    3cf4:	30746e49 	rsbscc	r6, r4, r9, asr #28
    3cf8:	495f3839 	ldmdbmi	pc, {r0, r3, r4, r5, fp, ip, sp}^	; <UNPREDICTABLE>
    3cfc:	006e5152 	rsbeq	r5, lr, r2, asr r1
    3d00:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    3d04:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    3d08:	00363431 	eorseq	r3, r6, r1, lsr r4
    3d0c:	444d4354 	strbmi	r4, [sp], #-852	; 0xfffffcac
    3d10:	5300665f 	movwpl	r6, #1631	; 0x65f
    3d14:	55524343 	ldrbpl	r4, [r2, #-835]	; 0xfffffcbd
    3d18:	43530048 	cmpmi	r3, #72	; 0x48
    3d1c:	4c555243 	lfmmi	f5, 2, [r5], {67}	; 0x43
    3d20:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    3d24:	5f353830 	svcpl	0x00353830
    3d28:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    3d2c:	454f4400 	strbmi	r4, [pc, #-1024]	; 3934 <__ram_ret_data_start+0xa4>
    3d30:	544e4950 	strbpl	r4, [lr], #-2384	; 0xfffff6b0
    3d34:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    3d38:	5f637473 	svcpl	0x00637473
    3d3c:	66627375 			; <UNDEFINED> instruction: 0x66627375
    3d40:	63645f73 	cmnvs	r4, #460	; 0x1cc
    3d44:	665f6766 	ldrbvs	r6, [pc], -r6, ror #14
    3d48:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    3d4c:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    3d50:	3730746e 	ldrcc	r7, [r0, -lr, ror #8]!
    3d54:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    3d58:	53006e51 	movwpl	r6, #3665	; 0xe51
    3d5c:	52424d43 	subpl	r4, r2, #4288	; 0x10c0
    3d60:	4600665f 			; <UNDEFINED> instruction: 0x4600665f
    3d64:	0052544c 	subseq	r5, r2, ip, asr #8
    3d68:	31697053 	qdsubcc	r7, r3, r9
    3d6c:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0xfffffbb7
    3d70:	7172495f 	cmnvc	r2, pc, asr r9
    3d74:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    3d78:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3d7c:	50454944 	subpl	r4, r5, r4, asr #18
    3d80:	30414d44 	subcc	r4, r1, r4, asr #26
    3d84:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    3d88:	414d4450 	cmpmi	sp, r0, asr r4
    3d8c:	49440031 	stmdbmi	r4, {r0, r4, r5}^
    3d90:	4d445045 	stclmi	0, cr5, [r4, #-276]	; 0xfffffeec
    3d94:	44003241 	strmi	r3, [r0], #-577	; 0xfffffdbf
    3d98:	44504549 	ldrbmi	r4, [r0], #-1353	; 0xfffffab7
    3d9c:	0033414d 	eorseq	r4, r3, sp, asr #2
    3da0:	50454944 	subpl	r4, r5, r4, asr #18
    3da4:	35414d44 	strbcc	r4, [r1, #-3396]	; 0xfffff2bc
    3da8:	43435300 	movtmi	r5, #13056	; 0x3300
    3dac:	004c5652 	subeq	r5, ip, r2, asr r6
    3db0:	5f544e49 	svcpl	0x00544e49
    3db4:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    3db8:	5249455f 	subpl	r4, r9, #398458880	; 0x17c00000
    3dbc:	00303151 	eorseq	r3, r0, r1, asr r1
    3dc0:	5f544e49 	svcpl	0x00544e49
    3dc4:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    3dc8:	5249455f 	subpl	r4, r9, #398458880	; 0x17c00000
    3dcc:	00313151 	eorseq	r3, r1, r1, asr r1
    3dd0:	5f544e49 	svcpl	0x00544e49
    3dd4:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    3dd8:	5249455f 	subpl	r4, r9, #398458880	; 0x17c00000
    3ddc:	00323151 	eorseq	r3, r2, r1, asr r1
    3de0:	5f544e49 	svcpl	0x00544e49
    3de4:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    3de8:	5249455f 	subpl	r4, r9, #398458880	; 0x17c00000
    3dec:	00333151 	eorseq	r3, r3, r1, asr r1
    3df0:	5f544e49 	svcpl	0x00544e49
    3df4:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    3df8:	5249455f 	subpl	r4, r9, #398458880	; 0x17c00000
    3dfc:	00343151 	eorseq	r3, r4, r1, asr r1
    3e00:	5f544e49 	svcpl	0x00544e49
    3e04:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    3e08:	5249455f 	subpl	r4, r9, #398458880	; 0x17c00000
    3e0c:	00353151 	eorseq	r3, r5, r1, asr r1
    3e10:	5f637473 	svcpl	0x00637473
    3e14:	69707371 	ldmdbvs	r0!, {r0, r4, r5, r6, r8, r9, ip, sp, lr}^
    3e18:	6d63785f 	stclvs	8, cr7, [r3, #-380]!	; 0xfffffe84
    3e1c:	69665f64 	stmdbvs	r6!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    3e20:	5f646c65 	svcpl	0x00646c65
    3e24:	504d0074 	subpl	r0, sp, r4, ror r0
    3e28:	005a4953 	subseq	r4, sl, r3, asr r9
    3e2c:	45534254 	ldrbmi	r4, [r3, #-596]	; 0xfffffdac
    3e30:	4343004c 	movtmi	r0, #12364	; 0x304c
    3e34:	4300444d 	movwmi	r4, #1101	; 0x44d
    3e38:	535f4746 	cmppl	pc, #18350080	; 0x1180000
    3e3c:	5f544154 	svcpl	0x00544154
    3e40:	43530066 	cmpmi	r3, #102	; 0x66
    3e44:	48575243 	ldmdami	r7, {r0, r1, r6, r9, ip, lr}^
    3e48:	43435300 	movtmi	r5, #13056	; 0x3300
    3e4c:	004c5752 	subeq	r5, ip, r2, asr r7
    3e50:	4f4c5241 	svcmi	0x004c5241
    3e54:	6d440046 	stclvs	0, cr0, [r4, #-280]	; 0xfffffee8
    3e58:	63543261 	cmpvs	r4, #268435462	; 0x10000006
    3e5c:	72495f33 	subvc	r5, r9, #51, 30	; 0xcc
    3e60:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    3e64:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3e68:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    3e6c:	5f313231 	svcpl	0x00313231
    3e70:	69540066 	ldmdbvs	r4, {r1, r2, r5, r6}^
    3e74:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    3e78:	4d434733 	stclmi	7, cr4, [r3, #-204]	; 0xffffff34
    3e7c:	495f4855 	ldmdbmi	pc, {r0, r2, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    3e80:	61487172 	hvcvs	34578	; 0x8712
    3e84:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    3e88:	534c0072 	movtpl	r0, #49266	; 0xc072
    3e8c:	55004642 	strpl	r4, [r0, #-1602]	; 0xfffff9be
    3e90:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    3e94:	45785234 	ldrbmi	r5, [r8, #-564]!	; 0xfffffdcc
    3e98:	495f7272 	ldmdbmi	pc, {r1, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    3e9c:	61487172 	hvcvs	34578	; 0x8712
    3ea0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    3ea4:	43530072 	cmpmi	r3, #114	; 0x72
    3ea8:	454c444b 	strbmi	r4, [ip, #-1099]	; 0xfffffbb5
    3eac:	42454600 	submi	r4, r5, #0, 12
    3eb0:	50520045 	subspl	r0, r2, r5, asr #32
    3eb4:	00314254 	eorseq	r4, r1, r4, asr r2
    3eb8:	42545052 	subsmi	r5, r4, #82	; 0x52
    3ebc:	50520032 	subspl	r0, r2, r2, lsr r0
    3ec0:	00334254 	eorseq	r4, r3, r4, asr r2
    3ec4:	49524f4e 	ldmdbmi	r2, {r1, r2, r3, r6, r8, r9, sl, fp, lr}^
    3ec8:	4753544e 	ldrbmi	r5, [r3, -lr, asr #8]
    3ecc:	43004e45 	movwmi	r4, #3653	; 0xe45
    3ed0:	4d343048 	ldcmi	0, cr3, [r4, #-288]!	; 0xfffffee0
    3ed4:	45005855 	strmi	r5, [r0, #-2133]	; 0xfffff7ab
    3ed8:	4641434f 	strbmi	r4, [r1], -pc, asr #6
    3edc:	63747300 	cmnvs	r4, #0, 6
    3ee0:	6332695f 	teqvs	r2, #1556480	; 0x17c000
    3ee4:	726c735f 	rsbvc	r7, ip, #2080374785	; 0x7c000001
    3ee8:	69665f30 	stmdbvs	r6!, {r4, r5, r8, r9, sl, fp, ip, lr}^
    3eec:	5f646c65 	svcpl	0x00646c65
    3ef0:	32490074 	subcc	r0, r9, #116	; 0x74
    3ef4:	78543273 	ldmdavc	r4, {r0, r1, r4, r5, r6, r9, ip, sp}^
    3ef8:	7172495f 	cmnvc	r2, pc, asr r9
    3efc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    3f00:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3f04:	5253434f 	subspl	r4, r3, #1006632961	; 0x3c000001
    3f08:	00665f56 	rsbeq	r5, r6, r6, asr pc
    3f0c:	364c4553 			; <UNDEFINED> instruction: 0x364c4553
    3f10:	00665f39 	rsbeq	r5, r6, r9, lsr pc
    3f14:	4f434452 	svcmi	0x00434452
    3f18:	5252454c 	subspl	r4, r2, #76, 10	; 0x13000000
    3f1c:	00524c43 	subseq	r4, r2, r3, asr #24
    3f20:	5f637473 	svcpl	0x00637473
    3f24:	66627375 			; <UNDEFINED> instruction: 0x66627375
    3f28:	69645f73 	stmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3f2c:	6d657065 	stclvs	0, cr7, [r5, #-404]!	; 0xfffffe6c
    3f30:	6b736d70 	blvs	1cdf4f8 <__ram_ret_data_start+0x1cdbc68>
    3f34:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    3f38:	745f646c 	ldrbvc	r6, [pc], #-1132	; 3f40 <__ram_ret_data_start+0x6b0>
    3f3c:	53504300 	cmppl	r0, #0, 6
    3f40:	52490052 	subpl	r0, r9, #82	; 0x52
    3f44:	34393051 	ldrtcc	r3, [r9], #-81	; 0xffffffaf
    3f48:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    3f4c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3f50:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    3f54:	5f303031 	svcpl	0x00303031
    3f58:	43410066 	movtmi	r0, #4198	; 0x1066
    3f5c:	52444146 	subpl	r4, r4, #-2147483631	; 0x80000011
    3f60:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    3f64:	5f383131 	svcpl	0x00383131
    3f68:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    3f6c:	574c4600 	strbpl	r4, [ip, -r0, lsl #12]
    3f70:	4f450054 	svcmi	0x00450054
    3f74:	00464243 	subeq	r4, r6, r3, asr #4
    3f78:	46434945 	strbmi	r4, [r3], -r5, asr #18
    3f7c:	45003152 	strmi	r3, [r0, #-338]	; 0xfffffeae
    3f80:	52464349 	subpl	r4, r6, #603979777	; 0x24000001
    3f84:	49450032 	stmdbmi	r5, {r1, r4, r5}^
    3f88:	33524643 	cmpcc	r2, #70254592	; 0x4300000
    3f8c:	43494500 	movtmi	r4, #38144	; 0x9500
    3f90:	00345246 	eorseq	r5, r4, r6, asr #4
    3f94:	46434945 	strbmi	r4, [r3], -r5, asr #18
    3f98:	45003552 	strmi	r3, [r0, #-1362]	; 0xfffffaae
    3f9c:	52464349 	subpl	r4, r6, #603979777	; 0x24000001
    3fa0:	49450036 	stmdbmi	r5, {r1, r2, r4, r5}^
    3fa4:	37524643 	ldrbcc	r4, [r2, -r3, asr #12]
    3fa8:	43494500 	movtmi	r4, #38144	; 0x9500
    3fac:	00385246 	eorseq	r5, r8, r6, asr #4
    3fb0:	46434945 	strbmi	r4, [r3], -r5, asr #18
    3fb4:	49003952 	stmdbmi	r0, {r1, r4, r6, r8, fp, ip, sp}
    3fb8:	3031746e 	eorscc	r7, r1, lr, ror #8
    3fbc:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    3fc0:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
    3fc4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    3fc8:	564f3541 	strbpl	r3, [pc], -r1, asr #10
    3fcc:	7172495f 	cmnvc	r2, pc, asr r9
    3fd0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    3fd4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3fd8:	76456e65 	strbvc	r6, [r5], -r5, ror #28
    3fdc:	45746e65 	ldrbmi	r6, [r4, #-3685]!	; 0xfffff19b
    3fe0:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    3fe4:	53560065 	cmppl	r6, #101	; 0x65
    3fe8:	314c4553 	cmpcc	ip, r3, asr r5
    3fec:	665f3134 			; <UNDEFINED> instruction: 0x665f3134
    3ff0:	4f434400 	svcmi	0x00434400
    3ff4:	665f524e 	ldrbvs	r5, [pc], -lr, asr #4
    3ff8:	4e4f4d00 	cdpmi	13, 4, cr4, cr15, cr0, {0}
    3ffc:	45534e53 	ldrbmi	r4, [r3, #-3667]	; 0xfffff1ad
    4000:	4c544351 	mrrcmi	3, 5, r4, r4, cr1	; <UNPREDICTABLE>
    4004:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    4008:	314c4553 	cmpcc	ip, r3, asr r5
    400c:	665f3631 			; <UNDEFINED> instruction: 0x665f3631
    4010:	63747300 	cmnvs	r4, #0, 6
    4014:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    4018:	6167705f 	qdsubvs	r7, pc, r7	; <UNPREDICTABLE>
    401c:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
    4020:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    4024:	7300745f 	movwvc	r7, #1119	; 0x45f
    4028:	645f6374 	ldrbvs	r6, [pc], #-884	; 4030 <__ram_ret_data_start+0x7a0>
    402c:	735f616d 	cmpvc	pc, #1073741851	; 0x4000001b
    4030:	7165736e 	cmnvc	r5, lr, ror #6
    4034:	626c7463 	rsbvs	r7, ip, #1660944384	; 0x63000000
    4038:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    403c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 4044 <__ram_ret_data_start+0x7b4>
    4040:	51524900 	cmppl	r2, r0, lsl #18
    4044:	5f333431 	svcpl	0x00333431
    4048:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    404c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4050:	4e455449 	cdpmi	4, 4, cr5, cr5, cr9, {2}
    4054:	54490031 	strbpl	r0, [r9], #-49	; 0xffffffcf
    4058:	00324e45 	eorseq	r4, r2, r5, asr #28
    405c:	4e455449 	cdpmi	4, 4, cr5, cr5, cr9, {2}
    4060:	54490033 	strbpl	r0, [r9], #-51	; 0xffffffcd
    4064:	00344e45 	eorseq	r4, r4, r5, asr #28
    4068:	4e455449 	cdpmi	4, 4, cr5, cr5, cr9, {2}
    406c:	54490035 	strbpl	r0, [r9], #-53	; 0xffffffcb
    4070:	00364e45 	eorseq	r4, r6, r5, asr #28
    4074:	4e455449 	cdpmi	4, 4, cr5, cr5, cr9, {2}
    4078:	54490037 	strbpl	r0, [r9], #-55	; 0xffffffc9
    407c:	00384e45 	eorseq	r4, r8, r5, asr #28
    4080:	53524658 	cmppl	r2, #88, 12	; 0x5800000
    4084:	46005a49 	strmi	r5, [r0], -r9, asr #20
    4088:	54535243 	ldrbpl	r5, [r3], #-579	; 0xfffffdbd
    408c:	49434800 	stmdbmi	r3, {fp, lr}^
    4090:	0030544e 	eorseq	r5, r0, lr, asr #8
    4094:	4e494348 	cdpmi	3, 4, cr4, cr9, cr8, {2}
    4098:	48003154 	stmdami	r0, {r2, r4, r6, r8, ip, sp}
    409c:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    40a0:	43480032 	movtmi	r0, #32818	; 0x8032
    40a4:	33544e49 	cmpcc	r4, #1168	; 0x490
    40a8:	49434800 	stmdbmi	r3, {fp, lr}^
    40ac:	0034544e 	eorseq	r5, r4, lr, asr #8
    40b0:	4e494348 	cdpmi	3, 4, cr4, cr9, cr8, {2}
    40b4:	43003554 	movwmi	r3, #1364	; 0x554
    40b8:	41545348 	cmpmi	r4, r8, asr #6
    40bc:	43480054 	movtmi	r0, #32852	; 0x8054
    40c0:	37544e49 	ldrbcc	r4, [r4, -r9, asr #28]
    40c4:	49434800 	stmdbmi	r3, {fp, lr}^
    40c8:	0038544e 	eorseq	r5, r8, lr, asr #8
    40cc:	59535542 	ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^
    40d0:	54434800 	strbpl	r4, [r3], #-2048	; 0xfffff800
    40d4:	315a4953 	cmpcc	sl, r3, asr r9
    40d8:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    40dc:	5f464341 	svcpl	0x00464341
    40e0:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    40e4:	38303074 	ldmdacc	r0!, {r2, r4, r5, r6, ip, sp}
    40e8:	5152495f 	cmppl	r2, pc, asr r9
    40ec:	4750006e 	ldrbmi	r0, [r0, -lr, rrx]
    40f0:	534e4941 	movtpl	r4, #59713	; 0xe941
    40f4:	4f003152 	svcmi	0x00003152
    40f8:	4b504e50 	blmi	1417a40 <__ram_ret_data_start+0x14141b0>
    40fc:	00485548 	subeq	r5, r8, r8, asr #10
    4100:	32504c4c 	subscc	r4, r0, #76, 24	; 0x4c00
    4104:	6500665f 	strvs	r6, [r0, #-1631]	; 0xfffff9a1
    4108:	5152496e 	cmppl	r2, lr, ror #18
    410c:	4943006e 	stmdbmi	r3, {r1, r2, r3, r5, r6}^
    4110:	48435344 	stmdami	r3, {r2, r6, r8, r9, ip, lr}^
    4114:	55004d47 	strpl	r4, [r0, #-3399]	; 0xfffff2b9
    4118:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    411c:	45785232 	ldrbmi	r5, [r8, #-562]!	; 0xfffffdce
    4120:	495f646e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
    4124:	61487172 	hvcvs	34578	; 0x8712
    4128:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    412c:	69540072 	ldmdbvs	r4, {r1, r4, r5, r6}^
    4130:	4172656d 	cmnmi	r2, sp, ror #10
    4134:	5f445533 	svcpl	0x00445533
    4138:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    413c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    4140:	56007265 	strpl	r7, [r0], -r5, ror #4
    4144:	4c455353 	mcrrmi	3, 5, r5, r5, cr3
    4148:	5f363331 	svcpl	0x00363331
    414c:	49490066 	stmdbmi	r9, {r1, r2, r5, r6}^
    4150:	58494f53 	stmdapl	r9, {r0, r1, r4, r6, r8, r9, sl, fp, lr}^
    4154:	45005246 	strmi	r5, [r0, #-582]	; 0xfffffdba
    4158:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    415c:	63747300 	cmnvs	r4, #0, 6
    4160:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    4164:	73685f36 	cmnvc	r8, #54, 30	; 0xd8
    4168:	5f726174 	svcpl	0x00726174
    416c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    4170:	00745f64 	rsbseq	r5, r4, r4, ror #30
    4174:	50435452 	subpl	r5, r3, r2, asr r4
    4178:	55574452 	ldrbpl	r4, [r7, #-1106]	; 0xfffffbae
    417c:	54004e45 	strpl	r4, [r0], #-3653	; 0xfffff1bb
    4180:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
    4184:	665f4746 	ldrbvs	r4, [pc], -r6, asr #14
    4188:	4e4f4d00 	cdpmi	13, 4, cr4, cr15, cr0, {0}
    418c:	54435444 	strbpl	r5, [r3], #-1092	; 0xfffffbbc
    4190:	665f334c 	ldrbvs	r3, [pc], -ip, asr #6
    4194:	4e504f00 	cdpmi	15, 5, cr4, cr0, cr0, {0}
    4198:	56484b50 			; <UNDEFINED> instruction: 0x56484b50
    419c:	43480048 	movtmi	r0, #32840	; 0x8048
    41a0:	5a495354 	bpl	1258ef8 <__ram_ret_data_start+0x1255668>
    41a4:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    41a8:	544e4947 	strbpl	r4, [lr], #-2375	; 0xfffff6b9
    41ac:	5f535453 	svcpl	0x00535453
    41b0:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    41b4:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
    41b8:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
    41bc:	72656977 	rsbvc	r6, r5, #1949696	; 0x1dc000
    41c0:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    41c4:	745f646c 	ldrbvc	r6, [pc], #-1132	; 41cc <__ram_ret_data_start+0x93c>
    41c8:	51524900 	cmppl	r2, r0, lsl #18
    41cc:	5f383330 	svcpl	0x00383330
    41d0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    41d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    41d8:	5f637473 	svcpl	0x00637473
    41dc:	34726d74 	ldrbtcc	r6, [r2], #-3444	; 0xfffff28c
    41e0:	7363635f 	cmnvc	r3, #2080374785	; 0x7c000001
    41e4:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    41e8:	5f646c65 	svcpl	0x00646c65
    41ec:	43480074 	movtmi	r0, #32884	; 0x8074
    41f0:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    41f4:	43480035 	movtmi	r0, #32821	; 0x8035
    41f8:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    41fc:	43480036 	movtmi	r0, #32822	; 0x8036
    4200:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    4204:	43480038 	movtmi	r0, #32824	; 0x8038
    4208:	34544e49 	ldrbcc	r4, [r4], #-3657	; 0xfffff1b7
    420c:	5300665f 	movwpl	r6, #1631	; 0x65f
    4210:	34374c45 	ldrtcc	r4, [r7], #-3141	; 0xfffff3bb
    4214:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
    4218:	6e697478 	mcrvs	4, 3, r7, cr9, cr8, {3}
    421c:	5f303074 	svcpl	0x00303074
    4220:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    4224:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    4228:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
    422c:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
    4230:	52746f4e 	rsbspl	r6, r4, #312	; 0x138
    4234:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    4238:	56494400 	strbpl	r4, [r9], -r0, lsl #8
    423c:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
    4240:	52454745 	subpl	r4, r5, #18087936	; 0x1140000
    4244:	4e504f00 	cdpmi	15, 5, cr4, cr0, cr0, {0}
    4248:	57484b50 	smlsldpl	r4, r8, r0, fp
    424c:	69540048 	ldmdbvs	r4, {r3, r6}^
    4250:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    4254:	564f4732 			; <UNDEFINED> instruction: 0x564f4732
    4258:	7172495f 	cmnvc	r2, pc, asr r9
    425c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    4260:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4264:	4e454645 	cdpmi	6, 4, cr4, cr5, cr5, {2}
    4268:	504d4300 	subpl	r4, sp, r0, lsl #6
    426c:	5f335241 	svcpl	0x00335241
    4270:	46480066 	strbmi	r0, [r8], -r6, rrx
    4274:	4c005249 	sfmmi	f5, 4, [r0], {73}	; 0x49
    4278:	4f4b4352 	svcmi	0x004b4352
    427c:	70530045 	subsvc	r0, r3, r5, asr #32
    4280:	72453369 	subvc	r3, r5, #-1543503871	; 0xa4000001
    4284:	72495f72 	subvc	r5, r9, #456	; 0x1c8
    4288:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    428c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    4290:	4e535400 	cdpmi	4, 5, cr5, cr3, cr0, {0}
    4294:	00545845 	subseq	r5, r4, r5, asr #16
    4298:	354c4553 	strbcc	r4, [ip, #-1363]	; 0xfffffaad
    429c:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    42a0:	51524945 	cmppl	r2, r5, asr #18
    42a4:	5f375243 	svcpl	0x00375243
    42a8:	43440066 	movtmi	r0, #16486	; 0x4066
    42ac:	665f4d4f 	ldrbvs	r4, [pc], -pc, asr #26
    42b0:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    42b4:	5f313431 	svcpl	0x00313431
    42b8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    42bc:	51524900 	cmppl	r2, r0, lsl #18
    42c0:	5f343430 	svcpl	0x00343430
    42c4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    42c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    42cc:	45534e44 	ldrbmi	r4, [r3, #-3652]	; 0xfffff1bc
    42d0:	004e4551 	subeq	r4, lr, r1, asr r5
    42d4:	50454f44 	subpl	r4, r5, r4, asr #30
    42d8:	5a495354 	bpl	1259030 <__ram_ret_data_start+0x12557a0>
    42dc:	00665f35 	rsbeq	r5, r6, r5, lsr pc
    42e0:	45495452 	strbmi	r5, [r9, #-1106]	; 0xfffffbae
    42e4:	7300665f 	movwvc	r6, #1631	; 0x65f
    42e8:	695f6374 	ldmdbvs	pc, {r2, r4, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    42ec:	655f7332 	ldrbvs	r7, [pc, #-818]	; 3fc2 <__ram_ret_data_start+0x732>
    42f0:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    42f4:	5f646c65 	svcpl	0x00646c65
    42f8:	58520074 	ldmdapl	r2, {r2, r4, r5, r6}^
    42fc:	00465542 	subeq	r5, r6, r2, asr #10
    4300:	30515249 	subscc	r5, r1, r9, asr #4
    4304:	485f3134 	ldmdami	pc, {r2, r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>
    4308:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    430c:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
    4310:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    4314:	4d433141 	stfmie	f3, [r3, #-260]	; 0xfffffefc
    4318:	72495f50 	subvc	r5, r9, #80, 30	; 0x140
    431c:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    4320:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    4324:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    4328:	4153555f 	cmpmi	r3, pc, asr r5
    432c:	5f335452 	svcpl	0x00335452
    4330:	73004945 	movwvc	r4, #2373	; 0x945
    4334:	695f6374 	ldmdbvs	pc, {r2, r4, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    4338:	735f7332 	cmpvc	pc, #-939524096	; 0xc8000000
    433c:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    4340:	5f646c65 	svcpl	0x00646c65
    4344:	45530074 	ldrbmi	r0, [r3, #-116]	; 0xffffff8c
    4348:	5f32334c 	svcpl	0x0032334c
    434c:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    4350:	6d655f63 	stclvs	15, cr5, [r5, #-396]!	; 0xfffffe74
    4354:	6f735f62 	svcvs	0x00735f62
    4358:	69665f65 	stmdbvs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    435c:	5f646c65 	svcpl	0x00646c65
    4360:	43530074 	cmpmi	r3, #116	; 0x74
    4364:	48565253 	ldmdami	r6, {r0, r1, r4, r6, r9, ip, lr}^
    4368:	49414800 	stmdbmi	r1, {fp, lr}^
    436c:	665f544e 	ldrbvs	r5, [pc], -lr, asr #8
    4370:	51524900 	cmppl	r2, r0, lsl #18
    4374:	5f383630 	svcpl	0x00383630
    4378:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    437c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4380:	524d434f 	subpl	r4, sp, #1006632961	; 0x3c000001
    4384:	665f4c56 			; <UNDEFINED> instruction: 0x665f4c56
    4388:	4d524600 	ldclmi	6, cr4, [r2, #-0]
    438c:	5400524f 	strpl	r5, [r0], #-591	; 0xfffffdb1
    4390:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    4394:	43473134 	movtmi	r3, #28980	; 0x7134
    4398:	5f4c564d 	svcpl	0x004c564d
    439c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    43a0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    43a4:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    43a8:	3530746e 	ldrcc	r7, [r0, #-1134]!	; 0xfffffb92
    43ac:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
    43b0:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
    43b4:	4546444f 	strbmi	r4, [r6, #-1103]	; 0xfffffbb1
    43b8:	4d004652 	stcmi	6, cr4, [r0, #-328]	; 0xfffffeb8
    43bc:	4655424c 	ldrbmi	r4, [r5], -ip, asr #4
    43c0:	00554e45 	subseq	r4, r5, r5, asr #28
    43c4:	55424c4d 	strbpl	r4, [r2, #-3149]	; 0xfffff3b3
    43c8:	574e4546 	strbpl	r4, [lr, -r6, asr #10]
    43cc:	51524900 	cmppl	r2, r0, lsl #18
    43d0:	5f333130 	svcpl	0x00333130
    43d4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    43d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    43dc:	52494444 	subpl	r4, r9, #68, 8	; 0x44000000
    43e0:	43565300 	cmpmi	r6, #0, 6
    43e4:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    43e8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    43ec:	53555300 	cmppl	r5, #0, 6
    43f0:	53545350 	cmppl	r4, #80, 6	; 0x40000001
    43f4:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    43f8:	5f343430 	svcpl	0x00343430
    43fc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4400:	4e494700 	cdpmi	7, 4, cr4, cr9, cr0, {0}
    4404:	4b534d54 	blmi	14d795c <__ram_ret_data_start+0x14d40cc>
    4408:	554f4700 	strbpl	r4, [pc, #-1792]	; 3d10 <__ram_ret_data_start+0x480>
    440c:	4b414e54 	blmi	1057d64 <__ram_ret_data_start+0x10544d4>
    4410:	4d464645 	stclmi	6, cr4, [r6, #-276]	; 0xfffffeec
    4414:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    4418:	665f3834 			; <UNDEFINED> instruction: 0x665f3834
    441c:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    4420:	665f3131 			; <UNDEFINED> instruction: 0x665f3131
    4424:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    4428:	5f313330 	svcpl	0x00313330
    442c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4430:	49534400 	ldmdbmi	r3, {sl, lr}^
    4434:	4c00455a 	cfstr32mi	mvfx4, [r0], {90}	; 0x5a
    4438:	5f316476 	svcpl	0x00316476
    443c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    4440:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    4444:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
    4448:	54504549 	ldrbpl	r4, [r0], #-1353	; 0xfffffab7
    444c:	355a4953 	ldrbcc	r4, [sl, #-2387]	; 0xfffff6ad
    4450:	4800665f 	stmdami	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    4454:	5854504e 	ldmdapl	r4, {r1, r2, r3, r6, ip, lr}^
    4458:	5a495346 	bpl	1259178 <__ram_ret_data_start+0x12558e8>
    445c:	5800665f 	stmdapl	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    4460:	534c4154 	movtpl	r4, #49492	; 0xc154
    4464:	46435054 			; <UNDEFINED> instruction: 0x46435054
    4468:	41530052 	cmpmi	r3, r2, asr r0
    446c:	00444d52 	subeq	r4, r4, r2, asr sp
    4470:	324c4553 	subcc	r4, ip, #348127232	; 0x14c00000
    4474:	00665f37 	rsbeq	r5, r6, r7, lsr pc
    4478:	444f4341 	strbmi	r4, [pc], #-833	; 4480 <__ram_ret_data_start+0xbf0>
    447c:	41524f45 	cmpmi	r2, r5, asr #30
    4480:	4b53414d 	blmi	14d49bc <__ram_ret_data_start+0x14d112c>
    4484:	534e5300 	movtpl	r5, #58112	; 0xe300
    4488:	54435145 	strbpl	r5, [r3], #-325	; 0xfffffebb
    448c:	5f32424c 	svcpl	0x0032424c
    4490:	45470066 	strbmi	r0, [r7, #-102]	; 0xffffff9a
    4494:	4c41434e 	mcrrmi	3, 4, r4, r1, cr14
    4498:	0045494c 	subeq	r4, r5, ip, asr #18
    449c:	4950454f 	ldmdbmi	r0, {r0, r1, r2, r3, r6, r8, sl, lr}^
    44a0:	4800544e 	stmdami	r0, {r1, r2, r3, r6, sl, ip, lr}
    44a4:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    44a8:	665f3031 			; <UNDEFINED> instruction: 0x665f3031
    44ac:	544e4300 	strbpl	r4, [lr], #-768	; 0xfffffd00
    44b0:	4900444d 	stmdbmi	r0, {r0, r2, r3, r6, sl, lr}
    44b4:	545f544e 	ldrbpl	r5, [pc], #-1102	; 44bc <__ram_ret_data_start+0xc2c>
    44b8:	3136524d 	teqcc	r6, sp, asr #4
    44bc:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    44c0:	4e490041 	cdpmi	0, 4, cr0, cr9, cr1, {2}
    44c4:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    44c8:	5f313652 	svcpl	0x00313652
    44cc:	424d4347 	submi	r4, sp, #469762049	; 0x1c000001
    44d0:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    44d4:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    44d8:	475f3136 	smmlarmi	pc, r6, r1, r3	; <UNPREDICTABLE>
    44dc:	00434d43 	subeq	r4, r3, r3, asr #26
    44e0:	5f544e49 	svcpl	0x00544e49
    44e4:	36524d54 			; <UNDEFINED> instruction: 0x36524d54
    44e8:	43475f31 	movtmi	r5, #32561	; 0x7f31
    44ec:	4900444d 	stmdbmi	r0, {r0, r2, r3, r6, sl, lr}
    44f0:	545f544e 	ldrbpl	r5, [pc], #-1102	; 44f8 <__ram_ret_data_start+0xc68>
    44f4:	3136524d 	teqcc	r6, sp, asr #4
    44f8:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    44fc:	4e490045 	cdpmi	0, 4, cr0, cr9, cr5, {2}
    4500:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    4504:	5f313652 	svcpl	0x00313652
    4508:	464d4347 	strbmi	r4, [sp], -r7, asr #6
    450c:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    4510:	4153555f 	cmpmi	r3, pc, asr r5
    4514:	5f335452 	svcpl	0x00335452
    4518:	00494354 	subeq	r4, r9, r4, asr r3
    451c:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    4520:	545f5332 	ldrbpl	r5, [pc], #-818	; 4528 <__ram_ret_data_start+0xc98>
    4524:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    4528:	42006665 	andmi	r6, r0, #105906176	; 0x6500000
    452c:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    4530:	43420031 	movtmi	r0, #8241	; 0x2031
    4534:	32524e4f 	subscc	r4, r2, #1264	; 0x4f0
    4538:	4f434200 	svcmi	0x00434200
    453c:	0033524e 	eorseq	r5, r3, lr, asr #4
    4540:	4e4f4342 	cdpmi	3, 4, cr4, cr15, cr2, {2}
    4544:	4f003452 	svcmi	0x00003452
    4548:	55524d43 	ldrbpl	r4, [r2, #-3395]	; 0xfffff2bd
    454c:	00665f48 	rsbeq	r5, r6, r8, asr #30
    4550:	4846434f 	stmdami	r6, {r0, r1, r2, r3, r6, r8, r9, lr}^
    4554:	434f0055 	movtmi	r0, #61525	; 0xf055
    4558:	00564846 	subseq	r4, r6, r6, asr #16
    455c:	4846434f 	stmdami	r6, {r0, r1, r2, r3, r6, r8, r9, lr}^
    4560:	4b500057 	blmi	14046c4 <__ram_ret_data_start+0x1400e34>
    4564:	53545354 	cmppl	r4, #84, 6	; 0x50000001
    4568:	52454900 	subpl	r4, r5, #0, 18
    456c:	49003031 	stmdbmi	r0, {r0, r4, r5, ip, sp}
    4570:	31315245 	teqcc	r1, r5, asr #4
    4574:	52454900 	subpl	r4, r5, #0, 18
    4578:	49003231 	stmdbmi	r0, {r0, r4, r5, r9, ip, sp}
    457c:	33315245 	teqcc	r1, #1342177284	; 0x50000004
    4580:	52454900 	subpl	r4, r5, #0, 18
    4584:	49003431 	stmdbmi	r0, {r0, r4, r5, sl, ip, sp}
    4588:	35315245 	ldrcc	r5, [r1, #-581]!	; 0xfffffdbb
    458c:	52454900 	subpl	r4, r5, #0, 18
    4590:	49003631 	stmdbmi	r0, {r0, r4, r5, r9, sl, ip, sp}
    4594:	37315245 	ldrcc	r5, [r1, -r5, asr #4]!
    4598:	52454900 	subpl	r4, r5, #0, 18
    459c:	49003831 	stmdbmi	r0, {r0, r4, r5, fp, ip, sp}
    45a0:	39315245 	ldmdbcc	r1!, {r0, r2, r6, r9, ip, lr}
    45a4:	4d435300 	stclmi	3, cr5, [r3, #-0]
    45a8:	5f4c5752 	svcpl	0x004c5752
    45ac:	45490066 	strbmi	r0, [r9, #-102]	; 0xffffff9a
    45b0:	00303252 	eorseq	r3, r0, r2, asr r2
    45b4:	32524549 	subscc	r4, r2, #306184192	; 0x12400000
    45b8:	45490031 	strbmi	r0, [r9, #-49]	; 0xffffffcf
    45bc:	00323252 	eorseq	r3, r2, r2, asr r2
    45c0:	32524549 	subscc	r4, r2, #306184192	; 0x12400000
    45c4:	45490033 	strbmi	r0, [r9, #-51]	; 0xffffffcd
    45c8:	00343252 	eorseq	r3, r4, r2, asr r2
    45cc:	32524549 	subscc	r4, r2, #306184192	; 0x12400000
    45d0:	45490035 	strbmi	r0, [r9, #-53]	; 0xffffffcb
    45d4:	00363252 	eorseq	r3, r6, r2, asr r2
    45d8:	32524549 	subscc	r4, r2, #306184192	; 0x12400000
    45dc:	45490037 	strbmi	r0, [r9, #-55]	; 0xffffffc9
    45e0:	00383252 	eorseq	r3, r8, r2, asr r2
    45e4:	32524549 	subscc	r4, r2, #306184192	; 0x12400000
    45e8:	49450039 	stmdbmi	r5, {r0, r3, r4, r5}^
    45ec:	52435152 	subpl	r5, r3, #-2147483628	; 0x80000014
    45f0:	49003531 	stmdbmi	r0, {r0, r4, r5, r8, sl, ip, sp}
    45f4:	39305152 	ldmdbcc	r0!, {r1, r4, r6, r8, ip, lr}
    45f8:	61485f37 	cmpvs	r8, r7, lsr pc
    45fc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    4600:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    4604:	64735f63 	ldrbtvs	r5, [r3], #-3939	; 0xfffff09d
    4608:	5f636f69 	svcpl	0x00636f69
    460c:	676b6c62 	strbvs	r6, [fp, -r2, ror #24]!
    4610:	6e6f6370 	mcrvs	3, 3, r6, cr15, cr0, {3}
    4614:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    4618:	745f646c 	ldrbvc	r6, [pc], #-1132	; 4620 <__ram_ret_data_start+0xd90>
    461c:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    4620:	5f333930 	svcpl	0x00333930
    4624:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4628:	63747300 	cmnvs	r4, #0, 6
    462c:	616d645f 	cmnvs	sp, pc, asr r4
    4630:	736e645f 	cmnvc	lr, #1593835520	; 0x5f000000
    4634:	74637165 	strbtvc	r7, [r3], #-357	; 0xfffffe9b
    4638:	665f626c 	ldrbvs	r6, [pc], -ip, ror #4
    463c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    4640:	5300745f 	movwpl	r7, #1119	; 0x45f
    4644:	49503144 	ldmdbmi	r0, {r2, r6, r8, ip, sp}^
    4648:	4c500044 	mrrcmi	0, 4, r0, r0, cr4	; <UNPREDICTABLE>
    464c:	00535453 	subseq	r5, r3, r3, asr r4
    4650:	30746e49 	rsbscc	r6, r4, r9, asr #28
    4654:	495f3038 	ldmdbmi	pc, {r3, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    4658:	006e5152 	rsbeq	r5, lr, r2, asr r1
    465c:	33524549 	cmpcc	r2, #306184192	; 0x12400000
    4660:	45490030 	strbmi	r0, [r9, #-48]	; 0xffffffd0
    4664:	00313352 	eorseq	r3, r1, r2, asr r3
    4668:	5f544e49 	svcpl	0x00544e49
    466c:	31414d44 	cmpcc	r1, r4, asr #26
    4670:	4354425f 	cmpmi	r4, #-268435451	; 0xf0000005
    4674:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
    4678:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    467c:	425f3141 	subsmi	r3, pc, #1073741840	; 0x40000010
    4680:	00314354 	eorseq	r4, r1, r4, asr r3
    4684:	5f544e49 	svcpl	0x00544e49
    4688:	31414d44 	cmpcc	r1, r4, asr #26
    468c:	4354425f 	cmpmi	r4, #-268435451	; 0xf0000005
    4690:	4e490032 	mcrmi	0, 2, r0, cr9, cr2, {1}
    4694:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    4698:	425f3141 	subsmi	r3, pc, #1073741840	; 0x40000010
    469c:	00334354 	eorseq	r4, r3, r4, asr r3
    46a0:	5f544e49 	svcpl	0x00544e49
    46a4:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    46a8:	55475f31 	strbpl	r5, [r7, #-3889]	; 0xfffff0cf
    46ac:	50004644 	andpl	r4, r0, r4, asr #12
    46b0:	53515854 	cmppl	r1, #84, 16	; 0x540000
    46b4:	53005641 	movwpl	r5, #1601	; 0x641
    46b8:	39374c45 	ldmdbcc	r7!, {r0, r2, r6, sl, fp, lr}
    46bc:	4f00665f 	svcmi	0x0000665f
    46c0:	525a4e50 	subspl	r4, sl, #80, 28	; 0x500
    46c4:	00485548 	subeq	r5, r8, r8, asr #10
    46c8:	544e4342 	strbpl	r4, [lr], #-834	; 0xfffffcbe
    46cc:	534d5a00 	movtpl	r5, #55808	; 0xda00
    46d0:	4c41564b 	mcrrmi	6, 4, r5, r1, cr11
    46d4:	46434800 	strbmi	r4, [r3], -r0, lsl #16
    46d8:	00665f47 	rsbeq	r5, r6, r7, asr #30
    46dc:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    46e0:	47333672 			; <UNDEFINED> instruction: 0x47333672
    46e4:	5f454d43 	svcpl	0x00454d43
    46e8:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    46ec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    46f0:	47007265 	strmi	r7, [r0, -r5, ror #4]
    46f4:	52434d43 	subpl	r4, r3, #4288	; 0x10c0
    46f8:	4f00665f 	svcmi	0x0000665f
    46fc:	525a4e50 	subspl	r4, sl, #80, 28	; 0x500
    4700:	00485648 	subeq	r5, r8, r8, asr #12
    4704:	4c46434f 	mcrrmi	3, 4, r4, r6, cr15
    4708:	434f0055 	movtmi	r0, #61525	; 0xf055
    470c:	00564c46 	subseq	r4, r6, r6, asr #24
    4710:	4c46434f 	mcrrmi	3, 4, r4, r6, cr15
    4714:	74730057 	ldrbtvc	r0, [r3], #-87	; 0xffffffa9
    4718:	64735f63 	ldrbtvs	r5, [r3], #-3939	; 0xfffff09d
    471c:	5f636f69 	svcpl	0x00636f69
    4720:	5f646d63 	svcpl	0x00646d63
    4724:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    4728:	00745f64 	rsbseq	r5, r4, r4, ror #30
    472c:	4c554652 	mrrcmi	6, 5, r4, r5, cr2
    4730:	5000464c 	andpl	r4, r0, ip, asr #12
    4734:	45314456 	ldrmi	r4, [r1, #-1110]!	; 0xfffffbaa
    4738:	5400524e 	strpl	r5, [r0], #-590	; 0xfffffdb2
    473c:	454e4f53 	strbmi	r4, [lr, #-3923]	; 0xfffff0ad
    4740:	51524900 	cmppl	r2, r0, lsl #18
    4744:	5f393630 	svcpl	0x00393630
    4748:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    474c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4750:	544b534d 	strbpl	r5, [fp], #-845	; 0xfffffcb3
    4754:	52454e52 	subpl	r4, r5, #1312	; 0x520
    4758:	43530052 	cmpmi	r3, #82	; 0x52
    475c:	48575253 	ldmdami	r7, {r0, r1, r4, r6, r9, ip, lr}^
    4760:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    4764:	37305152 			; <UNDEFINED> instruction: 0x37305152
    4768:	61485f32 	cmpvs	r8, r2, lsr pc
    476c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    4770:	43500072 	cmpmi	r0, #114	; 0x72
    4774:	35524e4f 	ldrbcc	r4, [r2, #-3663]	; 0xfffff1b1
    4778:	4f00665f 	svcmi	0x0000665f
    477c:	525a4e50 	subspl	r4, sl, #80, 28	; 0x500
    4780:	00485748 	subeq	r5, r8, r8, asr #14
    4784:	46464452 			; <UNDEFINED> instruction: 0x46464452
    4788:	524f4e00 	subpl	r4, pc, #0, 28
    478c:	53544e49 	cmppl	r4, #1168	; 0x490
    4790:	4d430054 	stclmi	0, cr0, [r3, #-336]	; 0xfffffeb0
    4794:	34524150 	ldrbcc	r4, [r2], #-336	; 0xfffffeb0
    4798:	4100665f 	tstmi	r0, pc, asr r6
    479c:	4d524444 	cfldrdmi	mvd4, [r2, #-272]	; 0xfffffef0
    47a0:	0030444f 	eorseq	r4, r0, pc, asr #8
    47a4:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    47a8:	31444f4d 	cmpcc	r4, sp, asr #30
    47ac:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    47b0:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    47b4:	4452505f 	ldrbmi	r5, [r2], #-95	; 0xffffffa1
    47b8:	424d5300 	submi	r5, sp, #0, 6
    47bc:	54534f48 	ldrbpl	r4, [r3], #-3912	; 0xfffff0b8
    47c0:	524c4346 	subpl	r4, ip, #402653185	; 0x18000001
    47c4:	445f5f00 	ldrbmi	r5, [pc], #-3840	; 47cc <__ram_ret_data_start+0xf3c>
    47c8:	73004253 	movwvc	r4, #595	; 0x253
    47cc:	655f6374 	ldrbvs	r6, [pc, #-884]	; 4460 <__ram_ret_data_start+0xbd0>
    47d0:	635f626d 	cmpvs	pc, #-805306362	; 0xd0000006
    47d4:	665f6c74 			; <UNDEFINED> instruction: 0x665f6c74
    47d8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    47dc:	5400745f 	strpl	r7, [r0], #-1119	; 0xfffffba1
    47e0:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    47e4:	43473230 	movtmi	r3, #29232	; 0x7230
    47e8:	495f424d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    47ec:	61487172 	hvcvs	34578	; 0x8712
    47f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    47f4:	43480072 	movtmi	r0, #32882	; 0x8072
    47f8:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    47fc:	43480030 	movtmi	r0, #32816	; 0x8030
    4800:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    4804:	43480031 	movtmi	r0, #32817	; 0x8031
    4808:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    480c:	43480032 	movtmi	r0, #32818	; 0x8032
    4810:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    4814:	43480033 	movtmi	r0, #32819	; 0x8033
    4818:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    481c:	45530034 	ldrbmi	r0, [r3, #-52]	; 0xffffffcc
    4820:	5f37334c 	svcpl	0x0037334c
    4824:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    4828:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    482c:	5f364152 	svcpl	0x00364152
    4830:	00504d43 	subseq	r4, r0, r3, asr #26
    4834:	48434348 	stmdami	r3, {r3, r6, r8, r9, lr}^
    4838:	00375241 	eorseq	r5, r7, r1, asr #4
    483c:	444e4f4d 	strbmi	r4, [lr], #-3917	; 0xfffff0b3
    4840:	5145534e 	cmppl	r5, lr, asr #6
    4844:	324c5443 	subcc	r5, ip, #1124073472	; 0x43000000
    4848:	4800665f 	stmdami	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    484c:	41484343 	cmpmi	r8, r3, asr #6
    4850:	43003952 	movwmi	r3, #2386	; 0x952
    4854:	4d313148 	ldfmis	f3, [r1, #-288]!	; 0xfffffee0
    4858:	44005855 	strmi	r5, [r0], #-2133	; 0xfffff7ab
    485c:	4231616d 	eorsmi	r6, r1, #1073741851	; 0x4000001b
    4860:	5f306374 	svcpl	0x00306374
    4864:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    4868:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    486c:	73007265 	movwvc	r7, #613	; 0x265
    4870:	655f6374 	ldrbvs	r6, [pc, #-884]	; 4504 <__ram_ret_data_start+0xc74>
    4874:	665f6d66 	ldrbvs	r6, [pc], -r6, ror #26
    4878:	665f7273 			; <UNDEFINED> instruction: 0x665f7273
    487c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    4880:	5500745f 	strpl	r7, [r0, #-1119]	; 0xfffffba1
    4884:	55534253 	ldrbpl	r4, [r3, #-595]	; 0xfffffdad
    4888:	73005053 	movwvc	r5, #83	; 0x53
    488c:	745f6374 	ldrbvc	r6, [pc], #-884	; 4894 <__ram_ret_data_start+0x1004>
    4890:	5f61726d 	svcpl	0x0061726d
    4894:	6e6f6362 	cdpvs	3, 6, cr6, cr15, cr2, {3}
    4898:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    489c:	5f646c65 	svcpl	0x00646c65
    48a0:	52490074 	subpl	r0, r9, #116	; 0x74
    48a4:	38313151 	ldmdacc	r1!, {r0, r4, r6, r8, ip, sp}
    48a8:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    48ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    48b0:	496e6500 	stmdbmi	lr!, {r8, sl, sp, lr}^
    48b4:	65527172 	ldrbvs	r7, [r2, #-370]	; 0xfffffe8e
    48b8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
    48bc:	51524900 	cmppl	r2, r0, lsl #18
    48c0:	5f313231 	svcpl	0x00313231
    48c4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    48c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    48cc:	53525442 	cmppl	r2, #1107296256	; 0x42000000
    48d0:	42004150 	andmi	r4, r0, #80, 2
    48d4:	50535254 	subspl	r5, r3, r4, asr r2
    48d8:	45540042 	ldrbmi	r0, [r4, #-66]	; 0xffffffbe
    48dc:	49004649 	stmdbmi	r0, {r0, r3, r6, r9, sl, lr}
    48e0:	3331746e 	teqcc	r1, #1845493760	; 0x6e000000
    48e4:	52495f39 	subpl	r5, r9, #57, 30	; 0xe4
    48e8:	73006e51 	movwvc	r6, #3665	; 0xe51
    48ec:	645f6374 	ldrbvs	r6, [pc], #-884	; 48f4 <__ram_ret_data_start+0x1064>
    48f0:	6d5f616d 	ldfvse	f6, [pc, #-436]	; 4744 <__ram_ret_data_start+0xeb4>
    48f4:	74646e6f 	strbtvc	r6, [r4], #-3695	; 0xfffff191
    48f8:	5f6c7463 	svcpl	0x006c7463
    48fc:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    4900:	00745f64 	rsbseq	r5, r4, r4, ror #30
    4904:	5f637473 	svcpl	0x00637473
    4908:	34726d74 	ldrbtcc	r6, [r2], #-3444	; 0xfffff28c
    490c:	6d63735f 	stclvs	3, cr7, [r3, #-380]!	; 0xfffffe84
    4910:	5f687572 	svcpl	0x00687572
    4914:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    4918:	00745f64 	rsbseq	r5, r4, r4, ror #30
    491c:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    4920:	30315a49 	eorscc	r5, r1, r9, asr #20
    4924:	54434800 	strbpl	r4, [r3], #-2048	; 0xfffff800
    4928:	315a4953 	cmpcc	sl, r3, asr r9
    492c:	4f440031 	svcmi	0x00440031
    4930:	534d5045 	movtpl	r5, #53317	; 0xd045
    4934:	00665f4b 	rsbeq	r5, r6, fp, asr #30
    4938:	31746e49 	cmncc	r4, r9, asr #28
    493c:	495f3632 	ldmdbmi	pc, {r1, r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    4940:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4944:	32633249 	rsbcc	r3, r3, #-1879048188	; 0x90000004
    4948:	5f727245 	svcpl	0x00727245
    494c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    4950:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    4954:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
    4958:	454d5355 	strbmi	r5, [sp, #-853]	; 0xfffffcab
    495c:	4900524e 	stmdbmi	r0, {r1, r2, r3, r6, r9, ip, lr}
    4960:	475f544e 	ldrbmi	r5, [pc, -lr, asr #8]
    4964:	49003154 	stmdbmi	r0, {r2, r4, r6, r8, ip, sp}
    4968:	475f544e 	ldrbmi	r5, [pc, -lr, asr #8]
    496c:	73003254 	movwvc	r3, #596	; 0x254
    4970:	745f6374 	ldrbvc	r6, [pc], #-884	; 4978 <__ram_ret_data_start+0x10e8>
    4974:	5f36726d 	svcpl	0x0036726d
    4978:	666d6367 	strbtvs	r6, [sp], -r7, ror #6
    497c:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    4980:	5f646c65 	svcpl	0x00646c65
    4984:	4d530074 	ldclmi	0, cr0, [r3, #-464]	; 0xfffffe30
    4988:	46454442 	strbmi	r4, [r5], -r2, asr #8
    498c:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
    4990:	49440046 	stmdbmi	r4, {r1, r2, r6}^
    4994:	52465f56 	subpl	r5, r6, #344	; 0x158
    4998:	49544341 	ldmdbmi	r4, {r0, r6, r8, r9, lr}^
    499c:	49004e4f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, sl, fp, lr}
    49a0:	3131746e 	teqcc	r1, lr, ror #8
    49a4:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    49a8:	46006e51 			; <UNDEFINED> instruction: 0x46006e51
    49ac:	72456d63 	subvc	r6, r5, #6336	; 0x18c0
    49b0:	72495f72 	subvc	r5, r9, #456	; 0x1c8
    49b4:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    49b8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    49bc:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    49c0:	4c544350 	mrrcmi	3, 5, r4, r4, cr0	; <UNPREDICTABLE>
    49c4:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    49c8:	52455854 	subpl	r5, r5, #84, 16	; 0x540000
    49cc:	47004d52 	smlsdmi	r0, r2, sp, r4
    49d0:	52414d43 	subpl	r4, r1, #4288	; 0x10c0
    49d4:	4400665f 	strmi	r6, [r0], #-1631	; 0xfffff9a1
    49d8:	4450454f 	ldrbmi	r4, [r0], #-1359	; 0xfffffab1
    49dc:	0034414d 	eorseq	r4, r4, sp, asr #2
    49e0:	5f637473 	svcpl	0x00637473
    49e4:	61726d74 	cmnvs	r2, r4, ror sp
    49e8:	6f63665f 	svcvs	0x0063665f
    49ec:	665f726e 	ldrbvs	r7, [pc], -lr, ror #4
    49f0:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    49f4:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    49f8:	53465854 	movtpl	r5, #26708	; 0x6854
    49fc:	5f335354 	svcpl	0x00335354
    4a00:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    4a04:	63645f63 	cmnvs	r4, #396	; 0x18c
    4a08:	74635f75 	strbtvc	r5, [r3], #-3957	; 0xfffff08b
    4a0c:	69665f6c 	stmdbvs	r6!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    4a10:	5f646c65 	svcpl	0x00646c65
    4a14:	6e490074 	mcrvs	0, 2, r0, cr9, cr4, {3}
    4a18:	30303174 	eorscc	r3, r0, r4, ror r1
    4a1c:	5152495f 	cmppl	r2, pc, asr r9
    4a20:	4348006e 	movtmi	r0, #32878	; 0x806e
    4a24:	4d544e49 	ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc
    4a28:	5f304b53 	svcpl	0x00304b53
    4a2c:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    4a30:	61635f63 	cmnvs	r3, r3, ror #30
    4a34:	74725f6e 	ldrbtvc	r5, [r2], #-3950	; 0xfffff092
    4a38:	665f6669 	ldrbvs	r6, [pc], -r9, ror #12
    4a3c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    4a40:	4300745f 	movwmi	r7, #1119	; 0x45f
    4a44:	4d373048 	ldcmi	0, cr3, [r7, #-288]!	; 0xfffffee0
    4a48:	52005855 	andpl	r5, r0, #5570560	; 0x550000
    4a4c:	43474643 	movtmi	r4, #30275	; 0x7643
    4a50:	46005348 	strmi	r5, [r0], -r8, asr #6
    4a54:	4d455254 	sfmmi	f5, 2, [r5, #-336]	; 0xfffffeb0
    4a58:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    4a5c:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    4a60:	50535f34 	subspl	r5, r3, r4, lsr pc
    4a64:	41004945 	tstmi	r0, r5, asr #18
    4a68:	53484356 	movtpl	r4, #33622	; 0x8356
    4a6c:	31524c45 	cmpcc	r2, r5, asr #24
    4a70:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    4a74:	31305152 	teqcc	r0, r2, asr r1
    4a78:	61485f36 	cmpvs	r8, r6, lsr pc
    4a7c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    4a80:	53480072 	movtpl	r0, #32882	; 0x8072
    4a84:	00545352 	subseq	r5, r4, r2, asr r3
    4a88:	53545344 	cmppl	r4, #68, 6	; 0x10000001
    4a8c:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    4a90:	555f544e 	ldrbpl	r5, [pc, #-1102]	; 464a <__ram_ret_data_start+0xdba>
    4a94:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    4a98:	49525f33 	ldmdbmi	r2, {r0, r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    4a9c:	53494300 	movtpl	r4, #37632	; 0x9300
    4aa0:	33750054 	cmncc	r5, #84	; 0x54
    4aa4:	53535632 	cmppl	r3, #52428800	; 0x3200000
    4aa8:	34314c45 	ldrtcc	r4, [r1], #-3141	; 0xfffff3bb
    4aac:	45530032 	ldrbmi	r0, [r3, #-50]	; 0xffffffce
    4ab0:	665f334c 	ldrbvs	r3, [pc], -ip, asr #6
    4ab4:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    4ab8:	5f393230 	svcpl	0x00393230
    4abc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4ac0:	46434f00 	strbmi	r4, [r3], -r0, lsl #30
    4ac4:	55484344 	strbpl	r4, [r8, #-836]	; 0xfffffcbc
    4ac8:	4d530048 	ldclmi	0, cr0, [r3, #-288]	; 0xfffffee0
    4acc:	534f4842 	movtpl	r4, #63554	; 0xf842
    4ad0:	004e4554 	subeq	r4, lr, r4, asr r5
    4ad4:	30746e49 	rsbscc	r6, r4, r9, asr #28
    4ad8:	495f3631 	ldmdbmi	pc, {r0, r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    4adc:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4ae0:	49414750 	stmdbmi	r1, {r4, r6, r8, r9, sl, lr}^
    4ae4:	3052534e 	subscc	r5, r2, lr, asr #6
    4ae8:	4400665f 	strmi	r6, [r0], #-1631	; 0xfffff9a1
    4aec:	4e454543 	cdpmi	5, 4, cr4, cr5, cr3, {2}
    4af0:	504f4500 	subpl	r4, pc, r0, lsl #10
    4af4:	4c525a4e 	mrrcmi	10, 4, r5, r2, cr14
    4af8:	54004c55 	strpl	r4, [r0], #-3157	; 0xfffff3ab
    4afc:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    4b00:	43533336 	cmpmi	r3, #-671088640	; 0xd8000000
    4b04:	495f424d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    4b08:	61487172 	hvcvs	34578	; 0x8712
    4b0c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    4b10:	54440072 	strbpl	r0, [r4], #-114	; 0xffffff8e
    4b14:	4553454f 	ldrbmi	r4, [r3, #-1359]	; 0xfffffab1
    4b18:	6e49004e 	cdpvs	0, 4, cr0, cr9, cr14, {2}
    4b1c:	33303074 	teqcc	r0, #116	; 0x74
    4b20:	5152495f 	cmppl	r2, pc, asr r9
    4b24:	455a006e 	ldrbmi	r0, [sl, #-110]	; 0xffffff92
    4b28:	004c554e 	subeq	r5, ip, lr, asr #10
    4b2c:	45495054 	strbmi	r5, [r9, #-84]	; 0xffffffac
    4b30:	49505400 	ldmdbmi	r0, {sl, ip, lr}^
    4b34:	42420046 	submi	r0, r2, #70	; 0x46
    4b38:	4d525245 	lfmmi	f5, 2, [r2, #-276]	; 0xfffffeec
    4b3c:	63747300 	cmnvs	r4, #0, 6
    4b40:	6d66655f 	cfstr64vs	mvdx6, [r6, #-380]!	; 0xfffffe84
    4b44:	666d6d5f 			; <UNDEFINED> instruction: 0x666d6d5f
    4b48:	6d65725f 	sfmvs	f7, 2, [r5, #-380]!	; 0xfffffe84
    4b4c:	5f317263 	svcpl	0x00317263
    4b50:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    4b54:	00745f64 	rsbseq	r5, r4, r4, ror #30
    4b58:	5f435653 	svcpl	0x00435653
    4b5c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4b60:	63747300 	cmnvs	r4, #0, 6
    4b64:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    4b68:	675f7366 	ldrbvs	r7, [pc, -r6, ror #6]
    4b6c:	63627375 	cmnvs	r2, #-738197503	; 0xd4000001
    4b70:	665f6766 	ldrbvs	r6, [pc], -r6, ror #14
    4b74:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    4b78:	7300745f 	movwvc	r7, #1119	; 0x45f
    4b7c:	755f6374 	ldrbvc	r6, [pc, #-884]	; 4810 <__ram_ret_data_start+0xf80>
    4b80:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    4b84:	6961685f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}^
    4b88:	736d746e 	cmnvc	sp, #1845493760	; 0x6e000000
    4b8c:	69665f6b 	stmdbvs	r6!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    4b90:	5f646c65 	svcpl	0x00646c65
    4b94:	6d440074 	stclvs	0, cr0, [r4, #-464]	; 0xfffffe30
    4b98:	63543261 	cmpvs	r4, #268435462	; 0x10000006
    4b9c:	72495f31 	subvc	r5, r9, #49, 30	; 0xc4
    4ba0:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    4ba4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    4ba8:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    4bac:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    4bb0:	4f5f3441 	svcmi	0x005f3441
    4bb4:	49004656 	stmdbmi	r0, {r1, r2, r4, r6, r9, sl, lr}
    4bb8:	495f544e 	ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    4bbc:	5f325332 	svcpl	0x00325332
    4bc0:	49525245 	ldmdbmi	r2, {r0, r2, r6, r9, ip, lr}^
    4bc4:	554f5152 	strbpl	r5, [pc, #-338]	; 4a7a <__ram_ret_data_start+0x11ea>
    4bc8:	45530054 	ldrbmi	r0, [r3, #-84]	; 0xffffffac
    4bcc:	5f34334c 	svcpl	0x0034334c
    4bd0:	4f450066 	svcmi	0x00450066
    4bd4:	525a4e50 	subspl	r4, sl, #80, 28	; 0x500
    4bd8:	004c564c 	subeq	r5, ip, ip, asr #12
    4bdc:	5f637473 	svcpl	0x00637473
    4be0:	36726d74 			; <UNDEFINED> instruction: 0x36726d74
    4be4:	6d63735f 	stclvs	3, cr7, [r3, #-380]!	; 0xfffffe84
    4be8:	665f7266 	ldrbvs	r7, [pc], -r6, ror #4
    4bec:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    4bf0:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    4bf4:	555f544e 	ldrbpl	r5, [pc, #-1102]	; 47ae <__ram_ret_data_start+0xf1e>
    4bf8:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    4bfc:	49545f33 	ldmdbmi	r4, {r0, r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    4c00:	46434f00 	strbmi	r4, [r3], -r0, lsl #30
    4c04:	57484344 	strbpl	r4, [r8, -r4, asr #6]
    4c08:	4f520048 	svcmi	0x00520048
    4c0c:	52004549 	andpl	r4, r0, #306184192	; 0x12400000
    4c10:	0046494f 	subeq	r4, r6, pc, asr #18
    4c14:	41504348 	cmpmi	r0, r8, asr #6
    4c18:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
    4c1c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    4c20:	545f3141 	ldrbpl	r3, [pc], #-321	; 4c28 <__ram_ret_data_start+0x1398>
    4c24:	46003143 	strmi	r3, [r0], -r3, asr #2
    4c28:	5f455449 	svcpl	0x00455449
    4c2c:	46530066 	ldrbmi	r0, [r3], -r6, rrx
    4c30:	54535254 	ldrbpl	r5, [r3], #-596	; 0xfffffdac
    4c34:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    4c38:	34417265 	strbcc	r7, [r1], #-613	; 0xfffffd9b
    4c3c:	5f504d43 	svcpl	0x00504d43
    4c40:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    4c44:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    4c48:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
    4c4c:	4e534e4f 	cdpmi	14, 5, cr4, cr3, cr15, {2}
    4c50:	43514553 	cmpmi	r1, #348127232	; 0x14c00000
    4c54:	5f314c54 	svcpl	0x00314c54
    4c58:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    4c5c:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xfffff09d
    4c60:	68635f63 	stmdavs	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    4c64:	7278756d 	rsbsvc	r7, r8, #457179136	; 0x1b400000
    4c68:	69665f32 	stmdbvs	r6!, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    4c6c:	5f646c65 	svcpl	0x00646c65
    4c70:	4f450074 	svcmi	0x00450074
    4c74:	525a4e50 	subspl	r4, sl, #80, 28	; 0x500
    4c78:	004c574c 	subeq	r5, ip, ip, asr #14
    4c7c:	5f637473 	svcpl	0x00637473
    4c80:	66627375 			; <UNDEFINED> instruction: 0x66627375
    4c84:	69645f73 	stmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    4c88:	6e697065 	cdpvs	0, 6, cr7, cr9, cr5, {3}
    4c8c:	69665f74 	stmdbvs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    4c90:	5f646c65 	svcpl	0x00646c65
    4c94:	69540074 	ldmdbvs	r4, {r2, r4, r5, r6}^
    4c98:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    4c9c:	4d434731 	stclmi	7, cr4, [r3, #-196]	; 0xffffff3c
    4ca0:	495f4c57 	ldmdbmi	pc, {r0, r1, r2, r4, r6, sl, fp, lr}^	; <UNPREDICTABLE>
    4ca4:	61487172 	hvcvs	34578	; 0x8712
    4ca8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    4cac:	59530072 	ldmdbpl	r3, {r1, r4, r5, r6}^
    4cb0:	5243434e 	subpl	r4, r3, #939524097	; 0x38000001
    4cb4:	5300665f 	movwpl	r6, #1631	; 0x65f
    4cb8:	33314c45 	teqcc	r1, #17664	; 0x4500
    4cbc:	4300665f 	movwmi	r6, #1631	; 0x65f
    4cc0:	00455354 	subeq	r5, r5, r4, asr r3
    4cc4:	45454943 	strbmi	r4, [r5, #-2371]	; 0xfffff6bd
    4cc8:	4553004e 	ldrbmi	r0, [r3, #-78]	; 0xffffffb2
    4ccc:	3430314c 	ldrtcc	r3, [r0], #-332	; 0xfffffeb4
    4cd0:	5200665f 	andpl	r6, r0, #99614720	; 0x5f00000
    4cd4:	00554554 	subseq	r4, r5, r4, asr r5
    4cd8:	5f544e49 	svcpl	0x00544e49
    4cdc:	34495053 	strbcc	r5, [r9], #-83	; 0xffffffad
    4ce0:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    4ce4:	74730049 	ldrbtvc	r0, [r3], #-73	; 0xffffffb7
    4ce8:	66655f63 	strbtvs	r5, [r5], -r3, ror #30
    4cec:	70665f6d 	rsbvc	r5, r6, sp, ror #30
    4cf0:	7773746d 	ldrbvc	r7, [r3, -sp, ror #8]!
    4cf4:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    4cf8:	745f646c 	ldrbvc	r6, [pc], #-1132	; 4d00 <__ram_ret_data_start+0x1470>
    4cfc:	454f4400 	strbmi	r4, [pc, #-1024]	; 4904 <__ram_ret_data_start+0x1074>
    4d00:	4b534d50 	blmi	14d8248 <__ram_ret_data_start+0x14d49b8>
    4d04:	63747300 	cmnvs	r4, #0, 6
    4d08:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
    4d0c:	69655f63 	stmdbvs	r5!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    4d10:	72637172 	rsbvc	r7, r3, #-2147483620	; 0x8000001c
    4d14:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    4d18:	745f646c 	ldrbvc	r6, [pc], #-1132	; 4d20 <__ram_ret_data_start+0x1490>
    4d1c:	63747300 	cmnvs	r4, #0, 6
    4d20:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    4d24:	63695f36 	cmnvs	r9, #54, 30	; 0xd8
    4d28:	5f726e6f 	svcpl	0x00726e6f
    4d2c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    4d30:	00745f64 	rsbseq	r5, r4, r4, ror #30
    4d34:	494f5452 	stmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    4d38:	70530045 	subsvc	r0, r3, r5, asr #32
    4d3c:	78543469 	ldmdavc	r4, {r0, r3, r5, r6, sl, ip, sp}^
    4d40:	74706d45 	ldrbtvc	r6, [r0], #-3397	; 0xfffff2bb
    4d44:	72495f79 	subvc	r5, r9, #484	; 0x1e4
    4d48:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    4d4c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    4d50:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    4d54:	4d46455f 	cfstr64mi	mvdx4, [r6, #-380]	; 0xfffffe84
    4d58:	4c4f435f 	mcrrmi	3, 5, r4, pc, cr15
    4d5c:	00525245 	subseq	r5, r2, r5, asr #4
    4d60:	42504348 	subsmi	r4, r0, #72, 6	; 0x20000001
    4d64:	48003031 	stmdami	r0, {r0, r4, r5, ip, sp}
    4d68:	31425043 	cmpcc	r2, r3, asr #32
    4d6c:	6e490031 	mcrvs	0, 2, r0, cr9, cr1, {1}
    4d70:	38373074 	ldmdacc	r7!, {r2, r4, r5, r6, ip, sp}
    4d74:	5152495f 	cmppl	r2, pc, asr r9
    4d78:	4348006e 	movtmi	r0, #32878	; 0x806e
    4d7c:	4d544e49 	ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc
    4d80:	30314b53 	eorscc	r4, r1, r3, asr fp
    4d84:	5400665f 	strpl	r6, [r0], #-1631	; 0xfffff9a1
    4d88:	47464354 	smlsldmi	r4, r6, r4, r3
    4d8c:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    4d90:	32367265 	eorscc	r7, r6, #1342177286	; 0x50000006
    4d94:	464d4347 	strbmi	r4, [sp], -r7, asr #6
    4d98:	7172495f 	cmnvc	r2, pc, asr r9
    4d9c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    4da0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4da4:	5f474643 	svcpl	0x00474643
    4da8:	54415453 	strbpl	r5, [r1], #-1107	; 0xfffffbad
    4dac:	63747300 	cmnvs	r4, #0, 6
    4db0:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    4db4:	65705f36 	ldrbvs	r5, [r0, #-3894]!	; 0xfffff0ca
    4db8:	5f726172 	svcpl	0x00726172
    4dbc:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    4dc0:	00745f64 	rsbseq	r5, r4, r4, ror #30
    4dc4:	30746e49 	rsbscc	r6, r4, r9, asr #28
    4dc8:	495f3536 	ldmdbmi	pc, {r1, r2, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    4dcc:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4dd0:	5f637473 	svcpl	0x00637473
    4dd4:	5f6d6665 	svcpl	0x006d6665
    4dd8:	746d7066 	strbtvc	r7, [sp], #-102	; 0xffffff9a
    4ddc:	665f7765 	ldrbvs	r7, [pc], -r5, ror #14
    4de0:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    4de4:	5400745f 	strpl	r7, [r0], #-1119	; 0xfffffba1
    4de8:	45494558 	strbmi	r4, [r9, #-1368]	; 0xfffffaa8
    4dec:	454f4400 	strbmi	r4, [pc, #-1024]	; 49f4 <__ram_ret_data_start+0x1164>
    4df0:	544e4950 	strbpl	r4, [lr], #-2384	; 0xfffff6b0
    4df4:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    4df8:	384c4553 	stmdacc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    4dfc:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    4e00:	30746e49 	rsbscc	r6, r4, r9, asr #28
    4e04:	495f3235 	ldmdbmi	pc, {r0, r2, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
    4e08:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4e0c:	51524945 	cmppl	r2, r5, asr #18
    4e10:	5f305243 	svcpl	0x00305243
    4e14:	41480066 	cmpmi	r8, r6, rrx
    4e18:	00544e49 	subseq	r4, r4, r9, asr #28
    4e1c:	48434348 	stmdami	r3, {r3, r6, r8, r9, lr}^
    4e20:	5f335241 	svcpl	0x00335241
    4e24:	45440066 	strbmi	r0, [r4, #-102]	; 0xffffff9a
    4e28:	004c574e 	subeq	r5, ip, lr, asr #14
    4e2c:	46424d43 	strbmi	r4, [r2], -r3, asr #26
    4e30:	53455200 	movtpl	r5, #20992	; 0x5200
    4e34:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    4e38:	34303144 	ldrtcc	r3, [r0], #-324	; 0xfffffebc
    4e3c:	49414400 	stmdbmi	r1, {sl, lr}^
    4e40:	534d544e 	movtpl	r5, #54350	; 0xd44e
    4e44:	00665f4b 	rsbeq	r5, r6, fp, asr #30
    4e48:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    4e4c:	545f4332 	ldrbpl	r4, [pc], #-818	; 4e54 <__ram_ret_data_start+0x15c4>
    4e50:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    4e54:	73006665 	movwvc	r6, #1637	; 0x665
    4e58:	715f6374 	cmpvc	pc, r4, ror r3	; <UNPREDICTABLE>
    4e5c:	5f697073 	svcpl	0x00697073
    4e60:	72637363 	rsbvc	r7, r3, #-1946157055	; 0x8c000001
    4e64:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    4e68:	745f646c 	ldrbvc	r6, [pc], #-1132	; 4e70 <__ram_ret_data_start+0x15e0>
    4e6c:	4d524300 	ldclmi	3, cr4, [r2, #-0]
    4e70:	004e4553 	subeq	r4, lr, r3, asr r5
    4e74:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    4e78:	00665f39 	rsbeq	r5, r6, r9, lsr pc
    4e7c:	364c4553 			; <UNDEFINED> instruction: 0x364c4553
    4e80:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    4e84:	52544c46 	subspl	r4, r4, #17920	; 0x4600
    4e88:	7300665f 	movwvc	r6, #1631	; 0x65f
    4e8c:	745f6374 	ldrbvc	r6, [pc], #-884	; 4e94 <__ram_ret_data_start+0x1604>
    4e90:	5f34726d 	svcpl	0x0034726d
    4e94:	72736365 	rsbsvc	r6, r3, #-1811939327	; 0x94000001
    4e98:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    4e9c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 4ea4 <__ram_ret_data_start+0x1614>
    4ea0:	4d4d4c00 	stclmi	12, cr4, [sp, #-0]
    4ea4:	4c005548 	cfstr32mi	mvfx5, [r0], {72}	; 0x48
    4ea8:	56484d4d 	strbpl	r4, [r8], -sp, asr #26
    4eac:	4d4d4c00 	stclmi	12, cr4, [sp, #-0]
    4eb0:	43005748 	movwmi	r5, #1864	; 0x748
    4eb4:	0046434d 	subeq	r4, r6, sp, asr #6
    4eb8:	69747845 	ldmdbvs	r4!, {r0, r2, r6, fp, ip, sp, lr}^
    4ebc:	3230746e 	eorscc	r7, r0, #1845493760	; 0x6e000000
    4ec0:	7172495f 	cmnvc	r2, pc, asr r9
    4ec4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    4ec8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4ecc:	53544348 	cmppl	r4, #72, 6	; 0x20000001
    4ed0:	5f385a49 	svcpl	0x00385a49
    4ed4:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    4ed8:	73755f63 	cmnvc	r5, #396	; 0x18c
    4edc:	5f736662 	svcpl	0x00736662
    4ee0:	73747364 	cmnvc	r4, #100, 6	; 0x90000001
    4ee4:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    4ee8:	745f646c 	ldrbvc	r6, [pc], #-1132	; 4ef0 <__ram_ret_data_start+0x1660>
    4eec:	4e595300 	cdpmi	3, 5, cr5, cr9, cr0, {0}
    4ef0:	00524343 	subseq	r4, r2, r3, asr #6
    4ef4:	52414450 	subpl	r4, r1, #80, 8	; 0x50000000
    4ef8:	52490055 	subpl	r0, r9, #85	; 0x55
    4efc:	35373051 	ldrcc	r3, [r7, #-81]!	; 0xffffffaf
    4f00:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    4f04:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    4f08:	49434800 	stmdbmi	r3, {fp, lr}^
    4f0c:	5f38544e 	svcpl	0x0038544e
    4f10:	45530066 	ldrbmi	r0, [r3, #-102]	; 0xffffff9a
    4f14:	5f38374c 	svcpl	0x0038374c
    4f18:	45530066 	ldrbmi	r0, [r3, #-102]	; 0xffffff9a
    4f1c:	5f31344c 	svcpl	0x0031344c
    4f20:	4d430066 	stclmi	0, cr0, [r3, #-408]	; 0xfffffe68
    4f24:	45004644 	strmi	r4, [r0, #-1604]	; 0xfffff9bc
    4f28:	50595450 	subspl	r5, r9, r0, asr r4
    4f2c:	444d4300 	strbmi	r4, [sp], #-768	; 0xfffffd00
    4f30:	6544004c 	strbvs	r0, [r4, #-76]	; 0xffffffb4
    4f34:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
    4f38:	485f6e6f 	ldmdami	pc, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    4f3c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    4f40:	43007265 	movwmi	r7, #613	; 0x265
    4f44:	5245544e 	subpl	r5, r5, #1308622848	; 0x4e000000
    4f48:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    4f4c:	545f544e 	ldrbpl	r5, [pc], #-1102	; 4f54 <__ram_ret_data_start+0x16c4>
    4f50:	3236524d 	eorscc	r5, r6, #-805306364	; 0xd0000004
    4f54:	4455475f 	ldrbmi	r4, [r5], #-1887	; 0xfffff8a1
    4f58:	4d430046 	stclmi	0, cr0, [r3, #-280]	; 0xfffffee8
    4f5c:	37524150 			; <UNDEFINED> instruction: 0x37524150
    4f60:	4f00665f 	svcmi	0x0000665f
    4f64:	54534353 	ldrbpl	r4, [r3], #-851	; 0xfffffcad
    4f68:	004e4550 	subeq	r4, lr, r0, asr r5
    4f6c:	30515249 	subscc	r5, r1, r9, asr #4
    4f70:	485f3733 	ldmdami	pc, {r0, r1, r4, r5, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    4f74:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    4f78:	50007265 	andpl	r7, r0, r5, ror #4
    4f7c:	50535553 	subspl	r5, r3, r3, asr r5
    4f80:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    4f84:	665f3735 			; <UNDEFINED> instruction: 0x665f3735
    4f88:	454d4300 	strbmi	r4, [sp, #-768]	; 0xfffffd00
    4f8c:	45530046 	ldrbmi	r0, [r3, #-70]	; 0xffffffba
    4f90:	5f30324c 	svcpl	0x0030324c
    4f94:	4c430066 	mcrrmi	0, 6, r0, r3, cr6
    4f98:	534c5f52 	movtpl	r5, #53074	; 0xcf52
    4f9c:	4c430031 	mcrrmi	0, 3, r0, r3, cr1
    4fa0:	534c5f52 	movtpl	r5, #53074	; 0xcf52
    4fa4:	74730032 	ldrbtvc	r0, [r3], #-50	; 0xffffffce
    4fa8:	64735f63 	ldrbtvs	r5, [r3], #-3939	; 0xfffff09d
    4fac:	5f636f69 	svcpl	0x00636f69
    4fb0:	5f656566 	svcpl	0x00656566
    4fb4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    4fb8:	00745f64 	rsbseq	r5, r4, r4, ror #30
    4fbc:	50554348 	subspl	r4, r5, r8, asr #6
    4fc0:	43480030 	movtmi	r0, #32816	; 0x8030
    4fc4:	00315055 	eorseq	r5, r1, r5, asr r0
    4fc8:	50554348 	subspl	r4, r5, r8, asr #6
    4fcc:	59530032 	ldmdbpl	r3, {r1, r4, r5}^
    4fd0:	4e45434e 	cdpmi	3, 4, cr4, cr5, cr14, {2}
    4fd4:	55434800 	strbpl	r4, [r3, #-2048]	; 0xfffff800
    4fd8:	48003450 	stmdami	r0, {r4, r6, sl, ip, sp}
    4fdc:	35505543 	ldrbcc	r5, [r0, #-1347]	; 0xfffffabd
    4fe0:	55434800 	strbpl	r4, [r3, #-2048]	; 0xfffff800
    4fe4:	48003650 	stmdami	r0, {r4, r6, r9, sl, ip, sp}
    4fe8:	37505543 	ldrbcc	r5, [r0, -r3, asr #10]
    4fec:	55434800 	strbpl	r4, [r3, #-2048]	; 0xfffff800
    4ff0:	48003850 	stmdami	r0, {r4, r6, fp, ip, sp}
    4ff4:	39505543 	ldmdbcc	r0, {r0, r1, r6, r8, sl, ip, lr}^
    4ff8:	41454600 	cmpmi	r5, r0, lsl #12
    4ffc:	5200665f 	andpl	r6, r0, #99614720	; 0x5f00000
    5000:	45434345 	strbmi	r4, [r3, #-837]	; 0xfffffcbb
    5004:	5400524e 	strpl	r5, [r0], #-590	; 0xfffffdb2
    5008:	4f4c5342 	svcmi	0x004c5342
    500c:	74730054 	ldrbtvc	r0, [r3], #-84	; 0xffffffac
    5010:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xfffff09d
    5014:	68635f63 	stmdavs	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    5018:	726c6573 	rsbvc	r6, ip, #482344960	; 0x1cc00000
    501c:	665f3162 	ldrbvs	r3, [pc], -r2, ror #2
    5020:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    5024:	4500745f 	strmi	r7, [r0, #-1119]	; 0xfffffba1
    5028:	0043474e 	subeq	r4, r3, lr, asr #14
    502c:	50554348 	subspl	r4, r5, r8, asr #6
    5030:	48430052 	stmdami	r3, {r1, r4, r6}^
    5034:	4c544332 	mrrcmi	3, 3, r4, r4, cr2	; <UNPREDICTABLE>
    5038:	5400665f 	strpl	r6, [r0], #-1631	; 0xfffff9a1
    503c:	5730524d 	ldrpl	r5, [r0, -sp, asr #4]!
    5040:	004e4555 	subeq	r4, lr, r5, asr r5
    5044:	46464d43 	strbmi	r4, [r6], -r3, asr #26
    5048:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    504c:	665f3633 			; <UNDEFINED> instruction: 0x665f3633
    5050:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    5054:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    5058:	52535f31 	subspl	r5, r3, #49, 30	; 0xc4
    505c:	44004952 	strmi	r4, [r0], #-2386	; 0xfffff6ae
    5060:	54504549 	ldrbpl	r4, [r0], #-1353	; 0xfffffab7
    5064:	5f314658 	svcpl	0x00314658
    5068:	6e650066 	cdpvs	0, 6, cr0, cr5, cr6, {3}
    506c:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
    5070:	00746c75 	rsbseq	r6, r4, r5, ror ip
    5074:	46465852 			; <UNDEFINED> instruction: 0x46465852
    5078:	0048534c 	subeq	r5, r8, ip, asr #6
    507c:	534c564c 	movtpl	r5, #50764	; 0xc64c
    5080:	564c0055 			; <UNDEFINED> instruction: 0x564c0055
    5084:	0056534c 	subseq	r5, r6, ip, asr #6
    5088:	534c564c 	movtpl	r5, #50764	; 0xc64c
    508c:	32490057 	subcc	r0, r9, #87	; 0x57
    5090:	72453273 	subvc	r3, r5, #805306375	; 0x30000007
    5094:	72495f72 	subvc	r5, r9, #456	; 0x1c8
    5098:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    509c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    50a0:	616d4400 	cmnvs	sp, r0, lsl #8
    50a4:	63744231 	cmnvs	r4, #268435459	; 0x10000003
    50a8:	72495f33 	subvc	r5, r9, #51, 30	; 0xcc
    50ac:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    50b0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    50b4:	51524900 	cmppl	r2, r0, lsl #18
    50b8:	5f373430 	svcpl	0x00373430
    50bc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    50c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    50c4:	5f637473 	svcpl	0x00637473
    50c8:	34726d74 	ldrbtcc	r6, [r2], #-3444	; 0xfffff28c
    50cc:	6d636f5f 	stclvs	15, cr6, [r3, #-380]!	; 0xfffffe84
    50d0:	5f6c7772 	svcpl	0x006c7772
    50d4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    50d8:	00745f64 	rsbseq	r5, r4, r4, ror #30
    50dc:	46495452 			; <UNDEFINED> instruction: 0x46495452
    50e0:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    50e4:	45003733 	strmi	r3, [r0, #-1843]	; 0xfffff8cd
    50e8:	444d554e 	strbmi	r5, [sp], #-1358	; 0xfffffab2
    50ec:	4c00454e 	cfstr32mi	mvfx4, [r0], {78}	; 0x4e
    50f0:	554c4d4d 	strbpl	r4, [ip, #-3405]	; 0xfffff2b3
    50f4:	4d4d4c00 	stclmi	12, cr4, [sp, #-0]
    50f8:	4c00564c 	stcmi	6, cr5, [r0], {76}	; 0x4c
    50fc:	574c4d4d 	strbpl	r4, [ip, -sp, asr #26]
    5100:	63747300 	cmnvs	r4, #0, 6
    5104:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    5108:	645f7366 	ldrbvs	r7, [pc], #-870	; 5110 <__ram_ret_data_start+0x1880>
    510c:	6370656f 	cmnvs	r0, #465567744	; 0x1bc00000
    5110:	665f6c74 			; <UNDEFINED> instruction: 0x665f6c74
    5114:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    5118:	5400745f 	strpl	r7, [r0], #-1119	; 0xfffffba1
    511c:	00535350 	subseq	r5, r3, r0, asr r3
    5120:	47464352 	smlsldmi	r4, r6, r2, r3
    5124:	004c5443 	subeq	r5, ip, r3, asr #8
    5128:	53434341 	movtpl	r4, #13121	; 0x3341
    512c:	43004c45 	movwmi	r4, #3141	; 0xc45
    5130:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    5134:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    5138:	4e4f4342 	cdpmi	3, 4, cr4, cr15, cr2, {2}
    513c:	665f3452 			; <UNDEFINED> instruction: 0x665f3452
    5140:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    5144:	665f3531 			; <UNDEFINED> instruction: 0x665f3531
    5148:	4f434200 	svcmi	0x00434200
    514c:	665f524e 	ldrbvs	r5, [pc], -lr, asr #4
    5150:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    5154:	4332495f 	teqmi	r2, #1556480	; 0x17c000
    5158:	58525f32 	ldmdapl	r2, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    515c:	52490049 	subpl	r0, r9, #73	; 0x49
    5160:	39313051 	ldmdbcc	r1!, {r0, r4, r6, ip, sp}
    5164:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    5168:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    516c:	504d4300 	subpl	r4, sp, r0, lsl #6
    5170:	45544e49 	ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7
    5174:	5458004e 	ldrbpl	r0, [r8], #-78	; 0xffffffb2
    5178:	32334c41 	eorscc	r4, r3, #16640	; 0x4100
    517c:	46505453 			; <UNDEFINED> instruction: 0x46505453
    5180:	45500052 	ldrbmi	r0, [r0, #-82]	; 0xffffffae
    5184:	49525245 	ldmdbmi	r2, {r0, r2, r6, r9, ip, lr}^
    5188:	49004554 	stmdbmi	r0, {r2, r4, r6, r8, sl, lr}
    518c:	575f544e 	ldrbpl	r5, [pc, -lr, asr #8]
    5190:	525f5444 	subspl	r5, pc, #68, 8	; 0x44000000
    5194:	44554645 	ldrbmi	r4, [r5], #-1605	; 0xfffff9bb
    5198:	52490046 	subpl	r0, r9, #70	; 0x46
    519c:	32323051 	eorscc	r3, r2, #81	; 0x51
    51a0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    51a4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    51a8:	4b4c4300 	blmi	1315db0 <__ram_ret_data_start+0x1312520>
    51ac:	004e4f43 	subeq	r4, lr, r3, asr #30
    51b0:	534c5346 	movtpl	r5, #49990	; 0xc346
    51b4:	4e490053 	mcrmi	0, 2, r0, cr9, cr3, {2}
    51b8:	50535f54 	subspl	r5, r3, r4, asr pc
    51bc:	535f3149 	cmppl	pc, #1073741842	; 0x40000012
    51c0:	00495452 	subeq	r5, r9, r2, asr r4
    51c4:	53454344 	movtpl	r4, #21316	; 0x5344
    51c8:	4c004e45 	stcmi	14, cr4, [r0], {69}	; 0x45
    51cc:	0030504c 	eorseq	r5, r0, ip, asr #32
    51d0:	31504c4c 	cmpcc	r0, ip, asr #24
    51d4:	504c4c00 	subpl	r4, ip, r0, lsl #24
    51d8:	4c4c0032 	mcrrmi	0, 3, r0, ip, cr2
    51dc:	73003350 	movwvc	r3, #848	; 0x350
    51e0:	755f6374 	ldrbvc	r6, [pc, #-884]	; 4e74 <__ram_ret_data_start+0x15e4>
    51e4:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    51e8:	7872675f 	ldmdavc	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    51ec:	70737473 	rsbsvc	r7, r3, r3, ror r4
    51f0:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    51f4:	745f646c 	ldrbvc	r6, [pc], #-1132	; 51fc <__ram_ret_data_start+0x196c>
    51f8:	51524900 	cmppl	r2, r0, lsl #18
    51fc:	5f303130 	svcpl	0x00303130
    5200:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    5204:	0072656c 	rsbseq	r6, r2, ip, ror #10
    5208:	45534e53 	ldrbmi	r4, [r3, #-3667]	; 0xfffff1ad
    520c:	4c544351 	mrrcmi	3, 5, r4, r4, cr1	; <UNPREDICTABLE>
    5210:	665f3342 	ldrbvs	r3, [pc], -r2, asr #6
    5214:	4f544300 	svcmi	0x00544300
    5218:	4e455345 	cdpmi	3, 4, cr5, cr5, cr5, {2}
    521c:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    5220:	004c4553 	subeq	r4, ip, r3, asr r5
    5224:	4f4b434d 	svcmi	0x004b434d
    5228:	47500045 	ldrbmi	r0, [r0, -r5, asr #32]
    522c:	534e4941 	movtpl	r4, #59713	; 0xe941
    5230:	49004c45 	stmdbmi	r0, {r0, r2, r6, sl, fp, lr}
    5234:	3331746e 	teqcc	r1, #1845493760	; 0x6e000000
    5238:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    523c:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
    5240:	41534e4f 	cmpmi	r3, pc, asr #28
    5244:	4d003052 	stcmi	0, cr3, [r0, #-328]	; 0xfffffeb8
    5248:	41534e4f 	cmpmi	r3, pc, asr #28
    524c:	4d003152 	stfmis	f3, [r0, #-328]	; 0xfffffeb8
    5250:	41534e4f 	cmpmi	r3, pc, asr #28
    5254:	4d003252 	sfmmi	f3, 4, [r0, #-328]	; 0xfffffeb8
    5258:	41534e4f 	cmpmi	r3, pc, asr #28
    525c:	45003352 	strmi	r3, [r0, #-850]	; 0xfffffcae
    5260:	41434c41 	cmpmi	r3, r1, asr #24
    5264:	434f0050 	movtmi	r0, #61520	; 0xf050
    5268:	4c55524d 	lfmmi	f5, 2, [r5], {77}	; 0x4d
    526c:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    5270:	3231746e 	eorscc	r7, r1, #1845493760	; 0x6e000000
    5274:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    5278:	47006e51 	smlsdmi	r0, r1, lr, r6
    527c:	52464d43 	subpl	r4, r6, #4288	; 0x10c0
    5280:	4100665f 	tstmi	r0, pc, asr r6
    5284:	0045494c 	subeq	r4, r5, ip, asr #18
    5288:	46494c41 	strbmi	r4, [r9], -r1, asr #24
    528c:	61735500 	cmnvs	r3, r0, lsl #10
    5290:	54327472 	ldrtpl	r7, [r2], #-1138	; 0xfffffb8e
    5294:	646e4578 	strbtvs	r4, [lr], #-1400	; 0xfffffa88
    5298:	7172495f 	cmnvc	r2, pc, asr r9
    529c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    52a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    52a4:	52455854 	subpl	r5, r5, #84, 16	; 0x540000
    52a8:	45490052 	strbmi	r0, [r9, #-82]	; 0xffffffae
    52ac:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
    52b0:	00315245 	eorseq	r5, r1, r5, asr #4
    52b4:	32524549 	subscc	r4, r2, #306184192	; 0x12400000
    52b8:	52454900 	subpl	r4, r5, #0, 18
    52bc:	45490033 	strbmi	r0, [r9, #-51]	; 0xffffffcd
    52c0:	49003452 	stmdbmi	r0, {r1, r4, r6, sl, ip, sp}
    52c4:	00355245 	eorseq	r5, r5, r5, asr #4
    52c8:	36524549 	ldrbcc	r4, [r2], -r9, asr #10
    52cc:	52454900 	subpl	r4, r5, #0, 18
    52d0:	45490037 	strbmi	r0, [r9, #-55]	; 0xffffffc9
    52d4:	49003852 	stmdbmi	r0, {r1, r4, r6, fp, ip, sp}
    52d8:	00395245 	eorseq	r5, r9, r5, asr #4
    52dc:	44534e53 	ldrbmi	r4, [r3], #-3667	; 0xfffff1ad
    52e0:	00545349 	subseq	r5, r4, r9, asr #6
    52e4:	5f637473 	svcpl	0x00637473
    52e8:	36726d74 			; <UNDEFINED> instruction: 0x36726d74
    52ec:	6d63675f 	stclvs	7, cr6, [r3, #-380]!	; 0xfffffe84
    52f0:	665f7261 	ldrbvs	r7, [pc], -r1, ror #4
    52f4:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    52f8:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    52fc:	49504549 	ldmdbmi	r0, {r0, r3, r6, r8, sl, lr}^
    5300:	0030544e 	eorseq	r5, r0, lr, asr #8
    5304:	50454944 	subpl	r4, r5, r4, asr #18
    5308:	31544e49 	cmpcc	r4, r9, asr #28
    530c:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    5310:	544e4950 	strbpl	r4, [lr], #-2384	; 0xfffff6b0
    5314:	49440032 	stmdbmi	r4, {r1, r4, r5}^
    5318:	4e495045 	cdpmi	0, 4, cr5, cr9, cr5, {2}
    531c:	44003354 	strmi	r3, [r0], #-852	; 0xfffffcac
    5320:	49504549 	ldmdbmi	r0, {r0, r3, r6, r8, sl, lr}^
    5324:	0034544e 	eorseq	r5, r4, lr, asr #8
    5328:	50454944 	subpl	r4, r5, r4, asr #18
    532c:	35544e49 	ldrbcc	r4, [r4, #-3657]	; 0xfffff1b7
    5330:	464f4400 	strbmi	r4, [pc], -r0, lsl #8
    5334:	54455346 	strbpl	r5, [r5], #-838	; 0xfffffcba
    5338:	5f344d00 	svcpl	0x00344d00
    533c:	5f424d45 	svcpl	0x00424d45
    5340:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    5344:	00666544 	rsbeq	r6, r6, r4, asr #10
    5348:	5f544e49 	svcpl	0x00544e49
    534c:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    5350:	43475f33 	movtmi	r5, #32563	; 0x7f33
    5354:	0048554d 	subeq	r5, r8, sp, asr #10
    5358:	5f544e49 	svcpl	0x00544e49
    535c:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    5360:	43475f33 	movtmi	r5, #32563	; 0x7f33
    5364:	004c554d 	subeq	r5, ip, sp, asr #10
    5368:	46464455 			; <UNDEFINED> instruction: 0x46464455
    536c:	626d4500 	rsbvs	r4, sp, #0, 10
    5370:	72495f34 	subvc	r5, r9, #52, 30	; 0xd0
    5374:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    5378:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    537c:	63747300 	cmnvs	r4, #0, 6
    5380:	6964735f 	stmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    5384:	625f636f 	subsvs	r6, pc, #-1140850687	; 0xbc000001
    5388:	69736b6c 	ldmdbvs	r3!, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
    538c:	665f657a 			; <UNDEFINED> instruction: 0x665f657a
    5390:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    5394:	7300745f 	movwvc	r7, #1119	; 0x45f
    5398:	745f6374 	ldrbvc	r6, [pc], #-884	; 53a0 <__ram_ret_data_start+0x1b10>
    539c:	5f34726d 	svcpl	0x0034726d
    53a0:	72736373 	rsbsvc	r6, r3, #-872415231	; 0xcc000001
    53a4:	665f6876 			; <UNDEFINED> instruction: 0x665f6876
    53a8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    53ac:	5300745f 	movwpl	r7, #1119	; 0x45f
    53b0:	004e4543 	subeq	r4, lr, r3, asr #10
    53b4:	50534552 	subspl	r4, r3, r2, asr r5
    53b8:	74730031 	ldrbtvc	r0, [r3], #-49	; 0xffffffcf
    53bc:	73755f63 	cmnvc	r5, #396	; 0x18c
    53c0:	5f747261 	svcpl	0x00747261
    53c4:	5f337263 	svcpl	0x00337263
    53c8:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    53cc:	00745f64 	rsbseq	r5, r4, r4, ror #30
    53d0:	50534552 	subspl	r4, r3, r2, asr r5
    53d4:	45420035 	strbmi	r0, [r2, #-53]	; 0xffffffcb
    53d8:	4600504e 	strmi	r5, [r0], -lr, asr #32
    53dc:	5f434d57 	svcpl	0x00434d57
    53e0:	48430066 	stmdami	r3, {r1, r2, r5, r6}^
    53e4:	554d3431 	strbpl	r3, [sp, #-1073]	; 0xfffffbcf
    53e8:	4e490058 	mcrmi	0, 2, r0, cr9, cr8, {2}
    53ec:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    53f0:	5f333452 	svcpl	0x00333452
    53f4:	564d4347 	strbpl	r4, [sp], -r7, asr #6
    53f8:	4e490048 	cdpmi	0, 4, cr0, cr9, cr8, {2}
    53fc:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    5400:	5f333452 	svcpl	0x00333452
    5404:	564d4347 	strbpl	r4, [sp], -r7, asr #6
    5408:	5049004c 	subpl	r0, r9, ip, asr #32
    540c:	004c5352 	subeq	r5, ip, r2, asr r3
    5410:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    5414:	47313472 			; <UNDEFINED> instruction: 0x47313472
    5418:	48564d43 	ldmdami	r6, {r0, r1, r6, r8, sl, fp, lr}^
    541c:	7172495f 	cmnvc	r2, pc, asr r9
    5420:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    5424:	0072656c 	rsbseq	r6, r2, ip, ror #10
    5428:	434e5953 	movtmi	r5, #59731	; 0xe953
    542c:	4900444d 	stmdbmi	r0, {r0, r2, r3, r6, sl, lr}
    5430:	545f544e 	ldrbpl	r5, [pc], #-1102	; 5438 <__ram_ret_data_start+0x1ba8>
    5434:	3334524d 	teqcc	r4, #-805306364	; 0xd0000004
    5438:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    543c:	49004857 	stmdbmi	r0, {r0, r1, r2, r4, r6, fp, lr}
    5440:	545f544e 	ldrbpl	r5, [pc], #-1102	; 5448 <__ram_ret_data_start+0x1bb8>
    5444:	3334524d 	teqcc	r4, #-805306364	; 0xd0000004
    5448:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    544c:	54004c57 	strpl	r4, [r0], #-3159	; 0xfffff3a9
    5450:	004d4254 	subeq	r4, sp, r4, asr r2
    5454:	45494d4e 	strbmi	r4, [r9, #-3406]	; 0xfffff2b2
    5458:	4500524e 	strmi	r5, [r0, #-590]	; 0xfffffdb2
    545c:	6e697478 	mcrvs	4, 3, r7, cr9, cr8, {3}
    5460:	5f383074 	svcpl	0x00383074
    5464:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    5468:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    546c:	53007265 	movwpl	r7, #613	; 0x265
    5470:	52454d43 	subpl	r4, r5, #4288	; 0x10c0
    5474:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    5478:	3330746e 	teqcc	r0, #1845493760	; 0x6e000000
    547c:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
    5480:	53006e51 	movwpl	r6, #3665	; 0xe51
    5484:	4e43534e 	cdpmi	3, 4, cr5, cr3, cr14, {2}
    5488:	53004254 	movwpl	r4, #596	; 0x254
    548c:	464f504c 	strbmi	r5, [pc], -ip, asr #32
    5490:	74730046 	ldrbtvc	r0, [r3], #-70	; 0xffffffba
    5494:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    5498:	735f3672 	cmpvc	pc, #119537664	; 0x7200000
    549c:	72616d63 	rsbvc	r6, r1, #6336	; 0x18c0
    54a0:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    54a4:	745f646c 	ldrbvc	r6, [pc], #-1132	; 54ac <__ram_ret_data_start+0x1c1c>
    54a8:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    54ac:	5f343230 	svcpl	0x00343230
    54b0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    54b4:	53434500 	movtpl	r4, #13568	; 0x3500
    54b8:	4d430052 	stclmi	0, cr0, [r3, #-328]	; 0xfffffeb8
    54bc:	32524150 	subscc	r4, r2, #80, 2
    54c0:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    54c4:	5f313130 	svcpl	0x00313130
    54c8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    54cc:	53435300 	movtpl	r5, #13056	; 0x3300
    54d0:	5f4c5752 	svcpl	0x004c5752
    54d4:	54460066 	strbpl	r0, [r6], #-102	; 0xffffff9a
    54d8:	4900454f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r8, sl, lr}
    54dc:	464e4c44 	strbmi	r4, [lr], -r4, asr #24
    54e0:	4f4d4300 	svcmi	0x004d4300
    54e4:	4c430044 	mcrrmi	0, 4, r0, r3, cr4
    54e8:	00524145 	subseq	r4, r2, r5, asr #2
    54ec:	50454944 	subpl	r4, r5, r4, asr #18
    54f0:	33544e49 	cmpcc	r4, #1168	; 0x490
    54f4:	5000665f 	andpl	r6, r0, pc, asr r6
    54f8:	52435245 	subpl	r5, r3, #1342177284	; 0x50000004
    54fc:	5000665f 	andpl	r6, r0, pc, asr r6
    5500:	48554e45 	ldmdami	r5, {r0, r2, r6, r9, sl, fp, lr}^
    5504:	4e455000 	cdpmi	0, 4, cr5, cr5, cr0, {0}
    5508:	44004c55 	strmi	r4, [r0], #-3157	; 0xfffff3ab
    550c:	665f5252 			; <UNDEFINED> instruction: 0x665f5252
    5510:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    5514:	48003036 	stmdami	r0, {r1, r2, r4, r5, ip, sp}
    5518:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    551c:	374b534d 	strbcc	r5, [fp, -sp, asr #6]
    5520:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    5524:	37305152 			; <UNDEFINED> instruction: 0x37305152
    5528:	61485f38 	cmpvs	r8, r8, lsr pc
    552c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    5530:	4d430072 	stclmi	0, cr0, [r3, #-456]	; 0xfffffe38
    5534:	43004350 	movwmi	r4, #848	; 0x350
    5538:	0046504d 	subeq	r5, r6, sp, asr #32
    553c:	51524945 	cmppl	r2, r5, asr #18
    5540:	4e455557 	mcrmi	5, 2, r5, cr5, cr7, {2}
    5544:	51524900 	cmppl	r2, r0, lsl #18
    5548:	5f313830 	svcpl	0x00313830
    554c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    5550:	0072656c 	rsbseq	r6, r2, ip, ror #10
    5554:	42445444 	submi	r5, r4, #68, 8	; 0x44000000
    5558:	00665f52 	rsbeq	r5, r6, r2, asr pc
    555c:	52425355 	subpl	r5, r2, #1409286145	; 0x54000001
    5560:	004d5453 	subeq	r5, sp, r3, asr r4
    5564:	5f637473 	svcpl	0x00637473
    5568:	63746e69 	cmnvs	r4, #1680	; 0x690
    556c:	696d6e5f 	stmdbvs	sp!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    5570:	5f726e65 	svcpl	0x00726e65
    5574:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    5578:	00745f64 	rsbseq	r5, r4, r4, ror #30
    557c:	564e4550 			; <UNDEFINED> instruction: 0x564e4550
    5580:	49460048 	stmdbmi	r6, {r3, r6}^
    5584:	50004554 	andpl	r4, r0, r4, asr r5
    5588:	4c564e45 	mrrcmi	14, 4, r4, r6, cr5
    558c:	4f434600 	svcmi	0x00434600
    5590:	5400524e 	strpl	r5, [r0], #-590	; 0xfffffdb2
    5594:	004e4554 	subeq	r4, lr, r4, asr r5
    5598:	5f637473 	svcpl	0x00637473
    559c:	66627375 			; <UNDEFINED> instruction: 0x66627375
    55a0:	66685f73 	uqsub16vs	r5, r8, r3
    55a4:	5f6d756e 	svcpl	0x006d756e
    55a8:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    55ac:	00745f64 	rsbseq	r5, r4, r4, ror #30
    55b0:	5f637473 	svcpl	0x00637473
    55b4:	5f616d64 	svcpl	0x00616d64
    55b8:	63746e69 	cmnvs	r4, #1680	; 0x690
    55bc:	5f30726c 	svcpl	0x0030726c
    55c0:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    55c4:	00745f64 	rsbseq	r5, r4, r4, ror #30
    55c8:	44505344 	ldrbmi	r5, [r0], #-836	; 0xfffffcbc
    55cc:	5f344d00 	svcpl	0x00344d00
    55d0:	5f4d4645 	svcpl	0x004d4645
    55d4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    55d8:	00666544 	rsbeq	r6, r6, r4, asr #10
    55dc:	4c415453 	cfstrdmi	mvd5, [r1], {83}	; 0x53
    55e0:	73004d4c 	movwvc	r4, #3404	; 0xd4c
    55e4:	645f6374 	ldrbvs	r6, [pc], #-884	; 55ec <__ram_ret_data_start+0x1d5c>
    55e8:	655f616d 	ldrbvs	r6, [pc, #-365]	; 5483 <__ram_ret_data_start+0x1bf3>
    55ec:	69665f6e 	stmdbvs	r6!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    55f0:	5f646c65 	svcpl	0x00646c65
    55f4:	45500074 	ldrbmi	r0, [r0, #-116]	; 0xffffff8c
    55f8:	0048574e 	subeq	r5, r8, lr, asr #14
    55fc:	5f637473 	svcpl	0x00637473
    5600:	5f6e6163 	svcpl	0x006e6163
    5604:	65666361 	strbvs	r6, [r6, #-865]!	; 0xfffffc9f
    5608:	69665f6e 	stmdbvs	r6!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    560c:	5f646c65 	svcpl	0x00646c65
    5610:	48430074 	stmdami	r3, {r2, r4, r5, r6}^
    5614:	665f4e45 	ldrbvs	r4, [pc], -r5, asr #28
    5618:	4e455000 	cdpmi	0, 4, cr5, cr5, cr0, {0}
    561c:	49004c57 	stmdbmi	r0, {r0, r1, r2, r4, r6, sl, fp, lr}
    5620:	545f544e 	ldrbpl	r5, [pc], #-1102	; 5628 <__ram_ret_data_start+0x1d98>
    5624:	3234524d 	eorscc	r5, r4, #-805306364	; 0xd0000004
    5628:	4f4c525f 	svcmi	0x004c525f
    562c:	54540057 	ldrbpl	r0, [r4], #-87	; 0xffffffa9
    5630:	00455059 	subeq	r5, r5, r9, asr r0
    5634:	31515249 	cmpcc	r1, r9, asr #4
    5638:	485f3732 	ldmdami	pc, {r1, r4, r5, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    563c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    5640:	43007265 	movwmi	r7, #613	; 0x265
    5644:	54433148 	strbpl	r3, [r3], #-328	; 0xfffffeb8
    5648:	7473004c 	ldrbtvc	r0, [r3], #-76	; 0xffffffb4
    564c:	73755f63 	cmnvc	r5, #396	; 0x18c
    5650:	5f736662 	svcpl	0x00736662
    5654:	66787464 	ldrbtvs	r7, [r8], -r4, ror #8
    5658:	5f737473 	svcpl	0x00737473
    565c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    5660:	00745f64 	rsbseq	r5, r4, r4, ror #30
    5664:	31515249 	cmpcc	r1, r9, asr #4
    5668:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    566c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    5670:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    5674:	3930746e 	ldmdbcc	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    5678:	52495f39 	subpl	r5, r9, #57, 30	; 0xe4
    567c:	48006e51 	stmdami	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    5680:	41484343 	cmpmi	r8, r3, asr #6
    5684:	00303152 	eorseq	r3, r0, r2, asr r1
    5688:	48434348 	stmdami	r3, {r3, r6, r8, r9, lr}^
    568c:	31315241 	teqcc	r1, r1, asr #4
    5690:	53484300 	movtpl	r4, #33536	; 0x8300
    5694:	5f544154 	svcpl	0x00544154
    5698:	43480066 	movtmi	r0, #32870	; 0x8066
    569c:	4d544e49 	ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc
    56a0:	5f344b53 	svcpl	0x00344b53
    56a4:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    56a8:	36383074 			; <UNDEFINED> instruction: 0x36383074
    56ac:	5152495f 	cmppl	r2, pc, asr r9
    56b0:	4441006e 	strbmi	r0, [r1], #-110	; 0xffffff92
    56b4:	5f413243 	svcpl	0x00413243
    56b8:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    56bc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    56c0:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
    56c4:	50474b4c 	subpl	r4, r7, ip, asr #22
    56c8:	5f4e4f43 	svcpl	0x004e4f43
    56cc:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    56d0:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
    56d4:	765f6374 			; <UNDEFINED> instruction: 0x765f6374
    56d8:	6c657373 	stclvs	3, cr7, [r5], #-460	; 0xfffffe34
    56dc:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    56e0:	745f646c 	ldrbvc	r6, [pc], #-1132	; 56e8 <__ram_ret_data_start+0x1e58>
    56e4:	63747300 	cmnvs	r4, #0, 6
    56e8:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    56ec:	74645f36 	strbtvc	r5, [r4], #-3894	; 0xfffff0ca
    56f0:	5f726175 	svcpl	0x00726175
    56f4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    56f8:	00745f64 	rsbseq	r5, r4, r4, ror #30
    56fc:	30746e49 	rsbscc	r6, r4, r9, asr #28
    5700:	495f3337 	ldmdbmi	pc, {r0, r1, r2, r4, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    5704:	006e5152 	rsbeq	r5, lr, r2, asr r1
    5708:	50454f44 	subpl	r4, r5, r4, asr #30
    570c:	334c5443 	movtcc	r5, #50243	; 0xc443
    5710:	5000665f 	andpl	r6, r0, pc, asr r6
    5714:	00534552 	subseq	r4, r3, r2, asr r5
    5718:	41524550 	cmpmi	r2, r0, asr r5
    571c:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    5720:	32695f63 	rsbcc	r5, r9, #396	; 0x18c
    5724:	74635f73 	strbtvc	r5, [r3], #-3955	; 0xfffff08d
    5728:	665f6c72 			; <UNDEFINED> instruction: 0x665f6c72
    572c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    5730:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    5734:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    5738:	434f4944 	movtmi	r4, #63812	; 0xf944
    573c:	44535f31 	ldrbmi	r5, [r3], #-3889	; 0xfffff0cf
    5740:	63747300 	cmnvs	r4, #0, 6
    5744:	6970735f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    5748:	6766635f 			; <UNDEFINED> instruction: 0x6766635f
    574c:	69665f31 	stmdbvs	r6!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    5750:	5f646c65 	svcpl	0x00646c65
    5754:	49430074 	stmdbmi	r3, {r2, r4, r5, r6}^
    5758:	4e455453 	mcrmi	4, 2, r5, cr5, cr3, {2}
    575c:	51524900 	cmppl	r2, r0, lsl #18
    5760:	5f333530 	svcpl	0x00333530
    5764:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    5768:	0072656c 	rsbseq	r6, r2, ip, ror #10
    576c:	374c4553 	smlsldcc	r4, ip, r3, r5
    5770:	7300665f 	movwvc	r6, #1631	; 0x65f
    5774:	755f6374 	ldrbvc	r6, [pc, #-884]	; 5408 <__ram_ret_data_start+0x1b78>
    5778:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    577c:	706e685f 	rsbvc	r6, lr, pc, asr r8
    5780:	73667874 	cmnvc	r6, #116, 16	; 0x740000
    5784:	665f7a69 	ldrbvs	r7, [pc], -r9, ror #20
    5788:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    578c:	4f00745f 	svcmi	0x0000745f
    5790:	43444643 	movtmi	r4, #17987	; 0x4643
    5794:	004c554c 	subeq	r5, ip, ip, asr #10
    5798:	30746e49 	rsbscc	r6, r4, r9, asr #28
    579c:	495f3036 	ldmdbmi	pc, {r1, r2, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    57a0:	006e5152 	rsbeq	r5, lr, r2, asr r1
    57a4:	30515249 	subscc	r5, r1, r9, asr #4
    57a8:	485f3835 	ldmdami	pc, {r0, r2, r4, r5, fp, ip, sp}^	; <UNPREDICTABLE>
    57ac:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    57b0:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    57b4:	00444c4f 	subeq	r4, r4, pc, asr #24
    57b8:	434d4353 	movtmi	r4, #54099	; 0xd353
    57bc:	4d435300 	stclmi	3, cr5, [r3, #-0]
    57c0:	43530044 	cmpmi	r3, #68	; 0x44
    57c4:	5300454d 	movwpl	r4, #1357	; 0x54d
    57c8:	00464d43 	subeq	r4, r6, r3, asr #26
    57cc:	31733249 	cmncc	r3, r9, asr #4
    57d0:	495f7852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    57d4:	61487172 	hvcvs	34578	; 0x8712
    57d8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    57dc:	504f0072 	subpl	r0, pc, r2, ror r0	; <UNPREDICTABLE>
    57e0:	444e4554 	strbmi	r4, [lr], #-1364	; 0xfffffaac
    57e4:	00524c43 	subseq	r4, r2, r3, asr #24
    57e8:	42524550 	subsmi	r4, r2, #80, 10	; 0x14000000
    57ec:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    57f0:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    57f4:	6f5f3472 	svcvs	0x005f3472
    57f8:	77726563 	ldrbvc	r6, [r2, -r3, ror #10]!
    57fc:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    5800:	745f646c 	ldrbvc	r6, [pc], #-1132	; 5808 <__ram_ret_data_start+0x1f78>
    5804:	53455200 	movtpl	r5, #20992	; 0x5200
    5808:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    580c:	00383144 	eorseq	r3, r8, r4, asr #2
    5810:	45495454 	strbmi	r5, [r9, #-1108]	; 0xfffffbac
    5814:	63747300 	cmnvs	r4, #0, 6
    5818:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    581c:	636f5f34 	cmnvs	pc, #52, 30	; 0xd0
    5820:	5f767273 	svcpl	0x00767273
    5824:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    5828:	00745f64 	rsbseq	r5, r4, r4, ror #30
    582c:	314c4553 	cmpcc	ip, r3, asr r5
    5830:	665f3331 			; <UNDEFINED> instruction: 0x665f3331
    5834:	616d4400 	cmnvs	sp, r0, lsl #8
    5838:	63744232 	cmnvs	r4, #536870915	; 0x20000003
    583c:	72495f31 	subvc	r5, r9, #49, 30	; 0xc4
    5840:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    5844:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    5848:	63747300 	cmnvs	r4, #0, 6
    584c:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    5850:	685f7366 	ldmdavs	pc, {r1, r2, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    5854:	5f676663 	svcpl	0x00676663
    5858:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    585c:	00745f64 	rsbseq	r5, r4, r4, ror #30
    5860:	6e433875 	mcrvs	8, 2, r3, cr3, cr5, {3}
    5864:	45500074 	ldrbmi	r0, [r0, #-116]	; 0xffffff8c
    5868:	00414352 	subeq	r4, r1, r2, asr r3
    586c:	43524550 	cmpmi	r2, #80, 10	; 0x14000000
    5870:	4f540042 	svcmi	0x00540042
    5874:	4f435455 	svcmi	0x00435455
    5878:	4550004e 	ldrbmi	r0, [r0, #-78]	; 0xffffffb2
    587c:	00524352 	subseq	r4, r2, r2, asr r3
    5880:	31515249 	cmpcc	r1, r9, asr #4
    5884:	485f3230 	ldmdami	pc, {r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
    5888:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    588c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    5890:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    5894:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    5898:	45520031 	ldrbmi	r0, [r2, #-49]	; 0xffffffcf
    589c:	56524553 			; <UNDEFINED> instruction: 0x56524553
    58a0:	35324445 	ldrcc	r4, [r2, #-1093]!	; 0xfffffbbb
    58a4:	53455200 	movtpl	r5, #20992	; 0x5200
    58a8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    58ac:	00393244 	eorseq	r3, r9, r4, asr #4
    58b0:	32474643 	subcc	r4, r7, #70254592	; 0x4300000
    58b4:	4400665f 	strmi	r6, [r0], #-1631	; 0xfffff9a1
    58b8:	00535453 	subseq	r5, r3, r3, asr r4
    58bc:	4446434f 	strbmi	r4, [r6], #-847	; 0xfffffcb1
    58c0:	4c574c43 	mrrcmi	12, 4, r4, r7, cr3
    58c4:	53484300 	movtpl	r4, #33536	; 0x8300
    58c8:	42524c45 	subsmi	r4, r2, #17664	; 0x4500
    58cc:	58540030 	ldmdapl	r4, {r4, r5}^
    58d0:	534c4646 	movtpl	r4, #50758	; 0xc646
    58d4:	434f0048 	movtmi	r0, #61512	; 0xf048
    58d8:	48434446 	stmdami	r3, {r1, r2, r6, sl, lr}^
    58dc:	52004856 	andpl	r4, r0, #5636096	; 0x560000
    58e0:	4c4c5546 	cfstr64mi	mvdx5, [ip], {70}	; 0x46
    58e4:	49004549 	stmdbmi	r0, {r0, r3, r6, r8, sl, lr}
    58e8:	3131746e 	teqcc	r1, lr, ror #8
    58ec:	52495f39 	subpl	r5, r9, #57, 30	; 0xe4
    58f0:	73006e51 	movwvc	r6, #3665	; 0xe51
    58f4:	715f6374 	cmpvc	pc, r4, ror r3	; <UNPREDICTABLE>
    58f8:	5f697073 	svcpl	0x00697073
    58fc:	665f7273 			; <UNDEFINED> instruction: 0x665f7273
    5900:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    5904:	5000745f 	andpl	r7, r0, pc, asr r4
    5908:	4e494147 	dvfmiem	f4, f1, f7
    590c:	00305253 	eorseq	r5, r0, r3, asr r2
    5910:	53555343 	cmppl	r5, #201326593	; 0xc000001
    5914:	52004550 	andpl	r4, r0, #80, 10	; 0x14000000
    5918:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    591c:	33444556 	movtcc	r4, #17750	; 0x4556
    5920:	45520031 	ldrbmi	r0, [r2, #-49]	; 0xffffffcf
    5924:	56524553 			; <UNDEFINED> instruction: 0x56524553
    5928:	32334445 	eorscc	r4, r3, #1157627904	; 0x45000000
    592c:	53455200 	movtpl	r5, #20992	; 0x5200
    5930:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    5934:	00333344 	eorseq	r3, r3, r4, asr #6
    5938:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    593c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    5940:	52003433 	andpl	r3, r0, #855638016	; 0x33000000
    5944:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    5948:	33444556 	movtcc	r4, #17750	; 0x4556
    594c:	45520035 	ldrbmi	r0, [r2, #-53]	; 0xffffffcb
    5950:	56524553 			; <UNDEFINED> instruction: 0x56524553
    5954:	36334445 	ldrtcc	r4, [r3], -r5, asr #8
    5958:	53324900 	teqpl	r2, #0, 18
    595c:	534c4c50 	movtpl	r4, #52304	; 0xcc50
    5960:	52004c45 	andpl	r4, r0, #17664	; 0x4500
    5964:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    5968:	33444556 	movtcc	r4, #17750	; 0x4556
    596c:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
    5970:	56524553 			; <UNDEFINED> instruction: 0x56524553
    5974:	39334445 	ldmdbcc	r3!, {r0, r2, r6, sl, lr}
    5978:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    597c:	5f363031 	svcpl	0x00363031
    5980:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    5984:	52524500 	subspl	r4, r2, #0, 10
    5988:	53544e49 	cmppl	r4, #1168	; 0x490
    598c:	45530054 	ldrbmi	r0, [r3, #-84]	; 0xffffffac
    5990:	5f32394c 	svcpl	0x0032394c
    5994:	69540066 	ldmdbvs	r4, {r1, r2, r5, r6}^
    5998:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    599c:	4d434733 	stclmi	7, cr4, [r3, #-204]	; 0xffffff34
    59a0:	495f4c55 	ldmdbmi	pc, {r0, r2, r4, r6, sl, fp, lr}^	; <UNPREDICTABLE>
    59a4:	61487172 	hvcvs	34578	; 0x8712
    59a8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    59ac:	53560072 	cmppl	r6, #114	; 0x72
    59b0:	314c4553 	cmpcc	ip, r3, asr r5
    59b4:	665f3333 			; <UNDEFINED> instruction: 0x665f3333
    59b8:	63747300 	cmnvs	r4, #0, 6
    59bc:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
    59c0:	6665725f 			; <UNDEFINED> instruction: 0x6665725f
    59c4:	67736d5f 			; <UNDEFINED> instruction: 0x67736d5f
    59c8:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    59cc:	745f646c 	ldrbvc	r6, [pc], #-1132	; 59d4 <__ram_ret_data_start+0x2144>
    59d0:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    59d4:	5f383031 	svcpl	0x00383031
    59d8:	50570066 	subspl	r0, r7, r6, rrx
    59dc:	49004c4f 	stmdbmi	r0, {r0, r1, r2, r3, r6, sl, fp, lr}
    59e0:	555f544e 	ldrbpl	r5, [pc, #-1102]	; 559a <__ram_ret_data_start+0x1d0a>
    59e4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    59e8:	43545f34 	cmpmi	r4, #52, 30	; 0xd0
    59ec:	4c430049 	mcrrmi	0, 4, r0, r3, cr9
    59f0:	51455f52 	cmppl	r5, r2, asr pc
    59f4:	4c430031 	mcrrmi	0, 3, r0, r3, cr1
    59f8:	51455f52 	cmppl	r5, r2, asr pc
    59fc:	4e490032 	mcrmi	0, 2, r0, cr9, cr2, {1}
    5a00:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    5a04:	455f3141 	ldrbmi	r3, [pc, #-321]	; 58cb <__ram_ret_data_start+0x203b>
    5a08:	52005252 	andpl	r5, r0, #536870917	; 0x20000005
    5a0c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    5a10:	34444556 	strbcc	r4, [r4], #-1366	; 0xfffffaaa
    5a14:	48430035 	stmdami	r3, {r0, r2, r4, r5}^
    5a18:	5258554d 	subspl	r5, r8, #322961408	; 0x13400000
    5a1c:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    5a20:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    5a24:	56450030 			; <UNDEFINED> instruction: 0x56450030
    5a28:	00314554 	eorseq	r4, r1, r4, asr r5
    5a2c:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    5a30:	56450032 			; <UNDEFINED> instruction: 0x56450032
    5a34:	00334554 	eorseq	r4, r3, r4, asr r5
    5a38:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    5a3c:	56450034 			; <UNDEFINED> instruction: 0x56450034
    5a40:	00354554 	eorseq	r4, r5, r4, asr r5
    5a44:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    5a48:	56450036 			; <UNDEFINED> instruction: 0x56450036
    5a4c:	00374554 	eorseq	r4, r7, r4, asr r5
    5a50:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    5a54:	56450038 			; <UNDEFINED> instruction: 0x56450038
    5a58:	00394554 	eorseq	r4, r9, r4, asr r5
    5a5c:	31515249 	cmpcc	r1, r9, asr #4
    5a60:	485f3134 	ldmdami	pc, {r2, r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>
    5a64:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    5a68:	53007265 	movwpl	r7, #613	; 0x265
    5a6c:	54535257 	ldrbpl	r5, [r3], #-599	; 0xfffffda9
    5a70:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    5a74:	4344415f 	movtmi	r4, #16735	; 0x415f
    5a78:	48435f31 	stmdami	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    5a7c:	00504d43 	subseq	r4, r0, r3, asr #26
    5a80:	30515249 	subscc	r5, r1, r9, asr #4
    5a84:	485f3030 	ldmdami	pc, {r4, r5, ip, sp}^	; <UNPREDICTABLE>
    5a88:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    5a8c:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    5a90:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    5a94:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    5a98:	374c4553 	smlsldcc	r4, ip, r3, r5
    5a9c:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    5aa0:	5f544e49 	svcpl	0x00544e49
    5aa4:	34533249 	ldrbcc	r3, [r3], #-585	; 0xfffffdb7
    5aa8:	4958525f 	ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r9, ip, lr}^
    5aac:	554f5152 	strbpl	r5, [pc, #-338]	; 5962 <__ram_ret_data_start+0x20d2>
    5ab0:	57410054 	smlsldpl	r0, r1, r4, r0
    5ab4:	45004c53 	strmi	r4, [r0, #-3155]	; 0xfffff3ad
    5ab8:	52455456 	subpl	r5, r5, #1442840576	; 0x56000000
    5abc:	63747300 	cmnvs	r4, #0, 6
    5ac0:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    5ac4:	74735f61 	ldrbtvc	r5, [r3], #-3937	; 0xfffff09f
    5ac8:	5f726c66 	svcpl	0x00726c66
    5acc:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    5ad0:	00745f64 	rsbseq	r5, r4, r4, ror #30
    5ad4:	45504552 	ldrbmi	r4, [r0, #-1362]	; 0xfffffaae
    5ad8:	5200524e 	andpl	r5, r0, #-536870908	; 0xe0000004
    5adc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    5ae0:	35444556 	strbcc	r4, [r4, #-1366]	; 0xfffffaaa
    5ae4:	57410032 	smlaldxpl	r0, r1, r2, r0
    5ae8:	31524444 	cmpcc	r2, r4, asr #8
    5aec:	53455200 	movtpl	r5, #20992	; 0x5200
    5af0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    5af4:	00343544 	eorseq	r3, r4, r4, asr #10
    5af8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    5afc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    5b00:	48003535 	stmdami	r0, {r0, r2, r4, r5, r8, sl, ip, sp}
    5b04:	004d4943 	subeq	r4, sp, r3, asr #18
    5b08:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    5b0c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    5b10:	52003835 	andpl	r3, r0, #3473408	; 0x350000
    5b14:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    5b18:	35444556 	strbcc	r4, [r4, #-1366]	; 0xfffffaaa
    5b1c:	49470039 	stmdbmi	r7, {r0, r3, r4, r5}^
    5b20:	454b414e 	strbmi	r4, [fp, #-334]	; 0xfffffeb2
    5b24:	004d4646 	subeq	r4, sp, r6, asr #12
    5b28:	30746e49 	rsbscc	r6, r4, r9, asr #28
    5b2c:	495f3930 	ldmdbmi	pc, {r4, r5, r8, fp, ip, sp}^	; <UNPREDICTABLE>
    5b30:	006e5152 	rsbeq	r5, lr, r2, asr r1
    5b34:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    5b38:	69540032 	ldmdbvs	r4, {r1, r4, r5}^
    5b3c:	4172656d 	cmnmi	r2, sp, ror #10
    5b40:	504d4333 	subpl	r4, sp, r3, lsr r3
    5b44:	7172495f 	cmnvc	r2, pc, asr r9
    5b48:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    5b4c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    5b50:	30515249 	subscc	r5, r1, r9, asr #4
    5b54:	485f3535 	ldmdami	pc, {r0, r2, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    5b58:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    5b5c:	53007265 	movwpl	r7, #613	; 0x265
    5b60:	37384c45 	ldrcc	r4, [r8, -r5, asr #24]!
    5b64:	7300665f 	movwvc	r6, #1631	; 0x65f
    5b68:	695f6374 	ldmdbvs	pc, {r2, r4, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    5b6c:	5f63746e 	svcpl	0x0063746e
    5b70:	63696d6e 	cmnvs	r9, #7040	; 0x1b80
    5b74:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    5b78:	5f646c65 	svcpl	0x00646c65
    5b7c:	45530074 	ldrbmi	r0, [r3, #-116]	; 0xffffff8c
    5b80:	5f30354c 	svcpl	0x0030354c
    5b84:	49450066 	stmdbmi	r5, {r1, r2, r5, r6}^
    5b88:	52435152 	subpl	r5, r3, #-2147483628	; 0x80000014
    5b8c:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    5b90:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
    5b94:	3832314c 	ldmdacc	r2!, {r2, r3, r6, r8, ip, sp}
    5b98:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
    5b9c:	5f525343 	svcpl	0x00525343
    5ba0:	32490066 	subcc	r0, r9, #102	; 0x66
    5ba4:	72453163 	subvc	r3, r5, #-1073741800	; 0xc0000018
    5ba8:	72495f72 	subvc	r5, r9, #456	; 0x1c8
    5bac:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    5bb0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    5bb4:	53455200 	movtpl	r5, #20992	; 0x5200
    5bb8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    5bbc:	00303644 	eorseq	r3, r0, r4, asr #12
    5bc0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    5bc4:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    5bc8:	50003136 	andpl	r3, r0, r6, lsr r1
    5bcc:	54434147 	strbpl	r4, [r3], #-327	; 0xfffffeb9
    5bd0:	4552004c 	ldrbmi	r0, [r2, #-76]	; 0xffffffb4
    5bd4:	56524553 			; <UNDEFINED> instruction: 0x56524553
    5bd8:	34364445 	ldrtcc	r4, [r6], #-1093	; 0xfffffbbb
    5bdc:	53455200 	movtpl	r5, #20992	; 0x5200
    5be0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    5be4:	00353644 	eorseq	r3, r5, r4, asr #12
    5be8:	45435a4d 	strbmi	r5, [r3, #-2637]	; 0xfffff5b3
    5bec:	52004856 	andpl	r4, r0, #5636096	; 0x560000
    5bf0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    5bf4:	36444556 			; <UNDEFINED> instruction: 0x36444556
    5bf8:	43480039 	movtmi	r0, #32825	; 0x8039
    5bfc:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    5c00:	00665f37 	rsbeq	r5, r6, r7, lsr pc
    5c04:	5f544e49 	svcpl	0x00544e49
    5c08:	41524d54 	cmpmi	r2, r4, asr sp
    5c0c:	44555f31 	ldrbmi	r5, [r5], #-3889	; 0xfffff0cf
    5c10:	74730046 	ldrbtvc	r0, [r3], #-70	; 0xffffffba
    5c14:	64735f63 	ldrbtvs	r5, [r3], #-3939	; 0xfffff09d
    5c18:	5f636f69 	svcpl	0x00636f69
    5c1c:	6e617274 	mcrvs	2, 3, r7, cr1, cr4, {3}
    5c20:	646f6d73 	strbtvs	r6, [pc], #-3443	; 5c28 <__ram_ret_data_start+0x2398>
    5c24:	69665f65 	stmdbvs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    5c28:	5f646c65 	svcpl	0x00646c65
    5c2c:	6d440074 	stclvs	0, cr0, [r4, #-464]	; 0xfffffe30
    5c30:	63543161 	cmpvs	r4, #1073741848	; 0x40000018
    5c34:	72495f31 	subvc	r5, r9, #49, 30	; 0xc4
    5c38:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    5c3c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    5c40:	4d435300 	stclmi	3, cr5, [r3, #-0]
    5c44:	5f485752 	svcpl	0x00485752
    5c48:	4f440066 	svcmi	0x00440066
    5c4c:	53545045 	cmppl	r4, #69	; 0x45
    5c50:	5f335a49 	svcpl	0x00335a49
    5c54:	45530066 	ldrbmi	r0, [r3, #-102]	; 0xffffff9a
    5c58:	5f36364c 	svcpl	0x0036364c
    5c5c:	52490066 	subpl	r0, r9, #102	; 0x66
    5c60:	39373051 	ldmdbcc	r7!, {r0, r4, r6, ip, sp}
    5c64:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    5c68:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    5c6c:	4c414500 	cfstr64mi	mvdx4, [r1], {-0}
    5c70:	5f504143 	svcpl	0x00504143
    5c74:	45520066 	ldrbmi	r0, [r2, #-102]	; 0xffffff9a
    5c78:	56524553 			; <UNDEFINED> instruction: 0x56524553
    5c7c:	30374445 	eorscc	r4, r7, r5, asr #8
    5c80:	53455200 	movtpl	r5, #20992	; 0x5200
    5c84:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    5c88:	00343744 	eorseq	r3, r4, r4, asr #14
    5c8c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    5c90:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    5c94:	53003537 	movwpl	r3, #1335	; 0x537
    5c98:	004d504e 	subeq	r5, sp, lr, asr #32
    5c9c:	6f696453 	svcvs	0x00696453
    5ca0:	72495f32 	subvc	r5, r9, #50, 30	; 0xc8
    5ca4:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    5ca8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    5cac:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    5cb0:	46430031 			; <UNDEFINED> instruction: 0x46430031
    5cb4:	52003247 	andpl	r3, r0, #1879048196	; 0x70000004
    5cb8:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
    5cbc:	53455200 	movtpl	r5, #20992	; 0x5200
    5cc0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    5cc4:	00343844 	eorseq	r3, r4, r4, asr #16
    5cc8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    5ccc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    5cd0:	49003738 	stmdbmi	r0, {r3, r4, r5, r8, r9, sl, ip, sp}
    5cd4:	30315152 	eorscc	r5, r1, r2, asr r1
    5cd8:	61485f34 	cmpvs	r8, r4, lsr pc
    5cdc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    5ce0:	45530072 	ldrbmi	r0, [r3, #-114]	; 0xffffff8e
    5ce4:	5f35344c 	svcpl	0x0035344c
    5ce8:	4d4d0066 	stclmi	0, cr0, [sp, #-408]	; 0xfffffe68
    5cec:	004d5349 	subeq	r5, sp, r9, asr #6
    5cf0:	5f637473 	svcpl	0x00637473
    5cf4:	5f616d64 	svcpl	0x00616d64
    5cf8:	5f706c6c 	svcpl	0x00706c6c
    5cfc:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    5d00:	00745f64 	rsbseq	r5, r4, r4, ror #30
    5d04:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    5d08:	00665f52 	rsbeq	r5, r6, r2, asr pc
    5d0c:	31746e49 	cmncc	r4, r9, asr #28
    5d10:	495f3234 	ldmdbmi	pc, {r2, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
    5d14:	006e5152 	rsbeq	r5, lr, r2, asr r1
    5d18:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    5d1c:	52333472 	eorspl	r3, r3, #1912602624	; 0x72000000
    5d20:	616f6c65 	cmnvs	pc, r5, ror #24
    5d24:	495f5664 	ldmdbmi	pc, {r2, r5, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    5d28:	61487172 	hvcvs	34578	; 0x8712
    5d2c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    5d30:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    5d34:	32695f63 	rsbcc	r5, r9, #396	; 0x18c
    5d38:	72635f63 	rsbvc	r5, r3, #396	; 0x18c
    5d3c:	69665f33 	stmdbvs	r6!, {r0, r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    5d40:	5f646c65 	svcpl	0x00646c65
    5d44:	4d530074 	ldclmi	0, cr0, [r3, #-464]	; 0xfffffe30
    5d48:	00535542 	subseq	r5, r3, r2, asr #10
    5d4c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    5d50:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    5d54:	52003139 	andpl	r3, r0, #1073741838	; 0x4000000e
    5d58:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    5d5c:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
    5d60:	45520032 	ldrbmi	r0, [r2, #-50]	; 0xffffffce
    5d64:	56524553 			; <UNDEFINED> instruction: 0x56524553
    5d68:	33394445 	teqcc	r9, #1157627904	; 0x45000000
    5d6c:	49434800 	stmdbmi	r3, {fp, lr}^
    5d70:	3031544e 	eorscc	r5, r1, lr, asr #8
    5d74:	49434800 	stmdbmi	r3, {fp, lr}^
    5d78:	3131544e 	teqcc	r1, lr, asr #8
    5d7c:	53455200 	movtpl	r5, #20992	; 0x5200
    5d80:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    5d84:	00373944 	eorseq	r3, r7, r4, asr #18
    5d88:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    5d8c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    5d90:	44003839 	strmi	r3, [r0], #-2105	; 0xfffff7c7
    5d94:	54504549 	ldrbpl	r4, [r0], #-1353	; 0xfffffab7
    5d98:	325a4953 	subscc	r4, sl, #1359872	; 0x14c000
    5d9c:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    5da0:	38305152 	ldmdacc	r0!, {r1, r4, r6, r8, ip, lr}
    5da4:	61485f34 	cmpvs	r8, r4, lsr pc
    5da8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    5dac:	47500072 			; <UNDEFINED> instruction: 0x47500072
    5db0:	4d53494d 	vldrmi.16	s9, [r3, #-154]	; 0xffffff66	; <UNPREDICTABLE>
    5db4:	00484354 	subeq	r4, r8, r4, asr r3
    5db8:	324c4553 	subcc	r4, ip, #348127232	; 0x14c00000
    5dbc:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    5dc0:	4e494148 	dvfmiem	f4, f1, #0.0
    5dc4:	43004d54 	movwmi	r4, #3412	; 0xd54
    5dc8:	4552524c 	ldrbmi	r5, [r2, #-588]	; 0xfffffdb4
    5dcc:	52524551 	subspl	r4, r2, #339738624	; 0x14400000
    5dd0:	504f4500 	subpl	r4, pc, r0, lsl #10
    5dd4:	4c4b504e 	mcrrmi	0, 4, r5, fp, cr14
    5dd8:	73004c56 	movwvc	r4, #3158	; 0xc56
    5ddc:	755f6374 	ldrbvc	r6, [pc, #-884]	; 5a70 <__ram_ret_data_start+0x21e0>
    5de0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    5de4:	5f72705f 	svcpl	0x0072705f
    5de8:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    5dec:	00745f64 	rsbseq	r5, r4, r4, ror #30
    5df0:	5f454546 	svcpl	0x00454546
    5df4:	53540066 	cmppl	r4, #102	; 0x66
    5df8:	004c4c41 	subeq	r4, ip, r1, asr #24
    5dfc:	43494d4e 	movtmi	r4, #40270	; 0x9d4e
    5e00:	665f5246 	ldrbvs	r5, [pc], -r6, asr #4
    5e04:	63747300 	cmnvs	r4, #0, 6
    5e08:	6970735f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    5e0c:	5f72735f 	svcpl	0x0072735f
    5e10:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    5e14:	00745f64 	rsbseq	r5, r4, r4, ror #30
    5e18:	30746e49 	rsbscc	r6, r4, r9, asr #28
    5e1c:	495f3835 	ldmdbmi	pc, {r0, r2, r4, r5, fp, ip, sp}^	; <UNPREDICTABLE>
    5e20:	006e5152 	rsbeq	r5, lr, r2, asr r1
    5e24:	30515249 	subscc	r5, r1, r9, asr #4
    5e28:	485f3930 	ldmdami	pc, {r4, r5, r8, fp, ip, sp}^	; <UNPREDICTABLE>
    5e2c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    5e30:	46007265 	strmi	r7, [r0], -r5, ror #4
    5e34:	00454d42 	subeq	r4, r5, r2, asr #26
    5e38:	72617355 	rsbvc	r7, r1, #1409286145	; 0x54000001
    5e3c:	78523174 	ldmdavc	r2, {r2, r4, r5, r6, r8, ip, sp}^
    5e40:	5f646e45 	svcpl	0x00646e45
    5e44:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    5e48:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    5e4c:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    5e50:	3430746e 	ldrtcc	r7, [r0], #-1134	; 0xfffffb92
    5e54:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    5e58:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
    5e5c:	51585450 	cmppl	r8, r0, asr r4
    5e60:	00504f54 	subseq	r4, r0, r4, asr pc
    5e64:	5f544e49 	svcpl	0x00544e49
    5e68:	36524d54 			; <UNDEFINED> instruction: 0x36524d54
    5e6c:	43475f32 	movtmi	r5, #32562	; 0x7f32
    5e70:	4900414d 	stmdbmi	r0, {r0, r2, r3, r6, r8, lr}
    5e74:	545f544e 	ldrbpl	r5, [pc], #-1102	; 5e7c <__ram_ret_data_start+0x25ec>
    5e78:	3236524d 	eorscc	r5, r6, #-805306364	; 0xd0000004
    5e7c:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    5e80:	4e490042 	cdpmi	0, 4, cr0, cr9, cr2, {2}
    5e84:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    5e88:	5f323652 	svcpl	0x00323652
    5e8c:	434d4347 	movtmi	r4, #54087	; 0xd347
    5e90:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    5e94:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    5e98:	475f3236 	smmlarmi	pc, r6, r2, r3	; <UNPREDICTABLE>
    5e9c:	00444d43 	subeq	r4, r4, r3, asr #26
    5ea0:	5f544e49 	svcpl	0x00544e49
    5ea4:	36524d54 			; <UNDEFINED> instruction: 0x36524d54
    5ea8:	43475f32 	movtmi	r5, #32562	; 0x7f32
    5eac:	4900454d 	stmdbmi	r0, {r0, r2, r3, r6, r8, sl, lr}
    5eb0:	545f544e 	ldrbpl	r5, [pc], #-1102	; 5eb8 <__ram_ret_data_start+0x2628>
    5eb4:	3236524d 	eorscc	r5, r6, #-805306364	; 0xd0000004
    5eb8:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    5ebc:	49440046 	stmdbmi	r4, {r1, r2, r6}^
    5ec0:	58545045 	ldmdapl	r4, {r0, r2, r6, ip, lr}^
    5ec4:	665f3546 	ldrbvs	r3, [pc], -r6, asr #10
    5ec8:	73324900 	teqvc	r2, #0, 18
    5ecc:	72724531 	rsbsvc	r4, r2, #205520896	; 0xc400000
    5ed0:	7172495f 	cmnvc	r2, pc, asr r9
    5ed4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    5ed8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    5edc:	30746e49 	rsbscc	r6, r4, r9, asr #28
    5ee0:	495f3233 	ldmdbmi	pc, {r0, r1, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
    5ee4:	006e5152 	rsbeq	r5, lr, r2, asr r1
    5ee8:	45454742 	strbmi	r4, [r5, #-1858]	; 0xfffff8be
    5eec:	4944004e 	stmdbmi	r4, {r1, r2, r3, r6}^
    5ef0:	4e494353 	mcrmi	3, 2, r4, cr9, cr3, {2}
    5ef4:	4f530054 	svcmi	0x00530054
    5ef8:	52464444 	subpl	r4, r6, #68, 8	; 0x44000000
    5efc:	4f50004d 	svcmi	0x0050004d
    5f00:	44475250 	strbmi	r5, [r7], #-592	; 0xfffffdb0
    5f04:	4300454e 	movwmi	r4, #1358	; 0x54e
    5f08:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    5f0c:	00665f36 	rsbeq	r5, r6, r6, lsr pc
    5f10:	4e504f45 	cdpmi	15, 5, cr4, cr0, cr5, {2}
    5f14:	574c4b50 	smlsldpl	r4, ip, r0, fp
    5f18:	4e49004c 	cdpmi	0, 4, cr0, cr9, cr12, {2}
    5f1c:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    5f20:	525f5444 	subspl	r5, pc, #68, 8	; 0x44000000
    5f24:	44554645 	ldrbmi	r4, [r5], #-1605	; 0xfffff9bb
    5f28:	45530046 	ldrbmi	r0, [r3, #-70]	; 0xffffffba
    5f2c:	5f39314c 	svcpl	0x0039314c
    5f30:	43440066 	movtmi	r0, #16486	; 0x4066
    5f34:	665f4746 	ldrbvs	r4, [pc], -r6, asr #14
    5f38:	63747300 	cmnvs	r4, #0, 6
    5f3c:	616d645f 	cmnvs	sp, pc, asr r4
    5f40:	736e735f 	cmnvc	lr, #2080374785	; 0x7c000001
    5f44:	74637165 	strbtvc	r7, [r3], #-357	; 0xfffffe9b
    5f48:	69665f6c 	stmdbvs	r6!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    5f4c:	5f646c65 	svcpl	0x00646c65
    5f50:	44500074 	ldrbmi	r0, [r0], #-116	; 0xffffff8c
    5f54:	00565241 	subseq	r5, r6, r1, asr #4
    5f58:	52414450 	subpl	r4, r1, #80, 8	; 0x50000000
    5f5c:	69540057 	ldmdbvs	r4, {r0, r1, r2, r4, r6}^
    5f60:	4172656d 	cmnmi	r2, sp, ror #10
    5f64:	5f564f31 	svcpl	0x00564f31
    5f68:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    5f6c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    5f70:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    5f74:	35305152 	ldrcc	r5, [r0, #-338]!	; 0xfffffeae
    5f78:	61485f36 	cmpvs	r8, r6, lsr pc
    5f7c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    5f80:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    5f84:	61635f63 	cmnvs	r3, r3, ror #30
    5f88:	61655f6e 	cmnvs	r5, lr, ror #30
    5f8c:	7061636c 	rsbvc	r6, r1, ip, ror #6
    5f90:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    5f94:	745f646c 	ldrbvc	r6, [pc], #-1132	; 5f9c <__ram_ret_data_start+0x270c>
    5f98:	63747300 	cmnvs	r4, #0, 6
    5f9c:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    5fa0:	7274735f 	rsbsvc	r7, r4, #2080374785	; 0x7c000001
    5fa4:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    5fa8:	745f646c 	ldrbvc	r6, [pc], #-1132	; 5fb0 <__ram_ret_data_start+0x2720>
    5fac:	4d435300 	stclmi	3, cr5, [r3, #-0]
    5fb0:	5f485552 	svcpl	0x00485552
    5fb4:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    5fb8:	524c4354 	subpl	r4, ip, #84, 6	; 0x50000001
    5fbc:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    5fc0:	5f544e49 	svcpl	0x00544e49
    5fc4:	504d4341 	subpl	r4, sp, r1, asr #6
    5fc8:	4e490031 	mcrmi	0, 2, r0, cr9, cr1, {1}
    5fcc:	43415f54 	movtmi	r5, #8020	; 0x1f54
    5fd0:	0032504d 	eorseq	r5, r2, sp, asr #32
    5fd4:	5f544e49 	svcpl	0x00544e49
    5fd8:	504d4341 	subpl	r4, sp, r1, asr #6
    5fdc:	54530033 	ldrbpl	r0, [r3], #-51	; 0xffffffcd
    5fe0:	4e435055 	mcrmi	0, 2, r5, cr3, cr5, {2}
    5fe4:	43430054 	movtmi	r0, #12372	; 0x3054
    5fe8:	31524e4f 	cmpcc	r2, pc, asr #28
    5fec:	4f434300 	svcmi	0x00434300
    5ff0:	0032524e 	eorseq	r5, r2, lr, asr #4
    5ff4:	4e4f4343 	cdpmi	3, 4, cr4, cr15, cr3, {2}
    5ff8:	43003352 	movwmi	r3, #850	; 0x352
    5ffc:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    6000:	43430034 	movtmi	r0, #12340	; 0x3034
    6004:	35524e4f 	ldrbcc	r4, [r2, #-3663]	; 0xfffff1b1
    6008:	4f434300 	svcmi	0x00434300
    600c:	0036524e 	eorseq	r5, r6, lr, asr #4
    6010:	4e4f4343 	cdpmi	3, 4, cr4, cr15, cr3, {2}
    6014:	46003852 			; <UNDEFINED> instruction: 0x46003852
    6018:	464f534e 	strbmi	r5, [pc], -lr, asr #6
    601c:	54535200 	ldrbpl	r5, [r3], #-512	; 0xfffffe00
    6020:	52490041 	subpl	r0, r9, #65	; 0x41
    6024:	38323051 	ldmdacc	r2!, {r0, r4, r6, ip, sp}
    6028:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    602c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    6030:	54535200 	ldrbpl	r5, [r3], #-512	; 0xfffffe00
    6034:	53520043 	cmppl	r2, #67	; 0x43
    6038:	46004454 			; <UNDEFINED> instruction: 0x46004454
    603c:	4347414c 	movtmi	r4, #29004	; 0x714c
    6040:	665f524c 	ldrbvs	r5, [pc], -ip, asr #4
    6044:	51524900 	cmppl	r2, r0, lsl #18
    6048:	5f313330 	svcpl	0x00313330
    604c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    6050:	0072656c 	rsbseq	r6, r2, ip, ror #10
    6054:	54504254 	ldrbpl	r4, [r0], #-596	; 0xfffffdac
    6058:	53420052 	movtpl	r0, #8274	; 0x2052
    605c:	42505345 	subsmi	r5, r0, #335544321	; 0x14000001
    6060:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    6064:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    6068:	475f3234 	smmlarmi	pc, r4, r2, r3	; <UNPREDICTABLE>
    606c:	00464455 	subeq	r4, r6, r5, asr r4
    6070:	5f464d4d 	svcpl	0x00464d4d
    6074:	434d4552 	movtmi	r4, #54610	; 0xd552
    6078:	4d003052 	stcmi	0, cr3, [r0, #-328]	; 0xfffffeb8
    607c:	525f464d 	subspl	r4, pc, #80740352	; 0x4d00000
    6080:	52434d45 	subpl	r4, r3, #4416	; 0x1140
    6084:	52500031 	subspl	r0, r0, #49	; 0x31
    6088:	43005453 	movwmi	r5, #1107	; 0x453
    608c:	495f6e61 	ldmdbmi	pc, {r0, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    6090:	61487172 	hvcvs	34578	; 0x8712
    6094:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    6098:	52490072 	subpl	r0, r9, #114	; 0x72
    609c:	35303151 	ldrcc	r3, [r0, #-337]!	; 0xfffffeaf
    60a0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    60a4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    60a8:	50434800 	subpl	r4, r3, r0, lsl #16
    60ac:	665f5241 	ldrbvs	r5, [pc], -r1, asr #4
    60b0:	46494500 	strbmi	r4, [r9], -r0, lsl #10
    60b4:	00303152 	eorseq	r3, r0, r2, asr r1
    60b8:	52464945 	subpl	r4, r6, #1130496	; 0x114000
    60bc:	45003131 	strmi	r3, [r0, #-305]	; 0xfffffecf
    60c0:	31524649 	cmpcc	r2, r9, asr #12
    60c4:	49450032 	stmdbmi	r5, {r1, r4, r5}^
    60c8:	33315246 	teqcc	r1, #1610612740	; 0x60000004
    60cc:	46494500 	strbmi	r4, [r9], -r0, lsl #10
    60d0:	00343152 	eorseq	r3, r4, r2, asr r1
    60d4:	52464945 	subpl	r4, r6, #1130496	; 0x114000
    60d8:	54003531 	strpl	r3, [r0], #-1329	; 0xfffffacf
    60dc:	4552505f 	ldrbmi	r5, [r2, #-95]	; 0xffffffa1
    60e0:	52004353 	andpl	r4, r0, #1275068417	; 0x4c000001
    60e4:	00524541 	subseq	r4, r2, r1, asr #10
    60e8:	4e4f4348 	cdpmi	3, 4, cr4, cr15, cr8, {2}
    60ec:	00665f52 	rsbeq	r5, r6, r2, asr pc
    60f0:	30746e49 	rsbscc	r6, r4, r9, asr #28
    60f4:	495f3439 	ldmdbmi	pc, {r0, r3, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
    60f8:	006e5152 	rsbeq	r5, lr, r2, asr r1
    60fc:	46554252 			; <UNDEFINED> instruction: 0x46554252
    6100:	42520030 	subsmi	r0, r2, #48	; 0x30
    6104:	00314655 	eorseq	r4, r1, r5, asr r6
    6108:	46554252 			; <UNDEFINED> instruction: 0x46554252
    610c:	42520032 	subsmi	r0, r2, #50	; 0x32
    6110:	00334655 	eorseq	r4, r3, r5, asr r6
    6114:	5f544e49 	svcpl	0x00544e49
    6118:	41524d54 	cmpmi	r2, r4, asr sp
    611c:	564f5f35 			; <UNDEFINED> instruction: 0x564f5f35
    6120:	69540046 	ldmdbvs	r4, {r1, r2, r6}^
    6124:	3672656d 	ldrbtcc	r6, [r2], -sp, ror #10
    6128:	44554731 	ldrbmi	r4, [r5], #-1841	; 0xfffff8cf
    612c:	7172495f 	cmnvc	r2, pc, asr r9
    6130:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    6134:	0072656c 	rsbseq	r6, r2, ip, ror #10
    6138:	30515249 	subscc	r5, r1, r9, asr #4
    613c:	485f3630 	ldmdami	pc, {r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    6140:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    6144:	4f007265 	svcmi	0x00007265
    6148:	55524343 	ldrbpl	r4, [r2, #-835]	; 0xfffffcbd
    614c:	434f0048 	movtmi	r0, #61512	; 0xf048
    6150:	4c555243 	lfmmi	f5, 2, [r5], {67}	; 0x43
    6154:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    6158:	414d445f 	cmpmi	sp, pc, asr r4
    615c:	43545f31 	cmpmi	r4, #49, 30	; 0xc4
    6160:	6e490030 	mcrvs	0, 2, r0, cr9, cr0, {1}
    6164:	31383074 	teqcc	r8, r4, ror r0
    6168:	5152495f 	cmppl	r2, pc, asr r9
    616c:	4e49006e 	cdpmi	0, 4, cr0, cr9, cr14, {3}
    6170:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    6174:	545f3141 	ldrbpl	r3, [pc], #-321	; 617c <__ram_ret_data_start+0x28ec>
    6178:	49003243 	stmdbmi	r0, {r0, r1, r6, r9, ip, sp}
    617c:	445f544e 	ldrbmi	r5, [pc], #-1102	; 6184 <__ram_ret_data_start+0x28f4>
    6180:	5f31414d 	svcpl	0x0031414d
    6184:	00334354 	eorseq	r4, r3, r4, asr r3
    6188:	5f637473 	svcpl	0x00637473
    618c:	74647773 	strbtvc	r7, [r4], #-1907	; 0xfffff88d
    6190:	5f72735f 	svcpl	0x0072735f
    6194:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    6198:	00745f64 	rsbseq	r5, r4, r4, ror #30
    619c:	5f544e49 	svcpl	0x00544e49
    61a0:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    61a4:	4354425f 	cmpmi	r4, #-268435451	; 0xf0000005
    61a8:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
    61ac:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    61b0:	425f3241 	subsmi	r3, pc, #268435460	; 0x10000004
    61b4:	00314354 	eorseq	r4, r1, r4, asr r3
    61b8:	5f544e49 	svcpl	0x00544e49
    61bc:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    61c0:	4354425f 	cmpmi	r4, #-268435451	; 0xf0000005
    61c4:	4e490032 	mcrmi	0, 2, r0, cr9, cr2, {1}
    61c8:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    61cc:	425f3241 	subsmi	r3, pc, #268435460	; 0x10000004
    61d0:	00334354 	eorseq	r4, r3, r4, asr r3
    61d4:	50454f44 	subpl	r4, r5, r4, asr #30
    61d8:	344c5443 	strbcc	r5, [ip], #-1091	; 0xfffffbbd
    61dc:	4f435000 	svcmi	0x00435000
    61e0:	5f32524e 	svcpl	0x0032524e
    61e4:	52490066 	subpl	r0, r9, #102	; 0x66
    61e8:	33333051 	teqcc	r3, #81	; 0x51
    61ec:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    61f0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    61f4:	63747300 	cmnvs	r4, #0, 6
    61f8:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    61fc:	7273695f 	rsbsvc	r6, r3, #1556480	; 0x17c000
    6200:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    6204:	745f646c 	ldrbvc	r6, [pc], #-1132	; 620c <__ram_ret_data_start+0x297c>
    6208:	4f434300 	svcmi	0x00434300
    620c:	5f35524e 	svcpl	0x0035524e
    6210:	4e440066 	cdpmi	0, 4, cr0, cr4, cr6, {3}
    6214:	43514553 	cmpmi	r1, #348127232	; 0x14c00000
    6218:	30424c54 	subcc	r4, r2, r4, asr ip
    621c:	5400665f 	strpl	r6, [r0], #-1631	; 0xfffff9a1
    6220:	534e4152 	movtpl	r4, #57682	; 0xe152
    6224:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xfffff0b3
    6228:	63747300 	cmnvs	r4, #0, 6
    622c:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    6230:	6167705f 	qdsubvs	r7, pc, r7	; <UNPREDICTABLE>
    6234:	72736e69 	rsbsvc	r6, r3, #1680	; 0x690
    6238:	69665f31 	stmdbvs	r6!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    623c:	5f646c65 	svcpl	0x00646c65
    6240:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
    6244:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    6248:	725f3472 	subsvc	r3, pc, #1912602624	; 0x72000000
    624c:	5f727363 	svcpl	0x00727363
    6250:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    6254:	00745f64 	rsbseq	r5, r4, r4, ror #30
    6258:	5f637473 	svcpl	0x00637473
    625c:	66627375 			; <UNDEFINED> instruction: 0x66627375
    6260:	69675f73 	stmdbvs	r7!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    6264:	7473746e 	ldrbtvc	r7, [r3], #-1134	; 0xfffffb92
    6268:	69665f73 	stmdbvs	r6!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    626c:	5f646c65 	svcpl	0x00646c65
    6270:	434f0074 	movtmi	r0, #61556	; 0xf074
    6274:	48565243 	ldmdami	r6, {r0, r1, r6, r9, ip, lr}^
    6278:	43434f00 	movtmi	r4, #16128	; 0x3f00
    627c:	004c5652 	subeq	r5, ip, r2, asr r6
    6280:	5f637473 	svcpl	0x00637473
    6284:	5f633269 	svcpl	0x00633269
    6288:	665f7273 			; <UNDEFINED> instruction: 0x665f7273
    628c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    6290:	4500745f 	strmi	r7, [r0, #-1119]	; 0xfffffba1
    6294:	53494450 	movtpl	r4, #37968	; 0x9450
    6298:	4e490044 	cdpmi	0, 4, cr0, cr9, cr4, {2}
    629c:	53515f54 	cmppl	r1, #84, 30	; 0x150
    62a0:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    62a4:	0052544e 	subseq	r5, r2, lr, asr #8
    62a8:	4d554e45 	ldclmi	14, cr4, [r5, #-276]	; 0xfffffeec
    62ac:	00445053 	subeq	r5, r4, r3, asr r0
    62b0:	30515249 	subscc	r5, r1, r9, asr #4
    62b4:	485f3330 	ldmdami	pc, {r4, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    62b8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    62bc:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    62c0:	544e4941 	strbpl	r4, [lr], #-2369	; 0xfffff6bf
    62c4:	5f4b534d 	svcpl	0x004b534d
    62c8:	53530066 	cmppl	r3, #102	; 0x66
    62cc:	00565033 	subseq	r5, r6, r3, lsr r0
    62d0:	63682f2e 	cmnvs	r8, #46, 30	; 0xb8
    62d4:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    62d8:	645f7836 	ldrbvs	r7, [pc], #-2102	; 62e0 <__ram_ret_data_start+0x2a50>
    62dc:	642f6c64 	strtvs	r6, [pc], #-3172	; 62e4 <__ram_ret_data_start+0x2a54>
    62e0:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    62e4:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
    62e8:	63682f63 	cmnvs	r8, #396	; 0x18c
    62ec:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    62f0:	695f7836 	ldmdbvs	pc, {r1, r2, r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    62f4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    62f8:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
    62fc:	00632e73 	rsbeq	r2, r3, r3, ror lr
    6300:	49525245 	ldmdbmi	r2, {r0, r2, r6, r9, ip, lr}^
    6304:	5453544e 	ldrbpl	r5, [r3], #-1102	; 0xfffffbb2
    6308:	665f4e45 	ldrbvs	r4, [pc], -r5, asr #28
    630c:	414c4600 	cmpmi	ip, r0, lsl #12
    6310:	00665f47 	rsbeq	r5, r6, r7, asr #30
    6314:	43414750 	movtmi	r4, #5968	; 0x1750
    6318:	4e490052 	mcrmi	0, 2, r0, cr9, cr2, {2}
    631c:	424e4554 	submi	r4, lr, #84, 10	; 0x15000000
    6320:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    6324:	00464e45 	subeq	r4, r6, r5, asr #28
    6328:	5f637473 	svcpl	0x00637473
    632c:	6f696473 	svcvs	0x00696473
    6330:	74615f63 	strbtvc	r5, [r1], #-3939	; 0xfffff09d
    6334:	72726563 	rsbsvc	r6, r2, #415236096	; 0x18c00000
    6338:	665f7473 			; <UNDEFINED> instruction: 0x665f7473
    633c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    6340:	4f00745f 	svcmi	0x0000745f
    6344:	57524343 	ldrbpl	r4, [r2, -r3, asr #6]
    6348:	434f0048 	movtmi	r0, #61512	; 0xf048
    634c:	4c575243 	lfmmi	f5, 2, [r7], {67}	; 0x43
    6350:	42585400 	subsmi	r5, r8, #0, 8
    6354:	58540041 	ldmdapl	r4, {r0, r6}^
    6358:	73004542 	movwvc	r4, #1346	; 0x542
    635c:	755f6374 	ldrbvc	r6, [pc, #-884]	; 5ff0 <__ram_ret_data_start+0x2760>
    6360:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    6364:	6569645f 	strbvs	r6, [r9, #-1119]!	; 0xfffffba1
    6368:	6c746370 	ldclvs	3, cr6, [r4], #-448	; 0xfffffe40
    636c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    6370:	745f646c 	ldrbvc	r6, [pc], #-1132	; 6378 <__ram_ret_data_start+0x2ae8>
    6374:	63747300 	cmnvs	r4, #0, 6
    6378:	7172695f 	cmnvc	r2, pc, asr r9
    637c:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    6380:	6f635f69 	svcvs	0x00635f69
    6384:	4700666e 	strmi	r6, [r0, -lr, ror #12]
    6388:	41434e45 	cmpmi	r3, r5, asr #28
    638c:	00464c4c 	subeq	r4, r6, ip, asr #24
    6390:	46585444 	ldrbmi	r5, [r8], -r4, asr #8
    6394:	30535453 	subscc	r5, r3, r3, asr r4
    6398:	58544400 	ldmdapl	r4, {sl, lr}^
    639c:	53545346 	cmppl	r4, #402653185	; 0x18000001
    63a0:	54440031 	strbpl	r0, [r4], #-49	; 0xffffffcf
    63a4:	54534658 	ldrbpl	r4, [r3], #-1624	; 0xfffff9a8
    63a8:	44003253 	strmi	r3, [r0], #-595	; 0xfffffdad
    63ac:	53465854 	movtpl	r5, #26708	; 0x6854
    63b0:	00335354 	eorseq	r5, r3, r4, asr r3
    63b4:	46585444 	ldrbmi	r5, [r8], -r4, asr #8
    63b8:	34535453 	ldrbcc	r5, [r3], #-1107	; 0xfffffbad
    63bc:	58544400 	ldmdapl	r4, {sl, lr}^
    63c0:	53545346 	cmppl	r4, #402653185	; 0x18000001
    63c4:	41440035 	cmpmi	r4, r5, lsr r0
    63c8:	49004c54 	stmdbmi	r0, {r2, r4, r6, sl, fp, lr}
    63cc:	3231746e 	eorscc	r7, r1, #1845493760	; 0x6e000000
    63d0:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
    63d4:	48006e51 	stmdami	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    63d8:	33505543 	cmpcc	r0, #281018368	; 0x10c00000
    63dc:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    63e0:	4c544350 	mrrcmi	3, 5, r4, r4, cr0	; <UNPREDICTABLE>
    63e4:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    63e8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    63ec:	47313672 			; <UNDEFINED> instruction: 0x47313672
    63f0:	495f564f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    63f4:	61487172 	hvcvs	34578	; 0x8712
    63f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    63fc:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    6400:	73755f63 	cmnvc	r5, #396	; 0x18c
    6404:	5f736662 	svcpl	0x00736662
    6408:	70656964 	rsbvc	r6, r5, r4, ror #18
    640c:	30746e69 	rsbscc	r6, r4, r9, ror #28
    6410:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    6414:	745f646c 	ldrbvc	r6, [pc], #-1132	; 641c <__ram_ret_data_start+0x2b8c>
    6418:	58544400 	ldmdapl	r4, {sl, lr}^
    641c:	53545346 	cmppl	r4, #402653185	; 0x18000001
    6420:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    6424:	5245434f 	subpl	r4, r5, #1006632961	; 0x3c000001
    6428:	00665f57 	rsbeq	r5, r6, r7, asr pc
    642c:	49524f4e 	ldmdbmi	r2, {r1, r2, r3, r6, r8, r9, sl, fp, lr}^
    6430:	5453544e 	ldrbpl	r5, [r3], #-1102	; 0xfffffbb2
    6434:	52004e45 	andpl	r4, r0, #1104	; 0x450
    6438:	32425450 	subcc	r5, r2, #80, 8	; 0x50000000
    643c:	4d00665f 	stcmi	6, cr6, [r0, #-380]	; 0xfffffe84
    6440:	50524e4f 	subspl	r4, r2, pc, asr #28
    6444:	665f3154 			; <UNDEFINED> instruction: 0x665f3154
    6448:	41545800 	cmpmi	r4, r0, lsl #16
    644c:	5332334c 	teqpl	r2, #76, 6	; 0x30000001
    6450:	4e455054 	mcrmi	0, 2, r5, cr5, cr4, {2}
    6454:	43480052 	movtmi	r0, #32850	; 0x8052
    6458:	52414843 	subpl	r4, r1, #4390912	; 0x430000
    645c:	665f3031 			; <UNDEFINED> instruction: 0x665f3031
    6460:	554b5700 	strbpl	r5, [fp, #-1792]	; 0xfffff900
    6464:	49004d49 	stmdbmi	r0, {r0, r3, r6, r8, sl, fp, lr}
    6468:	555f544e 	ldrbpl	r5, [pc, #-1102]	; 6022 <__ram_ret_data_start+0x2792>
    646c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    6470:	54525f31 	ldrbpl	r5, [r2], #-3889	; 0xfffff0cf
    6474:	5557004f 	ldrbpl	r0, [r7, #-79]	; 0xffffffb1
    6478:	004e4550 	subeq	r4, lr, r0, asr r5
    647c:	304c4553 	subcc	r4, ip, r3, asr r5
    6480:	7300665f 	movwvc	r6, #1631	; 0x65f
    6484:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
    6488:	636f6964 	cmnvs	pc, #100, 18	; 0x190000
    648c:	7466735f 	strbtvc	r7, [r6], #-863	; 0xfffffca1
    6490:	5f747372 	svcpl	0x00747372
    6494:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    6498:	00745f64 	rsbseq	r5, r4, r4, ror #30
    649c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    64a0:	485f5653 	ldmdami	pc, {r0, r1, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    64a4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    64a8:	73007265 	movwvc	r7, #613	; 0x265
    64ac:	745f6374 	ldrbvc	r6, [pc], #-884	; 64b4 <__ram_ret_data_start+0x2c24>
    64b0:	5f61726d 	svcpl	0x0061726d
    64b4:	74736362 	ldrbtvc	r6, [r3], #-866	; 0xfffffc9e
    64b8:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    64bc:	5f646c65 	svcpl	0x00646c65
    64c0:	4f440074 	svcmi	0x00440074
    64c4:	4e495045 	cdpmi	0, 4, cr5, cr9, cr5, {2}
    64c8:	665f3354 			; <UNDEFINED> instruction: 0x665f3354
    64cc:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    64d0:	33367265 	teqcc	r6, #1342177286	; 0x50000006
    64d4:	5f564f47 	svcpl	0x00564f47
    64d8:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    64dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    64e0:	43007265 	movwmi	r7, #613	; 0x265
    64e4:	4d554e48 	ldclmi	14, cr4, [r5, #-288]	; 0xfffffee0
    64e8:	4e50455f 	mrcmi	5, 2, r4, cr0, cr15, {2}
    64ec:	53004d55 	movwpl	r4, #3413	; 0xd55
    64f0:	52414d43 	subpl	r4, r1, #4288	; 0x10c0
    64f4:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    64f8:	545f544e 	ldrbpl	r5, [pc], #-1102	; 6500 <__ram_ret_data_start+0x2c70>
    64fc:	3134524d 	teqcc	r4, sp, asr #4
    6500:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    6504:	42004855 	andmi	r4, r0, #5570560	; 0x550000
    6508:	61467375 	hvcvs	26421	; 0x6735
    650c:	5f746c75 	svcpl	0x00746c75
    6510:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    6514:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    6518:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    651c:	545f544e 	ldrbpl	r5, [pc], #-1102	; 6524 <__ram_ret_data_start+0x2c94>
    6520:	3134524d 	teqcc	r4, sp, asr #4
    6524:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    6528:	57004c55 	smlsdpl	r0, r5, ip, r4
    652c:	00454954 	subeq	r4, r5, r4, asr r9
    6530:	46495457 			; <UNDEFINED> instruction: 0x46495457
    6534:	42484d00 	submi	r4, r8, #0, 26
    6538:	4e454655 	mcrmi	6, 2, r4, cr5, cr5, {2}
    653c:	6e490055 	mcrvs	0, 2, r0, cr9, cr5, {2}
    6540:	34313174 	ldrtcc	r3, [r1], #-372	; 0xfffffe8c
    6544:	5152495f 	cmppl	r2, pc, asr r9
    6548:	484d006e 	stmdami	sp, {r1, r2, r3, r5, r6}^
    654c:	45465542 	strbmi	r5, [r6, #-1346]	; 0xfffffabe
    6550:	4e00574e 	cdpmi	7, 0, cr5, cr0, cr14, {2}
    6554:	4e49524f 	cdpmi	2, 4, cr5, cr9, cr15, {2}
    6558:	45475354 	strbmi	r5, [r7, #-852]	; 0xfffffcac
    655c:	00665f4e 	rsbeq	r5, r6, lr, asr #30
    6560:	30515249 	subscc	r5, r1, r9, asr #4
    6564:	485f3738 	ldmdami	pc, {r3, r4, r5, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    6568:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    656c:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
    6570:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
    6574:	6e696e55 	mcrvs	14, 3, r6, cr9, cr5, {2}
    6578:	61697469 	cmnvs	r9, r9, ror #8
    657c:	657a696c 	ldrbvs	r6, [sl, #-2412]!	; 0xfffff694
    6580:	4c530064 	mrrcmi	0, 6, r0, r3, cr4
    6584:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    6588:	49004630 	stmdbmi	r0, {r4, r5, r9, sl, lr}
    658c:	3031746e 	eorscc	r7, r1, lr, ror #8
    6590:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    6594:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
    6598:	52524554 	subspl	r4, r2, #84, 10	; 0x15000000
    659c:	51524900 	cmppl	r2, r0, lsl #18
    65a0:	5f303930 	svcpl	0x00303930
    65a4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    65a8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    65ac:	5f544e49 	svcpl	0x00544e49
    65b0:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    65b4:	43475f31 	movtmi	r5, #32561	; 0x7f31
    65b8:	0048564d 	subeq	r5, r8, sp, asr #12
    65bc:	5f544e49 	svcpl	0x00544e49
    65c0:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    65c4:	43475f31 	movtmi	r5, #32561	; 0x7f31
    65c8:	004c564d 	subeq	r5, ip, sp, asr #12
    65cc:	54525048 	ldrbpl	r5, [r2], #-72	; 0xffffffb8
    65d0:	00544e49 	subseq	r4, r4, r9, asr #28
    65d4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    65d8:	665f4e4f 	ldrbvs	r4, [pc], -pc, asr #28
    65dc:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    65e0:	54444e45 	strbpl	r4, [r4], #-3653	; 0xfffff1bb
    65e4:	52490045 	subpl	r0, r9, #69	; 0x45
    65e8:	37323051 			; <UNDEFINED> instruction: 0x37323051
    65ec:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    65f0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    65f4:	44575300 	ldrbmi	r5, [r7], #-768	; 0xfffffd00
    65f8:	524e4554 	subpl	r4, lr, #84, 10	; 0x15000000
    65fc:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    6600:	5f323231 	svcpl	0x00323231
    6604:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    6608:	544f5f54 	strbpl	r5, [pc], #-3924	; 6610 <__ram_ret_data_start+0x2d80>
    660c:	52450053 	subpl	r0, r5, #83	; 0x53
    6610:	544e4952 	strbpl	r4, [lr], #-2386	; 0xfffff6ae
    6614:	4e454753 	mcrmi	7, 2, r4, cr5, cr3, {2}
    6618:	5300665f 	movwpl	r6, #1631	; 0x65f
    661c:	4444414c 	strbmi	r4, [r4], #-332	; 0xfffffeb4
    6620:	00463152 	subeq	r3, r6, r2, asr r1
    6624:	5f637473 	svcpl	0x00637473
    6628:	5f626d65 	svcpl	0x00626d65
    662c:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    6630:	5f726c63 	svcpl	0x00726c63
    6634:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    6638:	00745f64 	rsbseq	r5, r4, r4, ror #30
    663c:	4f6d6645 	svcmi	0x006d6645
    6640:	646e4570 	strbtvs	r4, [lr], #-1392	; 0xfffffa90
    6644:	7172495f 	cmnvc	r2, pc, asr r9
    6648:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    664c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    6650:	4e494348 	cdpmi	3, 4, cr4, cr9, cr8, {2}
    6654:	4b534d54 	blmi	14d9bac <__ram_ret_data_start+0x14d631c>
    6658:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    665c:	5f544e49 	svcpl	0x00544e49
    6660:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    6664:	43475f31 	movtmi	r5, #32561	; 0x7f31
    6668:	0048574d 	subeq	r5, r8, sp, asr #14
    666c:	30515249 	subscc	r5, r1, r9, asr #4
    6670:	485f3037 	ldmdami	pc, {r0, r1, r2, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    6674:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    6678:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    667c:	545f544e 	ldrbpl	r5, [pc], #-1102	; 6684 <__ram_ret_data_start+0x2df4>
    6680:	3134524d 	teqcc	r4, sp, asr #4
    6684:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    6688:	44004c57 	strmi	r4, [r0], #-3159	; 0xfffff3a9
    668c:	4341414d 	movtmi	r4, #4429	; 0x114d
    6690:	41440054 	qdaddmi	r0, r4, r4
    6694:	5f544e49 	svcpl	0x00544e49
    6698:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    669c:	37313074 			; <UNDEFINED> instruction: 0x37313074
    66a0:	5152495f 	cmppl	r2, pc, asr r9
    66a4:	434f006e 	movtmi	r0, #61550	; 0xf06e
    66a8:	5f575253 	svcpl	0x00575253
    66ac:	52490066 	subpl	r0, r9, #102	; 0x66
    66b0:	36333151 			; <UNDEFINED> instruction: 0x36333151
    66b4:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    66b8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    66bc:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    66c0:	5f313031 	svcpl	0x00313031
    66c4:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    66c8:	34303074 	ldrtcc	r3, [r0], #-116	; 0xffffff8c
    66cc:	5152495f 	cmppl	r2, pc, asr r9
    66d0:	4944006e 	stmdbmi	r4, {r1, r2, r3, r5, r6}^
    66d4:	53545045 	cmppl	r4, #69	; 0x45
    66d8:	00305a49 	eorseq	r5, r0, r9, asr #20
    66dc:	45534843 	ldrbmi	r4, [r3, #-2115]	; 0xfffff7bd
    66e0:	3141524c 	cmpcc	r1, ip, asr #4
    66e4:	4400665f 	strmi	r6, [r0], #-1631	; 0xfffff9a1
    66e8:	54504549 	ldrbpl	r4, [r0], #-1353	; 0xfffffab7
    66ec:	325a4953 	subscc	r4, sl, #1359872	; 0x14c000
    66f0:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    66f4:	49535450 	ldmdbmi	r3, {r4, r6, sl, ip, lr}^
    66f8:	4400335a 	strmi	r3, [r0], #-858	; 0xfffffca6
    66fc:	54504549 	ldrbpl	r4, [r0], #-1353	; 0xfffffab7
    6700:	345a4953 	ldrbcc	r4, [sl], #-2387	; 0xfffff6ad
    6704:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    6708:	49535450 	ldmdbmi	r3, {r4, r6, sl, ip, lr}^
    670c:	7300355a 	movwvc	r3, #1370	; 0x55a
    6710:	645f6374 	ldrbvs	r6, [pc], #-884	; 6718 <__ram_ret_data_start+0x2e88>
    6714:	665f7563 	ldrbvs	r7, [pc], -r3, ror #10
    6718:	6367616c 	cmnvs	r7, #108, 2
    671c:	665f726c 	ldrbvs	r7, [pc], -ip, ror #4
    6720:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    6724:	7300745f 	movwvc	r7, #1119	; 0x45f
    6728:	745f6374 	ldrbvc	r6, [pc], #-884	; 6730 <__ram_ret_data_start+0x2ea0>
    672c:	5f34726d 	svcpl	0x0034726d
    6730:	72736373 	rsbsvc	r6, r3, #-872415231	; 0xcc000001
    6734:	665f6c75 			; <UNDEFINED> instruction: 0x665f6c75
    6738:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    673c:	5400745f 	strpl	r7, [r0], #-1119	; 0xfffffba1
    6740:	53444d58 	movtpl	r4, #19800	; 0x4d58
    6744:	63747300 	cmnvs	r4, #0, 6
    6748:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    674c:	6f705f34 	svcvs	0x00705f34
    6750:	5f777263 	svcpl	0x00777263
    6754:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    6758:	00745f64 	rsbseq	r5, r4, r4, ror #30
    675c:	32304843 	eorscc	r4, r0, #4390912	; 0x430000
    6760:	0058554d 	subseq	r5, r8, sp, asr #10
    6764:	5f637473 	svcpl	0x00637473
    6768:	6f696473 	svcvs	0x00696473
    676c:	6f6e5f63 	svcvs	0x006e5f63
    6770:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
    6774:	6e656773 	mcrvs	7, 3, r6, cr5, cr3, {3}
    6778:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    677c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 6784 <__ram_ret_data_start+0x2ef4>
    6780:	54534800 	ldrbpl	r4, [r3], #-2048	; 0xfffff800
    6784:	56003650 			; <UNDEFINED> instruction: 0x56003650
    6788:	4c455353 	mcrrmi	3, 5, r5, r5, cr3
    678c:	5f323431 	svcpl	0x00323431
    6790:	58540066 	ldmdapl	r4, {r1, r2, r5, r6}^
    6794:	49004549 	stmdbmi	r0, {r0, r3, r6, r8, sl, lr}
    6798:	444f4f53 	strbmi	r4, [pc], #-3923	; 67a0 <__ram_ret_data_start+0x2f10>
    679c:	004d5052 	subeq	r5, sp, r2, asr r0
    67a0:	50454e49 	subpl	r4, r5, r9, asr #28
    67a4:	004d4d4e 	subeq	r4, sp, lr, asr #26
    67a8:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    67ac:	4f540046 	svcmi	0x00540046
    67b0:	004c4143 	subeq	r4, ip, r3, asr #2
    67b4:	52455056 	subpl	r5, r5, #86	; 0x56
    67b8:	00665f52 	rsbeq	r5, r6, r2, asr pc
    67bc:	30515249 	subscc	r5, r1, r9, asr #4
    67c0:	485f3236 	ldmdami	pc, {r1, r2, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
    67c4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    67c8:	53007265 	movwpl	r7, #613	; 0x265
    67cc:	53504f54 	cmppl	r0, #84, 30	; 0x150
    67d0:	61735500 	cmnvs	r3, r0, lsl #10
    67d4:	54347472 	ldrtpl	r7, [r4], #-1138	; 0xfffffb8e
    67d8:	706d4578 	rsbvc	r4, sp, r8, ror r5
    67dc:	495f7974 	ldmdbmi	pc, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    67e0:	61487172 	hvcvs	34578	; 0x8712
    67e4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    67e8:	49440072 	stmdbmi	r4, {r1, r4, r5, r6}^
    67ec:	4d455045 	stclmi	0, cr5, [r5, #-276]	; 0xfffffeec
    67f0:	4b534d50 	blmi	14d9d38 <__ram_ret_data_start+0x14d64a8>
    67f4:	4400665f 	strmi	r6, [r0], #-1631	; 0xfffff9a1
    67f8:	4350454f 	cmpmi	r0, #331350016	; 0x13c00000
    67fc:	00304c54 	eorseq	r4, r0, r4, asr ip
    6800:	54494d4e 	strbpl	r4, [r9], #-3406	; 0xfffff2b2
    6804:	44004752 	strmi	r4, [r0], #-1874	; 0xfffff8ae
    6808:	4350454f 	cmpmi	r0, #331350016	; 0x13c00000
    680c:	00314c54 	eorseq	r4, r1, r4, asr ip
    6810:	50454f44 	subpl	r4, r5, r4, asr #30
    6814:	324c5443 	subcc	r5, ip, #1124073472	; 0x43000000
    6818:	454f4400 	strbmi	r4, [pc, #-1024]	; 6420 <__ram_ret_data_start+0x2b90>
    681c:	4c544350 	mrrcmi	3, 5, r4, r4, cr0	; <UNPREDICTABLE>
    6820:	53480033 	movtpl	r0, #32819	; 0x8033
    6824:	00525054 	subseq	r5, r2, r4, asr r0
    6828:	50454f44 	subpl	r4, r5, r4, asr #30
    682c:	354c5443 	strbcc	r5, [ip, #-1091]	; 0xfffffbbd
    6830:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0xfffffb00
    6834:	31746e69 	cmncc	r4, r9, ror #28
    6838:	72495f35 	subvc	r5, r9, #53, 30	; 0xd4
    683c:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    6840:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    6844:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    6848:	31367265 	teqcc	r6, r5, ror #4
    684c:	424d4347 	submi	r4, sp, #469762049	; 0x1c000001
    6850:	7172495f 	cmnvc	r2, pc, asr r9
    6854:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    6858:	0072656c 	rsbseq	r6, r2, ip, ror #10
    685c:	43474350 	movtmi	r4, #29520	; 0x7350
    6860:	5f4c5443 	svcpl	0x004c5443
    6864:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    6868:	32495f54 	subcc	r5, r9, #84, 30	; 0x150
    686c:	525f3343 	subspl	r3, pc, #201326593	; 0xc000001
    6870:	53004958 	movwpl	r4, #2392	; 0x958
    6874:	30384c45 	eorscc	r4, r8, r5, asr #24
    6878:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    687c:	665f5253 			; <UNDEFINED> instruction: 0x665f5253
    6880:	51524900 	cmppl	r2, r0, lsl #18
    6884:	5f343330 	svcpl	0x00343330
    6888:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    688c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    6890:	4b434146 	blmi	10d6db0 <__ram_ret_data_start+0x10d3520>
    6894:	4d004e45 	stcmi	14, cr4, [r0, #-276]	; 0xfffffeec
    6898:	44415f34 	strbmi	r5, [r1], #-3892	; 0xfffff0cc
    689c:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    68a0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    68a4:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    68a8:	41545354 	cmpmi	r4, r4, asr r3
    68ac:	665f3054 			; <UNDEFINED> instruction: 0x665f3054
    68b0:	4d575000 	ldclmi	0, cr5, [r7, #-0]
    68b4:	004c4553 	subeq	r4, ip, r3, asr r5
    68b8:	48434348 	stmdami	r3, {r3, r6, r8, r9, lr}^
    68bc:	5f305241 	svcpl	0x00305241
    68c0:	544f0066 	strbpl	r0, [pc], #-102	; 68c8 <__ram_ret_data_start+0x3038>
    68c4:	49445045 	stmdbmi	r4, {r0, r2, r6, ip, lr}^
    68c8:	52490053 	subpl	r0, r9, #83	; 0x53
    68cc:	38303151 	ldmdacc	r0!, {r0, r4, r6, r8, ip, sp}
    68d0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    68d4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    68d8:	62654400 	rsbvs	r4, r5, #0, 8
    68dc:	6f4d6775 	svcvs	0x004d6775
    68e0:	72495f6e 	subvc	r5, r9, #440	; 0x1b8
    68e4:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    68e8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    68ec:	504c4c00 	subpl	r4, ip, r0, lsl #24
    68f0:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    68f4:	31515249 	cmpcc	r1, r9, asr #4
    68f8:	485f3131 	ldmdami	pc, {r0, r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>
    68fc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    6900:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
    6904:	55454350 	strbpl	r4, [r5, #-848]	; 0xfffffcb0
    6908:	504d0048 	subpl	r0, sp, r8, asr #32
    690c:	4c554543 	cfldr64mi	mvdx4, [r5], {67}	; 0x43
    6910:	534e5300 	movtpl	r5, #58112	; 0xe300
    6914:	00544e43 	subseq	r4, r4, r3, asr #28
    6918:	545f344d 	ldrbpl	r3, [pc], #-1101	; 6920 <__ram_ret_data_start+0x3090>
    691c:	5f36524d 	svcpl	0x0036524d
    6920:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    6924:	00666544 	rsbeq	r6, r6, r4, asr #10
    6928:	30746e49 	rsbscc	r6, r4, r9, asr #28
    692c:	495f3937 	ldmdbmi	pc, {r0, r1, r2, r4, r5, r8, fp, ip, sp}^	; <UNPREDICTABLE>
    6930:	006e5152 	rsbeq	r5, lr, r2, asr r1
    6934:	4e494147 	dvfmiem	f4, f1, f7
    6938:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    693c:	564f4e45 	strbpl	r4, [pc], -r5, asr #28
    6940:	74730046 	ldrbtvc	r0, [r3], #-70	; 0xffffffba
    6944:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    6948:	735f3672 	cmpvc	pc, #119537664	; 0x7200000
    694c:	72636d63 	rsbvc	r6, r3, #6336	; 0x18c0
    6950:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    6954:	745f646c 	ldrbvc	r6, [pc], #-1132	; 695c <__ram_ret_data_start+0x30cc>
    6958:	54535300 	ldrbpl	r5, [r3], #-768	; 0xfffffd00
    695c:	73003052 	movwvc	r3, #82	; 0x52
    6960:	745f6374 	ldrbvc	r6, [pc], #-884	; 6968 <__ram_ret_data_start+0x30d8>
    6964:	5f36726d 	svcpl	0x0036726d
    6968:	656d6367 	strbvs	r6, [sp, #-871]!	; 0xfffffc99
    696c:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    6970:	5f646c65 	svcpl	0x00646c65
    6974:	53530074 	cmppl	r3, #116	; 0x74
    6978:	00325254 	eorseq	r5, r2, r4, asr r2
    697c:	4543504d 	strbmi	r5, [r3, #-77]	; 0xffffffb3
    6980:	53004856 	movwpl	r4, #2134	; 0x856
    6984:	34525453 	ldrbcc	r5, [r2], #-1107	; 0xfffffbad
    6988:	43504d00 	cmpmi	r0, #0, 26
    698c:	004c5645 	subeq	r5, ip, r5, asr #12
    6990:	30746e49 	rsbscc	r6, r4, r9, asr #28
    6994:	495f3636 	ldmdbmi	pc, {r1, r2, r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    6998:	006e5152 	rsbeq	r5, lr, r2, asr r1
    699c:	5f464552 	svcpl	0x00464552
    69a0:	5f47534d 	svcpl	0x0047534d
    69a4:	43480066 	movtmi	r0, #32870	; 0x8066
    69a8:	35544e49 	ldrbcc	r4, [r4, #-3657]	; 0xfffff1b7
    69ac:	5300665f 	movwpl	r6, #1631	; 0x65f
    69b0:	35374c45 	ldrcc	r4, [r7, #-3141]!	; 0xfffff3bb
    69b4:	4200665f 	andmi	r6, r0, #99614720	; 0x5f00000
    69b8:	54534232 	ldrbpl	r4, [r3], #-562	; 0xfffffdce
    69bc:	41005055 	qaddmi	r5, r5, r0
    69c0:	52534457 	subspl	r4, r3, #1459617792	; 0x57000000
    69c4:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    69c8:	30746e49 	rsbscc	r6, r4, r9, asr #28
    69cc:	495f3335 	ldmdbmi	pc, {r0, r2, r4, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    69d0:	006e5152 	rsbeq	r5, lr, r2, asr r1
    69d4:	5f544e49 	svcpl	0x00544e49
    69d8:	34533249 	ldrbcc	r3, [r3], #-585	; 0xfffffdb7
    69dc:	4958545f 	ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    69e0:	554f5152 	strbpl	r5, [pc, #-338]	; 6896 <__ram_ret_data_start+0x3006>
    69e4:	43500054 	cmpmi	r0, #84	; 0x54
    69e8:	5f524e4f 	svcpl	0x00524e4f
    69ec:	48430066 	stmdami	r3, {r1, r2, r5, r6}^
    69f0:	5258554d 	subspl	r5, r8, #322961408	; 0x13400000
    69f4:	48430030 	stmdami	r3, {r4, r5}^
    69f8:	5258554d 	subspl	r5, r8, #322961408	; 0x13400000
    69fc:	48430031 	stmdami	r3, {r0, r4, r5}^
    6a00:	5258554d 	subspl	r5, r8, #322961408	; 0x13400000
    6a04:	48430032 	stmdami	r3, {r1, r4, r5}^
    6a08:	5258554d 	subspl	r5, r8, #322961408	; 0x13400000
    6a0c:	47500033 	smmlarmi	r0, r3, r0, r0
    6a10:	52534741 	subspl	r4, r3, #17039360	; 0x1040000
    6a14:	46585200 	ldrbmi	r5, [r8], -r0, lsl #4
    6a18:	504d0044 	subpl	r0, sp, r4, asr #32
    6a1c:	48574543 	ldmdami	r7, {r0, r1, r6, r8, sl, lr}^
    6a20:	54535300 	ldrbpl	r5, [r3], #-768	; 0xfffffd00
    6a24:	49003152 	stmdbmi	r0, {r1, r4, r6, r8, ip, sp}
    6a28:	3430746e 	ldrtcc	r7, [r0], #-1134	; 0xfffffb92
    6a2c:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
    6a30:	53006e51 	movwpl	r6, #3665	; 0xe51
    6a34:	33525453 	cmpcc	r2, #1392508928	; 0x53000000
    6a38:	43504d00 	cmpmi	r0, #0, 26
    6a3c:	004c5745 	subeq	r5, ip, r5, asr #14
    6a40:	52545353 	subspl	r5, r4, #1275068417	; 0x4c000001
    6a44:	53530035 	cmppl	r3, #53	; 0x35
    6a48:	00365254 	eorseq	r5, r6, r4, asr r2
    6a4c:	52545353 	subspl	r5, r4, #1275068417	; 0x4c000001
    6a50:	53530037 	cmppl	r3, #55	; 0x37
    6a54:	00385254 	eorseq	r5, r8, r4, asr r2
    6a58:	52545353 	subspl	r5, r4, #1275068417	; 0x4c000001
    6a5c:	53530039 	cmppl	r3, #57	; 0x39
    6a60:	73005748 	movwvc	r5, #1864	; 0x748
    6a64:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
    6a68:	636f6964 	cmnvs	pc, #100, 18	; 0x190000
    6a6c:	6b6c635f 	blvs	1b1f7f0 <__ram_ret_data_start+0x1b1bf60>
    6a70:	5f6e6f63 	svcpl	0x006e6f63
    6a74:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    6a78:	00745f64 	rsbseq	r5, r4, r4, ror #30
    6a7c:	52545353 	subspl	r5, r4, #1275068417	; 0x4c000001
    6a80:	4553004c 	ldrbmi	r0, [r3, #-76]	; 0xffffffb4
    6a84:	5f34354c 	svcpl	0x0034354c
    6a88:	49450066 	stmdbmi	r5, {r1, r2, r5, r6}^
    6a8c:	52435152 	subpl	r5, r3, #-2147483628	; 0x80000014
    6a90:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    6a94:	454f5443 	strbmi	r5, [pc, #-1091]	; 6659 <__ram_ret_data_start+0x2dc9>
    6a98:	41004e45 	tstmi	r0, r5, asr #28
    6a9c:	00454449 	subeq	r4, r5, r9, asr #8
    6aa0:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
    6aa4:	3233314c 	eorscc	r3, r3, #76, 2
    6aa8:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
    6aac:	56005243 	strpl	r5, [r0], -r3, asr #4
    6ab0:	4c455353 	mcrrmi	3, 5, r5, r5, cr3
    6ab4:	00333331 	eorseq	r3, r3, r1, lsr r3
    6ab8:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
    6abc:	3433314c 	ldrtcc	r3, [r3], #-332	; 0xfffffeb4
    6ac0:	53535600 	cmppl	r3, #0, 12
    6ac4:	33314c45 	teqcc	r1, #17664	; 0x4500
    6ac8:	53560035 	cmppl	r6, #53	; 0x35
    6acc:	314c4553 	cmpcc	ip, r3, asr r5
    6ad0:	56003633 			; <UNDEFINED> instruction: 0x56003633
    6ad4:	4c455353 	mcrrmi	3, 5, r5, r5, cr3
    6ad8:	00373331 	eorseq	r3, r7, r1, lsr r3
    6adc:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
    6ae0:	3833314c 	ldmdacc	r3!, {r2, r3, r6, r8, ip, sp}
    6ae4:	526e6500 	rsbpl	r6, lr, #0, 10
    6ae8:	53007465 	movwpl	r7, #1125	; 0x465
    6aec:	49504f54 	ldmdbmi	r0, {r2, r4, r6, r8, r9, sl, fp, lr}^
    6af0:	54520045 	ldrbpl	r0, [r2], #-69	; 0xffffffbb
    6af4:	665f4649 	ldrbvs	r4, [pc], -r9, asr #12
    6af8:	54435400 	strbpl	r5, [r3], #-1024	; 0xfffffc00
    6afc:	665f4c52 			; <UNDEFINED> instruction: 0x665f4c52
    6b00:	53455200 	movtpl	r5, #20992	; 0x5200
    6b04:	54524154 	ldrbpl	r4, [r2], #-340	; 0xfffffeac
    6b08:	4c524100 	ldfmie	f4, [r2], {-0}
    6b0c:	0045494f 	subeq	r4, r5, pc, asr #18
    6b10:	45544e49 	ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7
    6b14:	4441534e 	strbmi	r5, [r1], #-846	; 0xfffffcb2
    6b18:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    6b1c:	41534e45 	cmpmi	r3, r5, asr #28
    6b20:	74730055 	ldrbtvc	r0, [r3], #-85	; 0xffffffab
    6b24:	6d645f63 	stclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    6b28:	6f6d5f61 	svcvs	0x006d5f61
    6b2c:	736e736e 	cmnvc	lr, #-1207959551	; 0xb8000001
    6b30:	74637165 	strbtvc	r7, [r3], #-357	; 0xfffffe9b
    6b34:	69665f6c 	stmdbvs	r6!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    6b38:	5f646c65 	svcpl	0x00646c65
    6b3c:	45470074 	strbmi	r0, [r7, #-116]	; 0xffffff8c
    6b40:	4c41434e 	mcrrmi	3, 4, r4, r1, cr14
    6b44:	4c43464c 	mcrrmi	6, 4, r4, r3, cr12
    6b48:	4f430052 	svcmi	0x00430052
    6b4c:	545f504d 	ldrbpl	r5, [pc], #-77	; 6b54 <__ram_ret_data_start+0x32c4>
    6b50:	54004752 	strpl	r4, [r0], #-1874	; 0xfffff8ae
    6b54:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    6b58:	43473236 	movtmi	r3, #29238	; 0x7236
    6b5c:	495f414d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, lr}^	; <UNPREDICTABLE>
    6b60:	61487172 	hvcvs	34578	; 0x8712
    6b64:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    6b68:	48430072 	stmdami	r3, {r1, r4, r5, r6}^
    6b6c:	4c544333 	mrrcmi	3, 3, r4, r4, cr3	; <UNPREDICTABLE>
    6b70:	5300665f 	movwpl	r6, #1631	; 0x65f
    6b74:	00545052 	subseq	r5, r4, r2, asr r0
    6b78:	45544e43 	ldrbmi	r4, [r4, #-3651]	; 0xfffff1bd
    6b7c:	4e490052 	mcrmi	0, 2, r0, cr9, cr2, {2}
    6b80:	50535f54 	subspl	r5, r3, r4, asr pc
    6b84:	535f3249 	cmppl	pc, #-1879048188	; 0x90000004
    6b88:	00495252 	subeq	r5, r9, r2, asr r2
    6b8c:	5f637473 	svcpl	0x00637473
    6b90:	36726d74 			; <UNDEFINED> instruction: 0x36726d74
    6b94:	6d63735f 	stclvs	3, cr7, [r3, #-380]!	; 0xfffffe84
    6b98:	665f7265 	ldrbvs	r7, [pc], -r5, ror #4
    6b9c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    6ba0:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    6ba4:	4e45544e 	cdpmi	4, 4, cr5, cr5, cr14, {2}
    6ba8:	00444253 	subeq	r4, r4, r3, asr r2
    6bac:	5f544e49 	svcpl	0x00544e49
    6bb0:	36524d54 			; <UNDEFINED> instruction: 0x36524d54
    6bb4:	55475f33 	strbpl	r5, [r7, #-3891]	; 0xfffff0cd
    6bb8:	41004644 	tstmi	r0, r4, asr #12
    6bbc:	53324344 	teqpl	r2, #68, 6	; 0x10000001
    6bc0:	6d437165 	stfvse	f7, [r3, #-404]	; 0xfffffe6c
    6bc4:	72495f70 	subvc	r5, r9, #112, 30	; 0x1c0
    6bc8:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    6bcc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    6bd0:	47525400 	ldrbmi	r5, [r2, -r0, lsl #8]
    6bd4:	00414e45 	subeq	r4, r1, r5, asr #28
    6bd8:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
    6bdc:	3733314c 	ldrcc	r3, [r3, -ip, asr #2]!
    6be0:	4800665f 	stmdami	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    6be4:	4d554e46 	ldclmi	14, cr4, [r5, #-280]	; 0xfffffee8
    6be8:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    6bec:	4153555f 	cmpmi	r3, pc, asr r5
    6bf0:	5f315452 	svcpl	0x00315452
    6bf4:	53004945 	movwpl	r4, #2373	; 0x945
    6bf8:	32314c45 	eorscc	r4, r1, #17664	; 0x4500
    6bfc:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    6c00:	545f544e 	ldrbpl	r5, [pc], #-1102	; 6c08 <__ram_ret_data_start+0x3378>
    6c04:	3141524d 	cmpcc	r1, sp, asr #4
    6c08:	504d435f 	subpl	r4, sp, pc, asr r3
    6c0c:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0xfffffb00
    6c10:	30746e69 	rsbscc	r6, r4, r9, ror #28
    6c14:	72495f36 	subvc	r5, r9, #54, 30	; 0xd8
    6c18:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    6c1c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    6c20:	73324900 	teqvc	r2, #0, 18
    6c24:	5f785433 	svcpl	0x00785433
    6c28:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    6c2c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    6c30:	73007265 	movwvc	r7, #613	; 0x265
    6c34:	635f6374 	cmpvs	pc, #116, 6	; 0xd0000001
    6c38:	6c5f6e61 	mrrcvs	14, 6, r6, pc, cr1	; <UNPREDICTABLE>
    6c3c:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xfffff297
    6c40:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    6c44:	745f646c 	ldrbvc	r6, [pc], #-1132	; 6c4c <__ram_ret_data_start+0x33bc>
    6c48:	44574100 	ldrbmi	r4, [r7], #-256	; 0xffffff00
    6c4c:	00305253 	eorseq	r5, r0, r3, asr r2
    6c50:	53445741 	movtpl	r5, #18241	; 0x4741
    6c54:	49003152 	stmdbmi	r0, {r1, r4, r6, r8, ip, sp}
    6c58:	30305152 	eorscc	r5, r0, r2, asr r1
    6c5c:	61485f32 	cmpvs	r8, r2, lsr pc
    6c60:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    6c64:	4d4e0072 	stclmi	0, cr0, [lr, #-456]	; 0xfffffe38
    6c68:	00524649 	subseq	r4, r2, r9, asr #12
    6c6c:	30515249 	subscc	r5, r1, r9, asr #4
    6c70:	485f3132 	ldmdami	pc, {r1, r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>
    6c74:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    6c78:	41007265 	tstmi	r0, r5, ror #4
    6c7c:	00315f45 	eorseq	r5, r1, r5, asr #30
    6c80:	325f4541 	subscc	r4, pc, #272629760	; 0x10400000
    6c84:	5f454100 	svcpl	0x00454100
    6c88:	45410033 	strbmi	r0, [r1, #-51]	; 0xffffffcd
    6c8c:	4100345f 	tstmi	r0, pc, asr r4
    6c90:	00355f45 	eorseq	r5, r5, r5, asr #30
    6c94:	365f4541 	ldrbcc	r4, [pc], -r1, asr #10
    6c98:	5f454100 	svcpl	0x00454100
    6c9c:	45410037 	strbmi	r0, [r1, #-55]	; 0xffffffc9
    6ca0:	7300385f 	movwvc	r3, #2143	; 0x85f
    6ca4:	745f6374 	ldrbvc	r6, [pc], #-884	; 6cac <__ram_ret_data_start+0x341c>
    6ca8:	5f36726d 	svcpl	0x0036726d
    6cac:	6f646368 	svcvs	0x00646368
    6cb0:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    6cb4:	5f646c65 	svcpl	0x00646c65
    6cb8:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
    6cbc:	73755f63 	cmnvc	r5, #396	; 0x18c
    6cc0:	5f736662 	svcpl	0x00736662
    6cc4:	70656964 	rsbvc	r6, r5, r4, ror #18
    6cc8:	7a697374 	bvc	1a63aa0 <__ram_ret_data_start+0x1a60210>
    6ccc:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    6cd0:	745f646c 	ldrbvc	r6, [pc], #-1132	; 6cd8 <__ram_ret_data_start+0x3448>
    6cd4:	4d434700 	stclmi	7, cr4, [r3, #-0]
    6cd8:	49005243 	stmdbmi	r0, {r0, r1, r6, r9, ip, lr}
    6cdc:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    6ce0:	5f324950 	svcpl	0x00324950
    6ce4:	49545253 	ldmdbmi	r4, {r0, r1, r4, r6, r9, ip, lr}^
    6ce8:	43534600 	cmpmi	r3, #0, 12
    6cec:	665f524c 	ldrbvs	r5, [pc], -ip, asr #4
    6cf0:	63747300 	cmnvs	r4, #0, 6
    6cf4:	616d645f 	cmnvs	sp, pc, asr r4
    6cf8:	6374645f 	cmnvs	r4, #1593835520	; 0x5f000000
    6cfc:	665f6c74 			; <UNDEFINED> instruction: 0x665f6c74
    6d00:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    6d04:	5400745f 	strpl	r7, [r0], #-1119	; 0xfffffba1
    6d08:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    6d0c:	564f3641 	strbpl	r3, [pc], -r1, asr #12
    6d10:	7172495f 	cmnvc	r2, pc, asr r9
    6d14:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    6d18:	0072656c 	rsbseq	r6, r2, ip, ror #10
    6d1c:	45534e53 	ldrbmi	r4, [r3, #-3667]	; 0xfffff1ad
    6d20:	4c544351 	mrrcmi	3, 5, r4, r4, cr1	; <UNPREDICTABLE>
    6d24:	665f3042 	ldrbvs	r3, [pc], -r2, asr #32
    6d28:	49434800 	stmdbmi	r3, {fp, lr}^
    6d2c:	3131544e 	teqcc	r1, lr, asr #8
    6d30:	5500665f 	strpl	r6, [r0, #-1631]	; 0xfffff9a1
    6d34:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    6d38:	54785232 	ldrbtpl	r5, [r8], #-562	; 0xfffffdce
    6d3c:	72495f4f 	subvc	r5, r9, #316	; 0x13c
    6d40:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    6d44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    6d48:	51524900 	cmppl	r2, r0, lsl #18
    6d4c:	5f333930 	svcpl	0x00333930
    6d50:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    6d54:	0072656c 	rsbseq	r6, r2, ip, ror #10
    6d58:	4f4d5448 	svcmi	0x004d5448
    6d5c:	44005455 	strmi	r5, [r0], #-1109	; 0xfffffbab
    6d60:	5f327563 	svcpl	0x00327563
    6d64:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    6d68:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    6d6c:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
    6d70:	504d5349 	subpl	r5, sp, r9, asr #6
    6d74:	004b4c43 	subeq	r4, fp, r3, asr #24
    6d78:	45424544 	strbmi	r4, [r2, #-1348]	; 0xfffffabc
    6d7c:	004e4553 	subeq	r4, lr, r3, asr r5
    6d80:	4c544144 	ldfmie	f4, [r4], {68}	; 0x44
    6d84:	45004e45 	strmi	r4, [r0, #-3653]	; 0xfffff1bb
    6d88:	5f32626d 	svcpl	0x0032626d
    6d8c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    6d90:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    6d94:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    6d98:	5854504e 	ldmdapl	r4, {r1, r2, r3, r6, ip, lr}^
    6d9c:	5f535453 	svcpl	0x00535453
    6da0:	78450066 	stmdavc	r5, {r1, r2, r5, r6}^
    6da4:	746e6974 	strbtvc	r6, [lr], #-2420	; 0xfffff68c
    6da8:	495f3131 	ldmdbmi	pc, {r0, r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>
    6dac:	61487172 	hvcvs	34578	; 0x8712
    6db0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    6db4:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    6db8:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xfffff09d
    6dbc:	72635f63 	rsbvc	r5, r3, #396	; 0x18c
    6dc0:	69665f31 	stmdbvs	r6!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    6dc4:	5f646c65 	svcpl	0x00646c65
    6dc8:	53430074 	movtpl	r0, #12404	; 0x3074
    6dcc:	00545352 	subseq	r5, r4, r2, asr r3
    6dd0:	444d4347 	strbmi	r4, [sp], #-839	; 0xfffffcb9
    6dd4:	77530052 			; <UNDEFINED> instruction: 0x77530052
    6dd8:	495f7464 	ldmdbmi	pc, {r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    6ddc:	61487172 	hvcvs	34578	; 0x8712
    6de0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    6de4:	4f500072 	svcmi	0x00500072
    6de8:	4e495452 	mcrmi	4, 2, r5, cr9, cr2, {2}
    6dec:	49004e45 	stmdbmi	r0, {r0, r2, r6, r9, sl, fp, lr}
    6df0:	33315152 	teqcc	r1, #-2147483628	; 0x80000014
    6df4:	61485f39 	cmpvs	r8, r9, lsr pc
    6df8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    6dfc:	69540072 	ldmdbvs	r4, {r1, r4, r5, r6}^
    6e00:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    6e04:	6c655233 	sfmvs	f5, 2, [r5], #-204	; 0xffffff34
    6e08:	5764616f 	strbpl	r6, [r4, -pc, ror #2]!
    6e0c:	7172495f 	cmnvc	r2, pc, asr r9
    6e10:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    6e14:	0072656c 	rsbseq	r6, r2, ip, ror #10
    6e18:	5f637473 	svcpl	0x00637473
    6e1c:	61726d74 	cmnvs	r2, r4, ror sp
    6e20:	6f63655f 	svcvs	0x0063655f
    6e24:	665f726e 	ldrbvs	r7, [pc], -lr, ror #4
    6e28:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    6e2c:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    6e30:	4e45464e 	cdpmi	6, 4, cr4, cr5, cr14, {2}
    6e34:	524f4e00 	subpl	r4, pc, #0, 28
    6e38:	53544e49 	cmppl	r4, #1168	; 0x490
    6e3c:	5f4e4554 	svcpl	0x004e4554
    6e40:	43410066 	movtmi	r0, #4198	; 0x1066
    6e44:	0046524b 	subeq	r5, r6, fp, asr #4
    6e48:	524d4353 	subpl	r4, sp, #1275068417	; 0x4c000001
    6e4c:	665f4c55 			; <UNDEFINED> instruction: 0x665f4c55
    6e50:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    6e54:	4855534f 	ldmdami	r5, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^
    6e58:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    6e5c:	4c55534f 	mrrcmi	3, 4, r5, r5, cr15	; <UNPREDICTABLE>
    6e60:	43535200 	cmpmi	r3, #0, 4
    6e64:	4c455348 	mcrrmi	3, 4, r5, r5, cr8
    6e68:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    6e6c:	5f353331 	svcpl	0x00353331
    6e70:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    6e74:	63747300 	cmnvs	r4, #0, 6
    6e78:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    6e7c:	65705f61 	ldrbvs	r5, [r0, #-3937]!	; 0xfffff09f
    6e80:	5f726172 	svcpl	0x00726172
    6e84:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    6e88:	00745f64 	rsbseq	r5, r4, r4, ror #30
    6e8c:	554e5246 	strbpl	r5, [lr, #-582]	; 0xfffffdba
    6e90:	4648004d 	strbmi	r0, [r8], -sp, asr #32
    6e94:	5f4d554e 	svcpl	0x004d554e
    6e98:	4d4e0066 	stclmi	0, cr0, [lr, #-408]	; 0xfffffe68
    6e9c:	61485f49 	cmpvs	r8, r9, asr #30
    6ea0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    6ea4:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    6ea8:	53555f54 	cmppl	r5, #84, 30	; 0x150
    6eac:	31545241 	cmpcc	r4, r1, asr #4
    6eb0:	5055575f 	subspl	r5, r5, pc, asr r7
    6eb4:	43470049 	movtmi	r0, #28745	; 0x7049
    6eb8:	5f524e4f 	svcpl	0x00524e4f
    6ebc:	4c430066 	mcrrmi	0, 6, r0, r3, cr6
    6ec0:	504f5f52 	subpl	r5, pc, r2, asr pc	; <UNPREDICTABLE>
    6ec4:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    6ec8:	5f323231 	svcpl	0x00323231
    6ecc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    6ed0:	51524900 	cmppl	r2, r0, lsl #18
    6ed4:	5f353630 	svcpl	0x00353630
    6ed8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    6edc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    6ee0:	4f545645 	svcmi	0x00545645
    6ee4:	00485653 	subeq	r5, r8, r3, asr r6
    6ee8:	4f545645 	svcmi	0x00545645
    6eec:	004c5653 	subeq	r5, ip, r3, asr r6
    6ef0:	32616d44 	rsbcc	r6, r1, #68, 26	; 0x1100
    6ef4:	5f727245 	svcpl	0x00727245
    6ef8:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    6efc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    6f00:	65007265 	strvs	r7, [r0, #-613]	; 0xfffffd9b
    6f04:	746e496e 	strbtvc	r4, [lr], #-2414	; 0xfffff692
    6f08:	61736944 	cmnvs	r3, r4, asr #18
    6f0c:	00656c62 	rsbeq	r6, r5, r2, ror #24
    6f10:	55464650 	strbpl	r4, [r6, #-1616]	; 0xfffff9b0
    6f14:	4e49004c 	cdpmi	0, 4, cr0, cr9, cr12, {2}
    6f18:	58545045 	ldmdapl	r4, {r0, r2, r6, ip, lr}^
    6f1c:	004d4546 	subeq	r4, sp, r6, asr #10
    6f20:	45435441 	strbmi	r5, [r3, #-1089]	; 0xfffffbbf
    6f24:	54535252 	ldrbpl	r5, [r3], #-594	; 0xfffffdae
    6f28:	5400665f 	strpl	r6, [r0], #-1631	; 0xfffff9a1
    6f2c:	46554258 			; <UNDEFINED> instruction: 0x46554258
    6f30:	63747300 	cmnvs	r4, #0, 6
    6f34:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    6f38:	63695f61 	cmnvs	r9, #388	; 0x184
    6f3c:	5f726e6f 	svcpl	0x00726e6f
    6f40:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    6f44:	00745f64 	rsbseq	r5, r4, r4, ror #30
    6f48:	5f464d4d 	svcpl	0x00464d4d
    6f4c:	504d4552 	subpl	r4, sp, r2, asr r5
    6f50:	665f5452 			; <UNDEFINED> instruction: 0x665f5452
    6f54:	464f4e00 	strbmi	r4, [pc], -r0, lsl #28
    6f58:	434b4349 	movtmi	r4, #45897	; 0xb349
    6f5c:	4f4e0041 	svcmi	0x004e0041
    6f60:	4b434946 	blmi	10d9480 <__ram_ret_data_start+0x10d5bf0>
    6f64:	53004243 	movwpl	r4, #579	; 0x243
    6f68:	55525343 	ldrbpl	r5, [r2, #-835]	; 0xfffffcbd
    6f6c:	00665f48 	rsbeq	r5, r6, r8, asr #30
    6f70:	4e504f45 	cdpmi	15, 5, cr4, cr0, cr5, {2}
    6f74:	554c4344 	strbpl	r4, [ip, #-836]	; 0xfffffcbc
    6f78:	344d004c 	strbcc	r0, [sp], #-76	; 0xffffffb4
    6f7c:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
    6f80:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    6f84:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    6f88:	4f4e0066 	svcmi	0x004e0066
    6f8c:	4b434946 	blmi	10d94ac <__ram_ret_data_start+0x10d5c1c>
    6f90:	52005043 	andpl	r5, r0, #67	; 0x43
    6f94:	4154314d 	cmpmi	r4, sp, asr #2
    6f98:	00524444 	subseq	r4, r2, r4, asr #8
    6f9c:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
    6fa0:	3832314c 	ldmdacc	r2!, {r2, r3, r6, r8, ip, sp}
    6fa4:	53535600 	cmppl	r3, #0, 12
    6fa8:	32314c45 	eorscc	r4, r1, #17664	; 0x4500
    6fac:	45530039 	ldrbmi	r0, [r3, #-57]	; 0xffffffc7
    6fb0:	3532314c 	ldrcc	r3, [r2, #-332]!	; 0xfffffeb4
    6fb4:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
    6fb8:	534f5456 	movtpl	r5, #62550	; 0xf456
    6fbc:	45004857 	strmi	r4, [r0, #-2135]	; 0xfffff7a9
    6fc0:	534f5456 	movtpl	r5, #62550	; 0xf456
    6fc4:	49004c57 	stmdbmi	r0, {r0, r1, r2, r4, r6, sl, fp, lr}
    6fc8:	495f544e 	ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    6fcc:	5f345332 	svcpl	0x00345332
    6fd0:	49525245 	ldmdbmi	r2, {r0, r2, r6, r9, ip, lr}^
    6fd4:	554f5152 	strbpl	r5, [pc, #-338]	; 6e8a <__ram_ret_data_start+0x35fa>
    6fd8:	6e490054 	mcrvs	0, 2, r0, cr9, cr4, {2}
    6fdc:	38333074 	ldmdacc	r3!, {r2, r4, r5, r6, ip, sp}
    6fe0:	5152495f 	cmppl	r2, pc, asr r9
    6fe4:	4958006e 	ldmdbmi	r8, {r1, r2, r3, r5, r6}^
    6fe8:	00434d50 	subeq	r4, r3, r0, asr sp
    6fec:	4e504f45 	cdpmi	15, 5, cr4, cr0, cr5, {2}
    6ff0:	564c4344 	strbpl	r4, [ip], -r4, asr #6
    6ff4:	7473004c 	ldrbtvc	r0, [r3], #-76	; 0xffffffb4
    6ff8:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xfffff09d
    6ffc:	72745f63 	rsbsvc	r5, r4, #396	; 0x18c
    7000:	5f727367 	svcpl	0x00727367
    7004:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    7008:	00745f64 	rsbseq	r5, r4, r4, ror #30
    700c:	5f544e49 	svcpl	0x00544e49
    7010:	31433249 	cmpcc	r3, r9, asr #4
    7014:	3145455f 	cmpcc	r5, pc, asr r5
    7018:	53535600 	cmppl	r3, #0, 12
    701c:	33314c45 	teqcc	r1, #17664	; 0x4500
    7020:	53560030 	cmppl	r6, #48	; 0x30
    7024:	314c4553 	cmpcc	ip, r3, asr r5
    7028:	49003133 	stmdbmi	r0, {r0, r1, r4, r5, r8, ip, sp}
    702c:	3230746e 	eorscc	r7, r0, #1845493760	; 0x6e000000
    7030:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    7034:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    7038:	4e45544e 	cdpmi	4, 4, cr5, cr5, cr14, {2}
    703c:	45440041 	strbmi	r0, [r4, #-65]	; 0xffffffbf
    7040:	0048554e 	subeq	r5, r8, lr, asr #10
    7044:	45544e49 	ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7
    7048:	4900434e 	stmdbmi	r0, {r1, r2, r3, r6, r8, r9, lr}
    704c:	4e45544e 	cdpmi	4, 4, cr5, cr5, cr14, {2}
    7050:	4e490044 	cdpmi	0, 4, cr0, cr9, cr4, {2}
    7054:	454e4554 	strbmi	r4, [lr, #-1364]	; 0xfffffaac
    7058:	4e454400 	cdpmi	4, 4, cr4, cr5, cr0, {0}
    705c:	56004c55 			; <UNDEFINED> instruction: 0x56004c55
    7060:	4c455353 	mcrrmi	3, 5, r5, r5, cr3
    7064:	00393331 	eorseq	r3, r9, r1, lsr r3
    7068:	5f637473 	svcpl	0x00637473
    706c:	5f636461 	svcpl	0x00636461
    7070:	65736863 	ldrbvs	r6, [r3, #-2147]!	; 0xfffff79d
    7074:	3161726c 	cmncc	r1, ip, ror #4
    7078:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    707c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 7084 <__ram_ret_data_start+0x37f4>
    7080:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    7084:	0030314f 	eorseq	r3, r0, pc, asr #2
    7088:	4f444348 	svcmi	0x00444348
    708c:	48003131 	stmdami	r0, {r0, r4, r5, r8, ip, sp}
    7090:	314f4443 	cmpcc	pc, r3, asr #8
    7094:	43480032 	movtmi	r0, #32818	; 0x8032
    7098:	36314f44 	ldrtcc	r4, [r1], -r4, asr #30
    709c:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    70a0:	0037314f 	eorseq	r3, r7, pc, asr #2
    70a4:	4e4f4350 	mcrmi	3, 2, r4, cr15, cr0, {2}
    70a8:	665f3652 			; <UNDEFINED> instruction: 0x665f3652
    70ac:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    70b0:	00303031 	eorseq	r3, r0, r1, lsr r0
    70b4:	314c4553 	cmpcc	ip, r3, asr r5
    70b8:	53003130 	movwpl	r3, #304	; 0x130
    70bc:	30314c45 	eorscc	r4, r1, r5, asr #24
    70c0:	45530032 	ldrbmi	r0, [r3, #-50]	; 0xffffffce
    70c4:	3330314c 	teqcc	r0, #76, 2
    70c8:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    70cc:	00343031 	eorseq	r3, r4, r1, lsr r0
    70d0:	314c4553 	cmpcc	ip, r3, asr r5
    70d4:	53003530 	movwpl	r3, #1328	; 0x530
    70d8:	30314c45 	eorscc	r4, r1, r5, asr #24
    70dc:	45530036 	ldrbmi	r0, [r3, #-54]	; 0xffffffca
    70e0:	3730314c 	ldrcc	r3, [r0, -ip, asr #2]!
    70e4:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    70e8:	00383031 	eorseq	r3, r8, r1, lsr r0
    70ec:	314c4553 	cmpcc	ip, r3, asr r5
    70f0:	49003930 	stmdbmi	r0, {r4, r5, r8, fp, ip, sp}
    70f4:	3130746e 	teqcc	r0, lr, ror #8
    70f8:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    70fc:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
    7100:	49504549 	ldmdbmi	r0, {r0, r3, r6, r8, sl, lr}^
    7104:	5f30544e 	svcpl	0x0030544e
    7108:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    710c:	64735f63 	ldrbtvs	r5, [r3], #-3939	; 0xfffff09d
    7110:	5f636f69 	svcpl	0x00636f69
    7114:	69726f6e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    7118:	7473746e 	ldrbtvc	r7, [r3], #-1134	; 0xfffffb92
    711c:	665f6e65 	ldrbvs	r6, [pc], -r5, ror #28
    7120:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    7124:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    7128:	49504549 	ldmdbmi	r0, {r0, r3, r6, r8, sl, lr}^
    712c:	5f34544e 	svcpl	0x0034544e
    7130:	65500066 	ldrbvs	r0, [r0, #-102]	; 0xffffff9a
    7134:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
    7138:	7172495f 	cmnvc	r2, pc, asr r9
    713c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    7140:	0072656c 	rsbseq	r6, r2, ip, ror #10
    7144:	53455342 	movtpl	r5, #21314	; 0x5342
    7148:	45004150 	strmi	r4, [r0, #-336]	; 0xfffffeb0
    714c:	444e504f 	strbmi	r5, [lr], #-79	; 0xffffffb1
    7150:	4c574c43 	mrrcmi	12, 4, r4, r7, cr3
    7154:	4d575000 	ldclmi	0, cr5, [r7, #-0]
    7158:	5600564c 	strpl	r5, [r0], -ip, asr #12
    715c:	4c455353 	mcrrmi	3, 5, r5, r5, cr3
    7160:	00303431 	eorseq	r3, r0, r1, lsr r4
    7164:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
    7168:	3134314c 	teqcc	r4, ip, asr #2
    716c:	53535600 	cmppl	r3, #0, 12
    7170:	34314c45 	ldrtcc	r4, [r1], #-3141	; 0xfffff3bb
    7174:	45440033 	strbmi	r0, [r4, #-51]	; 0xffffffcd
    7178:	0048564e 	subeq	r5, r8, lr, asr #12
    717c:	564e4544 	strbpl	r4, [lr], -r4, asr #10
    7180:	4f4d004c 	svcmi	0x004d004c
    7184:	534e444e 	movtpl	r4, #58446	; 0xe44e
    7188:	54435145 	strbpl	r5, [r3], #-325	; 0xfffffebb
    718c:	665f334c 	ldrbvs	r3, [pc], -ip, asr #6
    7190:	63747300 	cmnvs	r4, #0, 6
    7194:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    7198:	636f5f34 	cmnvs	pc, #52, 30	; 0xd0
    719c:	6c76726d 	lfmvs	f7, 2, [r6], #-436	; 0xfffffe4c
    71a0:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    71a4:	745f646c 	ldrbvc	r6, [pc], #-1132	; 71ac <__ram_ret_data_start+0x391c>
    71a8:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    71ac:	00303131 	eorseq	r3, r0, r1, lsr r1
    71b0:	314c4553 	cmpcc	ip, r3, asr r5
    71b4:	53003131 	movwpl	r3, #305	; 0x131
    71b8:	31314c45 	teqcc	r1, r5, asr #24
    71bc:	45530032 	ldrbmi	r0, [r3, #-50]	; 0xffffffce
    71c0:	3331314c 	teqcc	r1, #76, 2
    71c4:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    71c8:	00343131 	eorseq	r3, r4, r1, lsr r1
    71cc:	314c4553 	cmpcc	ip, r3, asr r5
    71d0:	53003531 	movwpl	r3, #1329	; 0x531
    71d4:	31314c45 	teqcc	r1, r5, asr #24
    71d8:	45530036 	ldrbmi	r0, [r3, #-54]	; 0xffffffca
    71dc:	3731314c 	ldrcc	r3, [r1, -ip, asr #2]!
    71e0:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    71e4:	00383131 	eorseq	r3, r8, r1, lsr r1
    71e8:	314c4553 	cmpcc	ip, r3, asr r5
    71ec:	49003931 	stmdbmi	r0, {r0, r4, r5, r8, fp, ip, sp}
    71f0:	34305152 	ldrtcc	r5, [r0], #-338	; 0xfffffeae
    71f4:	61485f30 	cmpvs	r8, r0, lsr pc
    71f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    71fc:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    7200:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    7204:	5f313652 	svcpl	0x00313652
    7208:	45544447 	ldrbmi	r4, [r4, #-1095]	; 0xfffffbb9
    720c:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    7210:	30524c43 	subscc	r4, r2, r3, asr #24
    7214:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    7218:	31524c43 	cmpcc	r2, r3, asr #24
    721c:	43444100 	movtmi	r4, #16640	; 0x4100
    7220:	495f4231 	ldmdbmi	pc, {r0, r4, r5, r9, lr}^	; <UNPREDICTABLE>
    7224:	61487172 	hvcvs	34578	; 0x8712
    7228:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    722c:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    7230:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    7234:	645f3672 	ldrbvs	r3, [pc], #-1650	; 723c <__ram_ret_data_start+0x39ac>
    7238:	726e6f63 	rsbvc	r6, lr, #396	; 0x18c
    723c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    7240:	745f646c 	ldrbvc	r6, [pc], #-1132	; 7248 <__ram_ret_data_start+0x39b8>
    7244:	4e454400 	cdpmi	4, 4, cr4, cr5, cr0, {0}
    7248:	49004857 	stmdbmi	r0, {r0, r1, r2, r4, r6, fp, lr}
    724c:	455f544e 	ldrbmi	r5, [pc, #-1102]	; 6e06 <__ram_ret_data_start+0x3576>
    7250:	4f5f4d46 	svcmi	0x005f4d46
    7254:	4e455450 	mcrmi	4, 2, r5, cr5, cr0, {2}
    7258:	4e490044 	cdpmi	0, 4, cr0, cr9, cr4, {2}
    725c:	43445f54 	movtmi	r5, #20308	; 0x4f54
    7260:	49003155 	stmdbmi	r0, {r0, r2, r4, r6, r8, ip, sp}
    7264:	445f544e 	ldrbmi	r5, [pc], #-1102	; 726c <__ram_ret_data_start+0x39dc>
    7268:	00325543 	eorseq	r5, r2, r3, asr #10
    726c:	5f544e49 	svcpl	0x00544e49
    7270:	33554344 	cmpcc	r5, #68, 6	; 0x10000001
    7274:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    7278:	5543445f 	strbpl	r4, [r3, #-1119]	; 0xfffffba1
    727c:	4e490034 	mcrmi	0, 2, r0, cr9, cr4, {1}
    7280:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    7284:	455f3241 	ldrbmi	r3, [pc, #-577]	; 704b <__ram_ret_data_start+0x37bb>
    7288:	53005252 	movwpl	r5, #594	; 0x252
    728c:	32314c45 	eorscc	r4, r1, #17664	; 0x4500
    7290:	45530030 	ldrbmi	r0, [r3, #-48]	; 0xffffffd0
    7294:	3132314c 	teqcc	r2, ip, asr #2
    7298:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    729c:	00323231 	eorseq	r3, r2, r1, lsr r2
    72a0:	314c4553 	cmpcc	ip, r3, asr r5
    72a4:	53003332 	movwpl	r3, #818	; 0x332
    72a8:	32314c45 	eorscc	r4, r1, #17664	; 0x4500
    72ac:	45530034 	ldrbmi	r0, [r3, #-52]	; 0xffffffcc
    72b0:	3532314c 	ldrcc	r3, [r2, #-332]!	; 0xfffffeb4
    72b4:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    72b8:	00363231 	eorseq	r3, r6, r1, lsr r2
    72bc:	314c4553 	cmpcc	ip, r3, asr r5
    72c0:	47003732 	smladxmi	r0, r2, r7, r3
    72c4:	43424841 	movtmi	r4, #10305	; 0x2841
    72c8:	55004746 	strpl	r4, [r0, #-1862]	; 0xfffff8ba
    72cc:	52455244 	subpl	r5, r5, #68, 4	; 0x40000004
    72d0:	52490046 	subpl	r0, r9, #70	; 0x46
    72d4:	32313051 	eorscc	r3, r1, #81	; 0x51
    72d8:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    72dc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    72e0:	4e494900 	vmlami.f16	s9, s18, s0	; <UNPREDICTABLE>
    72e4:	454e5045 	strbmi	r5, [lr, #-69]	; 0xffffffbb
    72e8:	4f4e004d 	svcmi	0x004e004d
    72ec:	4b434946 	blmi	10d980c <__ram_ret_data_start+0x10d5f7c>
    72f0:	4e004147 	adfmism	f4, f0, f7
    72f4:	4349464f 	movtmi	r4, #38479	; 0x964f
    72f8:	0042474b 	subeq	r4, r2, fp, asr #14
    72fc:	5154504e 	cmppl	r4, lr, asr #32
    7300:	56415358 			; <UNDEFINED> instruction: 0x56415358
    7304:	4d455400 	cfstrdmi	mvd5, [r5, #-0]
    7308:	46595450 			; <UNDEFINED> instruction: 0x46595450
    730c:	00524c43 	subseq	r4, r2, r3, asr #24
    7310:	534e4542 	movtpl	r4, #58690	; 0xe542
    7314:	42004150 	andmi	r4, r0, #80, 2
    7318:	50534e45 	subspl	r4, r3, r5, asr #28
    731c:	43530042 	cmpmi	r3, #66	; 0x42
    7320:	5f52434d 	svcpl	0x0052434d
    7324:	4f540066 	svcmi	0x00540066
    7328:	49485455 	stmdbmi	r8, {r0, r2, r4, r6, sl, ip, lr}^
    732c:	58004847 	stmdapl	r0, {r0, r1, r2, r6, fp, lr}
    7330:	00465049 	subeq	r5, r6, r9, asr #32
    7334:	50454944 	subpl	r4, r5, r4, asr #18
    7338:	344c5443 	strbcc	r5, [ip], #-1091	; 0xfffffbbd
    733c:	4800665f 	stmdami	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    7340:	30504349 	subscc	r4, r0, r9, asr #6
    7344:	43494800 	movtmi	r4, #38912	; 0x9800
    7348:	48003150 	stmdami	r0, {r4, r6, r8, ip, sp}
    734c:	32504349 	subscc	r4, r0, #603979777	; 0x24000001
    7350:	43494800 	movtmi	r4, #38912	; 0x9800
    7354:	48003350 	stmdami	r0, {r4, r6, r8, r9, ip, sp}
    7358:	34504349 	ldrbcc	r4, [r0], #-841	; 0xfffffcb7
    735c:	49534f00 	ldmdbmi	r3, {r8, r9, sl, fp, lr}^
    7360:	4e45544e 	cdpmi	4, 4, cr5, cr5, cr14, {2}
    7364:	58544400 	ldmdapl	r4, {sl, lr}^
    7368:	53545346 	cmppl	r4, #402653185	; 0x18000001
    736c:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    7370:	4e415254 	mcrmi	2, 2, r5, cr1, cr4, {2}
    7374:	444f4d53 	strbmi	r4, [pc], #-3411	; 737c <__ram_ret_data_start+0x3aec>
    7378:	00665f45 	rsbeq	r5, r6, r5, asr #30
    737c:	4e494348 	cdpmi	3, 4, cr4, cr9, cr8, {2}
    7380:	4b534d54 	blmi	14da8d8 <__ram_ret_data_start+0x14d7048>
    7384:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    7388:	5f494d4e 	svcpl	0x00494d4e
    738c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    7390:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    7394:	73007265 	movwvc	r7, #613	; 0x265
    7398:	645f6374 	ldrbvs	r6, [pc], #-884	; 73a0 <__ram_ret_data_start+0x3b10>
    739c:	635f616d 	cmpvs	pc, #1073741851	; 0x4000001b
    73a0:	74633168 	strbtvc	r3, [r3], #-360	; 0xfffffe98
    73a4:	69665f6c 	stmdbvs	r6!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    73a8:	5f646c65 	svcpl	0x00646c65
    73ac:	58540074 	ldmdapl	r4, {r2, r4, r5, r6}^
    73b0:	4d554e46 	ldclmi	14, cr4, [r5, #-280]	; 0xfffffee8
    73b4:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    73b8:	32417265 	subcc	r7, r1, #1342177286	; 0x50000006
    73bc:	495f564f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    73c0:	61487172 	hvcvs	34578	; 0x8712
    73c4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    73c8:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    73cc:	73755f63 	cmnvc	r5, #396	; 0x18c
    73d0:	5f736662 	svcpl	0x00736662
    73d4:	78747068 	ldmdavc	r4!, {r3, r5, r6, ip, sp, lr}^
    73d8:	5f737473 	svcpl	0x00737473
    73dc:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    73e0:	00745f64 	rsbseq	r5, r4, r4, ror #30
    73e4:	45534354 	ldrbmi	r4, [r3, #-852]	; 0xfffffcac
    73e8:	6e49004e 	cdpvs	0, 4, cr0, cr9, cr14, {2}
    73ec:	37383074 			; <UNDEFINED> instruction: 0x37383074
    73f0:	5152495f 	cmppl	r2, pc, asr r9
    73f4:	4f44006e 	svcmi	0x0044006e
    73f8:	54435045 	strbpl	r5, [r3], #-69	; 0xffffffbb
    73fc:	665f304c 	ldrbvs	r3, [pc], -ip, asr #32
    7400:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    7404:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    7408:	555f3241 	ldrbpl	r3, [pc, #-577]	; 71cf <__ram_ret_data_start+0x393f>
    740c:	49004644 	stmdbmi	r0, {r2, r6, r9, sl, lr}
    7410:	45347332 	ldrmi	r7, [r4, #-818]!	; 0xfffffcce
    7414:	495f7272 	ldmdbmi	pc, {r1, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    7418:	61487172 	hvcvs	34578	; 0x8712
    741c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    7420:	4d430072 	stclmi	0, cr0, [r3, #-456]	; 0xfffffe38
    7424:	46554153 			; <UNDEFINED> instruction: 0x46554153
    7428:	55434800 	strbpl	r4, [r3, #-2048]	; 0xfffff800
    742c:	00363150 	eorseq	r3, r6, r0, asr r1
    7430:	344c4553 	strbcc	r4, [ip], #-1363	; 0xfffffaad
    7434:	5000665f 	andpl	r6, r0, pc, asr r6
    7438:	455a5347 	ldrbmi	r5, [sl, #-839]	; 0xfffffcb9
    743c:	49005252 	stmdbmi	r0, {r1, r4, r6, r9, ip, lr}
    7440:	3730746e 	ldrcc	r7, [r0, -lr, ror #8]!
    7444:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    7448:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
    744c:	54554f4d 	ldrbpl	r4, [r5], #-3917	; 0xfffff0b3
    7450:	524c4346 	subpl	r4, ip, #402653185	; 0x18000001
    7454:	30484300 	subcc	r4, r8, r0, lsl #6
    7458:	58554d35 	ldmdapl	r5, {r0, r2, r4, r5, r8, sl, fp, lr}^
    745c:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    7460:	5f313630 	svcpl	0x00313630
    7464:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    7468:	41475000 	mrsmi	r5, (UNDEF: 71)
    746c:	52534e49 	subspl	r4, r3, #1168	; 0x490
    7470:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    7474:	5f637473 	svcpl	0x00637473
    7478:	36726d74 			; <UNDEFINED> instruction: 0x36726d74
    747c:	6f63705f 	svcvs	0x0063705f
    7480:	665f726e 	ldrbvs	r7, [pc], -lr, ror #4
    7484:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    7488:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    748c:	555f544e 	ldrbpl	r5, [pc, #-1102]	; 7046 <__ram_ret_data_start+0x37b6>
    7490:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    7494:	49525f31 	ldmdbmi	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    7498:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    749c:	48555344 	ldmdami	r5, {r2, r6, r8, r9, ip, lr}^
    74a0:	43414e00 	movtmi	r4, #7680	; 0x1e00
    74a4:	5300464b 	movwpl	r4, #1611	; 0x64b
    74a8:	31314c45 	teqcc	r1, r5, asr #24
    74ac:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    74b0:	44545645 	ldrbmi	r5, [r4], #-1605	; 0xfffff9bb
    74b4:	004c5553 	subeq	r5, ip, r3, asr r5
    74b8:	34697053 	strbtcc	r7, [r9], #-83	; 0xffffffad
    74bc:	6e457852 	mcrvs	8, 2, r7, cr5, cr2, {2}
    74c0:	72495f64 	subvc	r5, r9, #100, 30	; 0x190
    74c4:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    74c8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    74cc:	53484300 	movtpl	r4, #33536	; 0x8300
    74d0:	42524c45 	subsmi	r4, r2, #17664	; 0x4500
    74d4:	74730031 	ldrbtvc	r0, [r3], #-49	; 0xffffffcf
    74d8:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    74dc:	735f3472 	cmpvc	pc, #1912602624	; 0x72000000
    74e0:	75727363 	ldrbvc	r7, [r2, #-867]!	; 0xfffffc9d
    74e4:	69665f68 	stmdbvs	r6!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    74e8:	5f646c65 	svcpl	0x00646c65
    74ec:	47420074 	smlsldxmi	r0, r2, r4, r0
    74f0:	4e455345 	cdpmi	3, 4, cr5, cr5, cr5, {2}
    74f4:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    74f8:	48565344 	ldmdami	r6, {r2, r6, r8, r9, ip, lr}^
    74fc:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    7500:	4c565344 	mrrcmi	3, 4, r5, r6, cr4
    7504:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    7508:	5f363231 	svcpl	0x00363231
    750c:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    7510:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    7514:	5f313652 	svcpl	0x00313652
    7518:	46564f47 	ldrbmi	r4, [r6], -r7, asr #30
    751c:	51524900 	cmppl	r2, r0, lsl #18
    7520:	5f363930 	svcpl	0x00363930
    7524:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    7528:	0072656c 	rsbseq	r6, r2, ip, ror #10
    752c:	5f544e49 	svcpl	0x00544e49
    7530:	36524d54 			; <UNDEFINED> instruction: 0x36524d54
    7534:	43535f31 	cmpmi	r3, #49, 30	; 0xc4
    7538:	4900414d 	stmdbmi	r0, {r0, r2, r3, r6, r8, lr}
    753c:	545f544e 	ldrbpl	r5, [pc], #-1102	; 7544 <__ram_ret_data_start+0x3cb4>
    7540:	3136524d 	teqcc	r6, sp, asr #4
    7544:	4d43535f 	stclmi	3, cr5, [r3, #-380]	; 0xfffffe84
    7548:	4f4d0042 	svcmi	0x004d0042
    754c:	534e534e 	movtpl	r5, #58190	; 0xe34e
    7550:	54435145 	strbpl	r5, [r3], #-325	; 0xfffffebb
    7554:	665f324c 	ldrbvs	r3, [pc], -ip, asr #4
    7558:	63747300 	cmnvs	r4, #0, 6
    755c:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
    7560:	6772745f 			; <UNDEFINED> instruction: 0x6772745f
    7564:	6766635f 			; <UNDEFINED> instruction: 0x6766635f
    7568:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    756c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 7574 <__ram_ret_data_start+0x3ce4>
    7570:	63747300 	cmnvs	r4, #0, 6
    7574:	7172695f 	cmnvc	r2, pc, asr r9
    7578:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    757c:	6f635f69 	svcvs	0x00635f69
    7580:	745f666e 	ldrbvc	r6, [pc], #-1646	; 7588 <__ram_ret_data_start+0x3cf8>
    7584:	41545300 	cmpmi	r4, r0, lsl #6
    7588:	524c4354 	subpl	r4, ip, #84, 6	; 0x50000001
    758c:	7000665f 	andvc	r6, r0, pc, asr r6
    7590:	61436e66 	cmpvs	r3, r6, ror #28
    7594:	61626c6c 	cmnvs	r2, ip, ror #24
    7598:	50006b63 	andpl	r6, r0, r3, ror #22
    759c:	46534d57 			; <UNDEFINED> instruction: 0x46534d57
    75a0:	48544600 	ldmdami	r4, {r9, sl, lr}^
    75a4:	4900564c 	stmdbmi	r0, {r2, r3, r6, r9, sl, ip, lr}
    75a8:	555f544e 	ldrbpl	r5, [pc, #-1102]	; 7162 <__ram_ret_data_start+0x38d2>
    75ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    75b0:	49545f31 	ldmdbmi	r4, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    75b4:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    75b8:	48575344 	ldmdami	r7, {r2, r6, r8, r9, ip, lr}^
    75bc:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    75c0:	4c575344 	mrrcmi	3, 4, r5, r7, cr4
    75c4:	57455000 	strbpl	r5, [r5, -r0]
    75c8:	00525245 	subseq	r5, r2, r5, asr #4
    75cc:	534d5750 	movtpl	r5, #55120	; 0xd750
    75d0:	434f0054 	movtmi	r0, #61524	; 0xf054
    75d4:	48435546 	stmdami	r3, {r1, r2, r6, r8, sl, ip, lr}^
    75d8:	56004857 			; <UNDEFINED> instruction: 0x56004857
    75dc:	4c455353 	mcrrmi	3, 5, r5, r5, cr3
    75e0:	5f303331 	svcpl	0x00303331
    75e4:	45530066 	ldrbmi	r0, [r3, #-102]	; 0xffffff9a
    75e8:	3530314c 	ldrcc	r3, [r0, #-332]!	; 0xfffffeb4
    75ec:	4c00665f 	stcmi	6, cr6, [r0], {95}	; 0x5f
    75f0:	5548434d 	strbpl	r4, [r8, #-845]	; 0xfffffcb3
    75f4:	434d4c00 	movtmi	r4, #56320	; 0xdc00
    75f8:	4c005648 	stcmi	6, cr5, [r0], {72}	; 0x48
    75fc:	5748434d 	strbpl	r4, [r8, -sp, asr #6]
    7600:	496e6500 	stmdbmi	lr!, {r8, sl, sp, lr}^
    7604:	6157746e 	cmpvs	r7, lr, ror #8
    7608:	7075656b 	rsbsvc	r6, r5, fp, ror #10
    760c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    7610:	5300656c 	movwpl	r6, #1388	; 0x56c
    7614:	495f4356 	ldmdbmi	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    7618:	61487172 	hvcvs	34578	; 0x8712
    761c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    7620:	45420072 	strbmi	r0, [r2, #-114]	; 0xffffff8e
    7624:	4300424e 	movwmi	r4, #590	; 0x24e
    7628:	45544e49 	ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7
    762c:	7473004e 	ldrbtvc	r0, [r3], #-78	; 0xffffffb2
    7630:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    7634:	735f3472 	cmpvc	pc, #1912602624	; 0x72000000
    7638:	77726d63 	ldrbvc	r6, [r2, -r3, ror #26]!
    763c:	69665f6c 	stmdbvs	r6!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    7640:	5f646c65 	svcpl	0x00646c65
    7644:	43460074 	movtmi	r0, #24692	; 0x6074
    7648:	00454245 	subeq	r4, r5, r5, asr #4
    764c:	5f544e49 	svcpl	0x00544e49
    7650:	5f495753 	svcpl	0x00495753
    7654:	31515249 	cmpcc	r1, r9, asr #4
    7658:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
    765c:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    7660:	52495f49 	subpl	r5, r9, #292	; 0x124
    7664:	00313151 	eorseq	r3, r1, r1, asr r1
    7668:	5f544e49 	svcpl	0x00544e49
    766c:	5f495753 	svcpl	0x00495753
    7670:	31515249 	cmpcc	r1, r9, asr #4
    7674:	4e490032 	mcrmi	0, 2, r0, cr9, cr2, {1}
    7678:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    767c:	52495f49 	subpl	r5, r9, #292	; 0x124
    7680:	00333151 	eorseq	r3, r3, r1, asr r1
    7684:	5f544e49 	svcpl	0x00544e49
    7688:	5f495753 	svcpl	0x00495753
    768c:	31515249 	cmpcc	r1, r9, asr #4
    7690:	4e490034 	mcrmi	0, 2, r0, cr9, cr4, {1}
    7694:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    7698:	52495f49 	subpl	r5, r9, #292	; 0x124
    769c:	00353151 	eorseq	r3, r5, r1, asr r1
    76a0:	5f544e49 	svcpl	0x00544e49
    76a4:	5f495753 	svcpl	0x00495753
    76a8:	31515249 	cmpcc	r1, r9, asr #4
    76ac:	4e490036 	mcrmi	0, 2, r0, cr9, cr6, {1}
    76b0:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    76b4:	52495f49 	subpl	r5, r9, #292	; 0x124
    76b8:	00373151 	eorseq	r3, r7, r1, asr r1
    76bc:	5f544e49 	svcpl	0x00544e49
    76c0:	5f495753 	svcpl	0x00495753
    76c4:	31515249 	cmpcc	r1, r9, asr #4
    76c8:	4e490038 	mcrmi	0, 2, r0, cr9, cr8, {1}
    76cc:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    76d0:	52495f49 	subpl	r5, r9, #292	; 0x124
    76d4:	00393151 	eorseq	r3, r9, r1, asr r1
    76d8:	414e4947 	cmpmi	lr, r7, asr #18
    76dc:	4646454b 	strbmi	r4, [r6], -fp, asr #10
    76e0:	50454e00 	subpl	r4, r5, r0, lsl #28
    76e4:	4900454e 	stmdbmi	r0, {r1, r2, r3, r6, r8, sl, lr}
    76e8:	36305152 			; <UNDEFINED> instruction: 0x36305152
    76ec:	61485f36 	cmpvs	r8, r6, lsr pc
    76f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    76f4:	43520072 	cmpmi	r2, #114	; 0x72
    76f8:	004c5254 	subeq	r5, ip, r4, asr r2
    76fc:	4b414e43 	blmi	105b010 <__ram_ret_data_start+0x1057780>
    7700:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    7704:	665f3438 			; <UNDEFINED> instruction: 0x665f3438
    7708:	52494500 	subpl	r4, r9, #0, 10
    770c:	31524351 	cmpcc	r2, r1, asr r3
    7710:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    7714:	3031746e 	eorscc	r7, r1, lr, ror #8
    7718:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
    771c:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
    7720:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    7724:	5f333152 	svcpl	0x00333152
    7728:	43430066 	movtmi	r0, #12390	; 0x3066
    772c:	51004e45 	tstpl	r0, r5, asr #28
    7730:	49697073 	stmdbmi	r9!, {r0, r1, r4, r5, r6, ip, sp, lr}^
    7734:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    7738:	61487172 	hvcvs	34578	; 0x8712
    773c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    7740:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    7744:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    7748:	52495f49 	subpl	r5, r9, #292	; 0x124
    774c:	00303251 	eorseq	r3, r0, r1, asr r2
    7750:	5f544e49 	svcpl	0x00544e49
    7754:	5f495753 	svcpl	0x00495753
    7758:	32515249 	subscc	r5, r1, #-1879048188	; 0x90000004
    775c:	4e490031 	mcrmi	0, 2, r0, cr9, cr1, {1}
    7760:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    7764:	52495f49 	subpl	r5, r9, #292	; 0x124
    7768:	00323251 	eorseq	r3, r2, r1, asr r2
    776c:	5f544e49 	svcpl	0x00544e49
    7770:	5f495753 	svcpl	0x00495753
    7774:	32515249 	subscc	r5, r1, #-1879048188	; 0x90000004
    7778:	4e490033 	mcrmi	0, 2, r0, cr9, cr3, {1}
    777c:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    7780:	52495f49 	subpl	r5, r9, #292	; 0x124
    7784:	00343251 	eorseq	r3, r4, r1, asr r2
    7788:	5f544e49 	svcpl	0x00544e49
    778c:	5f495753 	svcpl	0x00495753
    7790:	32515249 	subscc	r5, r1, #-1879048188	; 0x90000004
    7794:	4e490035 	mcrmi	0, 2, r0, cr9, cr5, {1}
    7798:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    779c:	52495f49 	subpl	r5, r9, #292	; 0x124
    77a0:	00363251 	eorseq	r3, r6, r1, asr r2
    77a4:	5f544e49 	svcpl	0x00544e49
    77a8:	5f495753 	svcpl	0x00495753
    77ac:	32515249 	subscc	r5, r1, #-1879048188	; 0x90000004
    77b0:	4e490037 	mcrmi	0, 2, r0, cr9, cr7, {1}
    77b4:	57535f54 			; <UNDEFINED> instruction: 0x57535f54
    77b8:	52495f49 	subpl	r5, r9, #292	; 0x124
    77bc:	00383251 	eorseq	r3, r8, r1, asr r2
    77c0:	5f544e49 	svcpl	0x00544e49
    77c4:	5f495753 	svcpl	0x00495753
    77c8:	32515249 	subscc	r5, r1, #-1879048188	; 0x90000004
    77cc:	4f440039 	svcmi	0x00440039
    77d0:	53545045 	cmppl	r4, #69	; 0x45
    77d4:	5f325a49 	svcpl	0x00325a49
    77d8:	78450066 	stmdavc	r5, {r1, r2, r5, r6}^
    77dc:	746e6974 	strbtvc	r6, [lr], #-2420	; 0xfffff68c
    77e0:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    77e4:	61487172 	hvcvs	34578	; 0x8712
    77e8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    77ec:	424c0072 	submi	r0, ip, #114	; 0x72
    77f0:	7300454d 	movwvc	r4, #1357	; 0x54d
    77f4:	615f6374 	cmpvs	pc, r4, ror r3	; <UNPREDICTABLE>
    77f8:	615f6364 	cmpvs	pc, r4, ror #6
    77fc:	72636477 	rsbvc	r6, r3, #1996488704	; 0x77000000
    7800:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    7804:	745f646c 	ldrbvc	r6, [pc], #-1132	; 780c <__ram_ret_data_start+0x3f7c>
    7808:	4d424c00 	stclmi	12, cr4, [r2, #-0]
    780c:	41440049 	cmpmi	r4, r9, asr #32
    7810:	49534154 	ldmdbmi	r3, {r2, r4, r6, r8, lr}^
    7814:	5400455a 	strpl	r4, [r0], #-1370	; 0xfffffaa6
    7818:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    781c:	564f3341 	strbpl	r3, [pc], -r1, asr #6
    7820:	7172495f 	cmnvc	r2, pc, asr r9
    7824:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    7828:	0072656c 	rsbseq	r6, r2, ip, ror #10
    782c:	50454f44 	subpl	r4, r5, r4, asr #30
    7830:	5a495354 	bpl	125c588 <__ram_ret_data_start+0x1258cf8>
    7834:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    7838:	4c455356 	mcrrmi	3, 5, r5, r5, cr6
    783c:	69540031 	ldmdbvs	r4, {r0, r4, r5}^
    7840:	3672656d 	ldrbtcc	r6, [r2], -sp, ror #10
    7844:	4d434731 	stclmi	7, cr4, [r3, #-196]	; 0xffffff3c
    7848:	72495f44 	subvc	r5, r9, #68, 30	; 0x110
    784c:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    7850:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    7854:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    7858:	665f3336 			; <UNDEFINED> instruction: 0x665f3336
    785c:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    7860:	4957535f 	ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    7864:	5152495f 	cmppl	r2, pc, asr r9
    7868:	49003033 	stmdbmi	r0, {r0, r1, r4, r5, ip, sp}
    786c:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    7870:	495f4957 	ldmdbmi	pc, {r0, r1, r2, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    7874:	31335152 	teqcc	r3, r2, asr r1
    7878:	4f435000 	svcmi	0x00435000
    787c:	5f33524e 	svcpl	0x0033524e
    7880:	69540066 	ldmdbvs	r4, {r1, r2, r5, r6}^
    7884:	4172656d 	cmnmi	r2, sp, ror #10
    7888:	5f445531 	svcpl	0x00445531
    788c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    7890:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    7894:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    7898:	49535443 	ldmdbmi	r3, {r0, r1, r6, sl, ip, lr}^
    789c:	665f395a 			; <UNDEFINED> instruction: 0x665f395a
    78a0:	6d654d00 	stclvs	13, cr4, [r5, #-0]
    78a4:	616e614d 	cmnvs	lr, sp, asr #2
    78a8:	485f6567 	ldmdami	pc, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    78ac:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    78b0:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    78b4:	31315152 	teqcc	r1, r2, asr r1
    78b8:	61485f37 	cmpvs	r8, r7, lsr pc
    78bc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    78c0:	53560072 	cmppl	r6, #114	; 0x72
    78c4:	784c4553 	stmdavc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    78c8:	434d4c00 	movtmi	r4, #56320	; 0xdc00
    78cc:	4c00554c 	cfstr32mi	mvfx5, [r0], {76}	; 0x4c
    78d0:	564c434d 	strbpl	r4, [ip], -sp, asr #6
    78d4:	434d4c00 	movtmi	r4, #56320	; 0xdc00
    78d8:	4900574c 	stmdbmi	r0, {r2, r3, r6, r8, r9, sl, ip, lr}
    78dc:	32315152 	eorscc	r5, r1, #-2147483628	; 0x80000014
    78e0:	61485f30 	cmpvs	r8, r0, lsr pc
    78e4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    78e8:	63460072 	movtvs	r0, #24690	; 0x6072
    78ec:	646e456d 	strbtvs	r4, [lr], #-1389	; 0xfffffa93
    78f0:	7172495f 	cmnvc	r2, pc, asr r9
    78f4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    78f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    78fc:	4e494348 	cdpmi	3, 4, cr4, cr9, cr8, {2}
    7900:	665f3954 			; <UNDEFINED> instruction: 0x665f3954
    7904:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    7908:	4153555f 	cmpmi	r3, pc, asr r5
    790c:	5f345452 	svcpl	0x00345452
    7910:	49004945 	stmdbmi	r0, {r0, r2, r6, r8, fp, lr}
    7914:	5450454e 	ldrbpl	r4, [r0], #-1358	; 0xfffffab2
    7918:	56415346 	strbpl	r5, [r1], -r6, asr #6
    791c:	41545300 	cmpmi	r4, r0, lsl #6
    7920:	53004143 	movwpl	r4, #323	; 0x143
    7924:	42434154 	submi	r4, r3, #84, 2
    7928:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    792c:	32367265 	eorscc	r7, r6, #1342177286	; 0x50000006
    7930:	5f564f47 	svcpl	0x00564f47
    7934:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    7938:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    793c:	46007265 	strmi	r7, [r0], -r5, ror #4
    7940:	5f434d52 	svcpl	0x00434d52
    7944:	54440066 	strbpl	r0, [r4], #-102	; 0xffffff9a
    7948:	5f524155 	svcpl	0x00524155
    794c:	50440066 	subpl	r0, r4, r6, rrx
    7950:	004c5352 	subeq	r5, ip, r2, asr r3
    7954:	41504d43 	cmpmi	r0, r3, asr #26
    7958:	665f3852 			; <UNDEFINED> instruction: 0x665f3852
    795c:	50434800 	subpl	r4, r3, r0, lsl #16
    7960:	4e003441 	cdpmi	4, 0, cr3, cr0, cr1, {2}
    7964:	5243494d 	subpl	r4, r3, #1261568	; 0x134000
    7968:	7300665f 	movwvc	r6, #1631	; 0x65f
    796c:	755f6374 	ldrbvc	r6, [pc, #-884]	; 7600 <__ram_ret_data_start+0x3d70>
    7970:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    7974:	6961685f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}^
    7978:	665f746e 	ldrbvs	r7, [pc], -lr, ror #8
    797c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    7980:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    7984:	545f544e 	ldrbpl	r5, [pc], #-1102	; 798c <__ram_ret_data_start+0x40fc>
    7988:	3130524d 	teqcc	r0, sp, asr #4
    798c:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    7990:	4e490041 	cdpmi	0, 4, cr0, cr9, cr1, {2}
    7994:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    7998:	5f313052 	svcpl	0x00313052
    799c:	424d4347 	submi	r4, sp, #469762049	; 0x1c000001
    79a0:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    79a4:	5f4c4553 	svcpl	0x004c4553
    79a8:	4d430066 	stclmi	0, cr0, [r3, #-408]	; 0xfffffe68
    79ac:	00334650 	eorseq	r4, r3, r0, asr r6
    79b0:	534c5a4e 	movtpl	r5, #51790	; 0xca4e
    79b4:	4b53484f 	blmi	14d9af8 <__ram_ret_data_start+0x14d6268>
    79b8:	504d4300 	subpl	r4, sp, r0, lsl #6
    79bc:	49003746 	stmdbmi	r0, {r1, r2, r6, r8, r9, sl, ip, sp}
    79c0:	545f544e 	ldrbpl	r5, [pc], #-1102	; 79c8 <__ram_ret_data_start+0x4138>
    79c4:	3641524d 	strbcc	r5, [r1], -sp, asr #4
    79c8:	46564f5f 	usaxmi	r4, r6, pc	; <UNPREDICTABLE>
    79cc:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    79d0:	414d445f 	cmpmi	sp, pc, asr r4
    79d4:	43545f32 	cmpmi	r4, #50, 30	; 0xc8
    79d8:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
    79dc:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    79e0:	545f3241 	ldrbpl	r3, [pc], #-577	; 79e8 <__ram_ret_data_start+0x4158>
    79e4:	49003143 	stmdbmi	r0, {r0, r1, r6, r8, ip, sp}
    79e8:	445f544e 	ldrbmi	r5, [pc], #-1102	; 79f0 <__ram_ret_data_start+0x4160>
    79ec:	5f32414d 	svcpl	0x0032414d
    79f0:	00324354 	eorseq	r4, r2, r4, asr r3
    79f4:	5f544e49 	svcpl	0x00544e49
    79f8:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    79fc:	3343545f 	movtcc	r5, #13407	; 0x345f
    7a00:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    7a04:	665f3835 			; <UNDEFINED> instruction: 0x665f3835
    7a08:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    7a0c:	665f3132 			; <UNDEFINED> instruction: 0x665f3132
    7a10:	44544400 	ldrbmi	r4, [r4], #-1024	; 0xfffffc00
    7a14:	54440041 	strbpl	r0, [r4], #-65	; 0xffffffbf
    7a18:	44004244 	strmi	r4, [r0], #-580	; 0xfffffdbc
    7a1c:	5450454f 	ldrbpl	r4, [r0], #-1359	; 0xfffffab1
    7a20:	335a4953 	cmpcc	sl, #1359872	; 0x14c000
    7a24:	454f4400 	strbmi	r4, [pc, #-1024]	; 762c <__ram_ret_data_start+0x3d9c>
    7a28:	49535450 	ldmdbmi	r3, {r4, r6, sl, ip, lr}^
    7a2c:	4800345a 	stmdami	r0, {r1, r3, r4, r6, sl, ip, sp}
    7a30:	49535443 	ldmdbmi	r3, {r0, r1, r6, sl, ip, lr}^
    7a34:	5f31315a 	svcpl	0x0031315a
    7a38:	45520066 	ldrbmi	r0, [r2, #-102]	; 0xffffff9a
    7a3c:	56524553 			; <UNDEFINED> instruction: 0x56524553
    7a40:	30314445 	eorscc	r4, r1, r5, asr #8
    7a44:	74730038 	ldrbtvc	r0, [r3], #-56	; 0xffffffc8
    7a48:	61635f63 	cmnvs	r3, r3, ror #30
    7a4c:	74725f6e 	ldrbtvc	r5, [r2], #-3950	; 0xfffff092
    7a50:	665f6569 	ldrbvs	r6, [pc], -r9, ror #10
    7a54:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    7a58:	4500745f 	strmi	r7, [r0, #-1119]	; 0xfffffba1
    7a5c:	4b50504f 	blmi	141bba0 <__ram_ret_data_start+0x1418310>
    7a60:	004c554c 	subeq	r5, ip, ip, asr #10
    7a64:	5f544e49 	svcpl	0x00544e49
    7a68:	4d4d4346 	stclmi	3, cr4, [sp, #-280]	; 0xfffffee8
    7a6c:	49444e45 	stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^
    7a70:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    7a74:	34417265 	strbcc	r7, [r1], #-613	; 0xfffffd9b
    7a78:	495f4455 	ldmdbmi	pc, {r0, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
    7a7c:	61487172 	hvcvs	34578	; 0x8712
    7a80:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    7a84:	69540072 	ldmdbvs	r4, {r1, r4, r5, r6}^
    7a88:	3672656d 	ldrbtcc	r6, [r2], -sp, ror #10
    7a8c:	4d434732 	stclmi	7, cr4, [r3, #-200]	; 0xffffff38
    7a90:	72495f43 	subvc	r5, r9, #268	; 0x10c
    7a94:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    7a98:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    7a9c:	454f4400 	strbmi	r4, [pc, #-1024]	; 76a4 <__ram_ret_data_start+0x3e14>
    7aa0:	544e4950 	strbpl	r4, [lr], #-2384	; 0xfffff6b0
    7aa4:	4f440031 	svcmi	0x00440031
    7aa8:	4e495045 	cdpmi	0, 4, cr5, cr9, cr5, {2}
    7aac:	53003354 	movwpl	r3, #852	; 0x354
    7ab0:	54316970 	ldrtpl	r6, [r1], #-2416	; 0xfffff690
    7ab4:	706d4578 	rsbvc	r4, sp, r8, ror r5
    7ab8:	495f7974 	ldmdbmi	pc, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    7abc:	61487172 	hvcvs	34578	; 0x8712
    7ac0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    7ac4:	57410072 	smlsldxpl	r0, r1, r2, r0
    7ac8:	53484344 	movtpl	r4, #33604	; 0x8344
    7acc:	665f3152 			; <UNDEFINED> instruction: 0x665f3152
    7ad0:	51524900 	cmppl	r2, r0, lsl #18
    7ad4:	5f353130 	svcpl	0x00353130
    7ad8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    7adc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    7ae0:	46455444 	strbmi	r5, [r5], -r4, asr #8
    7ae4:	54535300 	ldrbpl	r5, [r3], #-768	; 0xfffffd00
    7ae8:	00303152 	eorseq	r3, r0, r2, asr r1
    7aec:	52545353 	subspl	r5, r4, #1275068417	; 0x4c000001
    7af0:	53003131 	movwpl	r3, #305	; 0x131
    7af4:	31525453 	cmpcc	r2, r3, asr r4
    7af8:	53530032 	cmppl	r3, #50	; 0x32
    7afc:	33315254 	teqcc	r1, #84, 4	; 0x40000005
    7b00:	54535300 	ldrbpl	r5, [r3], #-768	; 0xfffffd00
    7b04:	00343152 	eorseq	r3, r4, r2, asr r1
    7b08:	42504348 	subsmi	r4, r0, #72, 6	; 0x20000001
    7b0c:	52490030 	subpl	r0, r9, #48	; 0x30
    7b10:	33363051 	teqcc	r6, #81	; 0x51
    7b14:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    7b18:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    7b1c:	50434800 	subpl	r4, r3, r0, lsl #16
    7b20:	44003142 	strmi	r3, [r0], #-322	; 0xfffffebe
    7b24:	54504549 	ldrbpl	r4, [r0], #-1353	; 0xfffffab7
    7b28:	5f324658 	svcpl	0x00324658
    7b2c:	43480066 	movtmi	r0, #32870	; 0x8066
    7b30:	00344250 	eorseq	r4, r4, r0, asr r2
    7b34:	4c465852 	mcrrmi	8, 5, r5, r6, cr2
    7b38:	4800454e 	stmdami	r0, {r1, r2, r3, r6, r8, sl, lr}
    7b3c:	35425043 	strbcc	r5, [r2, #-67]	; 0xffffffbd
    7b40:	45544500 	ldrbmi	r4, [r4, #-1280]	; 0xfffffb00
    7b44:	4500364e 	strmi	r3, [r0, #-1614]	; 0xfffff9b2
    7b48:	314e4554 	cmpcc	lr, r4, asr r5
    7b4c:	45544500 	ldrbmi	r4, [r4, #-1280]	; 0xfffffb00
    7b50:	4500324e 	strmi	r3, [r0, #-590]	; 0xfffffdb2
    7b54:	334e4554 	movtcc	r4, #58708	; 0xe554
    7b58:	45544500 	ldrbmi	r4, [r4, #-1280]	; 0xfffffb00
    7b5c:	4500344e 	strmi	r3, [r0, #-1102]	; 0xfffffbb2
    7b60:	354e4554 	strbcc	r4, [lr, #-1364]	; 0xfffffaac
    7b64:	414c4600 	cmpmi	ip, r0, lsl #12
    7b68:	504f5f47 	subpl	r5, pc, r7, asr #30
    7b6c:	45544500 	ldrbmi	r4, [r4, #-1280]	; 0xfffffb00
    7b70:	4500374e 	strmi	r3, [r0, #-1870]	; 0xfffff8b2
    7b74:	384e4554 	stmdacc	lr, {r2, r4, r6, r8, sl, lr}^
    7b78:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    7b7c:	5f333431 	svcpl	0x00333431
    7b80:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    7b84:	464f4e00 	strbmi	r4, [pc], -r0, lsl #28
    7b88:	544b4349 	strbpl	r4, [fp], #-841	; 0xfffffcb7
    7b8c:	4f4e0041 	svcmi	0x004e0041
    7b90:	4b434946 	blmi	10da0b0 <__ram_ret_data_start+0x10d6820>
    7b94:	43004254 	movwmi	r4, #596	; 0x254
    7b98:	5442524c 	strbpl	r5, [r2], #-588	; 0xfffffdb4
    7b9c:	4f4e0043 	svcmi	0x004e0043
    7ba0:	4b434946 	blmi	10da0c0 <__ram_ret_data_start+0x10d6830>
    7ba4:	42004754 	andmi	r4, r0, #84, 14	; 0x1500000
    7ba8:	00314553 	eorseq	r4, r1, r3, asr r5
    7bac:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    7bb0:	53313672 	teqpl	r1, #119537664	; 0x7200000
    7bb4:	5f414d43 	svcpl	0x00414d43
    7bb8:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    7bbc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    7bc0:	43007265 	movwmi	r7, #613	; 0x265
    7bc4:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    7bc8:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    7bcc:	31746e49 	cmncc	r4, r9, asr #28
    7bd0:	495f3033 	ldmdbmi	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    7bd4:	006e5152 	rsbeq	r5, lr, r2, asr r1
    7bd8:	41455342 	cmpmi	r5, r2, asr #6
    7bdc:	45534200 	ldrbmi	r4, [r3, #-512]	; 0xfffffe00
    7be0:	74730042 	ldrbtvc	r0, [r3], #-66	; 0xffffffbe
    7be4:	66655f63 	strbtvs	r5, [r5], -r3, ror #30
    7be8:	6d6d5f6d 	stclvs	15, cr5, [sp, #-436]!	; 0xfffffe4c
    7bec:	65725f66 	ldrbvs	r5, [r2, #-3942]!	; 0xfffff09a
    7bf0:	3072636d 	rsbscc	r6, r2, sp, ror #6
    7bf4:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    7bf8:	745f646c 	ldrbvc	r6, [pc], #-1132	; 7c00 <__ram_ret_data_start+0x4370>
    7bfc:	41574500 	cmpmi	r7, r0, lsl #10
    7c00:	53004e52 	movwpl	r4, #3666	; 0xe52
    7c04:	36314c45 	ldrtcc	r4, [r1], -r5, asr #24
    7c08:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    7c0c:	555f544e 	ldrbpl	r5, [pc, #-1102]	; 77c6 <__ram_ret_data_start+0x3f36>
    7c10:	53464253 	movtpl	r4, #25171	; 0x6253
    7c14:	424c475f 	submi	r4, ip, #24903680	; 0x17c0000
    7c18:	45534200 	ldrbmi	r4, [r3, #-512]	; 0xfffffe00
    7c1c:	434f0050 	movtmi	r0, #61520	; 0xf050
    7c20:	4856524d 	ldmdami	r6, {r0, r2, r3, r6, r9, ip, lr}^
    7c24:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
    7c28:	6f436d66 	svcvs	0x00436d66
    7c2c:	7272456c 	rsbsvc	r4, r2, #108, 10	; 0x1b000000
    7c30:	7172495f 	cmnvc	r2, pc, asr r9
    7c34:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    7c38:	0072656c 	rsbseq	r6, r2, ip, ror #10
    7c3c:	45494d4e 	strbmi	r4, [r9, #-3406]	; 0xfffff2b2
    7c40:	665f524e 	ldrbvs	r5, [pc], -lr, asr #4
    7c44:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    7c48:	53495f43 	movtpl	r5, #40771	; 0x9f43
    7c4c:	425f5245 	subsmi	r5, pc, #1342177284	; 0x50000004
    7c50:	52004b41 	andpl	r4, r0, #66560	; 0x10400
    7c54:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    7c58:	31444556 	cmpcc	r4, r6, asr r5
    7c5c:	49003231 	stmdbmi	r0, {r0, r4, r5, r9, ip, sp}
    7c60:	3530746e 	ldrcc	r7, [r0, #-1134]!	; 0xfffffb92
    7c64:	52495f39 	subpl	r5, r9, #57, 30	; 0xe4
    7c68:	73006e51 	movwvc	r6, #3665	; 0xe51
    7c6c:	755f6374 	ldrbvc	r6, [pc, #-884]	; 7900 <__ram_ret_data_start+0x4070>
    7c70:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    7c74:	7463645f 	strbtvc	r6, [r3], #-1119	; 0xfffffba1
    7c78:	69665f6c 	stmdbvs	r6!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    7c7c:	5f646c65 	svcpl	0x00646c65
    7c80:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
    7c84:	61635f63 	cmnvs	r3, r3, ror #30
    7c88:	63745f6e 	cmnvs	r4, #440	; 0x1b8
    7c8c:	665f646d 	ldrbvs	r6, [pc], -sp, ror #8
    7c90:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    7c94:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    7c98:	3430746e 	ldrtcc	r7, [r0], #-1134	; 0xfffffb92
    7c9c:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    7ca0:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    7ca4:	545f544e 	ldrbpl	r5, [pc], #-1102	; 7cac <__ram_ret_data_start+0x441c>
    7ca8:	3336524d 	teqcc	r6, #-805306364	; 0xd0000004
    7cac:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    7cb0:	4e490041 	cdpmi	0, 4, cr0, cr9, cr1, {2}
    7cb4:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    7cb8:	5f333652 	svcpl	0x00333652
    7cbc:	424d4347 	submi	r4, sp, #469762049	; 0x1c000001
    7cc0:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    7cc4:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    7cc8:	475f3336 	smmlarmi	pc, r6, r3, r3	; <UNPREDICTABLE>
    7ccc:	00434d43 	subeq	r4, r3, r3, asr #26
    7cd0:	5f544e49 	svcpl	0x00544e49
    7cd4:	36524d54 			; <UNDEFINED> instruction: 0x36524d54
    7cd8:	43475f33 	movtmi	r5, #32563	; 0x7f33
    7cdc:	4900444d 	stmdbmi	r0, {r0, r2, r3, r6, sl, lr}
    7ce0:	545f544e 	ldrbpl	r5, [pc], #-1102	; 7ce8 <__ram_ret_data_start+0x4458>
    7ce4:	3336524d 	teqcc	r6, #-805306364	; 0xd0000004
    7ce8:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    7cec:	4e490045 	cdpmi	0, 4, cr0, cr9, cr5, {2}
    7cf0:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    7cf4:	5f333652 	svcpl	0x00333652
    7cf8:	464d4347 	strbmi	r4, [sp], -r7, asr #6
    7cfc:	63747300 	cmnvs	r4, #0, 6
    7d00:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    7d04:	6d68635f 	stclvs	3, cr6, [r8, #-380]!	; 0xfffffe84
    7d08:	31727875 	cmncc	r2, r5, ror r8
    7d0c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    7d10:	745f646c 	ldrbvc	r6, [pc], #-1132	; 7d18 <__ram_ret_data_start+0x4488>
    7d14:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    7d18:	5f333330 	svcpl	0x00333330
    7d1c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    7d20:	75634400 	strbvc	r4, [r3, #-1024]!	; 0xfffffc00
    7d24:	72495f34 	subvc	r5, r9, #52, 30	; 0xd0
    7d28:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    7d2c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    7d30:	5f344d00 	svcpl	0x00344d00
    7d34:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    7d38:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    7d3c:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    7d40:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    7d44:	53555f54 	cmppl	r5, #84, 30	; 0x150
    7d48:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
    7d4c:	4f54525f 	svcmi	0x0054525f
    7d50:	52504800 	subspl	r4, r0, #0, 16
    7d54:	00665f54 	rsbeq	r5, r6, r4, asr pc
    7d58:	50554348 	subspl	r4, r5, r8, asr #6
    7d5c:	00665f52 	rsbeq	r5, r6, r2, asr pc
    7d60:	5f637473 	svcpl	0x00637473
    7d64:	5f626d65 	svcpl	0x00626d65
    7d68:	6c6d7770 	stclvs	7, cr7, [sp], #-448	; 0xfffffe40
    7d6c:	69665f76 	stmdbvs	r6!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    7d70:	5f646c65 	svcpl	0x00646c65
    7d74:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
    7d78:	32495f54 	subcc	r5, r9, #84, 30	; 0x150
    7d7c:	525f3353 	subspl	r3, pc, #1275068417	; 0x4c000001
    7d80:	51524958 	cmppl	r2, r8, asr r9
    7d84:	0054554f 	subseq	r5, r4, pc, asr #10
    7d88:	30746e49 	rsbscc	r6, r4, r9, asr #28
    7d8c:	495f3032 	ldmdbmi	pc, {r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    7d90:	006e5152 	rsbeq	r5, lr, r2, asr r1
    7d94:	5f637473 	svcpl	0x00637473
    7d98:	5f616d64 	svcpl	0x00616d64
    7d9c:	67666372 			; <UNDEFINED> instruction: 0x67666372
    7da0:	5f6c7463 	svcpl	0x006c7463
    7da4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    7da8:	00745f64 	rsbseq	r5, r4, r4, ror #30
    7dac:	5f544e49 	svcpl	0x00544e49
    7db0:	5f424d45 	svcpl	0x00424d45
    7db4:	00305247 	eorseq	r5, r0, r7, asr #4
    7db8:	5f544e49 	svcpl	0x00544e49
    7dbc:	5f424d45 	svcpl	0x00424d45
    7dc0:	00315247 	eorseq	r5, r1, r7, asr #4
    7dc4:	5f544e49 	svcpl	0x00544e49
    7dc8:	5f424d45 	svcpl	0x00424d45
    7dcc:	00325247 	eorseq	r5, r2, r7, asr #4
    7dd0:	5f544e49 	svcpl	0x00544e49
    7dd4:	5f424d45 	svcpl	0x00424d45
    7dd8:	00335247 	eorseq	r5, r3, r7, asr #4
    7ddc:	45475254 	strbmi	r5, [r7, #-596]	; 0xfffffdac
    7de0:	4100424e 	tstmi	r0, lr, asr #4
    7de4:	4e454354 	mcrmi	3, 2, r4, cr5, cr4, {2}
    7de8:	58524700 	ldmdapl	r2, {r8, r9, sl, lr}^
    7dec:	50535453 	subspl	r5, r3, r3, asr r4
    7df0:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    7df4:	575f544e 	ldrbpl	r5, [pc, -lr, asr #8]
    7df8:	45004e49 	strmi	r4, [r0, #-3657]	; 0xfffff1b7
    7dfc:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
    7e00:	61766e49 	cmnvs	r6, r9, asr #28
    7e04:	4d64696c 			; <UNDEFINED> instruction: 0x4d64696c
    7e08:	0065646f 	rsbeq	r6, r5, pc, ror #8
    7e0c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    7e10:	47333672 			; <UNDEFINED> instruction: 0x47333672
    7e14:	5f424d43 	svcpl	0x00424d43
    7e18:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    7e1c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    7e20:	53007265 	movwpl	r7, #613	; 0x265
    7e24:	56525343 	ldrbpl	r5, [r2], -r3, asr #6
    7e28:	00665f48 	rsbeq	r5, r6, r8, asr #30
    7e2c:	52425355 	subpl	r5, r2, #1409286145	; 0x54000001
    7e30:	53005453 	movwpl	r5, #1107	; 0x453
    7e34:	54336970 	ldrtpl	r6, [r3], #-2416	; 0xfffff690
    7e38:	706d4578 	rsbvc	r4, sp, r8, ror r5
    7e3c:	495f7974 	ldmdbmi	pc, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    7e40:	61487172 	hvcvs	34578	; 0x8712
    7e44:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    7e48:	43470072 	movtmi	r0, #28786	; 0x7072
    7e4c:	5f52444d 	svcpl	0x0052444d
    7e50:	49440066 	stmdbmi	r4, {r1, r2, r5, r6}^
    7e54:	4100434e 	tstmi	r0, lr, asr #6
    7e58:	41314344 	teqmi	r1, r4, asr #6
    7e5c:	7172495f 	cmnvc	r2, pc, asr r9
    7e60:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    7e64:	0072656c 	rsbseq	r6, r2, ip, ror #10
    7e68:	4e494348 	cdpmi	3, 4, cr4, cr9, cr8, {2}
    7e6c:	4b534d54 	blmi	14db3c4 <__ram_ret_data_start+0x14d7b34>
    7e70:	48003031 	stmdami	r0, {r0, r4, r5, ip, sp}
    7e74:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    7e78:	314b534d 	cmpcc	fp, sp, asr #6
    7e7c:	4e490031 	mcrmi	0, 2, r0, cr9, cr1, {1}
    7e80:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    7e84:	5f333452 	svcpl	0x00333452
    7e88:	46445547 	strbmi	r5, [r4], -r7, asr #10
    7e8c:	44565000 	ldrbmi	r5, [r6], #-0
    7e90:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    7e94:	49434800 	stmdbmi	r3, {fp, lr}^
    7e98:	534d544e 	movtpl	r5, #54350	; 0xd44e
    7e9c:	665f324b 	ldrbvs	r3, [pc], -fp, asr #4
    7ea0:	63747300 	cmnvs	r4, #0, 6
    7ea4:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    7ea8:	705f7366 	subsvc	r7, pc, r6, ror #6
    7eac:	63636763 	cmnvs	r3, #25952256	; 0x18c0000
    7eb0:	665f6c74 			; <UNDEFINED> instruction: 0x665f6c74
    7eb4:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    7eb8:	4c00745f 	cfstrsmi	mvf7, [r0], {95}	; 0x5f
    7ebc:	4855434d 	ldmdami	r5, {r0, r2, r3, r6, r8, r9, lr}^
    7ec0:	434d4c00 	movtmi	r4, #56320	; 0xdc00
    7ec4:	52004c55 	andpl	r4, r0, #21760	; 0x5500
    7ec8:	544e4345 	strbpl	r4, [lr], #-837	; 0xfffffcbb
    7ecc:	4d484600 	stclmi	6, cr4, [r8, #-0]
    7ed0:	5300444f 	movwpl	r4, #1103	; 0x44f
    7ed4:	56503053 			; <UNDEFINED> instruction: 0x56503053
    7ed8:	4f4c5300 	svcmi	0x004c5300
    7edc:	4d005757 	stcmi	7, cr5, [r0, #-348]	; 0xfffffea4
    7ee0:	44535f34 	ldrbmi	r5, [r3], #-3892	; 0xfffff0cc
    7ee4:	5f434f49 	svcpl	0x00434f49
    7ee8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    7eec:	00666544 	rsbeq	r6, r6, r4, asr #10
    7ef0:	5f637473 	svcpl	0x00637473
    7ef4:	36726d74 			; <UNDEFINED> instruction: 0x36726d74
    7ef8:	6474645f 	ldrbtvs	r6, [r4], #-1119	; 0xfffffba1
    7efc:	665f7262 	ldrbvs	r7, [pc], -r2, ror #4
    7f00:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    7f04:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    7f08:	49445332 	stmdbmi	r4, {r1, r4, r5, r8, r9, ip, lr}^
    7f0c:	534d0056 	movtpl	r0, #53334	; 0xd056
    7f10:	53004953 	movwpl	r4, #2387	; 0x953
    7f14:	4c4c4154 	stfmie	f4, [ip], {84}	; 0x54
    7f18:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    7f1c:	46585450 			; <UNDEFINED> instruction: 0x46585450
    7f20:	61480035 	cmpvs	r8, r5, lsr r0
    7f24:	61466472 	hvcvs	26178	; 0x6642
    7f28:	5f746c75 	svcpl	0x00746c75
    7f2c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    7f30:	0072656c 	rsbseq	r6, r2, ip, ror #10
    7f34:	50304453 	eorspl	r4, r0, r3, asr r4
    7f38:	535f4449 	cmppl	pc, #1224736768	; 0x49000000
    7f3c:	464e5645 	strbmi	r5, [lr], -r5, asr #12
    7f40:	4c004d52 	stcmi	13, cr4, [r0], {82}	; 0x52
    7f44:	4856434d 	ldmdami	r6, {r0, r2, r3, r6, r8, r9, lr}^
    7f48:	434d4c00 	movtmi	r4, #56320	; 0xdc00
    7f4c:	49004c56 	stmdbmi	r0, {r1, r2, r4, r6, sl, fp, lr}
    7f50:	3930746e 	ldmdbcc	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    7f54:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    7f58:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
    7f5c:	5f524649 	svcpl	0x00524649
    7f60:	52540066 	subspl	r0, r4, #102	; 0x66
    7f64:	5f525347 	svcpl	0x00525347
    7f68:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    7f6c:	32383074 	eorscc	r3, r8, #116	; 0x74
    7f70:	5152495f 	cmppl	r2, pc, asr r9
    7f74:	5452006e 	ldrbpl	r0, [r2], #-110	; 0xffffff92
    7f78:	00554349 	subseq	r4, r5, r9, asr #6
    7f7c:	43495452 	movtmi	r5, #37970	; 0x9452
    7f80:	54520056 	ldrbpl	r0, [r2], #-86	; 0xffffffaa
    7f84:	00574349 	subseq	r4, r7, r9, asr #6
    7f88:	464d4353 			; <UNDEFINED> instruction: 0x464d4353
    7f8c:	00665f52 	rsbeq	r5, r6, r2, asr pc
    7f90:	5254534d 	subspl	r5, r4, #872415233	; 0x34000001
    7f94:	45434d00 	strbmi	r4, [r3, #-3328]	; 0xfffff300
    7f98:	00554843 	subseq	r4, r5, r3, asr #16
    7f9c:	4345434d 	movtmi	r4, #21325	; 0x534d
    7fa0:	4d005648 	stcmi	6, cr5, [r0, #-288]	; 0xfffffee0
    7fa4:	48434543 	stmdami	r3, {r0, r1, r6, r8, sl, lr}^
    7fa8:	504f0057 	subpl	r0, pc, r7, asr r0	; <UNPREDICTABLE>
    7fac:	55484355 	strbpl	r4, [r8, #-853]	; 0xfffffcab
    7fb0:	4d4c0048 	stclmi	0, cr0, [ip, #-288]	; 0xfffffee0
    7fb4:	00485743 	subeq	r5, r8, r3, asr #14
    7fb8:	57434d4c 	strbpl	r4, [r3, -ip, asr #26]
    7fbc:	344d004c 	strbcc	r0, [sp], #-76	; 0xffffffb4
    7fc0:	5053515f 	subspl	r5, r3, pc, asr r1
    7fc4:	79545f49 	ldmdbvc	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
    7fc8:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    7fcc:	54530066 	ldrbpl	r0, [r3], #-102	; 0xffffff9a
    7fd0:	50545341 	subspl	r5, r4, r1, asr #6
    7fd4:	53004153 	movwpl	r4, #339	; 0x153
    7fd8:	54534154 	ldrbpl	r4, [r3], #-340	; 0xfffffeac
    7fdc:	00425350 	subeq	r5, r2, r0, asr r3
    7fe0:	46504f45 	ldrbmi	r4, [r0], -r5, asr #30
    7fe4:	454c4300 	strbmi	r4, [ip, #-768]	; 0xfffffd00
    7fe8:	00535241 	subseq	r5, r3, r1, asr #4
    7fec:	54534552 	ldrbpl	r4, [r3], #-1362	; 0xfffffaae
    7ff0:	52005059 	andpl	r5, r0, #89	; 0x59
    7ff4:	55444954 	strbpl	r4, [r4, #-2388]	; 0xfffff6ac
    7ff8:	49545200 	ldmdbmi	r4, {r9, ip, lr}^
    7ffc:	52005644 	andpl	r5, r0, #68, 12	; 0x4400000
    8000:	57444954 	smlsldpl	r4, r4, r4, r9	; <UNPREDICTABLE>
    8004:	504f4500 	subpl	r4, pc, r0, lsl #10
    8008:	554c4355 	strbpl	r4, [ip, #-853]	; 0xfffffcab
    800c:	504f004c 	subpl	r0, pc, ip, asr #32
    8010:	56484355 			; <UNDEFINED> instruction: 0x56484355
    8014:	70530048 	subsvc	r0, r3, r8, asr #32
    8018:	72453469 	subvc	r3, r5, #1761607680	; 0x69000000
    801c:	72495f72 	subvc	r5, r9, #456	; 0x1c8
    8020:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    8024:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    8028:	63747300 	cmnvs	r4, #0, 6
    802c:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    8030:	76635f34 	uqasxvc	r5, r3, r4
    8034:	665f7270 			; <UNDEFINED> instruction: 0x665f7270
    8038:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    803c:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    8040:	52495f4d 	subpl	r5, r9, #308	; 0x134
    8044:	4f006e51 	svcmi	0x00006e51
    8048:	4e495045 	cdpmi	0, 4, cr5, cr9, cr5, {2}
    804c:	5f004d54 	svcpl	0x00004d54
    8050:	4253495f 	subsmi	r4, r3, #1556480	; 0x17c000
    8054:	4e435000 	cdpmi	0, 4, cr5, cr3, cr0, {0}
    8058:	73004554 	movwvc	r4, #1364	; 0x554
    805c:	755f6374 	ldrbvc	r6, [pc, #-884]	; 7cf0 <__ram_ret_data_start+0x4460>
    8060:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    8064:	5f72735f 	svcpl	0x0072735f
    8068:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    806c:	00745f64 	rsbseq	r5, r4, r4, ror #30
    8070:	31616d44 	cmncc	r1, r4, asr #26
    8074:	5f326354 	svcpl	0x00326354
    8078:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    807c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    8080:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
    8084:	00465249 	subeq	r5, r6, r9, asr #4
    8088:	52534343 	subspl	r4, r3, #201326593	; 0xc000001
    808c:	4e435000 	cdpmi	0, 4, cr5, cr3, cr0, {0}
    8090:	54005354 	strpl	r5, [r0], #-852	; 0xfffffcac
    8094:	00544452 	subseq	r4, r4, r2, asr r4
    8098:	31515249 	cmpcc	r1, r9, asr #4
    809c:	485f3332 	ldmdami	pc, {r1, r4, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    80a0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    80a4:	53007265 	movwpl	r7, #613	; 0x265
    80a8:	55525343 	ldrbpl	r5, [r2, #-835]	; 0xfffffcbd
    80ac:	00665f4c 	rsbeq	r5, r6, ip, asr #30
    80b0:	55504f45 	ldrbpl	r4, [r0, #-3909]	; 0xfffff0bb
    80b4:	4c564c43 	mrrcmi	12, 4, r4, r6, cr3
    80b8:	43564100 	cmpmi	r6, #0, 2
    80bc:	4c455348 	mcrrmi	3, 4, r5, r5, cr8
    80c0:	65003631 	strvs	r3, [r0, #-1585]	; 0xfffff9cf
    80c4:	6168536e 	cmnvs	r8, lr, ror #6
    80c8:	72496572 	subvc	r6, r9, #478150656	; 0x1c800000
    80cc:	73694471 	cmnvc	r9, #1895825408	; 0x71000000
    80d0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    80d4:	55504f00 	ldrbpl	r4, [r0, #-3840]	; 0xfffff100
    80d8:	48574843 	ldmdami	r7, {r0, r1, r6, fp, lr}^
    80dc:	30484300 	subcc	r4, r8, r0, lsl #6
    80e0:	58554d38 	ldmdapl	r5, {r3, r4, r5, r8, sl, fp, lr}^
    80e4:	464f5300 	strbmi	r5, [pc], -r0, lsl #6
    80e8:	4550004d 	ldrbmi	r0, [r0, #-77]	; 0xffffffb3
    80ec:	5f524152 	svcpl	0x00524152
    80f0:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    80f4:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xfffff09d
    80f8:	67705f63 	ldrbvs	r5, [r0, -r3, ror #30]!
    80fc:	72736761 	rsbsvc	r6, r3, #25427968	; 0x1840000
    8100:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    8104:	745f646c 	ldrbvc	r6, [pc], #-1132	; 810c <__ram_ret_data_start+0x487c>
    8108:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    810c:	32534c5f 	subscc	r4, r3, #24320	; 0x5f00
    8110:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    8114:	4153555f 	cmpmi	r3, pc, asr r5
    8118:	5f345452 	svcpl	0x00345452
    811c:	49004952 	stmdbmi	r0, {r1, r4, r6, r8, fp, lr}
    8120:	52336332 	eorspl	r6, r3, #-939524096	; 0xc8000000
    8124:	646e4578 	strbtvs	r4, [lr], #-1400	; 0xfffffa88
    8128:	7172495f 	cmnvc	r2, pc, asr r9
    812c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    8130:	0072656c 	rsbseq	r6, r2, ip, ror #10
    8134:	58545449 	ldmdapl	r4, {r0, r3, r6, sl, ip, lr}^
    8138:	534d4546 	movtpl	r4, #54598	; 0xd546
    813c:	6e49004b 	cdpvs	0, 4, cr0, cr9, cr11, {2}
    8140:	38323174 	ldmdacc	r2!, {r2, r4, r5, r6, r8, ip, sp}
    8144:	5152495f 	cmppl	r2, pc, asr r9
    8148:	3249006e 	subcc	r0, r9, #110	; 0x6e
    814c:	72453363 	subvc	r3, r5, #-1946157055	; 0x8c000001
    8150:	72495f72 	subvc	r5, r9, #456	; 0x1c8
    8154:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    8158:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    815c:	49545200 	ldmdbmi	r4, {r9, ip, lr}^
    8160:	52005546 	andpl	r5, r0, #293601280	; 0x11800000
    8164:	56464954 			; <UNDEFINED> instruction: 0x56464954
    8168:	49545200 	ldmdbmi	r4, {r9, ip, lr}^
    816c:	45005746 	strmi	r5, [r0, #-1862]	; 0xfffff8ba
    8170:	4355504f 	cmpmi	r5, #79	; 0x4f
    8174:	004c574c 	subeq	r5, ip, ip, asr #14
    8178:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    817c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    8180:	00343431 	eorseq	r3, r4, r1, lsr r4
    8184:	72617355 	rsbvc	r7, r1, #1409286145	; 0x54000001
    8188:	78523474 	ldmdavc	r2, {r2, r4, r5, r6, sl, ip, sp}^
    818c:	495f4f54 	ldmdbmi	pc, {r2, r4, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    8190:	61487172 	hvcvs	34578	; 0x8712
    8194:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    8198:	6e490072 	mcrvs	0, 2, r0, cr9, cr2, {3}
    819c:	35313174 	ldrcc	r3, [r1, #-372]!	; 0xfffffe8c
    81a0:	5152495f 	cmppl	r2, pc, asr r9
    81a4:	4345006e 	movtmi	r0, #20590	; 0x506e
    81a8:	5f524e4f 	svcpl	0x00524e4f
    81ac:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    81b0:	32303174 	eorscc	r3, r0, #116, 2
    81b4:	5152495f 	cmppl	r2, pc, asr r9
    81b8:	5452006e 	ldrbpl	r0, [r2], #-110	; 0xffffff92
    81bc:	52005645 	andpl	r5, r0, #72351744	; 0x4500000
    81c0:	00574554 	subseq	r4, r7, r4, asr r5
    81c4:	31616d44 	cmncc	r1, r4, asr #26
    81c8:	5f727245 	svcpl	0x00727245
    81cc:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    81d0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    81d4:	50007265 	andpl	r7, r0, r5, ror #4
    81d8:	444f4d45 	strbmi	r4, [pc], #-3397	; 81e0 <__ram_ret_data_start+0x4950>
    81dc:	53450045 	movtpl	r0, #20549	; 0x5045
    81e0:	00505355 	subseq	r5, r0, r5, asr r3
    81e4:	5f637473 	svcpl	0x00637473
    81e8:	5f616d64 	svcpl	0x00616d64
    81ec:	63336863 	teqvs	r3, #6488064	; 0x630000
    81f0:	665f6c74 			; <UNDEFINED> instruction: 0x665f6c74
    81f4:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    81f8:	4d00745f 	cfstrsmi	mvf7, [r0, #-380]	; 0xfffffe84
    81fc:	4c434543 	cfstr64mi	mvdx4, [r3], {67}	; 0x43
    8200:	434d0055 	movtmi	r0, #53333	; 0xd055
    8204:	564c4345 	strbpl	r4, [ip], -r5, asr #6
    8208:	45434d00 	strbmi	r4, [r3, #-3328]	; 0xfffff300
    820c:	00574c43 	subseq	r4, r7, r3, asr #24
    8210:	4f535542 	svcmi	0x00535542
    8214:	45004646 	strmi	r4, [r0, #-1606]	; 0xfffff9ba
    8218:	6e697478 	mcrvs	4, 3, r7, cr9, cr8, {3}
    821c:	5f333074 	svcpl	0x00333074
    8220:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    8224:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    8228:	73007265 	movwvc	r7, #613	; 0x265
    822c:	735f6374 	cmpvc	pc, #116, 6	; 0xd0000001
    8230:	636f6964 	cmnvs	pc, #100, 18	; 0x190000
    8234:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    8238:	5f6e6f63 	svcpl	0x006e6f63
    823c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    8240:	00745f64 	rsbseq	r5, r4, r4, ror #30
    8244:	53425355 	movtpl	r5, #9045	; 0x2355
    8248:	4d505355 	ldclmi	3, cr5, [r0, #-340]	; 0xfffffeac
    824c:	49434800 	stmdbmi	r3, {fp, lr}^
    8250:	534d544e 	movtpl	r5, #54350	; 0xd44e
    8254:	665f354b 	ldrbvs	r3, [pc], -fp, asr #10
    8258:	63747300 	cmnvs	r4, #0, 6
    825c:	6332695f 	teqvs	r2, #1556480	; 0x17c000
    8260:	7274645f 	rsbsvc	r6, r4, #1593835520	; 0x5f000000
    8264:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    8268:	745f646c 	ldrbvc	r6, [pc], #-1132	; 8270 <__ram_ret_data_start+0x49e0>
    826c:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    8270:	4332495f 	teqmi	r2, #1556480	; 0x17c000
    8274:	45545f31 	ldrbmi	r5, [r4, #-3889]	; 0xfffff0cf
    8278:	48430049 	stmdami	r3, {r0, r3, r6}^
    827c:	554d3231 	strbpl	r3, [sp, #-561]	; 0xfffffdcf
    8280:	4c530058 	mrrcmi	0, 5, r0, r3, cr8
    8284:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    8288:	004e4530 	subeq	r4, lr, r0, lsr r5
    828c:	5f544e49 	svcpl	0x00544e49
    8290:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    8294:	545f3454 	ldrbpl	r3, [pc], #-1108	; 829c <__ram_ret_data_start+0x4a0c>
    8298:	4f440049 	svcmi	0x00440049
    829c:	54435045 	strbpl	r5, [r3], #-69	; 0xffffffbb
    82a0:	665f344c 	ldrbvs	r3, [pc], -ip, asr #8
    82a4:	5f344d00 	svcpl	0x00344d00
    82a8:	54445753 	strbpl	r5, [r4], #-1875	; 0xfffff8ad
    82ac:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    82b0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    82b4:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    82b8:	665f3836 			; <UNDEFINED> instruction: 0x665f3836
    82bc:	54434800 	strbpl	r4, [r3], #-2048	; 0xfffff800
    82c0:	385a4953 	ldmdacc	sl, {r0, r1, r4, r6, r8, fp, lr}^
    82c4:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    82c8:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    82cc:	5f637473 	svcpl	0x00637473
    82d0:	6f696473 	svcvs	0x00696473
    82d4:	72655f63 	rsbvc	r5, r5, #396	; 0x18c
    82d8:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
    82dc:	665f7473 			; <UNDEFINED> instruction: 0x665f7473
    82e0:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    82e4:	4600745f 			; <UNDEFINED> instruction: 0x4600745f
    82e8:	00454343 	subeq	r4, r5, r3, asr #6
    82ec:	57494353 	smlsldpl	r4, r9, r3, r3
    82f0:	49004e45 	stmdbmi	r0, {r0, r2, r6, r9, sl, fp, lr}
    82f4:	3030746e 	eorscc	r7, r0, lr, ror #8
    82f8:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    82fc:	41006e51 	tstmi	r0, r1, asr lr
    8300:	54434643 	strbpl	r4, [r3], #-1603	; 0xfffff9bd
    8304:	665f4c52 			; <UNDEFINED> instruction: 0x665f4c52
    8308:	63747300 	cmnvs	r4, #0, 6
    830c:	7464775f 	strbtvc	r7, [r4], #-1887	; 0xfffff8a1
    8310:	5f72635f 	svcpl	0x0072635f
    8314:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    8318:	00745f64 	rsbseq	r5, r4, r4, ror #30
    831c:	52544e43 	subspl	r4, r4, #1072	; 0x430
    8320:	63747300 	cmnvs	r4, #0, 6
    8324:	7563645f 	strbvc	r6, [r3, #-1119]!	; 0xfffffba1
    8328:	616c665f 	cmnvs	ip, pc, asr r6
    832c:	69665f67 	stmdbvs	r6!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    8330:	5f646c65 	svcpl	0x00646c65
    8334:	41440074 	hvcmi	16388	; 0x4004
    8338:	00304154 	eorseq	r4, r0, r4, asr r1
    833c:	41544144 	cmpmi	r4, r4, asr #2
    8340:	41440031 	cmpmi	r4, r1, lsr r0
    8344:	00324154 	eorseq	r4, r2, r4, asr r1
    8348:	32633249 	rsbcc	r3, r3, #-1879048188	; 0x90000004
    834c:	6d457854 	stclvs	8, cr7, [r5, #-336]	; 0xfffffeb0
    8350:	5f797470 	svcpl	0x00797470
    8354:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    8358:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    835c:	53007265 	movwpl	r7, #613	; 0x265
    8360:	31314c45 	teqcc	r1, r5, asr #24
    8364:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    8368:	5f637473 	svcpl	0x00637473
    836c:	74647773 	strbtvc	r7, [r4], #-1907	; 0xfffff88d
    8370:	5f72725f 	svcpl	0x0072725f
    8374:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    8378:	00745f64 	rsbseq	r5, r4, r4, ror #30
    837c:	52434353 	subpl	r4, r3, #1275068417	; 0x4c000001
    8380:	48004856 	stmdami	r0, {r1, r2, r4, r6, fp, lr}
    8384:	304f4443 	subcc	r4, pc, r3, asr #8
    8388:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    838c:	4800314f 	stmdami	r0, {r0, r1, r2, r3, r6, r8, ip, sp}
    8390:	324f4443 	subcc	r4, pc, #1124073472	; 0x43000000
    8394:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    8398:	4800334f 	stmdami	r0, {r0, r1, r2, r3, r6, r8, r9, ip, sp}
    839c:	344f4443 	strbcc	r4, [pc], #-1091	; 83a4 <__ram_ret_data_start+0x4b14>
    83a0:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    83a4:	4800354f 	stmdami	r0, {r0, r1, r2, r3, r6, r8, sl, ip, sp}
    83a8:	364f4443 	strbcc	r4, [pc], -r3, asr #8
    83ac:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    83b0:	4800374f 	stmdami	r0, {r0, r1, r2, r3, r6, r8, r9, sl, ip, sp}
    83b4:	384f4443 	stmdacc	pc, {r0, r1, r6, sl, lr}^	; <UNPREDICTABLE>
    83b8:	44434800 	strbmi	r4, [r3], #-2048	; 0xfffff800
    83bc:	4900394f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r8, fp, ip, sp}
    83c0:	545f544e 	ldrbpl	r5, [pc], #-1102	; 83c8 <__ram_ret_data_start+0x4b38>
    83c4:	3241524d 	subcc	r5, r1, #-805306364	; 0xd0000004
    83c8:	504d435f 	subpl	r4, sp, pc, asr r3
    83cc:	69614d00 	stmdbvs	r1!, {r8, sl, fp, lr}^
    83d0:	63734f6e 	cmnvs	r3, #440	; 0x1b8
    83d4:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
    83d8:	7172495f 	cmnvc	r2, pc, asr r9
    83dc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    83e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    83e4:	4f444348 	svcmi	0x00444348
    83e8:	48430052 	stmdami	r3, {r1, r4, r6}^
    83ec:	414c4553 	cmpmi	ip, r3, asr r5
    83f0:	53003631 	movwpl	r3, #1585	; 0x631
    83f4:	414d4c45 	cmpmi	sp, r5, asr #24
    83f8:	45004b53 	strmi	r4, [r0, #-2899]	; 0xfffff4ad
    83fc:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
    8400:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    8404:	0074756f 	rsbseq	r7, r4, pc, ror #10
    8408:	31445650 	cmpcc	r4, r0, asr r6
    840c:	4e455557 	mcrmi	5, 2, r5, cr5, cr7, {2}
    8410:	50545300 	subspl	r5, r4, r0, lsl #6
    8414:	4b4c4350 	blmi	131915c <__ram_ret_data_start+0x13158cc>
    8418:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    841c:	00363245 	eorseq	r3, r6, r5, asr #4
    8420:	454f4453 	strbmi	r4, [pc, #-1107]	; 7fd5 <__ram_ret_data_start+0x4745>
    8424:	63324900 	teqvs	r2, #0, 18
    8428:	45785433 	ldrbmi	r5, [r8, #-1075]!	; 0xfffffbcd
    842c:	7974706d 	ldmdbvc	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    8430:	7172495f 	cmnvc	r2, pc, asr r9
    8434:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    8438:	0072656c 	rsbseq	r6, r2, ip, ror #10
    843c:	41424d53 	cmpmi	r2, r3, asr sp
    8440:	4654524c 	ldrbmi	r5, [r4], -ip, asr #4
    8444:	52494500 	subpl	r4, r9, #0, 10
    8448:	30524351 	subscc	r4, r2, r1, asr r3
    844c:	52494500 	subpl	r4, r9, #0, 10
    8450:	31524351 	cmpcc	r2, r1, asr r3
    8454:	52494500 	subpl	r4, r9, #0, 10
    8458:	32524351 	subscc	r4, r2, #1140850689	; 0x44000001
    845c:	52494500 	subpl	r4, r9, #0, 10
    8460:	33524351 	cmpcc	r2, #1140850689	; 0x44000001
    8464:	52494500 	subpl	r4, r9, #0, 10
    8468:	34524351 	ldrbcc	r4, [r2], #-849	; 0xfffffcaf
    846c:	63747300 	cmnvs	r4, #0, 6
    8470:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
    8474:	7463725f 	strbtvc	r7, [r3], #-607	; 0xfffffda1
    8478:	665f6c72 			; <UNDEFINED> instruction: 0x665f6c72
    847c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    8480:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    8484:	00415554 	subeq	r5, r1, r4, asr r5
    8488:	42555444 	subsmi	r5, r5, #68, 8	; 0x44000000
    848c:	54465300 	strbpl	r5, [r6], #-768	; 0xfffffd00
    8490:	5f545352 	svcpl	0x00545352
    8494:	4c460066 	mcrrmi	0, 6, r0, r6, cr6
    8498:	475f4741 	ldrbmi	r4, [pc, -r1, asr #14]
    849c:	46003154 			; <UNDEFINED> instruction: 0x46003154
    84a0:	5f47414c 	svcpl	0x0047414c
    84a4:	00325447 	eorseq	r5, r2, r7, asr #8
    84a8:	5f637473 	svcpl	0x00637473
    84ac:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    84b0:	72635f74 	rsbvc	r5, r3, #116, 30	; 0x1d0
    84b4:	69665f32 	stmdbvs	r6!, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    84b8:	5f646c65 	svcpl	0x00646c65
    84bc:	4c4c0074 	mcrrmi	0, 7, r0, ip, cr4
    84c0:	665f3050 			; <UNDEFINED> instruction: 0x665f3050
    84c4:	43444100 	movtmi	r4, #16640	; 0x4100
    84c8:	43684332 	cmnmi	r8, #-939524096	; 0xc8000000
    84cc:	495f706d 	ldmdbmi	pc, {r0, r2, r3, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
    84d0:	61487172 	hvcvs	34578	; 0x8712
    84d4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    84d8:	53520072 	cmppl	r2, #114	; 0x72
    84dc:	54415453 	strbpl	r5, [r1], #-1107	; 0xfffffbad
    84e0:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    84e4:	665f3339 			; <UNDEFINED> instruction: 0x665f3339
    84e8:	414c5300 	mrsmi	r5, SPSR_mon
    84ec:	30524444 	subscc	r4, r2, r4, asr #8
    84f0:	49004549 	stmdbmi	r0, {r0, r3, r6, r8, sl, lr}
    84f4:	495f544e 	ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    84f8:	5f315332 	svcpl	0x00315332
    84fc:	49525245 	ldmdbmi	r2, {r0, r2, r6, r9, ip, lr}^
    8500:	554f5152 	strbpl	r5, [pc, #-338]	; 83b6 <__ram_ret_data_start+0x4b26>
    8504:	45530054 	ldrbmi	r0, [r3, #-84]	; 0xffffffac
    8508:	3930314c 	ldmdbcc	r0!, {r2, r3, r6, r8, ip, sp}
    850c:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    8510:	4f5f544e 	svcmi	0x005f544e
    8514:	52490050 	subpl	r0, r9, #80	; 0x50
    8518:	30303151 	eorscc	r3, r0, r1, asr r1
    851c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    8520:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    8524:	4e4f4d00 	cdpmi	13, 4, cr4, cr15, cr0, {0}
    8528:	54435444 	strbpl	r5, [r3], #-1092	; 0xfffffbbc
    852c:	665f314c 	ldrbvs	r3, [pc], -ip, asr #2
    8530:	54434800 	strbpl	r4, [r3], #-2048	; 0xfffff800
    8534:	325a4953 	subscc	r4, sl, #1359872	; 0x14c000
    8538:	4300665f 	movwmi	r6, #1631	; 0x65f
    853c:	58554d48 	ldmdapl	r5, {r3, r6, r8, sl, fp, lr}^
    8540:	665f3252 			; <UNDEFINED> instruction: 0x665f3252
    8544:	49434800 	stmdbmi	r3, {fp, lr}^
    8548:	5f32544e 	svcpl	0x0032544e
    854c:	45530066 	ldrbmi	r0, [r3, #-102]	; 0xffffff9a
    8550:	5f32374c 	svcpl	0x0032374c
    8554:	47500066 	ldrbmi	r0, [r0, -r6, rrx]
    8558:	52534741 	subspl	r4, r3, #17039360	; 0x1040000
    855c:	4800665f 	stmdami	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    8560:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    8564:	534d5a00 	movtpl	r5, #55808	; 0xda00
    8568:	534f504b 	movtpl	r5, #61515	; 0xf04b
    856c:	73324900 	teqvc	r2, #0, 18
    8570:	72724533 	rsbsvc	r4, r2, #213909504	; 0xcc00000
    8574:	7172495f 	cmnvc	r2, pc, asr r9
    8578:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    857c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    8580:	30746e49 	rsbscc	r6, r4, r9, asr #28
    8584:	495f3736 	ldmdbmi	pc, {r1, r2, r4, r5, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    8588:	006e5152 	rsbeq	r5, lr, r2, asr r1
    858c:	33697053 	cmncc	r9, #83	; 0x53
    8590:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0xfffffbb7
    8594:	7172495f 	cmnvc	r2, pc, asr r9
    8598:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    859c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    85a0:	56424d45 	strbpl	r4, [r2], -r5, asr #26
    85a4:	00414c41 	subeq	r4, r1, r1, asr #24
    85a8:	56424d45 	strbpl	r4, [r2], -r5, asr #26
    85ac:	00424c41 	subeq	r4, r2, r1, asr #24
    85b0:	41504d43 	cmpmi	r0, r3, asr #26
    85b4:	665f3152 			; <UNDEFINED> instruction: 0x665f3152
    85b8:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
    85bc:	665f5246 	ldrbvs	r5, [pc], -r6, asr #4
    85c0:	51524900 	cmppl	r2, r0, lsl #18
    85c4:	5f343231 	svcpl	0x00343231
    85c8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    85cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    85d0:	30746e49 	rsbscc	r6, r4, r9, asr #28
    85d4:	495f3435 	ldmdbmi	pc, {r0, r2, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
    85d8:	006e5152 	rsbeq	r5, lr, r2, asr r1
    85dc:	52454242 	subpl	r4, r5, #536870916	; 0x20000004
    85e0:	42560052 	subsmi	r0, r6, #82	; 0x52
    85e4:	49565355 	ldmdbmi	r6, {r0, r2, r4, r6, r8, r9, ip, lr}^
    85e8:	5353004d 	cmppl	r3, #77	; 0x4d
    85ec:	00454c44 	subeq	r4, r5, r4, asr #24
    85f0:	384c4553 	stmdacc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    85f4:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    85f8:	30746e49 	rsbscc	r6, r4, r9, asr #28
    85fc:	495f3134 	ldmdbmi	pc, {r2, r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>
    8600:	006e5152 	rsbeq	r5, lr, r2, asr r1
    8604:	5f637473 	svcpl	0x00637473
    8608:	69707371 	ldmdbvs	r0!, {r0, r4, r5, r6, r8, r9, ip, sp, lr}^
    860c:	6d63635f 	stclvs	3, cr6, [r3, #-380]!	; 0xfffffe84
    8610:	69665f64 	stmdbvs	r6!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    8614:	5f646c65 	svcpl	0x00646c65
    8618:	50490074 	subpl	r0, r9, r4, ror r0
    861c:	4d524658 	ldclmi	6, cr4, [r2, #-352]	; 0xfffffea0
    8620:	434e495f 	movtmi	r4, #59743	; 0xe95f
    8624:	49504d4f 	ldmdbmi	r0, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
    8628:	554f4f53 	strbpl	r4, [pc, #-3923]	; 76dd <__ram_ret_data_start+0x3e4d>
    862c:	53004d54 	movwpl	r4, #3412	; 0xd54
    8630:	31354c45 	teqcc	r5, r5, asr #24
    8634:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
    8638:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    863c:	665f3552 			; <UNDEFINED> instruction: 0x665f3552
    8640:	53535600 	cmppl	r3, #0, 12
    8644:	32314c45 	eorscc	r4, r1, #17664	; 0x4500
    8648:	00665f39 	rsbeq	r5, r6, r9, lsr pc
    864c:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    8650:	48004c45 	stmdami	r0, {r0, r2, r6, sl, fp, lr}
    8654:	41484343 	cmpmi	r8, r3, asr #6
    8658:	665f3852 			; <UNDEFINED> instruction: 0x665f3852
    865c:	4d575000 	ldclmi	0, cr5, [r7, #-0]
    8660:	665f564c 	ldrbvs	r5, [pc], -ip, asr #12
    8664:	49434600 	stmdbmi	r3, {r9, sl, lr}^
    8668:	4e490045 	cdpmi	0, 4, cr0, cr9, cr5, {2}
    866c:	56505f54 	usaxpl	r5, r0, r4
    8670:	56505f44 	ldrbpl	r5, [r0], -r4, asr #30
    8674:	49003144 	stmdbmi	r0, {r2, r6, r8, ip, sp}
    8678:	505f544e 	subspl	r5, pc, lr, asr #8
    867c:	505f4456 	subspl	r4, pc, r6, asr r4	; <UNPREDICTABLE>
    8680:	00324456 	eorseq	r4, r2, r6, asr r4
    8684:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    8688:	47313672 			; <UNDEFINED> instruction: 0x47313672
    868c:	5f464d43 	svcpl	0x00464d43
    8690:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    8694:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    8698:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
    869c:	5450454f 	ldrbpl	r4, [r0], #-1359	; 0xfffffab1
    86a0:	345a4953 	ldrbcc	r4, [sl], #-2387	; 0xfffff6ad
    86a4:	4300665f 	movwmi	r6, #1631	; 0x65f
    86a8:	53494448 	movtpl	r4, #37960	; 0x9448
    86ac:	63747300 	cmnvs	r4, #0, 6
    86b0:	6332695f 	teqvs	r2, #1556480	; 0x17c000
    86b4:	7263635f 	rsbvc	r6, r3, #2080374785	; 0x7c000001
    86b8:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    86bc:	745f646c 	ldrbvc	r6, [pc], #-1132	; 86c4 <__ram_ret_data_start+0x4e34>
    86c0:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    86c4:	00303145 	eorseq	r3, r0, r5, asr #2
    86c8:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    86cc:	53003131 	movwpl	r3, #305	; 0x131
    86d0:	31454957 	cmpcc	r5, r7, asr r9
    86d4:	57530032 	smmlarpl	r3, r2, r0, r0
    86d8:	33314549 	teqcc	r1, #306184192	; 0x12400000
    86dc:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    86e0:	00343145 	eorseq	r3, r4, r5, asr #2
    86e4:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    86e8:	53003531 	movwpl	r3, #1329	; 0x531
    86ec:	31454957 	cmpcc	r5, r7, asr r9
    86f0:	57530036 	smmlarpl	r3, r6, r0, r0
    86f4:	37314549 	ldrcc	r4, [r1, -r9, asr #10]!
    86f8:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    86fc:	00383145 	eorseq	r3, r8, r5, asr #2
    8700:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    8704:	53003931 	movwpl	r3, #2353	; 0x931
    8708:	37364c45 	ldrcc	r4, [r6, -r5, asr #24]!
    870c:	4300665f 	movwmi	r6, #1631	; 0x65f
    8710:	5254524c 	subspl	r5, r4, #76, 4	; 0xc0000004
    8714:	5252454e 	subspl	r4, r2, #327155712	; 0x13800000
    8718:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    871c:	665f3033 			; <UNDEFINED> instruction: 0x665f3033
    8720:	73754200 	cmnvc	r5, #0, 4
    8724:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    8728:	61485f74 	hvcvs	34292	; 0x85f4
    872c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    8730:	73550072 	cmpvc	r5, #114	; 0x72
    8734:	31747261 	cmncc	r4, r1, ror #4
    8738:	72457852 	subvc	r7, r5, #5373952	; 0x520000
    873c:	72495f72 	subvc	r5, r9, #456	; 0x1c8
    8740:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    8744:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    8748:	51524900 	cmppl	r2, r0, lsl #18
    874c:	5f373730 	svcpl	0x00373730
    8750:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    8754:	0072656c 	rsbseq	r6, r2, ip, ror #10
    8758:	31445650 	cmpcc	r4, r0, asr r6
    875c:	00524643 	subseq	r4, r2, r3, asr #12
    8760:	454c4348 	strbmi	r4, [ip, #-840]	; 0xfffffcb8
    8764:	48003031 	stmdami	r0, {r0, r4, r5, ip, sp}
    8768:	31454c43 	cmpcc	r5, r3, asr #24
    876c:	52490031 	subpl	r0, r9, #49	; 0x31
    8770:	30383051 	eorscc	r3, r8, r1, asr r0
    8774:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    8778:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    877c:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    8780:	00303245 	eorseq	r3, r0, r5, asr #4
    8784:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    8788:	53003132 	movwpl	r3, #306	; 0x132
    878c:	32454957 	subcc	r4, r5, #1425408	; 0x15c000
    8790:	57530032 	smmlarpl	r3, r2, r0, r0
    8794:	33324549 	teqcc	r2, #306184192	; 0x12400000
    8798:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    879c:	00343245 	eorseq	r3, r4, r5, asr #4
    87a0:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    87a4:	49003532 	stmdbmi	r0, {r1, r4, r5, r8, sl, ip, sp}
    87a8:	545f544e 	ldrbpl	r5, [pc], #-1102	; 87b0 <__ram_ret_data_start+0x4f20>
    87ac:	3134524d 	teqcc	r4, sp, asr #4
    87b0:	564f475f 			; <UNDEFINED> instruction: 0x564f475f
    87b4:	57530046 	ldrbpl	r0, [r3, -r6, asr #32]
    87b8:	37324549 	ldrcc	r4, [r2, -r9, asr #10]!
    87bc:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    87c0:	00383245 	eorseq	r3, r8, r5, asr #4
    87c4:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    87c8:	42003932 	andmi	r3, r0, #819200	; 0xc8000
    87cc:	45535257 	ldrbmi	r5, [r3, #-599]	; 0xfffffda9
    87d0:	4e49004e 	cdpmi	0, 4, cr0, cr9, cr14, {2}
    87d4:	43465f54 	movtmi	r5, #28500	; 0x6f54
    87d8:	5245464d 	subpl	r4, r5, #80740352	; 0x4d00000
    87dc:	53004952 	movwpl	r4, #2386	; 0x952
    87e0:	36344c45 	ldrtcc	r4, [r4], -r5, asr #24
    87e4:	7300665f 	movwvc	r6, #1631	; 0x65f
    87e8:	775f6374 			; <UNDEFINED> instruction: 0x775f6374
    87ec:	735f7464 	cmpvc	pc, #100, 8	; 0x64000000
    87f0:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    87f4:	5f646c65 	svcpl	0x00646c65
    87f8:	54520074 	ldrbpl	r0, [r2], #-116	; 0xffffff8c
    87fc:	4800454f 	stmdami	r0, {r0, r1, r2, r3, r6, r8, sl, lr}
    8800:	46647261 	strbtmi	r7, [r4], -r1, ror #4
    8804:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    8808:	5152495f 	cmppl	r2, pc, asr r9
    880c:	5444006e 	strbpl	r0, [r4], #-110	; 0xffffff92
    8810:	4e45454f 	cdpmi	5, 4, cr4, cr5, cr15, {2}
    8814:	424d4500 	submi	r4, sp, #0, 10
    8818:	414c4553 	cmpmi	ip, r3, asr r5
    881c:	424d4500 	submi	r4, sp, #0, 10
    8820:	424c4553 	submi	r4, ip, #348127232	; 0x14c00000
    8824:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    8828:	00303345 	eorseq	r3, r0, r5, asr #6
    882c:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    8830:	49003133 	stmdbmi	r0, {r0, r1, r4, r5, r8, ip, sp}
    8834:	3130746e 	teqcc	r0, lr, ror #8
    8838:	52495f38 	subpl	r5, r9, #56, 30	; 0xe0
    883c:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    8840:	32315152 	eorscc	r5, r1, #-2147483628	; 0x80000014
    8844:	61485f36 	cmpvs	r8, r6, lsr pc
    8848:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    884c:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    8850:	32495f54 	subcc	r5, r9, #84, 30	; 0x150
    8854:	455f3243 	ldrbmi	r3, [pc, #-579]	; 8619 <__ram_ret_data_start+0x4d89>
    8858:	43003145 	movwmi	r3, #325	; 0x145
    885c:	45454245 	strbmi	r4, [r5, #-581]	; 0xfffffdbb
    8860:	5645004e 	strbpl	r0, [r5], -lr, asr #32
    8864:	5f524554 	svcpl	0x00524554
    8868:	45530066 	ldrbmi	r0, [r3, #-102]	; 0xffffff9a
    886c:	5f35324c 	svcpl	0x0035324c
    8870:	53430066 	movtpl	r0, #12390	; 0x3066
    8874:	665f5243 	ldrbvs	r5, [pc], -r3, asr #4
    8878:	54524300 	ldrbpl	r4, [r2], #-768	; 0xfffffd00
    887c:	4900464f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, sl, lr}
    8880:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    8884:	5f334950 	svcpl	0x00334950
    8888:	49525253 	ldmdbmi	r2, {r0, r1, r4, r6, r9, ip, lr}^
    888c:	50504f00 	subspl	r4, r0, r0, lsl #30
    8890:	4856484b 	ldmdami	r6, {r0, r1, r3, r6, fp, lr}^
    8894:	63747300 	cmnvs	r4, #0, 6
    8898:	6d66655f 	cfstr64vs	mvdx6, [r6, #-380]!	; 0xfffffe84
    889c:	6d77665f 	ldclvs	6, cr6, [r7, #-380]!	; 0xfffffe84
    88a0:	69665f63 	stmdbvs	r6!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    88a4:	5f646c65 	svcpl	0x00646c65
    88a8:	50460074 	subpl	r0, r6, r4, ror r0
    88ac:	5745544d 	strbpl	r5, [r5, -sp, asr #8]
    88b0:	4200665f 	andmi	r6, r0, #99614720	; 0x5f00000
    88b4:	434d5355 	movtmi	r5, #54101	; 0xd355
    88b8:	49005246 	stmdbmi	r0, {r1, r2, r6, r9, ip, lr}
    88bc:	455f544e 	ldrbmi	r5, [pc, #-1102]	; 8476 <__ram_ret_data_start+0x4be6>
    88c0:	505f4d46 	subspl	r4, pc, r6, asr #26
    88c4:	52524545 	subspl	r4, r2, #289406976	; 0x11400000
    88c8:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    88cc:	5f303930 	svcpl	0x00303930
    88d0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    88d4:	51524900 	cmppl	r2, r0, lsl #18
    88d8:	5f323530 	svcpl	0x00323530
    88dc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    88e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    88e4:	44505350 	ldrbmi	r5, [r0], #-848	; 0xfffffcb0
    88e8:	4c524100 	ldfmie	f4, [r2], {-0}
    88ec:	4c43464f 	mcrrmi	6, 4, r4, r3, cr15
    88f0:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    88f4:	73715f63 	cmnvc	r1, #396	; 0x18c
    88f8:	665f6970 			; <UNDEFINED> instruction: 0x665f6970
    88fc:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
    8900:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    8904:	5500745f 	strpl	r7, [r0, #-1119]	; 0xfffffba1
    8908:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    890c:	45785233 	ldrbmi	r5, [r8, #-563]!	; 0xfffffdcd
    8910:	495f7272 	ldmdbmi	pc, {r1, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    8914:	61487172 	hvcvs	34578	; 0x8712
    8918:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    891c:	4c420072 	mcrrmi	0, 7, r0, r2, cr2
    8920:	5a49534b 	bpl	125d654 <__ram_ret_data_start+0x1259dc4>
    8924:	54540045 	ldrbpl	r0, [r4], #-69	; 0xffffffbb
    8928:	5f474643 	svcpl	0x00474643
    892c:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    8930:	6d645f63 	stclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    8934:	6e695f61 	cdpvs	15, 6, cr5, cr9, cr1, {3}
    8938:	61747374 	cmnvs	r4, r4, ror r3
    893c:	665f3174 			; <UNDEFINED> instruction: 0x665f3174
    8940:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    8944:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    8948:	544e4941 	strbpl	r4, [lr], #-2369	; 0xfffff6bf
    894c:	45544400 	ldrbmi	r4, [r4, #-1024]	; 0xfffffc00
    8950:	004d5252 	subeq	r5, sp, r2, asr r2
    8954:	5f637473 	svcpl	0x00637473
    8958:	34726d74 	ldrbtcc	r6, [r2], #-3444	; 0xfffff28c
    895c:	65636f5f 	strbvs	r6, [r3, #-3935]!	; 0xfffff0a1
    8960:	665f7672 			; <UNDEFINED> instruction: 0x665f7672
    8964:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    8968:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
    896c:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    8970:	51524900 	cmppl	r2, r0, lsl #18
    8974:	5f343230 	svcpl	0x00343230
    8978:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    897c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    8980:	5f637473 	svcpl	0x00637473
    8984:	34726d74 	ldrbtcc	r6, [r2], #-3444	; 0xfffff28c
    8988:	73636f5f 	cmnvc	r3, #380	; 0x17c
    898c:	665f7572 			; <UNDEFINED> instruction: 0x665f7572
    8990:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    8994:	5400745f 	strpl	r7, [r0], #-1119	; 0xfffffba1
    8998:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    899c:	43473130 	movtmi	r3, #28976	; 0x7130
    89a0:	495f424d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    89a4:	61487172 	hvcvs	34578	; 0x8712
    89a8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    89ac:	54530072 	ldrbpl	r0, [r3], #-114	; 0xffffff8e
    89b0:	00414350 	subeq	r4, r1, r0, asr r3
    89b4:	43505453 	cmpmi	r0, #1392508928	; 0x53000000
    89b8:	4d430042 	stclmi	0, cr0, [r3, #-264]	; 0xfffffef8
    89bc:	4c434650 	mcrrmi	6, 5, r4, r3, cr0
    89c0:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    89c4:	73755f63 	cmnvc	r5, #396	; 0x18c
    89c8:	5f736662 	svcpl	0x00736662
    89cc:	74706e68 	ldrbtvc	r6, [r0], #-3688	; 0xfffff198
    89d0:	73747378 	cmnvc	r4, #120, 6	; 0xe0000001
    89d4:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    89d8:	745f646c 	ldrbvc	r6, [pc], #-1132	; 89e0 <__ram_ret_data_start+0x5150>
    89dc:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
    89e0:	5152495f 	cmppl	r2, pc, asr r9
    89e4:	4e49006e 	cdpmi	0, 4, cr0, cr9, cr14, {3}
    89e8:	50535f54 	subspl	r5, r3, r4, asr pc
    89ec:	535f3349 	cmppl	pc, #603979777	; 0x24000001
    89f0:	00495452 	subeq	r5, r9, r2, asr r4
    89f4:	5f637473 	svcpl	0x00637473
    89f8:	66627375 			; <UNDEFINED> instruction: 0x66627375
    89fc:	72675f73 	rsbvc	r5, r7, #460	; 0x1cc
    8a00:	73747378 	cmnvc	r4, #120, 6	; 0xe0000001
    8a04:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    8a08:	5f646c65 	svcpl	0x00646c65
    8a0c:	69540074 	ldmdbvs	r4, {r2, r4, r5, r6}^
    8a10:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    8a14:	6c655232 	sfmvs	f5, 2, [r5], #-200	; 0xffffff38
    8a18:	5664616f 	strbtpl	r6, [r4], -pc, ror #2
    8a1c:	7172495f 	cmnvc	r2, pc, asr r9
    8a20:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    8a24:	0072656c 	rsbseq	r6, r2, ip, ror #10
    8a28:	52424450 	subpl	r4, r2, #80, 8	; 0x50000000
    8a2c:	44500055 	ldrbmi	r0, [r0], #-85	; 0xffffffab
    8a30:	00565242 	subseq	r5, r6, r2, asr #4
    8a34:	52424450 	subpl	r4, r2, #80, 8	; 0x50000000
    8a38:	52490057 	subpl	r0, r9, #87	; 0x57
    8a3c:	31303151 	teqcc	r0, r1, asr r1
    8a40:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    8a44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    8a48:	53545200 	cmppl	r4, #0, 4
    8a4c:	54520055 	ldrbpl	r0, [r2], #-85	; 0xffffffab
    8a50:	52005653 	andpl	r5, r0, #87031808	; 0x5300000
    8a54:	00575354 	subseq	r5, r7, r4, asr r3
    8a58:	43544e49 	cmpmi	r4, #1168	; 0x490
    8a5c:	5f31524c 	svcpl	0x0031524c
    8a60:	4e440066 	cdpmi	0, 4, cr0, cr4, cr6, {3}
    8a64:	544e4353 	strbpl	r4, [lr], #-851	; 0xfffffcad
    8a68:	53455200 	movtpl	r5, #20992	; 0x5200
    8a6c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    8a70:	00373344 	eorseq	r3, r7, r4, asr #6
    8a74:	31626d45 	cmncc	r2, r5, asr #26
    8a78:	7172495f 	cmnvc	r2, pc, asr r9
    8a7c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    8a80:	0072656c 	rsbseq	r6, r2, ip, ror #10
    8a84:	5f637473 	svcpl	0x00637473
    8a88:	36726d74 			; <UNDEFINED> instruction: 0x36726d74
    8a8c:	6d63675f 	stclvs	7, cr6, [r3, #-380]!	; 0xfffffe84
    8a90:	665f7264 	ldrbvs	r7, [pc], -r4, ror #4
    8a94:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    8a98:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    8a9c:	575f544e 	ldrbpl	r5, [pc, -lr, asr #8]
    8aa0:	5f4d544b 	svcpl	0x004d544b
    8aa4:	00445250 	subeq	r5, r4, r0, asr r2
    8aa8:	5f544e49 	svcpl	0x00544e49
    8aac:	41524d54 	cmpmi	r2, r4, asr sp
    8ab0:	44555f33 	ldrbmi	r5, [r5], #-3891	; 0xfffff0cd
    8ab4:	4f500046 	svcmi	0x00500046
    8ab8:	5f575243 	svcpl	0x00575243
    8abc:	4f4d0066 	svcmi	0x004d0066
    8ac0:	00454644 	subeq	r4, r5, r4, asr #12
    8ac4:	5f544e49 	svcpl	0x00544e49
    8ac8:	33533249 	cmpcc	r3, #-1879048188	; 0x90000004
    8acc:	4958545f 	ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    8ad0:	554f5152 	strbpl	r5, [pc, #-338]	; 8986 <__ram_ret_data_start+0x50f6>
    8ad4:	454f0054 	strbmi	r0, [pc, #-84]	; 8a88 <__ram_ret_data_start+0x51f8>
    8ad8:	004d4950 	subeq	r4, sp, r0, asr r9
    8adc:	4454584e 	ldrbmi	r5, [r4], #-2126	; 0xfffff7b2
    8ae0:	4300454c 	movwmi	r4, #1356	; 0x54c
    8ae4:	4d353148 	ldfmis	f3, [r5, #-288]!	; 0xfffffee0
    8ae8:	41005855 	tstmi	r0, r5, asr r8
    8aec:	44494248 	strbmi	r4, [r9], #-584	; 0xfffffdb8
    8af0:	4352004c 	cmpmi	r2, #76	; 0x4c
    8af4:	43414746 	movtmi	r4, #5958	; 0x1746
    8af8:	484d0054 	stmdami	sp, {r2, r4, r6}^
    8afc:	45465542 	strbmi	r5, [r6, #-1346]	; 0xfffffabe
    8b00:	7300564e 	movwvc	r5, #1614	; 0x64e
    8b04:	745f6374 	ldrbvc	r6, [pc], #-884	; 8b0c <__ram_ret_data_start+0x527c>
    8b08:	5f36726d 	svcpl	0x0036726d
    8b0c:	646d6373 	strbtvs	r6, [sp], #-883	; 0xfffffc8d
    8b10:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    8b14:	5f646c65 	svcpl	0x00646c65
    8b18:	69540074 	ldmdbvs	r4, {r2, r4, r5, r6}^
    8b1c:	3672656d 	ldrbtcc	r6, [r2], -sp, ror #10
    8b20:	4d434733 	stclmi	7, cr4, [r3, #-204]	; 0xffffff34
    8b24:	72495f44 	subvc	r5, r9, #68, 30	; 0x110
    8b28:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    8b2c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    8b30:	63747300 	cmnvs	r4, #0, 6
    8b34:	53746e49 	cmnpl	r4, #1168	; 0x490
    8b38:	45006c65 	strmi	r6, [r0, #-3173]	; 0xfffff39b
    8b3c:	4e495252 	mcrmi	2, 2, r5, cr9, cr2, {2}
    8b40:	00665f54 	rsbeq	r5, r6, r4, asr pc
    8b44:	4c415458 	cfstrdmi	mvd5, [r1], {88}	; 0x58
    8b48:	46505453 			; <UNDEFINED> instruction: 0x46505453
    8b4c:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    8b50:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    8b54:	625f3672 	subsvs	r3, pc, #119537664	; 0x7200000
    8b58:	726e6f63 	rsbvc	r6, lr, #396	; 0x18c
    8b5c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    8b60:	745f646c 	ldrbvc	r6, [pc], #-1132	; 8b68 <__ram_ret_data_start+0x52d8>
    8b64:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    8b68:	31347265 	teqcc	r4, r5, ror #4
    8b6c:	6f6c6552 	svcvs	0x006c6552
    8b70:	5f566461 	svcpl	0x00566461
    8b74:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    8b78:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    8b7c:	47007265 	strmi	r7, [r0, -r5, ror #4]
    8b80:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xfffff1b7
    8b84:	73550053 	cmpvc	r5, #83	; 0x53
    8b88:	46656761 	strbtmi	r6, [r5], -r1, ror #14
    8b8c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    8b90:	7172495f 	cmnvc	r2, pc, asr r9
    8b94:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    8b98:	0072656c 	rsbseq	r6, r2, ip, ror #10
    8b9c:	49504d43 	ldmdbmi	r0, {r0, r1, r6, r8, sl, fp, lr}^
    8ba0:	45555730 	ldrbmi	r5, [r5, #-1840]	; 0xfffff8d0
    8ba4:	4552004e 	ldrbmi	r0, [r2, #-78]	; 0xffffffb2
    8ba8:	56524553 			; <UNDEFINED> instruction: 0x56524553
    8bac:	34344445 	ldrtcc	r4, [r4], #-1093	; 0xfffffbbb
    8bb0:	54554f00 	ldrbpl	r4, [r5], #-3840	; 0xfffff100
    8bb4:	00414e45 	subeq	r4, r1, r5, asr #28
    8bb8:	4554554f 	ldrbmi	r5, [r4, #-1359]	; 0xfffffab1
    8bbc:	4900424e 	stmdbmi	r0, {r1, r2, r3, r6, r9, lr}
    8bc0:	455f544e 	ldrbmi	r5, [pc, #-1102]	; 877a <__ram_ret_data_start+0x4eea>
    8bc4:	49003151 	stmdbmi	r0, {r0, r4, r6, r8, ip, sp}
    8bc8:	455f544e 	ldrbmi	r5, [pc, #-1102]	; 8782 <__ram_ret_data_start+0x4ef2>
    8bcc:	49003251 	stmdbmi	r0, {r0, r4, r6, r9, ip, sp}
    8bd0:	3331746e 	teqcc	r1, #1845493760	; 0x6e000000
    8bd4:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    8bd8:	41006e51 	tstmi	r0, r1, asr lr
    8bdc:	48434457 	stmdami	r3, {r0, r1, r2, r4, r6, sl, lr}^
    8be0:	00305253 	eorseq	r5, r0, r3, asr r2
    8be4:	43445741 	movtmi	r5, #18241	; 0x4741
    8be8:	31525348 	cmpcc	r2, r8, asr #6
    8bec:	44494100 	strbmi	r4, [r9], #-256	; 0xffffff00
    8bf0:	41004545 	tstmi	r0, r5, asr #10
    8bf4:	45494457 	strbmi	r4, [r9, #-1111]	; 0xfffffba9
    8bf8:	6954004e 	ldmdbvs	r4, {r1, r2, r3, r6}^
    8bfc:	3672656d 	ldrbtcc	r6, [r2], -sp, ror #10
    8c00:	4d435332 	stclmi	3, cr5, [r3, #-200]	; 0xffffff38
    8c04:	72495f42 	subvc	r5, r9, #264	; 0x108
    8c08:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    8c0c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    8c10:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    8c14:	5f333231 	svcpl	0x00333231
    8c18:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    8c1c:	49464800 	stmdbmi	r6, {fp, lr}^
    8c20:	00665f52 	rsbeq	r5, r6, r2, asr pc
    8c24:	31746e49 	cmncc	r4, r9, asr #28
    8c28:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    8c2c:	006e5152 	rsbeq	r5, lr, r2, asr r1
    8c30:	444e4f4d 	strbmi	r4, [lr], #-3917	; 0xfffff0b3
    8c34:	5145534e 	cmppl	r5, lr, asr #6
    8c38:	304c5443 	subcc	r5, ip, r3, asr #8
    8c3c:	4700665f 	smlsdmi	r0, pc, r6, r6	; <UNPREDICTABLE>
    8c40:	53465852 	movtpl	r5, #26706	; 0x6852
    8c44:	665f5a49 	ldrbvs	r5, [pc], -r9, asr #20
    8c48:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    8c4c:	665f5245 	ldrbvs	r5, [pc], -r5, asr #4
    8c50:	51524900 	cmppl	r2, r0, lsl #18
    8c54:	5f323431 	svcpl	0x00323431
    8c58:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    8c5c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    8c60:	30515249 	subscc	r5, r1, r9, asr #4
    8c64:	485f3539 	ldmdami	pc, {r0, r3, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    8c68:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    8c6c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    8c70:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    8c74:	35444556 	strbcc	r4, [r4, #-1366]	; 0xfffffaaa
    8c78:	6e650033 	mcrvs	0, 3, r0, cr5, cr3, {1}
    8c7c:	52717249 	rsbspl	r7, r1, #-1879048188	; 0x90000004
    8c80:	73696765 	cmnvc	r9, #26476544	; 0x1940000
    8c84:	74617274 	strbtvc	r7, [r1], #-628	; 0xfffffd8c
    8c88:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    8c8c:	554e4650 	strbpl	r4, [lr, #-1616]	; 0xfffff9b0
    8c90:	464e004d 	strbmi	r0, [lr], -sp, asr #32
    8c94:	004c4553 	subeq	r4, ip, r3, asr r5
    8c98:	5f544e49 	svcpl	0x00544e49
    8c9c:	31495053 	qdaddcc	r5, r3, r9
    8ca0:	4550535f 	ldrbmi	r5, [r0, #-863]	; 0xfffffca1
    8ca4:	4e490049 	cdpmi	0, 4, cr0, cr9, cr9, {2}
    8ca8:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    8cac:	5f323652 	svcpl	0x00323652
    8cb0:	45544447 	ldrbmi	r4, [r4, #-1095]	; 0xfffffbb9
    8cb4:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    8cb8:	5f393330 	svcpl	0x00393330
    8cbc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    8cc0:	49435400 	stmdbmi	r3, {sl, ip, lr}^
    8cc4:	45530045 	ldrbmi	r0, [r3, #-69]	; 0xffffffbb
    8cc8:	5f36394c 	svcpl	0x0036394c
    8ccc:	41540066 	cmpmi	r4, r6, rrx
    8cd0:	56495443 	strbpl	r5, [r9], -r3, asr #8
    8cd4:	74730045 	ldrbtvc	r0, [r3], #-69	; 0xffffffbb
    8cd8:	73755f63 	cmnvc	r5, #396	; 0x18c
    8cdc:	5f736662 	svcpl	0x00736662
    8ce0:	70656964 	rsbvc	r6, r5, r4, ror #18
    8ce4:	306c7463 	rsbcc	r7, ip, r3, ror #8
    8ce8:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    8cec:	745f646c 	ldrbvc	r6, [pc], #-1132	; 8cf4 <__ram_ret_data_start+0x5464>
    8cf0:	544c5300 	strbpl	r5, [ip], #-768	; 0xfffffd00
    8cf4:	00665f52 	rsbeq	r5, r6, r2, asr pc
    8cf8:	30746e49 	rsbscc	r6, r4, r9, asr #28
    8cfc:	495f3632 	ldmdbmi	pc, {r1, r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    8d00:	006e5152 	rsbeq	r5, lr, r2, asr r1
    8d04:	5f544e49 	svcpl	0x00544e49
    8d08:	31433249 	cmpcc	r3, r9, asr #4
    8d0c:	4958545f 	ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    8d10:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    8d14:	5f333130 	svcpl	0x00333130
    8d18:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    8d1c:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    8d20:	53003233 	movwpl	r3, #563	; 0x233
    8d24:	33334c45 	teqcc	r3, #17664	; 0x4500
    8d28:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    8d2c:	54003433 	strpl	r3, [r0], #-1075	; 0xfffffbcd
    8d30:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    8d34:	43473236 	movtmi	r3, #29238	; 0x7236
    8d38:	495f454d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>
    8d3c:	61487172 	hvcvs	34578	; 0x8712
    8d40:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    8d44:	45530072 	ldrbmi	r0, [r3, #-114]	; 0xffffff8e
    8d48:	0035334c 	eorseq	r3, r5, ip, asr #6
    8d4c:	334c4553 	movtcc	r4, #50515	; 0xc553
    8d50:	49440036 	stmdbmi	r4, {r1, r2, r4, r5}^
    8d54:	54435045 	strbpl	r5, [r3], #-69	; 0xffffffbb
    8d58:	665f314c 	ldrbvs	r3, [pc], -ip, asr #2
    8d5c:	42585200 	subsmi	r5, r8, #0, 4
    8d60:	58520041 	ldmdapl	r2, {r0, r6}^
    8d64:	44004542 	strmi	r4, [r0], #-1346	; 0xfffffabe
    8d68:	4944534e 	stmdbmi	r4, {r1, r2, r3, r6, r8, r9, ip, lr}^
    8d6c:	53005453 	movwpl	r5, #1107	; 0x453
    8d70:	54445250 	strbpl	r5, [r4], #-592	; 0xfffffdb0
    8d74:	6e490044 	cdpvs	0, 4, cr0, cr9, cr4, {2}
    8d78:	30303074 	eorscc	r3, r0, r4, ror r0
    8d7c:	5152495f 	cmppl	r2, pc, asr r9
    8d80:	5444006e 	strbpl	r0, [r4], #-110	; 0xffffff92
    8d84:	54534658 	ldrbpl	r4, [r3], #-1624	; 0xfffff9a8
    8d88:	665f3153 			; <UNDEFINED> instruction: 0x665f3153
    8d8c:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    8d90:	33367265 	teqcc	r6, #1342177286	; 0x50000006
    8d94:	414d4353 	cmpmi	sp, r3, asr r3
    8d98:	7172495f 	cmnvc	r2, pc, asr r9
    8d9c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    8da0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    8da4:	54363175 	ldrtpl	r3, [r6], #-373	; 0xfffffe8b
    8da8:	5400706d 	strpl	r7, [r0], #-109	; 0xffffff93
    8dac:	52534752 	subspl	r4, r3, #21495808	; 0x1480000
    8db0:	63747300 	cmnvs	r4, #0, 6
    8db4:	6332695f 	teqvs	r2, #1556480	; 0x17c000
    8db8:	3272635f 	rsbscc	r6, r2, #2080374785	; 0x7c000001
    8dbc:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    8dc0:	745f646c 	ldrbvc	r6, [pc], #-1132	; 8dc8 <__ram_ret_data_start+0x5538>
    8dc4:	63747300 	cmnvs	r4, #0, 6
    8dc8:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
    8dcc:	75775f63 	ldrbvc	r5, [r7, #-3939]!	; 0xfffff09d
    8dd0:	5f6e6570 	svcpl	0x006e6570
    8dd4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    8dd8:	00745f64 	rsbseq	r5, r4, r4, ror #30
    8ddc:	42545052 	subsmi	r5, r4, #82	; 0x52
    8de0:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    8de4:	524e4f4d 	subpl	r4, lr, #308	; 0x134
    8de8:	5f325450 	svcpl	0x00325450
    8dec:	52490066 	subpl	r0, r9, #102	; 0x66
    8df0:	33383051 	teqcc	r8, #81	; 0x51
    8df4:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    8df8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    8dfc:	4d524300 	ldclmi	3, cr4, [r2, #-0]
    8e00:	48004e45 	stmdami	r0, {r0, r2, r6, r9, sl, fp, lr}
    8e04:	41484343 	cmpmi	r8, r3, asr #6
    8e08:	5f313152 	svcpl	0x00313152
    8e0c:	48430066 	stmdami	r3, {r1, r2, r5, r6}^
    8e10:	4c544332 	mrrcmi	3, 3, r4, r4, cr2	; <UNPREDICTABLE>
    8e14:	49465000 	stmdbmi	r6, {ip, lr}^
    8e18:	53004c56 	movwpl	r4, #3158	; 0xc56
    8e1c:	5f314c45 	svcpl	0x00314c45
    8e20:	4f440066 	svcmi	0x00440066
    8e24:	4e495045 	cdpmi	0, 4, cr5, cr9, cr5, {2}
    8e28:	665f3454 			; <UNDEFINED> instruction: 0x665f3454
    8e2c:	50555700 	subspl	r5, r5, r0, lsl #14
    8e30:	665f4e45 	ldrbvs	r4, [pc], -r5, asr #28
    8e34:	54505200 	ldrbpl	r5, [r0], #-512	; 0xfffffe00
    8e38:	73003042 	movwvc	r3, #66	; 0x42
    8e3c:	745f6374 	ldrbvc	r6, [pc], #-884	; 8e44 <__ram_ret_data_start+0x55b4>
    8e40:	5f61726d 	svcpl	0x0061726d
    8e44:	6f646368 	svcvs	0x00646368
    8e48:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    8e4c:	5f646c65 	svcpl	0x00646c65
    8e50:	45530074 	ldrbmi	r0, [r3, #-116]	; 0xffffff8c
    8e54:	0036344c 	eorseq	r3, r6, ip, asr #8
    8e58:	5f637473 	svcpl	0x00637473
    8e5c:	66627375 			; <UNDEFINED> instruction: 0x66627375
    8e60:	69645f73 	stmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    8e64:	73747065 	cmnvc	r4, #101	; 0x65
    8e68:	5f307a69 	svcpl	0x00307a69
    8e6c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    8e70:	00745f64 	rsbseq	r5, r4, r4, ror #30
    8e74:	53585247 	cmppl	r8, #1879048196	; 0x70000004
    8e78:	00525354 	subseq	r5, r2, r4, asr r3
    8e7c:	5f544e49 	svcpl	0x00544e49
    8e80:	4f494453 	svcmi	0x00494453
    8e84:	535f3243 	cmppl	pc, #805306372	; 0x30000004
    8e88:	4c420044 	mcrrmi	0, 4, r0, r2, cr4
    8e8c:	5a49534b 	bpl	125dbc0 <__ram_ret_data_start+0x125a330>
    8e90:	00665f45 	rsbeq	r5, r6, r5, asr #30
    8e94:	506d6645 	rsbpl	r6, sp, r5, asr #12
    8e98:	72456d67 	subvc	r6, r5, #6592	; 0x19c0
    8e9c:	45657361 	strbmi	r7, [r5, #-865]!	; 0xfffffc9f
    8ea0:	495f7272 	ldmdbmi	pc, {r1, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    8ea4:	61487172 	hvcvs	34578	; 0x8712
    8ea8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    8eac:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    8eb0:	73755f63 	cmnvc	r5, #396	; 0x18c
    8eb4:	5f736662 	svcpl	0x00736662
    8eb8:	6e696368 	cdpvs	3, 6, cr6, cr9, cr8, {3}
    8ebc:	69665f74 	stmdbvs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    8ec0:	5f646c65 	svcpl	0x00646c65
    8ec4:	52490074 	subpl	r0, r9, #116	; 0x74
    8ec8:	39323151 	ldmdbcc	r2!, {r0, r4, r6, r8, ip, sp}
    8ecc:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    8ed0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    8ed4:	53455200 	movtpl	r5, #20992	; 0x5200
    8ed8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    8edc:	00393744 	eorseq	r3, r9, r4, asr #14
    8ee0:	5f746457 	svcpl	0x00746457
    8ee4:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    8ee8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    8eec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    8ef0:	33315152 	teqcc	r1, #-2147483628	; 0x80000014
    8ef4:	61485f32 	cmpvs	r8, r2, lsr pc
    8ef8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    8efc:	52450072 	subpl	r0, r5, #114	; 0x72
    8f00:	544e4952 	strbpl	r4, [lr], #-2386	; 0xfffff6ae
    8f04:	4e455453 	mcrmi	4, 2, r5, cr5, cr3, {2}
    8f08:	52575000 	subspl	r5, r7, #0
    8f0c:	5f4e4f43 	svcpl	0x004e4f43
    8f10:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    8f14:	50535f54 	subspl	r5, r3, r4, asr pc
    8f18:	535f3149 	cmppl	pc, #1073741842	; 0x40000012
    8f1c:	00494950 	subeq	r4, r9, r0, asr r9
    8f20:	4f544346 	svcmi	0x00544346
    8f24:	43540045 	cmpmi	r4, #69	; 0x45
    8f28:	5200444d 	andpl	r4, r0, #1291845632	; 0x4d000000
    8f2c:	43524541 	cmpmi	r2, #272629760	; 0x10400000
    8f30:	4600524c 	strmi	r5, [r0], -ip, asr #4
    8f34:	53544d50 	cmppl	r4, #80, 26	; 0x1400
    8f38:	00665f57 	rsbeq	r5, r6, r7, asr pc
    8f3c:	334c4553 	movtcc	r4, #50515	; 0xc553
    8f40:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    8f44:	534c5346 	movtpl	r5, #49990	; 0xc346
    8f48:	00534350 	subseq	r4, r3, r0, asr r3
    8f4c:	43434552 	movtmi	r4, #13650	; 0x3552
    8f50:	00524643 	subseq	r4, r2, r3, asr #12
    8f54:	32616d44 	rsbcc	r6, r1, #68, 26	; 0x1100
    8f58:	5f306354 	svcpl	0x00306354
    8f5c:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    8f60:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    8f64:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
    8f68:	4e43534e 	cdpmi	3, 4, cr5, cr3, cr14, {2}
    8f6c:	54004254 	strpl	r4, [r0], #-596	; 0xfffffdac
    8f70:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    8f74:	65523234 	ldrbvs	r3, [r2, #-564]	; 0xfffffdcc
    8f78:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
    8f7c:	72495f55 	subvc	r5, r9, #340	; 0x154
    8f80:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    8f84:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    8f88:	4d435300 	stclmi	3, cr5, [r3, #-0]
    8f8c:	4d005241 	sfmmi	f5, 4, [r0, #-260]	; 0xfffffefc
    8f90:	44575f34 	ldrbmi	r5, [r7], #-3892	; 0xfffff0cc
    8f94:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    8f98:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    8f9c:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    8fa0:	73755f63 	cmnvc	r5, #396	; 0x18c
    8fa4:	5f736662 	svcpl	0x00736662
    8fa8:	74727068 	ldrbtvc	r7, [r2], #-104	; 0xffffff98
    8fac:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    8fb0:	745f646c 	ldrbvc	r6, [pc], #-1132	; 8fb8 <__ram_ret_data_start+0x5728>
    8fb4:	63747300 	cmnvs	r4, #0, 6
    8fb8:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    8fbc:	63685f36 	cmnvs	r8, #54, 30	; 0xd8
    8fc0:	5f726270 	svcpl	0x00726270
    8fc4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    8fc8:	00745f64 	rsbseq	r5, r4, r4, ror #30
    8fcc:	564e5f5f 			; <UNDEFINED> instruction: 0x564e5f5f
    8fd0:	445f4349 	ldrbmi	r4, [pc], #-841	; 8fd8 <__ram_ret_data_start+0x5748>
    8fd4:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    8fd8:	5249656c 	subpl	r6, r9, #108, 10	; 0x1b000000
    8fdc:	43490051 	movtmi	r0, #36945	; 0x9051
    8fe0:	49005245 	stmdbmi	r0, {r0, r2, r6, r9, ip, lr}
    8fe4:	3830746e 	ldmdacc	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    8fe8:	52495f38 	subpl	r5, r9, #56, 30	; 0xe0
    8fec:	43006e51 	movwmi	r6, #3665	; 0xe51
    8ff0:	4143504d 	cmpmi	r3, sp, asr #32
    8ff4:	504d4300 	subpl	r4, sp, r0, lsl #6
    8ff8:	53004243 	movwpl	r4, #579	; 0x243
    8ffc:	32314c45 	eorscc	r4, r1, #17664	; 0x4500
    9000:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    9004:	45465542 	strbmi	r5, [r6, #-1346]	; 0xfffffabe
    9008:	7473004e 	ldrbtvc	r0, [r3], #-78	; 0xffffffb2
    900c:	32695f63 	rsbcc	r5, r9, #396	; 0x18c
    9010:	6c665f63 	stclvs	15, cr5, [r6], #-396	; 0xfffffe74
    9014:	665f7274 			; <UNDEFINED> instruction: 0x665f7274
    9018:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    901c:	4500745f 	strmi	r7, [r0, #-1119]	; 0xfffffba1
    9020:	504e504f 	subpl	r5, lr, pc, asr #32
    9024:	4c554c4b 	mrrcmi	12, 4, r4, r5, cr11
    9028:	55425400 	strbpl	r5, [r2, #-1024]	; 0xfffffc00
    902c:	54003046 	strpl	r3, [r0], #-70	; 0xffffffba
    9030:	31465542 	cmpcc	r6, r2, asr #10
    9034:	55425400 	strbpl	r5, [r2, #-1024]	; 0xfffffc00
    9038:	54003246 	strpl	r3, [r0], #-582	; 0xfffffdba
    903c:	33465542 	movtcc	r5, #25922	; 0x6542
    9040:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    9044:	48003335 	stmdami	r0, {r0, r2, r4, r5, r8, r9, ip, sp}
    9048:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    904c:	394b534d 	stmdbcc	fp, {r0, r2, r3, r6, r8, r9, ip, lr}^
    9050:	5300665f 	movwpl	r6, #1631	; 0x65f
    9054:	35354c45 	ldrcc	r4, [r5, #-3141]!	; 0xfffff3bb
    9058:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    905c:	5f353730 	svcpl	0x00353730
    9060:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    9064:	53455200 	movtpl	r5, #20992	; 0x5200
    9068:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    906c:	00303844 	eorseq	r3, r0, r4, asr #16
    9070:	424d4353 	submi	r4, sp, #1275068417	; 0x4c000001
    9074:	4e490052 	mcrmi	0, 2, r0, cr9, cr2, {2}
    9078:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    907c:	5f323652 	svcpl	0x00323652
    9080:	46564f47 	ldrbmi	r4, [r6], -r7, asr #30
    9084:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    9088:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    908c:	535f3236 	cmppl	pc, #1610612739	; 0x60000003
    9090:	00414d43 	subeq	r4, r1, r3, asr #26
    9094:	5f544e49 	svcpl	0x00544e49
    9098:	36524d54 			; <UNDEFINED> instruction: 0x36524d54
    909c:	43535f32 	cmpmi	r3, #50, 30	; 0xc8
    90a0:	4900424d 	stmdbmi	r0, {r0, r2, r3, r6, r9, lr}
    90a4:	3630746e 	ldrtcc	r7, [r0], -lr, ror #8
    90a8:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    90ac:	53006e51 	movwpl	r6, #3665	; 0xe51
    90b0:	54524154 	ldrbpl	r4, [r2], #-340	; 0xfffffeac
    90b4:	48004549 	stmdami	r0, {r0, r3, r6, r8, sl, lr}
    90b8:	414d4443 	cmpmi	sp, r3, asr #8
    90bc:	43480034 	movtmi	r0, #32820	; 0x8034
    90c0:	36414d44 	strbcc	r4, [r1], -r4, asr #26
    90c4:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    90c8:	5f323031 	svcpl	0x00323031
    90cc:	70530066 	subsvc	r0, r3, r6, rrx
    90d0:	64493269 	strbvs	r3, [r9], #-617	; 0xfffffd97
    90d4:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    90d8:	61487172 	hvcvs	34578	; 0x8712
    90dc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    90e0:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    90e4:	32695f63 	rsbcc	r5, r9, #396	; 0x18c
    90e8:	6c635f63 	stclvs	15, cr5, [r3], #-396	; 0xfffffe74
    90ec:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    90f0:	5f646c65 	svcpl	0x00646c65
    90f4:	4d430074 	stclmi	0, cr0, [r3, #-464]	; 0xfffffe30
    90f8:	31524150 	cmpcc	r2, r0, asr r1
    90fc:	504d4300 	subpl	r4, sp, r0, lsl #6
    9100:	00335241 	eorseq	r5, r3, r1, asr #4
    9104:	41504d43 	cmpmi	r0, r3, asr #26
    9108:	43003452 	movwmi	r3, #1106	; 0x452
    910c:	5241504d 	subpl	r5, r1, #77	; 0x4d
    9110:	4d430035 	stclmi	0, cr0, [r3, #-212]	; 0xffffff2c
    9114:	36524150 			; <UNDEFINED> instruction: 0x36524150
    9118:	504d4300 	subpl	r4, sp, r0, lsl #6
    911c:	00375241 	eorseq	r5, r7, r1, asr #4
    9120:	41504d43 	cmpmi	r0, r3, asr #26
    9124:	49003852 	stmdbmi	r0, {r1, r4, r6, fp, ip, sp}
    9128:	33305152 	teqcc	r0, #-2147483628	; 0x80000014
    912c:	61485f30 	cmpvs	r8, r0, lsr pc
    9130:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    9134:	43530072 	cmpmi	r3, #114	; 0x72
    9138:	0052434d 	subseq	r4, r2, sp, asr #6
    913c:	544e4947 	strbpl	r4, [lr], #-2375	; 0xfffff6b9
    9140:	5f4b534d 	svcpl	0x004b534d
    9144:	54490066 	strbpl	r0, [r9], #-102	; 0xffffff9a
    9148:	44554e45 	ldrbmi	r4, [r5], #-3653	; 0xfffff1bb
    914c:	4d430046 	stclmi	0, cr0, [r3, #-280]	; 0xfffffee8
    9150:	004e4550 	subeq	r4, lr, r0, asr r5
    9154:	5f544e49 	svcpl	0x00544e49
    9158:	31434441 	cmpcc	r3, r1, asr #8
    915c:	5145535f 	cmppl	r5, pc, asr r3
    9160:	00504d43 	subseq	r4, r0, r3, asr #26
    9164:	45535356 	ldrbmi	r5, [r3, #-854]	; 0xfffffcaa
    9168:	3334314c 	teqcc	r4, #76, 2
    916c:	4b00665f 	blmi	22af0 <__ram_ret_data_start+0x1f260>
    9170:	0052454f 	subseq	r4, r2, pc, asr #10
    9174:	53555752 	cmppl	r5, #21495808	; 0x1480000
    9178:	53004749 	movwpl	r4, #1865	; 0x749
    917c:	32364c45 	eorscc	r4, r6, #17664	; 0x4500
    9180:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    9184:	665f3934 			; <UNDEFINED> instruction: 0x665f3934
    9188:	52574200 	subspl	r4, r7, #0, 4
    918c:	53004e45 	movwpl	r4, #3653	; 0xe45
    9190:	31314c45 	teqcc	r1, r5, asr #24
    9194:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    9198:	47464348 	strbmi	r4, [r6, -r8, asr #6]
    919c:	54534800 	ldrbpl	r4, [r3], #-2048	; 0xfffff800
    91a0:	48003041 	stmdami	r0, {r0, r6, ip, sp}
    91a4:	31415453 	cmpcc	r1, r3, asr r4
    91a8:	54534800 	ldrbpl	r4, [r3], #-2048	; 0xfffff800
    91ac:	45003241 	strmi	r3, [r0, #-577]	; 0xfffffdbf
    91b0:	444d554e 	strbmi	r5, [sp], #-1358	; 0xfffffab2
    91b4:	004d454e 	subeq	r4, sp, lr, asr #10
    91b8:	41545348 	cmpmi	r4, r8, asr #6
    91bc:	53480034 	movtpl	r0, #32820	; 0x8034
    91c0:	00354154 	eorseq	r4, r5, r4, asr r1
    91c4:	41545348 	cmpmi	r4, r8, asr #6
    91c8:	53480036 	movtpl	r0, #32822	; 0x8036
    91cc:	00374154 	eorseq	r4, r7, r4, asr r1
    91d0:	41545348 	cmpmi	r4, r8, asr #6
    91d4:	53480038 	movtpl	r0, #32824	; 0x8038
    91d8:	00394154 	eorseq	r4, r9, r4, asr r1
    91dc:	55424c43 	strbpl	r4, [r2, #-3139]	; 0xfffff3bd
    91e0:	554e4546 	strbpl	r4, [lr, #-1350]	; 0xfffffaba
    91e4:	424c4300 	submi	r4, ip, #0, 6
    91e8:	4e454655 	mcrmi	6, 2, r4, cr5, cr5, {2}
    91ec:	4c430056 	mcrrmi	0, 5, r0, r3, cr6
    91f0:	45465542 	strbmi	r5, [r6, #-1346]	; 0xfffffabe
    91f4:	4300574e 	movwmi	r5, #1870	; 0x74e
    91f8:	3146504d 	cmpcc	r6, sp, asr #32
    91fc:	504d4300 	subpl	r4, sp, r0, lsl #6
    9200:	41003246 	tstmi	r0, r6, asr #4
    9204:	004c5746 	subeq	r5, ip, r6, asr #14
    9208:	46504d43 	ldrbmi	r4, [r0], -r3, asr #26
    920c:	4d430034 	stclmi	0, cr0, [r3, #-208]	; 0xffffff30
    9210:	00354650 	eorseq	r4, r5, r0, asr r6
    9214:	46504d43 	ldrbmi	r4, [r0], -r3, asr #26
    9218:	504f0036 	subpl	r0, pc, r6, lsr r0	; <UNPREDICTABLE>
    921c:	55484b50 	strbpl	r4, [r8, #-2896]	; 0xfffff4b0
    9220:	4d430048 	stclmi	0, cr0, [r3, #-288]	; 0xfffffee0
    9224:	00384650 	eorseq	r4, r8, r0, asr r6
    9228:	5f637473 	svcpl	0x00637473
    922c:	63746e69 	cmnvs	r4, #1680	; 0x690
    9230:	696d6e5f 	stmdbvs	sp!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    9234:	665f7266 	ldrbvs	r7, [pc], -r6, ror #4
    9238:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    923c:	5500745f 	strpl	r7, [r0, #-1119]	; 0xfffffba1
    9240:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    9244:	45785433 	ldrbmi	r5, [r8, #-1075]!	; 0xfffffbcd
    9248:	7974706d 	ldmdbvc	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    924c:	7172495f 	cmnvc	r2, pc, asr r9
    9250:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9254:	0072656c 	rsbseq	r6, r2, ip, ror #10
    9258:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
    925c:	5f6b6369 	svcpl	0x006b6369
    9260:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    9264:	54534800 	ldrbpl	r4, [r3], #-2048	; 0xfffff800
    9268:	52005241 	andpl	r5, r0, #268435460	; 0x10000004
    926c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    9270:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
    9274:	69540039 	ldmdbvs	r4, {r0, r3, r4, r5}^
    9278:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    927c:	44554733 	ldrbmi	r4, [r5], #-1843	; 0xfffff8cd
    9280:	7172495f 	cmnvc	r2, pc, asr r9
    9284:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9288:	0072656c 	rsbseq	r6, r2, ip, ror #10
    928c:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
    9290:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    9294:	72495f74 	subvc	r5, r9, #116, 30	; 0x1d0
    9298:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    929c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    92a0:	30484300 	subcc	r4, r8, r0, lsl #6
    92a4:	58554d30 	ldmdapl	r5, {r4, r5, r8, sl, fp, lr}^
    92a8:	44574100 	ldrbmi	r4, [r7], #-256	; 0xffffff00
    92ac:	70005243 	andvc	r5, r0, r3, asr #4
    92b0:	49637473 	stmdbmi	r3!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    92b4:	65527172 	ldrbvs	r7, [r2, #-370]	; 0xfffffe8e
    92b8:	6f436967 	svcvs	0x00436967
    92bc:	5300666e 	movwpl	r6, #1646	; 0x66e
    92c0:	31384c45 	teqcc	r8, r5, asr #24
    92c4:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
    92c8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    92cc:	5f303152 	svcpl	0x00303152
    92d0:	58520066 	ldmdapl	r2, {r1, r2, r5, r6}^
    92d4:	73004549 	movwvc	r4, #1353	; 0x549
    92d8:	745f6374 	ldrbvc	r6, [pc], #-884	; 92e0 <__ram_ret_data_start+0x5a50>
    92dc:	5f34726d 	svcpl	0x0034726d
    92e0:	726d636f 	rsbvc	r6, sp, #-1140850687	; 0xbc000001
    92e4:	665f6c75 			; <UNDEFINED> instruction: 0x665f6c75
    92e8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    92ec:	5400745f 	strpl	r7, [r0], #-1119	; 0xfffffba1
    92f0:	49444e45 	stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^
    92f4:	43420045 	movtmi	r0, #8261	; 0x2045
    92f8:	00524e4f 	subseq	r4, r2, pc, asr #28
    92fc:	324c4553 	subcc	r4, ip, #348127232	; 0x14c00000
    9300:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    9304:	454f4150 	strbmi	r4, [pc, #-336]	; 91bc <__ram_ret_data_start+0x592c>
    9308:	55534500 	ldrbpl	r4, [r3, #-1280]	; 0xfffffb00
    930c:	004d5053 	subeq	r5, sp, r3, asr r0
    9310:	48434348 	stmdami	r3, {r3, r6, r8, r9, lr}^
    9314:	5f315241 	svcpl	0x00315241
    9318:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    931c:	38303174 	ldmdacc	r0!, {r2, r4, r5, r6, r8, ip, sp}
    9320:	5152495f 	cmppl	r2, pc, asr r9
    9324:	4b43006e 	blmi	10c94e4 <__ram_ret_data_start+0x10c5c54>
    9328:	00564944 	subseq	r4, r6, r4, asr #18
    932c:	5f637473 	svcpl	0x00637473
    9330:	5f636461 	svcpl	0x00636461
    9334:	69616770 	stmdbvs	r1!, {r4, r5, r6, r8, r9, sl, sp, lr}^
    9338:	3072736e 	rsbscc	r7, r2, lr, ror #6
    933c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    9340:	745f646c 	ldrbvc	r6, [pc], #-1132	; 9348 <__ram_ret_data_start+0x5ab8>
    9344:	504c4c00 	subpl	r4, ip, r0, lsl #24
    9348:	47004e45 	strmi	r4, [r0, -r5, asr #28]
    934c:	43425355 	movtmi	r5, #9045	; 0x2355
    9350:	665f4746 	ldrbvs	r4, [pc], -r6, asr #14
    9354:	63747300 	cmnvs	r4, #0, 6
    9358:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    935c:	685f7366 	ldmdavs	pc, {r1, r2, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    9360:	69737463 	ldmdbvs	r3!, {r0, r1, r5, r6, sl, ip, sp, lr}^
    9364:	69665f7a 	stmdbvs	r6!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    9368:	5f646c65 	svcpl	0x00646c65
    936c:	41440074 	hvcmi	16388	; 0x4004
    9370:	53464154 	movtpl	r4, #24916	; 0x6154
    9374:	4d505355 	ldclmi	3, cr5, [r0, #-340]	; 0xfffffeac
    9378:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    937c:	665f3739 			; <UNDEFINED> instruction: 0x665f3739
    9380:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    9384:	56003937 			; <UNDEFINED> instruction: 0x56003937
    9388:	52524550 	subspl	r4, r2, #80, 10	; 0x14000000
    938c:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    9390:	665f3036 			; <UNDEFINED> instruction: 0x665f3036
    9394:	46435200 	strbmi	r5, [r3], -r0, lsl #4
    9398:	504c4c47 	subpl	r4, ip, r7, asr #24
    939c:	53535600 	cmppl	r3, #0, 12
    93a0:	33314c45 	teqcc	r1, #17664	; 0x4500
    93a4:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    93a8:	50504f45 	subspl	r4, r0, r5, asr #30
    93ac:	4c564c4b 	mrrcmi	12, 4, r4, r6, cr11
    93b0:	4d435300 	stclmi	3, cr5, [r3, #-0]
    93b4:	45005246 	strmi	r5, [r0, #-582]	; 0xfffffdba
    93b8:	52464349 	subpl	r4, r6, #603979777	; 0x24000001
    93bc:	504d0030 	subpl	r0, sp, r0, lsr r0
    93c0:	4f004449 	svcmi	0x00004449
    93c4:	484b5050 	stmdami	fp, {r4, r6, ip, lr}^
    93c8:	49004857 	stmdbmi	r0, {r0, r1, r2, r4, r6, fp, lr}
    93cc:	555f544e 	ldrbpl	r5, [pc, #-1102]	; 8f86 <__ram_ret_data_start+0x56f6>
    93d0:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    93d4:	54525f33 	ldrbpl	r5, [r2], #-3891	; 0xfffff0cd
    93d8:	4d53004f 	ldclmi	0, cr0, [r3, #-316]	; 0xfffffec4
    93dc:	46454442 	strbmi	r4, [r5], -r2, asr #8
    93e0:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
    93e4:	524c4346 	subpl	r4, ip, #402653185	; 0x18000001
    93e8:	44574100 	ldrbmi	r4, [r7], #-256	; 0xffffff00
    93ec:	48004e45 	stmdami	r0, {r0, r2, r6, r9, sl, fp, lr}
    93f0:	49535443 	ldmdbmi	r3, {r0, r1, r6, sl, ip, lr}^
    93f4:	665f365a 			; <UNDEFINED> instruction: 0x665f365a
    93f8:	4e4f4d00 	cdpmi	13, 4, cr4, cr15, cr0, {0}
    93fc:	45534e44 	ldrbmi	r4, [r3, #-3652]	; 0xfffff1bc
    9400:	4c544351 	mrrcmi	3, 5, r4, r4, cr1	; <UNPREDICTABLE>
    9404:	4f4d0030 	svcmi	0x004d0030
    9408:	534e444e 	movtpl	r4, #58446	; 0xe44e
    940c:	54435145 	strbpl	r5, [r3], #-325	; 0xfffffebb
    9410:	4d00314c 	stfmis	f3, [r0, #-304]	; 0xfffffed0
    9414:	4e444e4f 	cdpmi	14, 4, cr4, cr4, cr15, {2}
    9418:	43514553 	cmpmi	r1, #348127232	; 0x14c00000
    941c:	00324c54 	eorseq	r4, r2, r4, asr ip
    9420:	444e4f4d 	strbmi	r4, [lr], #-3917	; 0xfffff0b3
    9424:	5145534e 	cmppl	r5, lr, asr #6
    9428:	334c5443 	movtcc	r5, #50243	; 0xc443
    942c:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0xfffffb00
    9430:	30746e69 	rsbscc	r6, r4, r9, ror #28
    9434:	72495f31 	subvc	r5, r9, #49, 30	; 0xc4
    9438:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    943c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    9440:	61735500 	cmnvs	r3, r0, lsl #10
    9444:	54327472 	ldrtpl	r7, [r2], #-1138	; 0xfffffb8e
    9448:	706d4578 	rsbvc	r4, sp, r8, ror r5
    944c:	495f7974 	ldmdbmi	pc, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    9450:	61487172 	hvcvs	34578	; 0x8712
    9454:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    9458:	4f440072 	svcmi	0x00440072
    945c:	53545045 	cmppl	r4, #69	; 0x45
    9460:	00305a49 	eorseq	r5, r0, r9, asr #20
    9464:	50454f44 	subpl	r4, r5, r4, asr #30
    9468:	5a495354 	bpl	125e1c0 <__ram_ret_data_start+0x125a930>
    946c:	4f440031 	svcmi	0x00440031
    9470:	53545045 	cmppl	r4, #69	; 0x45
    9474:	00325a49 	eorseq	r5, r2, r9, asr #20
    9478:	50504f45 	subspl	r4, r0, r5, asr #30
    947c:	4c574c4b 	mrrcmi	12, 4, r4, r7, cr11
    9480:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    9484:	665f3637 			; <UNDEFINED> instruction: 0x665f3637
    9488:	454f4400 	strbmi	r4, [pc, #-1024]	; 9090 <__ram_ret_data_start+0x5800>
    948c:	49535450 	ldmdbmi	r3, {r4, r6, sl, ip, lr}^
    9490:	4800355a 	stmdami	r0, {r1, r3, r4, r6, r8, sl, ip, sp}
    9494:	004e4553 	subeq	r4, lr, r3, asr r5
    9498:	54505244 	ldrbpl	r5, [r0], #-580	; 0xfffffdbc
    949c:	69540042 	ldmdbvs	r4, {r1, r6}^
    94a0:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    94a4:	4d434733 	stclmi	7, cr4, [r3, #-204]	; 0xffffff34
    94a8:	495f4857 	ldmdbmi	pc, {r0, r1, r2, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    94ac:	61487172 	hvcvs	34578	; 0x8712
    94b0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    94b4:	45530072 	ldrbmi	r0, [r3, #-114]	; 0xffffff8e
    94b8:	0030384c 	eorseq	r3, r0, ip, asr #16
    94bc:	59434d44 	stmdbpl	r3, {r2, r6, r8, sl, fp, lr}^
    94c0:	53004e43 	movwpl	r4, #3651	; 0xe43
    94c4:	00574e53 	subseq	r4, r7, r3, asr lr
    94c8:	33633249 	cmncc	r3, #-1879048188	; 0x90000004
    94cc:	6e457854 	mcrvs	8, 2, r7, cr5, cr4, {2}
    94d0:	72495f64 	subvc	r5, r9, #100, 30	; 0x190
    94d4:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    94d8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    94dc:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    94e0:	49003938 	stmdbmi	r0, {r3, r4, r5, r8, fp, ip, sp}
    94e4:	35305152 	ldrcc	r5, [r0, #-338]!	; 0xfffffeae
    94e8:	61485f30 	cmpvs	r8, r0, lsr pc
    94ec:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    94f0:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
    94f4:	70735f63 	rsbsvc	r5, r3, r3, ror #30
    94f8:	72635f69 	rsbvc	r5, r3, #420	; 0x1a4
    94fc:	69665f31 	stmdbvs	r6!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    9500:	5f646c65 	svcpl	0x00646c65
    9504:	45530074 	ldrbmi	r0, [r3, #-116]	; 0xffffff8c
    9508:	5f35354c 	svcpl	0x0035354c
    950c:	49450066 	stmdbmi	r5, {r1, r2, r5, r6}^
    9510:	52435152 	subpl	r5, r3, #-2147483628	; 0x80000014
    9514:	00665f39 	rsbeq	r5, r6, r9, lsr pc
    9518:	5f637473 	svcpl	0x00637473
    951c:	34726d74 	ldrbtcc	r6, [r2], #-3444	; 0xfffff28c
    9520:	6d636f5f 	stclvs	15, cr6, [r3, #-380]!	; 0xfffffe84
    9524:	5f687772 	svcpl	0x00687772
    9528:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    952c:	00745f64 	rsbseq	r5, r4, r4, ror #30
    9530:	51455246 	cmppl	r5, r6, asr #4
    9534:	534e5300 	movtpl	r5, #58112	; 0xe300
    9538:	54435145 	strbpl	r5, [r3], #-325	; 0xfffffebb
    953c:	0031424c 	eorseq	r4, r1, ip, asr #4
    9540:	43494d4e 	movtmi	r4, #40270	; 0x9d4e
    9544:	54005246 	strpl	r5, [r0], #-582	; 0xfffffdba
    9548:	00464954 	subeq	r4, r6, r4, asr r9
    954c:	48435641 	stmdami	r3, {r0, r6, r9, sl, ip, lr}^
    9550:	524c4553 	subpl	r4, ip, #348127232	; 0x14c00000
    9554:	4d430031 	stclmi	0, cr0, [r3, #-196]	; 0xffffff3c
    9558:	46444153 			; <UNDEFINED> instruction: 0x46444153
    955c:	44565000 	ldrbmi	r5, [r6], #-0
    9560:	00524631 	subseq	r4, r2, r1, lsr r6
    9564:	30515249 	subscc	r5, r1, r9, asr #4
    9568:	485f3437 	ldmdami	pc, {r0, r1, r2, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
    956c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    9570:	41007265 	tstmi	r0, r5, ror #4
    9574:	45534543 	ldrbmi	r4, [r3, #-1347]	; 0xfffffabd
    9578:	4346004e 	movtmi	r0, #24654	; 0x604e
    957c:	0045444d 	subeq	r4, r5, sp, asr #8
    9580:	49525245 	ldmdbmi	r2, {r0, r2, r6, r9, ip, lr}^
    9584:	7300544e 	movwvc	r5, #1102	; 0x44e
    9588:	745f6374 	ldrbvc	r6, [pc], #-884	; 9590 <__ram_ret_data_start+0x5d00>
    958c:	5f61726d 	svcpl	0x0061726d
    9590:	6e6f6368 	cdpvs	3, 6, cr6, cr15, cr8, {3}
    9594:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    9598:	5f646c65 	svcpl	0x00646c65
    959c:	73550074 	cmpvc	r5, #116	; 0x74
    95a0:	31747261 	cmncc	r4, r1, ror #4
    95a4:	6d457854 	stclvs	8, cr7, [r5, #-336]	; 0xfffffeb0
    95a8:	5f797470 	svcpl	0x00797470
    95ac:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    95b0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    95b4:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    95b8:	00454e58 	subeq	r4, r5, r8, asr lr
    95bc:	45544150 	ldrbmi	r4, [r4, #-336]	; 0xfffffeb0
    95c0:	49475300 	stmdbmi	r7, {r8, r9, ip, lr}^
    95c4:	004b414e 	subeq	r4, fp, lr, asr #2
    95c8:	4e4f4342 	cdpmi	3, 4, cr4, cr15, cr2, {2}
    95cc:	665f3252 			; <UNDEFINED> instruction: 0x665f3252
    95d0:	53324900 	teqpl	r2, #0, 18
    95d4:	00445453 	subeq	r5, r4, r3, asr r4
    95d8:	5f544e49 	svcpl	0x00544e49
    95dc:	30524d54 	subscc	r4, r2, r4, asr sp
    95e0:	43475f32 	movtmi	r5, #32562	; 0x7f32
    95e4:	4900414d 	stmdbmi	r0, {r0, r2, r3, r6, r8, lr}
    95e8:	545f544e 	ldrbpl	r5, [pc], #-1102	; 95f0 <__ram_ret_data_start+0x5d60>
    95ec:	3230524d 	eorscc	r5, r0, #-805306364	; 0xd0000004
    95f0:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    95f4:	4f450042 	svcmi	0x00450042
    95f8:	004d4650 	subeq	r4, sp, r0, asr r6
    95fc:	4e4f4342 	cdpmi	3, 4, cr4, cr15, cr2, {2}
    9600:	665f3352 			; <UNDEFINED> instruction: 0x665f3352
    9604:	55544400 	ldrbpl	r4, [r4, #-1024]	; 0xfffffc00
    9608:	53005241 	movwpl	r5, #577	; 0x241
    960c:	42504c50 	subsmi	r4, r0, #80, 24	; 0x5000
    9610:	764c004b 	strbvc	r0, [ip], -fp, asr #32
    9614:	495f3264 	ldmdbmi	pc, {r2, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    9618:	61487172 	hvcvs	34578	; 0x8712
    961c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    9620:	52490072 	subpl	r0, r9, #114	; 0x72
    9624:	36383051 			; <UNDEFINED> instruction: 0x36383051
    9628:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    962c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    9630:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    9634:	5f313331 	svcpl	0x00313331
    9638:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    963c:	51524900 	cmppl	r2, r0, lsl #18
    9640:	004e455a 	subeq	r4, lr, sl, asr r5
    9644:	5f637473 	svcpl	0x00637473
    9648:	61726d74 	cmnvs	r2, r4, ror sp
    964c:	6f63705f 	svcvs	0x0063705f
    9650:	665f726e 	ldrbvs	r7, [pc], -lr, ror #4
    9654:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    9658:	4800745f 	stmdami	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    965c:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    9660:	00665f36 	rsbeq	r5, r6, r6, lsr pc
    9664:	45494542 	strbmi	r4, [r9, #-1346]	; 0xfffffabe
    9668:	49454200 	stmdbmi	r5, {r9, lr}^
    966c:	74730046 	ldrbtvc	r0, [r3], #-70	; 0xffffffba
    9670:	73755f63 	cmnvc	r5, #396	; 0x18c
    9674:	5f736662 	svcpl	0x00736662
    9678:	62686167 	rsbvs	r6, r8, #-1073741799	; 0xc0000019
    967c:	5f676663 	svcpl	0x00676663
    9680:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    9684:	00745f64 	rsbseq	r5, r4, r4, ror #30
    9688:	54534f48 	ldrbpl	r4, [r3], #-3912	; 0xfffff0b8
    968c:	5f4e4f43 	svcpl	0x004e4f43
    9690:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    9694:	73755f63 	cmnvc	r5, #396	; 0x18c
    9698:	5f747261 	svcpl	0x00747261
    969c:	5f727262 	svcpl	0x00727262
    96a0:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    96a4:	00745f64 	rsbseq	r5, r4, r4, ror #30
    96a8:	50515249 	subspl	r5, r1, r9, asr #4
    96ac:	54440046 	strbpl	r0, [r4], #-70	; 0xffffffba
    96b0:	00524255 	subseq	r4, r2, r5, asr r2
    96b4:	324c4553 	subcc	r4, ip, #348127232	; 0x14c00000
    96b8:	00665f39 	rsbeq	r5, r6, r9, lsr pc
    96bc:	41434f45 	cmpmi	r3, r5, asr #30
    96c0:	004e4549 	subeq	r4, lr, r9, asr #10
    96c4:	5f637473 	svcpl	0x00637473
    96c8:	5f626d65 	svcpl	0x00626d65
    96cc:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
    96d0:	69665f6e 	stmdbvs	r6!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    96d4:	5f646c65 	svcpl	0x00646c65
    96d8:	57500074 			; <UNDEFINED> instruction: 0x57500074
    96dc:	53004e4f 	movwpl	r4, #3663	; 0xe4f
    96e0:	5145534e 	cmppl	r5, lr, asr #6
    96e4:	424c5443 	submi	r5, ip, #1124073472	; 0x43000000
    96e8:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    96ec:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
    96f0:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    96f4:	5f373430 	svcpl	0x00373430
    96f8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    96fc:	41584500 	cmpmi	r8, r0, lsl #10
    9700:	00665f52 	rsbeq	r5, r6, r2, asr pc
    9704:	30515249 	subscc	r5, r1, r9, asr #4
    9708:	485f3430 	ldmdami	pc, {r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
    970c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    9710:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
    9714:	54515249 	ldrbpl	r5, [r1], #-585	; 0xfffffdb7
    9718:	55004752 	strpl	r4, [r0, #-1874]	; 0xfffff8ae
    971c:	65676173 	strbvs	r6, [r7, #-371]!	; 0xfffffe8d
    9720:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    9724:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
    9728:	53006e51 	movwpl	r6, #3665	; 0xe51
    972c:	56524d43 	ldrbpl	r4, [r2], -r3, asr #26
    9730:	00665f48 	rsbeq	r5, r6, r8, asr #30
    9734:	30746e49 	rsbscc	r6, r4, r9, asr #28
    9738:	495f3433 	ldmdbmi	pc, {r0, r1, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
    973c:	006e5152 	rsbeq	r5, lr, r2, asr r1
    9740:	54534f48 	ldrbpl	r4, [r3], #-3912	; 0xfffff0b8
    9744:	004e4f43 	subeq	r4, lr, r3, asr #30
    9748:	554e4f45 	strbpl	r4, [lr, #-3909]	; 0xfffff0bb
    974c:	50445f4d 	subpl	r5, r4, sp, asr #30
    9750:	53004449 	movwpl	r4, #1097	; 0x449
    9754:	55524d43 	ldrbpl	r4, [r2, #-3395]	; 0xfffff2bd
    9758:	45500048 	ldrbmi	r0, [r0, #-72]	; 0xffffffb8
    975c:	45545250 	ldrbmi	r5, [r4, #-592]	; 0xfffffdb0
    9760:	4c435252 	sfmmi	f5, 2, [r3], {82}	; 0x52
    9764:	41530052 	cmpmi	r3, r2, asr r0
    9768:	73004b43 	movwvc	r4, #2883	; 0xb43
    976c:	745f6374 	ldrbvc	r6, [pc], #-884	; 9774 <__ram_ret_data_start+0x5ee4>
    9770:	5f34726d 	svcpl	0x0034726d
    9774:	726d6373 	rsbvc	r6, sp, #-872415231	; 0xcc000001
    9778:	665f6c76 			; <UNDEFINED> instruction: 0x665f6c76
    977c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    9780:	5000745f 	andpl	r7, r0, pc, asr r4
    9784:	00525057 	subseq	r5, r2, r7, asr r0
    9788:	50454944 	subpl	r4, r5, r4, asr #18
    978c:	304c5443 	subcc	r5, ip, r3, asr #8
    9790:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    9794:	4c544350 	mrrcmi	3, 5, r4, r4, cr0	; <UNPREDICTABLE>
    9798:	49440031 	stmdbmi	r4, {r0, r4, r5}^
    979c:	54435045 	strbpl	r5, [r3], #-69	; 0xffffffbb
    97a0:	4400324c 	strmi	r3, [r0], #-588	; 0xfffffdb4
    97a4:	43504549 	cmpmi	r0, #306184192	; 0x12400000
    97a8:	00334c54 	eorseq	r4, r3, r4, asr ip
    97ac:	50454944 	subpl	r4, r5, r4, asr #18
    97b0:	344c5443 	strbcc	r5, [ip], #-1091	; 0xfffffbbd
    97b4:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    97b8:	4c544350 	mrrcmi	3, 5, r4, r4, cr0	; <UNPREDICTABLE>
    97bc:	54500035 	ldrbpl	r0, [r0], #-53	; 0xffffffcb
    97c0:	4c454658 	mcrrmi	6, 5, r4, r5, cr8
    97c4:	73004c56 	movwvc	r4, #3158	; 0xc56
    97c8:	745f6374 	ldrbvc	r6, [pc], #-884	; 97d0 <__ram_ret_data_start+0x5f40>
    97cc:	5f34726d 	svcpl	0x0034726d
    97d0:	72636f70 	rsbvc	r6, r3, #112, 30	; 0x1c0
    97d4:	69665f76 	stmdbvs	r6!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    97d8:	5f646c65 	svcpl	0x00646c65
    97dc:	4d440074 	stclmi	0, cr0, [r4, #-464]	; 0xfffffe30
    97e0:	004e4541 	subeq	r4, lr, r1, asr #10
    97e4:	5f637473 	svcpl	0x00637473
    97e8:	6f696473 	svcvs	0x00696473
    97ec:	65665f63 	strbvs	r5, [r6, #-3939]!	; 0xfffff09d
    97f0:	69665f61 	stmdbvs	r6!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
    97f4:	5f646c65 	svcpl	0x00646c65
    97f8:	69540074 	ldmdbvs	r4, {r2, r4, r5, r6}^
    97fc:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    9800:	4d434731 	stclmi	7, cr4, [r3, #-196]	; 0xffffff3c
    9804:	495f4c55 	ldmdbmi	pc, {r0, r2, r4, r6, sl, fp, lr}^	; <UNPREDICTABLE>
    9808:	61487172 	hvcvs	34578	; 0x8712
    980c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    9810:	43530072 	cmpmi	r3, #114	; 0x72
    9814:	4856524d 	ldmdami	r6, {r0, r2, r3, r6, r9, ip, lr}^
    9818:	4d435300 	stclmi	3, cr5, [r3, #-0]
    981c:	004c5652 	subeq	r5, ip, r2, asr r6
    9820:	544d4644 	strbpl	r4, [sp], #-1604	; 0xfffff9bc
    9824:	45434f00 	strbmi	r4, [r3, #-3840]	; 0xfffff100
    9828:	665f5552 			; <UNDEFINED> instruction: 0x665f5552
    982c:	51524900 	cmppl	r2, r0, lsl #18
    9830:	5f313630 	svcpl	0x00313630
    9834:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9838:	0072656c 	rsbseq	r6, r2, ip, ror #10
    983c:	4d445741 	stclmi	7, cr5, [r4, #-260]	; 0xfffffefc
    9840:	43480044 	movtmi	r0, #32836	; 0x8044
    9844:	5f524250 	svcpl	0x00524250
    9848:	45490066 	strbmi	r0, [r9, #-102]	; 0xffffff9a
    984c:	004d4950 	subeq	r4, sp, r0, asr r9
    9850:	30515249 	subscc	r5, r1, r9, asr #4
    9854:	485f3137 	ldmdami	pc, {r0, r1, r2, r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>
    9858:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    985c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    9860:	4154304d 	cmpmi	r4, sp, asr #32
    9864:	00524444 	subseq	r4, r2, r4, asr #8
    9868:	5f637473 	svcpl	0x00637473
    986c:	66627375 			; <UNDEFINED> instruction: 0x66627375
    9870:	6f645f73 	svcvs	0x00645f73
    9874:	6e697065 	cdpvs	0, 6, cr7, cr9, cr5, {3}
    9878:	69665f74 	stmdbvs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    987c:	5f646c65 	svcpl	0x00646c65
    9880:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
    9884:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    9888:	675f3672 			; <UNDEFINED> instruction: 0x675f3672
    988c:	726e6f63 	rsbvc	r6, lr, #396	; 0x18c
    9890:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    9894:	745f646c 	ldrbvc	r6, [pc], #-1132	; 989c <__ram_ret_data_start+0x600c>
    9898:	5a504f00 	bpl	141d4a0 <__ram_ret_data_start+0x1419c10>
    989c:	48554852 	ldmdami	r5, {r1, r4, r6, fp, lr}^
    98a0:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    98a4:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    98a8:	525f3134 	subspl	r3, pc, #52, 2
    98ac:	00554f4c 	subseq	r4, r5, ip, asr #30
    98b0:	5f544e49 	svcpl	0x00544e49
    98b4:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    98b8:	4c525f31 	mrrcmi	15, 3, r5, r2, cr1
    98bc:	4900564f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, sl, ip, lr}
    98c0:	545f544e 	ldrbpl	r5, [pc], #-1102	; 98c8 <__ram_ret_data_start+0x6038>
    98c4:	3134524d 	teqcc	r4, sp, asr #4
    98c8:	4f4c525f 	svcmi	0x004c525f
    98cc:	43530057 	cmpmi	r3, #87	; 0x57
    98d0:	4c57524d 	lfmmi	f5, 2, [r7], {77}	; 0x4d
    98d4:	63747300 	cmnvs	r4, #0, 6
    98d8:	6d66655f 	cfstr64vs	mvdx6, [r6, #-380]!	; 0xfffffe84
    98dc:	6373665f 	cmnvs	r3, #99614720	; 0x5f00000
    98e0:	665f726c 	ldrbvs	r7, [pc], -ip, ror #4
    98e4:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    98e8:	4500745f 	strmi	r7, [r0, #-1119]	; 0xfffffba1
    98ec:	5f33626d 	svcpl	0x0033626d
    98f0:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    98f4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    98f8:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
    98fc:	49504549 	ldmdbmi	r0, {r0, r3, r6, r8, sl, lr}^
    9900:	5f32544e 	svcpl	0x0032544e
    9904:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    9908:	53414d54 	movtpl	r4, #7508	; 0x1d54
    990c:	665f304b 	ldrbvs	r3, [pc], -fp, asr #32
    9910:	54444300 	strbpl	r4, [r4], #-768	; 0xfffffd00
    9914:	6e49004c 	cdpvs	0, 4, cr0, cr9, cr12, {2}
    9918:	31323074 	teqcc	r2, r4, ror r0
    991c:	5152495f 	cmppl	r2, pc, asr r9
    9920:	4e49006e 	cdpmi	0, 4, cr0, cr9, cr14, {3}
    9924:	32495f54 	subcc	r5, r9, #84, 30	; 0x150
    9928:	545f3243 	ldrbpl	r3, [pc], #-579	; 9930 <__ram_ret_data_start+0x60a0>
    992c:	48004945 	stmdami	r0, {r0, r2, r6, r8, fp, lr}
    9930:	4c545342 	mrrcmi	3, 4, r5, r4, cr2
    9934:	73004e45 	movwvc	r4, #3653	; 0xe45
    9938:	715f6374 	cmpvc	pc, r4, ror r3	; <UNPREDICTABLE>
    993c:	5f697073 	svcpl	0x00697073
    9940:	5f327273 	svcpl	0x00327273
    9944:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    9948:	00745f64 	rsbseq	r5, r4, r4, ror #30
    994c:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    9950:	00464e49 	subeq	r4, r6, r9, asr #28
    9954:	5a504f45 	bpl	141d670 <__ram_ret_data_start+0x1419de0>
    9958:	4c554c52 	mrrcmi	12, 5, r4, r5, cr2
    995c:	51524900 	cmppl	r2, r0, lsl #18
    9960:	5f373031 	svcpl	0x00373031
    9964:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9968:	0072656c 	rsbseq	r6, r2, ip, ror #10
    996c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    9970:	47323472 			; <UNDEFINED> instruction: 0x47323472
    9974:	4c564d43 	mrrcmi	13, 4, r4, r6, cr3
    9978:	7172495f 	cmnvc	r2, pc, asr r9
    997c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9980:	0072656c 	rsbseq	r6, r2, ip, ror #10
    9984:	5f637473 	svcpl	0x00637473
    9988:	66627375 			; <UNDEFINED> instruction: 0x66627375
    998c:	61645f73 	smcvs	17907	; 0x45f3
    9990:	5f746e69 	svcpl	0x00746e69
    9994:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    9998:	00745f64 	rsbseq	r5, r4, r4, ror #30
    999c:	525a504f 	subspl	r5, sl, #79	; 0x4f
    99a0:	00485648 	subeq	r5, r8, r8, asr #12
    99a4:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    99a8:	00524c43 	subseq	r4, r2, r3, asr #24
    99ac:	414e4542 	cmpmi	lr, r2, asr #10
    99b0:	6d654d00 	stclvs	13, cr4, [r5, #-0]
    99b4:	616e614d 	cmnvs	lr, sp, asr #2
    99b8:	61466567 	cmpvs	r6, r7, ror #10
    99bc:	5f746c75 	svcpl	0x00746c75
    99c0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    99c4:	51524900 	cmppl	r2, r0, lsl #18
    99c8:	5f303131 	svcpl	0x00303131
    99cc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    99d0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    99d4:	434d5246 	movtmi	r5, #53830	; 0xd246
    99d8:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    99dc:	4855534d 	ldmdami	r5, {r0, r2, r3, r6, r8, r9, ip, lr}^
    99e0:	63747300 	cmnvs	r4, #0, 6
    99e4:	6d66655f 	cfstr64vs	mvdx6, [r6, #-380]!	; 0xfffffe84
    99e8:	7473665f 	ldrbtvc	r6, [r3], #-1631	; 0xfffff9a1
    99ec:	69665f70 	stmdbvs	r6!, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    99f0:	5f646c65 	svcpl	0x00646c65
    99f4:	56450074 			; <UNDEFINED> instruction: 0x56450074
    99f8:	55534d54 	ldrbpl	r4, [r3, #-3412]	; 0xfffff2ac
    99fc:	4553004c 	ldrbmi	r0, [r3, #-76]	; 0xffffffb4
    9a00:	665f364c 	ldrbvs	r3, [pc], -ip, asr #12
    9a04:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    9a08:	4154585f 	cmpmi	r4, pc, asr r8
    9a0c:	5f32334c 	svcpl	0x0032334c
    9a10:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    9a14:	63747300 	cmnvs	r4, #0, 6
    9a18:	6d66655f 	cfstr64vs	mvdx6, [r6, #-380]!	; 0xfffffe84
    9a1c:	6d72665f 	ldclvs	6, cr6, [r2, #-380]!	; 0xfffffe84
    9a20:	69665f63 	stmdbvs	r6!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    9a24:	5f646c65 	svcpl	0x00646c65
    9a28:	4f450074 	svcmi	0x00450074
    9a2c:	4c525a50 	mrrcmi	10, 5, r5, r2, cr0
    9a30:	4f004c56 	svcmi	0x00004c56
    9a34:	48525a50 	ldmdami	r2, {r4, r6, r9, fp, ip, lr}^
    9a38:	52004857 	andpl	r4, r0, #5701632	; 0x570000
    9a3c:	5f525343 	svcpl	0x00525343
    9a40:	47430066 	strbmi	r0, [r3, -r6, rrx]
    9a44:	4b414e49 	blmi	105d370 <__ram_ret_data_start+0x1059ae0>
    9a48:	4d535400 	cfldrdmi	mvd5, [r3, #-0]
    9a4c:	0045444f 	subeq	r4, r5, pc, asr #8
    9a50:	4346534f 	movtmi	r5, #25423	; 0x634f
    9a54:	4500524c 	strmi	r5, [r0, #-588]	; 0xfffffdb4
    9a58:	534d5456 	movtpl	r5, #54358	; 0xd456
    9a5c:	73004856 	movwvc	r4, #2134	; 0x856
    9a60:	745f6374 	ldrbvc	r6, [pc], #-884	; 9a68 <__ram_ret_data_start+0x61d8>
    9a64:	5f34726d 	svcpl	0x0034726d
    9a68:	726d636f 	rsbvc	r6, sp, #-1140850687	; 0xbc000001
    9a6c:	665f6876 			; <UNDEFINED> instruction: 0x665f6876
    9a70:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    9a74:	4e00745f 	cfmvsrmi	mvf0, r7
    9a78:	43504d53 	cmpmi	r0, #5312	; 0x14c0
    9a7c:	73004b4c 	movwvc	r4, #2892	; 0xb4c
    9a80:	755f6374 	ldrbvc	r6, [pc, #-884]	; 9714 <__ram_ret_data_start+0x5e84>
    9a84:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    9a88:	6e69675f 	mcrvs	7, 3, r6, cr9, cr15, {2}
    9a8c:	6b736d74 	blvs	1ce5064 <__ram_ret_data_start+0x1ce17d4>
    9a90:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    9a94:	745f646c 	ldrbvc	r6, [pc], #-1132	; 9a9c <__ram_ret_data_start+0x620c>
    9a98:	4c434800 	mcrrmi	8, 0, r4, r3, cr0
    9a9c:	48003045 	stmdami	r0, {r0, r2, r6, ip, sp}
    9aa0:	31454c43 	cmpcc	r5, r3, asr #24
    9aa4:	4c434800 	mcrrmi	8, 0, r4, r3, cr0
    9aa8:	48003245 	stmdami	r0, {r0, r2, r6, r9, ip, sp}
    9aac:	33454c43 	movtcc	r4, #23619	; 0x5c43
    9ab0:	4c434800 	mcrrmi	8, 0, r4, r3, cr0
    9ab4:	48003445 	stmdami	r0, {r0, r2, r6, sl, ip, sp}
    9ab8:	35454c43 	strbcc	r4, [r5, #-3139]	; 0xfffff3bd
    9abc:	4c434800 	mcrrmi	8, 0, r4, r3, cr0
    9ac0:	48003645 	stmdami	r0, {r0, r2, r6, r9, sl, ip, sp}
    9ac4:	37454c43 	strbcc	r4, [r5, -r3, asr #24]
    9ac8:	4c434800 	mcrrmi	8, 0, r4, r3, cr0
    9acc:	48003845 	stmdami	r0, {r0, r2, r6, fp, ip, sp}
    9ad0:	39454c43 	stmdbcc	r5, {r0, r1, r6, sl, fp, lr}^
    9ad4:	51524900 	cmppl	r2, r0, lsl #18
    9ad8:	5f313030 	svcpl	0x00313030
    9adc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9ae0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    9ae4:	314c4553 	cmpcc	ip, r3, asr r5
    9ae8:	665f3531 			; <UNDEFINED> instruction: 0x665f3531
    9aec:	504f4500 	subpl	r4, pc, r0, lsl #10
    9af0:	574c525a 	smlsldpl	r5, ip, sl, r2
    9af4:	7355004c 	cmpvc	r5, #76	; 0x4c
    9af8:	34747261 	ldrbtcc	r7, [r4], #-609	; 0xfffffd9f
    9afc:	6e457852 	mcrvs	8, 2, r7, cr5, cr2, {2}
    9b00:	72495f64 	subvc	r5, r9, #100, 30	; 0x190
    9b04:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    9b08:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    9b0c:	44575300 	ldrbmi	r5, [r7], #-768	; 0xfffffd00
    9b10:	52464354 	subpl	r4, r6, #84, 6	; 0x50000001
    9b14:	4e535300 	cdpmi	3, 5, cr5, cr3, cr0, {0}
    9b18:	41004448 	tstmi	r0, r8, asr #8
    9b1c:	31464457 	cmpcc	r6, r7, asr r4
    9b20:	4e490036 	mcrmi	0, 2, r0, cr9, cr6, {1}
    9b24:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    9b28:	5f334152 	svcpl	0x00334152
    9b2c:	00504d43 	subseq	r4, r0, r3, asr #26
    9b30:	5f544e49 	svcpl	0x00544e49
    9b34:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    9b38:	4c525f33 	mrrcmi	15, 3, r5, r2, cr3
    9b3c:	4300574f 	movwmi	r5, #1871	; 0x74f
    9b40:	0045524f 	subeq	r5, r5, pc, asr #4
    9b44:	4e4f4350 	mcrmi	3, 2, r4, cr15, cr0, {2}
    9b48:	665f3752 			; <UNDEFINED> instruction: 0x665f3752
    9b4c:	51524900 	cmppl	r2, r0, lsl #18
    9b50:	5f353030 	svcpl	0x00353030
    9b54:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9b58:	0072656c 	rsbseq	r6, r2, ip, ror #10
    9b5c:	4d545645 	ldclmi	6, cr5, [r4, #-276]	; 0xfffffeec
    9b60:	00485753 	subeq	r5, r8, r3, asr r7
    9b64:	32445650 	subcc	r5, r4, #80, 12	; 0x5000000
    9b68:	4e455557 	mcrmi	5, 2, r5, cr5, cr7, {2}
    9b6c:	53494300 	movtpl	r4, #37632	; 0x9300
    9b70:	4e455354 	mcrmi	3, 2, r5, cr5, cr4, {2}
    9b74:	504d4300 	subpl	r4, sp, r0, lsl #6
    9b78:	5f355241 	svcpl	0x00355241
    9b7c:	4d530066 	ldclmi	0, cr0, [r3, #-408]	; 0xfffffe68
    9b80:	46454442 	strbmi	r4, [r5], -r2, asr #8
    9b84:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
    9b88:	55004e45 	strpl	r4, [r0, #-3653]	; 0xfffff1bb
    9b8c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    9b90:	45785431 	ldrbmi	r5, [r8, #-1073]!	; 0xfffffbcf
    9b94:	495f646e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
    9b98:	61487172 	hvcvs	34578	; 0x8712
    9b9c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    9ba0:	53480072 	movtpl	r0, #32882	; 0x8072
    9ba4:	00305054 	eorseq	r5, r0, r4, asr r0
    9ba8:	50545348 	subspl	r5, r4, r8, asr #6
    9bac:	53480031 	movtpl	r0, #32817	; 0x8031
    9bb0:	00325054 	eorseq	r5, r2, r4, asr r0
    9bb4:	50545348 	subspl	r5, r4, r8, asr #6
    9bb8:	53480034 	movtpl	r0, #32820	; 0x8034
    9bbc:	00355054 	eorseq	r5, r5, r4, asr r0
    9bc0:	50545348 	subspl	r5, r4, r8, asr #6
    9bc4:	53480037 	movtpl	r0, #32823	; 0x8037
    9bc8:	00385054 	eorseq	r5, r8, r4, asr r0
    9bcc:	50545348 	subspl	r5, r4, r8, asr #6
    9bd0:	4c420039 	mcrrmi	0, 3, r0, r2, cr9
    9bd4:	4350474b 	cmpmi	r0, #19660800	; 0x12c0000
    9bd8:	48004e4f 	stmdami	r0, {r0, r1, r2, r3, r6, r9, sl, fp, lr}
    9bdc:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    9be0:	364b534d 	strbcc	r5, [fp], -sp, asr #6
    9be4:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    9be8:	32305152 	eorscc	r5, r0, #-2147483628	; 0x80000014
    9bec:	61485f35 	cmpvs	r8, r5, lsr pc
    9bf0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    9bf4:	6e490072 	mcrvs	0, 2, r0, cr9, cr2, {3}
    9bf8:	36393074 			; <UNDEFINED> instruction: 0x36393074
    9bfc:	5152495f 	cmppl	r2, pc, asr r9
    9c00:	5356006e 	cmppl	r6, #110	; 0x6e
    9c04:	00304c45 	eorseq	r4, r0, r5, asr #24
    9c08:	43504552 	cmpmi	r0, #343932928	; 0x14800000
    9c0c:	56005246 	strpl	r5, [r0], -r6, asr #4
    9c10:	324c4553 	subcc	r4, ip, #348127232	; 0x14c00000
    9c14:	45535600 	ldrbmi	r5, [r3, #-1536]	; 0xfffffa00
    9c18:	5600334c 	strpl	r3, [r0], -ip, asr #6
    9c1c:	344c4553 	strbcc	r4, [ip], #-1363	; 0xfffffaad
    9c20:	45535600 	ldrbmi	r5, [r3, #-1536]	; 0xfffffa00
    9c24:	5600354c 	strpl	r3, [r0], -ip, asr #10
    9c28:	364c4553 			; <UNDEFINED> instruction: 0x364c4553
    9c2c:	45535600 	ldrbmi	r5, [r3, #-1536]	; 0xfffffa00
    9c30:	5600374c 	strpl	r3, [r0], -ip, asr #14
    9c34:	384c4553 	stmdacc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    9c38:	45535600 	ldrbmi	r5, [r3, #-1536]	; 0xfffffa00
    9c3c:	4d00394c 	vstrmi.16	s6, [r0, #-152]	; 0xffffff68	; <UNPREDICTABLE>
    9c40:	4d545f34 	ldclmi	15, cr5, [r4, #-208]	; 0xffffff30
    9c44:	545f4152 	ldrbpl	r4, [pc], #-338	; 9c4c <__ram_ret_data_start+0x63bc>
    9c48:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    9c4c:	73006665 	movwvc	r6, #1637	; 0x665
    9c50:	745f6374 	ldrbvc	r6, [pc], #-884	; 9c58 <__ram_ret_data_start+0x63c8>
    9c54:	5f34726d 	svcpl	0x0034726d
    9c58:	726d6373 	rsbvc	r6, sp, #-872415231	; 0xcc000001
    9c5c:	665f6c75 			; <UNDEFINED> instruction: 0x665f6c75
    9c60:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    9c64:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    9c68:	3830746e 	ldmdacc	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    9c6c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    9c70:	58006e51 	stmdapl	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    9c74:	534c4154 	movtpl	r4, #49492	; 0xc154
    9c78:	4e455054 	mcrmi	0, 2, r5, cr5, cr4, {2}
    9c7c:	32490052 	subcc	r0, r9, #82	; 0x52
    9c80:	78543473 	ldmdavc	r4, {r0, r1, r4, r5, r6, sl, ip, sp}^
    9c84:	7172495f 	cmnvc	r2, pc, asr r9
    9c88:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9c8c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    9c90:	5f637473 	svcpl	0x00637473
    9c94:	5f6e6163 	svcpl	0x006e6163
    9c98:	5f666361 	svcpl	0x00666361
    9c9c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    9ca0:	00745f64 	rsbseq	r5, r4, r4, ror #30
    9ca4:	30746e49 	rsbscc	r6, r4, r9, asr #28
    9ca8:	495f3037 	ldmdbmi	pc, {r0, r1, r2, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    9cac:	006e5152 	rsbeq	r5, lr, r2, asr r1
    9cb0:	46585049 	ldrbmi	r5, [r8], -r9, asr #32
    9cb4:	4e495f52 	mcrmi	15, 2, r5, cr9, cr2, {2}
    9cb8:	504d4f43 	subpl	r4, sp, r3, asr #30
    9cbc:	004f5349 	subeq	r5, pc, r9, asr #6
    9cc0:	53445741 	movtpl	r5, #18241	; 0x4741
    9cc4:	52490053 	subpl	r0, r9, #83	; 0x53
    9cc8:	34313151 	ldrtcc	r3, [r1], #-337	; 0xfffffeaf
    9ccc:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    9cd0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    9cd4:	536e6500 	cmnpl	lr, #0, 10
    9cd8:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
    9cdc:	45717249 	ldrbmi	r7, [r1, #-585]!	; 0xfffffdb7
    9ce0:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    9ce4:	43490065 	movtmi	r0, #36965	; 0x9065
    9ce8:	00524e4f 	subseq	r4, r2, pc, asr #28
    9cec:	54415453 	strbpl	r5, [r1], #-1107	; 0xfffffbad
    9cf0:	00524c43 	subseq	r4, r2, r3, asr #24
    9cf4:	4f4d5246 	svcmi	0x004d5246
    9cf8:	49004d52 	stmdbmi	r0, {r1, r4, r6, r8, sl, fp, lr}
    9cfc:	4e495045 	cdpmi	0, 4, cr5, cr9, cr5, {2}
    9d00:	494d0054 	stmdbmi	sp, {r2, r4, r6}^
    9d04:	44004944 	strmi	r4, [r0], #-2372	; 0xfffff6bc
    9d08:	43504549 	cmpmi	r0, #306184192	; 0x12400000
    9d0c:	5f354c54 	svcpl	0x00354c54
    9d10:	46520066 	ldrbmi	r0, [r2], -r6, rrx
    9d14:	52004549 	andpl	r4, r0, #306184192	; 0x12400000
    9d18:	00464946 	subeq	r4, r6, r6, asr #18
    9d1c:	46585450 			; <UNDEFINED> instruction: 0x46585450
    9d20:	4c564153 	ldfmie	f4, [r6], {83}	; 0x53
    9d24:	58544400 	ldmdapl	r4, {sl, lr}^
    9d28:	53545346 	cmppl	r4, #402653185	; 0x18000001
    9d2c:	00665f35 	rsbeq	r5, r6, r5, lsr pc
    9d30:	6f727245 	svcvs	0x00727245
    9d34:	65704f72 	ldrbvs	r4, [r0, #-3954]!	; 0xfffff08e
    9d38:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    9d3c:	6e496e6f 	cdpvs	14, 4, cr6, cr9, cr15, {3}
    9d40:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    9d44:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    9d48:	51524900 	cmppl	r2, r0, lsl #18
    9d4c:	7300465a 	movwvc	r4, #1626	; 0x65a
    9d50:	715f6374 	cmpvc	pc, r4, ror r3	; <UNPREDICTABLE>
    9d54:	5f697073 	svcpl	0x00697073
    9d58:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
    9d5c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    9d60:	4600745f 			; <UNDEFINED> instruction: 0x4600745f
    9d64:	5f505453 	svcpl	0x00505453
    9d68:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    9d6c:	32495f54 	subcc	r5, r9, #84, 30	; 0x150
    9d70:	525f3253 	subspl	r3, pc, #805306373	; 0x30000005
    9d74:	51524958 	cmppl	r2, r8, asr r9
    9d78:	0054554f 	subseq	r5, r4, pc, asr #10
    9d7c:	32616d44 	rsbcc	r6, r1, #68, 26	; 0x1100
    9d80:	30637442 	rsbcc	r7, r3, r2, asr #8
    9d84:	7172495f 	cmnvc	r2, pc, asr r9
    9d88:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9d8c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    9d90:	4c4e5353 	mcrrmi	3, 5, r5, lr, cr3
    9d94:	43410044 	movtmi	r0, #4164	; 0x1044
    9d98:	004e4545 	subeq	r4, lr, r5, asr #10
    9d9c:	50454f44 	subpl	r4, r5, r4, asr #30
    9da0:	314c5443 	cmpcc	ip, r3, asr #8
    9da4:	7300665f 	movwvc	r6, #1631	; 0x65f
    9da8:	635f6374 	cmpvs	pc, #116, 6	; 0xd0000001
    9dac:	615f6e61 	cmpvs	pc, r1, ror #28
    9db0:	74636663 	strbtvc	r6, [r3], #-1635	; 0xfffff99d
    9db4:	665f6c72 			; <UNDEFINED> instruction: 0x665f6c72
    9db8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    9dbc:	5300745f 	movwpl	r7, #1119	; 0x45f
    9dc0:	4544424d 	strbmi	r4, [r4, #-589]	; 0xfffffdb3
    9dc4:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    9dc8:	00454954 	subeq	r4, r5, r4, asr r9
    9dcc:	354c4553 	strbcc	r4, [ip, #-1363]	; 0xfffffaad
    9dd0:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    9dd4:	3231746e 	eorscc	r7, r1, #1845493760	; 0x6e000000
    9dd8:	52495f39 	subpl	r5, r9, #57, 30	; 0xe4
    9ddc:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    9de0:	54316332 	ldrtpl	r6, [r1], #-818	; 0xfffffcce
    9de4:	646e4578 	strbtvs	r4, [lr], #-1400	; 0xfffffa88
    9de8:	7172495f 	cmnvc	r2, pc, asr r9
    9dec:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9df0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    9df4:	43414843 	movtmi	r4, #6211	; 0x1843
    9df8:	74730054 	ldrbtvc	r0, [r3], #-84	; 0xffffffac
    9dfc:	6d745f63 	ldclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    9e00:	685f3672 	ldmdavs	pc, {r1, r4, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    9e04:	72726c63 	rsbsvc	r6, r2, #25344	; 0x6300
    9e08:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    9e0c:	745f646c 	ldrbvc	r6, [pc], #-1132	; 9e14 <__ram_ret_data_start+0x6584>
    9e10:	50564300 	subspl	r4, r6, r0, lsl #6
    9e14:	52490052 	subpl	r0, r9, #82	; 0x52
    9e18:	39383051 	ldmdbcc	r8!, {r0, r4, r6, ip, sp}
    9e1c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    9e20:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    9e24:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    9e28:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    9e2c:	4f5f3141 	svcmi	0x005f3141
    9e30:	49004656 	stmdbmi	r0, {r1, r2, r4, r6, r9, sl, lr}
    9e34:	3131746e 	teqcc	r1, lr, ror #8
    9e38:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    9e3c:	43006e51 	movwmi	r6, #3665	; 0xe51
    9e40:	5f525056 	svcpl	0x00525056
    9e44:	52490066 	subpl	r0, r9, #102	; 0x66
    9e48:	32393051 	eorscc	r3, r9, #81	; 0x51
    9e4c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    9e50:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    9e54:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    9e58:	35417265 	strbcc	r7, [r1, #-613]	; 0xfffffd9b
    9e5c:	495f4455 	ldmdbmi	pc, {r0, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
    9e60:	61487172 	hvcvs	34578	; 0x8712
    9e64:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    9e68:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    9e6c:	44415f54 	strbmi	r5, [r1], #-3924	; 0xfffff0ac
    9e70:	535f3243 	cmppl	pc, #805306372	; 0x30000004
    9e74:	4d435145 	stfmie	f5, [r3, #-276]	; 0xfffffeec
    9e78:	4e440050 	mcrmi	0, 2, r0, cr4, cr0, {2}
    9e7c:	43514553 	cmpmi	r1, #348127232	; 0x14c00000
    9e80:	32424c54 	subcc	r4, r2, #84, 24	; 0x5400
    9e84:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    9e88:	3031746e 	eorscc	r7, r1, lr, ror #8
    9e8c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    9e90:	53006e51 	movwpl	r6, #3665	; 0xe51
    9e94:	31314c45 	teqcc	r1, r5, asr #24
    9e98:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    9e9c:	53304d52 	teqpl	r0, #5248	; 0x1480
    9ea0:	00455a49 	subeq	r5, r5, r9, asr #20
    9ea4:	32697053 	rsbcc	r7, r9, #83	; 0x53
    9ea8:	6e457852 	mcrvs	8, 2, r7, cr5, cr2, {2}
    9eac:	72495f64 	subvc	r5, r9, #100, 30	; 0x190
    9eb0:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    9eb4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    9eb8:	53484300 	movtpl	r4, #33536	; 0x8300
    9ebc:	42524c45 	subsmi	r4, r2, #17664	; 0x4500
    9ec0:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    9ec4:	43544b50 	cmpmi	r4, #80, 22	; 0x14000
    9ec8:	5000544e 	andpl	r5, r0, lr, asr #8
    9ecc:	54454443 	strbpl	r4, [r5], #-1091	; 0xfffffbbd
    9ed0:	4d504600 	ldclmi	6, cr4, [r0, #-0]
    9ed4:	00574554 	subseq	r4, r7, r4, asr r5
    9ed8:	4d4d5750 	stclmi	7, cr5, [sp, #-320]	; 0xfffffec0
    9edc:	50005544 	andpl	r5, r0, r4, asr #10
    9ee0:	444d4d57 	strbmi	r4, [sp], #-3415	; 0xfffff2a9
    9ee4:	57500056 			; <UNDEFINED> instruction: 0x57500056
    9ee8:	57444d4d 	strbpl	r4, [r4, -sp, asr #26]
    9eec:	63747300 	cmnvs	r4, #0, 6
    9ef0:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    9ef4:	3072635f 	rsbscc	r6, r2, pc, asr r3
    9ef8:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    9efc:	745f646c 	ldrbvc	r6, [pc], #-1132	; 9f04 <__ram_ret_data_start+0x6674>
    9f00:	30484300 	subcc	r4, r8, r0, lsl #6
    9f04:	58554d33 	ldmdapl	r5, {r0, r1, r4, r5, r8, sl, fp, lr}^
    9f08:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    9f0c:	4344415f 	movtmi	r4, #16735	; 0x415f
    9f10:	48435f32 	stmdami	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    9f14:	00504d43 	subseq	r4, r0, r3, asr #26
    9f18:	4c435346 	mcrrmi	3, 4, r5, r3, cr6
    9f1c:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    9f20:	6d645f63 	stclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    9f24:	68635f61 	stmdavs	r3!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
    9f28:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    9f2c:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    9f30:	745f646c 	ldrbvc	r6, [pc], #-1132	; 9f38 <__ram_ret_data_start+0x66a8>
    9f34:	50495800 	subpl	r5, r9, r0, lsl #16
    9f38:	4e530045 	cdpmi	0, 5, cr0, cr3, cr5, {2}
    9f3c:	45514553 	ldrbmi	r4, [r1, #-1363]	; 0xfffffaad
    9f40:	3375004e 	cmncc	r5, #78	; 0x4e
    9f44:	6b615732 	blvs	185fc14 <__ram_ret_data_start+0x185c384>
    9f48:	53707565 	cmnpl	r0, #423624704	; 0x19400000
    9f4c:	50006372 	andpl	r6, r0, r2, ror r3
    9f50:	59534d43 	ldmdbpl	r3, {r0, r1, r6, r8, sl, fp, lr}^
    9f54:	5400434e 	strpl	r4, [r0], #-846	; 0xfffffcb2
    9f58:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    9f5c:	564f3441 	strbpl	r3, [pc], -r1, asr #8
    9f60:	7172495f 	cmnvc	r2, pc, asr r9
    9f64:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    9f68:	0072656c 	rsbseq	r6, r2, ip, ror #10
    9f6c:	32633249 	rsbcc	r3, r3, #-1879048188	; 0x90000004
    9f70:	6e457852 	mcrvs	8, 2, r7, cr5, cr2, {2}
    9f74:	72495f64 	subvc	r5, r9, #100, 30	; 0x190
    9f78:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    9f7c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    9f80:	454f4400 	strbmi	r4, [pc, #-1024]	; 9b88 <__ram_ret_data_start+0x62f8>
    9f84:	414d4450 	cmpmi	sp, r0, asr r4
    9f88:	4f440030 	svcmi	0x00440030
    9f8c:	4d445045 	stclmi	0, cr5, [r4, #-276]	; 0xfffffeec
    9f90:	44003141 	strmi	r3, [r0], #-321	; 0xfffffebf
    9f94:	4450454f 	ldrbmi	r4, [r0], #-1359	; 0xfffffab1
    9f98:	0032414d 	eorseq	r4, r2, sp, asr #2
    9f9c:	50454f44 	subpl	r4, r5, r4, asr #30
    9fa0:	33414d44 	movtcc	r4, #7492	; 0x1d44
    9fa4:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    9fa8:	5f373231 	svcpl	0x00373231
    9fac:	4f440066 	svcmi	0x00440066
    9fb0:	4d445045 	stclmi	0, cr5, [r4, #-276]	; 0xfffffeec
    9fb4:	56003541 	strpl	r3, [r0], -r1, asr #10
    9fb8:	56535542 	ldrbpl	r5, [r3], -r2, asr #10
    9fbc:	00544e49 	subseq	r4, r4, r9, asr #28
    9fc0:	31515249 	cmpcc	r1, r9, asr #4
    9fc4:	485f3833 	ldmdami	pc, {r0, r1, r4, r5, fp, ip, sp}^	; <UNPREDICTABLE>
    9fc8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    9fcc:	53007265 	movwpl	r7, #613	; 0x265
    9fd0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    9fd4:	485f6b63 	ldmdami	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
    9fd8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    9fdc:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    9fe0:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    9fe4:	304b534d 	subcc	r5, fp, sp, asr #6
    9fe8:	49434800 	stmdbmi	r3, {fp, lr}^
    9fec:	534d544e 	movtpl	r5, #54350	; 0xd44e
    9ff0:	4800314b 	stmdami	r0, {r0, r1, r3, r6, r8, ip, sp}
    9ff4:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    9ff8:	324b534d 	subcc	r5, fp, #872415233	; 0x34000001
    9ffc:	49434800 	stmdbmi	r3, {fp, lr}^
    a000:	534d544e 	movtpl	r5, #54350	; 0xd44e
    a004:	4800334b 	stmdami	r0, {r0, r1, r3, r6, r8, r9, ip, sp}
    a008:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    a00c:	344b534d 	strbcc	r5, [fp], #-845	; 0xfffffcb3
    a010:	49434800 	stmdbmi	r3, {fp, lr}^
    a014:	534d544e 	movtpl	r5, #54350	; 0xd44e
    a018:	4800354b 	stmdami	r0, {r0, r1, r3, r6, r8, sl, ip, sp}
    a01c:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    a020:	364b534d 	strbcc	r5, [fp], -sp, asr #6
    a024:	49434800 	stmdbmi	r3, {fp, lr}^
    a028:	534d544e 	movtpl	r5, #54350	; 0xd44e
    a02c:	4800374b 	stmdami	r0, {r0, r1, r3, r6, r8, r9, sl, ip, sp}
    a030:	544e4943 	strbpl	r4, [lr], #-2371	; 0xfffff6bd
    a034:	384b534d 	stmdacc	fp, {r0, r2, r3, r6, r8, r9, ip, lr}^
    a038:	49434800 	stmdbmi	r3, {fp, lr}^
    a03c:	534d544e 	movtpl	r5, #54350	; 0xd44e
    a040:	4900394b 	stmdbmi	r0, {r0, r1, r3, r6, r8, fp, ip, sp}
    a044:	3130746e 	teqcc	r0, lr, ror #8
    a048:	52495f39 	subpl	r5, r9, #57, 30	; 0xe4
    a04c:	73006e51 	movwvc	r6, #3665	; 0xe51
    a050:	745f6374 	ldrbvc	r6, [pc], #-884	; a058 <__ram_ret_data_start+0x67c8>
    a054:	5f36726d 	svcpl	0x0036726d
    a058:	61647464 	cmnvs	r4, r4, ror #8
    a05c:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    a060:	5f646c65 	svcpl	0x00646c65
    a064:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
    a068:	32495f54 	subcc	r5, r9, #84, 30	; 0x150
    a06c:	455f3343 	ldrbmi	r3, [pc, #-835]	; 9d31 <__ram_ret_data_start+0x64a1>
    a070:	73003145 	movwvc	r3, #325	; 0x145
    a074:	745f6374 	ldrbvc	r6, [pc], #-884	; a07c <__ram_ret_data_start+0x67ec>
    a078:	5f36726d 	svcpl	0x0036726d
    a07c:	70756368 	rsbsvc	r6, r5, r8, ror #6
    a080:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    a084:	5f646c65 	svcpl	0x00646c65
    a088:	41520074 	cmpmi	r2, r4, ror r0
    a08c:	56495443 	strbpl	r5, [r9], -r3, asr #8
    a090:	53480045 	movtpl	r0, #32837	; 0x8045
    a094:	00455a49 	subeq	r5, r5, r9, asr #20
    a098:	5f637473 	svcpl	0x00637473
    a09c:	34726d74 	ldrbtcc	r6, [r2], #-3444	; 0xfffff28c
    a0a0:	6d63735f 	stclvs	3, cr7, [r3, #-380]!	; 0xfffffe84
    a0a4:	5f687772 	svcpl	0x00687772
    a0a8:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    a0ac:	00745f64 	rsbseq	r5, r4, r4, ror #30
    a0b0:	30746e49 	rsbscc	r6, r4, r9, asr #28
    a0b4:	495f3630 	ldmdbmi	pc, {r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    a0b8:	006e5152 	rsbeq	r5, lr, r2, asr r1
    a0bc:	394c4553 	stmdbcc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    a0c0:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    a0c4:	32616d44 	rsbcc	r6, r1, #68, 26	; 0x1100
    a0c8:	5f326354 	svcpl	0x00326354
    a0cc:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    a0d0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    a0d4:	56007265 	strpl	r7, [r0], -r5, ror #4
    a0d8:	4c455353 	mcrrmi	3, 5, r5, r5, cr3
    a0dc:	5f313331 	svcpl	0x00313331
    a0e0:	69540066 	ldmdbvs	r4, {r1, r2, r5, r6}^
    a0e4:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    a0e8:	44554732 	ldrbmi	r4, [r5], #-1842	; 0xfffff8ce
    a0ec:	7172495f 	cmnvc	r2, pc, asr r9
    a0f0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    a0f4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    a0f8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    a0fc:	52323472 	eorspl	r3, r2, #1912602624	; 0x72000000
    a100:	616f6c65 	cmnvs	pc, r5, ror #24
    a104:	495f5764 	ldmdbmi	pc, {r2, r5, r6, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    a108:	61487172 	hvcvs	34578	; 0x8712
    a10c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    a110:	49450072 	stmdbmi	r5, {r1, r4, r5, r6}^
    a114:	31524643 	cmpcc	r2, r3, asr #12
    a118:	45530035 	ldrbmi	r0, [r3, #-53]	; 0xffffffcb
    a11c:	3630314c 	ldrtcc	r3, [r0], -ip, asr #2
    a120:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    a124:	4d5f544e 	cfldrdmi	mvd5, [pc, #-312]	; 9ff4 <__ram_ret_data_start+0x6764>
    a128:	4d005841 	stcmi	8, cr5, [r0, #-260]	; 0xfffffefc
    a12c:	54444e4f 	strbpl	r4, [r4], #-3663	; 0xfffff1b1
    a130:	304c5443 	subcc	r5, ip, r3, asr #8
    a134:	4e4f4d00 	cdpmi	13, 4, cr4, cr15, cr0, {0}
    a138:	54435444 	strbpl	r5, [r3], #-1092	; 0xfffffbbc
    a13c:	4d00314c 	stfmis	f3, [r0, #-304]	; 0xfffffed0
    a140:	54444e4f 	strbpl	r4, [r4], #-3663	; 0xfffff1b1
    a144:	324c5443 	subcc	r5, ip, #1124073472	; 0x43000000
    a148:	4e4f4d00 	cdpmi	13, 4, cr4, cr15, cr0, {0}
    a14c:	54435444 	strbpl	r5, [r3], #-1092	; 0xfffffbbc
    a150:	5000334c 	andpl	r3, r0, ip, asr #6
    a154:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    a158:	43500031 	cmpmi	r0, #49	; 0x31
    a15c:	32524e4f 	subscc	r4, r2, #1264	; 0x4f0
    a160:	4f435000 	svcmi	0x00435000
    a164:	0033524e 	eorseq	r5, r3, lr, asr #4
    a168:	4e4f4350 	mcrmi	3, 2, r4, cr15, cr0, {2}
    a16c:	50003452 	andpl	r3, r0, r2, asr r4
    a170:	524e4f43 	subpl	r4, lr, #268	; 0x10c
    a174:	43500035 	cmpmi	r0, #53	; 0x35
    a178:	36524e4f 	ldrbcc	r4, [r2], -pc, asr #28
    a17c:	4f435000 	svcmi	0x00435000
    a180:	0037524e 	eorseq	r5, r7, lr, asr #4
    a184:	4e4f4350 	mcrmi	3, 2, r4, cr15, cr0, {2}
    a188:	53003852 	movwpl	r3, #2130	; 0x852
    a18c:	00454d4c 	subeq	r4, r5, ip, asr #26
    a190:	30515249 	subscc	r5, r1, r9, asr #4
    a194:	485f3436 	ldmdami	pc, {r1, r2, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
    a198:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    a19c:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
    a1a0:	4e495252 	mcrmi	2, 2, r5, cr9, cr2, {2}
    a1a4:	5f545354 	svcpl	0x00545354
    a1a8:	434f0066 	movtmi	r0, #61542	; 0xf066
    a1ac:	00555253 	subseq	r5, r5, r3, asr r2
    a1b0:	5253434f 	subspl	r4, r3, #1006632961	; 0x3c000001
    a1b4:	434f0056 	movtmi	r0, #61526	; 0xf056
    a1b8:	00575253 	subseq	r5, r7, r3, asr r2
    a1bc:	4e494348 	cdpmi	3, 4, cr4, cr9, cr8, {2}
    a1c0:	4b534d54 	blmi	14dd718 <__ram_ret_data_start+0x14d9e88>
    a1c4:	665f3131 			; <UNDEFINED> instruction: 0x665f3131
    a1c8:	53444d00 	movtpl	r4, #19712	; 0x4d00
    a1cc:	73004c45 	movwvc	r4, #3141	; 0xc45
    a1d0:	755f6374 	ldrbvc	r6, [pc, #-884]	; 9e64 <__ram_ret_data_start+0x65d4>
    a1d4:	73666273 	cmnvc	r6, #805306375	; 0x30000007
    a1d8:	656f645f 	strbvs	r6, [pc, #-1119]!	; 9d81 <__ram_ret_data_start+0x64f1>
    a1dc:	69737470 	ldmdbvs	r3!, {r4, r5, r6, sl, ip, sp, lr}^
    a1e0:	69665f7a 	stmdbvs	r6!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    a1e4:	5f646c65 	svcpl	0x00646c65
    a1e8:	4d430074 	stclmi	0, cr0, [r3, #-464]	; 0xfffffe30
    a1ec:	54004641 	strpl	r4, [r0], #-1601	; 0xfffff9bf
    a1f0:	4c54554f 	cfldr64mi	mvdx5, [r4], {79}	; 0x4f
    a1f4:	5300574f 	movwpl	r5, #1871	; 0x74f
    a1f8:	316f6964 	cmncc	pc, r4, ror #18
    a1fc:	7172495f 	cmnvc	r2, pc, asr r9
    a200:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    a204:	0072656c 	rsbseq	r6, r2, ip, ror #10
    a208:	52504146 	subspl	r4, r0, #-2147483631	; 0x80000011
    a20c:	00665f54 	rsbeq	r5, r6, r4, asr pc
    a210:	4f4f5349 	svcmi	0x004f5349
    a214:	00505244 	subseq	r5, r0, r4, asr #4
    a218:	384c4553 	stmdacc	ip, {r0, r1, r4, r6, r8, sl, lr}^
    a21c:	00665f35 	rsbeq	r5, r6, r5, lsr pc
    a220:	45435441 	strbmi	r5, [r3, #-1089]	; 0xfffffbbf
    a224:	54535252 	ldrbpl	r5, [r3], #-594	; 0xfffffdae
    a228:	52494500 	subpl	r4, r9, #0, 10
    a22c:	32524351 	subscc	r4, r2, #1140850689	; 0x44000001
    a230:	4400665f 	strmi	r6, [r0], #-1631	; 0xfffff9a1
    a234:	45545052 	ldrbmi	r5, [r4, #-82]	; 0xffffffae
    a238:	4843004e 	stmdami	r3, {r1, r2, r3, r6}^
    a23c:	004e454c 	subeq	r4, lr, ip, asr #10
    a240:	51524945 	cmppl	r2, r5, asr #18
    a244:	34315243 	ldrtcc	r5, [r1], #-579	; 0xfffffdbd
    a248:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    a24c:	31315152 	teqcc	r1, r2, asr r1
    a250:	61485f33 	cmpvs	r8, r3, lsr pc
    a254:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    a258:	344d0072 	strbcc	r0, [sp], #-114	; 0xffffff8e
    a25c:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    a260:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    a264:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    a268:	51524900 	cmppl	r2, r0, lsl #18
    a26c:	5f393430 	svcpl	0x00393430
    a270:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    a274:	0072656c 	rsbseq	r6, r2, ip, ror #10
    a278:	48434348 	stmdami	r3, {r3, r6, r8, r9, lr}^
    a27c:	5f355241 	svcpl	0x00355241
    a280:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    a284:	73755f63 	cmnvc	r5, #396	; 0x18c
    a288:	5f736662 	svcpl	0x00736662
    a28c:	68636368 	stmdavs	r3!, {r3, r5, r6, r8, r9, sp, lr}^
    a290:	665f7261 	ldrbvs	r7, [pc], -r1, ror #4
    a294:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    a298:	5200745f 	andpl	r7, r0, #1593835520	; 0x5f000000
    a29c:	4c414354 	mcrrmi	3, 5, r4, r1, cr4
    a2a0:	4555574d 	ldrbmi	r5, [r5, #-1869]	; 0xfffff8b3
    a2a4:	7245004e 	subvc	r0, r5, #78	; 0x4e
    a2a8:	42726f72 	rsbsmi	r6, r2, #456	; 0x1c8
    a2ac:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
    a2b0:	6c754672 	ldclvs	6, cr4, [r5], #-456	; 0xfffffe38
    a2b4:	4c53006c 	mrrcmi	0, 6, r0, r3, cr12
    a2b8:	00444d50 	subeq	r4, r4, r0, asr sp
    a2bc:	31616d44 	cmncc	r1, r4, asr #26
    a2c0:	5f306354 	svcpl	0x00306354
    a2c4:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    a2c8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    a2cc:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
    a2d0:	5450454f 	ldrbpl	r4, [r0], #-1359	; 0xfffffab1
    a2d4:	315a4953 	cmpcc	sl, r3, asr r9
    a2d8:	7300665f 	movwvc	r6, #1631	; 0x65f
    a2dc:	745f6374 	ldrbvc	r6, [pc], #-884	; a2e4 <__ram_ret_data_start+0x6a54>
    a2e0:	5f36726d 	svcpl	0x0036726d
    a2e4:	65746e63 	ldrbvs	r6, [r4, #-3683]!	; 0xfffff19d
    a2e8:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    a2ec:	5f646c65 	svcpl	0x00646c65
    a2f0:	45530074 	ldrbmi	r0, [r3, #-116]	; 0xffffff8c
    a2f4:	5f34364c 	svcpl	0x0034364c
    a2f8:	564f0066 	strbpl	r0, [pc], -r6, rrx
    a2fc:	00385245 	eorseq	r5, r8, r5, asr #4
    a300:	46434945 	strbmi	r4, [r3], -r5, asr #18
    a304:	00303152 	eorseq	r3, r0, r2, asr r1
    a308:	46434945 	strbmi	r4, [r3], -r5, asr #18
    a30c:	00313152 	eorseq	r3, r1, r2, asr r1
    a310:	46434945 	strbmi	r4, [r3], -r5, asr #18
    a314:	00323152 	eorseq	r3, r2, r2, asr r1
    a318:	46434945 	strbmi	r4, [r3], -r5, asr #18
    a31c:	00333152 	eorseq	r3, r3, r2, asr r1
    a320:	46434945 	strbmi	r4, [r3], -r5, asr #18
    a324:	00343152 	eorseq	r3, r4, r2, asr r1
    a328:	5f544e49 	svcpl	0x00544e49
    a32c:	41524d54 	cmpmi	r2, r4, asr sp
    a330:	44555f34 	ldrbmi	r5, [r5], #-3892	; 0xfffff0cc
    a334:	70530046 	subsvc	r0, r3, r6, asr #32
    a338:	72453269 	subvc	r3, r5, #-1879048186	; 0x90000006
    a33c:	72495f72 	subvc	r5, r9, #456	; 0x1c8
    a340:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    a344:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    a348:	5f344d00 	svcpl	0x00344d00
    a34c:	5f554344 	svcpl	0x00554344
    a350:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    a354:	00666544 	rsbeq	r6, r6, r4, asr #10
    a358:	30746e49 	rsbscc	r6, r4, r9, asr #28
    a35c:	495f3836 	ldmdbmi	pc, {r1, r2, r4, r5, fp, ip, sp}^	; <UNPREDICTABLE>
    a360:	006e5152 	rsbeq	r5, lr, r2, asr r1
    a364:	44414c53 	strbmi	r4, [r1], #-3155	; 0xfffff3ad
    a368:	00305244 	eorseq	r5, r0, r4, asr #4
    a36c:	44414c53 	strbmi	r4, [r1], #-3155	; 0xfffff3ad
    a370:	00315244 	eorseq	r5, r1, r4, asr #4
    a374:	30746e49 	rsbscc	r6, r4, r9, asr #28
    a378:	495f3535 	ldmdbmi	pc, {r0, r2, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    a37c:	006e5152 	rsbeq	r5, lr, r2, asr r1
    a380:	31434441 	cmpcc	r3, r1, asr #8
    a384:	6d436843 	stclvs	8, cr6, [r3, #-268]	; 0xfffffef4
    a388:	72495f70 	subvc	r5, r9, #112, 30	; 0x1c0
    a38c:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    a390:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    a394:	63747300 	cmnvs	r4, #0, 6
    a398:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    a39c:	6477615f 	ldrbtvs	r6, [r7], #-351	; 0xfffffea1
    a3a0:	5f317273 	svcpl	0x00317273
    a3a4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    a3a8:	00745f64 	rsbseq	r5, r4, r4, ror #30
    a3ac:	5f544e49 	svcpl	0x00544e49
    a3b0:	5f4e4143 	svcpl	0x004e4143
    a3b4:	00544e49 	subseq	r4, r4, r9, asr #28
    a3b8:	30515249 	subscc	r5, r1, r9, asr #4
    a3bc:	485f3830 	ldmdami	pc, {r4, r5, fp, ip, sp}^	; <UNPREDICTABLE>
    a3c0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    a3c4:	53007265 	movwpl	r7, #613	; 0x265
    a3c8:	33344c45 	teqcc	r4, #17664	; 0x4500
    a3cc:	4900665f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    a3d0:	545f544e 	ldrbpl	r5, [pc], #-1102	; a3d8 <__ram_ret_data_start+0x6b48>
    a3d4:	3234524d 	eorscc	r5, r4, #-805306364	; 0xd0000004
    a3d8:	564f475f 			; <UNDEFINED> instruction: 0x564f475f
    a3dc:	6e490046 	cdpvs	0, 4, cr0, cr9, cr6, {2}
    a3e0:	32343074 	eorscc	r3, r4, #116	; 0x74
    a3e4:	5152495f 	cmppl	r2, pc, asr r9
    a3e8:	5249006e 	subpl	r0, r9, #110	; 0x6e
    a3ec:	31313051 	teqcc	r1, r1, asr r0
    a3f0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    a3f4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    a3f8:	544b5700 	strbpl	r5, [fp], #-1792	; 0xfffff900
    a3fc:	4555574d 	ldrbmi	r5, [r5, #-1869]	; 0xfffff8b3
    a400:	7473004e 	ldrbtvc	r0, [r3], #-78	; 0xffffffb2
    a404:	6d645f63 	stclvs	15, cr5, [r4, #-396]!	; 0xfffffe74
    a408:	6e695f61 	cdpvs	15, 6, cr5, cr9, cr1, {3}
    a40c:	73616d74 	cmnvc	r1, #116, 26	; 0x1d00
    a410:	665f316b 	ldrbvs	r3, [pc], -fp, ror #2
    a414:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    a418:	4800745f 	stmdami	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    a41c:	52524c43 	subspl	r4, r2, #17152	; 0x4300
    a420:	63747300 	cmnvs	r4, #0, 6
    a424:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    a428:	63735f34 	cmnvs	r3, #52, 30	; 0xd0
    a42c:	6c777273 	lfmvs	f7, 2, [r7], #-460	; 0xfffffe34
    a430:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    a434:	745f646c 	ldrbvc	r6, [pc], #-1132	; a43c <__ram_ret_data_start+0x6bac>
    a438:	524c5300 	subpl	r5, ip, #0, 6
    a43c:	4c530030 	mrrcmi	0, 3, r0, r3, cr0
    a440:	73003152 	movwvc	r3, #338	; 0x152
    a444:	695f6374 	ldmdbvs	pc, {r2, r4, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    a448:	705f7332 	subsvc	r7, pc, r2, lsr r3	; <UNPREDICTABLE>
    a44c:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    a450:	5f646c65 	svcpl	0x00646c65
    a454:	50450074 	subpl	r0, r5, r4, ror r0
    a458:	00524944 	subseq	r4, r2, r4, asr #18
    a45c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    a460:	495f5653 	ldmdbmi	pc, {r0, r1, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    a464:	006e5152 	rsbeq	r5, lr, r2, asr r1
    a468:	41445444 	cmpmi	r4, r4, asr #8
    a46c:	45500052 	ldrbmi	r0, [r0, #-82]	; 0xffffffae
    a470:	50004152 	andpl	r4, r0, r2, asr r1
    a474:	00425245 	subeq	r5, r2, r5, asr #4
    a478:	43524550 	cmpmi	r2, #80, 10	; 0x14000000
    a47c:	47525400 	ldrbmi	r5, [r2, -r0, lsl #8]
    a480:	4746435f 	smlsldmi	r4, r6, pc, r3	; <UNPREDICTABLE>
    a484:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    a488:	49535450 	ldmdbmi	r3, {r4, r6, sl, ip, lr}^
    a48c:	665f305a 			; <UNDEFINED> instruction: 0x665f305a
    a490:	52455000 	subpl	r5, r5, #0
    a494:	434f0049 	movtmi	r0, #61513	; 0xf049
    a498:	48435546 	stmdami	r3, {r1, r2, r6, r8, sl, ip, lr}^
    a49c:	49004855 	stmdbmi	r0, {r0, r2, r4, r6, fp, lr}
    a4a0:	555f544e 	ldrbpl	r5, [pc, #-1102]	; a05a <__ram_ret_data_start+0x67ca>
    a4a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    a4a8:	49455f32 	stmdbmi	r5, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    a4ac:	554f5400 	strbpl	r5, [pc, #-1024]	; a0b4 <__ram_ret_data_start+0x6824>
    a4b0:	4e4f4354 	mcrmi	3, 2, r4, cr15, cr4, {2}
    a4b4:	4e00665f 	mcrmi	6, 0, r6, cr0, cr15, {2}
    a4b8:	4e49524f 	cdpmi	2, 4, cr5, cr9, cr15, {2}
    a4bc:	5f545354 	svcpl	0x00545354
    a4c0:	45530066 	ldrbmi	r0, [r3, #-102]	; 0xffffff9a
    a4c4:	5f32324c 	svcpl	0x0032324c
    a4c8:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    a4cc:	5f4e4554 	svcpl	0x004e4554
    a4d0:	57530066 	ldrbpl	r0, [r3, -r6, rrx]
    a4d4:	00304549 	eorseq	r4, r0, r9, asr #10
    a4d8:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    a4dc:	57530031 	smmlarpl	r3, r1, r0, r0
    a4e0:	00324549 	eorseq	r4, r2, r9, asr #10
    a4e4:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    a4e8:	57530033 	smmlarpl	r3, r3, r0, r0
    a4ec:	00344549 	eorseq	r4, r4, r9, asr #10
    a4f0:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    a4f4:	57530035 	smmlarpl	r3, r5, r0, r0
    a4f8:	00364549 	eorseq	r4, r6, r9, asr #10
    a4fc:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    a500:	57530037 	smmlarpl	r3, r7, r0, r0
    a504:	00384549 	eorseq	r4, r8, r9, asr #10
    a508:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
    a50c:	4e490039 	mcrmi	0, 2, r0, cr9, cr9, {1}
    a510:	44415f54 	strbmi	r5, [r1], #-3924	; 0xfffff0ac
    a514:	455f3143 	ldrbmi	r3, [pc, #-323]	; a3d9 <__ram_ret_data_start+0x6b49>
    a518:	0041434f 	subeq	r4, r1, pc, asr #6
    a51c:	5f544e49 	svcpl	0x00544e49
    a520:	31434441 	cmpcc	r3, r1, asr #8
    a524:	434f455f 	movtmi	r4, #62815	; 0xf55f
    a528:	59530042 	ldmdbpl	r3, {r1, r6}^
    a52c:	4c44434e 	mcrrmi	3, 4, r4, r4, cr14
    a530:	69540059 	ldmdbvs	r4, {r0, r3, r4, r6}^
    a534:	3672656d 	ldrbtcc	r6, [r2], -sp, ror #10
    a538:	44554733 	ldrbmi	r4, [r5], #-1843	; 0xfffff8cd
    a53c:	7172495f 	cmnvc	r2, pc, asr r9
    a540:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    a544:	0072656c 	rsbseq	r6, r2, ip, ror #10
    a548:	5546434f 	strbpl	r4, [r6, #-847]	; 0xfffffcb1
    a54c:	48564843 	ldmdami	r6, {r0, r1, r6, fp, lr}^
    a550:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    a554:	54005245 	strpl	r5, [r0], #-581	; 0xfffffdbb
    a558:	54575f54 	ldrbpl	r5, [r7], #-3924	; 0xfffff0ac
    a55c:	00474952 	subeq	r4, r7, r2, asr r9
    a560:	5f637473 	svcpl	0x00637473
    a564:	36726d74 			; <UNDEFINED> instruction: 0x36726d74
    a568:	7265705f 	rsbvc	r7, r5, #95	; 0x5f
    a56c:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
    a570:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    a574:	4d00745f 	cfstrsmi	mvf7, [r0, #-380]	; 0xfffffe84
    a578:	53555f34 	cmppl	r5, #52, 30	; 0xd0
    a57c:	5f534642 	svcpl	0x00534642
    a580:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    a584:	00666544 	rsbeq	r6, r6, r4, asr #10
    a588:	334c4553 	movtcc	r4, #50515	; 0xc553
    a58c:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    a590:	50454944 	subpl	r4, r5, r4, asr #18
    a594:	33465854 	movtcc	r5, #26708	; 0x6854
    a598:	4c00665f 	stcmi	6, cr6, [r0], {95}	; 0x5f
    a59c:	54494d49 	strbpl	r4, [r9], #-3401	; 0xfffff2b7
    a5a0:	32525300 	subscc	r5, r2, #0, 6
    a5a4:	4800665f 	stmdami	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    a5a8:	46585450 			; <UNDEFINED> instruction: 0x46585450
    a5ac:	005a4953 	subseq	r4, sl, r3, asr r9
    a5b0:	4f434452 	svcmi	0x00434452
    a5b4:	5252454c 	subspl	r4, r2, #76, 10	; 0x13000000
    a5b8:	00455449 	subeq	r5, r5, r9, asr #8
    a5bc:	52544c53 	subspl	r4, r4, #21248	; 0x5300
    a5c0:	43414300 	movtmi	r4, #4864	; 0x1300
    a5c4:	53004548 	movwpl	r4, #1352	; 0x548
    a5c8:	49346970 	ldmdbmi	r4!, {r4, r5, r6, r8, fp, sp, lr}
    a5cc:	5f656c64 	svcpl	0x00656c64
    a5d0:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    a5d4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    a5d8:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    a5dc:	34305152 	ldrtcc	r5, [r0], #-338	; 0xfffffeae
    a5e0:	61485f36 	cmpvs	r8, r6, lsr pc
    a5e4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    a5e8:	43430072 	movtmi	r0, #12402	; 0x3072
    a5ec:	34524e4f 	ldrbcc	r4, [r2], #-3663	; 0xfffff1b1
    a5f0:	5800665f 	stmdapl	r0, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}
    a5f4:	334c4154 	movtcc	r4, #49492	; 0xc154
    a5f8:	50545332 	subspl	r5, r4, r2, lsr r3
    a5fc:	00524643 	subseq	r4, r2, r3, asr #12
    a600:	314c4553 	cmpcc	ip, r3, asr r5
    a604:	00665f37 	rsbeq	r5, r6, r7, lsr pc
    a608:	5f637473 	svcpl	0x00637473
    a60c:	5f633269 	svcpl	0x00633269
    a610:	72746c73 	rsbsvc	r6, r4, #29440	; 0x7300
    a614:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    a618:	745f646c 	ldrbvc	r6, [pc], #-1132	; a620 <__ram_ret_data_start+0x6d90>
    a61c:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    a620:	4332495f 	teqmi	r2, #1556480	; 0x17c000
    a624:	58545f32 	ldmdapl	r4, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    a628:	52470049 	subpl	r0, r7, #73	; 0x49
    a62c:	54435453 	strbpl	r5, [r3], #-1107	; 0xfffffbad
    a630:	4342004c 	movtmi	r0, #8268	; 0x204c
    a634:	00525453 	subseq	r5, r2, r3, asr r4
    a638:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    a63c:	47333672 			; <UNDEFINED> instruction: 0x47333672
    a640:	495f5444 	ldmdbmi	pc, {r2, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    a644:	61487172 	hvcvs	34578	; 0x8712
    a648:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    a64c:	50450072 	subpl	r0, r5, r2, ror r0
    a650:	45004549 	strmi	r4, [r0, #-1353]	; 0xfffffab7
    a654:	00464950 	subeq	r4, r6, r0, asr r9
    a658:	5f637473 	svcpl	0x00637473
    a65c:	5f636461 	svcpl	0x00636461
    a660:	5f726369 	svcpl	0x00726369
    a664:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    a668:	00745f64 	rsbseq	r5, r4, r4, ror #30
    a66c:	665f6e65 	ldrbvs	r6, [pc], -r5, ror #28
    a670:	5f67616c 	svcpl	0x0067616c
    a674:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    a678:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    a67c:	56524553 			; <UNDEFINED> instruction: 0x56524553
    a680:	00314445 	eorseq	r4, r1, r5, asr #8
    a684:	53585247 	cmppl	r8, #1879048196	; 0x70000004
    a688:	5f525354 	svcpl	0x00525354
    a68c:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    a690:	43465f54 	movtmi	r5, #28500	; 0x6f54
    a694:	564f434d 	strbpl	r4, [pc], -sp, asr #6
    a698:	47004946 	strmi	r4, [r0, -r6, asr #18]
    a69c:	53544e49 	cmppl	r4, #1168	; 0x490
    a6a0:	49005354 	stmdbmi	r0, {r2, r4, r6, r8, r9, ip, lr}
    a6a4:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    a6a8:	5f344950 	svcpl	0x00344950
    a6ac:	49525253 	ldmdbmi	r2, {r0, r1, r4, r6, r9, ip, lr}^
    a6b0:	54435400 	strbpl	r5, [r3], #-1024	; 0xfffffc00
    a6b4:	73004c52 	movwvc	r4, #3154	; 0xc52
    a6b8:	645f6374 	ldrbvs	r6, [pc], #-884	; a6c0 <__ram_ret_data_start+0x6e30>
    a6bc:	725f616d 	subsvc	r6, pc, #1073741851	; 0x4000001b
    a6c0:	5f627470 	svcpl	0x00627470
    a6c4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    a6c8:	00745f64 	rsbseq	r5, r4, r4, ror #30
    a6cc:	49464f4e 	stmdbmi	r6, {r1, r2, r3, r6, r8, r9, sl, fp, lr}^
    a6d0:	42474e45 	submi	r4, r7, #1104	; 0x450
    a6d4:	63747300 	cmnvs	r4, #0, 6
    a6d8:	6332695f 	teqvs	r2, #1556480	; 0x17c000
    a6dc:	726c735f 	rsbvc	r7, ip, #2080374785	; 0x7c000001
    a6e0:	69665f31 	stmdbvs	r6!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    a6e4:	5f646c65 	svcpl	0x00646c65
    a6e8:	43530074 	cmpmi	r3, #116	; 0x74
    a6ec:	4c55524d 	lfmmi	f5, 2, [r5], {77}	; 0x4d
    a6f0:	4e455a00 	vmlami.f32	s11, s10, s0
    a6f4:	49004855 	stmdbmi	r0, {r0, r2, r4, r6, fp, lr}
    a6f8:	3930746e 	ldmdbcc	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    a6fc:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    a700:	41006e51 	tstmi	r0, r1, asr lr
    a704:	004d4b43 	subeq	r4, sp, r3, asr #22
    a708:	435f344d 	cmpmi	pc, #1291845632	; 0x4d000000
    a70c:	545f4e41 	ldrbpl	r4, [pc], #-3649	; a714 <__ram_ret_data_start+0x6e84>
    a710:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    a714:	53006665 	movwpl	r6, #1637	; 0x665
    a718:	444d4950 	strbmi	r4, [sp], #-2384	; 0xfffff6b0
    a71c:	4d530033 	ldclmi	0, cr0, [r3, #-204]	; 0xffffff34
    a720:	54534f48 	ldrbpl	r4, [r3], #-3912	; 0xfffff0b8
    a724:	45004549 	strmi	r4, [r0, #-1353]	; 0xfffffab7
    a728:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
    a72c:	45434f00 	strbmi	r4, [r3, #-3840]	; 0xfffff100
    a730:	41005552 	tstmi	r0, r2, asr r5
    a734:	53484356 	movtpl	r4, #33622	; 0x8356
    a738:	30524c45 	subscc	r4, r2, r5, asr #24
    a73c:	4d435300 	stclmi	3, cr5, [r3, #-0]
    a740:	5f4c5652 	svcpl	0x004c5652
    a744:	50530066 	subspl	r0, r3, r6, rrx
    a748:	53444d49 	movtpl	r4, #19785	; 0x4d49
    a74c:	4e455a00 	vmlami.f32	s11, s10, s0
    a750:	5a004856 	bpl	1c8b0 <__ram_ret_data_start+0x19020>
    a754:	4c564e45 	mrrcmi	14, 4, r4, r6, cr5
    a758:	4f435000 	svcmi	0x00435000
    a75c:	4800524e 	stmdami	r0, {r1, r2, r3, r6, r9, ip, lr}
    a760:	49535443 	ldmdbmi	r3, {r0, r1, r6, sl, ip, lr}^
    a764:	665f315a 			; <UNDEFINED> instruction: 0x665f315a
    a768:	73324900 	teqvc	r2, #0, 18
    a76c:	5f785431 	svcpl	0x00785431
    a770:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    a774:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    a778:	53007265 	movwpl	r7, #613	; 0x265
    a77c:	524c4654 	subpl	r4, ip, #84, 12	; 0x5400000
    a780:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
    a784:	31455456 	cmpcc	r5, r6, asr r4
    a788:	56450030 			; <UNDEFINED> instruction: 0x56450030
    a78c:	31314554 	teqcc	r1, r4, asr r5
    a790:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    a794:	00323145 	eorseq	r3, r2, r5, asr #2
    a798:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    a79c:	45003331 	strmi	r3, [r0, #-817]	; 0xfffffccf
    a7a0:	31455456 	cmpcc	r5, r6, asr r4
    a7a4:	56450034 			; <UNDEFINED> instruction: 0x56450034
    a7a8:	35314554 	ldrcc	r4, [r1, #-1364]!	; 0xfffffaac
    a7ac:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    a7b0:	00363145 	eorseq	r3, r6, r5, asr #2
    a7b4:	5f544e49 	svcpl	0x00544e49
    a7b8:	34495053 	strbcc	r5, [r9], #-83	; 0xffffffad
    a7bc:	5452535f 	ldrbpl	r5, [r2], #-863	; 0xfffffca1
    a7c0:	56450049 	strbpl	r0, [r5], -r9, asr #32
    a7c4:	38314554 	ldmdacc	r1!, {r2, r4, r6, r8, sl, lr}
    a7c8:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    a7cc:	00393145 	eorseq	r3, r9, r5, asr #2
    a7d0:	41504348 	cmpmi	r0, r8, asr #6
    a7d4:	43480035 	movtmi	r0, #32821	; 0x8035
    a7d8:	00364150 	eorseq	r4, r6, r0, asr r1
    a7dc:	41504348 	cmpmi	r0, r8, asr #6
    a7e0:	43480037 	movtmi	r0, #32823	; 0x8037
    a7e4:	00384150 	eorseq	r4, r8, r0, asr r1
    a7e8:	41504348 	cmpmi	r0, r8, asr #6
    a7ec:	45520039 	ldrbmi	r0, [r2, #-57]	; 0xffffffc7
    a7f0:	56524553 			; <UNDEFINED> instruction: 0x56524553
    a7f4:	31314445 	teqcc	r1, r5, asr #8
    a7f8:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
    a7fc:	56524553 			; <UNDEFINED> instruction: 0x56524553
    a800:	31314445 	teqcc	r1, r5, asr #8
    a804:	69540039 	ldmdbvs	r4, {r0, r3, r4, r5}^
    a808:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    a80c:	4d434733 	stclmi	7, cr4, [r3, #-204]	; 0xffffff34
    a810:	495f4c57 	ldmdbmi	pc, {r0, r1, r2, r4, r6, sl, fp, lr}^	; <UNPREDICTABLE>
    a814:	61487172 	hvcvs	34578	; 0x8712
    a818:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    a81c:	455a0072 	ldrbmi	r0, [sl, #-114]	; 0xffffff8e
    a820:	0048574e 	subeq	r5, r8, lr, asr #14
    a824:	574e455a 	smlsldpl	r4, lr, sl, r5
    a828:	4348004c 	movtmi	r0, #32844	; 0x804c
    a82c:	00524150 	subseq	r4, r2, r0, asr r1
    a830:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    a834:	45003032 	strmi	r3, [r0, #-50]	; 0xffffffce
    a838:	32455456 	subcc	r5, r5, #1442840576	; 0x56000000
    a83c:	56450031 			; <UNDEFINED> instruction: 0x56450031
    a840:	32324554 	eorscc	r4, r2, #84, 10	; 0x15000000
    a844:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    a848:	00333245 	eorseq	r3, r3, r5, asr #4
    a84c:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    a850:	45003432 	strmi	r3, [r0, #-1074]	; 0xfffffbce
    a854:	32455456 	subcc	r5, r5, #1442840576	; 0x56000000
    a858:	56450035 			; <UNDEFINED> instruction: 0x56450035
    a85c:	37324554 			; <UNDEFINED> instruction: 0x37324554
    a860:	54564500 	ldrbpl	r4, [r6], #-1280	; 0xfffffb00
    a864:	00383245 	eorseq	r3, r8, r5, asr #4
    a868:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    a86c:	46003932 			; <UNDEFINED> instruction: 0x46003932
    a870:	53544d50 	cmppl	r4, #80, 26	; 0x1400
    a874:	43480057 	movtmi	r0, #32855	; 0x8057
    a878:	00364250 	eorseq	r4, r6, r0, asr r2
    a87c:	42504348 	subsmi	r4, r0, #72, 6	; 0x20000001
    a880:	43480037 	movtmi	r0, #32823	; 0x8037
    a884:	00384250 	eorseq	r4, r8, r0, asr r2
    a888:	42504348 	subsmi	r4, r0, #72, 6	; 0x20000001
    a88c:	6e490039 	mcrvs	0, 2, r0, cr9, cr9, {1}
    a890:	37333174 			; <UNDEFINED> instruction: 0x37333174
    a894:	5152495f 	cmppl	r2, pc, asr r9
    a898:	4348006e 	movtmi	r0, #32878	; 0x806e
    a89c:	00524250 	subseq	r4, r2, r0, asr r2
    a8a0:	4f434452 	svcmi	0x00434452
    a8a4:	5252454c 	subspl	r4, r2, #76, 10	; 0x13000000
    a8a8:	46455200 	strbmi	r5, [r5], -r0, lsl #4
    a8ac:	0044495f 	subeq	r4, r4, pc, asr r9
    a8b0:	31746e49 	cmncc	r4, r9, asr #28
    a8b4:	495f3432 	ldmdbmi	pc, {r1, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
    a8b8:	006e5152 	rsbeq	r5, lr, r2, asr r1
    a8bc:	45545645 	ldrbmi	r5, [r4, #-1605]	; 0xfffff9bb
    a8c0:	52003133 	andpl	r3, r0, #-1073741812	; 0xc000000c
    a8c4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    a8c8:	31444556 	cmpcc	r4, r6, asr r5
    a8cc:	49003232 	stmdbmi	r0, {r1, r4, r5, r9, ip, sp}
    a8d0:	34305152 	ldrtcc	r5, [r0], #-338	; 0xfffffeae
    a8d4:	61485f33 	cmpvs	r8, r3, lsr pc
    a8d8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    a8dc:	4f500072 	svcmi	0x00500072
    a8e0:	4e495452 	mcrmi	4, 2, r5, cr9, cr2, {2}
    a8e4:	004e4554 	subeq	r4, lr, r4, asr r5
    a8e8:	50315353 	eorspl	r5, r1, r3, asr r3
    a8ec:	43470056 	movtmi	r0, #28758	; 0x7056
    a8f0:	5f52424d 	svcpl	0x0052424d
    a8f4:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    a8f8:	31313174 	teqcc	r1, r4, ror r1
    a8fc:	5152495f 	cmppl	r2, pc, asr r9
    a900:	5249006e 	subpl	r0, r9, #110	; 0x6e
    a904:	39333051 	ldmdbcc	r3!, {r0, r4, r6, ip, sp}
    a908:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    a90c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    a910:	63747300 	cmnvs	r4, #0, 6
    a914:	7464775f 	strbtvc	r7, [r4], #-1887	; 0xfffff8a1
    a918:	5f72725f 	svcpl	0x0072725f
    a91c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    a920:	00745f64 	rsbseq	r5, r4, r4, ror #30
    a924:	444e4554 	strbmi	r4, [lr], #-1364	; 0xfffffaac
    a928:	69540046 	ldmdbvs	r4, {r1, r2, r6}^
    a92c:	3472656d 	ldrbtcc	r6, [r2], #-1389	; 0xfffffa93
    a930:	4d434732 	stclmi	7, cr4, [r3, #-200]	; 0xffffff38
    a934:	495f4857 	ldmdbmi	pc, {r0, r1, r2, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    a938:	61487172 	hvcvs	34578	; 0x8712
    a93c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    a940:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    a944:	41545354 	cmpmi	r4, r4, asr r3
    a948:	665f3154 			; <UNDEFINED> instruction: 0x665f3154
    a94c:	61735500 	cmnvs	r3, r0, lsl #10
    a950:	52327472 	eorspl	r7, r2, #1912602624	; 0x72000000
    a954:	72724578 	rsbsvc	r4, r2, #120, 10	; 0x1e000000
    a958:	7172495f 	cmnvc	r2, pc, asr r9
    a95c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    a960:	0072656c 	rsbseq	r6, r2, ip, ror #10
    a964:	534d5750 	movtpl	r5, #55120	; 0xd750
    a968:	524c4346 	subpl	r4, ip, #402653185	; 0x18000001
    a96c:	54534800 	ldrbpl	r4, [r3], #-2048	; 0xfffff800
    a970:	00303141 	eorseq	r3, r0, r1, asr #2
    a974:	41545348 	cmpmi	r4, r8, asr #6
    a978:	55003131 	strpl	r3, [r0, #-305]	; 0xfffffecf
    a97c:	45414253 	strbmi	r4, [r1, #-595]	; 0xfffffdad
    a980:	4e490050 	mcrmi	0, 2, r0, cr9, cr0, {2}
    a984:	50535f54 	subspl	r5, r3, r4, asr pc
    a988:	535f3249 	cmppl	pc, #-1879048188	; 0x90000004
    a98c:	00494550 	subeq	r4, r9, r0, asr r5
    a990:	30515249 	subscc	r5, r1, r9, asr #4
    a994:	485f3736 	ldmdami	pc, {r1, r2, r4, r5, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    a998:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    a99c:	50007265 	andpl	r7, r0, r5, ror #4
    a9a0:	4e494d57 	mcrmi	13, 2, r4, cr9, cr7, {2}
    a9a4:	004e4554 	subeq	r4, lr, r4, asr r5
    a9a8:	31515249 	cmpcc	r1, r9, asr #4
    a9ac:	485f3631 	ldmdami	pc, {r0, r4, r5, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    a9b0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    a9b4:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
    a9b8:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    a9bc:	44553241 	ldrbmi	r3, [r5], #-577	; 0xfffffdbf
    a9c0:	7172495f 	cmnvc	r2, pc, asr r9
    a9c4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    a9c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    a9cc:	5f544e49 	svcpl	0x00544e49
    a9d0:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    a9d4:	43475f32 	movtmi	r5, #32562	; 0x7f32
    a9d8:	0048554d 	subeq	r5, r8, sp, asr #10
    a9dc:	5f544e49 	svcpl	0x00544e49
    a9e0:	34524d54 	ldrbcc	r4, [r2], #-3412	; 0xfffff2ac
    a9e4:	43475f32 	movtmi	r5, #32562	; 0x7f32
    a9e8:	004c554d 	subeq	r5, ip, sp, asr #10
    a9ec:	45444f43 	strbmi	r4, [r4, #-3907]	; 0xfffff0bd
    a9f0:	00435243 	subeq	r5, r3, r3, asr #4
    a9f4:	314c4553 	cmpcc	ip, r3, asr r5
    a9f8:	665f3731 			; <UNDEFINED> instruction: 0x665f3731
    a9fc:	41584500 	cmpmi	r8, r0, lsl #10
    aa00:	44005244 	strmi	r5, [r0], #-580	; 0xfffffdbc
    aa04:	00323152 	eorseq	r3, r2, r2, asr r1
    aa08:	45534e53 	ldrbmi	r4, [r3, #-3667]	; 0xfffff1ad
    aa0c:	4c544351 	mrrcmi	3, 5, r4, r4, cr1	; <UNPREDICTABLE>
    aa10:	43003042 	movwmi	r3, #66	; 0x42
    aa14:	4d303148 	ldfmis	f3, [r0, #-288]!	; 0xfffffee0
    aa18:	53005855 	movwpl	r5, #2133	; 0x855
    aa1c:	5145534e 	cmppl	r5, lr, asr #6
    aa20:	424c5443 	submi	r5, ip, #1124073472	; 0x43000000
    aa24:	4e530032 	mrcmi	0, 2, r0, cr3, cr2, {1}
    aa28:	43514553 	cmpmi	r1, #348127232	; 0x14c00000
    aa2c:	33424c54 	movtcc	r4, #11348	; 0x2c54
    aa30:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    aa34:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    aa38:	475f3234 	smmlarmi	pc, r4, r2, r3	; <UNPREDICTABLE>
    aa3c:	48564d43 	ldmdami	r6, {r0, r1, r6, r8, sl, fp, lr}^
    aa40:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    aa44:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    aa48:	475f3234 	smmlarmi	pc, r4, r2, r3	; <UNPREDICTABLE>
    aa4c:	4c564d43 	mrrcmi	13, 4, r4, r6, cr3
    aa50:	57534600 	ldrbpl	r4, [r3, -r0, lsl #12]
    aa54:	00665f50 	rsbeq	r5, r6, r0, asr pc
    aa58:	45323375 	ldrmi	r3, [r2, #-885]!	; 0xfffffc8b
    aa5c:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
    aa60:	46554200 	ldrbmi	r4, [r5], -r0, lsl #4
    aa64:	48554e45 	ldmdami	r5, {r0, r2, r6, r9, sl, fp, lr}^
    aa68:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    aa6c:	31347265 	teqcc	r4, r5, ror #4
    aa70:	574d4347 	strbpl	r4, [sp, -r7, asr #6]
    aa74:	72495f48 	subvc	r5, r9, #72, 30	; 0x120
    aa78:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    aa7c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    aa80:	46554200 	ldrbmi	r4, [r5], -r0, lsl #4
    aa84:	4c554e45 	mrrcmi	14, 4, r4, r5, cr5
    aa88:	54505200 	ldrbpl	r5, [r0], #-512	; 0xfffffe00
    aa8c:	665f3042 	ldrbvs	r3, [pc], -r2, asr #32
    aa90:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
    aa94:	544e4950 	strbpl	r4, [lr], #-2384	; 0xfffff6b0
    aa98:	00665f35 	rsbeq	r5, r6, r5, lsr pc
    aa9c:	444d4353 	strbmi	r4, [sp], #-851	; 0xfffffcad
    aaa0:	00665f52 	rsbeq	r5, r6, r2, asr pc
    aaa4:	30515249 	subscc	r5, r1, r9, asr #4
    aaa8:	485f3234 	ldmdami	pc, {r2, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
    aaac:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    aab0:	73007265 	movwvc	r7, #613	; 0x265
    aab4:	695f6374 	ldmdbvs	pc, {r2, r4, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    aab8:	5f63746e 	svcpl	0x0063746e
    aabc:	5f726569 	svcpl	0x00726569
    aac0:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    aac4:	00745f64 	rsbseq	r5, r4, r4, ror #30
    aac8:	53534443 	cmppl	r3, #1124073472	; 0x43000000
    aacc:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    aad0:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    aad4:	52455f33 	subpl	r5, r5, #51, 30	; 0xcc
    aad8:	51524952 	cmppl	r2, r2, asr r9
    aadc:	0054554f 	subseq	r5, r4, pc, asr #10
    aae0:	5f544e49 	svcpl	0x00544e49
    aae4:	36524d54 			; <UNDEFINED> instruction: 0x36524d54
    aae8:	44475f33 	strbmi	r5, [r7], #-3891	; 0xfffff0cd
    aaec:	49004554 	stmdbmi	r0, {r2, r4, r6, r8, sl, lr}
    aaf0:	545f544e 	ldrbpl	r5, [pc], #-1102	; aaf8 <__ram_ret_data_start+0x7268>
    aaf4:	3234524d 	eorscc	r5, r4, #-805306364	; 0xd0000004
    aaf8:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    aafc:	49004857 	stmdbmi	r0, {r0, r1, r2, r4, r6, fp, lr}
    ab00:	545f544e 	ldrbpl	r5, [pc], #-1102	; ab08 <__ram_ret_data_start+0x7278>
    ab04:	3234524d 	eorscc	r5, r4, #-805306364	; 0xd0000004
    ab08:	4d43475f 	stclmi	7, cr4, [r3, #-380]	; 0xfffffe84
    ab0c:	42004c57 	andmi	r4, r0, #22272	; 0x5700
    ab10:	4e454655 	mcrmi	6, 2, r4, cr5, cr5, {2}
    ab14:	42004856 	andmi	r4, r0, #5636096	; 0x560000
    ab18:	4e454655 	mcrmi	6, 2, r4, cr5, cr5, {2}
    ab1c:	44004c56 	strmi	r4, [r0], #-3158	; 0xfffff3aa
    ab20:	4950454f 	ldmdbmi	r0, {r0, r1, r2, r3, r6, r8, sl, lr}^
    ab24:	5f31544e 	svcpl	0x0031544e
    ab28:	45520066 	ldrbmi	r0, [r2, #-102]	; 0xffffff9a
    ab2c:	56524553 			; <UNDEFINED> instruction: 0x56524553
    ab30:	34314445 	ldrtcc	r4, [r1], #-1093	; 0xfffffbbb
    ab34:	6e490032 	mcrvs	0, 2, r0, cr9, cr2, {1}
    ab38:	37323074 			; <UNDEFINED> instruction: 0x37323074
    ab3c:	5152495f 	cmppl	r2, pc, asr r9
    ab40:	5249006e 	subpl	r0, r9, #110	; 0x6e
    ab44:	34313051 	ldrtcc	r3, [r1], #-81	; 0xffffffaf
    ab48:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    ab4c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    ab50:	63747300 	cmnvs	r4, #0, 6
    ab54:	726d745f 	rsbvc	r7, sp, #1593835520	; 0x5f000000
    ab58:	6d635f61 	stclvs	15, cr5, [r3, #-388]!	; 0xfffffe7c
    ab5c:	5f726170 	svcpl	0x00726170
    ab60:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    ab64:	00745f64 	rsbseq	r5, r4, r4, ror #30
    ab68:	545f5454 	ldrbpl	r5, [pc], #-1108	; ab70 <__ram_ret_data_start+0x72e0>
    ab6c:	00474952 	subeq	r4, r7, r2, asr r9
    ab70:	5f544e49 	svcpl	0x00544e49
    ab74:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    ab78:	525f3454 	subspl	r3, pc, #84, 8	; 0x54000000
    ab7c:	49004f54 	stmdbmi	r0, {r2, r4, r6, r8, r9, sl, fp, lr}
    ab80:	3130746e 	teqcc	r0, lr, ror #8
    ab84:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    ab88:	53006e51 	movwpl	r6, #3665	; 0xe51
    ab8c:	32344c45 	eorscc	r4, r4, #17664	; 0x4500
    ab90:	5300665f 	movwpl	r6, #1631	; 0x65f
    ab94:	31525453 	cmpcc	r2, r3, asr r4
    ab98:	55420035 	strbpl	r0, [r2, #-53]	; 0xffffffcb
    ab9c:	574e4546 	strbpl	r4, [lr, -r6, asr #10]
    aba0:	55420048 	strbpl	r0, [r2, #-72]	; 0xffffffb8
    aba4:	574e4546 	strbpl	r4, [lr, -r6, asr #10]
    aba8:	4347004c 	movtmi	r0, #28748	; 0x704c
    abac:	0052414d 	subseq	r4, r2, sp, asr #2
    abb0:	30746e49 	rsbscc	r6, r4, r9, asr #28
    abb4:	495f3130 	ldmdbmi	pc, {r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>
    abb8:	006e5152 	rsbeq	r5, lr, r2, asr r1
    abbc:	5f637473 	svcpl	0x00637473
    abc0:	5f6e6163 	svcpl	0x006e6163
    abc4:	665f7462 	ldrbvs	r7, [pc], -r2, ror #8
    abc8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    abcc:	4300745f 	movwmi	r7, #1119	; 0x45f
    abd0:	4d363048 	ldcmi	0, cr3, [r6, #-288]!	; 0xfffffee0
    abd4:	49005855 	stmdbmi	r0, {r0, r2, r4, r6, fp, ip, lr}
    abd8:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    abdc:	5f324950 	svcpl	0x00324950
    abe0:	49495053 	stmdbmi	r9, {r0, r1, r4, r6, ip, lr}^
    abe4:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    abe8:	4153555f 	cmpmi	r3, pc, asr r5
    abec:	5f325452 	svcpl	0x00325452
    abf0:	53004952 	movwpl	r4, #2386	; 0x952
    abf4:	32314c45 	eorscc	r4, r1, #17664	; 0x4500
    abf8:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    abfc:	424d4347 	submi	r4, sp, #469762049	; 0x1c000001
    ac00:	44410052 	strbmi	r0, [r1], #-82	; 0xffffffae
    ac04:	5f423243 	svcpl	0x00423243
    ac08:	48717249 	ldmdami	r1!, {r0, r3, r6, r9, ip, sp, lr}^
    ac0c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    ac10:	73007265 	movwvc	r7, #613	; 0x265
    ac14:	745f6374 	ldrbvc	r6, [pc], #-884	; ac1c <__ram_ret_data_start+0x738c>
    ac18:	5f36726d 	svcpl	0x0036726d
    ac1c:	636d6367 	cmnvs	sp, #-1677721599	; 0x9c000001
    ac20:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    ac24:	5f646c65 	svcpl	0x00646c65
    ac28:	54540074 	ldrbpl	r0, [r4], #-116	; 0xffffff8c
    ac2c:	00525450 	subseq	r5, r2, r0, asr r4
    ac30:	6f727245 	svcvs	0x00727245
    ac34:	64644172 	strbtvs	r4, [r4], #-370	; 0xfffffe8e
    ac38:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    ac3c:	67696c41 	strbvs	r6, [r9, -r1, asr #24]!
    ac40:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
    ac44:	52420074 	subpl	r0, r2, #116	; 0x74
    ac48:	4e455352 	mcrmi	3, 2, r5, cr5, cr2, {2}
    ac4c:	53494400 	movtpl	r4, #37888	; 0x9400
    ac50:	004d4943 	subeq	r4, sp, r3, asr #18
    ac54:	44414c53 	strbmi	r4, [r1], #-3155	; 0xfffff3ad
    ac58:	45315244 	ldrmi	r5, [r1, #-580]!	; 0xfffffdbc
    ac5c:	4e49004e 	cdpmi	0, 4, cr0, cr9, cr14, {2}
    ac60:	32495f54 	subcc	r5, r9, #84, 30	; 0x150
    ac64:	545f3253 	ldrbpl	r3, [pc], #-595	; ac6c <__ram_ret_data_start+0x73dc>
    ac68:	51524958 	cmppl	r2, r8, asr r9
    ac6c:	0054554f 	subseq	r5, r4, pc, asr #10
    ac70:	5253434f 	subspl	r4, r3, #1006632961	; 0x3c000001
    ac74:	00665f55 	rsbeq	r5, r6, r5, asr pc
    ac78:	50454f44 	subpl	r4, r5, r4, asr #30
    ac7c:	354c5443 	strbcc	r5, [ip, #-1091]	; 0xfffffbbd
    ac80:	4500665f 	strmi	r6, [r0, #-1631]	; 0xfffff9a1
    ac84:	30524649 	subscc	r4, r2, r9, asr #12
    ac88:	46494500 	strbmi	r4, [r9], -r0, lsl #10
    ac8c:	45003152 	strmi	r3, [r0, #-338]	; 0xfffffeae
    ac90:	32524649 	subscc	r4, r2, #76546048	; 0x4900000
    ac94:	46494500 	strbmi	r4, [r9], -r0, lsl #10
    ac98:	45003352 	strmi	r3, [r0, #-850]	; 0xfffffcae
    ac9c:	34524649 	ldrbcc	r4, [r2], #-1609	; 0xfffff9b7
    aca0:	46494500 	strbmi	r4, [r9], -r0, lsl #10
    aca4:	45003552 	strmi	r3, [r0, #-1362]	; 0xfffffaae
    aca8:	36524649 	ldrbcc	r4, [r2], -r9, asr #12
    acac:	46494500 	strbmi	r4, [r9], -r0, lsl #10
    acb0:	45003752 	strmi	r3, [r0, #-1874]	; 0xfffff8ae
    acb4:	38524649 	ldmdacc	r2, {r0, r3, r6, r9, sl, lr}^
    acb8:	46494500 	strbmi	r4, [r9], -r0, lsl #10
    acbc:	52003952 	andpl	r3, r0, #1343488	; 0x148000
    acc0:	495f4645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, lr}^	; <UNPREDICTABLE>
    acc4:	53004544 	movwpl	r4, #1348	; 0x544
    acc8:	5f394c45 	svcpl	0x00394c45
    accc:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    acd0:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xfffff09d
    acd4:	68635f63 	stmdavs	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    acd8:	7278756d 	rsbsvc	r7, r8, #457179136	; 0x1b400000
    acdc:	69665f30 	stmdbvs	r6!, {r4, r5, r8, r9, sl, fp, ip, lr}^
    ace0:	5f646c65 	svcpl	0x00646c65
    ace4:	44460074 	strbmi	r0, [r6], #-116	; 0xffffff8c
    ace8:	54004543 	strpl	r4, [r0], #-1347	; 0xfffffabd
    acec:	544e4345 	strbpl	r4, [lr], #-837	; 0xfffffcbb
    acf0:	63747300 	cmnvs	r4, #0, 6
    acf4:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    acf8:	675f7366 	ldrbvs	r7, [pc, -r6, ror #6]
    acfc:	63747372 	cmnvs	r4, #-939524095	; 0xc8000001
    ad00:	665f6c74 			; <UNDEFINED> instruction: 0x665f6c74
    ad04:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    ad08:	4900745f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}
    ad0c:	555f544e 	ldrbpl	r5, [pc, #-1102]	; a8c6 <__ram_ret_data_start+0x7036>
    ad10:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    ad14:	49545f32 	ldmdbmi	r4, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    ad18:	554f4700 	strbpl	r4, [pc, #-1792]	; a620 <__ram_ret_data_start+0x6d90>
    ad1c:	4b414e54 	blmi	105e674 <__ram_ret_data_start+0x105ade4>
    ad20:	00464645 	subeq	r4, r6, r5, asr #12
    ad24:	5f637473 	svcpl	0x00637473
    ad28:	66627375 			; <UNDEFINED> instruction: 0x66627375
    ad2c:	6f645f73 	svcvs	0x00645f73
    ad30:	74637065 	strbtvc	r7, [r3], #-101	; 0xffffff9b
    ad34:	665f306c 	ldrbvs	r3, [pc], -ip, rrx
    ad38:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    ad3c:	4400745f 	strmi	r7, [r0], #-1119	; 0xfffffba1
    ad40:	5f4c5443 	svcpl	0x004c5443
    ad44:	6d440066 	stclvs	0, cr0, [r4, #-408]	; 0xfffffe68
    ad48:	74423261 	strbvc	r3, [r2], #-609	; 0xfffffd9f
    ad4c:	495f3263 	ldmdbmi	pc, {r0, r1, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    ad50:	61487172 	hvcvs	34578	; 0x8712
    ad54:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    ad58:	53560072 	cmppl	r6, #114	; 0x72
    ad5c:	314c4553 	cmpcc	ip, r3, asr r5
    ad60:	665f3034 			; <UNDEFINED> instruction: 0x665f3034
    ad64:	4d435800 	stclmi	8, cr5, [r3, #-0]
    ad68:	00665f44 	rsbeq	r5, r6, r4, asr #30
    ad6c:	41424d53 	cmpmi	r2, r3, asr sp
    ad70:	4654524c 	ldrbmi	r5, [r4], -ip, asr #4
    ad74:	00524c43 	subseq	r4, r2, r3, asr #24
    ad78:	30746e49 	rsbscc	r6, r4, r9, asr #28
    ad7c:	495f3938 	ldmdbmi	pc, {r3, r4, r5, r8, fp, ip, sp}^	; <UNPREDICTABLE>
    ad80:	006e5152 	rsbeq	r5, lr, r2, asr r1
    ad84:	30515249 	subscc	r5, r1, r9, asr #4
    ad88:	485f3935 	ldmdami	pc, {r0, r2, r4, r5, r8, fp, ip, sp}^	; <UNPREDICTABLE>
    ad8c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    ad90:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
    ad94:	41444e4f 	cmpmi	r4, pc, asr #28
    ad98:	4d003052 	stcmi	0, cr3, [r0, #-328]	; 0xfffffeb8
    ad9c:	41444e4f 	cmpmi	r4, pc, asr #28
    ada0:	4d003152 	stfmis	f3, [r0, #-328]	; 0xfffffeb8
    ada4:	41444e4f 	cmpmi	r4, pc, asr #28
    ada8:	4d003252 	sfmmi	f3, 4, [r0, #-328]	; 0xfffffeb8
    adac:	41444e4f 	cmpmi	r4, pc, asr #28
    adb0:	49003352 	stmdbmi	r0, {r1, r4, r6, r8, r9, ip, sp}
    adb4:	3730746e 	ldrcc	r7, [r0, -lr, ror #8]!
    adb8:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    adbc:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
    adc0:	39305152 	ldmdbcc	r0!, {r1, r4, r6, r8, ip, lr}
    adc4:	61485f38 	cmpvs	r8, r8, lsr pc
    adc8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    adcc:	6e650072 	mcrvs	0, 3, r0, cr5, cr2, {3}
    add0:	57746e49 	ldrbpl	r6, [r4, -r9, asr #28]!
    add4:	75656b61 	strbvc	r6, [r5, #-2913]!	; 0xfffff49f
    add8:	73694470 	cmnvc	r9, #112, 8	; 0x70000000
    addc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    ade0:	4d434700 	stclmi	7, cr4, [r3, #-0]
    ade4:	43005245 	movwmi	r5, #581	; 0x245
    ade8:	4c455348 	mcrrmi	3, 4, r5, r5, cr8
    adec:	00363142 	eorseq	r3, r6, r2, asr #2
    adf0:	5f544e49 	svcpl	0x00544e49
    adf4:	36524d54 			; <UNDEFINED> instruction: 0x36524d54
    adf8:	4f475f33 	svcmi	0x00475f33
    adfc:	54004656 	strpl	r4, [r0], #-1622	; 0xfffff9aa
    ae00:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    ae04:	43473136 	movtmi	r3, #28982	; 0x7136
    ae08:	495f414d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, lr}^	; <UNPREDICTABLE>
    ae0c:	61487172 	hvcvs	34578	; 0x8712
    ae10:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    ae14:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    ae18:	4d545f54 	ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    ae1c:	5f333652 	svcpl	0x00333652
    ae20:	414d4353 	cmpmi	sp, r3, asr r3
    ae24:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    ae28:	524d545f 	subpl	r5, sp, #1593835520	; 0x5f000000
    ae2c:	535f3336 	cmppl	pc, #-671088640	; 0xd8000000
    ae30:	00424d43 	subeq	r4, r2, r3, asr #26
    ae34:	59545544 	ldmdbpl	r4, {r2, r6, r8, sl, ip, lr}^
    ae38:	54435200 	strbpl	r5, [r3], #-512	; 0xfffffe00
    ae3c:	665f4c52 			; <UNDEFINED> instruction: 0x665f4c52
    ae40:	746e4900 	strbtvc	r4, [lr], #-2304	; 0xfffff700
    ae44:	5f333630 	svcpl	0x00333630
    ae48:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    ae4c:	454e4900 	strbmi	r4, [lr, #-2304]	; 0xfffff700
    ae50:	46585450 			; <UNDEFINED> instruction: 0x46585450
    ae54:	41460044 	cmpmi	r6, r4, asr #32
    ae58:	00545250 	subseq	r5, r4, r0, asr r2
    ae5c:	42535547 	subsmi	r5, r3, #297795584	; 0x11c00000
    ae60:	00474643 	subeq	r4, r7, r3, asr #12
    ae64:	53544e49 	cmppl	r4, #1168	; 0x490
    ae68:	30544154 	subscc	r4, r4, r4, asr r1
    ae6c:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
    ae70:	54415453 	strbpl	r5, [r1], #-1107	; 0xfffffbad
    ae74:	44460031 	strbmi	r0, [r6], #-49	; 0xffffffcf
    ae78:	00454245 	subeq	r4, r5, r5, asr #4
    ae7c:	30746e49 	rsbscc	r6, r4, r9, asr #28
    ae80:	495f3035 	ldmdbmi	pc, {r0, r2, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    ae84:	006e5152 	rsbeq	r5, lr, r2, asr r1
    ae88:	5f544e49 	svcpl	0x00544e49
    ae8c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    ae90:	545f3154 	ldrbpl	r3, [pc], #-340	; ae98 <__ram_ret_data_start+0x7608>
    ae94:	47004943 	strmi	r4, [r0, -r3, asr #18]
    ae98:	52464d43 	subpl	r4, r6, #4288	; 0x10c0
    ae9c:	61735500 	cmnvs	r3, r0, lsl #10
    aea0:	54347472 	ldrtpl	r7, [r4], #-1138	; 0xfffffb8e
    aea4:	646e4578 	strbtvs	r4, [lr], #-1400	; 0xfffffa88
    aea8:	7172495f 	cmnvc	r2, pc, asr r9
    aeac:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    aeb0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    aeb4:	5f637473 	svcpl	0x00637473
    aeb8:	69707371 	ldmdbvs	r0!, {r0, r4, r5, r6, r8, r9, ip, sp, lr}^
    aebc:	6178655f 	cmnvs	r8, pc, asr r5
    aec0:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    aec4:	5f646c65 	svcpl	0x00646c65
    aec8:	4c4c0074 	mcrrmi	0, 7, r0, ip, cr4
    aecc:	665f3150 			; <UNDEFINED> instruction: 0x665f3150
    aed0:	4c455300 	mcrrmi	3, 0, r5, r5, cr0
    aed4:	665f3439 			; <UNDEFINED> instruction: 0x665f3439
    aed8:	47455300 	strbmi	r5, [r5, -r0, lsl #6]
    aedc:	5300315f 	movwpl	r3, #351	; 0x15f
    aee0:	325f4745 	subscc	r4, pc, #18087936	; 0x1140000
    aee4:	524c4300 	subpl	r4, ip, #0, 6
    aee8:	53004e45 	movwpl	r4, #3653	; 0xe45
    aeec:	00415045 	subeq	r5, r1, r5, asr #32
    aef0:	44414c53 	strbmi	r4, [r1], #-3155	; 0xfffff3ad
    aef4:	49315244 	ldmdbmi	r1!, {r2, r6, r9, ip, lr}
    aef8:	53560045 	cmppl	r6, #69	; 0x45
    aefc:	314c4553 	cmpcc	ip, r3, asr r5
    af00:	665f3533 			; <UNDEFINED> instruction: 0x665f3533
    af04:	55434800 	strbpl	r4, [r3, #-2048]	; 0xfffff800
    af08:	00303150 	eorseq	r3, r0, r0, asr r1
    af0c:	50554348 	subspl	r4, r5, r8, asr #6
    af10:	48003131 	stmdami	r0, {r0, r4, r5, r8, ip, sp}
    af14:	31505543 	cmpcc	r0, r3, asr #10
    af18:	6e650032 	mcrvs	0, 3, r0, cr5, cr2, {1}
    af1c:	6369764e 	cmnvs	r9, #81788928	; 0x4e00000
    af20:	6f636552 	svcvs	0x00636552
    af24:	00726576 	rsbseq	r6, r2, r6, ror r5
    af28:	50554348 	subspl	r4, r5, r8, asr #6
    af2c:	65003731 	strvs	r3, [r0, #-1841]	; 0xfffff8cf
    af30:	6f705f6e 	svcvs	0x00705f6e
    af34:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
    af38:	5f636e75 	svcpl	0x00636e75
    af3c:	43500074 	cmpmi	r0, #116	; 0x74
    af40:	5f384152 	svcpl	0x00384152
    af44:	43500066 	cmpmi	r0, #102	; 0x66
    af48:	5f334352 	svcpl	0x00334352
    af4c:	46500066 	ldrbmi	r0, [r0], -r6, rrx
    af50:	30485253 	subcc	r5, r8, r3, asr r2
    af54:	524f5000 	subpl	r5, pc, #0
    af58:	75505f54 	ldrbvc	r5, [r0, #-3924]	; 0xfffff0ac
    af5c:	74655362 	strbtvc	r5, [r5], #-866	; 0xfffffc9e
    af60:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
    af64:	53465000 	movtpl	r5, #24576	; 0x6000
    af68:	00324852 	eorseq	r4, r2, r2, asr r8
    af6c:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    af70:	5f343144 	svcpl	0x00343144
    af74:	4f500066 	svcmi	0x00500066
    af78:	00435253 	subeq	r5, r3, r3, asr r2
    af7c:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    af80:	69500078 	ldmdbvs	r0, {r3, r4, r5, r6}^
    af84:	0030316e 	eorseq	r3, r0, lr, ror #2
    af88:	316e6950 	cmncc	lr, r0, asr r9
    af8c:	69500031 	ldmdbvs	r0, {r0, r4, r5}^
    af90:	0032316e 	eorseq	r3, r2, lr, ror #2
    af94:	316e6950 	cmncc	lr, r0, asr r9
    af98:	69500033 	ldmdbvs	r0, {r0, r1, r4, r5}^
    af9c:	0034316e 	eorseq	r3, r4, lr, ror #2
    afa0:	316e6950 	cmncc	lr, r0, asr r9
    afa4:	75460035 	strbvc	r0, [r6, #-53]	; 0xffffffcb
    afa8:	545f636e 	ldrbpl	r6, [pc], #-878	; afb0 <__ram_ret_data_start+0x7720>
    afac:	00366d69 	eorseq	r6, r6, r9, ror #26
    afb0:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    afb4:	6173555f 	cmnvs	r3, pc, asr r5
    afb8:	5f347472 	svcpl	0x00347472
    afbc:	50007854 	andpl	r7, r0, r4, asr r8
    afc0:	38455243 	stmdacc	r5, {r0, r1, r6, r9, ip, lr}^
    afc4:	5000665f 	andpl	r6, r0, pc, asr r6
    afc8:	31435243 	cmpcc	r3, r3, asr #4
    afcc:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    afd0:	43505350 	cmpmi	r0, #80, 6	; 0x40000001
    afd4:	00665f52 	rsbeq	r5, r6, r2, asr pc
    afd8:	69506e65 	ldmdbvs	r0, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    afdc:	79544f6e 	ldmdbvc	r4, {r1, r2, r3, r5, r6, r8, r9, sl, fp, lr}^
    afe0:	46006570 			; <UNDEFINED> instruction: 0x46006570
    afe4:	5f636e75 	svcpl	0x00636e75
    afe8:	346d6954 	strbtcc	r6, [sp], #-2388	; 0xfffff6ac
    afec:	63747300 	cmnvs	r4, #0, 6
    aff0:	726f705f 	rsbvc	r7, pc, #95	; 0x5f
    aff4:	66705f74 	uhsub16vs	r5, r0, r4
    aff8:	665f7273 			; <UNDEFINED> instruction: 0x665f7273
    affc:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    b000:	5000745f 	andpl	r7, r0, pc, asr r4
    b004:	45525346 	ldrbmi	r5, [r2, #-838]	; 0xfffffcba
    b008:	665f3031 			; <UNDEFINED> instruction: 0x665f3031
    b00c:	5f6e6500 	svcpl	0x006e6500
    b010:	5f6e6970 	svcpl	0x006e6970
    b014:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
    b018:	7300745f 	movwvc	r7, #1119	; 0x45f
    b01c:	705f6374 	subsvc	r6, pc, r4, ror r3	; <UNPREDICTABLE>
    b020:	5f74726f 	svcpl	0x0074726f
    b024:	72726f70 	rsbsvc	r6, r2, #112, 30	; 0x1c0
    b028:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    b02c:	745f646c 	ldrbvc	r6, [pc], #-1132	; b034 <__ram_ret_data_start+0x77a4>
    b030:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    b034:	70535f63 	subsvc	r5, r3, r3, ror #30
    b038:	4d5f3469 	cfldrdmi	mvd3, [pc, #-420]	; ae9c <__ram_ret_data_start+0x760c>
    b03c:	0069736f 	rsbeq	r7, r9, pc, ror #6
    b040:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    b044:	6374525f 	cmnvs	r4, #-268435451	; 0xf0000005
    b048:	0074756f 	rsbseq	r7, r4, pc, ror #10
    b04c:	75466e65 	strbvc	r6, [r6, #-3685]	; 0xfffff19b
    b050:	6553636e 	ldrbvs	r6, [r3, #-878]	; 0xfffffc92
    b054:	6f50006c 	svcvs	0x0050006c
    b058:	00417472 	subeq	r7, r1, r2, ror r4
    b05c:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xfffff0b0
    b060:	6f500042 	svcvs	0x00500042
    b064:	00437472 	subeq	r7, r3, r2, ror r4
    b068:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xfffff0b0
    b06c:	6f500044 	svcvs	0x00500044
    b070:	00457472 	subeq	r7, r5, r2, ror r4
    b074:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xfffff0b0
    b078:	75460048 	strbvc	r0, [r6, #-72]	; 0xffffffb8
    b07c:	535f636e 	cmppl	pc, #-1207959551	; 0xb8000001
    b080:	5f316970 	svcpl	0x00316970
    b084:	6f73694d 	svcvs	0x0073694d
    b088:	53465000 	movtpl	r5, #24576	; 0x6000
    b08c:	5f394252 	svcpl	0x00394252
    b090:	43500066 	cmpmi	r0, #102	; 0x66
    b094:	30314452 	eorscc	r4, r1, r2, asr r4
    b098:	5000665f 	andpl	r6, r0, pc, asr r6
    b09c:	44525346 	ldrbmi	r5, [r2], #-838	; 0xfffffcba
    b0a0:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    b0a4:	63682f2e 	cmnvs	r8, #46, 30	; 0xb8
    b0a8:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    b0ac:	645f7836 	ldrbvs	r7, [pc], #-2102	; b0b4 <__ram_ret_data_start+0x7824>
    b0b0:	642f6c64 	strtvs	r6, [pc], #-3172	; b0b8 <__ram_ret_data_start+0x7828>
    b0b4:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    b0b8:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
    b0bc:	63682f63 	cmnvs	r8, #396	; 0x18c
    b0c0:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    b0c4:	675f7836 	smmlarvs	pc, r6, r8, r7	; <UNPREDICTABLE>
    b0c8:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
    b0cc:	46500063 	ldrbmi	r0, [r0], -r3, rrx
    b0d0:	31415253 	cmpcc	r1, r3, asr r2
    b0d4:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    b0d8:	5f637473 	svcpl	0x00637473
    b0dc:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xfffff090
    b0e0:	656f705f 	strbvs	r7, [pc, #-95]!	; b089 <__ram_ret_data_start+0x77f9>
    b0e4:	665f6872 			; <UNDEFINED> instruction: 0x665f6872
    b0e8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    b0ec:	5000745f 	andpl	r7, r0, pc, asr r4
    b0f0:	31445243 	cmpcc	r4, r3, asr #4
    b0f4:	00665f35 	rsbeq	r5, r6, r5, lsr pc
    b0f8:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    b0fc:	665f3944 	ldrbvs	r3, [pc], -r4, asr #18
    b100:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    b104:	32495f63 	subcc	r5, r9, #396	; 0x18c
    b108:	575f3273 			; <UNDEFINED> instruction: 0x575f3273
    b10c:	75460073 	strbvc	r0, [r6, #-115]	; 0xffffff8d
    b110:	4b5f636e 	blmi	17e3ed0 <__ram_ret_data_start+0x17e0640>
    b114:	52007965 	andpl	r7, r0, #1654784	; 0x194000
    b118:	00545744 	subseq	r5, r4, r4, asr #14
    b11c:	5f637473 	svcpl	0x00637473
    b120:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xfffff090
    b124:	736f705f 	cmnvc	pc, #95	; 0x5f
    b128:	665f6872 			; <UNDEFINED> instruction: 0x665f6872
    b12c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    b130:	5000745f 	andpl	r7, r0, pc, asr r4
    b134:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    b138:	50003031 	andpl	r3, r0, r1, lsr r0
    b13c:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    b140:	50003131 	andpl	r3, r0, r1, lsr r1
    b144:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    b148:	50003231 	andpl	r3, r0, r1, lsr r2
    b14c:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    b150:	50003331 	andpl	r3, r0, r1, lsr r3
    b154:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    b158:	50003431 	andpl	r3, r0, r1, lsr r4
    b15c:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    b160:	50003531 	andpl	r3, r0, r1, lsr r5
    b164:	4152524f 	cmpmi	r2, pc, asr #4
    b168:	4600665f 			; <UNDEFINED> instruction: 0x4600665f
    b16c:	5f636e75 	svcpl	0x00636e75
    b170:	34733249 	ldrbtcc	r3, [r3], #-585	; 0xfffffdb7
    b174:	0073575f 	rsbseq	r5, r3, pc, asr r7
    b178:	69503875 	ldmdbvs	r0, {r0, r2, r4, r5, r6, fp, ip, sp}^
    b17c:	7864496e 	stmdavc	r4!, {r1, r2, r3, r5, r6, r8, fp, lr}^
    b180:	52435000 	subpl	r5, r3, #0
    b184:	665f3142 	ldrbvs	r3, [pc], -r2, asr #2
    b188:	524f5000 	subpl	r5, pc, #0
    b18c:	65445f54 	strbvs	r5, [r4, #-3924]	; 0xfffff0ac
    b190:	50677562 	rsbpl	r7, r7, r2, ror #10
    b194:	5374726f 	cmnpl	r4, #-268435450	; 0xf0000006
    b198:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    b19c:	5000676e 	andpl	r6, r0, lr, ror #14
    b1a0:	4152454f 	cmpmi	r2, pc, asr #10
    b1a4:	7300665f 	movwvc	r6, #1631	; 0x65f
    b1a8:	705f6374 	subsvc	r6, pc, r4, ror r3	; <UNPREDICTABLE>
    b1ac:	5f74726f 	svcpl	0x0074726f
    b1b0:	72726f70 	rsbsvc	r6, r2, #112, 30	; 0x1c0
    b1b4:	69665f68 	stmdbvs	r6!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    b1b8:	5f646c65 	svcpl	0x00646c65
    b1bc:	43500074 	cmpmi	r0, #116	; 0x74
    b1c0:	5f364252 	svcpl	0x00364252
    b1c4:	4f500066 	svcmi	0x00500066
    b1c8:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    b1cc:	61447465 	cmpvs	r4, r5, ror #8
    b1d0:	50006174 	andpl	r6, r0, r4, ror r1
    b1d4:	31445243 	cmpcc	r4, r3, asr #4
    b1d8:	5000665f 	andpl	r6, r0, pc, asr r6
    b1dc:	38435243 	stmdacc	r3, {r0, r1, r6, r9, ip, lr}^
    b1e0:	6500665f 	strvs	r6, [r0, #-1631]	; 0xfffff9a1
    b1e4:	6f705f6e 	svcvs	0x00705f6e
    b1e8:	745f7472 	ldrbvc	r7, [pc], #-1138	; b1f0 <__ram_ret_data_start+0x7960>
    b1ec:	506e6500 	rsbpl	r6, lr, r0, lsl #10
    b1f0:	65006e69 	strvs	r6, [r0, #-3689]	; 0xfffff197
    b1f4:	74614c6e 	strbtvc	r4, [r1], #-3182	; 0xfffff392
    b1f8:	50006863 	andpl	r6, r0, r3, ror #16
    b1fc:	31455243 	cmpcc	r5, r3, asr #4
    b200:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    b204:	45465053 	strbmi	r5, [r6, #-83]	; 0xffffffad
    b208:	52435000 	subpl	r5, r3, #0
    b20c:	665f3644 	ldrbvs	r3, [pc], -r4, asr #12
    b210:	44495000 	strbmi	r5, [r9], #-0
    b214:	665f4252 			; <UNDEFINED> instruction: 0x665f4252
    b218:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    b21c:	6d455f63 	stclvs	15, cr5, [r5, #-396]	; 0xfffffe74
    b220:	6e650062 	cdpvs	0, 6, cr0, cr5, cr2, {3}
    b224:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    b228:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
    b22c:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    b230:	646f4d5f 	strbtvs	r4, [pc], #-3423	; b238 <__ram_ret_data_start+0x79a8>
    b234:	6e495f65 	cdpvs	15, 4, cr5, cr9, cr5, {3}
    b238:	52435000 	subpl	r5, r3, #0
    b23c:	665f3148 	ldrbvs	r3, [pc], -r8, asr #2
    b240:	53465000 	movtpl	r5, #24576	; 0x6000
    b244:	00324152 	eorseq	r4, r2, r2, asr r1
    b248:	65443875 	strbvs	r3, [r4, #-2165]	; 0xfffff78b
    b24c:	50677562 	rsbpl	r7, r7, r2, ror #10
    b250:	0074726f 	rsbseq	r7, r4, pc, ror #4
    b254:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    b258:	6d63465f 	stclvs	6, cr4, [r3, #-380]!	; 0xfffffe84
    b25c:	00666572 	rsbeq	r6, r6, r2, ror r5
    b260:	52534f50 	subspl	r4, r3, #80, 30	; 0x140
    b264:	00665f42 	rsbeq	r5, r6, r2, asr #30
    b268:	41524350 	cmpmi	r2, r0, asr r3
    b26c:	665f3331 			; <UNDEFINED> instruction: 0x665f3331
    b270:	506e6500 	rsbpl	r6, lr, r0, lsl #10
    b274:	72446e69 	subvc	r6, r4, #1680	; 0x690
    b278:	4f500076 	svcmi	0x00500076
    b27c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    b280:	75537465 	ldrbvc	r7, [r3, #-1125]	; 0xfffffb9b
    b284:	6e754662 	cdpvs	6, 7, cr4, cr5, cr2, {3}
    b288:	46500063 	ldrbmi	r0, [r0], -r3, rrx
    b28c:	32415253 	subcc	r5, r1, #805306373	; 0x30000005
    b290:	4600665f 			; <UNDEFINED> instruction: 0x4600665f
    b294:	5f636e75 	svcpl	0x00636e75
    b298:	32697053 	rsbcc	r7, r9, #83	; 0x53
    b29c:	6b63535f 	blvs	18e0020 <__ram_ret_data_start+0x18dc790>
    b2a0:	53465000 	movtpl	r5, #24576	; 0x6000
    b2a4:	5f374152 	svcpl	0x00374152
    b2a8:	43500066 	cmpmi	r0, #102	; 0x66
    b2ac:	33314252 	teqcc	r1, #536870917	; 0x20000005
    b2b0:	5000665f 	andpl	r6, r0, pc, asr r6
    b2b4:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    b2b8:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    b2bc:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    b2c0:	7464415f 	strbtvc	r4, [r4], #-351	; 0xfffffea1
    b2c4:	50006772 	andpl	r6, r0, r2, ror r7
    b2c8:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    b2cc:	665f3431 			; <UNDEFINED> instruction: 0x665f3431
    b2d0:	544f5000 	strbpl	r5, [pc], #-0	; b2d8 <__ram_ret_data_start+0x7a48>
    b2d4:	50003730 	andpl	r3, r0, r0, lsr r7
    b2d8:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    b2dc:	00665f37 	rsbeq	r5, r6, r7, lsr pc
    b2e0:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    b2e4:	665f3245 	ldrbvs	r3, [pc], -r5, asr #4
    b2e8:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    b2ec:	70535f63 	subsvc	r5, r3, r3, ror #30
    b2f0:	535f3169 	cmppl	pc, #1073741850	; 0x4000001a
    b2f4:	50006b63 	andpl	r6, r0, r3, ror #22
    b2f8:	5f524343 	svcpl	0x00524343
    b2fc:	4f500066 	svcmi	0x00500066
    b300:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    b304:	75467465 	strbvc	r7, [r6, #-1125]	; 0xfffffb9b
    b308:	5000636e 	andpl	r6, r0, lr, ror #6
    b30c:	31415243 	cmpcc	r1, r3, asr #4
    b310:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    b314:	5f637473 	svcpl	0x00637473
    b318:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xfffff090
    b31c:	7077705f 	rsbsvc	r7, r7, pc, asr r0
    b320:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    b324:	5f646c65 	svcpl	0x00646c65
    b328:	46500074 			; <UNDEFINED> instruction: 0x46500074
    b32c:	37455253 	smlsldcc	r5, r5, r3, r2	; <UNPREDICTABLE>
    b330:	5000665f 	andpl	r6, r0, pc, asr r6
    b334:	4352544f 	cmpmi	r2, #1325400064	; 0x4f000000
    b338:	4600665f 			; <UNDEFINED> instruction: 0x4600665f
    b33c:	5f636e75 	svcpl	0x00636e75
    b340:	46627355 			; <UNDEFINED> instruction: 0x46627355
    b344:	53465000 	movtpl	r5, #24576	; 0x6000
    b348:	33314452 	teqcc	r1, #1375731712	; 0x52000000
    b34c:	5000665f 	andpl	r6, r0, pc, asr r6
    b350:	31435243 	cmpcc	r3, r3, asr #4
    b354:	43500030 	cmpmi	r0, #48	; 0x30
    b358:	31314352 	teqcc	r1, r2, asr r3
    b35c:	52435000 	subpl	r5, r3, #0
    b360:	00323143 	eorseq	r3, r2, r3, asr #2
    b364:	52544f50 	subspl	r4, r4, #80, 30	; 0x140
    b368:	00665f48 	rsbeq	r5, r6, r8, asr #30
    b36c:	43524350 	cmpmi	r2, #80, 6	; 0x40000001
    b370:	50003431 	andpl	r3, r0, r1, lsr r4
    b374:	31435243 	cmpcc	r3, r3, asr #4
    b378:	6e650035 	mcrvs	0, 3, r0, cr5, cr5, {1}
    b37c:	46627553 			; <UNDEFINED> instruction: 0x46627553
    b380:	00636e75 	rsbeq	r6, r3, r5, ror lr
    b384:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    b388:	5f313141 	svcpl	0x00313141
    b38c:	43500066 	cmpmi	r0, #102	; 0x66
    b390:	5f344152 	svcpl	0x00344152
    b394:	46500066 	ldrbmi	r0, [r0], -r6, rrx
    b398:	31445253 	cmpcc	r4, r3, asr r2
    b39c:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    b3a0:	30524f50 	subscc	r4, r2, r0, asr pc
    b3a4:	4f500030 	svcmi	0x00500030
    b3a8:	00313052 	eorseq	r3, r1, r2, asr r0
    b3ac:	41524350 	cmpmi	r2, r0, asr r3
    b3b0:	00665f39 	rsbeq	r5, r6, r9, lsr pc
    b3b4:	30524f50 	subscc	r4, r2, r0, asr pc
    b3b8:	4f500033 	svcmi	0x00500033
    b3bc:	00343052 	eorseq	r3, r4, r2, asr r0
    b3c0:	30524f50 	subscc	r4, r2, r0, asr pc
    b3c4:	43500036 	cmpmi	r0, #54	; 0x36
    b3c8:	5f344352 	svcpl	0x00344352
    b3cc:	4f500066 	svcmi	0x00500066
    b3d0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    b3d4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    b3d8:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    b3dc:	6970535f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    b3e0:	734e5f33 	movtvc	r5, #61235	; 0xef33
    b3e4:	50003073 	andpl	r3, r0, r3, ror r0
    b3e8:	44525346 	ldrbmi	r5, [r2], #-838	; 0xfffffcba
    b3ec:	665f3531 			; <UNDEFINED> instruction: 0x665f3531
    b3f0:	43435000 	movtmi	r5, #12288	; 0x3000
    b3f4:	43500052 	cmpmi	r0, #82	; 0x52
    b3f8:	5f394352 	svcpl	0x00394352
    b3fc:	43500066 	cmpmi	r0, #102	; 0x66
    b400:	5f344552 	svcpl	0x00344552
    b404:	43500066 	cmpmi	r0, #102	; 0x66
    b408:	30314352 	eorscc	r4, r1, r2, asr r3
    b40c:	6500665f 	strvs	r6, [r0, #-1631]	; 0xfffff9a1
    b410:	69705f6e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    b414:	72645f6e 	rsbvc	r5, r4, #440	; 0x1b8
    b418:	00745f76 	rsbseq	r5, r4, r6, ror pc
    b41c:	54554f50 	ldrbpl	r4, [r5], #-3920	; 0xfffff0b0
    b420:	53465000 	movtpl	r5, #24576	; 0x6000
    b424:	00304252 	eorseq	r4, r0, r2, asr r2
    b428:	45524350 	ldrbmi	r4, [r2, #-848]	; 0xfffffcb0
    b42c:	00665f39 	rsbeq	r5, r6, r9, lsr pc
    b430:	705f6e65 	subsvc	r6, pc, r5, ror #28
    b434:	50006e69 	andpl	r6, r0, r9, ror #28
    b438:	3031544f 	eorscc	r5, r1, pc, asr #8
    b43c:	52435000 	subpl	r5, r3, #0
    b440:	5f353143 	svcpl	0x00353143
    b444:	6e650066 	cdpvs	0, 6, cr0, cr5, cr6, {3}
    b448:	6e497845 	cdpvs	8, 4, cr7, cr9, cr5, {2}
    b44c:	43500074 	cmpmi	r0, #116	; 0x74
    b450:	5f334452 	svcpl	0x00334452
    b454:	4f500066 	svcmi	0x00500066
    b458:	30305455 	eorscc	r5, r0, r5, asr r4
    b45c:	554f5000 	strbpl	r5, [pc, #-0]	; b464 <__ram_ret_data_start+0x7bd4>
    b460:	00313054 	eorseq	r3, r1, r4, asr r0
    b464:	54554f50 	ldrbpl	r4, [r5], #-3920	; 0xfffff0b0
    b468:	50003230 	andpl	r3, r0, r0, lsr r2
    b46c:	3054554f 	subscc	r5, r4, pc, asr #10
    b470:	4f500033 	svcmi	0x00500033
    b474:	34305455 	ldrtcc	r5, [r0], #-1109	; 0xfffffbab
    b478:	554f5000 	strbpl	r5, [pc, #-0]	; b480 <__ram_ret_data_start+0x7bf0>
    b47c:	00353054 	eorseq	r3, r5, r4, asr r0
    b480:	54554f50 	ldrbpl	r4, [r5], #-3920	; 0xfffff0b0
    b484:	50003630 	andpl	r3, r0, r0, lsr r6
    b488:	3054554f 	subscc	r5, r4, pc, asr #10
    b48c:	4f500037 	svcmi	0x00500037
    b490:	38305455 	ldmdacc	r0!, {r0, r2, r4, r6, sl, ip, lr}
    b494:	554f5000 	strbpl	r5, [pc, #-0]	; b49c <__ram_ret_data_start+0x7c0c>
    b498:	00393054 	eorseq	r3, r9, r4, asr r0
    b49c:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    b4a0:	5f313145 	svcpl	0x00313145
    b4a4:	46500066 	ldrbmi	r0, [r0], -r6, rrx
    b4a8:	31415253 	cmpcc	r1, r3, asr r2
    b4ac:	5000665f 	andpl	r6, r0, pc, asr r6
    b4b0:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    b4b4:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    b4b8:	5f637473 	svcpl	0x00637473
    b4bc:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xfffff090
    b4c0:	746f705f 	strbtvc	r7, [pc], #-95	; b4c8 <__ram_ret_data_start+0x7c38>
    b4c4:	665f6872 			; <UNDEFINED> instruction: 0x665f6872
    b4c8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    b4cc:	5000745f 	andpl	r7, r0, pc, asr r4
    b4d0:	4152444f 	cmpmi	r2, pc, asr #8
    b4d4:	5000665f 	andpl	r6, r0, pc, asr r6
    b4d8:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    b4dc:	00665f35 	rsbeq	r5, r6, r5, lsr pc
    b4e0:	45534642 	ldrbmi	r4, [r3, #-1602]	; 0xfffff9be
    b4e4:	7473004c 	ldrbtvc	r0, [r3], #-76	; 0xffffffb4
    b4e8:	6f705f63 	svcvs	0x00705f63
    b4ec:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
    b4f0:	65616e69 	strbvs	r6, [r1, #-3689]!	; 0xfffff197
    b4f4:	69665f72 	stmdbvs	r6!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    b4f8:	5f646c65 	svcpl	0x00646c65
    b4fc:	43500074 	cmpmi	r0, #116	; 0x74
    b500:	31314452 	teqcc	r1, r2, asr r4
    b504:	5000665f 	andpl	r6, r0, pc, asr r6
    b508:	3154554f 	cmpcc	r4, pc, asr #10
    b50c:	4f500030 	svcmi	0x00500030
    b510:	31315455 	teqcc	r1, r5, asr r4
    b514:	554f5000 	strbpl	r5, [pc, #-0]	; b51c <__ram_ret_data_start+0x7c8c>
    b518:	00323154 	eorseq	r3, r2, r4, asr r1
    b51c:	54554f50 	ldrbpl	r4, [r5], #-3920	; 0xfffff0b0
    b520:	50003331 	andpl	r3, r0, r1, lsr r3
    b524:	3154554f 	cmpcc	r4, pc, asr #10
    b528:	4f500034 	svcmi	0x00500034
    b52c:	35315455 	ldrcc	r5, [r1, #-1109]!	; 0xfffffbab
    b530:	53465000 	movtpl	r5, #24576	; 0x6000
    b534:	33314152 	teqcc	r1, #-2147483628	; 0x80000014
    b538:	5000665f 	andpl	r6, r0, pc, asr r6
    b53c:	41524449 	cmpmi	r2, r9, asr #8
    b540:	7000665f 	andvc	r6, r0, pc, asr r6
    b544:	50637473 	rsbpl	r7, r3, r3, ror r4
    b548:	5074726f 	rsbspl	r7, r4, pc, ror #4
    b54c:	65536275 	ldrbvs	r6, [r3, #-629]	; 0xfffffd8b
    b550:	46500074 			; <UNDEFINED> instruction: 0x46500074
    b554:	30485253 	subcc	r5, r8, r3, asr r2
    b558:	5000665f 	andpl	r6, r0, pc, asr r6
    b55c:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    b560:	50003031 	andpl	r3, r0, r1, lsr r0
    b564:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    b568:	50003131 	andpl	r3, r0, r1, lsr r1
    b56c:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    b570:	50003231 	andpl	r3, r0, r1, lsr r2
    b574:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    b578:	50003331 	andpl	r3, r0, r1, lsr r3
    b57c:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    b580:	50003431 	andpl	r3, r0, r1, lsr r4
    b584:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    b588:	50003531 	andpl	r3, r0, r1, lsr r5
    b58c:	4252524f 	subsmi	r5, r2, #-268435452	; 0xf0000004
    b590:	4600665f 			; <UNDEFINED> instruction: 0x4600665f
    b594:	5f636e75 	svcpl	0x00636e75
    b598:	72617355 	rsbvc	r7, r1, #1409286145	; 0x54000001
    b59c:	435f3474 	cmpmi	pc, #116, 8	; 0x74000000
    b5a0:	46007374 			; <UNDEFINED> instruction: 0x46007374
    b5a4:	5f636e75 	svcpl	0x00636e75
    b5a8:	31733249 	cmncc	r3, r9, asr #4
    b5ac:	006b435f 	rsbeq	r4, fp, pc, asr r3
    b5b0:	45564e49 	ldrbmi	r4, [r6, #-3657]	; 0xfffff1b7
    b5b4:	454f5000 	strbmi	r5, [pc, #-0]	; b5bc <__ram_ret_data_start+0x7d2c>
    b5b8:	665f4252 			; <UNDEFINED> instruction: 0x665f4252
    b5bc:	554f5000 	strbpl	r5, [pc, #-0]	; b5c4 <__ram_ret_data_start+0x7d34>
    b5c0:	31304554 	teqcc	r0, r4, asr r5
    b5c4:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    b5c8:	32495f63 	subcc	r5, r9, #396	; 0x18c
    b5cc:	535f3373 	cmppl	pc, #-872415231	; 0xcc000001
    b5d0:	006e6964 	rsbeq	r6, lr, r4, ror #18
    b5d4:	42524350 	subsmi	r4, r2, #80, 6	; 0x40000001
    b5d8:	00665f37 	rsbeq	r5, r6, r7, lsr pc
    b5dc:	44524350 	ldrbmi	r4, [r2], #-848	; 0xfffffcb0
    b5e0:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    b5e4:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    b5e8:	6970535f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    b5ec:	6f4d5f32 	svcvs	0x004d5f32
    b5f0:	73006973 	movwvc	r6, #2419	; 0x973
    b5f4:	705f6374 	subsvc	r6, pc, r4, ror r3	; <UNPREDICTABLE>
    b5f8:	5f74726f 	svcpl	0x0074726f
    b5fc:	72636370 	rsbvc	r6, r3, #112, 6	; 0xc0000001
    b600:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    b604:	745f646c 	ldrbvc	r6, [pc], #-1132	; b60c <__ram_ret_data_start+0x7d7c>
    b608:	53465000 	movtpl	r5, #24576	; 0x6000
    b60c:	5f304452 	svcpl	0x00304452
    b610:	75460066 	strbvc	r0, [r6, #-102]	; 0xffffff9a
    b614:	555f636e 	ldrbpl	r6, [pc, #-878]	; b2ae <__ram_ret_data_start+0x7a1e>
    b618:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    b61c:	74525f34 	ldrbvc	r5, [r2], #-3892	; 0xfffff0cc
    b620:	43500073 	cmpmi	r0, #115	; 0x73
    b624:	32314552 	eorscc	r4, r1, #343932928	; 0x14800000
    b628:	5000665f 	andpl	r6, r0, pc, asr r6
    b62c:	37445243 	strbcc	r5, [r4, -r3, asr #4]
    b630:	5000665f 	andpl	r6, r0, pc, asr r6
    b634:	43524449 	cmpmi	r2, #1224736768	; 0x49000000
    b638:	5000665f 	andpl	r6, r0, pc, asr r6
    b63c:	45524449 	ldrbmi	r4, [r2, #-1097]	; 0xfffffbb7
    b640:	5000665f 	andpl	r6, r0, pc, asr r6
    b644:	48524449 	ldmdami	r2, {r0, r3, r6, sl, lr}^
    b648:	5000665f 	andpl	r6, r0, pc, asr r6
    b64c:	30314e49 	eorscc	r4, r1, r9, asr #28
    b650:	53465000 	movtpl	r5, #24576	; 0x6000
    b654:	00314552 	eorseq	r4, r1, r2, asr r5
    b658:	52524f50 	subspl	r4, r2, #80, 30	; 0x140
    b65c:	43500041 	cmpmi	r0, #65	; 0x41
    b660:	5f324852 	svcpl	0x00324852
    b664:	4f500066 	svcmi	0x00500066
    b668:	00435252 	subeq	r5, r3, r2, asr r2
    b66c:	52524f50 	subspl	r4, r2, #80, 30	; 0x140
    b670:	4f500044 	svcmi	0x00500044
    b674:	00455252 	subeq	r5, r5, r2, asr r2
    b678:	52524f50 	subspl	r4, r2, #80, 30	; 0x140
    b67c:	74730048 	ldrbtvc	r0, [r3], #-72	; 0xffffffb8
    b680:	6f705f63 	svcvs	0x00705f63
    b684:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
    b688:	5f726469 	svcpl	0x00726469
    b68c:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    b690:	00745f64 	rsbseq	r5, r4, r4, ror #30
    b694:	52534f50 	subspl	r4, r3, #80, 30	; 0x140
    b698:	00665f43 	rsbeq	r5, r6, r3, asr #30
    b69c:	52454f50 	subpl	r4, r5, #80, 30	; 0x140
    b6a0:	46500044 	ldrbmi	r0, [r0], -r4, asr #32
    b6a4:	35445253 	strbcc	r5, [r4, #-595]	; 0xfffffdad
    b6a8:	5000665f 	andpl	r6, r0, pc, asr r6
    b6ac:	31415243 	cmpcc	r1, r3, asr #4
    b6b0:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    b6b4:	52454f50 	subpl	r4, r5, #80, 30	; 0x140
    b6b8:	6e650048 	cdpvs	0, 6, cr0, cr5, cr8, {2}
    b6bc:	65766e49 	ldrbvs	r6, [r6, #-3657]!	; 0xfffff1b7
    b6c0:	50007472 	andpl	r7, r0, r2, ror r4
    b6c4:	4852534f 	ldmdami	r2, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^
    b6c8:	5000665f 	andpl	r6, r0, pc, asr r6
    b6cc:	41525346 	cmpmi	r2, r6, asr #6
    b6d0:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    b6d4:	30524f50 	subscc	r4, r2, r0, asr pc
    b6d8:	4f500032 	svcmi	0x00500032
    b6dc:	00353052 	eorseq	r3, r5, r2, asr r0
    b6e0:	52524f50 	subspl	r4, r2, #80, 30	; 0x140
    b6e4:	4f500078 	svcmi	0x00500078
    b6e8:	00373052 	eorseq	r3, r7, r2, asr r0
    b6ec:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    b6f0:	5f303143 	svcpl	0x00303143
    b6f4:	4f500066 	svcmi	0x00500066
    b6f8:	00383052 	eorseq	r3, r8, r2, asr r0
    b6fc:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    b700:	665f3841 	ldrbvs	r3, [pc], -r1, asr #16
    b704:	53465000 	movtpl	r5, #24576	; 0x6000
    b708:	5f334352 	svcpl	0x00334352
    b70c:	75460066 	strbvc	r0, [r6, #-102]	; 0xffffff9a
    b710:	455f636e 	ldrbmi	r6, [pc, #-878]	; b3aa <__ram_ret_data_start+0x7b1a>
    b714:	74706e76 	ldrbtvc	r6, [r0], #-3702	; 0xfffff18a
    b718:	53465000 	movtpl	r5, #24576	; 0x6000
    b71c:	35314352 	ldrcc	r4, [r1, #-850]!	; 0xfffffcae
    b720:	5000665f 	andpl	r6, r0, pc, asr r6
    b724:	30304e49 	eorscc	r4, r0, r9, asr #28
    b728:	4e495000 	cdpmi	0, 4, cr5, cr9, cr0, {0}
    b72c:	50003130 	andpl	r3, r0, r0, lsr r1
    b730:	32304e49 	eorscc	r4, r0, #1168	; 0x490
    b734:	4e495000 	cdpmi	0, 4, cr5, cr9, cr0, {0}
    b738:	46003330 			; <UNDEFINED> instruction: 0x46003330
    b73c:	5f636e75 	svcpl	0x00636e75
    b740:	32733249 	rsbscc	r3, r3, #-1879048188	; 0x90000004
    b744:	6964535f 	stmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    b748:	4950006e 	ldmdbmi	r0, {r1, r2, r3, r5, r6}^
    b74c:	0035304e 	eorseq	r3, r5, lr, asr #32
    b750:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    b754:	665f3843 	ldrbvs	r3, [pc], -r3, asr #16
    b758:	4e495000 	cdpmi	0, 4, cr5, cr9, cr0, {0}
    b75c:	50003730 	andpl	r3, r0, r0, lsr r7
    b760:	38304e49 	ldmdacc	r0!, {r0, r3, r6, r9, sl, fp, lr}
    b764:	4e495000 	cdpmi	0, 4, cr5, cr9, cr0, {0}
    b768:	50003930 	andpl	r3, r0, r0, lsr r9
    b76c:	45525346 	ldrbmi	r5, [r2, #-838]	; 0xfffffcba
    b770:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    b774:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xfffff0b0
    b778:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    b77c:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    b780:	50007374 	andpl	r7, r0, r4, ror r3
    b784:	31425243 	cmpcc	r2, r3, asr #4
    b788:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    b78c:	6f503875 	svcvs	0x00503875
    b790:	64497472 	strbvs	r7, [r9], #-1138	; 0xfffffb8e
    b794:	46500078 			; <UNDEFINED> instruction: 0x46500078
    b798:	38455253 	stmdacc	r5, {r0, r1, r4, r6, r9, ip, lr}^
    b79c:	5000665f 	andpl	r6, r0, pc, asr r6
    b7a0:	4452544f 	ldrbmi	r5, [r2], #-1103	; 0xfffffbb1
    b7a4:	5000665f 	andpl	r6, r0, pc, asr r6
    b7a8:	31425243 	cmpcc	r2, r3, asr #4
    b7ac:	00665f35 	rsbeq	r5, r6, r5, lsr pc
    b7b0:	44524350 	ldrbmi	r4, [r2], #-848	; 0xfffffcb0
    b7b4:	50003031 	andpl	r3, r0, r1, lsr r0
    b7b8:	31445243 	cmpcc	r4, r3, asr #4
    b7bc:	43500031 	cmpmi	r0, #49	; 0x31
    b7c0:	32314452 	eorscc	r4, r1, #1375731712	; 0x52000000
    b7c4:	52435000 	subpl	r5, r3, #0
    b7c8:	00333144 	eorseq	r3, r3, r4, asr #2
    b7cc:	41524350 	cmpmi	r2, r0, asr r3
    b7d0:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    b7d4:	44524350 	ldrbmi	r4, [r2], #-848	; 0xfffffcb0
    b7d8:	50003531 	andpl	r3, r0, r1, lsr r5
    b7dc:	33455243 	movtcc	r5, #21059	; 0x5243
    b7e0:	5000665f 	andpl	r6, r0, pc, asr r6
    b7e4:	37415243 	strbcc	r5, [r1, -r3, asr #4]
    b7e8:	5000665f 	andpl	r6, r0, pc, asr r6
    b7ec:	31445243 	cmpcc	r4, r3, asr #4
    b7f0:	43500034 	cmpmi	r0, #52	; 0x34
    b7f4:	5f354152 	svcpl	0x00354152
    b7f8:	46500066 	ldrbmi	r0, [r0], -r6, rrx
    b7fc:	31425253 	cmpcc	r2, r3, asr r2
    b800:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    b804:	314e4950 	cmpcc	lr, r0, asr r9
    b808:	49500031 	ldmdbmi	r0, {r0, r4, r5}^
    b80c:	0032314e 	eorseq	r3, r2, lr, asr #2
    b810:	314e4950 	cmpcc	lr, r0, asr r9
    b814:	49500033 	ldmdbmi	r0, {r0, r1, r4, r5}^
    b818:	0034314e 	eorseq	r3, r4, lr, asr #2
    b81c:	314e4950 	cmpcc	lr, r0, asr r9
    b820:	75460035 	strbvc	r0, [r6, #-53]	; 0xffffffcb
    b824:	535f636e 	cmppl	pc, #-1207959551	; 0xb8000001
    b828:	5f346970 	svcpl	0x00346970
    b82c:	3073734e 	rsbscc	r7, r3, lr, asr #6
    b830:	53465000 	movtpl	r5, #24576	; 0x6000
    b834:	31314452 	teqcc	r1, r2, asr r4
    b838:	5000665f 	andpl	r6, r0, pc, asr r6
    b83c:	3030534f 	eorscc	r5, r0, pc, asr #6
    b840:	63747300 	cmnvs	r4, #0, 6
    b844:	726f705f 	rsbvc	r7, pc, #95	; 0x5f
    b848:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
    b84c:	65735f62 	ldrbvs	r5, [r3, #-3938]!	; 0xfffff09e
    b850:	4f500074 	svcmi	0x00500074
    b854:	00323053 	eorseq	r3, r2, r3, asr r0
    b858:	30534f50 	subscc	r4, r3, r0, asr pc
    b85c:	4f500033 	svcmi	0x00500033
    b860:	00343053 	eorseq	r3, r4, r3, asr r0
    b864:	30534f50 	subscc	r4, r3, r0, asr pc
    b868:	4f500035 	svcmi	0x00500035
    b86c:	00363053 	eorseq	r3, r6, r3, asr r0
    b870:	30534f50 	subscc	r4, r3, r0, asr pc
    b874:	4f500037 	svcmi	0x00500037
    b878:	00383053 	eorseq	r3, r8, r3, asr r0
    b87c:	30534f50 	subscc	r4, r3, r0, asr pc
    b880:	46500039 			; <UNDEFINED> instruction: 0x46500039
    b884:	31415253 	cmpcc	r1, r3, asr r2
    b888:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    b88c:	45524350 	ldrbmi	r4, [r2, #-848]	; 0xfffffcb0
    b890:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    b894:	52544f50 	subspl	r4, r4, #80, 30	; 0x140
    b898:	74730043 	ldrbtvc	r0, [r3], #-67	; 0xffffffbd
    b89c:	6f705f63 	svcvs	0x00705f63
    b8a0:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
    b8a4:	665f7263 	ldrbvs	r7, [pc], -r3, ror #4
    b8a8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    b8ac:	4600745f 			; <UNDEFINED> instruction: 0x4600745f
    b8b0:	5f636e75 	svcpl	0x00636e75
    b8b4:	32733249 	rsbscc	r3, r3, #-1879048188	; 0x90000004
    b8b8:	006b435f 	rsbeq	r4, fp, pc, asr r3
    b8bc:	31524f50 	cmpcc	r2, r0, asr pc
    b8c0:	43500032 	cmpmi	r0, #50	; 0x32
    b8c4:	5f354552 	svcpl	0x00354552
    b8c8:	4f500066 	svcmi	0x00500066
    b8cc:	00485254 	subeq	r5, r8, r4, asr r2
    b8d0:	31524f50 	cmpcc	r2, r0, asr pc
    b8d4:	4f500034 	svcmi	0x00500034
    b8d8:	00353152 	eorseq	r3, r5, r2, asr r1
    b8dc:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    b8e0:	6970535f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    b8e4:	694d5f32 	stmdbvs	sp, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    b8e8:	50006f73 	andpl	r6, r0, r3, ror pc
    b8ec:	31435243 	cmpcc	r3, r3, asr #4
    b8f0:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    b8f4:	705f6e65 	subsvc	r6, pc, r5, ror #28
    b8f8:	6f5f6e69 	svcvs	0x005f6e69
    b8fc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    b900:	75460065 	strbvc	r0, [r6, #-101]	; 0xffffff9b
    b904:	495f636e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    b908:	5f347332 	svcpl	0x00347332
    b90c:	65006b43 	strvs	r6, [r0, #-2883]	; 0xfffff4bd
    b910:	6f705f6e 	svcvs	0x00705f6e
    b914:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
    b918:	00636e75 	rsbeq	r6, r3, r5, ror lr
    b91c:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    b920:	7332495f 	teqvc	r2, #1556480	; 0x17c000
    b924:	64535f31 	ldrbvs	r5, [r3], #-3889	; 0xfffff0cf
    b928:	534f5000 	movtpl	r5, #61440	; 0xf000
    b92c:	50003031 	andpl	r3, r0, r1, lsr r0
    b930:	3131534f 	teqcc	r1, pc, asr #6
    b934:	534f5000 	movtpl	r5, #61440	; 0xf000
    b938:	50003231 	andpl	r3, r0, r1, lsr r2
    b93c:	3331534f 	teqcc	r1, #1006632961	; 0x3c000001
    b940:	534f5000 	movtpl	r5, #61440	; 0xf000
    b944:	50003431 	andpl	r3, r0, r1, lsr r4
    b948:	3531534f 	ldrcc	r5, [r1, #-847]!	; 0xfffffcb1
    b94c:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    b950:	32495f63 	subcc	r5, r9, #396	; 0x18c
    b954:	535f3373 	cmppl	pc, #-872415231	; 0xcc000001
    b958:	4e490064 	cdpmi	0, 4, cr0, cr9, cr4, {3}
    b95c:	46004554 			; <UNDEFINED> instruction: 0x46004554
    b960:	5f636e75 	svcpl	0x00636e75
    b964:	72617355 	rsbvc	r7, r1, #1409286145	; 0x54000001
    b968:	435f3374 	cmpmi	pc, #116, 6	; 0xd0000001
    b96c:	46007374 			; <UNDEFINED> instruction: 0x46007374
    b970:	5f636e75 	svcpl	0x00636e75
    b974:	33633249 	cmncc	r3, #-1879048188	; 0x90000004
    b978:	6c63535f 	stclvs	3, cr5, [r3], #-380	; 0xfffffe84
    b97c:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    b980:	70535f63 	subsvc	r5, r3, r3, ror #30
    b984:	4e5f3169 	rdfmiez	f3, f7, #1.0
    b988:	00307373 	eorseq	r7, r0, r3, ror r3
    b98c:	52444f50 	subpl	r4, r4, #80, 30	; 0x140
    b990:	00665f45 	rsbeq	r5, r6, r5, asr #30
    b994:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    b998:	6173555f 	cmnvs	r3, pc, asr r5
    b99c:	5f337472 	svcpl	0x00337472
    b9a0:	50007852 	andpl	r7, r0, r2, asr r8
    b9a4:	45525346 	ldrbmi	r5, [r2, #-838]	; 0xfffffcba
    b9a8:	665f3231 			; <UNDEFINED> instruction: 0x665f3231
    b9ac:	53465000 	movtpl	r5, #24576	; 0x6000
    b9b0:	5f314252 	svcpl	0x00314252
    b9b4:	46500066 	ldrbmi	r0, [r0], -r6, rrx
    b9b8:	35415253 	strbcc	r5, [r1, #-595]	; 0xfffffdad
    b9bc:	524f5000 	subpl	r5, pc, #0
    b9c0:	6c415f54 	mcrrvs	15, 5, r5, r1, cr4
    b9c4:	73796177 	cmnvc	r9, #-1073741795	; 0xc000001d
    b9c8:	50006e4f 	andpl	r6, r0, pc, asr #28
    b9cc:	41525346 	cmpmi	r2, r6, asr #6
    b9d0:	46500036 			; <UNDEFINED> instruction: 0x46500036
    b9d4:	37415253 	smlsldcc	r5, r1, r3, r2
    b9d8:	444f5000 	strbmi	r5, [pc], #-0	; b9e0 <__ram_ret_data_start+0x8150>
    b9dc:	665f4252 			; <UNDEFINED> instruction: 0x665f4252
    b9e0:	53465000 	movtpl	r5, #24576	; 0x6000
    b9e4:	00384152 	eorseq	r4, r8, r2, asr r1
    b9e8:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    b9ec:	665f3642 	ldrbvs	r3, [pc], -r2, asr #12
    b9f0:	50535000 	subspl	r5, r3, r0
    b9f4:	50005243 	andpl	r5, r0, r3, asr #4
    b9f8:	44525346 	ldrbmi	r5, [r2], #-838	; 0xfffffcba
    b9fc:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    ba00:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    ba04:	665f3045 	ldrbvs	r3, [pc], -r5, asr #32
    ba08:	5f6e6500 	svcpl	0x006e6500
    ba0c:	5f6e6970 	svcpl	0x006e6970
    ba10:	75460074 	strbvc	r0, [r6, #-116]	; 0xffffff8c
    ba14:	555f636e 	ldrbpl	r6, [pc, #-878]	; b6ae <__ram_ret_data_start+0x7e1e>
    ba18:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    ba1c:	74525f33 	ldrbvc	r5, [r2], #-3891	; 0xfffff0cd
    ba20:	43500073 	cmpmi	r0, #115	; 0x73
    ba24:	32314452 	eorscc	r4, r1, #1375731712	; 0x52000000
    ba28:	5000665f 	andpl	r6, r0, pc, asr r6
    ba2c:	44525346 	ldrbmi	r5, [r2], #-838	; 0xfffffcba
    ba30:	00665f36 	rsbeq	r5, r6, r6, lsr pc
    ba34:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    ba38:	6332495f 	teqvs	r2, #1556480	; 0x17c000
    ba3c:	64535f33 	ldrbvs	r5, [r3], #-3891	; 0xfffff0cd
    ba40:	75460061 	strbvc	r0, [r6, #-97]	; 0xffffff9f
    ba44:	495f636e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    ba48:	5f316332 	svcpl	0x00316332
    ba4c:	006c6353 	rsbeq	r6, ip, r3, asr r3
    ba50:	52444950 	subpl	r4, r4, #80, 18	; 0x140000
    ba54:	49500041 	ldmdbmi	r0, {r0, r6}^
    ba58:	00425244 	subeq	r5, r2, r4, asr #4
    ba5c:	52444950 	subpl	r4, r4, #80, 18	; 0x140000
    ba60:	49500043 	ldmdbmi	r0, {r0, r1, r6}^
    ba64:	00445244 	subeq	r5, r4, r4, asr #4
    ba68:	52444950 	subpl	r4, r4, #80, 18	; 0x140000
    ba6c:	49500045 	ldmdbmi	r0, {r0, r2, r6}^
    ba70:	00485244 	subeq	r5, r8, r4, asr #4
    ba74:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    ba78:	665f3148 	ldrbvs	r3, [pc], -r8, asr #2
    ba7c:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    ba80:	646f4d5f 	strbtvs	r4, [pc], #-3423	; ba88 <__ram_ret_data_start+0x81f8>
    ba84:	6e415f65 	cdpvs	15, 4, cr5, cr1, cr5, {3}
    ba88:	46500061 	ldrbmi	r0, [r0], -r1, rrx
    ba8c:	31445253 	cmpcc	r4, r3, asr r2
    ba90:	46500030 			; <UNDEFINED> instruction: 0x46500030
    ba94:	31445253 	cmpcc	r4, r3, asr r2
    ba98:	46500031 			; <UNDEFINED> instruction: 0x46500031
    ba9c:	31445253 	cmpcc	r4, r3, asr r2
    baa0:	46500032 			; <UNDEFINED> instruction: 0x46500032
    baa4:	31445253 	cmpcc	r4, r3, asr r2
    baa8:	46500033 			; <UNDEFINED> instruction: 0x46500033
    baac:	31445253 	cmpcc	r4, r3, asr r2
    bab0:	46500034 			; <UNDEFINED> instruction: 0x46500034
    bab4:	31445253 	cmpcc	r4, r3, asr r2
    bab8:	4f500035 	svcmi	0x00500035
    babc:	5f435252 	svcpl	0x00435252
    bac0:	43500066 	cmpmi	r0, #102	; 0x66
    bac4:	33314452 	teqcc	r1, #1375731712	; 0x52000000
    bac8:	5000665f 	andpl	r6, r0, pc, asr r6
    bacc:	4852534f 	ldmdami	r2, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^
    bad0:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    bad4:	63565f63 	cmpvs	r6, #396	; 0x18c
    bad8:	0074756f 	rsbseq	r7, r4, pc, ror #10
    badc:	52524f50 	subspl	r4, r2, #80, 30	; 0x140
    bae0:	00665f48 	rsbeq	r5, r6, r8, asr #30
    bae4:	42524350 	subsmi	r4, r2, #80, 6	; 0x40000001
    bae8:	00665f33 	rsbeq	r5, r6, r3, lsr pc
    baec:	52444950 	subpl	r4, r4, #80, 18	; 0x140000
    baf0:	4f500078 	svcmi	0x00500078
    baf4:	5f435245 	svcpl	0x00435245
    baf8:	75460066 	strbvc	r0, [r6, #-102]	; 0xffffff9a
    bafc:	555f636e 	ldrbpl	r6, [pc, #-878]	; b796 <__ram_ret_data_start+0x7f06>
    bb00:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    bb04:	78545f31 	ldmdavc	r4, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    bb08:	444f5000 	strbmi	r5, [pc], #-0	; bb10 <__ram_ret_data_start+0x8280>
    bb0c:	50004152 	andpl	r4, r0, r2, asr r1
    bb10:	4252444f 	subsmi	r4, r2, #1325400064	; 0x4f000000
    bb14:	444f5000 	strbmi	r5, [pc], #-0	; bb1c <__ram_ret_data_start+0x828c>
    bb18:	50004352 	andpl	r4, r0, r2, asr r3
    bb1c:	4452444f 	ldrbmi	r4, [r2], #-1103	; 0xfffffbb1
    bb20:	444f5000 	strbmi	r5, [pc], #-0	; bb28 <__ram_ret_data_start+0x8298>
    bb24:	50004552 	andpl	r4, r0, r2, asr r5
    bb28:	3930524f 	ldmdbcc	r0!, {r0, r1, r2, r3, r6, r9, ip, lr}
    bb2c:	444f5000 	strbmi	r5, [pc], #-0	; bb34 <__ram_ret_data_start+0x82a4>
    bb30:	50004852 	andpl	r4, r0, r2, asr r8
    bb34:	30415243 	subcc	r5, r1, r3, asr #4
    bb38:	454f5000 	strbmi	r5, [pc, #-0]	; bb40 <__ram_ret_data_start+0x82b0>
    bb3c:	665f4852 			; <UNDEFINED> instruction: 0x665f4852
    bb40:	52435000 	subpl	r5, r3, #0
    bb44:	46003341 	strmi	r3, [r0], -r1, asr #6
    bb48:	5f636e75 	svcpl	0x00636e75
    bb4c:	72617355 	rsbvc	r7, r1, #1409286145	; 0x54000001
    bb50:	545f3374 	ldrbpl	r3, [pc], #-884	; bb58 <__ram_ret_data_start+0x82c8>
    bb54:	43500078 	cmpmi	r0, #120	; 0x78
    bb58:	33314552 	teqcc	r1, #343932928	; 0x14800000
    bb5c:	5000665f 	andpl	r6, r0, pc, asr r6
    bb60:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    bb64:	43500031 	cmpmi	r0, #49	; 0x31
    bb68:	5f384452 	svcpl	0x00384452
    bb6c:	4f500066 	svcmi	0x00500066
    bb70:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    bb74:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
    bb78:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xfffff0b0
    bb7c:	61746144 	cmnvs	r4, r4, asr #2
    bb80:	53465000 	movtpl	r5, #24576	; 0x6000
    bb84:	35314252 	ldrcc	r4, [r1, #-594]!	; 0xfffffdae
    bb88:	5000665f 	andpl	r6, r0, pc, asr r6
    bb8c:	32425243 	subcc	r5, r2, #805306372	; 0x30000004
    bb90:	5000665f 	andpl	r6, r0, pc, asr r6
    bb94:	37415243 	strbcc	r5, [r1, -r3, asr #4]
    bb98:	53465000 	movtpl	r5, #24576	; 0x6000
    bb9c:	00354252 	eorseq	r4, r5, r2, asr r2
    bba0:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    bba4:	6332495f 	teqvs	r2, #1556480	; 0x17c000
    bba8:	64535f31 	ldrbvs	r5, [r3], #-3889	; 0xfffff0cf
    bbac:	4f500061 	svcmi	0x00500061
    bbb0:	00415253 	subeq	r5, r1, r3, asr r2
    bbb4:	52534f50 	subspl	r4, r3, #80, 30	; 0x140
    bbb8:	4f500042 	svcmi	0x00500042
    bbbc:	00445253 	subeq	r5, r4, r3, asr r2
    bbc0:	52534f50 	subspl	r4, r3, #80, 30	; 0x140
    bbc4:	4f500045 	svcmi	0x00500045
    bbc8:	00785244 	rsbseq	r5, r8, r4, asr #4
    bbcc:	52534f50 	subspl	r4, r3, #80, 30	; 0x140
    bbd0:	00665f44 	rsbeq	r5, r6, r4, asr #30
    bbd4:	41524350 	cmpmi	r2, r0, asr r3
    bbd8:	665f3531 			; <UNDEFINED> instruction: 0x665f3531
    bbdc:	4e495000 	cdpmi	0, 4, cr5, cr9, cr0, {0}
    bbe0:	50003630 	andpl	r3, r0, r0, lsr r6
    bbe4:	33415243 	movtcc	r5, #4675	; 0x1243
    bbe8:	5000665f 	andpl	r6, r0, pc, asr r6
    bbec:	30425243 	subcc	r5, r2, r3, asr #4
    bbf0:	49444400 	stmdbmi	r4, {sl, lr}^
    bbf4:	4f500053 	svcmi	0x00500053
    bbf8:	5f445252 	svcpl	0x00445252
    bbfc:	43500066 	cmpmi	r0, #102	; 0x66
    bc00:	00324252 	eorseq	r4, r2, r2, asr r2
    bc04:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    bc08:	665f3441 	ldrbvs	r3, [pc], -r1, asr #8
    bc0c:	534f5000 	movtpl	r5, #61440	; 0xf000
    bc10:	65007852 	strvs	r7, [r0, #-2130]	; 0xfffff7ae
    bc14:	75665f6e 	strbvc	r5, [r6, #-3950]!	; 0xfffff092
    bc18:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    bc1c:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    bc20:	6174735f 	cmnvs	r4, pc, asr r3
    bc24:	50006574 	andpl	r6, r0, r4, ror r5
    bc28:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    bc2c:	665f3131 			; <UNDEFINED> instruction: 0x665f3131
    bc30:	53465000 	movtpl	r5, #24576	; 0x6000
    bc34:	5f394152 	svcpl	0x00394152
    bc38:	46500066 	ldrbmi	r0, [r0], -r6, rrx
    bc3c:	34435253 	strbcc	r5, [r3], #-595	; 0xfffffdad
    bc40:	5000665f 	andpl	r6, r0, pc, asr r6
    bc44:	31425243 	cmpcc	r2, r3, asr #4
    bc48:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    bc4c:	705f6e65 	subsvc	r6, pc, r5, ror #28
    bc50:	645f6e69 	ldrbvs	r6, [pc], #-3689	; bc58 <__ram_ret_data_start+0x83c8>
    bc54:	50007672 	andpl	r7, r0, r2, ror r6
    bc58:	31415243 	cmpcc	r1, r3, asr #4
    bc5c:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    bc60:	42524350 	subsmi	r4, r2, #80, 6	; 0x40000001
    bc64:	00665f35 	rsbeq	r5, r6, r5, lsr pc
    bc68:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    bc6c:	665f3943 	ldrbvs	r3, [pc], -r3, asr #18
    bc70:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    bc74:	32495f63 	subcc	r5, r9, #396	; 0x18c
    bc78:	575f3173 			; <UNDEFINED> instruction: 0x575f3173
    bc7c:	46500073 			; <UNDEFINED> instruction: 0x46500073
    bc80:	34455253 	strbcc	r5, [r5], #-595	; 0xfffffdad
    bc84:	6500665f 	strvs	r6, [r0, #-1631]	; 0xfffff9a1
    bc88:	69705f6e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    bc8c:	5f6f5f6e 	svcpl	0x006f5f6e
    bc90:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    bc94:	7300745f 	movwvc	r7, #1119	; 0x45f
    bc98:	705f6374 	subsvc	r6, pc, r4, ror r3	; <UNPREDICTABLE>
    bc9c:	5f74726f 	svcpl	0x0074726f
    bca0:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
    bca4:	5000745f 	andpl	r7, r0, pc, asr r4
    bca8:	31425243 	cmpcc	r2, r3, asr #4
    bcac:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    bcb0:	42524350 	subsmi	r4, r2, #80, 6	; 0x40000001
    bcb4:	50003031 	andpl	r3, r0, r1, lsr r0
    bcb8:	31425243 	cmpcc	r2, r3, asr #4
    bcbc:	46500031 			; <UNDEFINED> instruction: 0x46500031
    bcc0:	39455253 	stmdbcc	r5, {r0, r1, r4, r6, r9, ip, lr}^
    bcc4:	4600665f 			; <UNDEFINED> instruction: 0x4600665f
    bcc8:	5f636e75 	svcpl	0x00636e75
    bccc:	33733249 	cmncc	r3, #-1879048188	; 0x90000004
    bcd0:	0073575f 	rsbseq	r5, r3, pc, asr r7
    bcd4:	52544f50 	subspl	r4, r4, #80, 30	; 0x140
    bcd8:	00665f45 	rsbeq	r5, r6, r5, asr #30
    bcdc:	43524350 	cmpmi	r2, #80, 6	; 0x40000001
    bce0:	50003331 	andpl	r3, r0, r1, lsr r3
    bce4:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    bce8:	43500035 	cmpmi	r0, #53	; 0x35
    bcec:	30314552 	eorscc	r4, r1, r2, asr r5
    bcf0:	52435000 	subpl	r5, r3, #0
    bcf4:	00313145 	eorseq	r3, r1, r5, asr #2
    bcf8:	45524350 	ldrbmi	r4, [r2, #-848]	; 0xfffffcb0
    bcfc:	50003231 	andpl	r3, r0, r1, lsr r2
    bd00:	31455243 	cmpcc	r5, r3, asr #4
    bd04:	43500033 	cmpmi	r0, #51	; 0x33
    bd08:	5f314152 	svcpl	0x00314152
    bd0c:	43500066 	cmpmi	r0, #102	; 0x66
    bd10:	35314552 	ldrcc	r4, [r1, #-1362]!	; 0xfffffaae
    bd14:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    bd18:	70535f63 	subsvc	r5, r3, r3, ror #30
    bd1c:	4e5f3269 	cdpmi	2, 5, cr3, cr15, cr9, {3}
    bd20:	00307373 	eorseq	r7, r0, r3, ror r3
    bd24:	31524f50 	cmpcc	r2, r0, asr pc
    bd28:	4f500030 	svcmi	0x00500030
    bd2c:	00313152 	eorseq	r3, r1, r2, asr r1
    bd30:	41524350 	cmpmi	r2, r0, asr r3
    bd34:	00665f36 	rsbeq	r5, r6, r6, lsr pc
    bd38:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    bd3c:	6173555f 	cmnvs	r3, pc, asr r5
    bd40:	5f327472 	svcpl	0x00327472
    bd44:	00737443 	rsbseq	r7, r3, r3, asr #8
    bd48:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    bd4c:	6332495f 	teqvs	r2, #1556480	; 0x17c000
    bd50:	63535f32 	cmpvs	r3, #50, 30	; 0xc8
    bd54:	4350006c 	cmpmi	r0, #108	; 0x6c
    bd58:	5f314352 	svcpl	0x00314352
    bd5c:	4f500066 	svcmi	0x00500066
    bd60:	4f5f5452 	svcmi	0x005f5452
    bd64:	4f500045 	svcmi	0x00500045
    bd68:	00425252 	subeq	r5, r2, r2, asr r2
    bd6c:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    bd70:	5f323144 	svcpl	0x00323144
    bd74:	4f500066 	svcmi	0x00500066
    bd78:	445f5452 	ldrbmi	r5, [pc], #-1106	; bd80 <__ram_ret_data_start+0x84f0>
    bd7c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    bd80:	4f500074 	svcmi	0x00500074
    bd84:	00303054 	eorseq	r3, r0, r4, asr r0
    bd88:	30544f50 	subscc	r4, r4, r0, asr pc
    bd8c:	4f500031 	svcmi	0x00500031
    bd90:	00323054 	eorseq	r3, r2, r4, asr r0
    bd94:	30544f50 	subscc	r4, r4, r0, asr pc
    bd98:	4f500033 	svcmi	0x00500033
    bd9c:	00343054 	eorseq	r3, r4, r4, asr r0
    bda0:	30544f50 	subscc	r4, r4, r0, asr pc
    bda4:	4f500035 	svcmi	0x00500035
    bda8:	00363054 	eorseq	r3, r6, r4, asr r0
    bdac:	43524350 	cmpmi	r2, #80, 6	; 0x40000001
    bdb0:	00665f36 	rsbeq	r5, r6, r6, lsr pc
    bdb4:	30544f50 	subscc	r4, r4, r0, asr pc
    bdb8:	4f500038 	svcmi	0x00500038
    bdbc:	00393054 	eorseq	r3, r9, r4, asr r0
    bdc0:	45524350 	ldrbmi	r4, [r2, #-848]	; 0xfffffcb0
    bdc4:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    bdc8:	41524350 	cmpmi	r2, r0, asr r3
    bdcc:	74730038 	ldrbtvc	r0, [r3], #-56	; 0xffffffc8
    bdd0:	6f705f63 	svcvs	0x00705f63
    bdd4:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    bdd8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    bddc:	45524350 	ldrbmi	r4, [r2, #-848]	; 0xfffffcb0
    bde0:	00665f36 	rsbeq	r5, r6, r6, lsr pc
    bde4:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    bde8:	665f3442 	ldrbvs	r3, [pc], -r2, asr #8
    bdec:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    bdf0:	73555f63 	cmpvc	r5, #396	; 0x18c
    bdf4:	32747261 	rsbscc	r7, r4, #268435462	; 0x10000006
    bdf8:	7374525f 	cmnvc	r4, #-268435451	; 0xf0000005
    bdfc:	52435000 	subpl	r5, r3, #0
    be00:	5f323143 	svcpl	0x00323143
    be04:	75460066 	strbvc	r0, [r6, #-102]	; 0xffffff9a
    be08:	495f636e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    be0c:	5f326332 	svcpl	0x00326332
    be10:	00616453 	rsbeq	r6, r1, r3, asr r4
    be14:	6f506e65 	svcvs	0x00506e65
    be18:	50007472 	andpl	r7, r0, r2, ror r4
    be1c:	5f54524f 	svcpl	0x0054524f
    be20:	6f6c6e55 	svcvs	0x006c6e55
    be24:	50006b63 	andpl	r6, r0, r3, ror #22
    be28:	5f525057 	svcpl	0x00525057
    be2c:	4f500066 	svcmi	0x00500066
    be30:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    be34:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    be38:	50007374 	andpl	r7, r0, r4, ror r3
    be3c:	3131544f 	teqcc	r1, pc, asr #8
    be40:	544f5000 	strbpl	r5, [pc], #-0	; be48 <__ram_ret_data_start+0x85b8>
    be44:	50003231 	andpl	r3, r0, r1, lsr r2
    be48:	3331544f 	teqcc	r1, #1325400064	; 0x4f000000
    be4c:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    be50:	73515f63 	cmpvc	r1, #396	; 0x18c
    be54:	50006970 	andpl	r6, r0, r0, ror r9
    be58:	3531544f 	ldrcc	r5, [r1, #-1103]!	; 0xfffffbb1
    be5c:	63747300 	cmnvs	r4, #0, 6
    be60:	726f705f 	rsbvc	r7, pc, #95	; 0x5f
    be64:	6f705f74 	svcvs	0x00705f74
    be68:	665f7274 			; <UNDEFINED> instruction: 0x665f7274
    be6c:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
    be70:	5000745f 	andpl	r7, r0, pc, asr r4
    be74:	45525346 	ldrbmi	r5, [r2, #-838]	; 0xfffffcba
    be78:	665f3331 			; <UNDEFINED> instruction: 0x665f3331
    be7c:	52435000 	subpl	r5, r3, #0
    be80:	665f3942 	ldrbvs	r3, [pc], -r2, asr #18
    be84:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    be88:	73555f63 	cmpvc	r5, #396	; 0x18c
    be8c:	32747261 	rsbscc	r7, r4, #268435462	; 0x10000006
    be90:	0078545f 	rsbseq	r5, r8, pc, asr r4
    be94:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    be98:	665f3242 	ldrbvs	r3, [pc], -r2, asr #4
    be9c:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    bea0:	70535f63 	subsvc	r5, r3, r3, ror #30
    bea4:	4d5f3469 	cfldrdmi	mvd3, [pc, #-420]	; bd08 <__ram_ret_data_start+0x8478>
    bea8:	006f7369 	rsbeq	r7, pc, r9, ror #6
    beac:	5f6e6950 	svcpl	0x006e6950
    beb0:	7079544f 	rsbsvc	r5, r9, pc, asr #8
    beb4:	6d435f65 	stclvs	15, cr5, [r3, #-404]	; 0xfffffe6c
    beb8:	5000736f 	andpl	r7, r0, pc, ror #6
    bebc:	4352444f 	cmpmi	r2, #1325400064	; 0x4f000000
    bec0:	5000665f 	andpl	r6, r0, pc, asr r6
    bec4:	44525346 	ldrbmi	r5, [r2], #-838	; 0xfffffcba
    bec8:	00665f32 	rsbeq	r5, r6, r2, lsr pc
    becc:	50363175 	eorspl	r3, r6, r5, ror r1
    bed0:	50006e69 	andpl	r6, r0, r9, ror #28
    bed4:	41525346 	cmpmi	r2, r6, asr #6
    bed8:	665f3031 			; <UNDEFINED> instruction: 0x665f3031
    bedc:	444f5000 	strbmi	r5, [pc], #-0	; bee4 <__ram_ret_data_start+0x8654>
    bee0:	665f4852 			; <UNDEFINED> instruction: 0x665f4852
    bee4:	63747300 	cmnvs	r4, #0, 6
    bee8:	726f705f 	rsbvc	r7, pc, #95	; 0x5f
    beec:	6f705f74 	svcvs	0x00705f74
    bef0:	5f687264 	svcpl	0x00687264
    bef4:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    bef8:	00745f64 	rsbseq	r5, r4, r4, ror #30
    befc:	42524350 	subsmi	r4, r2, #80, 6	; 0x40000001
    bf00:	46500031 			; <UNDEFINED> instruction: 0x46500031
    bf04:	37445253 	smlsldcc	r5, r4, r3, r2
    bf08:	5000665f 	andpl	r6, r0, pc, asr r6
    bf0c:	41525346 	cmpmi	r2, r6, asr #6
    bf10:	665f3531 			; <UNDEFINED> instruction: 0x665f3531
    bf14:	52435000 	subpl	r5, r3, #0
    bf18:	73003542 	movwvc	r3, #1346	; 0x542
    bf1c:	705f6374 	subsvc	r6, pc, r4, ror r3	; <UNPREDICTABLE>
    bf20:	5f74726f 	svcpl	0x0074726f
    bf24:	72656f70 	rsbvc	r6, r5, #112, 30	; 0x1c0
    bf28:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    bf2c:	745f646c 	ldrbvc	r6, [pc], #-1132	; bf34 <__ram_ret_data_start+0x86a4>
    bf30:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    bf34:	61435f63 	cmpvs	r3, r3, ror #30
    bf38:	525f316e 	subspl	r3, pc, #-2147483621	; 0x8000001b
    bf3c:	43500078 	cmpmi	r0, #120	; 0x78
    bf40:	00394252 	eorseq	r4, r9, r2, asr r2
    bf44:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    bf48:	665f3248 	ldrbvs	r3, [pc], -r8, asr #4
    bf4c:	53465000 	movtpl	r5, #24576	; 0x6000
    bf50:	30314552 	eorscc	r4, r1, r2, asr r5
    bf54:	53465000 	movtpl	r5, #24576	; 0x6000
    bf58:	31314552 	teqcc	r1, r2, asr r5
    bf5c:	53465000 	movtpl	r5, #24576	; 0x6000
    bf60:	32314552 	eorscc	r4, r1, #343932928	; 0x14800000
    bf64:	53465000 	movtpl	r5, #24576	; 0x6000
    bf68:	33314552 	teqcc	r1, #343932928	; 0x14800000
    bf6c:	53465000 	movtpl	r5, #24576	; 0x6000
    bf70:	34314552 	ldrtcc	r4, [r1], #-1362	; 0xfffffaae
    bf74:	53465000 	movtpl	r5, #24576	; 0x6000
    bf78:	35314552 	ldrcc	r4, [r1, #-1362]!	; 0xfffffaae
    bf7c:	506e6500 	rsbpl	r6, lr, r0, lsl #10
    bf80:	6f4d6e69 	svcvs	0x004d6e69
    bf84:	46006564 	strmi	r6, [r0], -r4, ror #10
    bf88:	5f636e75 	svcpl	0x00636e75
    bf8c:	31697053 	qdsubcc	r7, r3, r9
    bf90:	736f4d5f 	cmnvc	pc, #6080	; 0x17c0
    bf94:	4f500069 	svcmi	0x00500069
    bf98:	545f5452 	ldrbpl	r5, [pc], #-1106	; bfa0 <__ram_ret_data_start+0x8710>
    bf9c:	6c67676f 	stclvs	7, cr6, [r7], #-444	; 0xfffffe44
    bfa0:	43500065 	cmpmi	r0, #101	; 0x65
    bfa4:	00314152 	eorseq	r4, r1, r2, asr r1
    bfa8:	41524350 	cmpmi	r2, r0, asr r3
    bfac:	43500032 	cmpmi	r0, #50	; 0x32
    bfb0:	5f344252 	svcpl	0x00344252
    bfb4:	43500066 	cmpmi	r0, #102	; 0x66
    bfb8:	00344152 	eorseq	r4, r4, r2, asr r1
    bfbc:	41524350 	cmpmi	r2, r0, asr r3
    bfc0:	43500035 	cmpmi	r0, #53	; 0x35
    bfc4:	00364152 	eorseq	r4, r6, r2, asr r1
    bfc8:	69506e65 	ldmdbvs	r0, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    bfcc:	6275536e 	rsbsvs	r5, r5, #-1207959551	; 0xb8000001
    bfd0:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    bfd4:	52435000 	subpl	r5, r3, #0
    bfd8:	46003941 	strmi	r3, [r0], -r1, asr #18
    bfdc:	5f636e75 	svcpl	0x00636e75
    bfe0:	34697053 	strbtcc	r7, [r9], #-83	; 0xffffffad
    bfe4:	6b63535f 	blvs	18e0d68 <__ram_ret_data_start+0x18dd4d8>
    bfe8:	454f5000 	strbmi	r5, [pc, #-0]	; bff0 <__ram_ret_data_start+0x8760>
    bfec:	665f4452 			; <UNDEFINED> instruction: 0x665f4452
    bff0:	454f5000 	strbmi	r5, [pc, #-0]	; bff8 <__ram_ret_data_start+0x8768>
    bff4:	50004152 	andpl	r4, r0, r2, asr r1
    bff8:	4252454f 	subsmi	r4, r2, #331350016	; 0x13c00000
    bffc:	454f5000 	strbmi	r5, [pc, #-0]	; c004 <__ram_ret_data_start+0x8774>
    c000:	50004352 	andpl	r4, r0, r2, asr r3
    c004:	4552454f 	ldrbmi	r4, [r2, #-1359]	; 0xfffffab1
    c008:	52435000 	subpl	r5, r3, #0
    c00c:	665f3444 	ldrbvs	r3, [pc], -r4, asr #8
    c010:	52435000 	subpl	r5, r3, #0
    c014:	46500078 			; <UNDEFINED> instruction: 0x46500078
    c018:	31425253 	cmpcc	r2, r3, asr r2
    c01c:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    c020:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    c024:	6c634d5f 	stclvs	13, cr4, [r3], #-380	; 0xfffffe84
    c028:	74756f6b 	ldrbtvc	r6, [r5], #-3947	; 0xfffff095
    c02c:	52435000 	subpl	r5, r3, #0
    c030:	50003643 	andpl	r3, r0, r3, asr #12
    c034:	31455243 	cmpcc	r5, r3, asr #4
    c038:	00665f34 	rsbeq	r5, r6, r4, lsr pc
    c03c:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c040:	46003545 	strmi	r3, [r0], -r5, asr #10
    c044:	5f636e75 	svcpl	0x00636e75
    c048:	33697053 	cmncc	r9, #83	; 0x53
    c04c:	73694d5f 	cmnvc	r9, #6080	; 0x17c0
    c050:	4350006f 	cmpmi	r0, #111	; 0x6f
    c054:	5f394452 	svcpl	0x00394452
    c058:	46500066 	ldrbmi	r0, [r0], -r6, rrx
    c05c:	39455253 	stmdbcc	r5, {r0, r1, r4, r6, r9, ip, lr}^
    c060:	524f5000 	subpl	r5, pc, #0
    c064:	6f4c5f54 	svcvs	0x004c5f54
    c068:	50006b63 	andpl	r6, r0, r3, ror #22
    c06c:	45525346 	ldrbmi	r5, [r2, #-838]	; 0xfffffcba
    c070:	665f3531 			; <UNDEFINED> instruction: 0x665f3531
    c074:	534f5000 	movtpl	r5, #61440	; 0xf000
    c078:	665f4152 			; <UNDEFINED> instruction: 0x665f4152
    c07c:	544f5000 	strbpl	r5, [pc], #-0	; c084 <__ram_ret_data_start+0x87f4>
    c080:	50004152 	andpl	r4, r0, r2, asr r1
    c084:	4252544f 	subsmi	r5, r2, #1325400064	; 0x4f000000
    c088:	544f5000 	strbpl	r5, [pc], #-0	; c090 <__ram_ret_data_start+0x8800>
    c08c:	50004452 	andpl	r4, r0, r2, asr r4
    c090:	4552544f 	ldrbmi	r5, [r2, #-1103]	; 0xfffffbb1
    c094:	52435000 	subpl	r5, r3, #0
    c098:	50003342 	andpl	r3, r0, r2, asr #6
    c09c:	34425243 	strbcc	r5, [r2], #-579	; 0xfffffdbd
    c0a0:	454f5000 	strbmi	r5, [pc, #-0]	; c0a8 <__ram_ret_data_start+0x8818>
    c0a4:	50007852 	andpl	r7, r0, r2, asr r8
    c0a8:	36425243 	strbcc	r5, [r2], -r3, asr #4
    c0ac:	52435000 	subpl	r5, r3, #0
    c0b0:	50003742 	andpl	r3, r0, r2, asr #14
    c0b4:	38425243 	stmdacc	r2, {r0, r1, r6, r9, ip, lr}^
    c0b8:	534f5000 	movtpl	r5, #61440	; 0xf000
    c0bc:	665f4552 			; <UNDEFINED> instruction: 0x665f4552
    c0c0:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    c0c4:	79544f5f 	ldmdbvc	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    c0c8:	4f5f6570 	svcmi	0x005f6570
    c0cc:	75460064 	strbvc	r0, [r6, #-100]	; 0xffffff9c
    c0d0:	435f636e 	cmpmi	pc, #-1207959551	; 0xb8000001
    c0d4:	5f316e61 	svcpl	0x00316e61
    c0d8:	46007854 			; <UNDEFINED> instruction: 0x46007854
    c0dc:	5f636e75 	svcpl	0x00636e75
    c0e0:	616d6954 	cmnvs	sp, r4, asr r9
    c0e4:	75460030 	strbvc	r0, [r6, #-48]	; 0xffffffd0
    c0e8:	545f636e 	ldrbpl	r6, [pc], #-878	; c0f0 <__ram_ret_data_start+0x8860>
    c0ec:	31616d69 	cmncc	r1, r9, ror #26
    c0f0:	53465000 	movtpl	r5, #24576	; 0x6000
    c0f4:	5f304152 	svcpl	0x00304152
    c0f8:	75460066 	strbvc	r0, [r6, #-102]	; 0xffffff9a
    c0fc:	495f636e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    c100:	5f317332 	svcpl	0x00317332
    c104:	6e696453 	mcrvs	4, 3, r6, cr9, cr3, {2}
    c108:	63747300 	cmnvs	r4, #0, 6
    c10c:	726f705f 	rsbvc	r7, pc, #95	; 0x5f
    c110:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
    c114:	65735f62 	ldrbvs	r5, [r3, #-3938]!	; 0xfffff09e
    c118:	00745f74 	rsbseq	r5, r4, r4, ror pc
    c11c:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c120:	665f3541 	ldrbvs	r3, [pc], -r1, asr #10
    c124:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    c128:	73555f63 	cmpvc	r5, #396	; 0x18c
    c12c:	31747261 	cmncc	r4, r1, ror #4
    c130:	7374435f 	cmnvc	r4, #2080374785	; 0x7c000001
    c134:	534f5000 	movtpl	r5, #61440	; 0xf000
    c138:	50003130 	andpl	r3, r0, r0, lsr r1
    c13c:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    c140:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    c144:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    c148:	6970475f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^
    c14c:	4f50006f 	svcmi	0x0050006f
    c150:	00785254 	rsbseq	r5, r8, r4, asr r2
    c154:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c158:	5f323143 	svcpl	0x00323143
    c15c:	6e650066 	cdpvs	0, 6, cr0, cr5, cr6, {3}
    c160:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    c164:	53465000 	movtpl	r5, #24576	; 0x6000
    c168:	5f354352 	svcpl	0x00354352
    c16c:	75460066 	strbvc	r0, [r6, #-102]	; 0xffffff9a
    c170:	555f636e 	ldrbpl	r6, [pc, #-878]	; be0a <__ram_ret_data_start+0x857a>
    c174:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    c178:	74525f31 	ldrbvc	r5, [r2], #-3889	; 0xfffff0cf
    c17c:	43500073 	cmpmi	r0, #115	; 0x73
    c180:	00304352 	eorseq	r4, r0, r2, asr r3
    c184:	43524350 	cmpmi	r2, #80, 6	; 0x40000001
    c188:	43500031 	cmpmi	r0, #49	; 0x31
    c18c:	00324352 	eorseq	r4, r2, r2, asr r3
    c190:	43524350 	cmpmi	r2, #80, 6	; 0x40000001
    c194:	43500033 	cmpmi	r0, #51	; 0x33
    c198:	00344352 	eorseq	r4, r4, r2, asr r3
    c19c:	43524350 	cmpmi	r2, #80, 6	; 0x40000001
    c1a0:	43500035 	cmpmi	r0, #53	; 0x35
    c1a4:	00374352 	eorseq	r4, r7, r2, asr r3
    c1a8:	43524350 	cmpmi	r2, #80, 6	; 0x40000001
    c1ac:	43500038 	cmpmi	r0, #56	; 0x38
    c1b0:	00394352 	eorseq	r4, r9, r2, asr r3
    c1b4:	414e4950 	cmpmi	lr, r0, asr r9
    c1b8:	50005245 	andpl	r5, r0, r5, asr #4
    c1bc:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    c1c0:	665f3431 			; <UNDEFINED> instruction: 0x665f3431
    c1c4:	53465000 	movtpl	r5, #24576	; 0x6000
    c1c8:	5f354552 	svcpl	0x00354552
    c1cc:	46500066 	ldrbmi	r0, [r0], -r6, rrx
    c1d0:	30415253 	subcc	r5, r1, r3, asr r2
    c1d4:	53465000 	movtpl	r5, #24576	; 0x6000
    c1d8:	00314152 	eorseq	r4, r1, r2, asr r1
    c1dc:	52544f50 	subspl	r4, r4, #80, 30	; 0x140
    c1e0:	00665f41 	rsbeq	r5, r6, r1, asr #30
    c1e4:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c1e8:	50003341 	andpl	r3, r0, r1, asr #6
    c1ec:	41525346 	cmpmi	r2, r6, asr #6
    c1f0:	6e650034 	mcrvs	0, 3, r0, cr5, cr4, {1}
    c1f4:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    c1f8:	6f697463 	svcvs	0x00697463
    c1fc:	5f6c616e 	svcpl	0x006c616e
    c200:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    c204:	00745f65 	rsbseq	r5, r4, r5, ror #30
    c208:	42524350 	subsmi	r4, r2, #80, 6	; 0x40000001
    c20c:	665f3231 			; <UNDEFINED> instruction: 0x665f3231
    c210:	53465000 	movtpl	r5, #24576	; 0x6000
    c214:	00394152 	eorseq	r4, r9, r2, asr r1
    c218:	41524350 	cmpmi	r2, r0, asr r3
    c21c:	50003031 	andpl	r3, r0, r1, lsr r0
    c220:	31415243 	cmpcc	r1, r3, asr #4
    c224:	43500031 	cmpmi	r0, #49	; 0x31
    c228:	32314152 	eorscc	r4, r1, #-2147483628	; 0x80000014
    c22c:	52435000 	subpl	r5, r3, #0
    c230:	00333141 	eorseq	r3, r3, r1, asr #2
    c234:	41524350 	cmpmi	r2, r0, asr r3
    c238:	50003431 	andpl	r3, r0, r1, lsr r4
    c23c:	31415243 	cmpcc	r1, r3, asr #4
    c240:	74730035 	ldrbtvc	r0, [r3], #-53	; 0xffffffcb
    c244:	6f705f63 	svcvs	0x00705f63
    c248:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
    c24c:	72637073 	rsbvc	r7, r3, #115	; 0x73
    c250:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    c254:	745f646c 	ldrbvc	r6, [pc], #-1132	; c25c <__ram_ret_data_start+0x89cc>
    c258:	52435000 	subpl	r5, r3, #0
    c25c:	665f3241 	ldrbvs	r3, [pc], -r1, asr #4
    c260:	52435000 	subpl	r5, r3, #0
    c264:	50003044 	andpl	r3, r0, r4, asr #32
    c268:	31455243 	cmpcc	r5, r3, asr #4
    c26c:	43500034 	cmpmi	r0, #52	; 0x34
    c270:	00324452 	eorseq	r4, r2, r2, asr r4
    c274:	44524350 	ldrbmi	r4, [r2], #-848	; 0xfffffcb0
    c278:	43500033 	cmpmi	r0, #51	; 0x33
    c27c:	00344452 	eorseq	r4, r4, r2, asr r4
    c280:	416e6950 	cmnmi	lr, r0, asr r9
    c284:	50006c6c 	andpl	r6, r0, ip, ror #24
    c288:	34304e49 	ldrtcc	r4, [r0], #-3657	; 0xfffff1b7
    c28c:	52435000 	subpl	r5, r3, #0
    c290:	50003744 	andpl	r3, r0, r4, asr #14
    c294:	38445243 	stmdacc	r4, {r0, r1, r6, r9, ip, lr}^
    c298:	52435000 	subpl	r5, r3, #0
    c29c:	50003944 	andpl	r3, r0, r4, asr #18
    c2a0:	32435243 	subcc	r5, r3, #805306372	; 0x30000004
    c2a4:	5000665f 	andpl	r6, r0, pc, asr r6
    c2a8:	31445243 	cmpcc	r4, r3, asr #4
    c2ac:	526e6500 	rsbpl	r6, lr, #0, 10
    c2b0:	57646165 	strbpl	r6, [r4, -r5, ror #2]!
    c2b4:	00746961 	rsbseq	r6, r4, r1, ror #18
    c2b8:	44524350 	ldrbmi	r4, [r2], #-848	; 0xfffffcb0
    c2bc:	46500036 			; <UNDEFINED> instruction: 0x46500036
    c2c0:	32425253 	subcc	r5, r2, #805306373	; 0x30000005
    c2c4:	53465000 	movtpl	r5, #24576	; 0x6000
    c2c8:	00334252 	eorseq	r4, r3, r2, asr r2
    c2cc:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c2d0:	50003442 	andpl	r3, r0, r2, asr #8
    c2d4:	37435243 	strbcc	r5, [r3, -r3, asr #4]
    c2d8:	5000665f 	andpl	r6, r0, pc, asr r6
    c2dc:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    c2e0:	46500036 			; <UNDEFINED> instruction: 0x46500036
    c2e4:	37425253 	smlsldcc	r5, r2, r3, r2
    c2e8:	53465000 	movtpl	r5, #24576	; 0x6000
    c2ec:	00384252 	eorseq	r4, r8, r2, asr r2
    c2f0:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c2f4:	50003942 	andpl	r3, r0, r2, asr #18
    c2f8:	32455243 	subcc	r5, r5, #805306372	; 0x30000004
    c2fc:	5000665f 	andpl	r6, r0, pc, asr r6
    c300:	35445243 	strbcc	r5, [r4, #-579]	; 0xfffffdbd
    c304:	53465000 	movtpl	r5, #24576	; 0x6000
    c308:	00314852 	eorseq	r4, r1, r2, asr r8
    c30c:	31544f50 	cmpcc	r4, r0, asr pc
    c310:	43500034 	cmpmi	r0, #52	; 0x34
    c314:	5f374552 	svcpl	0x00374552
    c318:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    c31c:	6f705f63 	svcvs	0x00705f63
    c320:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
    c324:	68726469 	ldmdavs	r2!, {r0, r3, r5, r6, sl, sp, lr}^
    c328:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    c32c:	745f646c 	ldrbvc	r6, [pc], #-1132	; c334 <__ram_ret_data_start+0x8aa4>
    c330:	5f6e6500 	svcpl	0x006e6500
    c334:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xfffff090
    c338:	52435000 	subpl	r5, r3, #0
    c33c:	5f333143 	svcpl	0x00333143
    c340:	74730066 	ldrbtvc	r0, [r3], #-102	; 0xffffff9a
    c344:	6f705f63 	svcvs	0x00705f63
    c348:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
    c34c:	5f72736f 	svcpl	0x0072736f
    c350:	6c656966 			; <UNDEFINED> instruction: 0x6c656966
    c354:	00745f64 	rsbseq	r5, r4, r4, ror #30
    c358:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    c35c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    c360:	50003261 	andpl	r3, r0, r1, ror #4
    c364:	30455243 	subcc	r5, r5, r3, asr #4
    c368:	52435000 	subpl	r5, r3, #0
    c36c:	50003145 	andpl	r3, r0, r5, asr #2
    c370:	32455243 	subcc	r5, r5, #805306372	; 0x30000004
    c374:	52435000 	subpl	r5, r3, #0
    c378:	50003345 	andpl	r3, r0, r5, asr #6
    c37c:	34455243 	strbcc	r5, [r5], #-579	; 0xfffffdbd
    c380:	52435000 	subpl	r5, r3, #0
    c384:	50003545 	andpl	r3, r0, r5, asr #10
    c388:	36455243 	strbcc	r5, [r5], -r3, asr #4
    c38c:	52435000 	subpl	r5, r3, #0
    c390:	50003745 	andpl	r3, r0, r5, asr #14
    c394:	38455243 	stmdacc	r5, {r0, r1, r6, r9, ip, lr}^
    c398:	52435000 	subpl	r5, r3, #0
    c39c:	50003945 	andpl	r3, r0, r5, asr #18
    c3a0:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    c3a4:	00665f37 	rsbeq	r5, r6, r7, lsr pc
    c3a8:	505f344d 	subspl	r3, pc, sp, asr #8
    c3ac:	5f54524f 	svcpl	0x0054524f
    c3b0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    c3b4:	00666544 	rsbeq	r6, r6, r4, asr #10
    c3b8:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c3bc:	50003043 	andpl	r3, r0, r3, asr #32
    c3c0:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    c3c4:	46500031 			; <UNDEFINED> instruction: 0x46500031
    c3c8:	32435253 	subcc	r5, r3, #805306373	; 0x30000005
    c3cc:	53465000 	movtpl	r5, #24576	; 0x6000
    c3d0:	00334352 	eorseq	r4, r3, r2, asr r3
    c3d4:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c3d8:	46003443 	strmi	r3, [r0], -r3, asr #8
    c3dc:	5f636e75 	svcpl	0x00636e75
    c3e0:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    c3e4:	74756f74 	ldrbtvc	r6, [r5], #-3956	; 0xfffff08c
    c3e8:	53465000 	movtpl	r5, #24576	; 0x6000
    c3ec:	00364352 	eorseq	r4, r6, r2, asr r3
    c3f0:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c3f4:	50003743 	andpl	r3, r0, r3, asr #14
    c3f8:	43525346 	cmpmi	r2, #402653185	; 0x18000001
    c3fc:	46500038 			; <UNDEFINED> instruction: 0x46500038
    c400:	39435253 	stmdbcc	r3, {r0, r1, r4, r6, r9, ip, lr}^
    c404:	53465000 	movtpl	r5, #24576	; 0x6000
    c408:	30314252 	eorscc	r4, r1, r2, asr r2
    c40c:	5000665f 	andpl	r6, r0, pc, asr r6
    c410:	45525346 	ldrbmi	r5, [r2, #-838]	; 0xfffffcba
    c414:	665f3431 			; <UNDEFINED> instruction: 0x665f3431
    c418:	524f5000 	subpl	r5, pc, #0
    c41c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    c420:	726f5074 	rsbvc	r5, pc, #116	; 0x74
    c424:	74614474 	strbtvc	r4, [r1], #-1140	; 0xfffffb8c
    c428:	46500061 	ldrbmi	r0, [r0], -r1, rrx
    c42c:	33425253 	movtcc	r5, #8787	; 0x2253
    c430:	7300665f 	movwvc	r6, #1631	; 0x65f
    c434:	705f6374 	subsvc	r6, pc, r4, ror r3	; <UNPREDICTABLE>
    c438:	5f74726f 	svcpl	0x0074726f
    c43c:	72646f70 	rsbvc	r6, r4, #112, 30	; 0x1c0
    c440:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0xfffff9a1
    c444:	745f646c 	ldrbvc	r6, [pc], #-1132	; c44c <__ram_ret_data_start+0x8bbc>
    c448:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    c44c:	70535f63 	subsvc	r5, r3, r3, ror #30
    c450:	535f3369 	cmppl	pc, #-1543503871	; 0xa4000001
    c454:	50006b63 	andpl	r6, r0, r3, ror #22
    c458:	4452444f 	ldrbmi	r4, [r2], #-1103	; 0xfffffbb1
    c45c:	7500665f 	strvc	r6, [r0, #-1631]	; 0xfffff9a1
    c460:	6e695038 	mcrvs	0, 3, r5, cr9, cr8, {1}
    c464:	00736f50 	rsbseq	r6, r3, r0, asr pc
    c468:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c46c:	665f3842 	ldrbvs	r3, [pc], -r2, asr #16
    c470:	52435000 	subpl	r5, r3, #0
    c474:	665f3043 	ldrbvs	r3, [pc], -r3, asr #32
    c478:	53465000 	movtpl	r5, #24576	; 0x6000
    c47c:	5f334452 	svcpl	0x00334452
    c480:	4f500066 	svcmi	0x00500066
    c484:	30455455 	subcc	r5, r5, r5, asr r4
    c488:	4f500030 	svcmi	0x00500030
    c48c:	30455455 	subcc	r5, r5, r5, asr r4
    c490:	4f500032 	svcmi	0x00500032
    c494:	30455455 	subcc	r5, r5, r5, asr r4
    c498:	4f500033 	svcmi	0x00500033
    c49c:	30455455 	subcc	r5, r5, r5, asr r4
    c4a0:	4f500034 	svcmi	0x00500034
    c4a4:	30455455 	subcc	r5, r5, r5, asr r4
    c4a8:	4f500035 	svcmi	0x00500035
    c4ac:	30455455 	subcc	r5, r5, r5, asr r4
    c4b0:	4f500036 	svcmi	0x00500036
    c4b4:	30455455 	subcc	r5, r5, r5, asr r4
    c4b8:	4f500037 	svcmi	0x00500037
    c4bc:	30455455 	subcc	r5, r5, r5, asr r4
    c4c0:	4f500038 	svcmi	0x00500038
    c4c4:	30455455 	subcc	r5, r5, r5, asr r4
    c4c8:	43500039 	cmpmi	r0, #57	; 0x39
    c4cc:	34314452 	ldrtcc	r4, [r1], #-1106	; 0xfffffbae
    c4d0:	5000665f 	andpl	r6, r0, pc, asr r6
    c4d4:	44525346 	ldrbmi	r5, [r2], #-838	; 0xfffffcba
    c4d8:	00665f38 	rsbeq	r5, r6, r8, lsr pc
    c4dc:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c4e0:	50003044 	andpl	r3, r0, r4, asr #32
    c4e4:	44525346 	ldrbmi	r5, [r2], #-838	; 0xfffffcba
    c4e8:	46500031 			; <UNDEFINED> instruction: 0x46500031
    c4ec:	32445253 	subcc	r5, r4, #805306373	; 0x30000005
    c4f0:	53465000 	movtpl	r5, #24576	; 0x6000
    c4f4:	00334452 	eorseq	r4, r3, r2, asr r4
    c4f8:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c4fc:	50003444 	andpl	r3, r0, r4, asr #8
    c500:	44525346 	ldrbmi	r5, [r2], #-838	; 0xfffffcba
    c504:	46500035 			; <UNDEFINED> instruction: 0x46500035
    c508:	36445253 			; <UNDEFINED> instruction: 0x36445253
    c50c:	53465000 	movtpl	r5, #24576	; 0x6000
    c510:	00374452 	eorseq	r4, r7, r2, asr r4
    c514:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c518:	50003844 	andpl	r3, r0, r4, asr #16
    c51c:	44525346 	ldrbmi	r5, [r2], #-838	; 0xfffffcba
    c520:	75460039 	strbvc	r0, [r6, #-57]	; 0xffffffc7
    c524:	535f636e 	cmppl	pc, #-1207959551	; 0xb8000001
    c528:	006f6964 	rsbeq	r6, pc, r4, ror #18
    c52c:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c530:	00303141 	eorseq	r3, r0, r1, asr #2
    c534:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c538:	00313141 	eorseq	r3, r1, r1, asr #2
    c53c:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c540:	00323141 	eorseq	r3, r2, r1, asr #2
    c544:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c548:	00333141 	eorseq	r3, r3, r1, asr #2
    c54c:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c550:	00343141 	eorseq	r3, r4, r1, asr #2
    c554:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c558:	00353141 	eorseq	r3, r5, r1, asr #2
    c55c:	5f6e6950 	svcpl	0x006e6950
    c560:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    c564:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
    c568:	52435000 	subpl	r5, r3, #0
    c56c:	665f3543 	ldrbvs	r3, [pc], -r3, asr #10
    c570:	5f6e6500 	svcpl	0x006e6500
    c574:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
    c578:	6961775f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    c57c:	00745f74 	rsbseq	r5, r4, r4, ror pc
    c580:	52524f50 	subspl	r4, r2, #80, 30	; 0x140
    c584:	00665f45 	rsbeq	r5, r6, r5, asr #30
    c588:	42524350 	subsmi	r4, r2, #80, 6	; 0x40000001
    c58c:	00665f30 	rsbeq	r5, r6, r0, lsr pc
    c590:	75536e65 	ldrbvc	r6, [r3, #-3685]	; 0xfffff19b
    c594:	6e754662 	cdpvs	6, 7, cr4, cr5, cr2, {3}
    c598:	6c655363 	stclvs	3, cr5, [r5], #-396	; 0xfffffe74
    c59c:	554f5000 	strbpl	r5, [pc, #-0]	; c5a4 <__ram_ret_data_start+0x8d14>
    c5a0:	30314554 	eorscc	r4, r1, r4, asr r5
    c5a4:	554f5000 	strbpl	r5, [pc, #-0]	; c5ac <__ram_ret_data_start+0x8d1c>
    c5a8:	31314554 	teqcc	r1, r4, asr r5
    c5ac:	554f5000 	strbpl	r5, [pc, #-0]	; c5b4 <__ram_ret_data_start+0x8d24>
    c5b0:	32314554 	eorscc	r4, r1, #84, 10	; 0x15000000
    c5b4:	554f5000 	strbpl	r5, [pc, #-0]	; c5bc <__ram_ret_data_start+0x8d2c>
    c5b8:	33314554 	teqcc	r1, #84, 10	; 0x15000000
    c5bc:	554f5000 	strbpl	r5, [pc, #-0]	; c5c4 <__ram_ret_data_start+0x8d34>
    c5c0:	34314554 	ldrtcc	r4, [r1], #-1364	; 0xfffffaac
    c5c4:	554f5000 	strbpl	r5, [pc, #-0]	; c5cc <__ram_ret_data_start+0x8d3c>
    c5c8:	35314554 	ldrcc	r4, [r1, #-1364]!	; 0xfffffaac
    c5cc:	52435000 	subpl	r5, r3, #0
    c5d0:	665f3044 	ldrbvs	r3, [pc], -r4, asr #32
    c5d4:	53465000 	movtpl	r5, #24576	; 0x6000
    c5d8:	00304552 	eorseq	r4, r0, r2, asr r5
    c5dc:	52454f50 	subpl	r4, r5, #80, 30	; 0x140
    c5e0:	00665f45 	rsbeq	r5, r6, r5, asr #30
    c5e4:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c5e8:	50003245 	andpl	r3, r0, r5, asr #4
    c5ec:	45525346 	ldrbmi	r5, [r2, #-838]	; 0xfffffcba
    c5f0:	46500033 			; <UNDEFINED> instruction: 0x46500033
    c5f4:	34455253 	strbcc	r5, [r5], #-595	; 0xfffffdad
    c5f8:	53465000 	movtpl	r5, #24576	; 0x6000
    c5fc:	00364552 	eorseq	r4, r6, r2, asr r5
    c600:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c604:	50003745 	andpl	r3, r0, r5, asr #14
    c608:	45525346 	ldrbmi	r5, [r2, #-838]	; 0xfffffcba
    c60c:	43500038 	cmpmi	r0, #56	; 0x38
    c610:	30314552 	eorscc	r4, r1, r2, asr r5
    c614:	5000665f 	andpl	r6, r0, pc, asr r6
    c618:	35445243 	strbcc	r5, [r4, #-579]	; 0xfffffdbd
    c61c:	5000665f 	andpl	r6, r0, pc, asr r6
    c620:	42525346 	subsmi	r5, r2, #402653185	; 0x18000001
    c624:	665f3231 			; <UNDEFINED> instruction: 0x665f3231
    c628:	5f6e6500 	svcpl	0x006e6500
    c62c:	5f6e6970 	svcpl	0x006e6970
    c630:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
    c634:	44495000 	strbmi	r5, [r9], #-0
    c638:	665f4452 			; <UNDEFINED> instruction: 0x665f4452
    c63c:	52435000 	subpl	r5, r3, #0
    c640:	5f353145 	svcpl	0x00353145
    c644:	75460066 	strbvc	r0, [r6, #-102]	; 0xffffff9a
    c648:	555f636e 	ldrbpl	r6, [pc, #-878]	; c2e2 <__ram_ret_data_start+0x8a52>
    c64c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    c650:	006b435f 	rsbeq	r4, fp, pc, asr r3
    c654:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    c658:	7332495f 	teqvc	r2, #1556480	; 0x17c000
    c65c:	6b435f33 	blvs	10e4330 <__ram_ret_data_start+0x10e0aa0>
    c660:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    c664:	32495f63 	subcc	r5, r9, #396	; 0x18c
    c668:	535f3473 	cmppl	pc, #1929379840	; 0x73000000
    c66c:	006e6964 	rsbeq	r6, lr, r4, ror #18
    c670:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    c674:	6970535f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    c678:	6f4d5f33 	svcvs	0x004d5f33
    c67c:	50006973 	andpl	r6, r0, r3, ror r9
    c680:	30485243 	subcc	r5, r8, r3, asr #4
    c684:	5000665f 	andpl	r6, r0, pc, asr r6
    c688:	30485243 	subcc	r5, r8, r3, asr #4
    c68c:	52435000 	subpl	r5, r3, #0
    c690:	50003148 	andpl	r3, r0, r8, asr #2
    c694:	32485243 	subcc	r5, r8, #805306372	; 0x30000004
    c698:	69615700 	stmdbvs	r1!, {r8, r9, sl, ip, lr}^
    c69c:	63794374 	cmnvs	r9, #116, 6	; 0xd0000001
    c6a0:	0030656c 	eorseq	r6, r0, ip, ror #10
    c6a4:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
    c6a8:	6c637943 			; <UNDEFINED> instruction: 0x6c637943
    c6ac:	57003165 	strpl	r3, [r0, -r5, ror #2]
    c6b0:	43746961 	cmnmi	r4, #1589248	; 0x184000
    c6b4:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
    c6b8:	61570032 	cmpvs	r7, r2, lsr r0
    c6bc:	79437469 	stmdbvc	r3, {r0, r3, r5, r6, sl, ip, sp, lr}^
    c6c0:	33656c63 	cmncc	r5, #25344	; 0x6300
    c6c4:	52435000 	subpl	r5, r3, #0
    c6c8:	5f323141 	svcpl	0x00323141
    c6cc:	49500066 	ldmdbmi	r0, {r1, r2, r5, r6}^
    c6d0:	0045414e 	subeq	r4, r5, lr, asr #2
    c6d4:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    c6d8:	6173555f 	cmnvs	r3, pc, asr r5
    c6dc:	5f317472 	svcpl	0x00317472
    c6e0:	46007852 			; <UNDEFINED> instruction: 0x46007852
    c6e4:	5f636e75 	svcpl	0x00636e75
    c6e8:	32733249 	rsbscc	r3, r3, #-1879048188	; 0x90000004
    c6ec:	0064535f 	rsbeq	r5, r4, pc, asr r3
    c6f0:	75506e65 	ldrbvc	r6, [r0, #-3685]	; 0xfffff19b
    c6f4:	70556c6c 	subsvc	r6, r5, ip, ror #24
    c6f8:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    c6fc:	73555f63 	cmpvc	r5, #396	; 0x18c
    c700:	32747261 	rsbscc	r7, r4, #268435462	; 0x10000006
    c704:	0078525f 	rsbseq	r5, r8, pc, asr r2
    c708:	725f6e65 	subsvc	r6, pc, #1616	; 0x650
    c70c:	5f646165 	svcpl	0x00646165
    c710:	74696177 	strbtvc	r6, [r9], #-375	; 0xfffffe89
    c714:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    c718:	32495f63 	subcc	r5, r9, #396	; 0x18c
    c71c:	535f3473 	cmppl	pc, #1929379840	; 0x73000000
    c720:	43500064 	cmpmi	r0, #100	; 0x64
    c724:	5f384252 	svcpl	0x00384252
    c728:	4f500066 	svcmi	0x00500066
    c72c:	00455455 	subeq	r5, r5, r5, asr r4
    c730:	665f6e65 	ldrbvs	r6, [pc], -r5, ror #28
    c734:	5f67616c 	svcpl	0x0067616c
    c738:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    c73c:	745f7375 	ldrbvc	r7, [pc], #-885	; c744 <__ram_ret_data_start+0x8eb4>
    c740:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
    c744:	73555f63 	cmpvc	r5, #396	; 0x18c
    c748:	34747261 	ldrbtcc	r7, [r4], #-609	; 0xfffffd9f
    c74c:	0078525f 	rsbseq	r5, r8, pc, asr r2
    c750:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c754:	665f3641 	ldrbvs	r3, [pc], -r1, asr #12
    c758:	53465000 	movtpl	r5, #24576	; 0x6000
    c75c:	5f314352 	svcpl	0x00314352
    c760:	4f500066 	svcmi	0x00500066
    c764:	00333152 	eorseq	r3, r3, r2, asr r1
    c768:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c76c:	5f333143 	svcpl	0x00333143
    c770:	4f500066 	svcmi	0x00500066
    c774:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    c778:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    c77c:	46500074 			; <UNDEFINED> instruction: 0x46500074
    c780:	36435253 			; <UNDEFINED> instruction: 0x36435253
    c784:	5000665f 	andpl	r6, r0, pc, asr r6
    c788:	45525346 	ldrbmi	r5, [r2, #-838]	; 0xfffffcba
    c78c:	00665f31 	rsbeq	r5, r6, r1, lsr pc
    c790:	52534650 	subspl	r4, r3, #80, 12	; 0x5000000
    c794:	665f3645 	ldrbvs	r3, [pc], -r5, asr #12
    c798:	544f5000 	strbpl	r5, [pc], #-0	; c7a0 <__ram_ret_data_start+0x8f10>
    c79c:	665f4252 			; <UNDEFINED> instruction: 0x665f4252
    c7a0:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    c7a4:	50003030 	andpl	r3, r0, r0, lsr r0
    c7a8:	31306e69 	teqcc	r0, r9, ror #28
    c7ac:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    c7b0:	50003230 	andpl	r3, r0, r0, lsr r2
    c7b4:	33306e69 	teqcc	r0, #1680	; 0x690
    c7b8:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    c7bc:	50003430 	andpl	r3, r0, r0, lsr r4
    c7c0:	35306e69 	ldrcc	r6, [r0, #-3689]!	; 0xfffff197
    c7c4:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    c7c8:	50003630 	andpl	r3, r0, r0, lsr r6
    c7cc:	37306e69 	ldrcc	r6, [r0, -r9, ror #28]!
    c7d0:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    c7d4:	50003830 	andpl	r3, r0, r0, lsr r8
    c7d8:	39306e69 	ldmdbcc	r0!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}
    c7dc:	52435000 	subpl	r5, r3, #0
    c7e0:	00323142 	eorseq	r3, r2, r2, asr #2
    c7e4:	42524350 	subsmi	r4, r2, #80, 6	; 0x40000001
    c7e8:	50003331 	andpl	r3, r0, r1, lsr r3
    c7ec:	31425243 	cmpcc	r2, r3, asr #4
    c7f0:	43500034 	cmpmi	r0, #52	; 0x34
    c7f4:	35314252 	ldrcc	r4, [r1, #-594]!	; 0xfffffdae
    c7f8:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    c7fc:	7672445f 			; <UNDEFINED> instruction: 0x7672445f
    c800:	5000485f 	andpl	r4, r0, pc, asr r8
    c804:	445f6e69 	ldrbmi	r6, [pc], #-3689	; c80c <__ram_ret_data_start+0x8f7c>
    c808:	4c5f7672 	mrrcmi	6, 7, r7, pc, cr2	; <UNPREDICTABLE>
    c80c:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
    c810:	7672445f 			; <UNDEFINED> instruction: 0x7672445f
    c814:	46004d5f 			; <UNDEFINED> instruction: 0x46004d5f
    c818:	5f636e75 	svcpl	0x00636e75
    c81c:	00733249 	rsbseq	r3, r3, r9, asr #4
    c820:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
    c824:	6970535f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    c828:	73734e5f 	cmnvc	r3, #1520	; 0x5f0
    c82c:	74737000 	ldrbtvc	r7, [r3], #-0
    c830:	726f5063 	rsbvc	r5, pc, #99	; 0x63
    c834:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    c838:	49500074 	ldmdbmi	r0, {r2, r4, r5, r6}^
    c83c:	5245414e 	subpl	r4, r5, #-2147483629	; 0x80000013
    c840:	2e00665f 	mcrcs	6, 0, r6, cr0, cr15, {2}
    c844:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    c848:	36346632 			; <UNDEFINED> instruction: 0x36346632
    c84c:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    c850:	72642f6c 	rsbvc	r2, r4, #108, 30	; 0x1b0
    c854:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    c858:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    c85c:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    c860:	36346632 			; <UNDEFINED> instruction: 0x36346632
    c864:	63695f78 	cmnvs	r9, #120, 30	; 0x1e0
    c868:	00632e67 	rsbeq	r2, r3, r7, ror #28
    c86c:	49323375 	ldmdbmi	r2!, {r0, r2, r4, r5, r6, r8, r9, ip, sp}
    c870:	44004743 	strmi	r4, [r0], #-1859	; 0xfffff8bd
    c874:	445f6c64 	ldrbmi	r6, [pc], #-3172	; c87c <__ram_ret_data_start+0x8fec>
    c878:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    c87c:	00736d31 	rsbseq	r6, r3, r1, lsr sp
    c880:	43323375 	teqmi	r2, #-738197503	; 0xd4000001
    c884:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
    c888:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    c88c:	36346632 			; <UNDEFINED> instruction: 0x36346632
    c890:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    c894:	72642f6c 	rsbvc	r2, r4, #108, 30	; 0x1b0
    c898:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    c89c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    c8a0:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    c8a4:	36346632 			; <UNDEFINED> instruction: 0x36346632
    c8a8:	74755f78 	ldrbtvc	r5, [r5], #-3960	; 0xfffff088
    c8ac:	74696c69 	strbtvc	r6, [r9], #-3177	; 0xfffff397
    c8b0:	00632e79 	rsbeq	r2, r3, r9, ror lr
    c8b4:	43323375 	teqmi	r2, #-738197503	; 0xd4000001
    c8b8:	65006379 	strvs	r6, [r0, #-889]	; 0xfffffc87
    c8bc:	696d4e6e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r9, sl, fp, lr}^
    c8c0:	00637253 	rsbeq	r7, r3, r3, asr r2
    c8c4:	6e5f6e65 	cdpvs	14, 5, cr6, cr15, cr5, {3}
    c8c8:	735f696d 	cmpvc	pc, #1785856	; 0x1b4000
    c8cc:	65006372 	strvs	r6, [r0, #-882]	; 0xfffffc8e
    c8d0:	78655f6e 	stmdavc	r5!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    c8d4:	6c5f6974 	mrrcvs	9, 7, r6, pc, cr4	; <UNPREDICTABLE>
    c8d8:	745f6c76 	ldrbvc	r6, [pc], #-3190	; c8e0 <__ram_ret_data_start+0x9050>
    c8dc:	5f6e6500 	svcpl	0x006e6500
    c8e0:	5f746e69 	svcpl	0x00746e69
    c8e4:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    c8e8:	745f7375 	ldrbvc	r7, [pc], #-885	; c8f0 <__ram_ret_data_start+0x9060>
    c8ec:	696d4e00 	stmdbvs	sp!, {r9, sl, fp, lr}^
    c8f0:	4e637253 	mcrmi	2, 3, r7, cr3, cr3, {2}
    c8f4:	6500696d 	strvs	r6, [r0, #-2413]	; 0xfffff693
    c8f8:	78655f6e 	stmdavc	r5!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    c8fc:	635f6974 	cmpvs	pc, #116, 18	; 0x1d0000
    c900:	78450068 	stmdavc	r5, {r3, r5, r6}^
    c904:	52746e49 	rsbspl	r6, r4, #1168	; 0x490
    c908:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
    c90c:	67644567 	strbvs	r4, [r4, -r7, ror #10]!
    c910:	6d4e0065 	stclvs	0, cr0, [lr, #-404]	; 0xfffffe6c
    c914:	6c614669 	stclvs	6, cr4, [r1], #-420	; 0xfffffe5c
    c918:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
    c91c:	65676445 	strbvs	r6, [r7, #-1093]!	; 0xfffffbbb
    c920:	456e6500 	strbmi	r6, [lr, #-1280]!	; 0xfffffb00
    c924:	746e6978 	strbtvc	r6, [lr], #-2424	; 0xfffff688
    c928:	696d4e00 	stmdbvs	sp!, {r9, sl, fp, lr}^
    c92c:	57637253 			; <UNDEFINED> instruction: 0x57637253
    c930:	2e007464 	cdpcs	4, 0, cr7, cr0, cr4, {3}
    c934:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    c938:	36346632 			; <UNDEFINED> instruction: 0x36346632
    c93c:	64645f78 	strbtvs	r5, [r4], #-3960	; 0xfffff088
    c940:	72642f6c 	rsbvc	r2, r4, #108, 30	; 0x1b0
    c944:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    c948:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    c94c:	3363682f 	cmncc	r3, #3080192	; 0x2f0000
    c950:	36346632 			; <UNDEFINED> instruction: 0x36346632
    c954:	78655f78 	stmdavc	r5!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    c958:	5f746e69 	svcpl	0x00746e69
    c95c:	5f696d6e 	svcpl	0x00696d6e
    c960:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
    c964:	6e650063 	cdpvs	0, 6, cr0, cr5, cr3, {3}
    c968:	5f69655f 	svcpl	0x0069655f
    c96c:	5f746c66 	svcpl	0x00746c66
    c970:	5f6b6c63 	svcpl	0x006b6c63
    c974:	66700074 			; <UNDEFINED> instruction: 0x66700074
    c978:	696d4e6e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r9, sl, fp, lr}^
    c97c:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
    c980:	6b636162 	blvs	18e4f10 <__ram_ret_data_start+0x18e1680>
    c984:	6c635000 	stclvs	0, cr5, [r3], #-0
    c988:	6944336b 	stmdbvs	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp}^
    c98c:	00323376 	eorseq	r3, r2, r6, ror r3
    c990:	53696d4e 	cmnpl	r9, #4992	; 0x1380
    c994:	77536372 			; <UNDEFINED> instruction: 0x77536372
    c998:	45007464 	strmi	r7, [r0, #-1124]	; 0xfffffb9c
    c99c:	544e4958 	strbpl	r4, [lr], #-2392	; 0xfffff6a8
    c9a0:	7172495f 	cmnvc	r2, pc, asr r9
    c9a4:	47676c46 	strbmi	r6, [r7, -r6, asr #24]!
    c9a8:	45007465 	strmi	r7, [r0, #-1125]	; 0xfffffb9b
    c9ac:	746e4978 	strbtvc	r4, [lr], #-2424	; 0xfffff688
    c9b0:	4c776f4c 	ldclmi	15, cr6, [r7], #-304	; 0xfffffed0
    c9b4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    c9b8:	6c635000 	stclvs	0, cr5, [r3], #-0
    c9bc:	6944336b 	stmdbvs	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp}^
    c9c0:	00343676 	eorseq	r3, r4, r6, ror r6
    c9c4:	5f494d4e 	svcpl	0x00494d4e
    c9c8:	46717249 	ldrbtmi	r7, [r1], -r9, asr #4
    c9cc:	6547676c 	strbvs	r6, [r7, #-1900]	; 0xfffff894
    c9d0:	49450074 	stmdbmi	r5, {r2, r4, r5, r6}^
    c9d4:	52435152 	subpl	r5, r3, #-2147483628	; 0x80000014
    c9d8:	6e650078 	mcrvs	0, 3, r0, cr5, cr8, {3}
    c9dc:	7478655f 	ldrbtvc	r6, [r8], #-1375	; 0xfffffaa1
    c9e0:	766c5f69 	strbtvc	r5, [ip], -r9, ror #30
    c9e4:	4d4e006c 	stclmi	0, cr0, [lr, #-432]	; 0xfffffe50
    c9e8:	6e495f49 	cdpvs	15, 4, cr5, cr9, cr9, {2}
    c9ec:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    c9f0:	7253696d 	subsvc	r6, r3, #1785856	; 0x1b4000
    c9f4:	61725363 	cmnvs	r2, r3, ror #6
    c9f8:	0045446d 	subeq	r4, r5, sp, ror #8
    c9fc:	69466e65 	stmdbvs	r6, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    ca00:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
    ca04:	006b6c43 	rsbeq	r6, fp, r3, asr #24
    ca08:	6c466e65 	mcrrvs	14, 6, r6, r6, cr5
    ca0c:	6b6c4374 	blvs	1b1d7e4 <__ram_ret_data_start+0x1b19f54>
    ca10:	456e6500 	strbmi	r6, [lr, #-1280]!	; 0xfffffb00
    ca14:	4c697478 	cfstrdmi	mvd7, [r9], #-480	; 0xfffffe20
    ca18:	45006c76 	strmi	r6, [r0, #-3190]	; 0xfffff38a
    ca1c:	746e4978 	strbtvc	r4, [lr], #-2424	; 0xfffff688
    ca20:	6c6c6146 	stfvse	f6, [ip], #-280	; 0xfffffee8
    ca24:	45676e69 	strbmi	r6, [r7, #-3689]!	; 0xfffff197
    ca28:	00656764 	rsbeq	r6, r5, r4, ror #14
    ca2c:	53323375 	teqpl	r2, #-738197503	; 0xd4000001
    ca30:	68436977 	stmdavs	r3, {r0, r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    ca34:	696d4e00 	stmdbvs	sp!, {r9, sl, fp, lr}^
    ca38:	56637253 			; <UNDEFINED> instruction: 0x56637253
    ca3c:	00317564 	eorseq	r7, r1, r4, ror #10
    ca40:	53696d4e 	cmnpl	r9, #4992	; 0x1380
    ca44:	74586372 	ldrbvc	r6, [r8], #-882	; 0xfffffc8e
    ca48:	74536c61 	ldrbvc	r6, [r3], #-3169	; 0xfffff39f
    ca4c:	5300706f 	movwpl	r7, #111	; 0x6f
    ca50:	455f4957 	ldrbmi	r4, [pc, #-2391]	; c101 <__ram_ret_data_start+0x8871>
    ca54:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    ca58:	74730065 	ldrbtvc	r0, [r3], #-101	; 0xffffff9b
    ca5c:	78655f63 	stmdavc	r5!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    ca60:	5f746e69 	svcpl	0x00746e69
    ca64:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
    ca68:	73006769 	movwvc	r6, #1897	; 0x769
    ca6c:	6e5f6374 	mrcvs	3, 2, r6, cr15, cr4, {3}
    ca70:	635f696d 	cmpvs	pc, #1785856	; 0x1b4000
    ca74:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    ca78:	6e650067 	cdpvs	0, 6, cr0, cr5, cr7, {3}
    ca7c:	5f69655f 	svcpl	0x0069655f
    ca80:	5f746c66 	svcpl	0x00746c66
    ca84:	006b6c63 	rsbeq	r6, fp, r3, ror #24
    ca88:	69466e65 	stmdbvs	r6, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    ca8c:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
    ca90:	50006e45 	andpl	r6, r0, r5, asr #28
    ca94:	336b6c63 	cmncc	fp, #25344	; 0x6300
    ca98:	31766944 	cmncc	r6, r4, asr #18
    ca9c:	6c635000 	stclvs	0, cr5, [r3], #-0
    caa0:	6944336b 	stmdbvs	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp}^
    caa4:	4e003876 	mcrmi	8, 0, r3, cr0, cr6, {3}
    caa8:	445f494d 	ldrbmi	r4, [pc], #-2381	; cab0 <__ram_ret_data_start+0x9220>
    caac:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    cab0:	58450074 	stmdapl	r5, {r2, r4, r5, r6}^
    cab4:	5f544e49 	svcpl	0x00544e49
    cab8:	46717249 	ldrbtmi	r7, [r1], -r9, asr #4
    cabc:	6c43676c 	mcrrvs	7, 6, r6, r3, cr12
    cac0:	57530072 			; <UNDEFINED> instruction: 0x57530072
    cac4:	69445f49 	stmdbvs	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
    cac8:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
    cacc:	6e650065 	cdpvs	0, 6, cr0, cr5, cr5, {3}
    cad0:	4c696d4e 	stclmi	13, cr6, [r9], #-312	; 0xfffffec8
    cad4:	4e006c76 	mcrmi	12, 0, r6, cr0, cr6, {3}
    cad8:	7253696d 	subsvc	r6, r3, #1785856	; 0x1b4000
    cadc:	75645663 	strbvc	r5, [r4, #-1635]!	; 0xfffff99d
    cae0:	6e650032 	mcrvs	0, 3, r0, cr5, cr2, {1}
    cae4:	696d6e5f 	stmdbvs	sp!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    cae8:	6c766c5f 	ldclvs	12, cr6, [r6], #-380	; 0xfffffe84
    caec:	74737000 	ldrbtvc	r7, [r3], #-0
    caf0:	74784563 	ldrbtvc	r4, [r8], #-1379	; 0xfffffa9d
    caf4:	6e6f4369 	cdpvs	3, 6, cr4, cr15, cr9, {3}
    caf8:	00676966 	rsbeq	r6, r7, r6, ror #18
    cafc:	5f494d4e 	svcpl	0x00494d4e
    cb00:	46717249 	ldrbtmi	r7, [r1], -r9, asr #4
    cb04:	6c43676c 	mcrrvs	7, 6, r6, r3, cr12
    cb08:	6d4e0072 	stclvs	0, cr0, [lr, #-456]	; 0xfffffe38
    cb0c:	63725369 	cmnvs	r2, #-1543503871	; 0xa4000001
    cb10:	0075704d 	rsbseq	r7, r5, sp, asr #32
    cb14:	655f6e65 	ldrbvs	r6, [pc, #-3685]	; bcb7 <__ram_ret_data_start+0x8427>
    cb18:	5f697478 	svcpl	0x00697478
    cb1c:	745f6863 	ldrbvc	r6, [pc], #-2147	; cb24 <__ram_ret_data_start+0x9294>
    cb20:	36317500 	ldrtcc	r7, [r1], -r0, lsl #10
    cb24:	53696d4e 	cmnpl	r9, #4992	; 0x1380
    cb28:	4e006372 	mcrmi	3, 0, r6, cr0, cr2, {3}
    cb2c:	7253696d 	subsvc	r6, r3, #1785856	; 0x1b4000
    cb30:	61725363 	cmnvs	r2, r3, ror #6
    cb34:	0045506d 	subeq	r5, r5, sp, rrx
    cb38:	52696d4e 	rsbpl	r6, r9, #4992	; 0x1380
    cb3c:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
    cb40:	67644567 	strbvs	r4, [r4, -r7, ror #10]!
    cb44:	74730065 	ldrbtvc	r0, [r3], #-101	; 0xffffff9b
    cb48:	78655f63 	stmdavc	r5!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    cb4c:	5f746e69 	svcpl	0x00746e69
    cb50:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
    cb54:	745f6769 	ldrbvc	r6, [pc], #-1897	; cb5c <__ram_ret_data_start+0x92cc>
    cb58:	5f6e6500 	svcpl	0x006e6500
    cb5c:	5f696d6e 	svcpl	0x00696d6e
    cb60:	5f6c766c 	svcpl	0x006c766c
    cb64:	58450074 	stmdapl	r5, {r2, r4, r5, r6}^
    cb68:	5f544e49 	svcpl	0x00544e49
    cb6c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    cb70:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0xfffffb00
    cb74:	31684369 	cmncc	r8, r9, ror #6
    cb78:	6e650035 	mcrvs	0, 3, r0, cr5, cr5, {1}
    cb7c:	74697845 	strbtvc	r7, [r9], #-2117	; 0xfffff7bb
    cb80:	70006843 	andvc	r6, r0, r3, asr #16
    cb84:	4e637473 	mcrmi	4, 3, r7, cr3, cr3, {3}
    cb88:	6f43696d 	svcvs	0x0043696d
    cb8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    cb90:	63747300 	cmnvs	r4, #0, 6
    cb94:	696d6e5f 	stmdbvs	sp!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    cb98:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    cb9c:	5f676966 	svcpl	0x00676966
    cba0:	6e650074 	mcrvs	0, 3, r0, cr5, cr4, {3}
    cba4:	696d6e5f 	stmdbvs	sp!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    cba8:	6372735f 	cmnvs	r2, #2080374785	; 0x7c000001
    cbac:	4500745f 	strmi	r7, [r0, #-1119]	; 0xfffffba1
    cbb0:	43697478 	cmnmi	r9, #120, 8	; 0x78000000
    cbb4:	00303068 	eorseq	r3, r0, r8, rrx
    cbb8:	69747845 	ldmdbvs	r4!, {r0, r2, r6, fp, ip, sp, lr}^
    cbbc:	31306843 	teqcc	r0, r3, asr #16
    cbc0:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0xfffffb00
    cbc4:	30684369 	rsbcc	r4, r8, r9, ror #6
    cbc8:	78450032 	stmdavc	r5, {r1, r4, r5}^
    cbcc:	68436974 	stmdavs	r3, {r2, r4, r5, r6, r8, fp, sp, lr}^
    cbd0:	45003330 	strmi	r3, [r0, #-816]	; 0xfffffcd0
    cbd4:	43697478 	cmnmi	r9, #120, 8	; 0x78000000
    cbd8:	00343068 	eorseq	r3, r4, r8, rrx
    cbdc:	69747845 	ldmdbvs	r4!, {r0, r2, r6, fp, ip, sp, lr}^
    cbe0:	35306843 	ldrcc	r6, [r0, #-2115]!	; 0xfffff7bd
    cbe4:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0xfffffb00
    cbe8:	30684369 	rsbcc	r4, r8, r9, ror #6
    cbec:	78450036 	stmdavc	r5, {r1, r2, r4, r5}^
    cbf0:	68436974 	stmdavs	r3, {r2, r4, r5, r6, r8, fp, sp, lr}^
    cbf4:	45003730 	strmi	r3, [r0, #-1840]	; 0xfffff8d0
    cbf8:	43697478 	cmnmi	r9, #120, 8	; 0x78000000
    cbfc:	00383068 	eorseq	r3, r8, r8, rrx
    cc00:	69747845 	ldmdbvs	r4!, {r0, r2, r6, fp, ip, sp, lr}^
    cc04:	39306843 	ldmdbcc	r0!, {r0, r1, r6, fp, sp, lr}
    cc08:	49784500 	ldmdbmi	r8!, {r8, sl, lr}^
    cc0c:	6f42746e 	svcvs	0x0042746e
    cc10:	64456874 	strbvs	r6, [r5], #-2164	; 0xfffff78c
    cc14:	45006567 	strmi	r6, [r0, #-1383]	; 0xfffffa99
    cc18:	43697478 	cmnmi	r9, #120, 8	; 0x78000000
    cc1c:	00303168 	eorseq	r3, r0, r8, ror #2
    cc20:	69747845 	ldmdbvs	r4!, {r0, r2, r6, fp, ip, sp, lr}^
    cc24:	31316843 	teqcc	r1, r3, asr #16
    cc28:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0xfffffb00
    cc2c:	31684369 	cmncc	r8, r9, ror #6
    cc30:	78450032 	stmdavc	r5, {r1, r4, r5}^
    cc34:	68436974 	stmdavs	r3, {r2, r4, r5, r6, r8, fp, sp, lr}^
    cc38:	45003331 	strmi	r3, [r0, #-817]	; 0xfffffccf
    cc3c:	43697478 	cmnmi	r9, #120, 8	; 0x78000000
    cc40:	00343168 	eorseq	r3, r4, r8, ror #2
    cc44:	6f6f425f 	svcvs	0x006f425f
    cc48:	2f2e006c 	svccs	0x002e006c
    cc4c:	72657375 	rsbvc	r7, r5, #-738197503	; 0xd4000001
    cc50:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    cc54:	69616d2f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, lr}^
    cc58:	00632e6e 	rsbeq	r2, r3, lr, ror #28
    cc5c:	6e69616d 	powvsez	f6, f1, #5.0
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	00000420 	andeq	r0, r0, r0, lsr #8
      1c:	000000a8 	andeq	r0, r0, r8, lsr #1
      20:	00000014 	andeq	r0, r0, r4, lsl r0
      24:	00000000 	andeq	r0, r0, r0
      28:	000004c8 	andeq	r0, r0, r8, asr #9
      2c:	00000008 	andeq	r0, r0, r8
      30:	83080e41 	movwhi	r0, #36417	; 0x8e41
      34:	00018e02 	andeq	r8, r1, r2, lsl #28
      38:	0000000c 	andeq	r0, r0, ip
      3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      40:	7c020001 	stcvc	0, cr0, [r2], {1}
      44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      48:	00000024 	andeq	r0, r0, r4, lsr #32
      4c:	00000038 	andeq	r0, r0, r8, lsr r0
      50:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      54:	00000610 	andeq	r0, r0, r0, lsl r6
      58:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
      5c:	86088509 	strhi	r8, [r8], -r9, lsl #10
      60:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
      64:	8a048905 	bhi	122480 <__ram_ret_data_start+0x11ebf0>
      68:	8e028b03 	vmlahi.f64	d8, d2, d3
      6c:	00000001 	andeq	r0, r0, r1
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000038 	andeq	r0, r0, r8, lsr r0
      78:	00000ae0 	andeq	r0, r0, r0, ror #21
      7c:	00000024 	andeq	r0, r0, r4, lsr #32
      80:	00000018 	andeq	r0, r0, r8, lsl r0
      84:	00000038 	andeq	r0, r0, r8, lsr r0
      88:	00000b04 	andeq	r0, r0, r4, lsl #22
      8c:	00000064 	andeq	r0, r0, r4, rrx
      90:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
      94:	c40a5e01 	strgt	r5, [sl], #-3585	; 0xfffff1ff
      98:	0b41000e 	bleq	10400d8 <__ram_ret_data_start+0x103c848>
      9c:	0000000c 	andeq	r0, r0, ip
      a0:	00000038 	andeq	r0, r0, r8, lsr r0
      a4:	00000b68 	andeq	r0, r0, r8, ror #22
      a8:	00000030 	andeq	r0, r0, r0, lsr r0
      ac:	0000000c 	andeq	r0, r0, ip
      b0:	00000038 	andeq	r0, r0, r8, lsr r0
      b4:	00000b98 	muleq	r0, r8, fp
      b8:	00000020 	andeq	r0, r0, r0, lsr #32
      bc:	0000000c 	andeq	r0, r0, ip
      c0:	00000038 	andeq	r0, r0, r8, lsr r0
      c4:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
      c8:	00000024 	andeq	r0, r0, r4, lsr #32
      cc:	0000000c 	andeq	r0, r0, ip
      d0:	00000038 	andeq	r0, r0, r8, lsr r0
      d4:	00000bdc 	ldrdeq	r0, [r0], -ip
      d8:	0000001c 	andeq	r0, r0, ip, lsl r0
      dc:	0000000c 	andeq	r0, r0, ip
      e0:	00000038 	andeq	r0, r0, r8, lsr r0
      e4:	00000bf8 	strdeq	r0, [r0], -r8
      e8:	0000001c 	andeq	r0, r0, ip, lsl r0
      ec:	0000000c 	andeq	r0, r0, ip
      f0:	00000038 	andeq	r0, r0, r8, lsr r0
      f4:	00000c14 	andeq	r0, r0, r4, lsl ip
      f8:	00000014 	andeq	r0, r0, r4, lsl r0
      fc:	0000000c 	andeq	r0, r0, ip
     100:	00000038 	andeq	r0, r0, r8, lsr r0
     104:	00000c28 	andeq	r0, r0, r8, lsr #24
     108:	00000018 	andeq	r0, r0, r8, lsl r0
     10c:	0000000c 	andeq	r0, r0, ip
     110:	00000038 	andeq	r0, r0, r8, lsr r0
     114:	00000c40 	andeq	r0, r0, r0, asr #24
     118:	00000014 	andeq	r0, r0, r4, lsl r0
     11c:	0000000c 	andeq	r0, r0, ip
     120:	00000038 	andeq	r0, r0, r8, lsr r0
     124:	00000c54 	andeq	r0, r0, r4, asr ip
     128:	00000018 	andeq	r0, r0, r8, lsl r0
     12c:	00000014 	andeq	r0, r0, r4, lsl r0
     130:	00000038 	andeq	r0, r0, r8, lsr r0
     134:	00000c6c 	andeq	r0, r0, ip, ror #24
     138:	00000008 	andeq	r0, r0, r8
     13c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     140:	00018e02 	andeq	r8, r1, r2, lsl #28
     144:	00000014 	andeq	r0, r0, r4, lsl r0
     148:	00000038 	andeq	r0, r0, r8, lsr r0
     14c:	00000c74 	andeq	r0, r0, r4, ror ip
     150:	00000008 	andeq	r0, r0, r8
     154:	83080e41 	movwhi	r0, #36417	; 0x8e41
     158:	00018e02 	andeq	r8, r1, r2, lsl #28
     15c:	00000014 	andeq	r0, r0, r4, lsl r0
     160:	00000038 	andeq	r0, r0, r8, lsr r0
     164:	00000c7c 	andeq	r0, r0, ip, ror ip
     168:	00000008 	andeq	r0, r0, r8
     16c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     170:	00018e02 	andeq	r8, r1, r2, lsl #28
     174:	00000014 	andeq	r0, r0, r4, lsl r0
     178:	00000038 	andeq	r0, r0, r8, lsr r0
     17c:	00000c84 	andeq	r0, r0, r4, lsl #25
     180:	00000008 	andeq	r0, r0, r8
     184:	83080e41 	movwhi	r0, #36417	; 0x8e41
     188:	00018e02 	andeq	r8, r1, r2, lsl #28
     18c:	00000014 	andeq	r0, r0, r4, lsl r0
     190:	00000038 	andeq	r0, r0, r8, lsr r0
     194:	00000c8c 	andeq	r0, r0, ip, lsl #25
     198:	00000008 	andeq	r0, r0, r8
     19c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     1a0:	00018e02 	andeq	r8, r1, r2, lsl #28
     1a4:	00000014 	andeq	r0, r0, r4, lsl r0
     1a8:	00000038 	andeq	r0, r0, r8, lsr r0
     1ac:	00000c94 	muleq	r0, r4, ip
     1b0:	00000008 	andeq	r0, r0, r8
     1b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     1b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     1bc:	00000014 	andeq	r0, r0, r4, lsl r0
     1c0:	00000038 	andeq	r0, r0, r8, lsr r0
     1c4:	00000c9c 	muleq	r0, ip, ip
     1c8:	00000008 	andeq	r0, r0, r8
     1cc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     1d0:	00018e02 	andeq	r8, r1, r2, lsl #28
     1d4:	00000014 	andeq	r0, r0, r4, lsl r0
     1d8:	00000038 	andeq	r0, r0, r8, lsr r0
     1dc:	00000ca4 	andeq	r0, r0, r4, lsr #25
     1e0:	00000008 	andeq	r0, r0, r8
     1e4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     1e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     1ec:	00000014 	andeq	r0, r0, r4, lsl r0
     1f0:	00000038 	andeq	r0, r0, r8, lsr r0
     1f4:	00000cac 	andeq	r0, r0, ip, lsr #25
     1f8:	00000008 	andeq	r0, r0, r8
     1fc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     200:	00018e02 	andeq	r8, r1, r2, lsl #28
     204:	00000014 	andeq	r0, r0, r4, lsl r0
     208:	00000038 	andeq	r0, r0, r8, lsr r0
     20c:	00000cb4 			; <UNDEFINED> instruction: 0x00000cb4
     210:	00000010 	andeq	r0, r0, r0, lsl r0
     214:	83080e41 	movwhi	r0, #36417	; 0x8e41
     218:	00018e02 	andeq	r8, r1, r2, lsl #28
     21c:	00000014 	andeq	r0, r0, r4, lsl r0
     220:	00000038 	andeq	r0, r0, r8, lsr r0
     224:	00000cc4 	andeq	r0, r0, r4, asr #25
     228:	00000010 	andeq	r0, r0, r0, lsl r0
     22c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     230:	00018e02 	andeq	r8, r1, r2, lsl #28
     234:	00000014 	andeq	r0, r0, r4, lsl r0
     238:	00000038 	andeq	r0, r0, r8, lsr r0
     23c:	00000cd4 	ldrdeq	r0, [r0], -r4
     240:	00000010 	andeq	r0, r0, r0, lsl r0
     244:	83080e41 	movwhi	r0, #36417	; 0x8e41
     248:	00018e02 	andeq	r8, r1, r2, lsl #28
     24c:	00000014 	andeq	r0, r0, r4, lsl r0
     250:	00000038 	andeq	r0, r0, r8, lsr r0
     254:	00000ce4 	andeq	r0, r0, r4, ror #25
     258:	00000010 	andeq	r0, r0, r0, lsl r0
     25c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     260:	00018e02 	andeq	r8, r1, r2, lsl #28
     264:	00000014 	andeq	r0, r0, r4, lsl r0
     268:	00000038 	andeq	r0, r0, r8, lsr r0
     26c:	00000cf4 	strdeq	r0, [r0], -r4
     270:	00000010 	andeq	r0, r0, r0, lsl r0
     274:	83080e41 	movwhi	r0, #36417	; 0x8e41
     278:	00018e02 	andeq	r8, r1, r2, lsl #28
     27c:	00000014 	andeq	r0, r0, r4, lsl r0
     280:	00000038 	andeq	r0, r0, r8, lsr r0
     284:	00000d04 	andeq	r0, r0, r4, lsl #26
     288:	00000010 	andeq	r0, r0, r0, lsl r0
     28c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     290:	00018e02 	andeq	r8, r1, r2, lsl #28
     294:	00000014 	andeq	r0, r0, r4, lsl r0
     298:	00000038 	andeq	r0, r0, r8, lsr r0
     29c:	00000d14 	andeq	r0, r0, r4, lsl sp
     2a0:	00000010 	andeq	r0, r0, r0, lsl r0
     2a4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     2a8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2ac:	00000014 	andeq	r0, r0, r4, lsl r0
     2b0:	00000038 	andeq	r0, r0, r8, lsr r0
     2b4:	00000d24 	andeq	r0, r0, r4, lsr #26
     2b8:	00000010 	andeq	r0, r0, r0, lsl r0
     2bc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     2c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     2c4:	00000014 	andeq	r0, r0, r4, lsl r0
     2c8:	00000038 	andeq	r0, r0, r8, lsr r0
     2cc:	00000d34 	andeq	r0, r0, r4, lsr sp
     2d0:	00000010 	andeq	r0, r0, r0, lsl r0
     2d4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     2d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2dc:	00000014 	andeq	r0, r0, r4, lsl r0
     2e0:	00000038 	andeq	r0, r0, r8, lsr r0
     2e4:	00000d44 	andeq	r0, r0, r4, asr #26
     2e8:	00000010 	andeq	r0, r0, r0, lsl r0
     2ec:	83080e41 	movwhi	r0, #36417	; 0x8e41
     2f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     2f4:	00000014 	andeq	r0, r0, r4, lsl r0
     2f8:	00000038 	andeq	r0, r0, r8, lsr r0
     2fc:	00000d54 	andeq	r0, r0, r4, asr sp
     300:	00000010 	andeq	r0, r0, r0, lsl r0
     304:	83080e41 	movwhi	r0, #36417	; 0x8e41
     308:	00018e02 	andeq	r8, r1, r2, lsl #28
     30c:	00000014 	andeq	r0, r0, r4, lsl r0
     310:	00000038 	andeq	r0, r0, r8, lsr r0
     314:	00000d64 	andeq	r0, r0, r4, ror #26
     318:	00000010 	andeq	r0, r0, r0, lsl r0
     31c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     320:	00018e02 	andeq	r8, r1, r2, lsl #28
     324:	00000014 	andeq	r0, r0, r4, lsl r0
     328:	00000038 	andeq	r0, r0, r8, lsr r0
     32c:	00000d74 	andeq	r0, r0, r4, ror sp
     330:	00000010 	andeq	r0, r0, r0, lsl r0
     334:	83080e41 	movwhi	r0, #36417	; 0x8e41
     338:	00018e02 	andeq	r8, r1, r2, lsl #28
     33c:	00000014 	andeq	r0, r0, r4, lsl r0
     340:	00000038 	andeq	r0, r0, r8, lsr r0
     344:	00000d84 	andeq	r0, r0, r4, lsl #27
     348:	00000010 	andeq	r0, r0, r0, lsl r0
     34c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     350:	00018e02 	andeq	r8, r1, r2, lsl #28
     354:	00000014 	andeq	r0, r0, r4, lsl r0
     358:	00000038 	andeq	r0, r0, r8, lsr r0
     35c:	00000d94 	muleq	r0, r4, sp
     360:	00000010 	andeq	r0, r0, r0, lsl r0
     364:	83080e41 	movwhi	r0, #36417	; 0x8e41
     368:	00018e02 	andeq	r8, r1, r2, lsl #28
     36c:	00000014 	andeq	r0, r0, r4, lsl r0
     370:	00000038 	andeq	r0, r0, r8, lsr r0
     374:	00000da4 	andeq	r0, r0, r4, lsr #27
     378:	00000010 	andeq	r0, r0, r0, lsl r0
     37c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     380:	00018e02 	andeq	r8, r1, r2, lsl #28
     384:	00000014 	andeq	r0, r0, r4, lsl r0
     388:	00000038 	andeq	r0, r0, r8, lsr r0
     38c:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
     390:	00000010 	andeq	r0, r0, r0, lsl r0
     394:	83080e41 	movwhi	r0, #36417	; 0x8e41
     398:	00018e02 	andeq	r8, r1, r2, lsl #28
     39c:	00000014 	andeq	r0, r0, r4, lsl r0
     3a0:	00000038 	andeq	r0, r0, r8, lsr r0
     3a4:	00000dc4 	andeq	r0, r0, r4, asr #27
     3a8:	00000010 	andeq	r0, r0, r0, lsl r0
     3ac:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     3b4:	00000014 	andeq	r0, r0, r4, lsl r0
     3b8:	00000038 	andeq	r0, r0, r8, lsr r0
     3bc:	00000dd4 	ldrdeq	r0, [r0], -r4
     3c0:	00000010 	andeq	r0, r0, r0, lsl r0
     3c4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3c8:	00018e02 	andeq	r8, r1, r2, lsl #28
     3cc:	00000014 	andeq	r0, r0, r4, lsl r0
     3d0:	00000038 	andeq	r0, r0, r8, lsr r0
     3d4:	00000de4 	andeq	r0, r0, r4, ror #27
     3d8:	00000010 	andeq	r0, r0, r0, lsl r0
     3dc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3e0:	00018e02 	andeq	r8, r1, r2, lsl #28
     3e4:	00000014 	andeq	r0, r0, r4, lsl r0
     3e8:	00000038 	andeq	r0, r0, r8, lsr r0
     3ec:	00000df4 	strdeq	r0, [r0], -r4
     3f0:	00000010 	andeq	r0, r0, r0, lsl r0
     3f4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3f8:	00018e02 	andeq	r8, r1, r2, lsl #28
     3fc:	00000014 	andeq	r0, r0, r4, lsl r0
     400:	00000038 	andeq	r0, r0, r8, lsr r0
     404:	00000e04 	andeq	r0, r0, r4, lsl #28
     408:	00000010 	andeq	r0, r0, r0, lsl r0
     40c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     410:	00018e02 	andeq	r8, r1, r2, lsl #28
     414:	00000014 	andeq	r0, r0, r4, lsl r0
     418:	00000038 	andeq	r0, r0, r8, lsr r0
     41c:	00000e14 	andeq	r0, r0, r4, lsl lr
    tmp = M4_SYSREG->CMU_CKSWR_f.CKSW;
     420:	00000010 	andeq	r0, r0, r0, lsl r0
     424:	83080e41 	movwhi	r0, #36417	; 0x8e41
     428:	00018e02 	andeq	r8, r1, r2, lsl #28
    switch (tmp)
     42c:	00000014 	andeq	r0, r0, r4, lsl r0
     430:	00000038 	andeq	r0, r0, r8, lsr r0
     434:	00000e24 	andeq	r0, r0, r4, lsr #28
            SystemCoreClock = HRC_VALUE;
     438:	00000010 	andeq	r0, r0, r0, lsl r0
     43c:	83080e41 	movwhi	r0, #36417	; 0x8e41
            SystemCoreClock = MRC_VALUE;
     440:	00018e02 	andeq	r8, r1, r2, lsl #28
     444:	00000014 	andeq	r0, r0, r4, lsl r0
            SystemCoreClock = LRC_VALUE;
     448:	00000038 	andeq	r0, r0, r8, lsr r0
     44c:	00000e34 	andeq	r0, r0, r4, lsr lr
            break;
     450:	00000010 	andeq	r0, r0, r0, lsl r0
            SystemCoreClock = XTAL_VALUE;
     454:	83080e41 	movwhi	r0, #36417	; 0x8e41
            break;
     458:	00018e02 	andeq	r8, r1, r2, lsl #28
            SystemCoreClock = XTAL32_VALUE;
     45c:	00000014 	andeq	r0, r0, r4, lsl r0
     460:	00000038 	andeq	r0, r0, r8, lsr r0
            pllsource = M4_SYSREG->CMU_PLLCFGR_f.PLLSRC;
     464:	00000e44 	andeq	r0, r0, r4, asr #28
     468:	00000010 	andeq	r0, r0, r0, lsl r0
            plln = M4_SYSREG->CMU_PLLCFGR_f.MPLLN;
     46c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     470:	00018e02 	andeq	r8, r1, r2, lsl #28
            pllp = M4_SYSREG->CMU_PLLCFGR_f.MPLLP;
     474:	00000014 	andeq	r0, r0, r4, lsl r0
            pllm = M4_SYSREG->CMU_PLLCFGR_f.MPLLM;
     478:	00000038 	andeq	r0, r0, r8, lsr r0
     47c:	00000e54 	andeq	r0, r0, r4, asr lr
            if (0ul == pllsource)
     480:	00000010 	andeq	r0, r0, r0, lsl r0
     484:	83080e41 	movwhi	r0, #36417	; 0x8e41
                SystemCoreClock = (XTAL_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     488:	00018e02 	andeq	r8, r1, r2, lsl #28
     48c:	00000014 	andeq	r0, r0, r4, lsl r0
     490:	00000038 	andeq	r0, r0, r8, lsr r0
     494:	00000e64 	andeq	r0, r0, r4, ror #28
     498:	00000010 	andeq	r0, r0, r0, lsl r0
     49c:	83080e41 	movwhi	r0, #36417	; 0x8e41
                SystemCoreClock = (HRC_VALUE) / (pllm + 1ul) * (plln + 1ul) / (pllp + 1ul);
     4a0:	00018e02 	andeq	r8, r1, r2, lsl #28
     4a4:	00000014 	andeq	r0, r0, r4, lsl r0
     4a8:	00000038 	andeq	r0, r0, r8, lsr r0
     4ac:	00000e74 	andeq	r0, r0, r4, ror lr
     4b0:	00000010 	andeq	r0, r0, r0, lsl r0
}
     4b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     4bc:	00000014 	andeq	r0, r0, r4, lsl r0
     4c0:	00000038 	andeq	r0, r0, r8, lsr r0
     4c4:	00000e84 	andeq	r0, r0, r4, lsl #29
{
     4c8:	00000010 	andeq	r0, r0, r0, lsl r0
    SystemCoreClockUpdate();
     4cc:	83080e41 	movwhi	r0, #36417	; 0x8e41
{
     4d0:	00018e02 	andeq	r8, r1, r2, lsl #28
        NVIC_ISER_BAK[u8Cnt] = NVIC->ISER[u8Cnt];
     4d4:	00000014 	andeq	r0, r0, r4, lsl r0
     4d8:	00000038 	andeq	r0, r0, r8, lsr r0
     4dc:	00000e94 	muleq	r0, r4, lr
     4e0:	00000010 	andeq	r0, r0, r0, lsl r0
     4e4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     4ec:	00000014 	andeq	r0, r0, r4, lsl r0
     4f0:	00000038 	andeq	r0, r0, r8, lsr r0
     4f4:	00000ea4 	andeq	r0, r0, r4, lsr #29
     4f8:	00000010 	andeq	r0, r0, r0, lsl r0
     4fc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     500:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("dsb 0xF":::"memory");
     504:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     508:	00000038 	andeq	r0, r0, r8, lsr r0
    for (u8Cnt = 128u; u8Cnt < 144u; u8Cnt++)
     50c:	00000eb4 			; <UNDEFINED> instruction: 0x00000eb4
     510:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     514:	83080e41 	movwhi	r0, #36417	; 0x8e41
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     518:	00018e02 	andeq	r8, r1, r2, lsl #28
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     51c:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     520:	00000038 	andeq	r0, r0, r8, lsr r0
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     524:	00000ec8 	andeq	r0, r0, r8, asr #29
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     528:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     52c:	83080e41 	movwhi	r0, #36417	; 0x8e41
            switch (stcIntSel->INTSEL)
     530:	00018e02 	andeq	r8, r1, r2, lsl #28
     534:	00000014 	andeq	r0, r0, r4, lsl r0
     538:	00000038 	andeq	r0, r0, r8, lsr r0
     53c:	00000edc 	ldrdeq	r0, [r0], -ip
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN4)
     540:	00000014 	andeq	r0, r0, r4, lsl r0
     544:	83080e41 	movwhi	r0, #36417	; 0x8e41
     548:	00018e02 	andeq	r8, r1, r2, lsl #28
     54c:	00000014 	andeq	r0, r0, r4, lsl r0
     550:	00000038 	andeq	r0, r0, r8, lsr r0
     554:	00000ef0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     558:	00000014 	andeq	r0, r0, r4, lsl r0
     55c:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("dsb 0xF":::"memory");
     560:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("isb 0xF":::"memory");
     564:	00000014 	andeq	r0, r0, r4, lsl r0
            switch (stcIntSel->INTSEL)
     568:	00000038 	andeq	r0, r0, r8, lsr r0
     56c:	00000f04 	andeq	r0, r0, r4, lsl #30
     570:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN1)
     574:	83080e41 	movwhi	r0, #36417	; 0x8e41
     578:	00018e02 	andeq	r8, r1, r2, lsl #28
     57c:	00000014 	andeq	r0, r0, r4, lsl r0
     580:	00000038 	andeq	r0, r0, r8, lsr r0
     584:	00000f18 	andeq	r0, r0, r8, lsl pc
     588:	00000014 	andeq	r0, r0, r4, lsl r0
     58c:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("dsb 0xF":::"memory");
     590:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("isb 0xF":::"memory");
     594:	00000014 	andeq	r0, r0, r4, lsl r0
     598:	00000038 	andeq	r0, r0, r8, lsr r0
            switch (stcIntSel->INTSEL)
     59c:	00000f2c 	andeq	r0, r0, ip, lsr #30
     5a0:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN7)
     5a4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5a8:	00018e02 	andeq	r8, r1, r2, lsl #28
     5ac:	00000014 	andeq	r0, r0, r4, lsl r0
     5b0:	00000038 	andeq	r0, r0, r8, lsr r0
     5b4:	00000f40 	andeq	r0, r0, r0, asr #30
     5b8:	00000014 	andeq	r0, r0, r4, lsl r0
     5bc:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("dsb 0xF":::"memory");
     5c0:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("isb 0xF":::"memory");
     5c4:	00000014 	andeq	r0, r0, r4, lsl r0
     5c8:	00000038 	andeq	r0, r0, r8, lsr r0
            switch (stcIntSel->INTSEL)
     5cc:	00000f54 	andeq	r0, r0, r4, asr pc
     5d0:	00000014 	andeq	r0, r0, r4, lsl r0
     5d4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     5dc:	00000014 	andeq	r0, r0, r4, lsl r0
     5e0:	00000038 	andeq	r0, r0, r8, lsr r0
     5e4:	00000f68 	andeq	r0, r0, r8, ror #30
     5e8:	00000014 	andeq	r0, r0, r4, lsl r0
     5ec:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f4:	00000014 	andeq	r0, r0, r4, lsl r0
     5f8:	00000038 	andeq	r0, r0, r8, lsr r0
    for (u8Cnt = 0u; u8Cnt < 128u; u8Cnt++)
     5fc:	00000f7c 	andeq	r0, r0, ip, ror pc
     600:	00000014 	andeq	r0, r0, r4, lsl r0
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * u8Cnt));
     604:	83080e41 	movwhi	r0, #36417	; 0x8e41
     608:	00018e02 	andeq	r8, r1, r2, lsl #28
        u32WakeupSrc = stcIntSel->INTSEL;
     60c:	00000014 	andeq	r0, r0, r4, lsl r0
     610:	00000038 	andeq	r0, r0, r8, lsr r0
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     614:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
     618:	00000014 	andeq	r0, r0, r4, lsl r0
     61c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     620:	00018e02 	andeq	r8, r1, r2, lsl #28
     624:	00000014 	andeq	r0, r0, r4, lsl r0
     628:	00000038 	andeq	r0, r0, r8, lsr r0
     62c:	00000fa4 	andeq	r0, r0, r4, lsr #31
     630:	00000014 	andeq	r0, r0, r4, lsl r0
     634:	83080e41 	movwhi	r0, #36417	; 0x8e41
     638:	00018e02 	andeq	r8, r1, r2, lsl #28
     63c:	00000014 	andeq	r0, r0, r4, lsl r0
            switch (stcIntSel->INTSEL)
     640:	00000038 	andeq	r0, r0, r8, lsr r0
     644:	00000fb8 			; <UNDEFINED> instruction: 0x00000fb8
     648:	00000014 	andeq	r0, r0, r4, lsl r0
     64c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     650:	00018e02 	andeq	r8, r1, r2, lsl #28
     654:	00000014 	andeq	r0, r0, r4, lsl r0
     658:	00000038 	andeq	r0, r0, r8, lsr r0
     65c:	00000fcc 	andeq	r0, r0, ip, asr #31
     660:	00000014 	andeq	r0, r0, r4, lsl r0
     664:	83080e41 	movwhi	r0, #36417	; 0x8e41
     668:	00018e02 	andeq	r8, r1, r2, lsl #28
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN9)
     66c:	00000014 	andeq	r0, r0, r4, lsl r0
     670:	00000038 	andeq	r0, r0, r8, lsr r0
     674:	00000fe0 	andeq	r0, r0, r0, ror #31
     678:	00000014 	andeq	r0, r0, r4, lsl r0
     67c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     680:	00018e02 	andeq	r8, r1, r2, lsl #28
     684:	00000014 	andeq	r0, r0, r4, lsl r0
     688:	00000038 	andeq	r0, r0, r8, lsr r0
  __ASM volatile ("dsb 0xF":::"memory");
     68c:	00000ff4 	strdeq	r0, [r0], -r4
  __ASM volatile ("isb 0xF":::"memory");
     690:	00000014 	andeq	r0, r0, r4, lsl r0
            switch (stcIntSel->INTSEL)
     694:	83080e41 	movwhi	r0, #36417	; 0x8e41
     698:	00018e02 	andeq	r8, r1, r2, lsl #28
     69c:	00000014 	andeq	r0, r0, r4, lsl r0
     6a0:	00000038 	andeq	r0, r0, r8, lsr r0
                    if (Reset == bM4_INTC_WUPEN_RTCALMWUEN)
     6a4:	00001008 	andeq	r1, r0, r8
     6a8:	00000014 	andeq	r0, r0, r4, lsl r0
     6ac:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6b4:	00000014 	andeq	r0, r0, r4, lsl r0
     6b8:	00000038 	andeq	r0, r0, r8, lsr r0
     6bc:	0000101c 	andeq	r1, r0, ip, lsl r0
     6c0:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("dsb 0xF":::"memory");
     6c4:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("isb 0xF":::"memory");
     6c8:	00018e02 	andeq	r8, r1, r2, lsl #28
            switch (stcIntSel->INTSEL)
     6cc:	00000014 	andeq	r0, r0, r4, lsl r0
     6d0:	00000038 	andeq	r0, r0, r8, lsr r0
     6d4:	00001030 	andeq	r1, r0, r0, lsr r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN14)
     6d8:	00000014 	andeq	r0, r0, r4, lsl r0
     6dc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6e0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6e4:	00000014 	andeq	r0, r0, r4, lsl r0
     6e8:	00000038 	andeq	r0, r0, r8, lsr r0
     6ec:	00001044 	andeq	r1, r0, r4, asr #32
     6f0:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("dsb 0xF":::"memory");
     6f4:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("isb 0xF":::"memory");
     6f8:	00018e02 	andeq	r8, r1, r2, lsl #28
     6fc:	00000014 	andeq	r0, r0, r4, lsl r0
            switch (stcIntSel->INTSEL)
     700:	00000038 	andeq	r0, r0, r8, lsr r0
     704:	00001058 	andeq	r1, r0, r8, asr r0
                    if (Reset == bM4_INTC_WUPEN_SWDTWUEN)
     708:	00000014 	andeq	r0, r0, r4, lsl r0
     70c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     710:	00018e02 	andeq	r8, r1, r2, lsl #28
     714:	00000014 	andeq	r0, r0, r4, lsl r0
     718:	00000038 	andeq	r0, r0, r8, lsr r0
     71c:	0000106c 	andeq	r1, r0, ip, rrx
     720:	00000014 	andeq	r0, r0, r4, lsl r0
     724:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("dsb 0xF":::"memory");
     728:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("isb 0xF":::"memory");
     72c:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_SCIWEN)
     730:	00000038 	andeq	r0, r0, r8, lsr r0
     734:	00001080 	andeq	r1, r0, r0, lsl #1
     738:	00000014 	andeq	r0, r0, r4, lsl r0
     73c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     740:	00018e02 	andeq	r8, r1, r2, lsl #28
     744:	00000014 	andeq	r0, r0, r4, lsl r0
     748:	00000038 	andeq	r0, r0, r8, lsr r0
     74c:	00001094 	muleq	r0, r4, r0
  __ASM volatile ("dsb 0xF":::"memory");
     750:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     754:	83080e41 	movwhi	r0, #36417	; 0x8e41
                    if (Reset == bM4_INTC_WUPEN_TMR0WUEN)
     758:	00018e02 	andeq	r8, r1, r2, lsl #28
     75c:	00000014 	andeq	r0, r0, r4, lsl r0
     760:	00000038 	andeq	r0, r0, r8, lsr r0
     764:	000010a8 	andeq	r1, r0, r8, lsr #1
     768:	00000014 	andeq	r0, r0, r4, lsl r0
     76c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     770:	00018e02 	andeq	r8, r1, r2, lsl #28
     774:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("dsb 0xF":::"memory");
     778:	00000038 	andeq	r0, r0, r8, lsr r0
  __ASM volatile ("isb 0xF":::"memory");
     77c:	000010bc 	strheq	r1, [r0], -ip
     780:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_RTCPRDWUEN)
     784:	83080e41 	movwhi	r0, #36417	; 0x8e41
     788:	00018e02 	andeq	r8, r1, r2, lsl #28
     78c:	00000014 	andeq	r0, r0, r4, lsl r0
     790:	00000038 	andeq	r0, r0, r8, lsr r0
     794:	000010d0 	ldrdeq	r1, [r0], -r0
     798:	00000014 	andeq	r0, r0, r4, lsl r0
     79c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("dsb 0xF":::"memory");
     7a4:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     7a8:	00000038 	andeq	r0, r0, r8, lsr r0
                    if (Reset == bM4_INTC_WUPEN_WKTMWUEN)
     7ac:	000010e4 	andeq	r1, r0, r4, ror #1
     7b0:	00000014 	andeq	r0, r0, r4, lsl r0
     7b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     7bc:	00000014 	andeq	r0, r0, r4, lsl r0
     7c0:	00000038 	andeq	r0, r0, r8, lsr r0
     7c4:	000010f8 	strdeq	r1, [r0], -r8
     7c8:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("dsb 0xF":::"memory");
     7cc:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("isb 0xF":::"memory");
     7d0:	00018e02 	andeq	r8, r1, r2, lsl #28
                    if (Reset == bM4_INTC_WUPEN_CMPI0WUEN)
     7d4:	00000014 	andeq	r0, r0, r4, lsl r0
     7d8:	00000038 	andeq	r0, r0, r8, lsr r0
     7dc:	0000110c 	andeq	r1, r0, ip, lsl #2
     7e0:	00000014 	andeq	r0, r0, r4, lsl r0
     7e4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     7ec:	00000014 	andeq	r0, r0, r4, lsl r0
     7f0:	00000038 	andeq	r0, r0, r8, lsr r0
  __ASM volatile ("dsb 0xF":::"memory");
     7f4:	00001120 	andeq	r1, r0, r0, lsr #2
  __ASM volatile ("isb 0xF":::"memory");
     7f8:	00000014 	andeq	r0, r0, r4, lsl r0
     7fc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     800:	00018e02 	andeq	r8, r1, r2, lsl #28
     804:	00000014 	andeq	r0, r0, r4, lsl r0
     808:	00000038 	andeq	r0, r0, r8, lsr r0
     80c:	00001134 	andeq	r1, r0, r4, lsr r1
     810:	00000014 	andeq	r0, r0, r4, lsl r0
     814:	83080e41 	movwhi	r0, #36417	; 0x8e41
     818:	00018e02 	andeq	r8, r1, r2, lsl #28
     81c:	00000014 	andeq	r0, r0, r4, lsl r0
     820:	00000038 	andeq	r0, r0, r8, lsr r0
     824:	00001148 	andeq	r1, r0, r8, asr #2
     828:	00000014 	andeq	r0, r0, r4, lsl r0
     82c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     830:	00018e02 	andeq	r8, r1, r2, lsl #28
     834:	00000014 	andeq	r0, r0, r4, lsl r0
     838:	00000038 	andeq	r0, r0, r8, lsr r0
     83c:	0000115c 	andeq	r1, r0, ip, asr r1
     840:	00000014 	andeq	r0, r0, r4, lsl r0
     844:	83080e41 	movwhi	r0, #36417	; 0x8e41
     848:	00018e02 	andeq	r8, r1, r2, lsl #28
                    if (Reset == bM4_INTC_WUPEN_PVD1WUEN)
     84c:	00000014 	andeq	r0, r0, r4, lsl r0
     850:	00000038 	andeq	r0, r0, r8, lsr r0
     854:	00001170 	andeq	r1, r0, r0, ror r1
     858:	00000014 	andeq	r0, r0, r4, lsl r0
     85c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     860:	00018e02 	andeq	r8, r1, r2, lsl #28
     864:	00000014 	andeq	r0, r0, r4, lsl r0
     868:	00000038 	andeq	r0, r0, r8, lsr r0
  __ASM volatile ("dsb 0xF":::"memory");
     86c:	00001184 	andeq	r1, r0, r4, lsl #3
  __ASM volatile ("isb 0xF":::"memory");
     870:	00000014 	andeq	r0, r0, r4, lsl r0
     874:	83080e41 	movwhi	r0, #36417	; 0x8e41
                    if (Reset == bM4_INTC_WUPEN_PVD2WUEN)
     878:	00018e02 	andeq	r8, r1, r2, lsl #28
     87c:	00000014 	andeq	r0, r0, r4, lsl r0
     880:	00000038 	andeq	r0, r0, r8, lsr r0
     884:	00001198 	muleq	r0, r8, r1
     888:	00000014 	andeq	r0, r0, r4, lsl r0
     88c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     890:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("dsb 0xF":::"memory");
     894:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     898:	00000038 	andeq	r0, r0, r8, lsr r0
     89c:	000011ac 	andeq	r1, r0, ip, lsr #3
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN0)
     8a0:	00000014 	andeq	r0, r0, r4, lsl r0
     8a4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     8a8:	00018e02 	andeq	r8, r1, r2, lsl #28
     8ac:	00000014 	andeq	r0, r0, r4, lsl r0
     8b0:	00000038 	andeq	r0, r0, r8, lsr r0
     8b4:	000011c0 	andeq	r1, r0, r0, asr #3
     8b8:	00000014 	andeq	r0, r0, r4, lsl r0
     8bc:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("dsb 0xF":::"memory");
     8c0:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("isb 0xF":::"memory");
     8c4:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN2)
     8c8:	00000038 	andeq	r0, r0, r8, lsr r0
     8cc:	000011d4 	ldrdeq	r1, [r0], -r4
     8d0:	00000014 	andeq	r0, r0, r4, lsl r0
     8d4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     8d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     8dc:	00000014 	andeq	r0, r0, r4, lsl r0
     8e0:	00000038 	andeq	r0, r0, r8, lsr r0
     8e4:	000011e8 	andeq	r1, r0, r8, ror #3
  __ASM volatile ("dsb 0xF":::"memory");
     8e8:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     8ec:	83080e41 	movwhi	r0, #36417	; 0x8e41
     8f0:	00018e02 	andeq	r8, r1, r2, lsl #28
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN3)
     8f4:	00000014 	andeq	r0, r0, r4, lsl r0
     8f8:	00000038 	andeq	r0, r0, r8, lsr r0
     8fc:	000011fc 	strdeq	r1, [r0], -ip
     900:	00000014 	andeq	r0, r0, r4, lsl r0
     904:	83080e41 	movwhi	r0, #36417	; 0x8e41
     908:	00018e02 	andeq	r8, r1, r2, lsl #28
     90c:	00000014 	andeq	r0, r0, r4, lsl r0
     910:	00000038 	andeq	r0, r0, r8, lsr r0
  __ASM volatile ("dsb 0xF":::"memory");
     914:	00001210 	andeq	r1, r0, r0, lsl r2
  __ASM volatile ("isb 0xF":::"memory");
     918:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN5)
     91c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     920:	00018e02 	andeq	r8, r1, r2, lsl #28
     924:	00000014 	andeq	r0, r0, r4, lsl r0
     928:	00000038 	andeq	r0, r0, r8, lsr r0
     92c:	00001224 	andeq	r1, r0, r4, lsr #4
     930:	00000014 	andeq	r0, r0, r4, lsl r0
     934:	83080e41 	movwhi	r0, #36417	; 0x8e41
     938:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("dsb 0xF":::"memory");
     93c:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     940:	00000038 	andeq	r0, r0, r8, lsr r0
     944:	00001238 	andeq	r1, r0, r8, lsr r2
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN6)
     948:	00000014 	andeq	r0, r0, r4, lsl r0
     94c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     950:	00018e02 	andeq	r8, r1, r2, lsl #28
     954:	00000014 	andeq	r0, r0, r4, lsl r0
     958:	00000038 	andeq	r0, r0, r8, lsr r0
     95c:	0000124c 	andeq	r1, r0, ip, asr #4
     960:	00000014 	andeq	r0, r0, r4, lsl r0
     964:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("dsb 0xF":::"memory");
     968:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("isb 0xF":::"memory");
     96c:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN8)
     970:	00000038 	andeq	r0, r0, r8, lsr r0
     974:	00001260 	andeq	r1, r0, r0, ror #4
     978:	00000014 	andeq	r0, r0, r4, lsl r0
     97c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     980:	00018e02 	andeq	r8, r1, r2, lsl #28
     984:	00000014 	andeq	r0, r0, r4, lsl r0
     988:	00000038 	andeq	r0, r0, r8, lsr r0
     98c:	00001274 	andeq	r1, r0, r4, ror r2
  __ASM volatile ("dsb 0xF":::"memory");
     990:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     994:	83080e41 	movwhi	r0, #36417	; 0x8e41
     998:	00018e02 	andeq	r8, r1, r2, lsl #28
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN10)
     99c:	00000014 	andeq	r0, r0, r4, lsl r0
     9a0:	00000038 	andeq	r0, r0, r8, lsr r0
     9a4:	00001288 	andeq	r1, r0, r8, lsl #5
     9a8:	00000014 	andeq	r0, r0, r4, lsl r0
     9ac:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     9b4:	00000014 	andeq	r0, r0, r4, lsl r0
     9b8:	00000038 	andeq	r0, r0, r8, lsr r0
  __ASM volatile ("dsb 0xF":::"memory");
     9bc:	0000129c 	muleq	r0, ip, r2
  __ASM volatile ("isb 0xF":::"memory");
     9c0:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN11)
     9c4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9c8:	00018e02 	andeq	r8, r1, r2, lsl #28
     9cc:	00000014 	andeq	r0, r0, r4, lsl r0
     9d0:	00000038 	andeq	r0, r0, r8, lsr r0
     9d4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
     9d8:	00000014 	andeq	r0, r0, r4, lsl r0
     9dc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9e0:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("dsb 0xF":::"memory");
     9e4:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     9e8:	00000038 	andeq	r0, r0, r8, lsr r0
     9ec:	000012c4 	andeq	r1, r0, r4, asr #5
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN12)
     9f0:	00000014 	andeq	r0, r0, r4, lsl r0
     9f4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9f8:	00018e02 	andeq	r8, r1, r2, lsl #28
     9fc:	00000014 	andeq	r0, r0, r4, lsl r0
     a00:	00000038 	andeq	r0, r0, r8, lsr r0
     a04:	000012d8 	ldrdeq	r1, [r0], -r8
     a08:	00000014 	andeq	r0, r0, r4, lsl r0
     a0c:	83080e41 	movwhi	r0, #36417	; 0x8e41
  __ASM volatile ("dsb 0xF":::"memory");
     a10:	00018e02 	andeq	r8, r1, r2, lsl #28
  __ASM volatile ("isb 0xF":::"memory");
     a14:	00000014 	andeq	r0, r0, r4, lsl r0
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN13)
     a18:	00000038 	andeq	r0, r0, r8, lsr r0
     a1c:	000012ec 	andeq	r1, r0, ip, ror #5
     a20:	00000014 	andeq	r0, r0, r4, lsl r0
     a24:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a28:	00018e02 	andeq	r8, r1, r2, lsl #28
     a2c:	00000014 	andeq	r0, r0, r4, lsl r0
     a30:	00000038 	andeq	r0, r0, r8, lsr r0
     a34:	00001300 	andeq	r1, r0, r0, lsl #6
  __ASM volatile ("dsb 0xF":::"memory");
     a38:	00000014 	andeq	r0, r0, r4, lsl r0
  __ASM volatile ("isb 0xF":::"memory");
     a3c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a40:	00018e02 	andeq	r8, r1, r2, lsl #28
                    if (Reset == bM4_INTC_WUPEN_EIRQWUEN15)
     a44:	00000014 	andeq	r0, r0, r4, lsl r0
     a48:	00000038 	andeq	r0, r0, r8, lsr r0
     a4c:	00001314 	andeq	r1, r0, r4, lsl r3
     a50:	00000014 	andeq	r0, r0, r4, lsl r0
     a54:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a58:	00018e02 	andeq	r8, r1, r2, lsl #28
     a5c:	00000014 	andeq	r0, r0, r4, lsl r0
     a60:	00000038 	andeq	r0, r0, r8, lsr r0
  __ASM volatile ("dsb 0xF":::"memory");
     a64:	00001328 	andeq	r1, r0, r8, lsr #6
  __ASM volatile ("isb 0xF":::"memory");
     a68:	00000014 	andeq	r0, r0, r4, lsl r0
    en_result_t enRet = Ok;
     a6c:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     a70:	00018e02 	andeq	r8, r1, r2, lsl #28
    return enRet;
     a74:	00000014 	andeq	r0, r0, r4, lsl r0
        if (IS_VALID_WKUP_SRC(u32WakeupSrc))
     a78:	00000038 	andeq	r0, r0, r8, lsr r0
     a7c:	0000133c 	andeq	r1, r0, ip, lsr r3
     a80:	00000014 	andeq	r0, r0, r4, lsl r0
        else if (INT_MAX != stcIntSel->INTSEL)
     a84:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a88:	00018e02 	andeq	r8, r1, r2, lsl #28
     a8c:	00000014 	andeq	r0, r0, r4, lsl r0
     a90:	00000038 	andeq	r0, r0, r8, lsr r0
     a94:	00001350 	andeq	r1, r0, r0, asr r3
     a98:	00000014 	andeq	r0, r0, r4, lsl r0
     a9c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     aa0:	00018e02 	andeq	r8, r1, r2, lsl #28
     aa4:	00000014 	andeq	r0, r0, r4, lsl r0
     aa8:	00000038 	andeq	r0, r0, r8, lsr r0
  __ASM volatile ("dsb 0xF":::"memory");
     aac:	00001364 	andeq	r1, r0, r4, ror #6
  __ASM volatile ("isb 0xF":::"memory");
     ab0:	00000014 	andeq	r0, r0, r4, lsl r0
     ab4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ab8:	00018e02 	andeq	r8, r1, r2, lsl #28
     abc:	00000014 	andeq	r0, r0, r4, lsl r0
     ac0:	00000038 	andeq	r0, r0, r8, lsr r0
     ac4:	00001378 	andeq	r1, r0, r8, ror r3
     ac8:	00000014 	andeq	r0, r0, r4, lsl r0
     acc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ad0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ad4:	00000014 	andeq	r0, r0, r4, lsl r0
     ad8:	00000038 	andeq	r0, r0, r8, lsr r0
     adc:	0000138c 	andeq	r1, r0, ip, lsl #7
        NVIC->ISER[u8Cnt] = NVIC_ISER_BAK[u8Cnt];
     ae0:	00000014 	andeq	r0, r0, r4, lsl r0
     ae4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ae8:	00018e02 	andeq	r8, r1, r2, lsl #28
     aec:	00000014 	andeq	r0, r0, r4, lsl r0
     af0:	00000038 	andeq	r0, r0, r8, lsr r0
     af4:	000013a0 	andeq	r1, r0, r0, lsr #7
}
     af8:	00000014 	andeq	r0, r0, r4, lsl r0
     afc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b00:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     b04:	00000014 	andeq	r0, r0, r4, lsl r0
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b08:	00000038 	andeq	r0, r0, r8, lsr r0
     b0c:	000013b4 			; <UNDEFINED> instruction: 0x000013b4
     b10:	00000014 	andeq	r0, r0, r4, lsl r0
     b14:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b18:	00018e02 	andeq	r8, r1, r2, lsl #28
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b1c:	00000014 	andeq	r0, r0, r4, lsl r0
    if (((((pstcIrqRegiConf->enIntSrc/32u)*6u + 32u) > pstcIrqRegiConf->enIRQn) || \
     b20:	00000038 	andeq	r0, r0, r8, lsr r0
        (((pstcIrqRegiConf->enIntSrc/32u)*6u + 37u) < pstcIrqRegiConf->enIRQn)) && \
     b24:	000013c8 	andeq	r1, r0, r8, asr #7
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0)         +   \
     b28:	00000014 	andeq	r0, r0, r4, lsl r0
     b2c:	83080e41 	movwhi	r0, #36417	; 0x8e41
        if (0x1FFu == stcIntSel->INTSEL)
     b30:	00018e02 	andeq	r8, r1, r2, lsl #28
     b34:	00000014 	andeq	r0, r0, r4, lsl r0
     b38:	00000038 	andeq	r0, r0, r8, lsr r0
            enRet = ErrorUninitialized;
     b3c:	000013dc 	ldrdeq	r1, [r0], -ip
}
     b40:	00000014 	andeq	r0, r0, r4, lsl r0
            stcIntSel->INTSEL = pstcIrqRegiConf->enIntSrc;
     b44:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b48:	00018e02 	andeq	r8, r1, r2, lsl #28
            IrqHandler[pstcIrqRegiConf->enIRQn] = pstcIrqRegiConf->pfnCallback;
     b4c:	00000014 	andeq	r0, r0, r4, lsl r0
     b50:	00000038 	andeq	r0, r0, r8, lsr r0
     b54:	000013f0 	strdeq	r1, [r0], -r0
    en_result_t enRet = Ok;
     b58:	00000014 	andeq	r0, r0, r4, lsl r0
        enRet = ErrorInvalidParameter;
     b5c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b60:	00018e02 	andeq	r8, r1, r2, lsl #28
     b64:	00000014 	andeq	r0, r0, r4, lsl r0
    if ((enIRQn < Int000_IRQn) || (enIRQn > Int127_IRQn))
     b68:	00000038 	andeq	r0, r0, r8, lsr r0
     b6c:	00001404 	andeq	r1, r0, r4, lsl #8
        stcIntSel = (stc_intc_sel_field_t *)((uint32_t)(&M4_INTC->SEL0) + (4ul * enIRQn));
     b70:	00000014 	andeq	r0, r0, r4, lsl r0
        stcIntSel->INTSEL = 0x1FFu;
     b74:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b78:	00018e02 	andeq	r8, r1, r2, lsl #28
     b7c:	00000014 	andeq	r0, r0, r4, lsl r0
        IrqHandler[enIRQn] = NULL;
     b80:	00000038 	andeq	r0, r0, r8, lsr r0
     b84:	00001418 	andeq	r1, r0, r8, lsl r4
    en_result_t enRet = Ok;
     b88:	00000014 	andeq	r0, r0, r4, lsl r0
        enRet = ErrorInvalidParameter;
     b8c:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     b90:	00018e02 	andeq	r8, r1, r2, lsl #28
     b94:	00000014 	andeq	r0, r0, r4, lsl r0
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     b98:	00000038 	andeq	r0, r0, r8, lsr r0
     b9c:	0000142c 	andeq	r1, r0, ip, lsr #8
    *VSSELx |= (uint32_t)(1ul << (enIntSrc & 0x1Fu));
     ba0:	00000014 	andeq	r0, r0, r4, lsl r0
     ba4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bac:	00000014 	andeq	r0, r0, r4, lsl r0
}
     bb0:	00000038 	andeq	r0, r0, r8, lsr r0
     bb4:	00001440 	andeq	r1, r0, r0, asr #8
    VSSELx = (uint32_t *)(((uint32_t)&M4_INTC->VSSEL128) + (4u * (enIntSrc/32u)));
     bb8:	00000014 	andeq	r0, r0, r4, lsl r0
     bbc:	83080e41 	movwhi	r0, #36417	; 0x8e41
    *VSSELx &= ~(uint32_t)(1ul << (enIntSrc & 0x1Fu));
     bc0:	00018e02 	andeq	r8, r1, r2, lsl #28
     bc4:	00000014 	andeq	r0, r0, r4, lsl r0
     bc8:	00000038 	andeq	r0, r0, r8, lsr r0
     bcc:	00001454 	andeq	r1, r0, r4, asr r4
     bd0:	00000014 	andeq	r0, r0, r4, lsl r0
}
     bd4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     bd8:	00018e02 	andeq	r8, r1, r2, lsl #28
    if (0ul != (u32WakeupSrc & 0xFD000000ul))
     bdc:	00000014 	andeq	r0, r0, r4, lsl r0
     be0:	00000038 	andeq	r0, r0, r8, lsr r0
        M4_INTC->WUPEN |= u32WakeupSrc;
     be4:	00001468 	andeq	r1, r0, r8, ror #8
     be8:	00000014 	andeq	r0, r0, r4, lsl r0
    en_result_t enRet = Ok;
     bec:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     bf0:	00018e02 	andeq	r8, r1, r2, lsl #28
     bf4:	00000014 	andeq	r0, r0, r4, lsl r0
    if (0ul != (u32WakeupSrc & 0xFD000000u))
     bf8:	00000038 	andeq	r0, r0, r8, lsr r0
     bfc:	0000147c 	andeq	r1, r0, ip, ror r4
        M4_INTC->WUPEN &= ~u32WakeupSrc;
     c00:	00000014 	andeq	r0, r0, r4, lsl r0
     c04:	83080e41 	movwhi	r0, #36417	; 0x8e41
    en_result_t enRet = Ok;
     c08:	00018e02 	andeq	r8, r1, r2, lsl #28
        enRet = ErrorInvalidParameter;
     c0c:	00000014 	andeq	r0, r0, r4, lsl r0
}
     c10:	00000038 	andeq	r0, r0, r8, lsr r0
    M4_INTC->EVTER |= u32Event;
     c14:	00001490 	muleq	r0, r0, r4
     c18:	00000014 	andeq	r0, r0, r4, lsl r0
     c1c:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     c20:	00018e02 	andeq	r8, r1, r2, lsl #28
     c24:	00000014 	andeq	r0, r0, r4, lsl r0
    M4_INTC->EVTER &= ~u32Event;
     c28:	00000038 	andeq	r0, r0, r8, lsr r0
     c2c:	000014a4 	andeq	r1, r0, r4, lsr #9
     c30:	00000014 	andeq	r0, r0, r4, lsl r0
     c34:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     c38:	00018e02 	andeq	r8, r1, r2, lsl #28
     c3c:	00000014 	andeq	r0, r0, r4, lsl r0
    M4_INTC->IER |= u32Int;
     c40:	00000038 	andeq	r0, r0, r8, lsr r0
     c44:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
     c48:	00000014 	andeq	r0, r0, r4, lsl r0
}
     c4c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c50:	00018e02 	andeq	r8, r1, r2, lsl #28
    M4_INTC->IER &= ~u32Int;
     c54:	00000014 	andeq	r0, r0, r4, lsl r0
     c58:	00000038 	andeq	r0, r0, r8, lsr r0
     c5c:	000014cc 	andeq	r1, r0, ip, asr #9
     c60:	00000014 	andeq	r0, r0, r4, lsl r0
}
     c64:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c68:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     c6c:	00000014 	andeq	r0, r0, r4, lsl r0
    NMI_IrqHandler();
     c70:	00000038 	andeq	r0, r0, r8, lsr r0
{
     c74:	000014e0 	andeq	r1, r0, r0, ror #9
    HardFault_IrqHandler();
     c78:	00000014 	andeq	r0, r0, r4, lsl r0
{
     c7c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    MemManage_IrqHandler();
     c80:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     c84:	00000014 	andeq	r0, r0, r4, lsl r0
    BusFault_IrqHandler();
     c88:	00000038 	andeq	r0, r0, r8, lsr r0
{
     c8c:	000014f4 	strdeq	r1, [r0], -r4
    UsageFault_IrqHandler();
     c90:	00000014 	andeq	r0, r0, r4, lsl r0
{
     c94:	83080e41 	movwhi	r0, #36417	; 0x8e41
    SVC_IrqHandler();
     c98:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     c9c:	00000014 	andeq	r0, r0, r4, lsl r0
    DebugMon_IrqHandler();
     ca0:	00000038 	andeq	r0, r0, r8, lsr r0
{
     ca4:	00001508 	andeq	r1, r0, r8, lsl #10
    PendSV_IrqHandler();
     ca8:	00000014 	andeq	r0, r0, r4, lsl r0
{
     cac:	83080e41 	movwhi	r0, #36417	; 0x8e41
    SysTick_IrqHandler();
     cb0:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     cb4:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int000_IRQn])
     cb8:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int000_IRQn]();
     cbc:	0000151c 	andeq	r1, r0, ip, lsl r5
}
     cc0:	00000014 	andeq	r0, r0, r4, lsl r0
{
     cc4:	83080e41 	movwhi	r0, #36417	; 0x8e41
    if (NULL != IrqHandler[Int001_IRQn])
     cc8:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int001_IRQn]();
     ccc:	00000014 	andeq	r0, r0, r4, lsl r0
}
     cd0:	00000038 	andeq	r0, r0, r8, lsr r0
{
     cd4:	00001530 	andeq	r1, r0, r0, lsr r5
    if (NULL != IrqHandler[Int002_IRQn])
     cd8:	00000014 	andeq	r0, r0, r4, lsl r0
        IrqHandler[Int002_IRQn]();
     cdc:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     ce0:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     ce4:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int003_IRQn])
     ce8:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int003_IRQn]();
     cec:	00001544 	andeq	r1, r0, r4, asr #10
}
     cf0:	00000014 	andeq	r0, r0, r4, lsl r0
{
     cf4:	83080e41 	movwhi	r0, #36417	; 0x8e41
    if (NULL != IrqHandler[Int004_IRQn])
     cf8:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int004_IRQn]();
     cfc:	00000014 	andeq	r0, r0, r4, lsl r0
}
     d00:	00000038 	andeq	r0, r0, r8, lsr r0
{
     d04:	00001558 	andeq	r1, r0, r8, asr r5
    if (NULL != IrqHandler[Int005_IRQn])
     d08:	00000014 	andeq	r0, r0, r4, lsl r0
        IrqHandler[Int005_IRQn]();
     d0c:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     d10:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     d14:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int006_IRQn])
     d18:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int006_IRQn]();
     d1c:	0000156c 	andeq	r1, r0, ip, ror #10
}
     d20:	00000014 	andeq	r0, r0, r4, lsl r0
{
     d24:	83080e41 	movwhi	r0, #36417	; 0x8e41
    if (NULL != IrqHandler[Int007_IRQn])
     d28:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int007_IRQn]();
     d2c:	00000014 	andeq	r0, r0, r4, lsl r0
}
     d30:	00000038 	andeq	r0, r0, r8, lsr r0
{
     d34:	00001580 	andeq	r1, r0, r0, lsl #11
    if (NULL != IrqHandler[Int008_IRQn])
     d38:	00000014 	andeq	r0, r0, r4, lsl r0
        IrqHandler[Int008_IRQn]();
     d3c:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     d40:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     d44:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int009_IRQn])
     d48:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int009_IRQn]();
     d4c:	00001594 	muleq	r0, r4, r5
}
     d50:	00000014 	andeq	r0, r0, r4, lsl r0
{
     d54:	83080e41 	movwhi	r0, #36417	; 0x8e41
    if (NULL != IrqHandler[Int010_IRQn])
     d58:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int010_IRQn]();
     d5c:	00000014 	andeq	r0, r0, r4, lsl r0
}
     d60:	00000038 	andeq	r0, r0, r8, lsr r0
{
     d64:	000015a8 	andeq	r1, r0, r8, lsr #11
    if (NULL != IrqHandler[Int011_IRQn])
     d68:	00000014 	andeq	r0, r0, r4, lsl r0
        IrqHandler[Int011_IRQn]();
     d6c:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     d70:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     d74:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int012_IRQn])
     d78:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int012_IRQn]();
     d7c:	000015bc 			; <UNDEFINED> instruction: 0x000015bc
}
     d80:	00000014 	andeq	r0, r0, r4, lsl r0
{
     d84:	83080e41 	movwhi	r0, #36417	; 0x8e41
    if (NULL != IrqHandler[Int013_IRQn])
     d88:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int013_IRQn]();
     d8c:	00000014 	andeq	r0, r0, r4, lsl r0
}
     d90:	00000038 	andeq	r0, r0, r8, lsr r0
{
     d94:	000015d0 	ldrdeq	r1, [r0], -r0
    if (NULL != IrqHandler[Int014_IRQn])
     d98:	00000014 	andeq	r0, r0, r4, lsl r0
        IrqHandler[Int014_IRQn]();
     d9c:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     da0:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     da4:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int015_IRQn])
     da8:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int015_IRQn]();
     dac:	000015e4 	andeq	r1, r0, r4, ror #11
}
     db0:	00000014 	andeq	r0, r0, r4, lsl r0
{
     db4:	83080e41 	movwhi	r0, #36417	; 0x8e41
    if (NULL != IrqHandler[Int016_IRQn])
     db8:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int016_IRQn]();
     dbc:	00000014 	andeq	r0, r0, r4, lsl r0
}
     dc0:	00000038 	andeq	r0, r0, r8, lsr r0
{
     dc4:	000015f8 	strdeq	r1, [r0], -r8
    if (NULL != IrqHandler[Int017_IRQn])
     dc8:	00000014 	andeq	r0, r0, r4, lsl r0
        IrqHandler[Int017_IRQn]();
     dcc:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     dd0:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     dd4:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int018_IRQn])
     dd8:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int018_IRQn]();
     ddc:	0000160c 	andeq	r1, r0, ip, lsl #12
}
     de0:	00000014 	andeq	r0, r0, r4, lsl r0
{
     de4:	83080e41 	movwhi	r0, #36417	; 0x8e41
    if (NULL != IrqHandler[Int019_IRQn])
     de8:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int019_IRQn]();
     dec:	00000014 	andeq	r0, r0, r4, lsl r0
}
     df0:	00000038 	andeq	r0, r0, r8, lsr r0
{
     df4:	00001620 	andeq	r1, r0, r0, lsr #12
    if (NULL != IrqHandler[Int020_IRQn])
     df8:	00000014 	andeq	r0, r0, r4, lsl r0
        IrqHandler[Int020_IRQn]();
     dfc:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     e00:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     e04:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int021_IRQn])
     e08:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int021_IRQn]();
     e0c:	00001634 	andeq	r1, r0, r4, lsr r6
}
     e10:	00000190 	muleq	r0, r0, r1
{
     e14:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    if (NULL != IrqHandler[Int022_IRQn])
     e18:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int022_IRQn]();
     e1c:	00000014 	andeq	r0, r0, r4, lsl r0
}
     e20:	00000038 	andeq	r0, r0, r8, lsr r0
{
     e24:	000017c4 	andeq	r1, r0, r4, asr #15
    if (NULL != IrqHandler[Int023_IRQn])
     e28:	0000037e 	andeq	r0, r0, lr, ror r3
        IrqHandler[Int023_IRQn]();
     e2c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
}
     e30:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     e34:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int024_IRQn])
     e38:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int024_IRQn]();
     e3c:	00001b42 	andeq	r1, r0, r2, asr #22
}
     e40:	000000f6 	strdeq	r0, [r0], -r6
{
     e44:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    if (NULL != IrqHandler[Int025_IRQn])
     e48:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int025_IRQn]();
     e4c:	00000014 	andeq	r0, r0, r4, lsl r0
}
     e50:	00000038 	andeq	r0, r0, r8, lsr r0
{
     e54:	00001c38 	andeq	r1, r0, r8, lsr ip
    if (NULL != IrqHandler[Int026_IRQn])
     e58:	00000384 	andeq	r0, r0, r4, lsl #7
        IrqHandler[Int026_IRQn]();
     e5c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
}
     e60:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     e64:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int027_IRQn])
     e68:	00000038 	andeq	r0, r0, r8, lsr r0
        IrqHandler[Int027_IRQn]();
     e6c:	00001fbc 			; <UNDEFINED> instruction: 0x00001fbc
}
     e70:	00000190 	muleq	r0, r0, r1
{
     e74:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    if (NULL != IrqHandler[Int028_IRQn])
     e78:	00018e02 	andeq	r8, r1, r2, lsl #28
        IrqHandler[Int028_IRQn]();
     e7c:	00000018 	andeq	r0, r0, r8, lsl r0
}
     e80:	00000038 	andeq	r0, r0, r8, lsr r0
{
     e84:	0000214c 	andeq	r2, r0, ip, asr #2
    if (NULL != IrqHandler[Int029_IRQn])
     e88:	00000338 	andeq	r0, r0, r8, lsr r3
        IrqHandler[Int029_IRQn]();
     e8c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
}
     e90:	86038504 	strhi	r8, [r3], -r4, lsl #10
{
     e94:	00018e02 	andeq	r8, r1, r2, lsl #28
    if (NULL != IrqHandler[Int030_IRQn])
     e98:	00000018 	andeq	r0, r0, r8, lsl r0
        IrqHandler[Int030_IRQn]();
     e9c:	00000038 	andeq	r0, r0, r8, lsr r0
}
     ea0:	00002484 	andeq	r2, r0, r4, lsl #9
{
     ea4:	0000029c 	muleq	r0, ip, r2
    if (NULL != IrqHandler[Int031_IRQn])
     ea8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
        IrqHandler[Int031_IRQn]();
     eac:	86038504 	strhi	r8, [r3], -r4, lsl #10
}
     eb0:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     eb4:	00000018 	andeq	r0, r0, r8, lsl r0
    if (NULL != IrqHandler[Int032_IRQn])
     eb8:	00000038 	andeq	r0, r0, r8, lsr r0
     ebc:	00002720 	andeq	r2, r0, r0, lsr #14
}
     ec0:	00000234 	andeq	r0, r0, r4, lsr r2
     ec4:	83100e41 	tsthi	r0, #1040	; 0x410
{
     ec8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    if (NULL != IrqHandler[Int033_IRQn])
     ecc:	00018e02 	andeq	r8, r1, r2, lsl #28
     ed0:	00000018 	andeq	r0, r0, r8, lsl r0
}
     ed4:	00000038 	andeq	r0, r0, r8, lsr r0
     ed8:	00002954 	andeq	r2, r0, r4, asr r9
{
     edc:	00000118 	andeq	r0, r0, r8, lsl r1
    if (NULL != IrqHandler[Int034_IRQn])
     ee0:	83100e41 	tsthi	r0, #1040	; 0x410
     ee4:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
}
     ee8:	00018e02 	andeq	r8, r1, r2, lsl #28
     eec:	00000014 	andeq	r0, r0, r4, lsl r0
{
     ef0:	00000038 	andeq	r0, r0, r8, lsr r0
    if (NULL != IrqHandler[Int035_IRQn])
     ef4:	00002a6c 	andeq	r2, r0, ip, ror #20
     ef8:	00000230 	andeq	r0, r0, r0, lsr r2
}
     efc:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     f00:	00018e02 	andeq	r8, r1, r2, lsl #28
{
     f04:	00000014 	andeq	r0, r0, r4, lsl r0
    if (NULL != IrqHandler[Int036_IRQn])
     f08:	00000038 	andeq	r0, r0, r8, lsr r0
     f0c:	00002c9c 	muleq	r0, ip, ip
}
     f10:	00000294 	muleq	r0, r4, r2
     f14:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
{
     f18:	00018e02 	andeq	r8, r1, r2, lsl #28
    if (NULL != IrqHandler[Int037_IRQn])
     f1c:	00000018 	andeq	r0, r0, r8, lsl r0
     f20:	00000038 	andeq	r0, r0, r8, lsr r0
}
     f24:	00002f30 	andeq	r2, r0, r0, lsr pc
     f28:	00000140 	andeq	r0, r0, r0, asr #2
{
     f2c:	83100e41 	tsthi	r0, #1040	; 0x410
    if (NULL != IrqHandler[Int038_IRQn])
     f30:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     f34:	00018e02 	andeq	r8, r1, r2, lsl #28
}
     f38:	00000014 	andeq	r0, r0, r4, lsl r0
     f3c:	00000038 	andeq	r0, r0, r8, lsr r0
{
     f40:	00003070 	andeq	r3, r0, r0, ror r0
    if (NULL != IrqHandler[Int039_IRQn])
     f44:	000000b8 	strheq	r0, [r0], -r8
     f48:	83080e41 	movwhi	r0, #36417	; 0x8e41
}
     f4c:	00018e02 	andeq	r8, r1, r2, lsl #28
     f50:	0000000c 	andeq	r0, r0, ip
{
     f54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    if (NULL != IrqHandler[Int040_IRQn])
     f58:	7c020001 	stcvc	0, cr0, [r2], {1}
     f5c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
}
     f60:	00000020 	andeq	r0, r0, r0, lsr #32
     f64:	00000f50 	andeq	r0, r0, r0, asr pc
{
     f68:	00003128 	andeq	r3, r0, r8, lsr #2
    if (NULL != IrqHandler[Int041_IRQn])
     f6c:	000000e4 	andeq	r0, r0, r4, ror #1
     f70:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
}
     f74:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f78:	02018702 	andeq	r8, r1, #524288	; 0x80000
{
     f7c:	c5c6c76c 	strbgt	ip, [r6, #1900]	; 0x76c
    if (NULL != IrqHandler[Int042_IRQn])
     f80:	00000ec4 	andeq	r0, r0, r4, asr #29
     f84:	00000024 	andeq	r0, r0, r4, lsr #32
}
     f88:	00000f50 	andeq	r0, r0, r0, asr pc
     f8c:	0000320c 	andeq	r3, r0, ip, lsl #4
{
     f90:	000000c0 	andeq	r0, r0, r0, asr #1
    if (NULL != IrqHandler[Int043_IRQn])
     f94:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f98:	86088509 	strhi	r8, [r8], -r9, lsl #10
}
     f9c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     fa0:	8a048905 	bhi	1233bc <__ram_ret_data_start+0x11fb2c>
{
     fa4:	8e028b03 	vmlahi.f64	d8, d2, d3
    if (NULL != IrqHandler[Int044_IRQn])
     fa8:	00000001 	andeq	r0, r0, r1
     fac:	0000000c 	andeq	r0, r0, ip
}
     fb0:	00000f50 	andeq	r0, r0, r0, asr pc
     fb4:	000032cc 	andeq	r3, r0, ip, asr #5
{
     fb8:	00000044 	andeq	r0, r0, r4, asr #32
    if (NULL != IrqHandler[Int045_IRQn])
     fbc:	0000000c 	andeq	r0, r0, ip
     fc0:	00000f50 	andeq	r0, r0, r0, asr pc
}
     fc4:	00003310 	andeq	r3, r0, r0, lsl r3
     fc8:	00000038 	andeq	r0, r0, r8, lsr r0
{
     fcc:	0000000c 	andeq	r0, r0, ip
    if (NULL != IrqHandler[Int046_IRQn])
     fd0:	00000f50 	andeq	r0, r0, r0, asr pc
     fd4:	00003348 	andeq	r3, r0, r8, asr #6
}
     fd8:	00000010 	andeq	r0, r0, r0, lsl r0
     fdc:	0000000c 	andeq	r0, r0, ip
{
     fe0:	00000f50 	andeq	r0, r0, r0, asr pc
    if (NULL != IrqHandler[Int047_IRQn])
     fe4:	00003358 	andeq	r3, r0, r8, asr r3
     fe8:	00000010 	andeq	r0, r0, r0, lsl r0
}
     fec:	0000000c 	andeq	r0, r0, ip
     ff0:	00000f50 	andeq	r0, r0, r0, asr pc
{
     ff4:	00003368 	andeq	r3, r0, r8, ror #6
    if (NULL != IrqHandler[Int048_IRQn])
     ff8:	0000000e 	andeq	r0, r0, lr
     ffc:	0000000c 	andeq	r0, r0, ip
}
    1000:	00000f50 	andeq	r0, r0, r0, asr pc
    1004:	00003376 	andeq	r3, r0, r6, ror r3
{
    1008:	00000016 	andeq	r0, r0, r6, lsl r0
    if (NULL != IrqHandler[Int049_IRQn])
    100c:	0000000c 	andeq	r0, r0, ip
    1010:	00000f50 	andeq	r0, r0, r0, asr pc
}
    1014:	0000338c 	andeq	r3, r0, ip, lsl #7
    1018:	00000014 	andeq	r0, r0, r4, lsl r0
{
    101c:	0000000c 	andeq	r0, r0, ip
    if (NULL != IrqHandler[Int050_IRQn])
    1020:	00000f50 	andeq	r0, r0, r0, asr pc
    1024:	000033a0 	andeq	r3, r0, r0, lsr #7
}
    1028:	00000018 	andeq	r0, r0, r8, lsl r0
    102c:	00000018 	andeq	r0, r0, r8, lsl r0
{
    1030:	00000f50 	andeq	r0, r0, r0, asr pc
    if (NULL != IrqHandler[Int051_IRQn])
    1034:	000033b8 			; <UNDEFINED> instruction: 0x000033b8
    1038:	00000024 	andeq	r0, r0, r4, lsr #32
}
    103c:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
    1040:	0ec44e01 	cdpeq	14, 12, cr4, cr4, cr1, {0}
{
    1044:	00000000 	andeq	r0, r0, r0
    if (NULL != IrqHandler[Int052_IRQn])
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	00000f50 	andeq	r0, r0, r0, asr pc
}
    1050:	000033dc 	ldrdeq	r3, [r0], -ip
    1054:	00000014 	andeq	r0, r0, r4, lsl r0
{
    1058:	0000000c 	andeq	r0, r0, ip
    if (NULL != IrqHandler[Int053_IRQn])
    105c:	00000f50 	andeq	r0, r0, r0, asr pc
    1060:	000033f0 	strdeq	r3, [r0], -r0
}
    1064:	00000014 	andeq	r0, r0, r4, lsl r0
    1068:	0000000c 	andeq	r0, r0, ip
{
    106c:	00000f50 	andeq	r0, r0, r0, asr pc
    if (NULL != IrqHandler[Int054_IRQn])
    1070:	00003404 	andeq	r3, r0, r4, lsl #8
    1074:	00000014 	andeq	r0, r0, r4, lsl r0
}
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00000f50 	andeq	r0, r0, r0, asr pc
{
    1080:	00003418 	andeq	r3, r0, r8, lsl r4
    if (NULL != IrqHandler[Int055_IRQn])
    1084:	0000004c 	andeq	r0, r0, ip, asr #32
    1088:	00000020 	andeq	r0, r0, r0, lsr #32
}
    108c:	00000f50 	andeq	r0, r0, r0, asr pc
    1090:	00003464 	andeq	r3, r0, r4, ror #8
{
    1094:	00000064 	andeq	r0, r0, r4, rrx
    if (NULL != IrqHandler[Int056_IRQn])
    1098:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
    109c:	86038504 	strhi	r8, [r3], -r4, lsl #10
}
    10a0:	6c018702 	stcvs	7, cr8, [r1], {2}
    10a4:	c4c5c6c7 	strbgt	ip, [r5], #1735	; 0x6c7
{
    10a8:	0000000e 	andeq	r0, r0, lr
    if (NULL != IrqHandler[Int057_IRQn])
    10ac:	0000000c 	andeq	r0, r0, ip
    10b0:	00000f50 	andeq	r0, r0, r0, asr pc
}
    10b4:	000034c8 	andeq	r3, r0, r8, asr #9
    10b8:	00000028 	andeq	r0, r0, r8, lsr #32
{
    10bc:	0000000c 	andeq	r0, r0, ip
    if (NULL != IrqHandler[Int058_IRQn])
    10c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10c4:	7c020001 	stcvc	0, cr0, [r2], {1}
}
    10c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10cc:	00000014 	andeq	r0, r0, r4, lsl r0
{
    10d0:	000010bc 	strheq	r1, [r0], -ip
    if (NULL != IrqHandler[Int059_IRQn])
    10d4:	000034f0 	strdeq	r3, [r0], -r0
    10d8:	00000038 	andeq	r0, r0, r8, lsr r0
}
    10dc:	55080e41 	strpl	r0, [r8, #-3649]	; 0xfffff1bf
    10e0:	0000000e 	andeq	r0, r0, lr
{
    10e4:	0000000c 	andeq	r0, r0, ip
    if (NULL != IrqHandler[Int060_IRQn])
    10e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10ec:	7c020001 	stcvc	0, cr0, [r2], {1}
}
    10f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10f4:	0000000c 	andeq	r0, r0, ip
{
    10f8:	000010e4 	andeq	r1, r0, r4, ror #1
    if (NULL != IrqHandler[Int061_IRQn])
    10fc:	00003528 	andeq	r3, r0, r8, lsr #10
    1100:	00000030 	andeq	r0, r0, r0, lsr r0
}
    1104:	0000000c 	andeq	r0, r0, ip
    1108:	000010e4 	andeq	r1, r0, r4, ror #1
{
    110c:	00003558 	andeq	r3, r0, r8, asr r5
    if (NULL != IrqHandler[Int062_IRQn])
    1110:	00000014 	andeq	r0, r0, r4, lsl r0
    1114:	0000000c 	andeq	r0, r0, ip
}
    1118:	000010e4 	andeq	r1, r0, r4, ror #1
    111c:	0000356c 	andeq	r3, r0, ip, ror #10
{
    1120:	00000018 	andeq	r0, r0, r8, lsl r0
    if (NULL != IrqHandler[Int063_IRQn])
    1124:	0000000c 	andeq	r0, r0, ip
    1128:	000010e4 	andeq	r1, r0, r4, ror #1
}
    112c:	00003584 	andeq	r3, r0, r4, lsl #11
    1130:	00000038 	andeq	r0, r0, r8, lsr r0
{
    1134:	0000000c 	andeq	r0, r0, ip
    if (NULL != IrqHandler[Int064_IRQn])
    1138:	000010e4 	andeq	r1, r0, r4, ror #1
    113c:	000035bc 			; <UNDEFINED> instruction: 0x000035bc
}
    1140:	00000018 	andeq	r0, r0, r8, lsl r0
    1144:	0000000c 	andeq	r0, r0, ip
{
    1148:	000010e4 	andeq	r1, r0, r4, ror #1
    if (NULL != IrqHandler[Int065_IRQn])
    114c:	000035d4 	ldrdeq	r3, [r0], -r4
    1150:	000000a0 	andeq	r0, r0, r0, lsr #1
}
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	000010e4 	andeq	r1, r0, r4, ror #1
{
    115c:	00003674 	andeq	r3, r0, r4, ror r6
    if (NULL != IrqHandler[Int066_IRQn])
    1160:	00000010 	andeq	r0, r0, r0, lsl r0
    1164:	00000014 	andeq	r0, r0, r4, lsl r0
}
    1168:	000010e4 	andeq	r1, r0, r4, ror #1
    116c:	00003684 	andeq	r3, r0, r4, lsl #13
{
    1170:	00000010 	andeq	r0, r0, r0, lsl r0
    if (NULL != IrqHandler[Int067_IRQn])
    1174:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1178:	00018e02 	andeq	r8, r1, r2, lsl #28
}
    117c:	0000000c 	andeq	r0, r0, ip
    1180:	000010e4 	andeq	r1, r0, r4, ror #1
{
    1184:	00003694 	muleq	r0, r4, r6
    if (NULL != IrqHandler[Int068_IRQn])
    1188:	00000014 	andeq	r0, r0, r4, lsl r0
    118c:	0000000c 	andeq	r0, r0, ip
}
    1190:	000010e4 	andeq	r1, r0, r4, ror #1
    1194:	000036a8 	andeq	r3, r0, r8, lsr #13
{
    1198:	00000018 	andeq	r0, r0, r8, lsl r0
    if (NULL != IrqHandler[Int069_IRQn])
    119c:	0000000c 	andeq	r0, r0, ip
    11a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
}
    11a4:	7c020001 	stcvc	0, cr0, [r2], {1}
    11a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
{
    11ac:	00000018 	andeq	r0, r0, r8, lsl r0
    if (NULL != IrqHandler[Int070_IRQn])
    11b0:	0000119c 	muleq	r0, ip, r1
    11b4:	000036c0 	andeq	r3, r0, r0, asr #13
}
    11b8:	0000013c 	andeq	r0, r0, ip, lsr r1
    11bc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
{
    11c0:	41018e02 	tstmi	r1, r2, lsl #28
    if (NULL != IrqHandler[Int071_IRQn])
    11c4:	0000100e 	andeq	r1, r0, lr

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000001e 	andeq	r0, r0, lr, lsl r0
   4:	00000022 	andeq	r0, r0, r2, lsr #32
   8:	00000022 	andeq	r0, r0, r2, lsr #32
   c:	0000003c 	andeq	r0, r0, ip, lsr r0
	...
