-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
-- Date        : Thu May 28 12:56:54 2015
-- Host        : TELOPS210 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim d:/Telops/fir-00251-Common/IP/video_mgt/video_mgt_funcsim.vhdl
-- Design      : video_mgt
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tfbg676-1
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_AXI_TO_LL__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    TX_SOF_N : out STD_LOGIC;
    new_pkt_r : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_DST_RDY_N : in STD_LOGIC;
    S_AXI_TX_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_AXI_TO_LL__parameterized0\ : entity is "video_mgt_AXI_TO_LL";
end \video_mgtvideo_mgt_AXI_TO_LL__parameterized0\;

architecture STRUCTURE of \video_mgtvideo_mgt_AXI_TO_LL__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
new_pkt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => new_pkt_r,
      Q => \^o1\,
      R => \<const0>\
    );
tx_sof_n_pipeline_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \^o1\,
      I1 => TX_DST_RDY_N,
      I2 => S_AXI_TX_TVALID,
      O => TX_SOF_N
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_CHANNEL_ERR_DETECT is
  port (
    SOFT_ERR : out STD_LOGIC;
    HARD_ERR : out STD_LOGIC;
    RESET_CHANNEL : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    POWER_DOWN : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end video_mgtvideo_mgt_CHANNEL_ERR_DETECT;

architecture STRUCTURE of video_mgtvideo_mgt_CHANNEL_ERR_DETECT is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal RESET_CHANNEL_Buffer0 : STD_LOGIC;
  signal channel_hard_err_c : STD_LOGIC;
  signal channel_soft_err_c : STD_LOGIC;
  signal hard_err_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal lane_up_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \n_0_soft_err_r_reg[0]\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
begin
CHANNEL_HARD_ERR_Buffer_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => hard_err_r(1),
      I1 => hard_err_r(0),
      O => channel_hard_err_c
    );
CHANNEL_HARD_ERR_Buffer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => channel_hard_err_c,
      Q => HARD_ERR,
      R => \<const0>\
    );
CHANNEL_SOFT_ERR_Buffer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_0_in,
      I1 => p_1_in2_in,
      I2 => \n_0_soft_err_r_reg[0]\,
      I3 => \n_0_soft_err_r_reg[3]\,
      O => channel_soft_err_c
    );
CHANNEL_SOFT_ERR_Buffer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => channel_soft_err_c,
      Q => SOFT_ERR,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
RESET_CHANNEL_Buffer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => POWER_DOWN,
      I1 => lane_up_r(1),
      I2 => lane_up_r(0),
      O => RESET_CHANNEL_Buffer0
    );
RESET_CHANNEL_Buffer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => RESET_CHANNEL_Buffer0,
      Q => RESET_CHANNEL,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\hard_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I6(1),
      Q => hard_err_r(0),
      R => \<const0>\
    );
\hard_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I6(0),
      Q => hard_err_r(1),
      R => \<const0>\
    );
\lane_up_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I5(1),
      Q => lane_up_r(0),
      R => \<const0>\
    );
\lane_up_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I5(0),
      Q => lane_up_r(1),
      R => \<const0>\
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I4(3),
      Q => \n_0_soft_err_r_reg[0]\,
      R => \<const0>\
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I4(2),
      Q => p_0_in,
      R => \<const0>\
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I4(1),
      Q => p_1_in2_in,
      R => \<const0>\
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I4(0),
      Q => \n_0_soft_err_r_reg[3]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_CHANNEL_INIT_SM is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    EN_CHAN_SYNC : out STD_LOGIC;
    GEN_VER : out STD_LOGIC;
    O6 : out STD_LOGIC;
    START_RX : out STD_LOGIC;
    RESET : out STD_LOGIC;
    new_pkt_r : out STD_LOGIC;
    R : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    sys_reset_out : in STD_LOGIC;
    good_as_r0 : in STD_LOGIC;
    txver_count_r0 : in STD_LOGIC;
    S_AXI_TX_TLAST : in STD_LOGIC;
    I3 : in STD_LOGIC;
    TX_DST_RDY_N : in STD_LOGIC;
    S_AXI_TX_TVALID : in STD_LOGIC;
    RESET_CHANNEL : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end video_mgtvideo_mgt_CHANNEL_INIT_SM;

architecture STRUCTURE of video_mgtvideo_mgt_CHANNEL_INIT_SM is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^gen_ver\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^start_rx\ : STD_LOGIC;
  signal START_RX_Buffer0 : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal all_ch_bond_done_r : STD_LOGIC;
  signal all_channel_bond_load_r : STD_LOGIC;
  signal all_lanes_v_r : STD_LOGIC;
  signal bad_as_r : STD_LOGIC;
  signal bad_v_r : STD_LOGIC;
  signal bad_v_r0 : STD_LOGIC;
  signal bond_passed_r : STD_LOGIC;
  signal bonding_watchdog_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal bonding_watchdog_r0 : STD_LOGIC;
  signal ch_bond_done_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal channel_bond_load_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal channel_bond_r : STD_LOGIC;
  signal check_bond_r : STD_LOGIC;
  signal four_as_r : STD_LOGIC;
  signal \free_count_r_reg__0\ : STD_LOGIC_VECTOR ( 0 to 10 );
  signal good_as_r : STD_LOGIC;
  signal got_first_v_r : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \n_0_a_count_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_a_count_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_a_count_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_a_count_r_reg[1]\ : STD_LOGIC;
  signal \n_0_a_count_r_reg[2]\ : STD_LOGIC;
  signal n_0_all_ch_bond_done_r_i_1 : STD_LOGIC;
  signal n_0_all_channel_bond_load_r_i_1 : STD_LOGIC;
  signal \n_0_bonding_watchdog_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_bonding_watchdog_r_reg[14]_srl15_i_2\ : STD_LOGIC;
  signal \n_0_bonding_watchdog_r_reg[14]_srl15_i_3\ : STD_LOGIC;
  signal \n_0_free_count_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[9]_i_1\ : STD_LOGIC;
  signal n_0_got_first_v_r_i_1 : STD_LOGIC;
  signal n_0_reset_lanes_flop_0_i_i_2 : STD_LOGIC;
  signal \n_0_rxver_count_r_reg[1]_srl2\ : STD_LOGIC;
  signal \n_0_rxver_count_r_reg[1]_srl2_i_1\ : STD_LOGIC;
  signal \n_0_txver_count_r_reg[6]_srl7\ : STD_LOGIC;
  signal \n_0_v_count_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_verify_watchdog_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_verify_watchdog_r_reg[14]_srl15_i_1\ : STD_LOGIC;
  signal next_channel_bond_c : STD_LOGIC;
  signal next_check_bond_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_verify_c : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ready_r : STD_LOGIC;
  signal ready_r2 : STD_LOGIC;
  signal rxver_count_r : STD_LOGIC_VECTOR ( 2 to 2 );
  signal txver_count_r : STD_LOGIC_VECTOR ( 7 to 7 );
  signal v_count_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal verify_watchdog_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal wait_for_lane_up_r : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of START_RX_Buffer_i_1 : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of START_RX_Buffer_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \a_count_r[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \a_count_r[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of bad_v_r_i_1 : label is "soft_lutpair130";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bonding_watchdog_r_reg[14]_srl15\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/bonding_watchdog_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \bonding_watchdog_r_reg[14]_srl15\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/bonding_watchdog_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \bonding_watchdog_r_reg[14]_srl15_i_3\ : label is "soft_lutpair129";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of en_chan_sync_flop_i : label is "FD";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \free_count_r[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \free_count_r[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \free_count_r[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \free_count_r[4]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \free_count_r[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \free_count_r[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \free_count_r[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \free_count_r[9]_i_1\ : label is "soft_lutpair132";
  attribute counter : integer;
  attribute counter of \free_count_r_reg[0]\ : label is 29;
  attribute counter of \free_count_r_reg[10]\ : label is 29;
  attribute counter of \free_count_r_reg[1]\ : label is 29;
  attribute counter of \free_count_r_reg[2]\ : label is 29;
  attribute counter of \free_count_r_reg[3]\ : label is 29;
  attribute counter of \free_count_r_reg[4]\ : label is 29;
  attribute counter of \free_count_r_reg[5]\ : label is 29;
  attribute counter of \free_count_r_reg[6]\ : label is 29;
  attribute counter of \free_count_r_reg[7]\ : label is 29;
  attribute counter of \free_count_r_reg[8]\ : label is 29;
  attribute counter of \free_count_r_reg[9]\ : label is 29;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of reset_lanes_flop_0_i_i_2 : label is "soft_lutpair125";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_1_i : label is "FD";
  attribute srl_bus_name of \rxver_count_r_reg[1]_srl2\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/rxver_count_r_reg ";
  attribute srl_name of \rxver_count_r_reg[1]_srl2\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2 ";
  attribute srl_bus_name of \txver_count_r_reg[6]_srl7\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/txver_count_r_reg ";
  attribute srl_name of \txver_count_r_reg[6]_srl7\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7 ";
  attribute srl_bus_name of \v_count_r_reg[14]_srl15\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/v_count_r_reg ";
  attribute srl_name of \v_count_r_reg[14]_srl15\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \v_count_r_reg[14]_srl15_i_1\ : label is "soft_lutpair130";
  attribute srl_bus_name of \verify_watchdog_r_reg[14]_srl15\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg ";
  attribute srl_name of \verify_watchdog_r_reg[14]_srl15\ : label is "U0/\video_mgt_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15 ";
begin
  GEN_VER <= \^gen_ver\;
  O6 <= \^o6\;
  START_RX <= \^start_rx\;
CHANNEL_UP_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => ready_r2,
      Q => \^o6\,
      R => \<const0>\
    );
FRAME_ERR_Buffer_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^start_rx\,
      O => RESET
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
START_RX_Buffer_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_for_lane_up_r,
      O => START_RX_Buffer0
    );
START_RX_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => START_RX_Buffer0,
      Q => \^start_rx\,
      R => sys_reset_out
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
\a_count_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => four_as_r,
      I1 => good_as_r,
      I2 => \n_0_a_count_r_reg[2]\,
      I3 => \n_0_a_count_r_reg[1]\,
      I4 => check_bond_r,
      O => \n_0_a_count_r[0]_i_1\
    );
\a_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => \n_0_a_count_r_reg[1]\,
      I1 => good_as_r,
      I2 => \n_0_a_count_r_reg[2]\,
      I3 => check_bond_r,
      O => \n_0_a_count_r[1]_i_1\
    );
\a_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_a_count_r_reg[2]\,
      I1 => good_as_r,
      I2 => check_bond_r,
      O => \n_0_a_count_r[2]_i_1\
    );
\a_count_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_a_count_r[0]_i_1\,
      Q => four_as_r,
      R => \<const0>\
    );
\a_count_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_a_count_r[1]_i_1\,
      Q => \n_0_a_count_r_reg[1]\,
      R => \<const0>\
    );
\a_count_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_a_count_r[2]_i_1\,
      Q => \n_0_a_count_r_reg[2]\,
      R => \<const0>\
    );
all_ch_bond_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => channel_bond_r,
      I1 => ch_bond_done_r(0),
      I2 => ch_bond_done_r(1),
      O => n_0_all_ch_bond_done_r_i_1
    );
all_ch_bond_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_all_ch_bond_done_r_i_1,
      Q => all_ch_bond_done_r,
      R => \<const0>\
    );
all_channel_bond_load_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => channel_bond_load_r(1),
      I1 => channel_bond_load_r(0),
      O => n_0_all_channel_bond_load_r_i_1
    );
all_channel_bond_load_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_all_channel_bond_load_r_i_1,
      Q => all_channel_bond_load_r,
      R => \<const0>\
    );
all_lanes_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I1,
      Q => all_lanes_v_r,
      R => \<const0>\
    );
bad_as_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2,
      Q => bad_as_r,
      R => \<const0>\
    );
bad_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => got_first_v_r,
      I1 => v_count_r(15),
      I2 => all_lanes_v_r,
      O => bad_v_r0
    );
bad_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => bad_v_r0,
      Q => bad_v_r,
      R => \<const0>\
    );
bond_passed_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => all_ch_bond_done_r,
      Q => bond_passed_r,
      R => \<const0>\
    );
\bonding_watchdog_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => bonding_watchdog_r0,
      CLK => user_clk,
      D => channel_bond_r,
      Q => \n_0_bonding_watchdog_r_reg[14]_srl15\
    );
\bonding_watchdog_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF040404FF"
    )
    port map (
      I0 => \free_count_r_reg__0\(0),
      I1 => \n_0_bonding_watchdog_r_reg[14]_srl15_i_2\,
      I2 => \free_count_r_reg__0\(1),
      I3 => check_bond_r,
      I4 => channel_bond_r,
      I5 => all_channel_bond_load_r,
      O => bonding_watchdog_r0
    );
\bonding_watchdog_r_reg[14]_srl15_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \free_count_r_reg__0\(2),
      I1 => \free_count_r_reg__0\(4),
      I2 => \free_count_r_reg__0\(9),
      I3 => \free_count_r_reg__0\(10),
      I4 => \n_0_bonding_watchdog_r_reg[14]_srl15_i_3\,
      I5 => \free_count_r_reg__0\(3),
      O => \n_0_bonding_watchdog_r_reg[14]_srl15_i_2\
    );
\bonding_watchdog_r_reg[14]_srl15_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \free_count_r_reg__0\(5),
      I1 => \free_count_r_reg__0\(6),
      I2 => \free_count_r_reg__0\(7),
      I3 => \free_count_r_reg__0\(8),
      O => \n_0_bonding_watchdog_r_reg[14]_srl15_i_3\
    );
\bonding_watchdog_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => bonding_watchdog_r0,
      D => \n_0_bonding_watchdog_r_reg[14]_srl15\,
      Q => bonding_watchdog_r(15),
      R => \<const0>\
    );
\ch_bond_done_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I7(1),
      Q => ch_bond_done_r(0),
      R => \<const0>\
    );
\ch_bond_done_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I7(0),
      Q => ch_bond_done_r(1),
      R => \<const0>\
    );
\channel_bond_load_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => Q(1),
      Q => channel_bond_load_r(0),
      R => \<const0>\
    );
\channel_bond_load_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => Q(0),
      Q => channel_bond_load_r(1),
      R => \<const0>\
    );
channel_bond_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
    port map (
      I0 => bond_passed_r,
      I1 => channel_bond_r,
      I2 => check_bond_r,
      I3 => bad_as_r,
      I4 => wait_for_lane_up_r,
      O => next_channel_bond_c
    );
channel_bond_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_channel_bond_c,
      Q => channel_bond_r,
      R => SS(0)
    );
check_bond_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
    port map (
      I0 => bad_as_r,
      I1 => check_bond_r,
      I2 => four_as_r,
      I3 => bond_passed_r,
      I4 => channel_bond_r,
      O => next_check_bond_c
    );
check_bond_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_check_bond_c,
      Q => check_bond_r,
      R => SS(0)
    );
en_chan_sync_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => channel_bond_r,
      Q => EN_CHAN_SYNC,
      R => GND_2
    );
\free_count_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
    port map (
      I0 => \free_count_r_reg__0\(0),
      I1 => \free_count_r_reg__0\(1),
      I2 => \free_count_r_reg__0\(2),
      I3 => \n_0_free_count_r[0]_i_2\,
      I4 => \free_count_r_reg__0\(3),
      O => minusOp(10)
    );
\free_count_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \free_count_r_reg__0\(4),
      I1 => \free_count_r_reg__0\(9),
      I2 => \free_count_r_reg__0\(10),
      I3 => \n_0_free_count_r[4]_i_2\,
      I4 => \free_count_r_reg__0\(6),
      I5 => \free_count_r_reg__0\(5),
      O => \n_0_free_count_r[0]_i_2\
    );
\free_count_r[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \free_count_r_reg__0\(10),
      O => minusOp(0)
    );
\free_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \free_count_r_reg__0\(1),
      I1 => \free_count_r_reg__0\(3),
      I2 => \n_0_free_count_r[0]_i_2\,
      I3 => \free_count_r_reg__0\(2),
      O => minusOp(9)
    );
\free_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => \free_count_r_reg__0\(3),
      I1 => \n_0_free_count_r[0]_i_2\,
      I2 => \free_count_r_reg__0\(2),
      O => minusOp(8)
    );
\free_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \free_count_r_reg__0\(3),
      I1 => \n_0_free_count_r[0]_i_2\,
      O => minusOp(7)
    );
\free_count_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
    port map (
      I0 => \free_count_r_reg__0\(10),
      I1 => \free_count_r_reg__0\(9),
      I2 => \free_count_r_reg__0\(6),
      I3 => \free_count_r_reg__0\(5),
      I4 => \n_0_free_count_r[4]_i_2\,
      I5 => \free_count_r_reg__0\(4),
      O => minusOp(6)
    );
\free_count_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \free_count_r_reg__0\(8),
      I1 => \free_count_r_reg__0\(7),
      O => \n_0_free_count_r[4]_i_2\
    );
\free_count_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
    port map (
      I0 => \free_count_r_reg__0\(6),
      I1 => \free_count_r_reg__0\(9),
      I2 => \free_count_r_reg__0\(10),
      I3 => \free_count_r_reg__0\(8),
      I4 => \free_count_r_reg__0\(7),
      I5 => \free_count_r_reg__0\(5),
      O => minusOp(5)
    );
\free_count_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => \free_count_r_reg__0\(7),
      I1 => \free_count_r_reg__0\(8),
      I2 => \free_count_r_reg__0\(10),
      I3 => \free_count_r_reg__0\(9),
      I4 => \free_count_r_reg__0\(6),
      O => minusOp(4)
    );
\free_count_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
    port map (
      I0 => \free_count_r_reg__0\(8),
      I1 => \free_count_r_reg__0\(9),
      I2 => \free_count_r_reg__0\(10),
      I3 => \free_count_r_reg__0\(7),
      O => minusOp(3)
    );
\free_count_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
    port map (
      I0 => \free_count_r_reg__0\(10),
      I1 => \free_count_r_reg__0\(9),
      I2 => \free_count_r_reg__0\(8),
      O => minusOp(2)
    );
\free_count_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \free_count_r_reg__0\(10),
      I1 => \free_count_r_reg__0\(9),
      O => \n_0_free_count_r[9]_i_1\
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(10),
      Q => \free_count_r_reg__0\(0),
      S => SS(0)
    );
\free_count_r_reg[10]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(0),
      Q => \free_count_r_reg__0\(10),
      S => SS(0)
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(9),
      Q => \free_count_r_reg__0\(1),
      S => SS(0)
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(8),
      Q => \free_count_r_reg__0\(2),
      S => SS(0)
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(7),
      Q => \free_count_r_reg__0\(3),
      S => SS(0)
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(6),
      Q => \free_count_r_reg__0\(4),
      S => SS(0)
    );
\free_count_r_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(5),
      Q => \free_count_r_reg__0\(5),
      S => SS(0)
    );
\free_count_r_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(4),
      Q => \free_count_r_reg__0\(6),
      S => SS(0)
    );
\free_count_r_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(3),
      Q => \free_count_r_reg__0\(7),
      S => SS(0)
    );
\free_count_r_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => minusOp(2),
      Q => \free_count_r_reg__0\(8),
      S => SS(0)
    );
\free_count_r_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_free_count_r[9]_i_1\,
      Q => \free_count_r_reg__0\(9),
      S => SS(0)
    );
gen_cc_flop_0_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o6\,
      O => R
    );
good_as_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => good_as_r0,
      Q => good_as_r,
      R => \<const0>\
    );
got_first_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^gen_ver\,
      I1 => got_first_v_r,
      I2 => all_lanes_v_r,
      O => n_0_got_first_v_r_i_1
    );
got_first_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_got_first_v_r_i_1,
      Q => got_first_v_r,
      R => \<const0>\
    );
new_pkt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C044C0C0"
    )
    port map (
      I0 => S_AXI_TX_TLAST,
      I1 => \^o6\,
      I2 => I3,
      I3 => TX_DST_RDY_N,
      I4 => S_AXI_TX_TVALID,
      I5 => sys_reset_out,
      O => new_pkt_r
    );
ready_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => ready_r,
      Q => ready_r2,
      R => \<const0>\
    );
\ready_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => ready_r,
      I1 => \^gen_ver\,
      I2 => rxver_count_r(2),
      I3 => txver_count_r(7),
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_ready_c,
      Q => ready_r,
      R => SS(0)
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D,
      Q => O1,
      R => GND_2
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
    port map (
      I0 => bad_v_r,
      I1 => rxver_count_r(2),
      I2 => verify_watchdog_r(15),
      I3 => \^gen_ver\,
      I4 => n_0_reset_lanes_flop_0_i_i_2,
      I5 => sys_reset_out,
      O => D
    );
reset_lanes_flop_0_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
    port map (
      I0 => wait_for_lane_up_r,
      I1 => RESET_CHANNEL,
      I2 => check_bond_r,
      I3 => channel_bond_r,
      I4 => bonding_watchdog_r(15),
      O => n_0_reset_lanes_flop_0_i_i_2
    );
reset_lanes_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D,
      Q => O2,
      R => GND_2
    );
\rxver_count_r_reg[1]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \n_0_rxver_count_r_reg[1]_srl2_i_1\,
      CLK => user_clk,
      D => \^gen_ver\,
      Q => \n_0_rxver_count_r_reg[1]_srl2\
    );
\rxver_count_r_reg[1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => v_count_r(15),
      I1 => all_lanes_v_r,
      I2 => \^gen_ver\,
      O => \n_0_rxver_count_r_reg[1]_srl2_i_1\
    );
\rxver_count_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_rxver_count_r_reg[1]_srl2_i_1\,
      D => \n_0_rxver_count_r_reg[1]_srl2\,
      Q => rxver_count_r(2),
      R => \<const0>\
    );
\txver_count_r_reg[6]_srl7\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => txver_count_r0,
      CLK => user_clk,
      D => \^gen_ver\,
      Q => \n_0_txver_count_r_reg[6]_srl7\
    );
\txver_count_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => txver_count_r0,
      D => \n_0_txver_count_r_reg[6]_srl7\,
      Q => txver_count_r(7),
      R => \<const0>\
    );
\v_count_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => p_2_out(15),
      Q => \n_0_v_count_r_reg[14]_srl15\
    );
\v_count_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      I0 => v_count_r(15),
      I1 => \^gen_ver\,
      I2 => got_first_v_r,
      I3 => all_lanes_v_r,
      O => p_2_out(15)
    );
\v_count_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_v_count_r_reg[14]_srl15\,
      Q => v_count_r(15),
      R => \<const0>\
    );
verify_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF707070707070"
    )
    port map (
      I0 => rxver_count_r(2),
      I1 => txver_count_r(7),
      I2 => \^gen_ver\,
      I3 => bad_as_r,
      I4 => check_bond_r,
      I5 => four_as_r,
      O => next_verify_c
    );
verify_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_verify_c,
      Q => \^gen_ver\,
      R => SS(0)
    );
\verify_watchdog_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => \n_0_verify_watchdog_r_reg[14]_srl15_i_1\,
      CLK => user_clk,
      D => \^gen_ver\,
      Q => \n_0_verify_watchdog_r_reg[14]_srl15\
    );
\verify_watchdog_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFFF"
    )
    port map (
      I0 => \free_count_r_reg__0\(0),
      I1 => \free_count_r_reg__0\(3),
      I2 => \n_0_free_count_r[0]_i_2\,
      I3 => \free_count_r_reg__0\(2),
      I4 => \free_count_r_reg__0\(1),
      I5 => \^gen_ver\,
      O => \n_0_verify_watchdog_r_reg[14]_srl15_i_1\
    );
\verify_watchdog_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_verify_watchdog_r_reg[14]_srl15_i_1\,
      D => \n_0_verify_watchdog_r_reg[14]_srl15\,
      Q => verify_watchdog_r(15),
      R => \<const0>\
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => SS(0),
      Q => wait_for_lane_up_r,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_ERR_DETECT_4BYTE is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    begin_r0 : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    good_cnt_r3 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    ENABLE_ERR_DETECT : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC
  );
end video_mgtvideo_mgt_ERR_DETECT_4BYTE;

architecture STRUCTURE of video_mgtvideo_mgt_ERR_DETECT_4BYTE is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal cnt_good_code_r : STD_LOGIC;
  signal cnt_soft_err_r : STD_LOGIC;
  signal err_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \good_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hard_err_frm_soft_err : STD_LOGIC;
  signal hard_err_gt : STD_LOGIC;
  signal n_0_cnt_good_code_r_i_2 : STD_LOGIC;
  signal n_0_cnt_good_code_r_i_3 : STD_LOGIC;
  signal \n_0_err_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_good_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[0]\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[3]\ : STD_LOGIC;
  signal next_good_code_c : STD_LOGIC;
  signal next_soft_err_c : STD_LOGIC;
  signal next_start_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal start_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SOFT_ERR_Buffer[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of align_r_i_1 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_2 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_3 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of cnt_soft_err_r_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \err_cnt_r[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_2\ : label is "soft_lutpair177";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \good_cnt_r[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \good_cnt_r[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \good_cnt_r[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \good_cnt_r[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \good_cnt_r[3]_i_2\ : label is "soft_lutpair177";
  attribute counter : integer;
  attribute counter of \good_cnt_r_reg[0]\ : label is 17;
  attribute counter of \good_cnt_r_reg[1]\ : label is 17;
  attribute counter of \good_cnt_r_reg[2]\ : label is 17;
  attribute counter of \good_cnt_r_reg[3]\ : label is 17;
  attribute SOFT_HLUTNM of \hard_err_r[0]_i_1\ : label is "soft_lutpair180";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\SOFT_ERR_Buffer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_2_in,
      I1 => \n_0_soft_err_r_reg[0]\,
      O => p_3_out(1)
    );
\SOFT_ERR_Buffer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_soft_err_r_reg[3]\,
      I1 => p_1_in,
      O => p_3_out(0)
    );
\SOFT_ERR_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_3_out(1),
      Q => O17(1),
      R => \<const0>\
    );
\SOFT_ERR_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_3_out(0),
      Q => O17(0),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
align_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => hard_err_frm_soft_err,
      I1 => p_0_in,
      I2 => I1,
      I3 => hard_err_gt,
      O => begin_r0
    );
cnt_good_code_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => n_0_cnt_good_code_r_i_2,
      I1 => cnt_soft_err_r,
      I2 => n_0_cnt_good_code_r_i_3,
      I3 => cnt_good_code_r,
      O => next_good_code_c
    );
cnt_good_code_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_soft_err_r_reg[0]\,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => \n_0_soft_err_r_reg[3]\,
      O => n_0_cnt_good_code_r_i_2
    );
cnt_good_code_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(3),
      I1 => \good_cnt_r_reg__0\(2),
      I2 => \good_cnt_r_reg__0\(0),
      I3 => \good_cnt_r_reg__0\(1),
      O => n_0_cnt_good_code_r_i_3
    );
cnt_good_code_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_good_code_c,
      Q => cnt_good_code_r,
      R => good_cnt_r3
    );
cnt_soft_err_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => n_0_cnt_good_code_r_i_2,
      I1 => cnt_soft_err_r,
      I2 => start_r,
      I3 => cnt_good_code_r,
      O => next_soft_err_c
    );
cnt_soft_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_soft_err_c,
      Q => cnt_soft_err_r,
      R => good_cnt_r3
    );
\err_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5AA4"
    )
    port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \n_0_err_cnt_r[2]_i_2\,
      I4 => p_0_in,
      O => \n_0_err_cnt_r[0]_i_1\
    );
\err_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC6CC8"
    )
    port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \n_0_err_cnt_r[2]_i_2\,
      I4 => p_0_in,
      O => \n_0_err_cnt_r[1]_i_1\
    );
\err_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \n_0_err_cnt_r[2]_i_2\,
      I4 => p_0_in,
      O => \n_0_err_cnt_r[2]_i_1\
    );
\err_cnt_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(3),
      I3 => \good_cnt_r_reg__0\(2),
      O => \n_0_err_cnt_r[2]_i_2\
    );
\err_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_err_cnt_r[0]_i_1\,
      Q => err_cnt_r(0),
      R => good_cnt_r3
    );
\err_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_err_cnt_r[1]_i_1\,
      Q => err_cnt_r(1),
      R => good_cnt_r3
    );
\err_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_err_cnt_r[2]_i_1\,
      Q => p_0_in,
      R => good_cnt_r3
    );
\good_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      O => plusOp(0)
    );
\good_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      O => plusOp(1)
    );
\good_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(2),
      I1 => \good_cnt_r_reg__0\(1),
      I2 => \good_cnt_r_reg__0\(0),
      O => plusOp(2)
    );
\good_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => start_r,
      I1 => cnt_soft_err_r,
      I2 => ENABLE_ERR_DETECT,
      I3 => cnt_good_code_r,
      O => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(3),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(1),
      I3 => \good_cnt_r_reg__0\(2),
      O => plusOp(3)
    );
\good_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => plusOp(0),
      Q => \good_cnt_r_reg__0\(0),
      R => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => plusOp(1),
      Q => \good_cnt_r_reg__0\(1),
      R => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => plusOp(2),
      Q => \good_cnt_r_reg__0\(2),
      R => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => plusOp(3),
      Q => \good_cnt_r_reg__0\(3),
      R => \n_0_good_cnt_r[3]_i_1\
    );
hard_err_frm_soft_err_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in,
      Q => hard_err_frm_soft_err,
      R => good_cnt_r3
    );
hard_err_gt_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => hard_err_gt0,
      Q => hard_err_gt,
      R => good_cnt_r3
    );
\hard_err_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => hard_err_gt,
      I1 => hard_err_frm_soft_err,
      I2 => p_0_in,
      O => O4(0)
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I19,
      Q => \n_0_soft_err_r_reg[0]\,
      R => good_cnt_r3
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20,
      Q => p_2_in,
      R => good_cnt_r3
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21,
      Q => p_1_in,
      R => good_cnt_r3
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22,
      Q => \n_0_soft_err_r_reg[3]\,
      R => good_cnt_r3
    );
start_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => n_0_cnt_good_code_r_i_2,
      I1 => start_r,
      I2 => cnt_good_code_r,
      I3 => n_0_cnt_good_code_r_i_3,
      O => next_start_c
    );
start_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_start_c,
      Q => start_r,
      S => good_cnt_r3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_ERR_DETECT_4BYTE_7 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    begin_r0 : out STD_LOGIC;
    O20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    good_cnt_r3 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    ENABLE_ERR_DETECT : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_mgtvideo_mgt_ERR_DETECT_4BYTE_7 : entity is "video_mgt_ERR_DETECT_4BYTE";
end video_mgtvideo_mgt_ERR_DETECT_4BYTE_7;

architecture STRUCTURE of video_mgtvideo_mgt_ERR_DETECT_4BYTE_7 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal cnt_good_code_r : STD_LOGIC;
  signal cnt_soft_err_r : STD_LOGIC;
  signal err_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal good_cnt_r_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hard_err_frm_soft_err : STD_LOGIC;
  signal hard_err_gt : STD_LOGIC;
  signal \n_0_cnt_good_code_r_i_2__0\ : STD_LOGIC;
  signal \n_0_cnt_good_code_r_i_3__0\ : STD_LOGIC;
  signal \n_0_err_cnt_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_err_cnt_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_good_cnt_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[0]\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[3]\ : STD_LOGIC;
  signal next_good_code_c : STD_LOGIC;
  signal next_soft_err_c : STD_LOGIC;
  signal next_start_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal start_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SOFT_ERR_Buffer[0]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \align_r_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cnt_good_code_r_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cnt_good_code_r_i_2__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \cnt_good_code_r_i_3__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cnt_soft_err_r_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \err_cnt_r[0]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_2__0\ : label is "soft_lutpair109";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \good_cnt_r[0]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM of \good_cnt_r[0]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \good_cnt_r[1]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \good_cnt_r[2]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \good_cnt_r[3]_i_2__0\ : label is "soft_lutpair109";
  attribute counter : integer;
  attribute counter of \good_cnt_r_reg[0]\ : label is 17;
  attribute counter of \good_cnt_r_reg[1]\ : label is 17;
  attribute counter of \good_cnt_r_reg[2]\ : label is 17;
  attribute counter of \good_cnt_r_reg[3]\ : label is 17;
  attribute SOFT_HLUTNM of \hard_err_r[1]_i_1\ : label is "soft_lutpair112";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\SOFT_ERR_Buffer[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_2_in,
      I1 => \n_0_soft_err_r_reg[0]\,
      O => p_3_out(1)
    );
\SOFT_ERR_Buffer[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_soft_err_r_reg[3]\,
      I1 => p_1_in,
      O => p_3_out(0)
    );
\SOFT_ERR_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_3_out(1),
      Q => O20(1),
      R => \<const0>\
    );
\SOFT_ERR_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_3_out(0),
      Q => O20(0),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\align_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => hard_err_frm_soft_err,
      I1 => p_0_in,
      I2 => I1,
      I3 => hard_err_gt,
      O => begin_r0
    );
\cnt_good_code_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => \n_0_cnt_good_code_r_i_2__0\,
      I1 => cnt_soft_err_r,
      I2 => \n_0_cnt_good_code_r_i_3__0\,
      I3 => cnt_good_code_r,
      O => next_good_code_c
    );
\cnt_good_code_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_soft_err_r_reg[0]\,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => \n_0_soft_err_r_reg[3]\,
      O => \n_0_cnt_good_code_r_i_2__0\
    );
\cnt_good_code_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => good_cnt_r_reg(3),
      I1 => good_cnt_r_reg(2),
      I2 => good_cnt_r_reg(0),
      I3 => good_cnt_r_reg(1),
      O => \n_0_cnt_good_code_r_i_3__0\
    );
cnt_good_code_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_good_code_c,
      Q => cnt_good_code_r,
      R => good_cnt_r3
    );
\cnt_soft_err_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \n_0_cnt_good_code_r_i_2__0\,
      I1 => cnt_soft_err_r,
      I2 => start_r,
      I3 => cnt_good_code_r,
      O => next_soft_err_c
    );
cnt_soft_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_soft_err_c,
      Q => cnt_soft_err_r,
      R => good_cnt_r3
    );
\err_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5AA4"
    )
    port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \n_0_err_cnt_r[2]_i_2__0\,
      I4 => p_0_in,
      O => \n_0_err_cnt_r[0]_i_1__0\
    );
\err_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC6CC8"
    )
    port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \n_0_err_cnt_r[2]_i_2__0\,
      I4 => p_0_in,
      O => \n_0_err_cnt_r[1]_i_1__0\
    );
\err_cnt_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \n_0_err_cnt_r[2]_i_2__0\,
      I4 => p_0_in,
      O => \n_0_err_cnt_r[2]_i_1__0\
    );
\err_cnt_r[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
    port map (
      I0 => good_cnt_r_reg(1),
      I1 => good_cnt_r_reg(0),
      I2 => good_cnt_r_reg(3),
      I3 => good_cnt_r_reg(2),
      O => \n_0_err_cnt_r[2]_i_2__0\
    );
\err_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_err_cnt_r[0]_i_1__0\,
      Q => err_cnt_r(0),
      R => good_cnt_r3
    );
\err_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_err_cnt_r[1]_i_1__0\,
      Q => err_cnt_r(1),
      R => good_cnt_r3
    );
\err_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_err_cnt_r[2]_i_1__0\,
      Q => p_0_in,
      R => good_cnt_r3
    );
\good_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => good_cnt_r_reg(0),
      O => plusOp(0)
    );
\good_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => good_cnt_r_reg(0),
      I1 => good_cnt_r_reg(1),
      O => plusOp(1)
    );
\good_cnt_r[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => good_cnt_r_reg(2),
      I1 => good_cnt_r_reg(1),
      I2 => good_cnt_r_reg(0),
      O => plusOp(2)
    );
\good_cnt_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => start_r,
      I1 => cnt_soft_err_r,
      I2 => ENABLE_ERR_DETECT,
      I3 => cnt_good_code_r,
      O => \n_0_good_cnt_r[3]_i_1__0\
    );
\good_cnt_r[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => good_cnt_r_reg(3),
      I1 => good_cnt_r_reg(0),
      I2 => good_cnt_r_reg(1),
      I3 => good_cnt_r_reg(2),
      O => plusOp(3)
    );
\good_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => plusOp(0),
      Q => good_cnt_r_reg(0),
      R => \n_0_good_cnt_r[3]_i_1__0\
    );
\good_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => plusOp(1),
      Q => good_cnt_r_reg(1),
      R => \n_0_good_cnt_r[3]_i_1__0\
    );
\good_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => plusOp(2),
      Q => good_cnt_r_reg(2),
      R => \n_0_good_cnt_r[3]_i_1__0\
    );
\good_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => plusOp(3),
      Q => good_cnt_r_reg(3),
      R => \n_0_good_cnt_r[3]_i_1__0\
    );
hard_err_frm_soft_err_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in,
      Q => hard_err_frm_soft_err,
      R => good_cnt_r3
    );
hard_err_gt_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => hard_err_gt0,
      Q => hard_err_gt,
      R => good_cnt_r3
    );
\hard_err_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => hard_err_gt,
      I1 => hard_err_frm_soft_err,
      I2 => p_0_in,
      O => O4(0)
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23,
      Q => \n_0_soft_err_r_reg[0]\,
      R => good_cnt_r3
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I24,
      Q => p_2_in,
      R => good_cnt_r3
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I25,
      Q => p_1_in,
      R => good_cnt_r3
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I26,
      Q => \n_0_soft_err_r_reg[3]\,
      R => good_cnt_r3
    );
\start_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => \n_0_cnt_good_code_r_i_2__0\,
      I1 => start_r,
      I2 => cnt_good_code_r,
      I3 => \n_0_cnt_good_code_r_i_3__0\,
      O => next_start_c
    );
start_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_start_c,
      Q => start_r,
      S => good_cnt_r3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_IDLE_AND_VER_GEN is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GEN_A : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txver_count_r0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    GEN_VER : in STD_LOGIC;
    sys_reset_out : in STD_LOGIC
  );
end video_mgtvideo_mgt_IDLE_AND_VER_GEN;

architecture STRUCTURE of video_mgtvideo_mgt_IDLE_AND_VER_GEN is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal D0_out : STD_LOGIC;
  signal D1_out : STD_LOGIC;
  signal DID_VER : STD_LOGIC;
  signal D_0 : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal down_count_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \n_0_down_count_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_down_count_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r_reg[0]\ : STD_LOGIC;
  signal \n_0_downcounter_r_reg[1]\ : STD_LOGIC;
  signal \n_0_downcounter_r_reg[2]\ : STD_LOGIC;
  signal n_0_gen_k_flop_0_i_i_1 : STD_LOGIC;
  signal n_0_gen_k_flop_2_i_i_1 : STD_LOGIC;
  signal n_0_gen_k_flop_3_i_i_1 : STD_LOGIC;
  signal n_0_gen_r_flop_0_i_i_1 : STD_LOGIC;
  signal \n_0_lfsr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_lfsr_reg_reg[0]\ : STD_LOGIC;
  signal n_0_ver_counter_i_i_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal prev_cycle_gen_ver_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \down_count_r[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \down_count_r[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \downcounter_r[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \downcounter_r[1]_i_1\ : label is "soft_lutpair121";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_a_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of gen_a_flop_0_i_i_1 : label is "soft_lutpair120";
  attribute XILINX_LEGACY_PRIM of gen_a_flop_1_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_0_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_1_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_2_i : label is "FD";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of gen_k_flop_2_i_i_1 : label is true;
  attribute SOFT_HLUTNM of gen_k_flop_2_i_i_1 : label is "soft_lutpair124";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_3_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_4_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_5_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_6_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_7_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_0_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_1_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_2_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_3_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_4_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_5_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_6_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_7_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_1_i : label is "FD";
  attribute SOFT_HLUTNM of gen_v_flop_1_i_i_1 : label is "soft_lutpair123";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_2_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_3_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_5_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_6_i : label is "FD";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_7_i : label is "FD";
  attribute SOFT_HLUTNM of \lfsr_reg[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \txver_count_r_reg[6]_srl7_i_1\ : label is "soft_lutpair120";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ver_counter_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of ver_counter_i : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of ver_counter_i : label is "U0/\video_mgt_global_logic_i/idle_and_ver_gen_i/ver_counter_i ";
  attribute SOFT_HLUTNM of ver_counter_i_i_1 : label is "soft_lutpair123";
begin
DID_VER_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => Q,
      Q => DID_VER,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
\down_count_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in,
      I1 => p_4_out(1),
      O => \n_0_down_count_r[0]_i_1\
    );
\down_count_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_in,
      I1 => p_4_out(1),
      O => \n_0_down_count_r[1]_i_1\
    );
\down_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_down_count_r[0]_i_1\,
      Q => down_count_r(0),
      R => \<const0>\
    );
\down_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_down_count_r[1]_i_1\,
      Q => down_count_r(1),
      R => \<const0>\
    );
\down_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_gen_k_flop_3_i_i_1,
      Q => down_count_r(2),
      R => \<const0>\
    );
\downcounter_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0C2"
    )
    port map (
      I0 => down_count_r(0),
      I1 => \n_0_downcounter_r_reg[2]\,
      I2 => \n_0_downcounter_r_reg[0]\,
      I3 => \n_0_downcounter_r_reg[1]\,
      O => \n_0_downcounter_r[0]_i_1\
    );
\downcounter_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC32"
    )
    port map (
      I0 => down_count_r(1),
      I1 => \n_0_downcounter_r_reg[2]\,
      I2 => \n_0_downcounter_r_reg[0]\,
      I3 => \n_0_downcounter_r_reg[1]\,
      O => \n_0_downcounter_r[1]_i_1\
    );
\downcounter_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \n_0_downcounter_r_reg[2]\,
      I1 => \n_0_downcounter_r_reg[1]\,
      I2 => \n_0_downcounter_r_reg[0]\,
      I3 => down_count_r(2),
      O => \n_0_downcounter_r[2]_i_1\
    );
\downcounter_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_downcounter_r[0]_i_1\,
      Q => \n_0_downcounter_r_reg[0]\,
      R => sys_reset_out
    );
\downcounter_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_downcounter_r[1]_i_1\,
      Q => \n_0_downcounter_r_reg[1]\,
      R => sys_reset_out
    );
\downcounter_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_downcounter_r[2]_i_1\,
      Q => \n_0_downcounter_r_reg[2]\,
      R => sys_reset_out
    );
gen_a_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D1_out,
      Q => GEN_A,
      R => GND_2
    );
gen_a_flop_0_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => \n_0_downcounter_r_reg[1]\,
      I1 => \n_0_downcounter_r_reg[0]\,
      I2 => \n_0_downcounter_r_reg[2]\,
      I3 => GEN_VER,
      I4 => DID_VER,
      O => D1_out
    );
gen_a_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D1_out,
      Q => O3,
      R => GND_2
    );
gen_k_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => n_0_gen_k_flop_0_i_i_1,
      Q => O4(3),
      R => GND_2
    );
gen_k_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5D5D5D5C0"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[0]\,
      I1 => DID_VER,
      I2 => GEN_VER,
      I3 => \n_0_downcounter_r_reg[2]\,
      I4 => \n_0_downcounter_r_reg[0]\,
      I5 => \n_0_downcounter_r_reg[1]\,
      O => n_0_gen_k_flop_0_i_i_1
    );
gen_k_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D_0,
      Q => O4(2),
      R => GND_2
    );
gen_k_flop_1_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_1_in,
      O => D_0
    );
gen_k_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => n_0_gen_k_flop_2_i_i_1,
      Q => O4(1),
      R => GND_2
    );
gen_k_flop_2_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_0_in,
      O => n_0_gen_k_flop_2_i_i_1
    );
gen_k_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => n_0_gen_k_flop_3_i_i_1,
      Q => O4(0),
      R => GND_2
    );
gen_k_flop_3_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_4_out(1),
      O => n_0_gen_k_flop_3_i_i_1
    );
gen_k_flop_4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => n_0_gen_k_flop_0_i_i_1,
      Q => I19(3),
      R => GND_2
    );
gen_k_flop_5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D_0,
      Q => I19(2),
      R => GND_2
    );
gen_k_flop_6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => n_0_gen_k_flop_2_i_i_1,
      Q => I19(1),
      R => GND_2
    );
gen_k_flop_7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => n_0_gen_k_flop_3_i_i_1,
      Q => I19(0),
      R => GND_2
    );
gen_r_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => n_0_gen_r_flop_0_i_i_1,
      Q => O5(3),
      R => GND_2
    );
gen_r_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FE00FE00"
    )
    port map (
      I0 => \n_0_downcounter_r_reg[1]\,
      I1 => \n_0_downcounter_r_reg[0]\,
      I2 => \n_0_downcounter_r_reg[2]\,
      I3 => \n_0_lfsr_reg_reg[0]\,
      I4 => DID_VER,
      I5 => GEN_VER,
      O => n_0_gen_r_flop_0_i_i_1
    );
gen_r_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => p_1_in,
      Q => O5(2),
      R => GND_2
    );
gen_r_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => p_0_in,
      Q => O5(1),
      R => GND_2
    );
gen_r_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => p_4_out(1),
      Q => O5(0),
      R => GND_2
    );
gen_r_flop_4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => n_0_gen_r_flop_0_i_i_1,
      Q => I18(3),
      R => GND_2
    );
gen_r_flop_5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => p_1_in,
      Q => I18(2),
      R => GND_2
    );
gen_r_flop_6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => p_0_in,
      Q => I18(1),
      R => GND_2
    );
gen_r_flop_7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => p_4_out(1),
      Q => I18(0),
      R => GND_2
    );
gen_v_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D0_out,
      Q => D(2),
      R => GND_2
    );
gen_v_flop_1_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => DID_VER,
      I1 => GEN_VER,
      O => D0_out
    );
gen_v_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D0_out,
      Q => D(1),
      R => GND_2
    );
gen_v_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D0_out,
      Q => D(0),
      R => GND_2
    );
gen_v_flop_5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D0_out,
      Q => I17(2),
      R => GND_2
    );
gen_v_flop_6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D0_out,
      Q => I17(1),
      R => GND_2
    );
gen_v_flop_7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => D0_out,
      Q => I17(0),
      R => GND_2
    );
\lfsr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A9"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[0]\,
      I1 => p_1_in,
      I2 => p_0_in,
      I3 => p_4_out(1),
      O => \n_0_lfsr_reg[3]_i_1\
    );
\lfsr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_1_in,
      Q => \n_0_lfsr_reg_reg[0]\,
      R => \<const0>\
    );
\lfsr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in,
      Q => p_1_in,
      R => \<const0>\
    );
\lfsr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_4_out(1),
      Q => p_0_in,
      R => \<const0>\
    );
\lfsr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_lfsr_reg[3]_i_1\,
      Q => p_4_out(1),
      R => \<const0>\
    );
prev_cycle_gen_ver_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GEN_VER,
      Q => prev_cycle_gen_ver_r,
      R => \<const0>\
    );
\txver_count_r_reg[6]_srl7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => DID_VER,
      I1 => GEN_VER,
      O => txver_count_r0
    );
ver_counter_i: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => VCC_2,
      CLK => user_clk,
      D => n_0_ver_counter_i_i_1,
      Q => Q
    );
ver_counter_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => GEN_VER,
      I1 => DID_VER,
      I2 => prev_cycle_gen_ver_r,
      O => n_0_ver_counter_i_i_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_LANE_INIT_SM_4BYTE is
  port (
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    GEN_SPA : out STD_LOGIC;
    ENABLE_ERR_DETECT : out STD_LOGIC;
    RXPOLARITY_IN : out STD_LOGIC;
    GEN_SP : out STD_LOGIC;
    good_cnt_r3 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    begin_r0 : in STD_LOGIC;
    counter3_r0 : in STD_LOGIC;
    counter4_r0 : in STD_LOGIC;
    RXREALIGN_OUT : in STD_LOGIC;
    GT0_RXDISPERR_OUT : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    RX_NEG_Buffer : in STD_LOGIC;
    GT0_RXCHARISK_OUT : in STD_LOGIC_VECTOR ( 1 downto 0 );
    first_v_received_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end video_mgtvideo_mgt_LANE_INIT_SM_4BYTE;

architecture STRUCTURE of video_mgtvideo_mgt_LANE_INIT_SM_4BYTE is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^enable_err_detect\ : STD_LOGIC;
  signal ENABLE_ERR_DETECT_Buffer0 : STD_LOGIC;
  signal \^gen_spa\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^rxpolarity_in\ : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal consecutive_commas_r : STD_LOGIC;
  signal consecutive_commas_r0 : STD_LOGIC;
  signal count_128d_done_r : STD_LOGIC;
  signal count_32d_done_r : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal counter2_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter3_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal counter4_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r0 : STD_LOGIC;
  signal do_watchdog_count_r : STD_LOGIC;
  signal do_watchdog_count_r0 : STD_LOGIC;
  signal inc_count_c : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[3]\ : STD_LOGIC;
  signal n_0_begin_r_i_2 : STD_LOGIC;
  signal \n_0_counter1_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_counter2_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter3_r_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_counter4_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter5_r_reg[14]_srl15\ : STD_LOGIC;
  signal n_0_reset_count_r_i_3 : STD_LOGIC;
  signal n_0_rst_r_reg : STD_LOGIC;
  signal n_0_rx_polarity_r_i_1 : STD_LOGIC;
  signal next_ack_c : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_realign_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal polarity_r : STD_LOGIC;
  signal prev_count_128d_done_r : STD_LOGIC;
  signal \^ready_r\ : STD_LOGIC;
  signal realign_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal reset_count_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ENABLE_ERR_DETECT_Buffer_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of align_r_i_2 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of begin_r_i_2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \counter1_r[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \counter1_r[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \counter1_r[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \counter1_r[6]_i_1\ : label is "soft_lutpair137";
  attribute counter : integer;
  attribute counter of \counter1_r_reg[0]\ : label is 16;
  attribute counter of \counter1_r_reg[1]\ : label is 16;
  attribute counter of \counter1_r_reg[2]\ : label is 16;
  attribute counter of \counter1_r_reg[3]\ : label is 16;
  attribute counter of \counter1_r_reg[4]\ : label is 16;
  attribute counter of \counter1_r_reg[5]\ : label is 16;
  attribute counter of \counter1_r_reg[6]\ : label is 16;
  attribute counter of \counter1_r_reg[7]\ : label is 16;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter2_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_0_i/video_mgt_lane_init_sm_4byte_i/counter2_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter2_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_0_i/video_mgt_lane_init_sm_4byte_i/counter2_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter3_r_reg[2]_srl3\ : label is "U0/\video_mgt_aurora_lane_4byte_0_i/video_mgt_lane_init_sm_4byte_i/counter3_r_reg ";
  attribute srl_name of \counter3_r_reg[2]_srl3\ : label is "U0/\video_mgt_aurora_lane_4byte_0_i/video_mgt_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 ";
  attribute srl_bus_name of \counter4_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_0_i/video_mgt_lane_init_sm_4byte_i/counter4_r_reg ";
  attribute srl_name of \counter4_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_0_i/video_mgt_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter5_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_0_i/video_mgt_lane_init_sm_4byte_i/counter5_r_reg ";
  attribute srl_name of \counter5_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_0_i/video_mgt_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of gen_sp_r_i_1 : label is "soft_lutpair139";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of polarity_r_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of realign_r_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of rst_r_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of rx_polarity_r_i_1 : label is "soft_lutpair136";
begin
  ENABLE_ERR_DETECT <= \^enable_err_detect\;
  GEN_SPA <= \^gen_spa\;
  O1 <= \^o1\;
  RXPOLARITY_IN <= \^rxpolarity_in\;
  ready_r <= \^ready_r\;
ENABLE_ERR_DETECT_Buffer_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^gen_spa\,
      I1 => \^ready_r\,
      O => ENABLE_ERR_DETECT_Buffer0
    );
ENABLE_ERR_DETECT_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => ENABLE_ERR_DETECT_Buffer0,
      Q => \^enable_err_detect\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\RX_CHAR_IS_COMMA_R_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(0),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      R => \<const0>\
    );
\RX_CHAR_IS_COMMA_R_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(1),
      Q => p_1_in,
      R => \<const0>\
    );
\RX_CHAR_IS_COMMA_R_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(2),
      Q => p_0_in2_in,
      R => \<const0>\
    );
\RX_CHAR_IS_COMMA_R_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(3),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
ack_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440444"
    )
    port map (
      I0 => counter5_r(15),
      I1 => \^gen_spa\,
      I2 => counter3_r(3),
      I3 => counter2_r(15),
      I4 => RX_NEG_Buffer,
      I5 => polarity_r,
      O => next_ack_c
    );
ack_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_ack_c,
      Q => \^gen_spa\,
      R => begin_r0
    );
align_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => \^o1\,
      I2 => count_8d_done_r,
      I3 => n_0_rst_r_reg,
      O => next_align_c
    );
align_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_align_c,
      Q => \^o1\,
      R => begin_r0
    );
begin_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \^gen_spa\,
      I1 => counter5_r(15),
      I2 => realign_r,
      I3 => RXREALIGN_OUT,
      I4 => n_0_begin_r_i_2,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG_Buffer,
      I2 => counter4_r(15),
      I3 => \^ready_r\,
      O => n_0_begin_r_i_2
    );
begin_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_begin_c,
      Q => begin_r,
      S => begin_r0
    );
consecutive_commas_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      I2 => p_0_in2_in,
      I3 => p_1_in,
      I4 => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      O => consecutive_commas_r0
    );
consecutive_commas_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => consecutive_commas_r0,
      Q => consecutive_commas_r,
      R => \<const0>\
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      I2 => p_0_in2_in,
      I3 => p_1_in,
      I4 => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      O => inc_count_c
    );
\counter1_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => \n_0_counter1_r[0]_i_3\,
      I2 => \n_0_counter1_r_reg[1]\,
      O => p_0_in(7)
    );
\counter1_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[5]\,
      I4 => \n_0_counter1_r_reg[3]\,
      I5 => count_32d_done_r,
      O => \n_0_counter1_r[0]_i_3\
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r_reg[1]\,
      I1 => \n_0_counter1_r[0]_i_3\,
      O => p_0_in(6)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => count_8d_done_r,
      I2 => \n_0_counter1_r_reg[7]\,
      I3 => \n_0_counter1_r_reg[6]\,
      I4 => \n_0_counter1_r_reg[5]\,
      I5 => \n_0_counter1_r_reg[3]\,
      O => p_0_in(5)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_counter1_r_reg[3]\,
      I1 => \n_0_counter1_r_reg[5]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[7]\,
      I4 => count_8d_done_r,
      O => p_0_in(4)
    );
\counter1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[5]\,
      O => p_0_in(3)
    );
\counter1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_counter1_r_reg[5]\,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[7]\,
      O => p_0_in(2)
    );
\counter1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      O => p_0_in(1)
    );
\counter1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(7),
      Q => count_128d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(6),
      Q => \n_0_counter1_r_reg[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(5),
      Q => count_32d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(4),
      Q => \n_0_counter1_r_reg[3]\,
      R => reset_count_r
    );
\counter1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(2),
      Q => \n_0_counter1_r_reg[5]\,
      R => reset_count_r
    );
\counter1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(1),
      Q => \n_0_counter1_r_reg[6]\,
      R => reset_count_r
    );
\counter1_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(0),
      Q => \n_0_counter1_r_reg[7]\,
      S => reset_count_r
    );
\counter2_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => \^gen_spa\,
      Q => \n_0_counter2_r_reg[14]_srl15\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_counter2_r_reg[14]_srl15\,
      Q => counter2_r(15),
      R => \<const0>\
    );
\counter3_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => counter3_r0,
      CLK => user_clk,
      D => \^gen_spa\,
      Q => \n_0_counter3_r_reg[2]_srl3\
    );
\counter3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter3_r0,
      D => \n_0_counter3_r_reg[2]_srl3\,
      Q => counter3_r(3),
      R => \<const0>\
    );
\counter4_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => counter4_r0,
      CLK => user_clk,
      D => \^ready_r\,
      Q => \n_0_counter4_r_reg[14]_srl15\
    );
\counter4_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter4_r0,
      D => \n_0_counter4_r_reg[14]_srl15\,
      Q => counter4_r(15),
      R => \<const0>\
    );
\counter5_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => counter5_r0,
      CLK => user_clk,
      D => \^gen_spa\,
      Q => \n_0_counter5_r_reg[14]_srl15\
    );
\counter5_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => do_watchdog_count_r,
      I1 => \^gen_spa\,
      O => counter5_r0
    );
\counter5_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter5_r0,
      D => \n_0_counter5_r_reg[14]_srl15\,
      Q => counter5_r(15),
      R => \<const0>\
    );
do_watchdog_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => prev_count_128d_done_r,
      O => do_watchdog_count_r0
    );
do_watchdog_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => do_watchdog_count_r0,
      Q => do_watchdog_count_r,
      R => \<const0>\
    );
gen_sp_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^ready_r\,
      I1 => \^gen_spa\,
      O => GEN_SP
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => \^ready_r\,
      Q => I5(0),
      R => I1
    );
\left_align_select_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF111"
    )
    port map (
      I0 => \^ready_r\,
      I1 => \^o1\,
      I2 => GT0_RXCHARISK_OUT(0),
      I3 => GT0_RXCHARISK_OUT(1),
      I4 => first_v_received_r,
      O => O9
    );
polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => realign_r,
      I2 => RXREALIGN_OUT,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_polarity_c,
      Q => polarity_r,
      R => begin_r0
    );
prev_count_128d_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => count_128d_done_r,
      Q => prev_count_128d_done_r,
      R => \<const0>\
    );
ready_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
    port map (
      I0 => counter5_r(15),
      I1 => \^gen_spa\,
      I2 => counter3_r(3),
      I3 => counter2_r(15),
      I4 => counter4_r(15),
      I5 => \^ready_r\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_ready_c,
      Q => \^ready_r\,
      R => begin_r0
    );
realign_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
    port map (
      I0 => RXREALIGN_OUT,
      I1 => realign_r,
      I2 => count_32d_done_r,
      I3 => count_128d_done_r,
      I4 => \^o1\,
      O => next_realign_c
    );
realign_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_realign_c,
      Q => realign_r,
      R => begin_r0
    );
reset_count_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555551"
    )
    port map (
      I0 => n_0_rst_r_reg,
      I1 => consecutive_commas_r,
      I2 => GT0_RXDISPERR_OUT(0),
      I3 => GT0_RXDISPERR_OUT(1),
      I4 => I8,
      I5 => n_0_reset_count_r_i_3,
      O => reset_count_r0
    );
reset_count_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEE"
    )
    port map (
      I0 => I1,
      I1 => begin_r,
      I2 => count_8d_done_r,
      I3 => n_0_rst_r_reg,
      O => n_0_reset_count_r_i_3
    );
reset_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => reset_count_r0,
      Q => reset_count_r,
      R => \<const0>\
    );
rst_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => begin_r,
      I1 => count_8d_done_r,
      I2 => n_0_rst_r_reg,
      O => next_rst_c
    );
rst_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_rst_c,
      Q => n_0_rst_r_reg,
      R => begin_r0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => RX_NEG_Buffer,
      I1 => polarity_r,
      I2 => \^rxpolarity_in\,
      O => n_0_rx_polarity_r_i_1
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_rx_polarity_r_i_1,
      Q => \^rxpolarity_in\,
      R => \<const0>\
    );
\soft_err_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^enable_err_detect\,
      O => good_cnt_r3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_LANE_INIT_SM_4BYTE_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    GEN_SPA : out STD_LOGIC;
    ENABLE_ERR_DETECT : out STD_LOGIC;
    RXPOLARITY_IN_LANE1 : out STD_LOGIC;
    GEN_SP : out STD_LOGIC;
    good_cnt_r3 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    begin_r0 : in STD_LOGIC;
    counter3_r0 : in STD_LOGIC;
    counter4_r0 : in STD_LOGIC;
    RXREALIGN_OUT_LANE1 : in STD_LOGIC;
    GT1_RXDISPERR_OUT : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I10 : in STD_LOGIC;
    RX_NEG_Buffer : in STD_LOGIC;
    GT1_RXCHARISK_OUT : in STD_LOGIC_VECTOR ( 1 downto 0 );
    first_v_received_r : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_mgtvideo_mgt_LANE_INIT_SM_4BYTE_3 : entity is "video_mgt_LANE_INIT_SM_4BYTE";
end video_mgtvideo_mgt_LANE_INIT_SM_4BYTE_3;

architecture STRUCTURE of video_mgtvideo_mgt_LANE_INIT_SM_4BYTE_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^enable_err_detect\ : STD_LOGIC;
  signal ENABLE_ERR_DETECT_Buffer0 : STD_LOGIC;
  signal \^gen_spa\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^rxpolarity_in_lane1\ : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal consecutive_commas_r : STD_LOGIC;
  signal consecutive_commas_r0 : STD_LOGIC;
  signal count_128d_done_r : STD_LOGIC;
  signal count_32d_done_r : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal counter2_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter3_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal counter4_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r0 : STD_LOGIC;
  signal do_watchdog_count_r : STD_LOGIC;
  signal do_watchdog_count_r0 : STD_LOGIC;
  signal inc_count_c : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[3]\ : STD_LOGIC;
  signal \n_0_begin_r_i_2__0\ : STD_LOGIC;
  signal \n_0_counter1_r[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_counter2_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter3_r_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_counter4_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter5_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_reset_count_r_i_3__0\ : STD_LOGIC;
  signal n_0_rst_r_reg : STD_LOGIC;
  signal \n_0_rx_polarity_r_i_1__0\ : STD_LOGIC;
  signal next_ack_c : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_realign_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal polarity_r : STD_LOGIC;
  signal prev_count_128d_done_r : STD_LOGIC;
  signal \^ready_r\ : STD_LOGIC;
  signal realign_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal reset_count_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENABLE_ERR_DETECT_Buffer_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \begin_r_i_2__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_2__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \counter1_r[3]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \counter1_r[4]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \counter1_r[5]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \counter1_r[6]_i_1__0\ : label is "soft_lutpair70";
  attribute counter : integer;
  attribute counter of \counter1_r_reg[0]\ : label is 16;
  attribute counter of \counter1_r_reg[1]\ : label is 16;
  attribute counter of \counter1_r_reg[2]\ : label is 16;
  attribute counter of \counter1_r_reg[3]\ : label is 16;
  attribute counter of \counter1_r_reg[4]\ : label is 16;
  attribute counter of \counter1_r_reg[5]\ : label is 16;
  attribute counter of \counter1_r_reg[6]\ : label is 16;
  attribute counter of \counter1_r_reg[7]\ : label is 16;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter2_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_1_i/video_mgt_lane_init_sm_4byte_i/counter2_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter2_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_1_i/video_mgt_lane_init_sm_4byte_i/counter2_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter3_r_reg[2]_srl3\ : label is "U0/\video_mgt_aurora_lane_4byte_1_i/video_mgt_lane_init_sm_4byte_i/counter3_r_reg ";
  attribute srl_name of \counter3_r_reg[2]_srl3\ : label is "U0/\video_mgt_aurora_lane_4byte_1_i/video_mgt_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 ";
  attribute srl_bus_name of \counter4_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_1_i/video_mgt_lane_init_sm_4byte_i/counter4_r_reg ";
  attribute srl_name of \counter4_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_1_i/video_mgt_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter5_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_1_i/video_mgt_lane_init_sm_4byte_i/counter5_r_reg ";
  attribute srl_name of \counter5_r_reg[14]_srl15\ : label is "U0/\video_mgt_aurora_lane_4byte_1_i/video_mgt_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \gen_sp_r_i_1__0\ : label is "soft_lutpair71";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of \polarity_r_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \realign_r_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \reset_count_r_i_3__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rst_r_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rx_polarity_r_i_1__0\ : label is "soft_lutpair68";
begin
  D(0) <= \^d\(0);
  ENABLE_ERR_DETECT <= \^enable_err_detect\;
  GEN_SPA <= \^gen_spa\;
  O1 <= \^o1\;
  RXPOLARITY_IN_LANE1 <= \^rxpolarity_in_lane1\;
  ready_r <= \^ready_r\;
\ENABLE_ERR_DETECT_Buffer_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^gen_spa\,
      I1 => \^ready_r\,
      O => ENABLE_ERR_DETECT_Buffer0
    );
ENABLE_ERR_DETECT_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => ENABLE_ERR_DETECT_Buffer0,
      Q => \^enable_err_detect\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\RX_CHAR_IS_COMMA_R_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(0),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      R => \<const0>\
    );
\RX_CHAR_IS_COMMA_R_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(1),
      Q => p_1_in,
      R => \<const0>\
    );
\RX_CHAR_IS_COMMA_R_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(2),
      Q => p_0_in2_in,
      R => \<const0>\
    );
\RX_CHAR_IS_COMMA_R_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(3),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
\ack_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440444"
    )
    port map (
      I0 => counter5_r(15),
      I1 => \^gen_spa\,
      I2 => counter3_r(3),
      I3 => counter2_r(15),
      I4 => RX_NEG_Buffer,
      I5 => polarity_r,
      O => next_ack_c
    );
ack_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_ack_c,
      Q => \^gen_spa\,
      R => begin_r0
    );
\align_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => \^o1\,
      I2 => count_8d_done_r,
      I3 => n_0_rst_r_reg,
      O => next_align_c
    );
align_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_align_c,
      Q => \^o1\,
      R => begin_r0
    );
\begin_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \^gen_spa\,
      I1 => counter5_r(15),
      I2 => realign_r,
      I3 => RXREALIGN_OUT_LANE1,
      I4 => \n_0_begin_r_i_2__0\,
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG_Buffer,
      I2 => counter4_r(15),
      I3 => \^ready_r\,
      O => \n_0_begin_r_i_2__0\
    );
begin_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_begin_c,
      Q => begin_r,
      S => begin_r0
    );
\consecutive_commas_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      I2 => p_0_in2_in,
      I3 => p_1_in,
      I4 => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      O => consecutive_commas_r0
    );
consecutive_commas_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => consecutive_commas_r0,
      Q => consecutive_commas_r,
      R => \<const0>\
    );
\counter1_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      I2 => p_0_in2_in,
      I3 => p_1_in,
      I4 => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      O => inc_count_c
    );
\counter1_r[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => \n_0_counter1_r[0]_i_3__0\,
      I2 => \n_0_counter1_r_reg[1]\,
      O => p_0_in(7)
    );
\counter1_r[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[5]\,
      I4 => \n_0_counter1_r_reg[3]\,
      I5 => count_32d_done_r,
      O => \n_0_counter1_r[0]_i_3__0\
    );
\counter1_r[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r_reg[1]\,
      I1 => \n_0_counter1_r[0]_i_3__0\,
      O => p_0_in(6)
    );
\counter1_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => count_8d_done_r,
      I2 => \n_0_counter1_r_reg[7]\,
      I3 => \n_0_counter1_r_reg[6]\,
      I4 => \n_0_counter1_r_reg[5]\,
      I5 => \n_0_counter1_r_reg[3]\,
      O => p_0_in(5)
    );
\counter1_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_counter1_r_reg[3]\,
      I1 => \n_0_counter1_r_reg[5]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[7]\,
      I4 => count_8d_done_r,
      O => p_0_in(4)
    );
\counter1_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[5]\,
      O => p_0_in(3)
    );
\counter1_r[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_counter1_r_reg[5]\,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[7]\,
      O => p_0_in(2)
    );
\counter1_r[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      O => p_0_in(1)
    );
\counter1_r[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(7),
      Q => count_128d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(6),
      Q => \n_0_counter1_r_reg[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(5),
      Q => count_32d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(4),
      Q => \n_0_counter1_r_reg[3]\,
      R => reset_count_r
    );
\counter1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(2),
      Q => \n_0_counter1_r_reg[5]\,
      R => reset_count_r
    );
\counter1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(1),
      Q => \n_0_counter1_r_reg[6]\,
      R => reset_count_r
    );
\counter1_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => inc_count_c,
      D => p_0_in(0),
      Q => \n_0_counter1_r_reg[7]\,
      S => reset_count_r
    );
\counter2_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => \^gen_spa\,
      Q => \n_0_counter2_r_reg[14]_srl15\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_counter2_r_reg[14]_srl15\,
      Q => counter2_r(15),
      R => \<const0>\
    );
\counter3_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => counter3_r0,
      CLK => user_clk,
      D => \^gen_spa\,
      Q => \n_0_counter3_r_reg[2]_srl3\
    );
\counter3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter3_r0,
      D => \n_0_counter3_r_reg[2]_srl3\,
      Q => counter3_r(3),
      R => \<const0>\
    );
\counter4_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => counter4_r0,
      CLK => user_clk,
      D => \^ready_r\,
      Q => \n_0_counter4_r_reg[14]_srl15\
    );
\counter4_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter4_r0,
      D => \n_0_counter4_r_reg[14]_srl15\,
      Q => counter4_r(15),
      R => \<const0>\
    );
\counter5_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const1>\,
      CE => counter5_r0,
      CLK => user_clk,
      D => \^gen_spa\,
      Q => \n_0_counter5_r_reg[14]_srl15\
    );
\counter5_r_reg[14]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => do_watchdog_count_r,
      I1 => \^gen_spa\,
      O => counter5_r0
    );
\counter5_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter5_r0,
      D => \n_0_counter5_r_reg[14]_srl15\,
      Q => counter5_r(15),
      R => \<const0>\
    );
\do_watchdog_count_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => prev_count_128d_done_r,
      O => do_watchdog_count_r0
    );
do_watchdog_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => do_watchdog_count_r0,
      Q => do_watchdog_count_r,
      R => \<const0>\
    );
\gen_sp_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^ready_r\,
      I1 => \^gen_spa\,
      O => GEN_SP
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => \^ready_r\,
      Q => \^d\(0),
      R => I1
    );
\left_align_select_r[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF111"
    )
    port map (
      I0 => \^ready_r\,
      I1 => \^o1\,
      I2 => GT1_RXCHARISK_OUT(0),
      I3 => GT1_RXCHARISK_OUT(1),
      I4 => first_v_received_r,
      O => O9
    );
\polarity_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => realign_r,
      I2 => RXREALIGN_OUT_LANE1,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_polarity_c,
      Q => polarity_r,
      R => begin_r0
    );
prev_count_128d_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => count_128d_done_r,
      Q => prev_count_128d_done_r,
      R => \<const0>\
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
    port map (
      I0 => counter5_r(15),
      I1 => \^gen_spa\,
      I2 => counter3_r(3),
      I3 => counter2_r(15),
      I4 => counter4_r(15),
      I5 => \^ready_r\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_ready_c,
      Q => \^ready_r\,
      R => begin_r0
    );
\realign_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
    port map (
      I0 => RXREALIGN_OUT_LANE1,
      I1 => realign_r,
      I2 => count_32d_done_r,
      I3 => count_128d_done_r,
      I4 => \^o1\,
      O => next_realign_c
    );
realign_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_realign_c,
      Q => realign_r,
      R => begin_r0
    );
\reset_count_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555551"
    )
    port map (
      I0 => n_0_rst_r_reg,
      I1 => consecutive_commas_r,
      I2 => GT1_RXDISPERR_OUT(0),
      I3 => GT1_RXDISPERR_OUT(1),
      I4 => I10,
      I5 => \n_0_reset_count_r_i_3__0\,
      O => reset_count_r0
    );
\reset_count_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEE"
    )
    port map (
      I0 => I1,
      I1 => begin_r,
      I2 => count_8d_done_r,
      I3 => n_0_rst_r_reg,
      O => \n_0_reset_count_r_i_3__0\
    );
reset_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => reset_count_r0,
      Q => reset_count_r,
      R => \<const0>\
    );
\rst_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => begin_r,
      I1 => count_8d_done_r,
      I2 => n_0_rst_r_reg,
      O => next_rst_c
    );
rst_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => next_rst_c,
      Q => n_0_rst_r_reg,
      R => begin_r0
    );
\rx_polarity_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => RX_NEG_Buffer,
      I1 => polarity_r,
      I2 => \^rxpolarity_in_lane1\,
      O => \n_0_rx_polarity_r_i_1__0\
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_polarity_r_i_1__0\,
      Q => \^rxpolarity_in_lane1\,
      R => \<const0>\
    );
rxfsm_data_valid_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^d\(0),
      I1 => I12(0),
      O => O14
    );
\soft_err_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^enable_err_detect\,
      O => good_cnt_r3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_LEFT_ALIGN_CONTROL is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    user_clk : in STD_LOGIC
  );
end video_mgtvideo_mgt_LEFT_ALIGN_CONTROL;

architecture STRUCTURE of video_mgtvideo_mgt_LEFT_ALIGN_CONTROL is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\MUXED_DATA_Buffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(15),
      I1 => data2(15),
      I2 => sel0(1),
      I3 => p_5_in(15),
      I4 => sel0(0),
      I5 => data0(15),
      O => D(15)
    );
\MUXED_DATA_Buffer[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(5),
      I1 => data2(5),
      I2 => sel0(1),
      I3 => p_5_in(5),
      I4 => sel0(0),
      I5 => data0(5),
      O => D(5)
    );
\MUXED_DATA_Buffer[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(4),
      I1 => data2(4),
      I2 => sel0(1),
      I3 => p_5_in(4),
      I4 => sel0(0),
      I5 => data0(4),
      O => D(4)
    );
\MUXED_DATA_Buffer[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(3),
      I1 => data2(3),
      I2 => sel0(1),
      I3 => p_5_in(3),
      I4 => sel0(0),
      I5 => data0(3),
      O => D(3)
    );
\MUXED_DATA_Buffer[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(2),
      I1 => data2(2),
      I2 => sel0(1),
      I3 => p_5_in(2),
      I4 => sel0(0),
      I5 => data0(2),
      O => D(2)
    );
\MUXED_DATA_Buffer[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(1),
      I1 => data2(1),
      I2 => sel0(1),
      I3 => p_5_in(1),
      I4 => sel0(0),
      I5 => data0(1),
      O => D(1)
    );
\MUXED_DATA_Buffer[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(0),
      I1 => data2(0),
      I2 => sel0(1),
      I3 => p_5_in(0),
      I4 => sel0(0),
      I5 => data0(0),
      O => D(0)
    );
\MUXED_DATA_Buffer[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(14),
      I1 => data2(14),
      I2 => sel0(1),
      I3 => p_5_in(14),
      I4 => sel0(0),
      I5 => data0(14),
      O => D(14)
    );
\MUXED_DATA_Buffer[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(13),
      I1 => data2(13),
      I2 => sel0(1),
      I3 => p_5_in(13),
      I4 => sel0(0),
      I5 => data0(13),
      O => D(13)
    );
\MUXED_DATA_Buffer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(12),
      I1 => data2(12),
      I2 => sel0(1),
      I3 => p_5_in(12),
      I4 => sel0(0),
      I5 => data0(12),
      O => D(12)
    );
\MUXED_DATA_Buffer[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(11),
      I1 => data2(11),
      I2 => sel0(1),
      I3 => p_5_in(11),
      I4 => sel0(0),
      I5 => data0(11),
      O => D(11)
    );
\MUXED_DATA_Buffer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(10),
      I1 => data2(10),
      I2 => sel0(1),
      I3 => p_5_in(10),
      I4 => sel0(0),
      I5 => data0(10),
      O => D(10)
    );
\MUXED_DATA_Buffer[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(9),
      I1 => data2(9),
      I2 => sel0(1),
      I3 => p_5_in(9),
      I4 => sel0(0),
      I5 => data0(9),
      O => D(9)
    );
\MUXED_DATA_Buffer[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(8),
      I1 => data2(8),
      I2 => sel0(1),
      I3 => p_5_in(8),
      I4 => sel0(0),
      I5 => data0(8),
      O => D(8)
    );
\MUXED_DATA_Buffer[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(7),
      I1 => data2(7),
      I2 => sel0(1),
      I3 => p_5_in(7),
      I4 => sel0(0),
      I5 => data0(7),
      O => D(7)
    );
\MUXED_DATA_Buffer[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I1(6),
      I1 => data2(6),
      I2 => sel0(1),
      I3 => p_5_in(6),
      I4 => sel0(0),
      I5 => data0(6),
      O => D(6)
    );
\MUX_SELECT_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2(4),
      Q => sel0(1),
      R => \<const0>\
    );
\MUX_SELECT_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2(3),
      Q => sel0(0),
      R => \<const0>\
    );
\MUX_SELECT_Buffer_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2(2),
      Q => Q(2),
      R => \<const0>\
    );
\MUX_SELECT_Buffer_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2(1),
      Q => Q(1),
      R => \<const0>\
    );
\MUX_SELECT_Buffer_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2(0),
      Q => Q(0),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_LEFT_ALIGN_MUX is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    user_clk : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    OUTPUT_SELECT_Buffer : in STD_LOGIC_VECTOR ( 4 downto 0 );
    STORAGE_DATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end video_mgtvideo_mgt_LEFT_ALIGN_MUX;

architecture STRUCTURE of video_mgtvideo_mgt_LEFT_ALIGN_MUX is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal muxed_data_c : STD_LOGIC_VECTOR ( 32 to 47 );
  signal \n_0_MUXED_DATA_Buffer[16]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[17]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[18]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[19]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[20]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[21]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[22]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[23]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[24]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[25]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[26]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[27]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[28]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[29]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[30]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer[31]_i_1\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[16]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[17]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[18]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[19]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[20]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[21]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[22]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[23]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[24]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[25]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[26]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[27]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[28]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[29]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[30]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[31]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[48]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[49]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[50]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[51]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[52]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[53]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[54]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[55]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[56]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[57]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[58]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[59]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[60]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[61]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[62]\ : STD_LOGIC;
  signal \n_0_MUXED_DATA_Buffer_reg[63]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[32]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[33]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[34]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[35]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[36]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[37]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[38]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[39]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[40]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[41]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[42]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[43]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[44]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[45]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[46]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \MUXED_DATA_Buffer[47]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[16]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[17]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[18]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[19]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[20]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[21]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[22]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[23]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[24]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[26]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[27]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[28]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[29]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[30]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \OUTPUT_DATA_Buffer[31]_i_1\ : label is "soft_lutpair36";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\MUXED_DATA_Buffer[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(15),
      I1 => Q(1),
      I2 => D(15),
      I3 => Q(2),
      I4 => p_5_in(15),
      O => \n_0_MUXED_DATA_Buffer[16]_i_1\
    );
\MUXED_DATA_Buffer[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(14),
      I1 => Q(1),
      I2 => D(14),
      I3 => Q(2),
      I4 => p_5_in(14),
      O => \n_0_MUXED_DATA_Buffer[17]_i_1\
    );
\MUXED_DATA_Buffer[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(13),
      I1 => Q(1),
      I2 => D(13),
      I3 => Q(2),
      I4 => p_5_in(13),
      O => \n_0_MUXED_DATA_Buffer[18]_i_1\
    );
\MUXED_DATA_Buffer[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(12),
      I1 => Q(1),
      I2 => D(12),
      I3 => Q(2),
      I4 => p_5_in(12),
      O => \n_0_MUXED_DATA_Buffer[19]_i_1\
    );
\MUXED_DATA_Buffer[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(11),
      I1 => Q(1),
      I2 => D(11),
      I3 => Q(2),
      I4 => p_5_in(11),
      O => \n_0_MUXED_DATA_Buffer[20]_i_1\
    );
\MUXED_DATA_Buffer[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(10),
      I1 => Q(1),
      I2 => D(10),
      I3 => Q(2),
      I4 => p_5_in(10),
      O => \n_0_MUXED_DATA_Buffer[21]_i_1\
    );
\MUXED_DATA_Buffer[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(9),
      I1 => Q(1),
      I2 => D(9),
      I3 => Q(2),
      I4 => p_5_in(9),
      O => \n_0_MUXED_DATA_Buffer[22]_i_1\
    );
\MUXED_DATA_Buffer[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(8),
      I1 => Q(1),
      I2 => D(8),
      I3 => Q(2),
      I4 => p_5_in(8),
      O => \n_0_MUXED_DATA_Buffer[23]_i_1\
    );
\MUXED_DATA_Buffer[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(7),
      I1 => Q(1),
      I2 => D(7),
      I3 => Q(2),
      I4 => p_5_in(7),
      O => \n_0_MUXED_DATA_Buffer[24]_i_1\
    );
\MUXED_DATA_Buffer[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(6),
      I1 => Q(1),
      I2 => D(6),
      I3 => Q(2),
      I4 => p_5_in(6),
      O => \n_0_MUXED_DATA_Buffer[25]_i_1\
    );
\MUXED_DATA_Buffer[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(5),
      I1 => Q(1),
      I2 => D(5),
      I3 => Q(2),
      I4 => p_5_in(5),
      O => \n_0_MUXED_DATA_Buffer[26]_i_1\
    );
\MUXED_DATA_Buffer[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(4),
      I1 => Q(1),
      I2 => D(4),
      I3 => Q(2),
      I4 => p_5_in(4),
      O => \n_0_MUXED_DATA_Buffer[27]_i_1\
    );
\MUXED_DATA_Buffer[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(3),
      I1 => Q(1),
      I2 => D(3),
      I3 => Q(2),
      I4 => p_5_in(3),
      O => \n_0_MUXED_DATA_Buffer[28]_i_1\
    );
\MUXED_DATA_Buffer[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(2),
      I1 => Q(1),
      I2 => D(2),
      I3 => Q(2),
      I4 => p_5_in(2),
      O => \n_0_MUXED_DATA_Buffer[29]_i_1\
    );
\MUXED_DATA_Buffer[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(1),
      I1 => Q(1),
      I2 => D(1),
      I3 => Q(2),
      I4 => p_5_in(1),
      O => \n_0_MUXED_DATA_Buffer[30]_i_1\
    );
\MUXED_DATA_Buffer[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => data2(0),
      I1 => Q(1),
      I2 => D(0),
      I3 => Q(2),
      I4 => p_5_in(0),
      O => \n_0_MUXED_DATA_Buffer[31]_i_1\
    );
\MUXED_DATA_Buffer[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(15),
      I1 => data2(15),
      I2 => Q(0),
      O => muxed_data_c(32)
    );
\MUXED_DATA_Buffer[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(14),
      I1 => data2(14),
      I2 => Q(0),
      O => muxed_data_c(33)
    );
\MUXED_DATA_Buffer[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(13),
      I1 => data2(13),
      I2 => Q(0),
      O => muxed_data_c(34)
    );
\MUXED_DATA_Buffer[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(12),
      I1 => data2(12),
      I2 => Q(0),
      O => muxed_data_c(35)
    );
\MUXED_DATA_Buffer[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(11),
      I1 => data2(11),
      I2 => Q(0),
      O => muxed_data_c(36)
    );
\MUXED_DATA_Buffer[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(10),
      I1 => data2(10),
      I2 => Q(0),
      O => muxed_data_c(37)
    );
\MUXED_DATA_Buffer[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(9),
      I1 => data2(9),
      I2 => Q(0),
      O => muxed_data_c(38)
    );
\MUXED_DATA_Buffer[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(8),
      I1 => data2(8),
      I2 => Q(0),
      O => muxed_data_c(39)
    );
\MUXED_DATA_Buffer[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(7),
      I1 => data2(7),
      I2 => Q(0),
      O => muxed_data_c(40)
    );
\MUXED_DATA_Buffer[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(6),
      I1 => data2(6),
      I2 => Q(0),
      O => muxed_data_c(41)
    );
\MUXED_DATA_Buffer[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(5),
      I1 => data2(5),
      I2 => Q(0),
      O => muxed_data_c(42)
    );
\MUXED_DATA_Buffer[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(4),
      I1 => data2(4),
      I2 => Q(0),
      O => muxed_data_c(43)
    );
\MUXED_DATA_Buffer[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(3),
      I1 => data2(3),
      I2 => Q(0),
      O => muxed_data_c(44)
    );
\MUXED_DATA_Buffer[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(2),
      I1 => data2(2),
      I2 => Q(0),
      O => muxed_data_c(45)
    );
\MUXED_DATA_Buffer[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(1),
      I1 => data2(1),
      I2 => Q(0),
      O => muxed_data_c(46)
    );
\MUXED_DATA_Buffer[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => D(0),
      I1 => data2(0),
      I2 => Q(0),
      O => muxed_data_c(47)
    );
\MUXED_DATA_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(31),
      Q => p_3_in(15),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(21),
      Q => p_3_in(5),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(20),
      Q => p_3_in(4),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(19),
      Q => p_3_in(3),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(18),
      Q => p_3_in(2),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(17),
      Q => p_3_in(1),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(16),
      Q => p_3_in(0),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[16]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[16]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[17]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[17]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[18]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[18]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[19]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[19]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(30),
      Q => p_3_in(14),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[20]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[20]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[21]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[21]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[22]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[22]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[23]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[23]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[24]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[24]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[25]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[25]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[26]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[26]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[27]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[27]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[28]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[28]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[29]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[29]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(29),
      Q => p_3_in(13),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[30]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[30]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_MUXED_DATA_Buffer[31]_i_1\,
      Q => \n_0_MUXED_DATA_Buffer_reg[31]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(32),
      Q => p_1_in(15),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(33),
      Q => p_1_in(14),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(34),
      Q => p_1_in(13),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(35),
      Q => p_1_in(12),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(36),
      Q => p_1_in(11),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(37),
      Q => p_1_in(10),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(38),
      Q => p_1_in(9),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(39),
      Q => p_1_in(8),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(28),
      Q => p_3_in(12),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(40),
      Q => p_1_in(7),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(41),
      Q => p_1_in(6),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(42),
      Q => p_1_in(5),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(43),
      Q => p_1_in(4),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(44),
      Q => p_1_in(3),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(45),
      Q => p_1_in(2),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(46),
      Q => p_1_in(1),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => muxed_data_c(47),
      Q => p_1_in(0),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(15),
      Q => \n_0_MUXED_DATA_Buffer_reg[48]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(14),
      Q => \n_0_MUXED_DATA_Buffer_reg[49]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(27),
      Q => p_3_in(11),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(13),
      Q => \n_0_MUXED_DATA_Buffer_reg[50]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(12),
      Q => \n_0_MUXED_DATA_Buffer_reg[51]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(11),
      Q => \n_0_MUXED_DATA_Buffer_reg[52]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(10),
      Q => \n_0_MUXED_DATA_Buffer_reg[53]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(9),
      Q => \n_0_MUXED_DATA_Buffer_reg[54]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(8),
      Q => \n_0_MUXED_DATA_Buffer_reg[55]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(7),
      Q => \n_0_MUXED_DATA_Buffer_reg[56]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(6),
      Q => \n_0_MUXED_DATA_Buffer_reg[57]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(5),
      Q => \n_0_MUXED_DATA_Buffer_reg[58]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(4),
      Q => \n_0_MUXED_DATA_Buffer_reg[59]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(26),
      Q => p_3_in(10),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(3),
      Q => \n_0_MUXED_DATA_Buffer_reg[60]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(2),
      Q => \n_0_MUXED_DATA_Buffer_reg[61]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(1),
      Q => \n_0_MUXED_DATA_Buffer_reg[62]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(0),
      Q => \n_0_MUXED_DATA_Buffer_reg[63]\,
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(25),
      Q => p_3_in(9),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(24),
      Q => p_3_in(8),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(23),
      Q => p_3_in(7),
      R => \<const0>\
    );
\MUXED_DATA_Buffer_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(22),
      Q => p_3_in(6),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(15),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(47),
      O => O1
    );
\OUTPUT_DATA_Buffer[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(14),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(46),
      O => O2
    );
\OUTPUT_DATA_Buffer[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(13),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(45),
      O => O3
    );
\OUTPUT_DATA_Buffer[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(12),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(44),
      O => O4
    );
\OUTPUT_DATA_Buffer[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(11),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(43),
      O => O5
    );
\OUTPUT_DATA_Buffer[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(10),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(42),
      O => O6
    );
\OUTPUT_DATA_Buffer[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(9),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(41),
      O => O7
    );
\OUTPUT_DATA_Buffer[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(8),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(40),
      O => O8
    );
\OUTPUT_DATA_Buffer[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(7),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(39),
      O => O9
    );
\OUTPUT_DATA_Buffer[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(6),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(38),
      O => O10
    );
\OUTPUT_DATA_Buffer[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(5),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(37),
      O => O11
    );
\OUTPUT_DATA_Buffer[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(4),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(36),
      O => O12
    );
\OUTPUT_DATA_Buffer[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(3),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(35),
      O => O13
    );
\OUTPUT_DATA_Buffer[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(2),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(34),
      O => O14
    );
\OUTPUT_DATA_Buffer[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(1),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(33),
      O => O15
    );
\OUTPUT_DATA_Buffer[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in(0),
      I1 => OUTPUT_SELECT_Buffer(4),
      I2 => STORAGE_DATA(32),
      O => O16
    );
\OUTPUT_DATA_Buffer[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(15),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[16]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(31),
      O => O17
    );
\OUTPUT_DATA_Buffer[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(14),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[17]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(30),
      O => O18
    );
\OUTPUT_DATA_Buffer[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(13),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[18]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(29),
      O => O19
    );
\OUTPUT_DATA_Buffer[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(12),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[19]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(28),
      O => O20
    );
\OUTPUT_DATA_Buffer[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(11),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[20]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(27),
      O => O21
    );
\OUTPUT_DATA_Buffer[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(10),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[21]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(26),
      O => O22
    );
\OUTPUT_DATA_Buffer[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(9),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[22]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(25),
      O => O23
    );
\OUTPUT_DATA_Buffer[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(8),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[23]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(24),
      O => O24
    );
\OUTPUT_DATA_Buffer[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(7),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[24]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(23),
      O => O25
    );
\OUTPUT_DATA_Buffer[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(6),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[25]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(22),
      O => O26
    );
\OUTPUT_DATA_Buffer[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(5),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[26]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(21),
      O => O27
    );
\OUTPUT_DATA_Buffer[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(4),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[27]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(20),
      O => O28
    );
\OUTPUT_DATA_Buffer[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(3),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[28]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(19),
      O => O29
    );
\OUTPUT_DATA_Buffer[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(2),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[29]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(18),
      O => O30
    );
\OUTPUT_DATA_Buffer[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(1),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[30]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(17),
      O => O31
    );
\OUTPUT_DATA_Buffer[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => p_3_in(0),
      I1 => OUTPUT_SELECT_Buffer(2),
      I2 => \n_0_MUXED_DATA_Buffer_reg[31]\,
      I3 => OUTPUT_SELECT_Buffer(3),
      I4 => STORAGE_DATA(16),
      O => O32
    );
\OUTPUT_DATA_Buffer[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(15),
      I1 => p_3_in(15),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[16]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(15),
      O => O33
    );
\OUTPUT_DATA_Buffer[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(14),
      I1 => p_3_in(14),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[17]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(14),
      O => O34
    );
\OUTPUT_DATA_Buffer[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(13),
      I1 => p_3_in(13),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[18]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(13),
      O => O35
    );
\OUTPUT_DATA_Buffer[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(12),
      I1 => p_3_in(12),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[19]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(12),
      O => O36
    );
\OUTPUT_DATA_Buffer[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(11),
      I1 => p_3_in(11),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[20]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(11),
      O => O37
    );
\OUTPUT_DATA_Buffer[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(10),
      I1 => p_3_in(10),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[21]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(10),
      O => O38
    );
\OUTPUT_DATA_Buffer[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(9),
      I1 => p_3_in(9),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[22]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(9),
      O => O39
    );
\OUTPUT_DATA_Buffer[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(8),
      I1 => p_3_in(8),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[23]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(8),
      O => O40
    );
\OUTPUT_DATA_Buffer[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(7),
      I1 => p_3_in(7),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[24]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(7),
      O => O41
    );
\OUTPUT_DATA_Buffer[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(6),
      I1 => p_3_in(6),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[25]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(6),
      O => O42
    );
\OUTPUT_DATA_Buffer[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(5),
      I1 => p_3_in(5),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[26]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(5),
      O => O43
    );
\OUTPUT_DATA_Buffer[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(4),
      I1 => p_3_in(4),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[27]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(4),
      O => O44
    );
\OUTPUT_DATA_Buffer[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(3),
      I1 => p_3_in(3),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[28]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(3),
      O => O45
    );
\OUTPUT_DATA_Buffer[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(2),
      I1 => p_3_in(2),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[29]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(2),
      O => O46
    );
\OUTPUT_DATA_Buffer[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(1),
      I1 => p_3_in(1),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[30]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(1),
      O => O47
    );
\OUTPUT_DATA_Buffer[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => p_1_in(0),
      I1 => p_3_in(0),
      I2 => OUTPUT_SELECT_Buffer(0),
      I3 => \n_0_MUXED_DATA_Buffer_reg[31]\,
      I4 => OUTPUT_SELECT_Buffer(1),
      I5 => STORAGE_DATA(0),
      O => O48
    );
\STORAGE_DATA_Buffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[48]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[16]\,
      I2 => I1(6),
      I3 => p_1_in(15),
      I4 => I1(7),
      I5 => p_3_in(15),
      O => O49
    );
\STORAGE_DATA_Buffer[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[58]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[26]\,
      I2 => I1(6),
      I3 => p_1_in(5),
      I4 => I1(7),
      I5 => p_3_in(5),
      O => O59
    );
\STORAGE_DATA_Buffer[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[59]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[27]\,
      I2 => I1(6),
      I3 => p_1_in(4),
      I4 => I1(7),
      I5 => p_3_in(4),
      O => O60
    );
\STORAGE_DATA_Buffer[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[60]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[28]\,
      I2 => I1(6),
      I3 => p_1_in(3),
      I4 => I1(7),
      I5 => p_3_in(3),
      O => O61
    );
\STORAGE_DATA_Buffer[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[61]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[29]\,
      I2 => I1(6),
      I3 => p_1_in(2),
      I4 => I1(7),
      I5 => p_3_in(2),
      O => O62
    );
\STORAGE_DATA_Buffer[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[62]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[30]\,
      I2 => I1(6),
      I3 => p_1_in(1),
      I4 => I1(7),
      I5 => p_3_in(1),
      O => O63
    );
\STORAGE_DATA_Buffer[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[63]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[31]\,
      I2 => I1(6),
      I3 => p_1_in(0),
      I4 => I1(7),
      I5 => p_3_in(0),
      O => O64
    );
\STORAGE_DATA_Buffer[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[48]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[16]\,
      I2 => I1(4),
      I3 => p_1_in(15),
      I4 => I1(5),
      I5 => p_3_in(15),
      O => O65
    );
\STORAGE_DATA_Buffer[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[49]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[17]\,
      I2 => I1(4),
      I3 => p_1_in(14),
      I4 => I1(5),
      I5 => p_3_in(14),
      O => O66
    );
\STORAGE_DATA_Buffer[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[50]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[18]\,
      I2 => I1(4),
      I3 => p_1_in(13),
      I4 => I1(5),
      I5 => p_3_in(13),
      O => O67
    );
\STORAGE_DATA_Buffer[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[51]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[19]\,
      I2 => I1(4),
      I3 => p_1_in(12),
      I4 => I1(5),
      I5 => p_3_in(12),
      O => O68
    );
\STORAGE_DATA_Buffer[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[49]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[17]\,
      I2 => I1(6),
      I3 => p_1_in(14),
      I4 => I1(7),
      I5 => p_3_in(14),
      O => O50
    );
\STORAGE_DATA_Buffer[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[52]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[20]\,
      I2 => I1(4),
      I3 => p_1_in(11),
      I4 => I1(5),
      I5 => p_3_in(11),
      O => O69
    );
\STORAGE_DATA_Buffer[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[53]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[21]\,
      I2 => I1(4),
      I3 => p_1_in(10),
      I4 => I1(5),
      I5 => p_3_in(10),
      O => O70
    );
\STORAGE_DATA_Buffer[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[54]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[22]\,
      I2 => I1(4),
      I3 => p_1_in(9),
      I4 => I1(5),
      I5 => p_3_in(9),
      O => O71
    );
\STORAGE_DATA_Buffer[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[55]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[23]\,
      I2 => I1(4),
      I3 => p_1_in(8),
      I4 => I1(5),
      I5 => p_3_in(8),
      O => O72
    );
\STORAGE_DATA_Buffer[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[56]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[24]\,
      I2 => I1(4),
      I3 => p_1_in(7),
      I4 => I1(5),
      I5 => p_3_in(7),
      O => O73
    );
\STORAGE_DATA_Buffer[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[57]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[25]\,
      I2 => I1(4),
      I3 => p_1_in(6),
      I4 => I1(5),
      I5 => p_3_in(6),
      O => O74
    );
\STORAGE_DATA_Buffer[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[58]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[26]\,
      I2 => I1(4),
      I3 => p_1_in(5),
      I4 => I1(5),
      I5 => p_3_in(5),
      O => O75
    );
\STORAGE_DATA_Buffer[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[59]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[27]\,
      I2 => I1(4),
      I3 => p_1_in(4),
      I4 => I1(5),
      I5 => p_3_in(4),
      O => O76
    );
\STORAGE_DATA_Buffer[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[60]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[28]\,
      I2 => I1(4),
      I3 => p_1_in(3),
      I4 => I1(5),
      I5 => p_3_in(3),
      O => O77
    );
\STORAGE_DATA_Buffer[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[61]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[29]\,
      I2 => I1(4),
      I3 => p_1_in(2),
      I4 => I1(5),
      I5 => p_3_in(2),
      O => O78
    );
\STORAGE_DATA_Buffer[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[50]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[18]\,
      I2 => I1(6),
      I3 => p_1_in(13),
      I4 => I1(7),
      I5 => p_3_in(13),
      O => O51
    );
\STORAGE_DATA_Buffer[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[62]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[30]\,
      I2 => I1(4),
      I3 => p_1_in(1),
      I4 => I1(5),
      I5 => p_3_in(1),
      O => O79
    );
\STORAGE_DATA_Buffer[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[63]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[31]\,
      I2 => I1(4),
      I3 => p_1_in(0),
      I4 => I1(5),
      I5 => p_3_in(0),
      O => O80
    );
\STORAGE_DATA_Buffer[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[48]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[16]\,
      I2 => I1(2),
      I3 => p_1_in(15),
      I4 => I1(3),
      I5 => p_3_in(15),
      O => O81
    );
\STORAGE_DATA_Buffer[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[49]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[17]\,
      I2 => I1(2),
      I3 => p_1_in(14),
      I4 => I1(3),
      I5 => p_3_in(14),
      O => O82
    );
\STORAGE_DATA_Buffer[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[50]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[18]\,
      I2 => I1(2),
      I3 => p_1_in(13),
      I4 => I1(3),
      I5 => p_3_in(13),
      O => O83
    );
\STORAGE_DATA_Buffer[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[51]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[19]\,
      I2 => I1(2),
      I3 => p_1_in(12),
      I4 => I1(3),
      I5 => p_3_in(12),
      O => O84
    );
\STORAGE_DATA_Buffer[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[52]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[20]\,
      I2 => I1(2),
      I3 => p_1_in(11),
      I4 => I1(3),
      I5 => p_3_in(11),
      O => O85
    );
\STORAGE_DATA_Buffer[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[53]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[21]\,
      I2 => I1(2),
      I3 => p_1_in(10),
      I4 => I1(3),
      I5 => p_3_in(10),
      O => O86
    );
\STORAGE_DATA_Buffer[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[54]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[22]\,
      I2 => I1(2),
      I3 => p_1_in(9),
      I4 => I1(3),
      I5 => p_3_in(9),
      O => O87
    );
\STORAGE_DATA_Buffer[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[55]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[23]\,
      I2 => I1(2),
      I3 => p_1_in(8),
      I4 => I1(3),
      I5 => p_3_in(8),
      O => O88
    );
\STORAGE_DATA_Buffer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[51]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[19]\,
      I2 => I1(6),
      I3 => p_1_in(12),
      I4 => I1(7),
      I5 => p_3_in(12),
      O => O52
    );
\STORAGE_DATA_Buffer[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[56]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[24]\,
      I2 => I1(2),
      I3 => p_1_in(7),
      I4 => I1(3),
      I5 => p_3_in(7),
      O => O89
    );
\STORAGE_DATA_Buffer[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[57]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[25]\,
      I2 => I1(2),
      I3 => p_1_in(6),
      I4 => I1(3),
      I5 => p_3_in(6),
      O => O90
    );
\STORAGE_DATA_Buffer[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[58]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[26]\,
      I2 => I1(2),
      I3 => p_1_in(5),
      I4 => I1(3),
      I5 => p_3_in(5),
      O => O91
    );
\STORAGE_DATA_Buffer[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[59]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[27]\,
      I2 => I1(2),
      I3 => p_1_in(4),
      I4 => I1(3),
      I5 => p_3_in(4),
      O => O92
    );
\STORAGE_DATA_Buffer[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[60]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[28]\,
      I2 => I1(2),
      I3 => p_1_in(3),
      I4 => I1(3),
      I5 => p_3_in(3),
      O => O93
    );
\STORAGE_DATA_Buffer[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[61]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[29]\,
      I2 => I1(2),
      I3 => p_1_in(2),
      I4 => I1(3),
      I5 => p_3_in(2),
      O => O94
    );
\STORAGE_DATA_Buffer[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[62]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[30]\,
      I2 => I1(2),
      I3 => p_1_in(1),
      I4 => I1(3),
      I5 => p_3_in(1),
      O => O95
    );
\STORAGE_DATA_Buffer[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[63]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[31]\,
      I2 => I1(2),
      I3 => p_1_in(0),
      I4 => I1(3),
      I5 => p_3_in(0),
      O => O96
    );
\STORAGE_DATA_Buffer[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[48]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[16]\,
      I2 => I1(0),
      I3 => p_1_in(15),
      I4 => I1(1),
      I5 => p_3_in(15),
      O => O97
    );
\STORAGE_DATA_Buffer[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[49]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[17]\,
      I2 => I1(0),
      I3 => p_1_in(14),
      I4 => I1(1),
      I5 => p_3_in(14),
      O => O98
    );
\STORAGE_DATA_Buffer[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[52]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[20]\,
      I2 => I1(6),
      I3 => p_1_in(11),
      I4 => I1(7),
      I5 => p_3_in(11),
      O => O53
    );
\STORAGE_DATA_Buffer[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[50]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[18]\,
      I2 => I1(0),
      I3 => p_1_in(13),
      I4 => I1(1),
      I5 => p_3_in(13),
      O => O99
    );
\STORAGE_DATA_Buffer[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[51]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[19]\,
      I2 => I1(0),
      I3 => p_1_in(12),
      I4 => I1(1),
      I5 => p_3_in(12),
      O => O100
    );
\STORAGE_DATA_Buffer[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[52]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[20]\,
      I2 => I1(0),
      I3 => p_1_in(11),
      I4 => I1(1),
      I5 => p_3_in(11),
      O => O101
    );
\STORAGE_DATA_Buffer[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[53]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[21]\,
      I2 => I1(0),
      I3 => p_1_in(10),
      I4 => I1(1),
      I5 => p_3_in(10),
      O => O102
    );
\STORAGE_DATA_Buffer[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[54]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[22]\,
      I2 => I1(0),
      I3 => p_1_in(9),
      I4 => I1(1),
      I5 => p_3_in(9),
      O => O103
    );
\STORAGE_DATA_Buffer[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[55]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[23]\,
      I2 => I1(0),
      I3 => p_1_in(8),
      I4 => I1(1),
      I5 => p_3_in(8),
      O => O104
    );
\STORAGE_DATA_Buffer[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[56]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[24]\,
      I2 => I1(0),
      I3 => p_1_in(7),
      I4 => I1(1),
      I5 => p_3_in(7),
      O => O105
    );
\STORAGE_DATA_Buffer[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[57]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[25]\,
      I2 => I1(0),
      I3 => p_1_in(6),
      I4 => I1(1),
      I5 => p_3_in(6),
      O => O106
    );
\STORAGE_DATA_Buffer[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[58]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[26]\,
      I2 => I1(0),
      I3 => p_1_in(5),
      I4 => I1(1),
      I5 => p_3_in(5),
      O => O107
    );
\STORAGE_DATA_Buffer[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[59]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[27]\,
      I2 => I1(0),
      I3 => p_1_in(4),
      I4 => I1(1),
      I5 => p_3_in(4),
      O => O108
    );
\STORAGE_DATA_Buffer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[53]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[21]\,
      I2 => I1(6),
      I3 => p_1_in(10),
      I4 => I1(7),
      I5 => p_3_in(10),
      O => O54
    );
\STORAGE_DATA_Buffer[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[60]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[28]\,
      I2 => I1(0),
      I3 => p_1_in(3),
      I4 => I1(1),
      I5 => p_3_in(3),
      O => O109
    );
\STORAGE_DATA_Buffer[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[61]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[29]\,
      I2 => I1(0),
      I3 => p_1_in(2),
      I4 => I1(1),
      I5 => p_3_in(2),
      O => O110
    );
\STORAGE_DATA_Buffer[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[62]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[30]\,
      I2 => I1(0),
      I3 => p_1_in(1),
      I4 => I1(1),
      I5 => p_3_in(1),
      O => O111
    );
\STORAGE_DATA_Buffer[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[63]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[31]\,
      I2 => I1(0),
      I3 => p_1_in(0),
      I4 => I1(1),
      I5 => p_3_in(0),
      O => O112
    );
\STORAGE_DATA_Buffer[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[54]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[22]\,
      I2 => I1(6),
      I3 => p_1_in(9),
      I4 => I1(7),
      I5 => p_3_in(9),
      O => O55
    );
\STORAGE_DATA_Buffer[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[55]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[23]\,
      I2 => I1(6),
      I3 => p_1_in(8),
      I4 => I1(7),
      I5 => p_3_in(8),
      O => O56
    );
\STORAGE_DATA_Buffer[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[56]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[24]\,
      I2 => I1(6),
      I3 => p_1_in(7),
      I4 => I1(7),
      I5 => p_3_in(7),
      O => O57
    );
\STORAGE_DATA_Buffer[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_MUXED_DATA_Buffer_reg[57]\,
      I1 => \n_0_MUXED_DATA_Buffer_reg[25]\,
      I2 => I1(6),
      I3 => p_1_in(6),
      I4 => I1(7),
      I5 => p_3_in(6),
      O => O58
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_OUTPUT_MUX is
  port (
    M_AXI_RX_TDATA : out STD_LOGIC_VECTOR ( 0 to 63 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    user_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC
  );
end video_mgtvideo_mgt_OUTPUT_MUX;

architecture STRUCTURE of video_mgtvideo_mgt_OUTPUT_MUX is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(15),
      Q => M_AXI_RX_TDATA(0),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(5),
      Q => M_AXI_RX_TDATA(10),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(4),
      Q => M_AXI_RX_TDATA(11),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(3),
      Q => M_AXI_RX_TDATA(12),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(2),
      Q => M_AXI_RX_TDATA(13),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(1),
      Q => M_AXI_RX_TDATA(14),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(0),
      Q => M_AXI_RX_TDATA(15),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I1,
      Q => M_AXI_RX_TDATA(16),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2,
      Q => M_AXI_RX_TDATA(17),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I3,
      Q => M_AXI_RX_TDATA(18),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I4,
      Q => M_AXI_RX_TDATA(19),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(14),
      Q => M_AXI_RX_TDATA(1),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I5,
      Q => M_AXI_RX_TDATA(20),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I6,
      Q => M_AXI_RX_TDATA(21),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I7,
      Q => M_AXI_RX_TDATA(22),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I8,
      Q => M_AXI_RX_TDATA(23),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I9,
      Q => M_AXI_RX_TDATA(24),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I10,
      Q => M_AXI_RX_TDATA(25),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I11,
      Q => M_AXI_RX_TDATA(26),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I12,
      Q => M_AXI_RX_TDATA(27),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I13,
      Q => M_AXI_RX_TDATA(28),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14,
      Q => M_AXI_RX_TDATA(29),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(13),
      Q => M_AXI_RX_TDATA(2),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I15,
      Q => M_AXI_RX_TDATA(30),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16,
      Q => M_AXI_RX_TDATA(31),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17,
      Q => M_AXI_RX_TDATA(32),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18,
      Q => M_AXI_RX_TDATA(33),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I19,
      Q => M_AXI_RX_TDATA(34),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20,
      Q => M_AXI_RX_TDATA(35),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21,
      Q => M_AXI_RX_TDATA(36),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22,
      Q => M_AXI_RX_TDATA(37),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23,
      Q => M_AXI_RX_TDATA(38),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I24,
      Q => M_AXI_RX_TDATA(39),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(12),
      Q => M_AXI_RX_TDATA(3),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I25,
      Q => M_AXI_RX_TDATA(40),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I26,
      Q => M_AXI_RX_TDATA(41),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27,
      Q => M_AXI_RX_TDATA(42),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I28,
      Q => M_AXI_RX_TDATA(43),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I29,
      Q => M_AXI_RX_TDATA(44),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I30,
      Q => M_AXI_RX_TDATA(45),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I31,
      Q => M_AXI_RX_TDATA(46),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I32,
      Q => M_AXI_RX_TDATA(47),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I33,
      Q => M_AXI_RX_TDATA(48),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I34,
      Q => M_AXI_RX_TDATA(49),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(11),
      Q => M_AXI_RX_TDATA(4),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I35,
      Q => M_AXI_RX_TDATA(50),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I36,
      Q => M_AXI_RX_TDATA(51),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I37,
      Q => M_AXI_RX_TDATA(52),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I38,
      Q => M_AXI_RX_TDATA(53),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I39,
      Q => M_AXI_RX_TDATA(54),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I40,
      Q => M_AXI_RX_TDATA(55),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I41,
      Q => M_AXI_RX_TDATA(56),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I42,
      Q => M_AXI_RX_TDATA(57),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I43,
      Q => M_AXI_RX_TDATA(58),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I44,
      Q => M_AXI_RX_TDATA(59),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(10),
      Q => M_AXI_RX_TDATA(5),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I45,
      Q => M_AXI_RX_TDATA(60),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I46,
      Q => M_AXI_RX_TDATA(61),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I47,
      Q => M_AXI_RX_TDATA(62),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I48,
      Q => M_AXI_RX_TDATA(63),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(9),
      Q => M_AXI_RX_TDATA(6),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(8),
      Q => M_AXI_RX_TDATA(7),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(7),
      Q => M_AXI_RX_TDATA(8),
      R => \<const0>\
    );
\OUTPUT_DATA_Buffer_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(6),
      Q => M_AXI_RX_TDATA(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_OUTPUT_SWITCH_CONTROL is
  port (
    OUTPUT_SELECT_Buffer : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    overwrite_c : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    STORAGE_COUNT : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end video_mgtvideo_mgt_OUTPUT_SWITCH_CONTROL;

architecture STRUCTURE of video_mgtvideo_mgt_OUTPUT_SWITCH_CONTROL is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\OUTPUT_SELECT_Buffer_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I1,
      Q => OUTPUT_SELECT_Buffer(3),
      R => overwrite_c
    );
\OUTPUT_SELECT_Buffer_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2,
      Q => OUTPUT_SELECT_Buffer(2),
      R => overwrite_c
    );
\OUTPUT_SELECT_Buffer_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(0),
      Q => OUTPUT_SELECT_Buffer(1),
      R => \<const0>\
    );
\OUTPUT_SELECT_Buffer_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => STORAGE_COUNT(0),
      Q => OUTPUT_SELECT_Buffer(0),
      R => overwrite_c
    );
\OUTPUT_SELECT_Buffer_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I1,
      Q => OUTPUT_SELECT_Buffer(4),
      R => overwrite_c
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_RX_LL_DEFRAMER is
  port (
    CI : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    S : in STD_LOGIC;
    S1_in : in STD_LOGIC;
    S4_in : in STD_LOGIC;
    S7_in : in STD_LOGIC;
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    START_RX : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end video_mgtvideo_mgt_RX_LL_DEFRAMER;

architecture STRUCTURE of video_mgtvideo_mgt_RX_LL_DEFRAMER is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AFTER_SCP : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^ci\ : STD_LOGIC;
  signal IN_FRAME : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^o\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal PREVIOUS_STAGE_VALID : STD_LOGIC_VECTOR ( 0 to 3 );
  signal after_scp_c : STD_LOGIC_VECTOR ( 0 to 3 );
  signal in_frame_r : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal n_0_stage_2_end_after_start_r_i_2 : STD_LOGIC;
  signal n_0_stage_2_end_before_start_r_i_2 : STD_LOGIC;
  signal n_0_stage_2_frame_err_r_i_2 : STD_LOGIC;
  signal n_0_stage_2_frame_err_r_i_3 : STD_LOGIC;
  signal n_0_stage_2_start_with_data_r_i_2 : STD_LOGIC;
  signal NLW_data_after_start_muxcy_0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in_frame_muxcy_0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT_Buffer[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \COUNT_Buffer[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \COUNT_Buffer[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \MUX_SELECT_Buffer[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \MUX_SELECT_Buffer[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \MUX_SELECT_Buffer[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \MUX_SELECT_Buffer[8]_i_1\ : label is "soft_lutpair54";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_after_start_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of in_frame_muxcy_0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of in_frame_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute SOFT_HLUTNM of stage_2_start_with_data_r_i_2 : label is "soft_lutpair53";
begin
  CI <= \^ci\;
  O <= \^o\;
  O1 <= \^o1\;
  O2 <= \^o2\;
\AFTER_SCP_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => after_scp_c(0),
      Q => AFTER_SCP(0),
      R => RESET
    );
\AFTER_SCP_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => after_scp_c(1),
      Q => AFTER_SCP(1),
      R => RESET
    );
\AFTER_SCP_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => after_scp_c(2),
      Q => AFTER_SCP(2),
      R => RESET
    );
\AFTER_SCP_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => after_scp_c(3),
      Q => AFTER_SCP(3),
      R => RESET
    );
\COUNT_Buffer[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => PREVIOUS_STAGE_VALID(2),
      I1 => PREVIOUS_STAGE_VALID(3),
      I2 => PREVIOUS_STAGE_VALID(0),
      I3 => PREVIOUS_STAGE_VALID(1),
      O => O3(2)
    );
\COUNT_Buffer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
    port map (
      I0 => PREVIOUS_STAGE_VALID(0),
      I1 => PREVIOUS_STAGE_VALID(1),
      I2 => PREVIOUS_STAGE_VALID(2),
      I3 => PREVIOUS_STAGE_VALID(3),
      O => O3(1)
    );
\COUNT_Buffer[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => PREVIOUS_STAGE_VALID(0),
      I1 => PREVIOUS_STAGE_VALID(2),
      I2 => PREVIOUS_STAGE_VALID(1),
      I3 => PREVIOUS_STAGE_VALID(3),
      O => O3(0)
    );
\DEFRAMED_DATA_V_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I13(3),
      Q => PREVIOUS_STAGE_VALID(0),
      R => RESET
    );
\DEFRAMED_DATA_V_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I13(2),
      Q => PREVIOUS_STAGE_VALID(1),
      R => RESET
    );
\DEFRAMED_DATA_V_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I13(1),
      Q => PREVIOUS_STAGE_VALID(2),
      R => RESET
    );
\DEFRAMED_DATA_V_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I13(0),
      Q => PREVIOUS_STAGE_VALID(3),
      R => RESET
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\IN_FRAME_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => in_frame_r,
      Q => IN_FRAME(0),
      R => RESET
    );
\IN_FRAME_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \^ci\,
      Q => IN_FRAME(1),
      R => RESET
    );
\IN_FRAME_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \^o1\,
      Q => IN_FRAME(2),
      R => RESET
    );
\IN_FRAME_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \^o2\,
      Q => IN_FRAME(3),
      R => RESET
    );
\MUX_SELECT_Buffer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => PREVIOUS_STAGE_VALID(0),
      I1 => PREVIOUS_STAGE_VALID(1),
      I2 => PREVIOUS_STAGE_VALID(2),
      I3 => PREVIOUS_STAGE_VALID(3),
      O => O4(4)
    );
\MUX_SELECT_Buffer[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
    port map (
      I0 => PREVIOUS_STAGE_VALID(0),
      I1 => PREVIOUS_STAGE_VALID(1),
      I2 => PREVIOUS_STAGE_VALID(2),
      I3 => PREVIOUS_STAGE_VALID(3),
      O => O4(3)
    );
\MUX_SELECT_Buffer[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1600"
    )
    port map (
      I0 => PREVIOUS_STAGE_VALID(0),
      I1 => PREVIOUS_STAGE_VALID(1),
      I2 => PREVIOUS_STAGE_VALID(2),
      I3 => PREVIOUS_STAGE_VALID(3),
      O => O4(2)
    );
\MUX_SELECT_Buffer[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => PREVIOUS_STAGE_VALID(0),
      I1 => PREVIOUS_STAGE_VALID(1),
      I2 => PREVIOUS_STAGE_VALID(2),
      O => O4(1)
    );
\MUX_SELECT_Buffer[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6800"
    )
    port map (
      I0 => PREVIOUS_STAGE_VALID(0),
      I1 => PREVIOUS_STAGE_VALID(1),
      I2 => PREVIOUS_STAGE_VALID(2),
      I3 => PREVIOUS_STAGE_VALID(3),
      O => O4(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
data_after_start_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_1,
      CO(3) => after_scp_c(3),
      CO(2) => after_scp_c(2),
      CO(1) => after_scp_c(1),
      CO(0) => after_scp_c(0),
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => NLW_data_after_start_muxcy_0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => S7_in,
      S(2) => S4_in,
      S(1) => S1_in,
      S(0) => S
    );
data_after_start_muxcy_0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
in_frame_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \^o\,
      CO(2) => \^o2\,
      CO(1) => \^o1\,
      CO(0) => \^ci\,
      CYINIT => in_frame_r,
      DI(3) => D(0),
      DI(2) => D(1),
      DI(1) => D(2),
      DI(0) => D(3),
      O(3 downto 0) => NLW_in_frame_muxcy_0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => I4,
      S(2) => I3,
      S(1) => I2,
      S(0) => I1
    );
in_frame_muxcy_0_CARRY4_GND: unisim.vcomponents.GND
    port map (
      G => lopt
    );
in_frame_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \^o\,
      Q => in_frame_r,
      R => RESET
    );
stage_2_end_after_start_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => Q(0),
      I1 => AFTER_SCP(3),
      I2 => Q(2),
      I3 => AFTER_SCP(1),
      I4 => n_0_stage_2_end_after_start_r_i_2,
      O => O7
    );
stage_2_end_after_start_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => AFTER_SCP(0),
      I1 => Q(3),
      I2 => AFTER_SCP(2),
      I3 => Q(1),
      O => n_0_stage_2_end_after_start_r_i_2
    );
stage_2_end_before_start_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
    port map (
      I0 => Q(0),
      I1 => AFTER_SCP(3),
      I2 => Q(3),
      I3 => AFTER_SCP(0),
      I4 => n_0_stage_2_end_before_start_r_i_2,
      O => O6
    );
stage_2_end_before_start_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => AFTER_SCP(1),
      I1 => Q(2),
      I2 => AFTER_SCP(2),
      I3 => Q(1),
      O => n_0_stage_2_end_before_start_r_i_2
    );
stage_2_frame_err_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_stage_2_frame_err_r_i_2,
      I1 => n_0_stage_2_frame_err_r_i_3,
      I2 => START_RX,
      O => O8
    );
stage_2_frame_err_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001D1D1D001D"
    )
    port map (
      I0 => Q(3),
      I1 => IN_FRAME(0),
      I2 => I5(3),
      I3 => Q(2),
      I4 => IN_FRAME(1),
      I5 => I5(2),
      O => n_0_stage_2_frame_err_r_i_2
    );
stage_2_frame_err_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
    port map (
      I0 => Q(1),
      I1 => IN_FRAME(2),
      I2 => I5(1),
      I3 => Q(0),
      I4 => IN_FRAME(3),
      I5 => I5(0),
      O => n_0_stage_2_frame_err_r_i_3
    );
stage_2_start_with_data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => AFTER_SCP(3),
      I1 => PREVIOUS_STAGE_VALID(3),
      I2 => AFTER_SCP(0),
      I3 => PREVIOUS_STAGE_VALID(0),
      I4 => n_0_stage_2_start_with_data_r_i_2,
      O => O5
    );
stage_2_start_with_data_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => PREVIOUS_STAGE_VALID(1),
      I1 => AFTER_SCP(1),
      I2 => PREVIOUS_STAGE_VALID(2),
      I3 => AFTER_SCP(2),
      O => n_0_stage_2_start_with_data_r_i_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_SIDEBAND_OUTPUT is
  port (
    EOF_N : out STD_LOGIC;
    FRAME_ERR_RESULT : out STD_LOGIC;
    END_STORAGE : out STD_LOGIC;
    SRC_RDY_N : out STD_LOGIC;
    storage_count_r0 : out STD_LOGIC;
    overwrite_c : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    FRAME_ERR_RESULT_Buffer0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    START_RX : in STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    stage_2_pad_r : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    STORAGE_COUNT : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage_2_end_before_start_r : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end video_mgtvideo_mgt_SIDEBAND_OUTPUT;

architecture STRUCTURE of video_mgtvideo_mgt_SIDEBAND_OUTPUT is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^end_storage\ : STD_LOGIC;
  signal \n_0_RX_REM_Buffer[2]_i_1\ : STD_LOGIC;
  signal n_0_pad_storage_r_i_1 : STD_LOGIC;
  signal n_0_pad_storage_r_i_2 : STD_LOGIC;
  signal n_0_pad_storage_r_reg : STD_LOGIC;
  signal \^storage_count_r0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OUTPUT_SELECT_Buffer[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \RX_REM_Buffer[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \STORAGE_CE_Buffer[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \storage_count_r[1]_i_2\ : label is "soft_lutpair61";
begin
  END_STORAGE <= \^end_storage\;
  storage_count_r0 <= \^storage_count_r0\;
EOF_N_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I1,
      Q => EOF_N,
      R => \<const0>\
    );
FRAME_ERR_RESULT_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => FRAME_ERR_RESULT_Buffer0,
      Q => FRAME_ERR_RESULT,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\OUTPUT_SELECT_Buffer[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^end_storage\,
      I1 => stage_2_start_with_data_r,
      O => overwrite_c
    );
\RX_REM_Buffer[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => \^end_storage\,
      I2 => stage_2_pad_r,
      I3 => n_0_pad_storage_r_reg,
      O => \n_0_RX_REM_Buffer[2]_i_1\
    );
\RX_REM_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I5(1),
      Q => Q(2),
      R => \<const0>\
    );
\RX_REM_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I5(0),
      Q => Q(1),
      R => \<const0>\
    );
\RX_REM_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_RX_REM_Buffer[2]_i_1\,
      Q => Q(0),
      R => \<const0>\
    );
SRC_RDY_N_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I3,
      Q => SRC_RDY_N,
      R => \<const0>\
    );
\STORAGE_CE_Buffer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => \^end_storage\,
      I2 => p_0_out(0),
      I3 => STORAGE_COUNT(0),
      O => D(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end_storage_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2,
      Q => \^end_storage\,
      R => \<const0>\
    );
pad_storage_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FB00F000F000F0"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => p_0_out(0),
      I2 => stage_2_pad_r,
      I3 => \^storage_count_r0\,
      I4 => n_0_pad_storage_r_i_2,
      I5 => n_0_pad_storage_r_reg,
      O => n_0_pad_storage_r_i_1
    );
pad_storage_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => \^end_storage\,
      I1 => stage_2_end_before_start_r,
      I2 => stage_2_start_with_data_r,
      O => n_0_pad_storage_r_i_2
    );
pad_storage_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_pad_storage_r_i_1,
      Q => n_0_pad_storage_r_reg,
      R => \<const0>\
    );
\storage_count_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => \^end_storage\,
      O => O1
    );
\storage_count_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I4,
      I1 => START_RX,
      O => \^storage_count_r0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_STORAGE_CE_CONTROL is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RESET : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_clk : in STD_LOGIC
  );
end video_mgtvideo_mgt_STORAGE_CE_CONTROL;

architecture STRUCTURE of video_mgtvideo_mgt_STORAGE_CE_CONTROL is
  signal \<const1>\ : STD_LOGIC;
begin
\STORAGE_CE_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(3),
      Q => Q(3),
      R => RESET
    );
\STORAGE_CE_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(2),
      Q => Q(2),
      R => RESET
    );
\STORAGE_CE_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(1),
      Q => Q(1),
      R => RESET
    );
\STORAGE_CE_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(0),
      Q => Q(0),
      R => RESET
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_STORAGE_COUNT_CONTROL is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    STORAGE_COUNT : out STD_LOGIC_VECTOR ( 0 to 2 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    END_STORAGE : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stage_2_end_before_start_r : in STD_LOGIC;
    START_RX : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    storage_count_r0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
end video_mgtvideo_mgt_STORAGE_COUNT_CONTROL;

architecture STRUCTURE of video_mgtvideo_mgt_STORAGE_COUNT_CONTROL is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^storage_count\ : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \n_0_storage_count_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_storage_count_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_storage_count_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_storage_count_r[2]_i_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FRAME_ERR_RESULT_Buffer_i_3 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \OUTPUT_SELECT_Buffer[14]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \OUTPUT_SELECT_Buffer[18]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \OUTPUT_SELECT_Buffer[9]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \STORAGE_CE_Buffer[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \STORAGE_SELECT_Buffer[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \STORAGE_SELECT_Buffer[3]_i_1\ : label is "soft_lutpair58";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \STORAGE_SELECT_Buffer[9]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \STORAGE_SELECT_Buffer[9]_i_1\ : label is "soft_lutpair59";
begin
  STORAGE_COUNT(0 to 2) <= \^storage_count\(0 to 2);
EOF_N_Buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555555555555"
    )
    port map (
      I0 => END_STORAGE,
      I1 => \^storage_count\(1),
      I2 => \^storage_count\(2),
      I3 => \^storage_count\(0),
      I4 => stage_2_start_with_data_r,
      I5 => stage_2_end_before_start_r,
      O => O5
    );
FRAME_ERR_RESULT_Buffer_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^storage_count\(1),
      I1 => \^storage_count\(2),
      I2 => \^storage_count\(0),
      O => O6
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\OUTPUT_SELECT_Buffer[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^storage_count\(2),
      I1 => \^storage_count\(0),
      O => O1
    );
\OUTPUT_SELECT_Buffer[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
    port map (
      I0 => \^storage_count\(1),
      I1 => \^storage_count\(2),
      I2 => \^storage_count\(0),
      I3 => END_STORAGE,
      I4 => stage_2_start_with_data_r,
      O => O4(0)
    );
\OUTPUT_SELECT_Buffer[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^storage_count\(0),
      I1 => \^storage_count\(1),
      O => O3
    );
\STORAGE_CE_Buffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => END_STORAGE,
      I2 => p_0_out(0),
      I3 => \^storage_count\(0),
      I4 => \^storage_count\(2),
      I5 => \^storage_count\(1),
      O => D(2)
    );
\STORAGE_CE_Buffer[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEFF"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => END_STORAGE,
      I2 => p_0_out(0),
      I3 => \^storage_count\(1),
      I4 => \^storage_count\(0),
      O => D(1)
    );
\STORAGE_CE_Buffer[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFFFFFF"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => END_STORAGE,
      I2 => p_0_out(0),
      I3 => \^storage_count\(1),
      I4 => \^storage_count\(2),
      I5 => \^storage_count\(0),
      O => D(0)
    );
\STORAGE_SELECT_Buffer[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^storage_count\(2),
      I1 => \^storage_count\(1),
      O => O2(1)
    );
\STORAGE_SELECT_Buffer[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^storage_count\(1),
      O => O2(0)
    );
\STORAGE_SELECT_Buffer[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^storage_count\(1),
      I1 => \^storage_count\(2),
      O => O2(3)
    );
\STORAGE_SELECT_Buffer[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^storage_count\(2),
      O => O2(2)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\storage_count_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABA80000"
    )
    port map (
      I0 => Q(2),
      I1 => END_STORAGE,
      I2 => stage_2_start_with_data_r,
      I3 => \n_0_storage_count_r[0]_i_2\,
      I4 => START_RX,
      I5 => I1,
      O => \n_0_storage_count_r[0]_i_1\
    );
\storage_count_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666778887888888E"
    )
    port map (
      I0 => \^storage_count\(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^storage_count\(2),
      I4 => \^storage_count\(1),
      I5 => Q(1),
      O => \n_0_storage_count_r[0]_i_2\
    );
\storage_count_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6666AAA"
    )
    port map (
      I0 => Q(1),
      I1 => I2,
      I2 => \^storage_count\(2),
      I3 => Q(0),
      I4 => \^storage_count\(1),
      I5 => storage_count_r0,
      O => \n_0_storage_count_r[1]_i_1\
    );
\storage_count_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A9AA0000"
    )
    port map (
      I0 => Q(0),
      I1 => END_STORAGE,
      I2 => stage_2_start_with_data_r,
      I3 => \^storage_count\(2),
      I4 => START_RX,
      I5 => I1,
      O => \n_0_storage_count_r[2]_i_1\
    );
\storage_count_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_storage_count_r[0]_i_1\,
      Q => \^storage_count\(0),
      R => \<const0>\
    );
\storage_count_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_storage_count_r[1]_i_1\,
      Q => \^storage_count\(1),
      R => \<const0>\
    );
\storage_count_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_storage_count_r[2]_i_1\,
      Q => \^storage_count\(2),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_STORAGE_MUX is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    STORAGE_DATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC
  );
end video_mgtvideo_mgt_STORAGE_MUX;

architecture STRUCTURE of video_mgtvideo_mgt_STORAGE_MUX is
  signal \<const0>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I1,
      Q => D(15),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I11,
      Q => D(5),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I12,
      Q => D(4),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I13,
      Q => D(3),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I14,
      Q => D(2),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I15,
      Q => D(1),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I16,
      Q => D(0),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I17,
      Q => STORAGE_DATA(47),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I18,
      Q => STORAGE_DATA(46),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I19,
      Q => STORAGE_DATA(45),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I20,
      Q => STORAGE_DATA(44),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I2,
      Q => D(14),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I21,
      Q => STORAGE_DATA(43),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I22,
      Q => STORAGE_DATA(42),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I23,
      Q => STORAGE_DATA(41),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I24,
      Q => STORAGE_DATA(40),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I25,
      Q => STORAGE_DATA(39),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I26,
      Q => STORAGE_DATA(38),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I27,
      Q => STORAGE_DATA(37),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I28,
      Q => STORAGE_DATA(36),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I29,
      Q => STORAGE_DATA(35),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I30,
      Q => STORAGE_DATA(34),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I3,
      Q => D(13),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I31,
      Q => STORAGE_DATA(33),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(2),
      D => I32,
      Q => STORAGE_DATA(32),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I33,
      Q => STORAGE_DATA(31),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I34,
      Q => STORAGE_DATA(30),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I35,
      Q => STORAGE_DATA(29),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I36,
      Q => STORAGE_DATA(28),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I37,
      Q => STORAGE_DATA(27),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I38,
      Q => STORAGE_DATA(26),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I39,
      Q => STORAGE_DATA(25),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I40,
      Q => STORAGE_DATA(24),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I4,
      Q => D(12),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I41,
      Q => STORAGE_DATA(23),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I42,
      Q => STORAGE_DATA(22),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I43,
      Q => STORAGE_DATA(21),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I44,
      Q => STORAGE_DATA(20),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I45,
      Q => STORAGE_DATA(19),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I46,
      Q => STORAGE_DATA(18),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I47,
      Q => STORAGE_DATA(17),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(1),
      D => I48,
      Q => STORAGE_DATA(16),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I49,
      Q => STORAGE_DATA(15),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I50,
      Q => STORAGE_DATA(14),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I5,
      Q => D(11),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I51,
      Q => STORAGE_DATA(13),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I52,
      Q => STORAGE_DATA(12),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I53,
      Q => STORAGE_DATA(11),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I54,
      Q => STORAGE_DATA(10),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I55,
      Q => STORAGE_DATA(9),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I56,
      Q => STORAGE_DATA(8),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I57,
      Q => STORAGE_DATA(7),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I58,
      Q => STORAGE_DATA(6),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I59,
      Q => STORAGE_DATA(5),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I60,
      Q => STORAGE_DATA(4),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I6,
      Q => D(10),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I61,
      Q => STORAGE_DATA(3),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I62,
      Q => STORAGE_DATA(2),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I63,
      Q => STORAGE_DATA(1),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(0),
      D => I64,
      Q => STORAGE_DATA(0),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I7,
      Q => D(9),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I8,
      Q => D(8),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I9,
      Q => D(7),
      R => \<const0>\
    );
\STORAGE_DATA_Buffer_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => Q(3),
      D => I10,
      Q => D(6),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_STORAGE_SWITCH_CONTROL is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overwrite_c : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    user_clk : in STD_LOGIC
  );
end video_mgtvideo_mgt_STORAGE_SWITCH_CONTROL;

architecture STRUCTURE of video_mgtvideo_mgt_STORAGE_SWITCH_CONTROL is
  signal \<const1>\ : STD_LOGIC;
begin
\STORAGE_SELECT_Buffer_reg[13]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(1),
      Q => Q(3),
      S => overwrite_c
    );
\STORAGE_SELECT_Buffer_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(4),
      Q => Q(2),
      R => overwrite_c
    );
\STORAGE_SELECT_Buffer_reg[18]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(0),
      Q => Q(1),
      S => overwrite_c
    );
\STORAGE_SELECT_Buffer_reg[19]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(2),
      Q => Q(0),
      S => overwrite_c
    );
\STORAGE_SELECT_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(5),
      Q => Q(7),
      R => overwrite_c
    );
\STORAGE_SELECT_Buffer_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(4),
      Q => Q(6),
      R => overwrite_c
    );
\STORAGE_SELECT_Buffer_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(3),
      Q => Q(5),
      R => overwrite_c
    );
\STORAGE_SELECT_Buffer_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(2),
      Q => Q(4),
      S => overwrite_c
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_SYM_DEC_4BYTE is
  port (
    RX_NEG_Buffer : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    GOT_V : out STD_LOGIC;
    RX_CC : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC;
    counter3_r0 : out STD_LOGIC;
    counter4_r0 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    good_as_r0 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CI : in STD_LOGIC;
    I7 : in STD_LOGIC;
    GEN_SPA : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    GT0_RXCHARISK_OUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT0_RXDATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end video_mgtvideo_mgt_SYM_DEC_4BYTE;

architecture STRUCTURE of video_mgtvideo_mgt_SYM_DEC_4BYTE is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_NEG_Buffer0 : STD_LOGIC;
  signal RX_PAD : STD_LOGIC_VECTOR ( 0 to 1 );
  signal RX_PE_DATA_V : STD_LOGIC_VECTOR ( 0 to 1 );
  signal RX_SP : STD_LOGIC;
  signal RX_SPA : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^first_v_received_r\ : STD_LOGIC;
  signal got_a_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal n_0_RX_CC_Buffer_i_1 : STD_LOGIC;
  signal n_0_RX_CC_Buffer_i_2 : STD_LOGIC;
  signal n_0_RX_CC_Buffer_i_3 : STD_LOGIC;
  signal \n_0_RX_PE_DATA_V_Buffer[0]_i_1\ : STD_LOGIC;
  signal \n_0_RX_PE_DATA_V_Buffer[1]_i_1\ : STD_LOGIC;
  signal n_0_RX_SPA_Buffer_i_2 : STD_LOGIC;
  signal n_0_RX_SP_Buffer_i_2 : STD_LOGIC;
  signal n_0_first_v_received_r_i_1 : STD_LOGIC;
  signal n_0_first_v_received_r_i_2 : STD_LOGIC;
  signal n_0_first_v_received_r_i_3 : STD_LOGIC;
  signal n_0_good_as_r_i_2 : STD_LOGIC;
  signal \n_0_rx_cc_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r_reg[5]\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r_reg[7]\ : STD_LOGIC;
  signal \n_0_rx_pad_d_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_pad_d_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_pad_d_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rx_pad_d_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[2]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r_reg[7]\ : STD_LOGIC;
  signal \n_0_rx_sp_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_neg_d_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_neg_d_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[10]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[11]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[12]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[13]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[14]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[15]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[8]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[9]_i_1\ : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in21_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_1_in22_in : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_2_in26_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal p_5_in29_in : STD_LOGIC;
  signal p_6_in17_in : STD_LOGIC;
  signal p_6_in30_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_7_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal previous_cycle_control_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rx_cc_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_pad_d_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal rx_sp_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sp_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_spa_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_spa_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_v_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal std_bool11_out : STD_LOGIC;
  signal std_bool13_in : STD_LOGIC;
  signal std_bool13_out : STD_LOGIC;
  signal std_bool16_in : STD_LOGIC;
  signal std_bool1_out : STD_LOGIC;
  signal word_aligned_control_bits_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RX_CC_Buffer_i_2 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \RX_PAD_Buffer[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \RX_PAD_Buffer[1]_i_1\ : label is "soft_lutpair160";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \RX_PE_DATA_V_Buffer[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \RX_PE_DATA_V_Buffer[0]_i_1\ : label is "soft_lutpair159";
  attribute RETAIN_INVERTER of \RX_PE_DATA_V_Buffer[1]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \RX_PE_DATA_V_Buffer[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of first_v_received_r_i_2 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rx_cc_r[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rx_cc_r[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rx_cc_r[5]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rx_cc_r[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[7]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rx_pad_d_r[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rx_pad_d_r[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_pad_d_r[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rx_pad_d_r[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rx_scp_d_r[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rx_scp_d_r[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rx_scp_d_r[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rx_scp_d_r[7]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rx_sp_r[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rx_sp_r[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rx_sp_r[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rx_sp_r[5]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rx_sp_r[6]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rx_sp_r[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rx_spa_r[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rx_spa_r[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rx_spa_r[6]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rx_v_d_r[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rx_v_d_r[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rx_v_d_r[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rx_v_d_r[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_v_d_r[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rx_v_d_r[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rx_v_d_r[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rx_v_d_r[7]_i_1\ : label is "soft_lutpair169";
begin
  O1 <= \^o1\;
  O11(1 downto 0) <= \^o11\(1 downto 0);
  O13(7 downto 0) <= \^o13\(7 downto 0);
  O14(7 downto 0) <= \^o14\(7 downto 0);
  O2 <= \^o2\;
  O4(7 downto 0) <= \^o4\(7 downto 0);
  O5(0) <= \^o5\(0);
  O6(7 downto 0) <= \^o6\(7 downto 0);
  O7(3 downto 0) <= \^o7\(3 downto 0);
  O9(7 downto 0) <= \^o9\(7 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  first_v_received_r <= \^first_v_received_r\;
\DEFRAMED_DATA_V_Buffer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => RX_PE_DATA_V(0),
      I1 => CI,
      O => I13(1)
    );
\DEFRAMED_DATA_V_Buffer[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => RX_PE_DATA_V(1),
      I1 => I7,
      O => I13(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GOT_A_Buffer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => got_a_d_r(0),
      I1 => got_a_d_r(1),
      I2 => GT0_RXCHARISK_OUT(0),
      O => p_7_out(3)
    );
\GOT_A_Buffer[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => got_a_d_r(2),
      I1 => got_a_d_r(3),
      I2 => GT0_RXCHARISK_OUT(1),
      O => p_7_out(2)
    );
\GOT_A_Buffer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => got_a_d_r(4),
      I1 => got_a_d_r(5),
      I2 => GT0_RXCHARISK_OUT(2),
      O => p_7_out(1)
    );
\GOT_A_Buffer[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => got_a_d_r(6),
      I1 => got_a_d_r(7),
      I2 => GT0_RXCHARISK_OUT(3),
      O => p_7_out(0)
    );
\GOT_A_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_7_out(3),
      Q => \^o7\(3),
      R => \<const0>\
    );
\GOT_A_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_7_out(2),
      Q => \^o7\(2),
      R => \<const0>\
    );
\GOT_A_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_7_out(1),
      Q => \^o7\(1),
      R => \<const0>\
    );
\GOT_A_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_7_out(0),
      Q => \^o7\(0),
      R => \<const0>\
    );
GOT_V_Buffer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_first_v_received_r_i_2,
      I1 => n_0_first_v_received_r_i_3,
      I2 => rx_v_d_r(7),
      I3 => rx_v_d_r(1),
      O => std_bool1_out
    );
GOT_V_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool1_out,
      Q => GOT_V,
      R => \<const0>\
    );
RX_CC_Buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => n_0_RX_CC_Buffer_i_2,
      I1 => \n_0_rx_pe_control_r_reg[3]\,
      I2 => \n_0_rx_pe_control_r_reg[2]\,
      I3 => n_0_RX_CC_Buffer_i_3,
      I4 => rx_cc_r(1),
      I5 => rx_cc_r(6),
      O => n_0_RX_CC_Buffer_i_1
    );
RX_CC_Buffer_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in21_in,
      I1 => p_1_in22_in,
      O => n_0_RX_CC_Buffer_i_2
    );
RX_CC_Buffer_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_cc_r(0),
      I1 => rx_cc_r(4),
      I2 => rx_cc_r(2),
      I3 => rx_cc_r(7),
      I4 => rx_cc_r(5),
      I5 => rx_cc_r(3),
      O => n_0_RX_CC_Buffer_i_3
    );
RX_CC_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_RX_CC_Buffer_i_1,
      Q => RX_CC,
      R => \<const0>\
    );
\RX_ECP_Buffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => p_1_in22_in,
      I1 => p_0_in21_in,
      I2 => \n_0_rx_ecp_d_r_reg[3]\,
      I3 => p_6_in17_in,
      I4 => p_7_in,
      I5 => p_16_in,
      O => p_9_out(1)
    );
\RX_ECP_Buffer[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[3]\,
      I2 => \n_0_rx_ecp_d_r_reg[7]\,
      I3 => \n_0_rx_ecp_d_r_reg[5]\,
      I4 => p_3_in,
      I5 => p_0_in14_in,
      O => p_9_out(0)
    );
\RX_ECP_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_9_out(1),
      Q => \^o11\(1),
      R => \<const0>\
    );
\RX_ECP_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_9_out(0),
      Q => \^o11\(0),
      R => \<const0>\
    );
RX_NEG_Buffer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
    port map (
      I0 => rx_spa_neg_d_r(0),
      I1 => rx_spa_neg_d_r(1),
      I2 => rx_sp_neg_d_r(0),
      I3 => rx_sp_neg_d_r(1),
      I4 => p_0_in21_in,
      O => RX_NEG_Buffer0
    );
RX_NEG_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => RX_NEG_Buffer0,
      Q => RX_NEG_Buffer,
      R => \<const0>\
    );
\RX_PAD_Buffer[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => p_1_in22_in,
      I1 => p_0_in21_in,
      I2 => rx_pad_d_r(0),
      I3 => rx_pad_d_r(1),
      O => p_2_out(1)
    );
\RX_PAD_Buffer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[3]\,
      I2 => rx_pad_d_r(2),
      I3 => rx_pad_d_r(3),
      O => p_2_out(0)
    );
\RX_PAD_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_2_out(1),
      Q => RX_PAD(0),
      R => \<const0>\
    );
\RX_PAD_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_2_out(0),
      Q => RX_PAD(1),
      R => \<const0>\
    );
\RX_PE_DATA_V_Buffer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_1_in22_in,
      O => \n_0_RX_PE_DATA_V_Buffer[0]_i_1\
    );
\RX_PE_DATA_V_Buffer[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      O => \n_0_RX_PE_DATA_V_Buffer[1]_i_1\
    );
\RX_PE_DATA_V_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_RX_PE_DATA_V_Buffer[0]_i_1\,
      Q => RX_PE_DATA_V(0),
      R => \<const0>\
    );
\RX_PE_DATA_V_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_RX_PE_DATA_V_Buffer[1]_i_1\,
      Q => RX_PE_DATA_V(1),
      R => \<const0>\
    );
\RX_SCP_Buffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => p_1_in22_in,
      I1 => p_0_in21_in,
      I2 => \n_0_rx_scp_d_r_reg[3]\,
      I3 => p_5_in29_in,
      I4 => p_6_in30_in,
      I5 => p_28_in,
      O => p_8_out(1)
    );
\RX_SCP_Buffer[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[3]\,
      I2 => \n_0_rx_scp_d_r_reg[7]\,
      I3 => p_1_in25_in,
      I4 => p_2_in26_in,
      I5 => p_0_in24_in,
      O => p_8_out(0)
    );
\RX_SCP_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_8_out(1),
      Q => \^q\(1),
      R => \<const0>\
    );
\RX_SCP_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_8_out(0),
      Q => \^q\(0),
      R => \<const0>\
    );
RX_SPA_Buffer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_first_v_received_r_i_2,
      I1 => n_0_RX_SPA_Buffer_i_2,
      I2 => rx_spa_r(7),
      I3 => rx_spa_r(6),
      O => std_bool11_out
    );
RX_SPA_Buffer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_spa_r(0),
      I1 => rx_spa_r(1),
      I2 => rx_spa_r(2),
      I3 => rx_spa_r(5),
      I4 => rx_spa_r(4),
      I5 => rx_spa_r(3),
      O => n_0_RX_SPA_Buffer_i_2
    );
RX_SPA_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool11_out,
      Q => RX_SPA,
      R => \<const0>\
    );
RX_SP_Buffer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_first_v_received_r_i_2,
      I1 => n_0_RX_SP_Buffer_i_2,
      I2 => rx_sp_r(7),
      I3 => rx_sp_r(6),
      O => std_bool13_out
    );
RX_SP_Buffer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_sp_r(0),
      I1 => rx_sp_r(1),
      I2 => rx_sp_r(2),
      I3 => rx_sp_r(5),
      I4 => rx_sp_r(4),
      I5 => rx_sp_r(3),
      O => n_0_RX_SP_Buffer_i_2
    );
RX_SP_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool13_out,
      Q => RX_SP,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\counter3_r_reg[2]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => RX_SPA,
      I1 => GEN_SPA,
      O => counter3_r0
    );
\counter4_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => RX_SP,
      I1 => ready_r,
      O => counter4_r0
    );
data_after_start_muxcy_0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(1),
      O => S
    );
data_after_start_muxcy_2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => S4_in
    );
first_v_received_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
    port map (
      I0 => n_0_first_v_received_r_i_2,
      I1 => n_0_first_v_received_r_i_3,
      I2 => rx_v_d_r(7),
      I3 => rx_v_d_r(1),
      I4 => I5(0),
      I5 => \^first_v_received_r\,
      O => n_0_first_v_received_r_i_1
    );
first_v_received_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => p_0_in21_in,
      I1 => p_1_in22_in,
      I2 => \n_0_rx_pe_control_r_reg[2]\,
      I3 => \n_0_rx_pe_control_r_reg[3]\,
      O => n_0_first_v_received_r_i_2
    );
first_v_received_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_v_d_r(0),
      I1 => rx_v_d_r(6),
      I2 => rx_v_d_r(3),
      I3 => rx_v_d_r(2),
      I4 => rx_v_d_r(5),
      I5 => rx_v_d_r(4),
      O => n_0_first_v_received_r_i_3
    );
first_v_received_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_first_v_received_r_i_1,
      Q => \^first_v_received_r\,
      R => \<const0>\
    );
good_as_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => O8(1),
      I1 => \^o7\(1),
      I2 => n_0_good_as_r_i_2,
      O => good_as_r0
    );
good_as_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \^o7\(2),
      I1 => O8(2),
      I2 => \^o7\(0),
      I3 => O8(0),
      I4 => \^o7\(3),
      I5 => O8(3),
      O => n_0_good_as_r_i_2
    );
\got_a_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(7),
      Q => got_a_d_r(0),
      R => \<const0>\
    );
\got_a_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(6),
      Q => got_a_d_r(1),
      R => \<const0>\
    );
\got_a_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(5),
      Q => got_a_d_r(2),
      R => \<const0>\
    );
\got_a_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(4),
      Q => got_a_d_r(3),
      R => \<const0>\
    );
\got_a_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(3),
      Q => got_a_d_r(4),
      R => \<const0>\
    );
\got_a_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(2),
      Q => got_a_d_r(5),
      R => \<const0>\
    );
\got_a_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(1),
      Q => got_a_d_r(6),
      R => \<const0>\
    );
\got_a_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(0),
      Q => got_a_d_r(7),
      R => \<const0>\
    );
in_frame_muxcy_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o11\(1),
      I1 => \^q\(1),
      O => O12
    );
in_frame_muxcy_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o11\(0),
      I1 => \^q\(0),
      O => O10
    );
\left_align_select_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2,
      Q => \^o1\,
      R => \<const0>\
    );
\left_align_select_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I3,
      Q => \^o2\,
      R => \<const0>\
    );
\previous_cycle_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXCHARISK_OUT(3),
      Q => \^o5\(0),
      R => \<const0>\
    );
\previous_cycle_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXCHARISK_OUT(2),
      Q => previous_cycle_control_r(1),
      R => \<const0>\
    );
\previous_cycle_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXCHARISK_OUT(1),
      Q => previous_cycle_control_r(2),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(24),
      Q => \^o6\(0),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(18),
      Q => data2(2),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(19),
      Q => data2(3),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(20),
      Q => data2(4),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(21),
      Q => data2(5),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(22),
      Q => data2(6),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(23),
      Q => data2(7),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(8),
      Q => data1(0),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(9),
      Q => data1(1),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(10),
      Q => data1(2),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(11),
      Q => data1(3),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(25),
      Q => \^o6\(1),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(12),
      Q => data1(4),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(13),
      Q => data1(5),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(14),
      Q => data1(6),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(15),
      Q => data1(7),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(26),
      Q => \^o6\(2),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(27),
      Q => \^o6\(3),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(28),
      Q => \^o6\(4),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(29),
      Q => \^o6\(5),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(30),
      Q => \^o6\(6),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(31),
      Q => \^o6\(7),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(16),
      Q => data2(0),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT0_RXDATA_OUT(17),
      Q => data2(1),
      R => \<const0>\
    );
\rx_cc_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o14\(3),
      I1 => \^o14\(2),
      I2 => \^o14\(1),
      I3 => \^o14\(0),
      O => \n_0_rx_cc_r[1]_i_1\
    );
\rx_cc_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o13\(3),
      I1 => \^o13\(2),
      I2 => \^o13\(1),
      I3 => \^o13\(0),
      O => \n_0_rx_cc_r[3]_i_1\
    );
\rx_cc_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(2),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => \n_0_rx_cc_r[5]_i_1\
    );
\rx_cc_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o4\(3),
      I1 => \^o4\(2),
      I2 => \^o4\(1),
      I3 => \^o4\(0),
      O => \n_0_rx_cc_r[7]_i_1\
    );
\rx_cc_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[0]_i_1\,
      Q => rx_cc_r(0),
      R => \<const0>\
    );
\rx_cc_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_cc_r[1]_i_1\,
      Q => rx_cc_r(1),
      R => \<const0>\
    );
\rx_cc_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[2]_i_1\,
      Q => rx_cc_r(2),
      R => \<const0>\
    );
\rx_cc_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_cc_r[3]_i_1\,
      Q => rx_cc_r(3),
      R => \<const0>\
    );
\rx_cc_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[4]_i_1\,
      Q => rx_cc_r(4),
      R => \<const0>\
    );
\rx_cc_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_cc_r[5]_i_1\,
      Q => rx_cc_r(5),
      R => \<const0>\
    );
\rx_cc_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[6]_i_1\,
      Q => rx_cc_r(6),
      R => \<const0>\
    );
\rx_cc_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_cc_r[7]_i_1\,
      Q => rx_cc_r(7),
      R => \<const0>\
    );
\rx_ecp_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o14\(5),
      I1 => \^o14\(4),
      I2 => \^o14\(6),
      I3 => \^o14\(7),
      O => \n_0_rx_ecp_d_r[0]_i_1\
    );
\rx_ecp_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o14\(1),
      I1 => \^o14\(0),
      I2 => \^o14\(2),
      I3 => \^o14\(3),
      O => \n_0_rx_ecp_d_r[1]_i_1\
    );
\rx_ecp_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o13\(0),
      I1 => \^o13\(1),
      I2 => \^o13\(2),
      I3 => \^o13\(3),
      O => \n_0_rx_ecp_d_r[3]_i_1\
    );
\rx_ecp_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o9\(5),
      I1 => \^o9\(4),
      I2 => \^o9\(6),
      I3 => \^o9\(7),
      O => \n_0_rx_ecp_d_r[4]_i_1\
    );
\rx_ecp_d_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(1),
      I1 => \^o9\(0),
      I2 => \^o9\(2),
      I3 => \^o9\(3),
      O => \n_0_rx_ecp_d_r[5]_i_1\
    );
\rx_ecp_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o4\(0),
      I1 => \^o4\(1),
      I2 => \^o4\(2),
      I3 => \^o4\(3),
      O => \n_0_rx_ecp_d_r[7]_i_1\
    );
\rx_ecp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[0]_i_1\,
      Q => p_16_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[1]_i_1\,
      Q => p_6_in17_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[2]_i_1\,
      Q => p_7_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[3]_i_1\,
      Q => \n_0_rx_ecp_d_r_reg[3]\,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[4]_i_1\,
      Q => p_0_in14_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[5]_i_1\,
      Q => \n_0_rx_ecp_d_r_reg[5]\,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[6]_i_1\,
      Q => p_3_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[7]_i_1\,
      Q => \n_0_rx_ecp_d_r_reg[7]\,
      R => \<const0>\
    );
\rx_pad_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o13\(6),
      I1 => \^o13\(7),
      I2 => \^o13\(4),
      I3 => \^o13\(5),
      O => \n_0_rx_pad_d_r[0]_i_1\
    );
\rx_pad_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o13\(1),
      I1 => \^o13\(0),
      I2 => \^o13\(2),
      I3 => \^o13\(3),
      O => \n_0_rx_pad_d_r[1]_i_1\
    );
\rx_pad_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o4\(6),
      I1 => \^o4\(7),
      I2 => \^o4\(4),
      I3 => \^o4\(5),
      O => \n_0_rx_pad_d_r[2]_i_1\
    );
\rx_pad_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o4\(1),
      I1 => \^o4\(0),
      I2 => \^o4\(2),
      I3 => \^o4\(3),
      O => \n_0_rx_pad_d_r[3]_i_1\
    );
\rx_pad_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[0]_i_1\,
      Q => rx_pad_d_r(0),
      R => \<const0>\
    );
\rx_pad_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[1]_i_1\,
      Q => rx_pad_d_r(1),
      R => \<const0>\
    );
\rx_pad_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[2]_i_1\,
      Q => rx_pad_d_r(2),
      R => \<const0>\
    );
\rx_pad_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[3]_i_1\,
      Q => rx_pad_d_r(3),
      R => \<const0>\
    );
\rx_pe_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => word_aligned_control_bits_r(0),
      Q => p_1_in22_in,
      R => \<const0>\
    );
\rx_pe_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => word_aligned_control_bits_r(1),
      Q => p_0_in21_in,
      R => \<const0>\
    );
\rx_pe_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => word_aligned_control_bits_r(2),
      Q => \n_0_rx_pe_control_r_reg[2]\,
      R => \<const0>\
    );
\rx_pe_control_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => word_aligned_control_bits_r(3),
      Q => \n_0_rx_pe_control_r_reg[3]\,
      R => \<const0>\
    );
\rx_scp_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o14\(7),
      I1 => \^o14\(6),
      I2 => \^o14\(4),
      I3 => \^o14\(5),
      O => \n_0_rx_scp_d_r[0]_i_1\
    );
\rx_scp_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o13\(5),
      I1 => \^o13\(4),
      I2 => \^o13\(6),
      I3 => \^o13\(7),
      O => \n_0_rx_scp_d_r[2]_i_1\
    );
\rx_scp_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o13\(2),
      I1 => \^o13\(3),
      I2 => \^o13\(1),
      I3 => \^o13\(0),
      O => \n_0_rx_scp_d_r[3]_i_1\
    );
\rx_scp_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o9\(7),
      I1 => \^o9\(6),
      I2 => \^o9\(4),
      I3 => \^o9\(5),
      O => \n_0_rx_scp_d_r[4]_i_1\
    );
\rx_scp_d_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o9\(1),
      I1 => \^o9\(0),
      I2 => \^o9\(2),
      I3 => \^o9\(3),
      O => \n_0_rx_scp_d_r[5]_i_1\
    );
\rx_scp_d_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o4\(5),
      I1 => \^o4\(4),
      I2 => \^o4\(6),
      I3 => \^o4\(7),
      O => \n_0_rx_scp_d_r[6]_i_1\
    );
\rx_scp_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o4\(2),
      I1 => \^o4\(3),
      I2 => \^o4\(1),
      I3 => \^o4\(0),
      O => \n_0_rx_scp_d_r[7]_i_1\
    );
\rx_scp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[0]_i_1\,
      Q => p_28_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[1]_i_1\,
      Q => p_5_in29_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[2]_i_1\,
      Q => p_6_in30_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[3]_i_1\,
      Q => \n_0_rx_scp_d_r_reg[3]\,
      R => \<const0>\
    );
\rx_scp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[4]_i_1\,
      Q => p_0_in24_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[5]_i_1\,
      Q => p_1_in25_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[6]_i_1\,
      Q => p_2_in26_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[7]_i_1\,
      Q => \n_0_rx_scp_d_r_reg[7]\,
      R => \<const0>\
    );
\rx_sp_neg_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o13\(6),
      I1 => \^o13\(7),
      I2 => \^o13\(5),
      I3 => \^o13\(4),
      O => std_bool16_in
    );
\rx_sp_neg_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o13\(3),
      I1 => \^o13\(2),
      I2 => \^o13\(0),
      I3 => \^o13\(1),
      O => std_bool13_in
    );
\rx_sp_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool16_in,
      Q => rx_sp_neg_d_r(0),
      R => \<const0>\
    );
\rx_sp_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool13_in,
      Q => rx_sp_neg_d_r(1),
      R => \<const0>\
    );
\rx_sp_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
    port map (
      I0 => \^o13\(5),
      I1 => \^o13\(6),
      I2 => \^o13\(4),
      I3 => \^o13\(7),
      O => \n_0_rx_sp_r[2]_i_1\
    );
\rx_sp_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
    port map (
      I0 => \^o13\(3),
      I1 => \^o13\(1),
      I2 => \^o13\(2),
      I3 => \^o13\(0),
      O => \n_0_rx_sp_r[3]_i_1\
    );
\rx_sp_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \^o9\(7),
      I1 => \^o9\(5),
      I2 => \^o9\(6),
      I3 => \^o9\(4),
      O => \n_0_rx_sp_r[4]_i_1\
    );
\rx_sp_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(2),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => \n_0_rx_sp_r[5]_i_1\
    );
\rx_sp_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \^o4\(7),
      I1 => \^o4\(5),
      I2 => \^o4\(6),
      I3 => \^o4\(4),
      O => \n_0_rx_sp_r[6]_i_1\
    );
\rx_sp_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \^o4\(3),
      I1 => \^o4\(2),
      I2 => \^o4\(1),
      I3 => \^o4\(0),
      O => \n_0_rx_sp_r[7]_i_1\
    );
\rx_sp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[0]_i_1\,
      Q => rx_sp_r(0),
      R => \<const0>\
    );
\rx_sp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[1]_i_1\,
      Q => rx_sp_r(1),
      R => \<const0>\
    );
\rx_sp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[2]_i_1\,
      Q => rx_sp_r(2),
      R => \<const0>\
    );
\rx_sp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[3]_i_1\,
      Q => rx_sp_r(3),
      R => \<const0>\
    );
\rx_sp_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[4]_i_1\,
      Q => rx_sp_r(4),
      R => \<const0>\
    );
\rx_sp_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[5]_i_1\,
      Q => rx_sp_r(5),
      R => \<const0>\
    );
\rx_sp_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[6]_i_1\,
      Q => rx_sp_r(6),
      R => \<const0>\
    );
\rx_sp_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[7]_i_1\,
      Q => rx_sp_r(7),
      R => \<const0>\
    );
\rx_spa_neg_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o13\(5),
      I1 => \^o13\(4),
      I2 => \^o13\(6),
      I3 => \^o13\(7),
      O => \n_0_rx_spa_neg_d_r[0]_i_1\
    );
\rx_spa_neg_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o13\(2),
      I1 => \^o13\(3),
      I2 => \^o13\(1),
      I3 => \^o13\(0),
      O => \n_0_rx_spa_neg_d_r[1]_i_1\
    );
\rx_spa_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_neg_d_r[0]_i_1\,
      Q => rx_spa_neg_d_r(0),
      R => \<const0>\
    );
\rx_spa_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_neg_d_r[1]_i_1\,
      Q => rx_spa_neg_d_r(1),
      R => \<const0>\
    );
\rx_spa_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o13\(6),
      I1 => \^o13\(7),
      I2 => \^o13\(5),
      I3 => \^o13\(4),
      O => \n_0_rx_spa_r[2]_i_1\
    );
\rx_spa_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o9\(6),
      I1 => \^o9\(7),
      I2 => \^o9\(5),
      I3 => \^o9\(4),
      O => \n_0_rx_spa_r[4]_i_1\
    );
\rx_spa_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o4\(6),
      I1 => \^o4\(7),
      I2 => \^o4\(5),
      I3 => \^o4\(4),
      O => \n_0_rx_spa_r[6]_i_1\
    );
\rx_spa_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[0]_i_1\,
      Q => rx_spa_r(0),
      R => \<const0>\
    );
\rx_spa_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[1]_i_1\,
      Q => rx_spa_r(1),
      R => \<const0>\
    );
\rx_spa_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_r[2]_i_1\,
      Q => rx_spa_r(2),
      R => \<const0>\
    );
\rx_spa_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[1]_i_1\,
      Q => rx_spa_r(3),
      R => \<const0>\
    );
\rx_spa_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_r[4]_i_1\,
      Q => rx_spa_r(4),
      R => \<const0>\
    );
\rx_spa_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[5]_i_1\,
      Q => rx_spa_r(5),
      R => \<const0>\
    );
\rx_spa_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_r[6]_i_1\,
      Q => rx_spa_r(6),
      R => \<const0>\
    );
\rx_spa_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[3]_i_1\,
      Q => rx_spa_r(7),
      R => \<const0>\
    );
\rx_v_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o14\(6),
      I1 => \^o14\(7),
      I2 => \^o14\(5),
      I3 => \^o14\(4),
      O => \n_0_rx_v_d_r[0]_i_1\
    );
\rx_v_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o14\(1),
      I1 => \^o14\(0),
      I2 => \^o14\(2),
      I3 => \^o14\(3),
      O => \n_0_rx_v_d_r[1]_i_1\
    );
\rx_v_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o13\(4),
      I1 => \^o13\(5),
      I2 => \^o13\(6),
      I3 => \^o13\(7),
      O => \n_0_rx_v_d_r[2]_i_1\
    );
\rx_v_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^o13\(2),
      I1 => \^o13\(3),
      I2 => \^o13\(1),
      I3 => \^o13\(0),
      O => \n_0_rx_v_d_r[3]_i_1\
    );
\rx_v_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(4),
      I1 => \^o9\(5),
      I2 => \^o9\(6),
      I3 => \^o9\(7),
      O => \n_0_rx_v_d_r[4]_i_1\
    );
\rx_v_d_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^o9\(2),
      I1 => \^o9\(3),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => \n_0_rx_v_d_r[5]_i_1\
    );
\rx_v_d_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o4\(4),
      I1 => \^o4\(5),
      I2 => \^o4\(6),
      I3 => \^o4\(7),
      O => \n_0_rx_v_d_r[6]_i_1\
    );
\rx_v_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^o4\(2),
      I1 => \^o4\(3),
      I2 => \^o4\(1),
      I3 => \^o4\(0),
      O => \n_0_rx_v_d_r[7]_i_1\
    );
\rx_v_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[0]_i_1\,
      Q => rx_v_d_r(0),
      R => \<const0>\
    );
\rx_v_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[1]_i_1\,
      Q => rx_v_d_r(1),
      R => \<const0>\
    );
\rx_v_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[2]_i_1\,
      Q => rx_v_d_r(2),
      R => \<const0>\
    );
\rx_v_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[3]_i_1\,
      Q => rx_v_d_r(3),
      R => \<const0>\
    );
\rx_v_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[4]_i_1\,
      Q => rx_v_d_r(4),
      R => \<const0>\
    );
\rx_v_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[5]_i_1\,
      Q => rx_v_d_r(5),
      R => \<const0>\
    );
\rx_v_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[6]_i_1\,
      Q => rx_v_d_r(6),
      R => \<const0>\
    );
\rx_v_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[7]_i_1\,
      Q => rx_v_d_r(7),
      R => \<const0>\
    );
stage_1_pad_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_PAD(1),
      I1 => O19(0),
      I2 => O19(1),
      I3 => RX_PAD(0),
      O => O3
    );
\word_aligned_control_bits_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o5\(0),
      I1 => previous_cycle_control_r(2),
      I2 => \^o2\,
      I3 => previous_cycle_control_r(1),
      I4 => \^o1\,
      I5 => GT0_RXCHARISK_OUT(0),
      O => \n_0_word_aligned_control_bits_r[0]_i_1\
    );
\word_aligned_control_bits_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT0_RXCHARISK_OUT(0),
      I1 => previous_cycle_control_r(1),
      I2 => \^o2\,
      I3 => \^o5\(0),
      I4 => \^o1\,
      I5 => GT0_RXCHARISK_OUT(1),
      O => \n_0_word_aligned_control_bits_r[1]_i_1\
    );
\word_aligned_control_bits_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_control_bits_r[0]_i_1\,
      Q => word_aligned_control_bits_r(0),
      R => \<const0>\
    );
\word_aligned_control_bits_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_control_bits_r[1]_i_1\,
      Q => word_aligned_control_bits_r(1),
      R => \<const0>\
    );
\word_aligned_control_bits_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I6,
      Q => word_aligned_control_bits_r(2),
      R => \<const0>\
    );
\word_aligned_control_bits_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I4,
      Q => word_aligned_control_bits_r(3),
      R => \<const0>\
    );
\word_aligned_data_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(7),
      I1 => data2(7),
      I2 => \^o1\,
      I3 => data1(7),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(7),
      O => \n_0_word_aligned_data_r[0]_i_1\
    );
\word_aligned_data_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT0_RXDATA_OUT(5),
      I1 => \^o6\(5),
      I2 => \^o1\,
      I3 => data2(5),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(13),
      O => \n_0_word_aligned_data_r[10]_i_1\
    );
\word_aligned_data_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT0_RXDATA_OUT(4),
      I1 => \^o6\(4),
      I2 => \^o1\,
      I3 => data2(4),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(12),
      O => \n_0_word_aligned_data_r[11]_i_1\
    );
\word_aligned_data_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT0_RXDATA_OUT(3),
      I1 => \^o6\(3),
      I2 => \^o1\,
      I3 => data2(3),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(11),
      O => \n_0_word_aligned_data_r[12]_i_1\
    );
\word_aligned_data_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT0_RXDATA_OUT(2),
      I1 => \^o6\(2),
      I2 => \^o1\,
      I3 => data2(2),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(10),
      O => \n_0_word_aligned_data_r[13]_i_1\
    );
\word_aligned_data_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT0_RXDATA_OUT(1),
      I1 => \^o6\(1),
      I2 => \^o1\,
      I3 => data2(1),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(9),
      O => \n_0_word_aligned_data_r[14]_i_1\
    );
\word_aligned_data_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT0_RXDATA_OUT(0),
      I1 => \^o6\(0),
      I2 => \^o1\,
      I3 => data2(0),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(8),
      O => \n_0_word_aligned_data_r[15]_i_1\
    );
\word_aligned_data_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(6),
      I1 => data2(6),
      I2 => \^o1\,
      I3 => data1(6),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(6),
      O => \n_0_word_aligned_data_r[1]_i_1\
    );
\word_aligned_data_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(5),
      I1 => data2(5),
      I2 => \^o1\,
      I3 => data1(5),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(5),
      O => \n_0_word_aligned_data_r[2]_i_1\
    );
\word_aligned_data_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(4),
      I1 => data2(4),
      I2 => \^o1\,
      I3 => data1(4),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(4),
      O => \n_0_word_aligned_data_r[3]_i_1\
    );
\word_aligned_data_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(3),
      I1 => data2(3),
      I2 => \^o1\,
      I3 => data1(3),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(3),
      O => \n_0_word_aligned_data_r[4]_i_1\
    );
\word_aligned_data_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(2),
      I1 => data2(2),
      I2 => \^o1\,
      I3 => data1(2),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(2),
      O => \n_0_word_aligned_data_r[5]_i_1\
    );
\word_aligned_data_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(1),
      I1 => data2(1),
      I2 => \^o1\,
      I3 => data1(1),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(1),
      O => \n_0_word_aligned_data_r[6]_i_1\
    );
\word_aligned_data_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(0),
      I1 => data2(0),
      I2 => \^o1\,
      I3 => data1(0),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(0),
      O => \n_0_word_aligned_data_r[7]_i_1\
    );
\word_aligned_data_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT0_RXDATA_OUT(7),
      I1 => \^o6\(7),
      I2 => \^o1\,
      I3 => data2(7),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(15),
      O => \n_0_word_aligned_data_r[8]_i_1\
    );
\word_aligned_data_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT0_RXDATA_OUT(6),
      I1 => \^o6\(6),
      I2 => \^o1\,
      I3 => data2(6),
      I4 => \^o2\,
      I5 => GT0_RXDATA_OUT(14),
      O => \n_0_word_aligned_data_r[9]_i_1\
    );
\word_aligned_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[0]_i_1\,
      Q => \^o14\(7),
      R => \<const0>\
    );
\word_aligned_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[10]_i_1\,
      Q => \^o13\(5),
      R => \<const0>\
    );
\word_aligned_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[11]_i_1\,
      Q => \^o13\(4),
      R => \<const0>\
    );
\word_aligned_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[12]_i_1\,
      Q => \^o13\(3),
      R => \<const0>\
    );
\word_aligned_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[13]_i_1\,
      Q => \^o13\(2),
      R => \<const0>\
    );
\word_aligned_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[14]_i_1\,
      Q => \^o13\(1),
      R => \<const0>\
    );
\word_aligned_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[15]_i_1\,
      Q => \^o13\(0),
      R => \<const0>\
    );
\word_aligned_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(7),
      Q => \^o9\(7),
      R => \<const0>\
    );
\word_aligned_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(6),
      Q => \^o9\(6),
      R => \<const0>\
    );
\word_aligned_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(5),
      Q => \^o9\(5),
      R => \<const0>\
    );
\word_aligned_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(4),
      Q => \^o9\(4),
      R => \<const0>\
    );
\word_aligned_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[1]_i_1\,
      Q => \^o14\(6),
      R => \<const0>\
    );
\word_aligned_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(3),
      Q => \^o9\(3),
      R => \<const0>\
    );
\word_aligned_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(2),
      Q => \^o9\(2),
      R => \<const0>\
    );
\word_aligned_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(1),
      Q => \^o9\(1),
      R => \<const0>\
    );
\word_aligned_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(0),
      Q => \^o9\(0),
      R => \<const0>\
    );
\word_aligned_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(7),
      Q => \^o4\(7),
      R => \<const0>\
    );
\word_aligned_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(6),
      Q => \^o4\(6),
      R => \<const0>\
    );
\word_aligned_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(5),
      Q => \^o4\(5),
      R => \<const0>\
    );
\word_aligned_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(4),
      Q => \^o4\(4),
      R => \<const0>\
    );
\word_aligned_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(3),
      Q => \^o4\(3),
      R => \<const0>\
    );
\word_aligned_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(2),
      Q => \^o4\(2),
      R => \<const0>\
    );
\word_aligned_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[2]_i_1\,
      Q => \^o14\(5),
      R => \<const0>\
    );
\word_aligned_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(1),
      Q => \^o4\(1),
      R => \<const0>\
    );
\word_aligned_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(0),
      Q => \^o4\(0),
      R => \<const0>\
    );
\word_aligned_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[3]_i_1\,
      Q => \^o14\(4),
      R => \<const0>\
    );
\word_aligned_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[4]_i_1\,
      Q => \^o14\(3),
      R => \<const0>\
    );
\word_aligned_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[5]_i_1\,
      Q => \^o14\(2),
      R => \<const0>\
    );
\word_aligned_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[6]_i_1\,
      Q => \^o14\(1),
      R => \<const0>\
    );
\word_aligned_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[7]_i_1\,
      Q => \^o14\(0),
      R => \<const0>\
    );
\word_aligned_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[8]_i_1\,
      Q => \^o13\(7),
      R => \<const0>\
    );
\word_aligned_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[9]_i_1\,
      Q => \^o13\(6),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_SYM_DEC_4BYTE_5 is
  port (
    RX_NEG_Buffer : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    RX_CC : out STD_LOGIC;
    I13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_in : out STD_LOGIC;
    counter3_r0 : out STD_LOGIC;
    counter4_r0 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    O : in STD_LOGIC;
    GEN_SPA : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    GT1_RXCHARISK_OUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT1_RXDATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GOT_V : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_mgtvideo_mgt_SYM_DEC_4BYTE_5 : entity is "video_mgt_SYM_DEC_4BYTE";
end video_mgtvideo_mgt_SYM_DEC_4BYTE_5;

architecture STRUCTURE of video_mgtvideo_mgt_SYM_DEC_4BYTE_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_NEG_Buffer0 : STD_LOGIC;
  signal RX_SP : STD_LOGIC;
  signal RX_SPA : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^first_v_received_r\ : STD_LOGIC;
  signal got_a_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal n_0_GOT_V_Buffer_reg : STD_LOGIC;
  signal \n_0_RX_CC_Buffer_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CC_Buffer_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_CC_Buffer_i_3__0\ : STD_LOGIC;
  signal \n_0_RX_PE_DATA_V_Buffer[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_PE_DATA_V_Buffer[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_PE_DATA_V_Buffer_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_PE_DATA_V_Buffer_reg[1]\ : STD_LOGIC;
  signal \n_0_RX_SPA_Buffer_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_SP_Buffer_i_2__0\ : STD_LOGIC;
  signal n_0_bad_as_r_i_2 : STD_LOGIC;
  signal \n_0_first_v_received_r_i_1__0\ : STD_LOGIC;
  signal \n_0_first_v_received_r_i_2__0\ : STD_LOGIC;
  signal \n_0_first_v_received_r_i_3__0\ : STD_LOGIC;
  signal \n_0_rx_cc_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_cc_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_cc_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_cc_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r_reg[5]\ : STD_LOGIC;
  signal \n_0_rx_ecp_d_r_reg[7]\ : STD_LOGIC;
  signal \n_0_rx_pad_d_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_pad_d_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_pad_d_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_pad_d_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[2]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r_reg[7]\ : STD_LOGIC;
  signal \n_0_rx_sp_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_sp_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_neg_d_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_spa_neg_d_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_spa_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_spa_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_spa_r[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[9]_i_1__0\ : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in21_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_1_in22_in : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_2_in26_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal p_5_in29_in : STD_LOGIC;
  signal p_6_in17_in : STD_LOGIC;
  signal p_6_in30_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_7_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal previous_cycle_control_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rx_cc_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_pad_d_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal rx_sp_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sp_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_spa_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_spa_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_v_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal std_bool11_out : STD_LOGIC;
  signal std_bool13_in : STD_LOGIC;
  signal std_bool13_out : STD_LOGIC;
  signal std_bool16_in : STD_LOGIC;
  signal std_bool1_out : STD_LOGIC;
  signal word_aligned_control_bits_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_CC_Buffer_i_2__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \RX_PAD_Buffer[0]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \RX_PAD_Buffer[1]_i_1__0\ : label is "soft_lutpair93";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \RX_PE_DATA_V_Buffer[0]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM of \RX_PE_DATA_V_Buffer[0]_i_1__0\ : label is "soft_lutpair92";
  attribute RETAIN_INVERTER of \RX_PE_DATA_V_Buffer[1]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM of \RX_PE_DATA_V_Buffer[1]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \first_v_received_r_i_2__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rx_cc_r[3]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rx_cc_r[5]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rx_cc_r[7]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[0]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[1]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[3]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[4]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rx_ecp_d_r[7]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rx_pad_d_r[0]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rx_pad_d_r[1]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rx_pad_d_r[2]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rx_pad_d_r[3]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rx_scp_d_r[3]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rx_scp_d_r[5]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rx_scp_d_r[7]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[0]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[1]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rx_sp_r[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rx_sp_r[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rx_sp_r[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rx_sp_r[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rx_sp_r[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rx_sp_r[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[0]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[1]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rx_spa_r[2]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rx_spa_r[4]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rx_spa_r[6]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rx_v_d_r[0]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rx_v_d_r[1]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rx_v_d_r[2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rx_v_d_r[3]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rx_v_d_r[4]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rx_v_d_r[5]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rx_v_d_r[6]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rx_v_d_r[7]_i_1__0\ : label is "soft_lutpair101";
begin
  O1 <= \^o1\;
  O12(1 downto 0) <= \^o12\(1 downto 0);
  O14(7 downto 0) <= \^o14\(7 downto 0);
  O2 <= \^o2\;
  O3(7 downto 0) <= \^o3\(7 downto 0);
  O4(7 downto 0) <= \^o4\(7 downto 0);
  O5(0) <= \^o5\(0);
  O6(7 downto 0) <= \^o6\(7 downto 0);
  O8(3 downto 0) <= \^o8\(3 downto 0);
  O9(7 downto 0) <= \^o9\(7 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  first_v_received_r <= \^first_v_received_r\;
\DEFRAMED_DATA_V_Buffer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_RX_PE_DATA_V_Buffer_reg[0]\,
      I1 => I9,
      O => I13(1)
    );
\DEFRAMED_DATA_V_Buffer[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_RX_PE_DATA_V_Buffer_reg[1]\,
      I1 => O,
      O => I13(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GOT_A_Buffer[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => got_a_d_r(0),
      I1 => got_a_d_r(1),
      I2 => GT1_RXCHARISK_OUT(0),
      O => p_7_out(3)
    );
\GOT_A_Buffer[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => got_a_d_r(2),
      I1 => got_a_d_r(3),
      I2 => GT1_RXCHARISK_OUT(1),
      O => p_7_out(2)
    );
\GOT_A_Buffer[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => got_a_d_r(4),
      I1 => got_a_d_r(5),
      I2 => GT1_RXCHARISK_OUT(2),
      O => p_7_out(1)
    );
\GOT_A_Buffer[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => got_a_d_r(6),
      I1 => got_a_d_r(7),
      I2 => GT1_RXCHARISK_OUT(3),
      O => p_7_out(0)
    );
\GOT_A_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_7_out(3),
      Q => \^o8\(3),
      R => \<const0>\
    );
\GOT_A_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_7_out(2),
      Q => \^o8\(2),
      R => \<const0>\
    );
\GOT_A_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_7_out(1),
      Q => \^o8\(1),
      R => \<const0>\
    );
\GOT_A_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_7_out(0),
      Q => \^o8\(0),
      R => \<const0>\
    );
\GOT_V_Buffer_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_first_v_received_r_i_2__0\,
      I1 => \n_0_first_v_received_r_i_3__0\,
      I2 => rx_v_d_r(7),
      I3 => rx_v_d_r(1),
      O => std_bool1_out
    );
GOT_V_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool1_out,
      Q => n_0_GOT_V_Buffer_reg,
      R => \<const0>\
    );
\RX_CC_Buffer_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_RX_CC_Buffer_i_2__0\,
      I1 => \n_0_rx_pe_control_r_reg[3]\,
      I2 => \n_0_rx_pe_control_r_reg[2]\,
      I3 => \n_0_RX_CC_Buffer_i_3__0\,
      I4 => rx_cc_r(1),
      I5 => rx_cc_r(6),
      O => \n_0_RX_CC_Buffer_i_1__0\
    );
\RX_CC_Buffer_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in21_in,
      I1 => p_1_in22_in,
      O => \n_0_RX_CC_Buffer_i_2__0\
    );
\RX_CC_Buffer_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_cc_r(0),
      I1 => rx_cc_r(4),
      I2 => rx_cc_r(2),
      I3 => rx_cc_r(7),
      I4 => rx_cc_r(5),
      I5 => rx_cc_r(3),
      O => \n_0_RX_CC_Buffer_i_3__0\
    );
RX_CC_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_RX_CC_Buffer_i_1__0\,
      Q => RX_CC,
      R => \<const0>\
    );
\RX_ECP_Buffer[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => p_1_in22_in,
      I1 => p_0_in21_in,
      I2 => \n_0_rx_ecp_d_r_reg[3]\,
      I3 => p_6_in17_in,
      I4 => p_7_in,
      I5 => p_16_in,
      O => p_9_out(1)
    );
\RX_ECP_Buffer[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[3]\,
      I2 => \n_0_rx_ecp_d_r_reg[7]\,
      I3 => \n_0_rx_ecp_d_r_reg[5]\,
      I4 => p_3_in,
      I5 => p_0_in14_in,
      O => p_9_out(0)
    );
\RX_ECP_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_9_out(1),
      Q => \^o12\(1),
      R => \<const0>\
    );
\RX_ECP_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_9_out(0),
      Q => \^o12\(0),
      R => \<const0>\
    );
\RX_NEG_Buffer_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
    port map (
      I0 => rx_spa_neg_d_r(0),
      I1 => rx_spa_neg_d_r(1),
      I2 => rx_sp_neg_d_r(0),
      I3 => rx_sp_neg_d_r(1),
      I4 => p_0_in21_in,
      O => RX_NEG_Buffer0
    );
RX_NEG_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => RX_NEG_Buffer0,
      Q => RX_NEG_Buffer,
      R => \<const0>\
    );
\RX_PAD_Buffer[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => p_1_in22_in,
      I1 => p_0_in21_in,
      I2 => rx_pad_d_r(0),
      I3 => rx_pad_d_r(1),
      O => p_2_out(1)
    );
\RX_PAD_Buffer[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[3]\,
      I2 => rx_pad_d_r(2),
      I3 => rx_pad_d_r(3),
      O => p_2_out(0)
    );
\RX_PAD_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_2_out(1),
      Q => O19(1),
      R => \<const0>\
    );
\RX_PAD_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_2_out(0),
      Q => O19(0),
      R => \<const0>\
    );
\RX_PE_DATA_V_Buffer[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_1_in22_in,
      O => \n_0_RX_PE_DATA_V_Buffer[0]_i_1__0\
    );
\RX_PE_DATA_V_Buffer[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      O => \n_0_RX_PE_DATA_V_Buffer[1]_i_1__0\
    );
\RX_PE_DATA_V_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_RX_PE_DATA_V_Buffer[0]_i_1__0\,
      Q => \n_0_RX_PE_DATA_V_Buffer_reg[0]\,
      R => \<const0>\
    );
\RX_PE_DATA_V_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_RX_PE_DATA_V_Buffer[1]_i_1__0\,
      Q => \n_0_RX_PE_DATA_V_Buffer_reg[1]\,
      R => \<const0>\
    );
\RX_SCP_Buffer[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => p_1_in22_in,
      I1 => p_0_in21_in,
      I2 => \n_0_rx_scp_d_r_reg[3]\,
      I3 => p_5_in29_in,
      I4 => p_6_in30_in,
      I5 => p_28_in,
      O => p_8_out(1)
    );
\RX_SCP_Buffer[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[3]\,
      I2 => \n_0_rx_scp_d_r_reg[7]\,
      I3 => p_1_in25_in,
      I4 => p_2_in26_in,
      I5 => p_0_in24_in,
      O => p_8_out(0)
    );
\RX_SCP_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_8_out(1),
      Q => \^q\(1),
      R => \<const0>\
    );
\RX_SCP_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_8_out(0),
      Q => \^q\(0),
      R => \<const0>\
    );
\RX_SPA_Buffer_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_first_v_received_r_i_2__0\,
      I1 => \n_0_RX_SPA_Buffer_i_2__0\,
      I2 => rx_spa_r(7),
      I3 => rx_spa_r(6),
      O => std_bool11_out
    );
\RX_SPA_Buffer_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_spa_r(0),
      I1 => rx_spa_r(1),
      I2 => rx_spa_r(2),
      I3 => rx_spa_r(5),
      I4 => rx_spa_r(4),
      I5 => rx_spa_r(3),
      O => \n_0_RX_SPA_Buffer_i_2__0\
    );
RX_SPA_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool11_out,
      Q => RX_SPA,
      R => \<const0>\
    );
\RX_SP_Buffer_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_first_v_received_r_i_2__0\,
      I1 => \n_0_RX_SP_Buffer_i_2__0\,
      I2 => rx_sp_r(7),
      I3 => rx_sp_r(6),
      O => std_bool13_out
    );
\RX_SP_Buffer_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_sp_r(0),
      I1 => rx_sp_r(1),
      I2 => rx_sp_r(2),
      I3 => rx_sp_r(5),
      I4 => rx_sp_r(4),
      I5 => rx_sp_r(3),
      O => \n_0_RX_SP_Buffer_i_2__0\
    );
RX_SP_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool13_out,
      Q => RX_SP,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
all_lanes_v_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_GOT_V_Buffer_reg,
      I1 => GOT_V,
      O => O10
    );
bad_as_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
    port map (
      I0 => I11(0),
      I1 => \^o8\(0),
      I2 => n_0_bad_as_r_i_2,
      O => O7
    );
bad_as_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o8\(1),
      I1 => I11(1),
      I2 => \^o8\(3),
      I3 => I11(3),
      I4 => \^o8\(2),
      I5 => I11(2),
      O => n_0_bad_as_r_i_2
    );
\counter3_r_reg[2]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => RX_SPA,
      I1 => GEN_SPA,
      O => counter3_r0
    );
\counter4_r_reg[14]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => RX_SP,
      I1 => ready_r,
      O => counter4_r0
    );
data_after_start_muxcy_1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(1),
      O => S1_in
    );
data_after_start_muxcy_3_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => S7_in
    );
\first_v_received_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
    port map (
      I0 => \n_0_first_v_received_r_i_2__0\,
      I1 => \n_0_first_v_received_r_i_3__0\,
      I2 => rx_v_d_r(7),
      I3 => rx_v_d_r(1),
      I4 => D(0),
      I5 => \^first_v_received_r\,
      O => \n_0_first_v_received_r_i_1__0\
    );
\first_v_received_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => p_0_in21_in,
      I1 => p_1_in22_in,
      I2 => \n_0_rx_pe_control_r_reg[2]\,
      I3 => \n_0_rx_pe_control_r_reg[3]\,
      O => \n_0_first_v_received_r_i_2__0\
    );
\first_v_received_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_v_d_r(0),
      I1 => rx_v_d_r(6),
      I2 => rx_v_d_r(3),
      I3 => rx_v_d_r(2),
      I4 => rx_v_d_r(5),
      I5 => rx_v_d_r(4),
      O => \n_0_first_v_received_r_i_3__0\
    );
first_v_received_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_first_v_received_r_i_1__0\,
      Q => \^first_v_received_r\,
      R => \<const0>\
    );
\got_a_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22(7),
      Q => got_a_d_r(0),
      R => \<const0>\
    );
\got_a_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22(6),
      Q => got_a_d_r(1),
      R => \<const0>\
    );
\got_a_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22(5),
      Q => got_a_d_r(2),
      R => \<const0>\
    );
\got_a_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22(4),
      Q => got_a_d_r(3),
      R => \<const0>\
    );
\got_a_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22(3),
      Q => got_a_d_r(4),
      R => \<const0>\
    );
\got_a_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22(2),
      Q => got_a_d_r(5),
      R => \<const0>\
    );
\got_a_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22(1),
      Q => got_a_d_r(6),
      R => \<const0>\
    );
\got_a_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I22(0),
      Q => got_a_d_r(7),
      R => \<const0>\
    );
in_frame_muxcy_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o12\(1),
      I1 => \^q\(1),
      O => O13
    );
in_frame_muxcy_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o12\(0),
      I1 => \^q\(0),
      O => O11
    );
\left_align_select_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I5,
      Q => \^o1\,
      R => \<const0>\
    );
\left_align_select_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I6,
      Q => \^o2\,
      R => \<const0>\
    );
\previous_cycle_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXCHARISK_OUT(3),
      Q => \^o5\(0),
      R => \<const0>\
    );
\previous_cycle_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXCHARISK_OUT(2),
      Q => previous_cycle_control_r(1),
      R => \<const0>\
    );
\previous_cycle_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXCHARISK_OUT(1),
      Q => previous_cycle_control_r(2),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(24),
      Q => \^o6\(0),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(18),
      Q => data2(2),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(19),
      Q => data2(3),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(20),
      Q => data2(4),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(21),
      Q => data2(5),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(22),
      Q => data2(6),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(23),
      Q => data2(7),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(8),
      Q => data1(0),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(9),
      Q => data1(1),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(10),
      Q => data1(2),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(11),
      Q => data1(3),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(25),
      Q => \^o6\(1),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(12),
      Q => data1(4),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(13),
      Q => data1(5),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(14),
      Q => data1(6),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(15),
      Q => data1(7),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(26),
      Q => \^o6\(2),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(27),
      Q => \^o6\(3),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(28),
      Q => \^o6\(4),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(29),
      Q => \^o6\(5),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(30),
      Q => \^o6\(6),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(31),
      Q => \^o6\(7),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(16),
      Q => data2(0),
      R => \<const0>\
    );
\previous_cycle_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GT1_RXDATA_OUT(17),
      Q => data2(1),
      R => \<const0>\
    );
\rx_cc_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o14\(3),
      I1 => \^o14\(2),
      I2 => \^o14\(1),
      I3 => \^o14\(0),
      O => \n_0_rx_cc_r[1]_i_1__0\
    );
\rx_cc_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(2),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => \n_0_rx_cc_r[3]_i_1__0\
    );
\rx_cc_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o4\(3),
      I1 => \^o4\(2),
      I2 => \^o4\(1),
      I3 => \^o4\(0),
      O => \n_0_rx_cc_r[5]_i_1__0\
    );
\rx_cc_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(2),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      O => \n_0_rx_cc_r[7]_i_1__0\
    );
\rx_cc_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[0]_i_1__0\,
      Q => rx_cc_r(0),
      R => \<const0>\
    );
\rx_cc_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_cc_r[1]_i_1__0\,
      Q => rx_cc_r(1),
      R => \<const0>\
    );
\rx_cc_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[2]_i_1__0\,
      Q => rx_cc_r(2),
      R => \<const0>\
    );
\rx_cc_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_cc_r[3]_i_1__0\,
      Q => rx_cc_r(3),
      R => \<const0>\
    );
\rx_cc_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[4]_i_1__0\,
      Q => rx_cc_r(4),
      R => \<const0>\
    );
\rx_cc_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_cc_r[5]_i_1__0\,
      Q => rx_cc_r(5),
      R => \<const0>\
    );
\rx_cc_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[6]_i_1__0\,
      Q => rx_cc_r(6),
      R => \<const0>\
    );
\rx_cc_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_cc_r[7]_i_1__0\,
      Q => rx_cc_r(7),
      R => \<const0>\
    );
\rx_ecp_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o14\(5),
      I1 => \^o14\(4),
      I2 => \^o14\(6),
      I3 => \^o14\(7),
      O => \n_0_rx_ecp_d_r[0]_i_1__0\
    );
\rx_ecp_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o14\(1),
      I1 => \^o14\(0),
      I2 => \^o14\(2),
      I3 => \^o14\(3),
      O => \n_0_rx_ecp_d_r[1]_i_1__0\
    );
\rx_ecp_d_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(0),
      I1 => \^o9\(1),
      I2 => \^o9\(2),
      I3 => \^o9\(3),
      O => \n_0_rx_ecp_d_r[3]_i_1__0\
    );
\rx_ecp_d_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o4\(5),
      I1 => \^o4\(4),
      I2 => \^o4\(6),
      I3 => \^o4\(7),
      O => \n_0_rx_ecp_d_r[4]_i_1__0\
    );
\rx_ecp_d_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o4\(1),
      I1 => \^o4\(0),
      I2 => \^o4\(2),
      I3 => \^o4\(3),
      O => \n_0_rx_ecp_d_r[5]_i_1__0\
    );
\rx_ecp_d_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      I2 => \^o3\(2),
      I3 => \^o3\(3),
      O => \n_0_rx_ecp_d_r[7]_i_1__0\
    );
\rx_ecp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[0]_i_1__0\,
      Q => p_16_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[1]_i_1__0\,
      Q => p_6_in17_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[2]_i_1__0\,
      Q => p_7_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[3]_i_1__0\,
      Q => \n_0_rx_ecp_d_r_reg[3]\,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[4]_i_1__0\,
      Q => p_0_in14_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[5]_i_1__0\,
      Q => \n_0_rx_ecp_d_r_reg[5]\,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[6]_i_1__0\,
      Q => p_3_in,
      R => \<const0>\
    );
\rx_ecp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_ecp_d_r[7]_i_1__0\,
      Q => \n_0_rx_ecp_d_r_reg[7]\,
      R => \<const0>\
    );
\rx_pad_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o9\(6),
      I1 => \^o9\(7),
      I2 => \^o9\(4),
      I3 => \^o9\(5),
      O => \n_0_rx_pad_d_r[0]_i_1__0\
    );
\rx_pad_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o9\(1),
      I1 => \^o9\(0),
      I2 => \^o9\(2),
      I3 => \^o9\(3),
      O => \n_0_rx_pad_d_r[1]_i_1__0\
    );
\rx_pad_d_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \^o3\(7),
      I2 => \^o3\(4),
      I3 => \^o3\(5),
      O => \n_0_rx_pad_d_r[2]_i_1__0\
    );
\rx_pad_d_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      I3 => \^o3\(3),
      O => \n_0_rx_pad_d_r[3]_i_1__0\
    );
\rx_pad_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[0]_i_1__0\,
      Q => rx_pad_d_r(0),
      R => \<const0>\
    );
\rx_pad_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[1]_i_1__0\,
      Q => rx_pad_d_r(1),
      R => \<const0>\
    );
\rx_pad_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[2]_i_1__0\,
      Q => rx_pad_d_r(2),
      R => \<const0>\
    );
\rx_pad_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[3]_i_1__0\,
      Q => rx_pad_d_r(3),
      R => \<const0>\
    );
\rx_pe_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => word_aligned_control_bits_r(0),
      Q => p_1_in22_in,
      R => \<const0>\
    );
\rx_pe_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => word_aligned_control_bits_r(1),
      Q => p_0_in21_in,
      R => \<const0>\
    );
\rx_pe_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => word_aligned_control_bits_r(2),
      Q => \n_0_rx_pe_control_r_reg[2]\,
      R => \<const0>\
    );
\rx_pe_control_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => word_aligned_control_bits_r(3),
      Q => \n_0_rx_pe_control_r_reg[3]\,
      R => \<const0>\
    );
\rx_scp_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o14\(7),
      I1 => \^o14\(6),
      I2 => \^o14\(4),
      I3 => \^o14\(5),
      O => \n_0_rx_scp_d_r[0]_i_1__0\
    );
\rx_scp_d_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o9\(5),
      I1 => \^o9\(4),
      I2 => \^o9\(6),
      I3 => \^o9\(7),
      O => \n_0_rx_scp_d_r[2]_i_1__0\
    );
\rx_scp_d_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(2),
      I1 => \^o9\(3),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => \n_0_rx_scp_d_r[3]_i_1__0\
    );
\rx_scp_d_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o4\(7),
      I1 => \^o4\(6),
      I2 => \^o4\(4),
      I3 => \^o4\(5),
      O => \n_0_rx_scp_d_r[4]_i_1__0\
    );
\rx_scp_d_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o4\(1),
      I1 => \^o4\(0),
      I2 => \^o4\(2),
      I3 => \^o4\(3),
      O => \n_0_rx_scp_d_r[5]_i_1__0\
    );
\rx_scp_d_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(4),
      I2 => \^o3\(6),
      I3 => \^o3\(7),
      O => \n_0_rx_scp_d_r[6]_i_1__0\
    );
\rx_scp_d_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(3),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      O => \n_0_rx_scp_d_r[7]_i_1__0\
    );
\rx_scp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[0]_i_1__0\,
      Q => p_28_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[1]_i_1__0\,
      Q => p_5_in29_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[2]_i_1__0\,
      Q => p_6_in30_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[3]_i_1__0\,
      Q => \n_0_rx_scp_d_r_reg[3]\,
      R => \<const0>\
    );
\rx_scp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[4]_i_1__0\,
      Q => p_0_in24_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[5]_i_1__0\,
      Q => p_1_in25_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[6]_i_1__0\,
      Q => p_2_in26_in,
      R => \<const0>\
    );
\rx_scp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[7]_i_1__0\,
      Q => \n_0_rx_scp_d_r_reg[7]\,
      R => \<const0>\
    );
\rx_sp_neg_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(6),
      I1 => \^o9\(7),
      I2 => \^o9\(5),
      I3 => \^o9\(4),
      O => std_bool16_in
    );
\rx_sp_neg_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(2),
      I2 => \^o9\(0),
      I3 => \^o9\(1),
      O => std_bool13_in
    );
\rx_sp_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool16_in,
      Q => rx_sp_neg_d_r(0),
      R => \<const0>\
    );
\rx_sp_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => std_bool13_in,
      Q => rx_sp_neg_d_r(1),
      R => \<const0>\
    );
\rx_sp_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
    port map (
      I0 => \^o9\(5),
      I1 => \^o9\(6),
      I2 => \^o9\(4),
      I3 => \^o9\(7),
      O => \n_0_rx_sp_r[2]_i_1\
    );
\rx_sp_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(1),
      I2 => \^o9\(2),
      I3 => \^o9\(0),
      O => \n_0_rx_sp_r[3]_i_1\
    );
\rx_sp_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \^o4\(7),
      I1 => \^o4\(5),
      I2 => \^o4\(6),
      I3 => \^o4\(4),
      O => \n_0_rx_sp_r[4]_i_1\
    );
\rx_sp_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \^o4\(3),
      I1 => \^o4\(2),
      I2 => \^o4\(1),
      I3 => \^o4\(0),
      O => \n_0_rx_sp_r[5]_i_1\
    );
\rx_sp_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \^o3\(7),
      I1 => \^o3\(5),
      I2 => \^o3\(6),
      I3 => \^o3\(4),
      O => \n_0_rx_sp_r[6]_i_1\
    );
\rx_sp_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(2),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      O => \n_0_rx_sp_r[7]_i_1\
    );
\rx_sp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[0]_i_1__0\,
      Q => rx_sp_r(0),
      R => \<const0>\
    );
\rx_sp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[1]_i_1__0\,
      Q => rx_sp_r(1),
      R => \<const0>\
    );
\rx_sp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[2]_i_1\,
      Q => rx_sp_r(2),
      R => \<const0>\
    );
\rx_sp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[3]_i_1\,
      Q => rx_sp_r(3),
      R => \<const0>\
    );
\rx_sp_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[4]_i_1\,
      Q => rx_sp_r(4),
      R => \<const0>\
    );
\rx_sp_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[5]_i_1\,
      Q => rx_sp_r(5),
      R => \<const0>\
    );
\rx_sp_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[6]_i_1\,
      Q => rx_sp_r(6),
      R => \<const0>\
    );
\rx_sp_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_sp_r[7]_i_1\,
      Q => rx_sp_r(7),
      R => \<const0>\
    );
\rx_spa_neg_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(5),
      I1 => \^o9\(4),
      I2 => \^o9\(6),
      I3 => \^o9\(7),
      O => \n_0_rx_spa_neg_d_r[0]_i_1__0\
    );
\rx_spa_neg_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o9\(2),
      I1 => \^o9\(3),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => \n_0_rx_spa_neg_d_r[1]_i_1__0\
    );
\rx_spa_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_neg_d_r[0]_i_1__0\,
      Q => rx_spa_neg_d_r(0),
      R => \<const0>\
    );
\rx_spa_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_neg_d_r[1]_i_1__0\,
      Q => rx_spa_neg_d_r(1),
      R => \<const0>\
    );
\rx_spa_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o9\(6),
      I1 => \^o9\(7),
      I2 => \^o9\(5),
      I3 => \^o9\(4),
      O => \n_0_rx_spa_r[2]_i_1__0\
    );
\rx_spa_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o4\(6),
      I1 => \^o4\(7),
      I2 => \^o4\(5),
      I3 => \^o4\(4),
      O => \n_0_rx_spa_r[4]_i_1__0\
    );
\rx_spa_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \^o3\(7),
      I2 => \^o3\(5),
      I3 => \^o3\(4),
      O => \n_0_rx_spa_r[6]_i_1__0\
    );
\rx_spa_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[0]_i_1__0\,
      Q => rx_spa_r(0),
      R => \<const0>\
    );
\rx_spa_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[1]_i_1__0\,
      Q => rx_spa_r(1),
      R => \<const0>\
    );
\rx_spa_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_r[2]_i_1__0\,
      Q => rx_spa_r(2),
      R => \<const0>\
    );
\rx_spa_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[1]_i_1__0\,
      Q => rx_spa_r(3),
      R => \<const0>\
    );
\rx_spa_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_r[4]_i_1__0\,
      Q => rx_spa_r(4),
      R => \<const0>\
    );
\rx_spa_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_scp_d_r[5]_i_1__0\,
      Q => rx_spa_r(5),
      R => \<const0>\
    );
\rx_spa_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_spa_r[6]_i_1__0\,
      Q => rx_spa_r(6),
      R => \<const0>\
    );
\rx_spa_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_pad_d_r[3]_i_1__0\,
      Q => rx_spa_r(7),
      R => \<const0>\
    );
\rx_v_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o14\(6),
      I1 => \^o14\(7),
      I2 => \^o14\(5),
      I3 => \^o14\(4),
      O => \n_0_rx_v_d_r[0]_i_1__0\
    );
\rx_v_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o14\(1),
      I1 => \^o14\(0),
      I2 => \^o14\(2),
      I3 => \^o14\(3),
      O => \n_0_rx_v_d_r[1]_i_1__0\
    );
\rx_v_d_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o9\(4),
      I1 => \^o9\(5),
      I2 => \^o9\(6),
      I3 => \^o9\(7),
      O => \n_0_rx_v_d_r[2]_i_1__0\
    );
\rx_v_d_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^o9\(2),
      I1 => \^o9\(3),
      I2 => \^o9\(1),
      I3 => \^o9\(0),
      O => \n_0_rx_v_d_r[3]_i_1__0\
    );
\rx_v_d_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o4\(4),
      I1 => \^o4\(5),
      I2 => \^o4\(6),
      I3 => \^o4\(7),
      O => \n_0_rx_v_d_r[4]_i_1__0\
    );
\rx_v_d_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^o4\(2),
      I1 => \^o4\(3),
      I2 => \^o4\(1),
      I3 => \^o4\(0),
      O => \n_0_rx_v_d_r[5]_i_1__0\
    );
\rx_v_d_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^o3\(4),
      I1 => \^o3\(5),
      I2 => \^o3\(6),
      I3 => \^o3\(7),
      O => \n_0_rx_v_d_r[6]_i_1__0\
    );
\rx_v_d_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(3),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      O => \n_0_rx_v_d_r[7]_i_1__0\
    );
\rx_v_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[0]_i_1__0\,
      Q => rx_v_d_r(0),
      R => \<const0>\
    );
\rx_v_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[1]_i_1__0\,
      Q => rx_v_d_r(1),
      R => \<const0>\
    );
\rx_v_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[2]_i_1__0\,
      Q => rx_v_d_r(2),
      R => \<const0>\
    );
\rx_v_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[3]_i_1__0\,
      Q => rx_v_d_r(3),
      R => \<const0>\
    );
\rx_v_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[4]_i_1__0\,
      Q => rx_v_d_r(4),
      R => \<const0>\
    );
\rx_v_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[5]_i_1__0\,
      Q => rx_v_d_r(5),
      R => \<const0>\
    );
\rx_v_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[6]_i_1__0\,
      Q => rx_v_d_r(6),
      R => \<const0>\
    );
\rx_v_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_v_d_r[7]_i_1__0\,
      Q => rx_v_d_r(7),
      R => \<const0>\
    );
\word_aligned_control_bits_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o5\(0),
      I1 => previous_cycle_control_r(2),
      I2 => \^o2\,
      I3 => previous_cycle_control_r(1),
      I4 => \^o1\,
      I5 => GT1_RXCHARISK_OUT(0),
      O => \n_0_word_aligned_control_bits_r[0]_i_1__0\
    );
\word_aligned_control_bits_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT1_RXCHARISK_OUT(0),
      I1 => previous_cycle_control_r(1),
      I2 => \^o2\,
      I3 => \^o5\(0),
      I4 => \^o1\,
      I5 => GT1_RXCHARISK_OUT(1),
      O => \n_0_word_aligned_control_bits_r[1]_i_1__0\
    );
\word_aligned_control_bits_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_control_bits_r[0]_i_1__0\,
      Q => word_aligned_control_bits_r(0),
      R => \<const0>\
    );
\word_aligned_control_bits_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_control_bits_r[1]_i_1__0\,
      Q => word_aligned_control_bits_r(1),
      R => \<const0>\
    );
\word_aligned_control_bits_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I8,
      Q => word_aligned_control_bits_r(2),
      R => \<const0>\
    );
\word_aligned_control_bits_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I7,
      Q => word_aligned_control_bits_r(3),
      R => \<const0>\
    );
\word_aligned_data_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(7),
      I1 => data2(7),
      I2 => \^o1\,
      I3 => data1(7),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(7),
      O => \n_0_word_aligned_data_r[0]_i_1__0\
    );
\word_aligned_data_r[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT1_RXDATA_OUT(5),
      I1 => \^o6\(5),
      I2 => \^o1\,
      I3 => data2(5),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(13),
      O => \n_0_word_aligned_data_r[10]_i_1__0\
    );
\word_aligned_data_r[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT1_RXDATA_OUT(4),
      I1 => \^o6\(4),
      I2 => \^o1\,
      I3 => data2(4),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(12),
      O => \n_0_word_aligned_data_r[11]_i_1__0\
    );
\word_aligned_data_r[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT1_RXDATA_OUT(3),
      I1 => \^o6\(3),
      I2 => \^o1\,
      I3 => data2(3),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(11),
      O => \n_0_word_aligned_data_r[12]_i_1__0\
    );
\word_aligned_data_r[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT1_RXDATA_OUT(2),
      I1 => \^o6\(2),
      I2 => \^o1\,
      I3 => data2(2),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(10),
      O => \n_0_word_aligned_data_r[13]_i_1__0\
    );
\word_aligned_data_r[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT1_RXDATA_OUT(1),
      I1 => \^o6\(1),
      I2 => \^o1\,
      I3 => data2(1),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(9),
      O => \n_0_word_aligned_data_r[14]_i_1__0\
    );
\word_aligned_data_r[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT1_RXDATA_OUT(0),
      I1 => \^o6\(0),
      I2 => \^o1\,
      I3 => data2(0),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(8),
      O => \n_0_word_aligned_data_r[15]_i_1__0\
    );
\word_aligned_data_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(6),
      I1 => data2(6),
      I2 => \^o1\,
      I3 => data1(6),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(6),
      O => \n_0_word_aligned_data_r[1]_i_1__0\
    );
\word_aligned_data_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(5),
      I1 => data2(5),
      I2 => \^o1\,
      I3 => data1(5),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(5),
      O => \n_0_word_aligned_data_r[2]_i_1__0\
    );
\word_aligned_data_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(4),
      I1 => data2(4),
      I2 => \^o1\,
      I3 => data1(4),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(4),
      O => \n_0_word_aligned_data_r[3]_i_1__0\
    );
\word_aligned_data_r[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(3),
      I1 => data2(3),
      I2 => \^o1\,
      I3 => data1(3),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(3),
      O => \n_0_word_aligned_data_r[4]_i_1__0\
    );
\word_aligned_data_r[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(2),
      I1 => data2(2),
      I2 => \^o1\,
      I3 => data1(2),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(2),
      O => \n_0_word_aligned_data_r[5]_i_1__0\
    );
\word_aligned_data_r[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(1),
      I1 => data2(1),
      I2 => \^o1\,
      I3 => data1(1),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(1),
      O => \n_0_word_aligned_data_r[6]_i_1__0\
    );
\word_aligned_data_r[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^o6\(0),
      I1 => data2(0),
      I2 => \^o1\,
      I3 => data1(0),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(0),
      O => \n_0_word_aligned_data_r[7]_i_1__0\
    );
\word_aligned_data_r[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT1_RXDATA_OUT(7),
      I1 => \^o6\(7),
      I2 => \^o1\,
      I3 => data2(7),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(15),
      O => \n_0_word_aligned_data_r[8]_i_1__0\
    );
\word_aligned_data_r[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => GT1_RXDATA_OUT(6),
      I1 => \^o6\(6),
      I2 => \^o1\,
      I3 => data2(6),
      I4 => \^o2\,
      I5 => GT1_RXDATA_OUT(14),
      O => \n_0_word_aligned_data_r[9]_i_1__0\
    );
\word_aligned_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[0]_i_1__0\,
      Q => \^o14\(7),
      R => \<const0>\
    );
\word_aligned_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[10]_i_1__0\,
      Q => \^o9\(5),
      R => \<const0>\
    );
\word_aligned_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[11]_i_1__0\,
      Q => \^o9\(4),
      R => \<const0>\
    );
\word_aligned_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[12]_i_1__0\,
      Q => \^o9\(3),
      R => \<const0>\
    );
\word_aligned_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[13]_i_1__0\,
      Q => \^o9\(2),
      R => \<const0>\
    );
\word_aligned_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[14]_i_1__0\,
      Q => \^o9\(1),
      R => \<const0>\
    );
\word_aligned_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[15]_i_1__0\,
      Q => \^o9\(0),
      R => \<const0>\
    );
\word_aligned_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21(7),
      Q => \^o4\(7),
      R => \<const0>\
    );
\word_aligned_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21(6),
      Q => \^o4\(6),
      R => \<const0>\
    );
\word_aligned_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21(5),
      Q => \^o4\(5),
      R => \<const0>\
    );
\word_aligned_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21(4),
      Q => \^o4\(4),
      R => \<const0>\
    );
\word_aligned_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[1]_i_1__0\,
      Q => \^o14\(6),
      R => \<const0>\
    );
\word_aligned_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21(3),
      Q => \^o4\(3),
      R => \<const0>\
    );
\word_aligned_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21(2),
      Q => \^o4\(2),
      R => \<const0>\
    );
\word_aligned_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21(1),
      Q => \^o4\(1),
      R => \<const0>\
    );
\word_aligned_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I21(0),
      Q => \^o4\(0),
      R => \<const0>\
    );
\word_aligned_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20(7),
      Q => \^o3\(7),
      R => \<const0>\
    );
\word_aligned_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20(6),
      Q => \^o3\(6),
      R => \<const0>\
    );
\word_aligned_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20(5),
      Q => \^o3\(5),
      R => \<const0>\
    );
\word_aligned_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20(4),
      Q => \^o3\(4),
      R => \<const0>\
    );
\word_aligned_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20(3),
      Q => \^o3\(3),
      R => \<const0>\
    );
\word_aligned_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20(2),
      Q => \^o3\(2),
      R => \<const0>\
    );
\word_aligned_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[2]_i_1__0\,
      Q => \^o14\(5),
      R => \<const0>\
    );
\word_aligned_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20(1),
      Q => \^o3\(1),
      R => \<const0>\
    );
\word_aligned_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I20(0),
      Q => \^o3\(0),
      R => \<const0>\
    );
\word_aligned_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[3]_i_1__0\,
      Q => \^o14\(4),
      R => \<const0>\
    );
\word_aligned_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[4]_i_1__0\,
      Q => \^o14\(3),
      R => \<const0>\
    );
\word_aligned_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[5]_i_1__0\,
      Q => \^o14\(2),
      R => \<const0>\
    );
\word_aligned_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[6]_i_1__0\,
      Q => \^o14\(1),
      R => \<const0>\
    );
\word_aligned_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[7]_i_1__0\,
      Q => \^o14\(0),
      R => \<const0>\
    );
\word_aligned_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[8]_i_1__0\,
      Q => \^o9\(7),
      R => \<const0>\
    );
\word_aligned_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_word_aligned_data_r[9]_i_1__0\,
      Q => \^o9\(6),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_SYM_GEN_4BYTE is
  port (
    GT0_TXCHARISK_IN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GT0_TXDATA_IN : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GEN_SPA : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    GEN_SP : in STD_LOGIC;
    GEN_CC : in STD_LOGIC;
    GEN_SCP : in STD_LOGIC;
    GEN_A : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end video_mgtvideo_mgt_SYM_GEN_4BYTE;

architecture STRUCTURE of video_mgtvideo_mgt_SYM_GEN_4BYTE is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal TX_DATA_Buffer110_out : STD_LOGIC;
  signal TX_DATA_Buffer112_out : STD_LOGIC;
  signal TX_DATA_Buffer114_out : STD_LOGIC;
  signal TX_DATA_Buffer15_out : STD_LOGIC;
  signal TX_DATA_Buffer17_out : STD_LOGIC;
  signal gen_a_r : STD_LOGIC;
  signal gen_cc_r : STD_LOGIC;
  signal gen_sp_r : STD_LOGIC;
  signal gen_spa_r : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K_Buffer[0]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K_Buffer[1]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K_Buffer[2]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K_Buffer[3]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[0]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[10]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[11]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[12]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[13]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[14]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[15]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[15]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[15]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[15]_i_6__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[16]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[17]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[17]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[18]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[18]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[19]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[20]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[21]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[22]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[22]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[22]_i_4\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[23]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[23]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[23]_i_7\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[24]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[25]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[26]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[27]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[28]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[28]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[29]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[29]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[30]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[30]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_4\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_5\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_6\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[5]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[6]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[7]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[7]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[7]_i_4\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[8]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[9]_i_1\ : STD_LOGIC;
  signal \n_0_gen_k_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_pad_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_r_r_reg[3]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r_reg[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K_Buffer[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K_Buffer[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K_Buffer[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[11]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[15]_i_6__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[16]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[17]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[18]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[19]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[21]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[22]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[22]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[23]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[23]_i_6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[23]_i_7\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[24]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[26]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[27]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[28]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[31]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[31]_i_6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[6]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[7]_i_5__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[8]_i_1\ : label is "soft_lutpair153";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\TX_CHAR_IS_K_Buffer[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000051"
    )
    port map (
      I0 => p_1_in_0,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_gen_pad_r_reg[1]\,
      I3 => gen_spa_r,
      I4 => gen_sp_r,
      O => \n_0_TX_CHAR_IS_K_Buffer[0]_i_1\
    );
\TX_CHAR_IS_K_Buffer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => gen_spa_r,
      I3 => gen_sp_r,
      O => \n_0_TX_CHAR_IS_K_Buffer[1]_i_1\
    );
\TX_CHAR_IS_K_Buffer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000051"
    )
    port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_0_in15_in,
      I3 => gen_spa_r,
      I4 => gen_sp_r,
      O => \n_0_TX_CHAR_IS_K_Buffer[2]_i_1\
    );
\TX_CHAR_IS_K_Buffer[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_1_in10_in,
      O => \n_0_TX_CHAR_IS_K_Buffer[3]_i_1\
    );
\TX_CHAR_IS_K_Buffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_TX_CHAR_IS_K_Buffer[0]_i_1\,
      Q => GT0_TXCHARISK_IN(3),
      R => \<const0>\
    );
\TX_CHAR_IS_K_Buffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_TX_CHAR_IS_K_Buffer[1]_i_1\,
      Q => GT0_TXCHARISK_IN(2),
      R => \<const0>\
    );
\TX_CHAR_IS_K_Buffer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_TX_CHAR_IS_K_Buffer[2]_i_1\,
      Q => GT0_TXCHARISK_IN(1),
      R => \<const0>\
    );
\TX_CHAR_IS_K_Buffer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_TX_CHAR_IS_K_Buffer[3]_i_1\,
      Q => GT0_TXCHARISK_IN(0),
      R => \<const0>\
    );
\TX_DATA_Buffer[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7340"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => tx_pe_data_r(31),
      I3 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[0]_i_1\
    );
\TX_DATA_Buffer[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
    port map (
      I0 => tx_pe_data_r(21),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => gen_cc_r,
      I3 => gen_spa_r,
      I4 => gen_sp_r,
      I5 => \n_0_TX_DATA_Buffer[15]_i_3\,
      O => \n_0_TX_DATA_Buffer[10]_i_1\
    );
\TX_DATA_Buffer[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
    port map (
      I0 => gen_cc_r,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => tx_pe_data_r(20),
      O => \n_0_TX_DATA_Buffer[11]_i_1\
    );
\TX_DATA_Buffer[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
    port map (
      I0 => tx_pe_data_r(19),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_TX_DATA_Buffer[15]_i_3\,
      I3 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[12]_i_1\
    );
\TX_DATA_Buffer[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8BBB8BBBB"
    )
    port map (
      I0 => tx_pe_data_r(18),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => TX_DATA_Buffer17_out,
      I3 => gen_cc_r,
      I4 => gen_sp_r,
      I5 => TX_DATA_Buffer15_out,
      O => \n_0_TX_DATA_Buffer[13]_i_1\
    );
\TX_DATA_Buffer[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF510000FF51"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[15]_i_3\,
      I1 => gen_spa_r,
      I2 => gen_sp_r,
      I3 => gen_cc_r,
      I4 => \n_0_tx_pe_data_v_r_reg[1]\,
      I5 => tx_pe_data_r(17),
      O => \n_0_TX_DATA_Buffer[14]_i_1\
    );
\TX_DATA_Buffer[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[15]_i_3\,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => gen_spa_r,
      I3 => gen_sp_r,
      I4 => gen_cc_r,
      I5 => p_1_in1_in,
      O => \n_0_TX_DATA_Buffer[15]_i_1\
    );
\TX_DATA_Buffer[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8BBB8BBBB"
    )
    port map (
      I0 => tx_pe_data_r(16),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => TX_DATA_Buffer17_out,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA_Buffer[31]_i_4\,
      I5 => TX_DATA_Buffer15_out,
      O => \n_0_TX_DATA_Buffer[15]_i_2\
    );
\TX_DATA_Buffer[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000032"
    )
    port map (
      I0 => p_0_in,
      I1 => p_1_in1_in,
      I2 => p_0_in6_in,
      I3 => \n_0_TX_DATA_Buffer[15]_i_6__0\,
      I4 => gen_spa_r,
      I5 => gen_sp_r,
      O => \n_0_TX_DATA_Buffer[15]_i_3\
    );
\TX_DATA_Buffer[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in6_in,
      I2 => gen_spa_r,
      I3 => gen_sp_r,
      I4 => \n_0_tx_pe_data_v_r_reg[1]\,
      I5 => gen_cc_r,
      O => TX_DATA_Buffer17_out
    );
\TX_DATA_Buffer[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in,
      I2 => gen_spa_r,
      I3 => gen_sp_r,
      I4 => \n_0_tx_pe_data_v_r_reg[1]\,
      I5 => gen_cc_r,
      O => TX_DATA_Buffer15_out
    );
\TX_DATA_Buffer[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[15]_i_6__0\
    );
\TX_DATA_Buffer[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAFBAAA"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => p_0_in15_in,
      I2 => p_1_in10_in,
      I3 => tx_pe_data_r(15),
      I4 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[16]_i_1\
    );
\TX_DATA_Buffer[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABAA"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[17]_i_2\,
      I1 => p_1_in10_in,
      I2 => \n_0_TX_DATA_Buffer[22]_i_3\,
      I3 => gen_sp_r,
      I4 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[17]_i_1\
    );
\TX_DATA_Buffer[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => p_0_in15_in,
      I2 => tx_pe_data_r(14),
      I3 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[17]_i_2\
    );
\TX_DATA_Buffer[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEFEFE0"
    )
    port map (
      I0 => tx_pe_data_r(13),
      I1 => p_0_in15_in,
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA_Buffer[22]_i_3\,
      I4 => \n_0_TX_DATA_Buffer[18]_i_2\,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[18]_i_1\
    );
\TX_DATA_Buffer[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_spa_r,
      I2 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[18]_i_2\
    );
\TX_DATA_Buffer[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEAFFEF"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => tx_pe_data_r(12),
      I2 => p_1_in10_in,
      I3 => p_0_in15_in,
      I4 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[19]_i_1\
    );
\TX_DATA_Buffer[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2F202F2020"
    )
    port map (
      I0 => tx_pe_data_r(30),
      I1 => \n_0_gen_pad_r_reg[1]\,
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA_Buffer[7]_i_3\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => p_1_in(1)
    );
\TX_DATA_Buffer[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFF0EE"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[22]_i_3\,
      I1 => gen_cc_r,
      I2 => p_0_in15_in,
      I3 => p_1_in10_in,
      I4 => p_1_in13_in,
      I5 => tx_pe_data_r(11),
      O => \n_0_TX_DATA_Buffer[20]_i_1\
    );
\TX_DATA_Buffer[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDCDDDCDDDCDDDD"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => \n_0_TX_DATA_Buffer[21]_i_2\,
      I2 => TX_DATA_Buffer112_out,
      I3 => gen_cc_r,
      I4 => gen_sp_r,
      I5 => TX_DATA_Buffer110_out,
      O => \n_0_TX_DATA_Buffer[21]_i_1__0\
    );
\TX_DATA_Buffer[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => p_0_in15_in,
      I2 => tx_pe_data_r(10),
      I3 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[21]_i_2\
    );
\TX_DATA_Buffer[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDCDCCCDCD"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => \n_0_TX_DATA_Buffer[22]_i_2\,
      I2 => \n_0_TX_DATA_Buffer[22]_i_3\,
      I3 => gen_sp_r,
      I4 => gen_spa_r,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[22]_i_1__0\
    );
\TX_DATA_Buffer[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => p_0_in15_in,
      I2 => tx_pe_data_r(9),
      I3 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[22]_i_2\
    );
\TX_DATA_Buffer[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030002"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => \n_0_TX_DATA_Buffer[31]_i_4\,
      I2 => \n_0_TX_DATA_Buffer[22]_i_4\,
      I3 => p_1_in5_in,
      I4 => p_0_in8_in,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[22]_i_3\
    );
\TX_DATA_Buffer[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => gen_cc_r,
      I1 => p_1_in10_in,
      O => \n_0_TX_DATA_Buffer[22]_i_4\
    );
\TX_DATA_Buffer[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => p_1_in5_in,
      I2 => p_1_in13_in,
      I3 => \n_0_TX_DATA_Buffer[23]_i_3\,
      I4 => TX_DATA_Buffer112_out,
      I5 => TX_DATA_Buffer110_out,
      O => \n_0_TX_DATA_Buffer[23]_i_1__0\
    );
\TX_DATA_Buffer[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545455"
    )
    port map (
      I0 => TX_DATA_Buffer114_out,
      I1 => TX_DATA_Buffer112_out,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA_Buffer[31]_i_4\,
      I4 => TX_DATA_Buffer110_out,
      I5 => \n_0_TX_DATA_Buffer[23]_i_7\,
      O => \n_0_TX_DATA_Buffer[23]_i_2\
    );
\TX_DATA_Buffer[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gen_spa_r,
      I1 => gen_sp_r,
      I2 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[23]_i_3\
    );
\TX_DATA_Buffer[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => p_0_in11_in,
      I2 => p_1_in5_in,
      I3 => gen_cc_r,
      I4 => p_1_in10_in,
      I5 => \n_0_TX_DATA_Buffer[31]_i_4\,
      O => TX_DATA_Buffer112_out
    );
\TX_DATA_Buffer[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => p_0_in8_in,
      I2 => p_1_in5_in,
      I3 => gen_cc_r,
      I4 => p_1_in10_in,
      I5 => \n_0_TX_DATA_Buffer[31]_i_4\,
      O => TX_DATA_Buffer110_out
    );
\TX_DATA_Buffer[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => p_0_in15_in,
      O => TX_DATA_Buffer114_out
    );
\TX_DATA_Buffer[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCEC"
    )
    port map (
      I0 => tx_pe_data_r(8),
      I1 => p_1_in13_in,
      I2 => p_1_in10_in,
      I3 => p_0_in15_in,
      O => \n_0_TX_DATA_Buffer[23]_i_7\
    );
\TX_DATA_Buffer[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => tx_pe_data_r(7),
      I1 => p_1_in10_in,
      I2 => gen_cc_r,
      I3 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[24]_i_1\
    );
\TX_DATA_Buffer[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => gen_cc_r,
      I1 => p_1_in10_in,
      I2 => tx_pe_data_r(6),
      I3 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[25]_i_1\
    );
\TX_DATA_Buffer[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEA"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => tx_pe_data_r(5),
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA_Buffer[28]_i_2\,
      O => \n_0_TX_DATA_Buffer[26]_i_1\
    );
\TX_DATA_Buffer[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAB"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => gen_cc_r,
      I2 => p_1_in10_in,
      I3 => tx_pe_data_r(4),
      O => \n_0_TX_DATA_Buffer[27]_i_1\
    );
\TX_DATA_Buffer[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEA"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => tx_pe_data_r(3),
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA_Buffer[28]_i_2\,
      O => \n_0_TX_DATA_Buffer[28]_i_1\
    );
\TX_DATA_Buffer[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAA8"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[31]_i_6\,
      I1 => p_0_in20_in,
      I2 => gen_a_r,
      I3 => p_0_in17_in,
      I4 => gen_cc_r,
      I5 => \n_0_TX_DATA_Buffer[31]_i_4\,
      O => \n_0_TX_DATA_Buffer[28]_i_2\
    );
\TX_DATA_Buffer[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[29]_i_2\,
      I1 => tx_pe_data_r(2),
      I2 => p_1_in10_in,
      I3 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[29]_i_1\
    );
\TX_DATA_Buffer[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFFFFF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => gen_a_r,
      I2 => \n_0_TX_DATA_Buffer[31]_i_6\,
      I3 => p_0_in20_in,
      I4 => p_0_in17_in,
      I5 => p_1_in10_in,
      O => \n_0_TX_DATA_Buffer[29]_i_2\
    );
\TX_DATA_Buffer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFE0E"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[18]_i_2\,
      I1 => \n_0_TX_DATA_Buffer[7]_i_3\,
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_gen_pad_r_reg[1]\,
      I4 => tx_pe_data_r(29),
      O => p_1_in(2)
    );
\TX_DATA_Buffer[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEA"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => tx_pe_data_r(1),
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA_Buffer[30]_i_2\,
      O => \n_0_TX_DATA_Buffer[30]_i_1\
    );
\TX_DATA_Buffer[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECECECECEFEFEFFF"
    )
    port map (
      I0 => gen_a_r,
      I1 => gen_cc_r,
      I2 => \n_0_TX_DATA_Buffer[31]_i_6\,
      I3 => p_0_in17_in,
      I4 => p_0_in20_in,
      I5 => \n_0_TX_DATA_Buffer[31]_i_4\,
      O => \n_0_TX_DATA_Buffer[30]_i_2\
    );
\TX_DATA_Buffer[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[31]_i_3\,
      I1 => \n_0_TX_DATA_Buffer[31]_i_4\,
      I2 => gen_cc_r,
      I3 => p_0_in20_in,
      I4 => p_1_in10_in,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[31]_i_1\
    );
\TX_DATA_Buffer[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[31]_i_5\,
      I1 => tx_pe_data_r(0),
      I2 => p_1_in10_in,
      I3 => p_1_in13_in,
      O => \n_0_TX_DATA_Buffer[31]_i_2\
    );
\TX_DATA_Buffer[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
    port map (
      I0 => gen_a_r,
      I1 => p_0_in17_in,
      I2 => gen_cc_r,
      I3 => p_1_in10_in,
      I4 => p_1_in13_in,
      I5 => \n_0_TX_DATA_Buffer[31]_i_4\,
      O => \n_0_TX_DATA_Buffer[31]_i_3\
    );
\TX_DATA_Buffer[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_spa_r,
      O => \n_0_TX_DATA_Buffer[31]_i_4\
    );
\TX_DATA_Buffer[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2F3F"
    )
    port map (
      I0 => p_0_in20_in,
      I1 => gen_a_r,
      I2 => \n_0_TX_DATA_Buffer[31]_i_6\,
      I3 => p_0_in17_in,
      I4 => gen_cc_r,
      I5 => p_1_in10_in,
      O => \n_0_TX_DATA_Buffer[31]_i_5\
    );
\TX_DATA_Buffer[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => gen_cc_r,
      I1 => p_1_in10_in,
      I2 => p_1_in13_in,
      I3 => gen_spa_r,
      I4 => gen_sp_r,
      O => \n_0_TX_DATA_Buffer[31]_i_6\
    );
\TX_DATA_Buffer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8FB"
    )
    port map (
      I0 => tx_pe_data_r(28),
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_gen_pad_r_reg[1]\,
      I3 => gen_cc_r,
      O => p_1_in(3)
    );
\TX_DATA_Buffer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFE0E"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[7]_i_3\,
      I1 => gen_cc_r,
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_gen_pad_r_reg[1]\,
      I4 => tx_pe_data_r(27),
      O => p_1_in(4)
    );
\TX_DATA_Buffer[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => tx_pe_data_r(26),
      I1 => \n_0_gen_pad_r_reg[1]\,
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA_Buffer[5]_i_2\,
      O => p_1_in(5)
    );
\TX_DATA_Buffer[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFCFCFEECFEF"
    )
    port map (
      I0 => \n_0_gen_k_r_reg[3]\,
      I1 => gen_cc_r,
      I2 => gen_sp_r,
      I3 => p_1_in_0,
      I4 => \n_0_gen_r_r_reg[3]\,
      I5 => p_3_in,
      O => \n_0_TX_DATA_Buffer[5]_i_2\
    );
\TX_DATA_Buffer[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2F202F2020"
    )
    port map (
      I0 => tx_pe_data_r(25),
      I1 => \n_0_gen_pad_r_reg[1]\,
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA_Buffer[7]_i_3\,
      I4 => \n_0_TX_DATA_Buffer[6]_i_2\,
      I5 => gen_cc_r,
      O => p_1_in(6)
    );
\TX_DATA_Buffer[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_spa_r,
      O => \n_0_TX_DATA_Buffer[6]_i_2\
    );
\TX_DATA_Buffer[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => p_1_in_0,
      I2 => \n_0_TX_DATA_Buffer[7]_i_3\,
      I3 => \n_0_TX_DATA_Buffer[31]_i_4\,
      I4 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[7]_i_1\
    );
\TX_DATA_Buffer[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE2"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[7]_i_4\,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_gen_pad_r_reg[1]\,
      I3 => tx_pe_data_r(24),
      O => p_1_in(7)
    );
\TX_DATA_Buffer[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000032"
    )
    port map (
      I0 => \n_0_gen_k_r_reg[3]\,
      I1 => p_1_in_0,
      I2 => \n_0_gen_r_r_reg[3]\,
      I3 => \n_0_TX_DATA_Buffer[15]_i_6__0\,
      I4 => gen_spa_r,
      I5 => gen_sp_r,
      O => \n_0_TX_DATA_Buffer[7]_i_3\
    );
\TX_DATA_Buffer[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFCFCFEECFEF"
    )
    port map (
      I0 => \n_0_gen_k_r_reg[3]\,
      I1 => gen_cc_r,
      I2 => \n_0_TX_DATA_Buffer[31]_i_4\,
      I3 => p_1_in_0,
      I4 => \n_0_gen_r_r_reg[3]\,
      I5 => p_3_in,
      O => \n_0_TX_DATA_Buffer[7]_i_4\
    );
\TX_DATA_Buffer[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => gen_cc_r,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => gen_sp_r,
      I3 => gen_spa_r,
      O => p_3_in
    );
\TX_DATA_Buffer[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
    port map (
      I0 => gen_cc_r,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => tx_pe_data_r(23),
      O => \n_0_TX_DATA_Buffer[8]_i_1\
    );
\TX_DATA_Buffer[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(22),
      I2 => \n_0_TX_DATA_Buffer[15]_i_3\,
      I3 => \n_0_tx_pe_data_v_r_reg[1]\,
      I4 => gen_sp_r,
      O => \n_0_TX_DATA_Buffer[9]_i_1\
    );
\TX_DATA_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1\,
      D => \n_0_TX_DATA_Buffer[0]_i_1\,
      Q => GT0_TXDATA_IN(24),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1\,
      D => \n_0_TX_DATA_Buffer[10]_i_1\,
      Q => GT0_TXDATA_IN(18),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1\,
      D => \n_0_TX_DATA_Buffer[11]_i_1\,
      Q => GT0_TXDATA_IN(19),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1\,
      D => \n_0_TX_DATA_Buffer[12]_i_1\,
      Q => GT0_TXDATA_IN(20),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1\,
      D => \n_0_TX_DATA_Buffer[13]_i_1\,
      Q => GT0_TXDATA_IN(21),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1\,
      D => \n_0_TX_DATA_Buffer[14]_i_1\,
      Q => GT0_TXDATA_IN(22),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1\,
      D => \n_0_TX_DATA_Buffer[15]_i_2\,
      Q => GT0_TXDATA_IN(23),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[16]_i_1\,
      Q => GT0_TXDATA_IN(8),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[17]_i_1\,
      Q => GT0_TXDATA_IN(9),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[18]_i_1\,
      Q => GT0_TXDATA_IN(10),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[19]_i_1\,
      Q => GT0_TXDATA_IN(11),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1\,
      D => p_1_in(1),
      Q => GT0_TXDATA_IN(25),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[20]_i_1\,
      Q => GT0_TXDATA_IN(12),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[21]_i_1__0\,
      Q => GT0_TXDATA_IN(13),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[22]_i_1__0\,
      Q => GT0_TXDATA_IN(14),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[23]_i_2\,
      Q => GT0_TXDATA_IN(15),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1\,
      D => \n_0_TX_DATA_Buffer[24]_i_1\,
      Q => GT0_TXDATA_IN(0),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1\,
      D => \n_0_TX_DATA_Buffer[25]_i_1\,
      Q => GT0_TXDATA_IN(1),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1\,
      D => \n_0_TX_DATA_Buffer[26]_i_1\,
      Q => GT0_TXDATA_IN(2),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1\,
      D => \n_0_TX_DATA_Buffer[27]_i_1\,
      Q => GT0_TXDATA_IN(3),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1\,
      D => \n_0_TX_DATA_Buffer[28]_i_1\,
      Q => GT0_TXDATA_IN(4),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1\,
      D => \n_0_TX_DATA_Buffer[29]_i_1\,
      Q => GT0_TXDATA_IN(5),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1\,
      D => p_1_in(2),
      Q => GT0_TXDATA_IN(26),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1\,
      D => \n_0_TX_DATA_Buffer[30]_i_1\,
      Q => GT0_TXDATA_IN(6),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1\,
      D => \n_0_TX_DATA_Buffer[31]_i_2\,
      Q => GT0_TXDATA_IN(7),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1\,
      D => p_1_in(3),
      Q => GT0_TXDATA_IN(27),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1\,
      D => p_1_in(4),
      Q => GT0_TXDATA_IN(28),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1\,
      D => p_1_in(5),
      Q => GT0_TXDATA_IN(29),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1\,
      D => p_1_in(6),
      Q => GT0_TXDATA_IN(30),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1\,
      D => p_1_in(7),
      Q => GT0_TXDATA_IN(31),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1\,
      D => \n_0_TX_DATA_Buffer[8]_i_1\,
      Q => GT0_TXDATA_IN(16),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1\,
      D => \n_0_TX_DATA_Buffer[9]_i_1\,
      Q => GT0_TXDATA_IN(17),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen_a_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GEN_A,
      Q => gen_a_r,
      R => \<const0>\
    );
gen_cc_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GEN_CC,
      Q => gen_cc_r,
      R => \<const0>\
    );
\gen_k_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I15(3),
      Q => p_0_in20_in,
      R => \<const0>\
    );
\gen_k_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I15(2),
      Q => p_0_in11_in,
      R => \<const0>\
    );
\gen_k_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I15(1),
      Q => p_0_in6_in,
      R => \<const0>\
    );
\gen_k_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I15(0),
      Q => \n_0_gen_k_r_reg[3]\,
      R => \<const0>\
    );
\gen_pad_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I10(1),
      Q => p_0_in15_in,
      R => \<const0>\
    );
\gen_pad_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I10(0),
      Q => \n_0_gen_pad_r_reg[1]\,
      R => \<const0>\
    );
\gen_r_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(3),
      Q => p_0_in17_in,
      R => \<const0>\
    );
\gen_r_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(2),
      Q => p_0_in8_in,
      R => \<const0>\
    );
\gen_r_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(1),
      Q => p_0_in,
      R => \<const0>\
    );
\gen_r_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(0),
      Q => \n_0_gen_r_r_reg[3]\,
      R => \<const0>\
    );
\gen_scp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GEN_SCP,
      Q => p_1_in13_in,
      R => \<const0>\
    );
gen_sp_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GEN_SP,
      Q => gen_sp_r,
      R => \<const0>\
    );
gen_spa_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GEN_SPA,
      Q => gen_spa_r,
      R => \<const0>\
    );
\gen_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I12(2),
      Q => p_1_in5_in,
      R => \<const0>\
    );
\gen_v_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I12(1),
      Q => p_1_in1_in,
      R => \<const0>\
    );
\gen_v_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I12(0),
      Q => p_1_in_0,
      R => \<const0>\
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(31),
      Q => tx_pe_data_r(0),
      R => \<const0>\
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(21),
      Q => tx_pe_data_r(10),
      R => \<const0>\
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(20),
      Q => tx_pe_data_r(11),
      R => \<const0>\
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(19),
      Q => tx_pe_data_r(12),
      R => \<const0>\
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(18),
      Q => tx_pe_data_r(13),
      R => \<const0>\
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(17),
      Q => tx_pe_data_r(14),
      R => \<const0>\
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(16),
      Q => tx_pe_data_r(15),
      R => \<const0>\
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(15),
      Q => tx_pe_data_r(16),
      R => \<const0>\
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(14),
      Q => tx_pe_data_r(17),
      R => \<const0>\
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(13),
      Q => tx_pe_data_r(18),
      R => \<const0>\
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(12),
      Q => tx_pe_data_r(19),
      R => \<const0>\
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(30),
      Q => tx_pe_data_r(1),
      R => \<const0>\
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(11),
      Q => tx_pe_data_r(20),
      R => \<const0>\
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(10),
      Q => tx_pe_data_r(21),
      R => \<const0>\
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(9),
      Q => tx_pe_data_r(22),
      R => \<const0>\
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(8),
      Q => tx_pe_data_r(23),
      R => \<const0>\
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(7),
      Q => tx_pe_data_r(24),
      R => \<const0>\
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(6),
      Q => tx_pe_data_r(25),
      R => \<const0>\
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(5),
      Q => tx_pe_data_r(26),
      R => \<const0>\
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(4),
      Q => tx_pe_data_r(27),
      R => \<const0>\
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(3),
      Q => tx_pe_data_r(28),
      R => \<const0>\
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(2),
      Q => tx_pe_data_r(29),
      R => \<const0>\
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(29),
      Q => tx_pe_data_r(2),
      R => \<const0>\
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(1),
      Q => tx_pe_data_r(30),
      R => \<const0>\
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(0),
      Q => tx_pe_data_r(31),
      R => \<const0>\
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(28),
      Q => tx_pe_data_r(3),
      R => \<const0>\
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(27),
      Q => tx_pe_data_r(4),
      R => \<const0>\
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(26),
      Q => tx_pe_data_r(5),
      R => \<const0>\
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(25),
      Q => tx_pe_data_r(6),
      R => \<const0>\
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(24),
      Q => tx_pe_data_r(7),
      R => \<const0>\
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(23),
      Q => tx_pe_data_r(8),
      R => \<const0>\
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I23(22),
      Q => tx_pe_data_r(9),
      R => \<const0>\
    );
\tx_pe_data_v_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I11(1),
      Q => p_1_in10_in,
      R => \<const0>\
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I11(0),
      Q => \n_0_tx_pe_data_v_r_reg[1]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_SYM_GEN_4BYTE_4 is
  port (
    GT1_TXCHARISK_IN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GT1_TXDATA_IN : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GEN_SPA : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    GEN_SP : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_mgtvideo_mgt_SYM_GEN_4BYTE_4 : entity is "video_mgt_SYM_GEN_4BYTE";
end video_mgtvideo_mgt_SYM_GEN_4BYTE_4;

architecture STRUCTURE of video_mgtvideo_mgt_SYM_GEN_4BYTE_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal TX_DATA_Buffer1 : STD_LOGIC;
  signal TX_DATA_Buffer10_out : STD_LOGIC;
  signal TX_DATA_Buffer119_out : STD_LOGIC;
  signal TX_DATA_Buffer121_out : STD_LOGIC;
  signal TX_DATA_Buffer122_out : STD_LOGIC;
  signal TX_DATA_Buffer12_out : STD_LOGIC;
  signal TX_DATA_Buffer15_out : STD_LOGIC;
  signal TX_DATA_Buffer17_out : STD_LOGIC;
  signal gen_a_r : STD_LOGIC;
  signal gen_cc_r : STD_LOGIC;
  signal gen_sp_r : STD_LOGIC;
  signal gen_spa_r : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K_Buffer[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K_Buffer[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K_Buffer[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K_Buffer[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[13]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[14]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[15]_i_6\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[18]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[1]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[21]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[21]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[22]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[22]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[23]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[23]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[23]_i_3__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[23]_i_4\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[24]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[25]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[27]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[28]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[28]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[29]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[30]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[30]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_3__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[31]_i_4__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[6]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[7]_i_6\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[9]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA_Buffer[9]_i_3\ : STD_LOGIC;
  signal \n_0_gen_ecp_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_k_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_pad_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_r_r_reg[3]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r_reg[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K_Buffer[0]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K_Buffer[2]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[0]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[11]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[14]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[15]_i_5__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[16]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[18]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[19]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[1]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[21]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[22]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[24]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[25]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[26]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[27]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[28]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[29]_i_2__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[29]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[29]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[31]_i_2__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[31]_i_3__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[3]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[5]_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[6]_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[7]_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[7]_i_6\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \TX_DATA_Buffer[9]_i_3\ : label is "soft_lutpair75";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\TX_CHAR_IS_K_Buffer[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000051"
    )
    port map (
      I0 => p_1_in_0,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_gen_pad_r_reg[1]\,
      I3 => gen_spa_r,
      I4 => gen_sp_r,
      O => \n_0_TX_CHAR_IS_K_Buffer[0]_i_1__0\
    );
\TX_CHAR_IS_K_Buffer[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => gen_spa_r,
      I3 => gen_sp_r,
      O => \n_0_TX_CHAR_IS_K_Buffer[1]_i_1__0\
    );
\TX_CHAR_IS_K_Buffer[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000051"
    )
    port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_0_in15_in,
      I3 => gen_spa_r,
      I4 => gen_sp_r,
      O => \n_0_TX_CHAR_IS_K_Buffer[2]_i_1__0\
    );
\TX_CHAR_IS_K_Buffer[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_1_in10_in,
      O => \n_0_TX_CHAR_IS_K_Buffer[3]_i_1__0\
    );
\TX_CHAR_IS_K_Buffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_TX_CHAR_IS_K_Buffer[0]_i_1__0\,
      Q => GT1_TXCHARISK_IN(3),
      R => \<const0>\
    );
\TX_CHAR_IS_K_Buffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_TX_CHAR_IS_K_Buffer[1]_i_1__0\,
      Q => GT1_TXCHARISK_IN(2),
      R => \<const0>\
    );
\TX_CHAR_IS_K_Buffer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_TX_CHAR_IS_K_Buffer[2]_i_1__0\,
      Q => GT1_TXCHARISK_IN(1),
      R => \<const0>\
    );
\TX_CHAR_IS_K_Buffer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_TX_CHAR_IS_K_Buffer[3]_i_1__0\,
      Q => GT1_TXCHARISK_IN(0),
      R => \<const0>\
    );
\TX_DATA_Buffer[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00730040"
    )
    port map (
      I0 => \n_0_gen_pad_r_reg[1]\,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => tx_pe_data_r(31),
      I3 => \n_0_gen_ecp_r_reg[1]\,
      I4 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[0]_i_1__0\
    );
\TX_DATA_Buffer[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEA"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => tx_pe_data_r(21),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA_Buffer[18]_i_2__0\,
      I4 => TX_DATA_Buffer17_out,
      I5 => TX_DATA_Buffer15_out,
      O => \n_0_TX_DATA_Buffer[10]_i_1__0\
    );
\TX_DATA_Buffer[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAB"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => gen_cc_r,
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => tx_pe_data_r(20),
      O => \n_0_TX_DATA_Buffer[11]_i_1__0\
    );
\TX_DATA_Buffer[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEA"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => tx_pe_data_r(19),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => TX_DATA_Buffer17_out,
      I4 => TX_DATA_Buffer15_out,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[12]_i_1__0\
    );
\TX_DATA_Buffer[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEFEAEFEAEFEF"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => tx_pe_data_r(18),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_TX_DATA_Buffer[13]_i_2\,
      I4 => gen_sp_r,
      I5 => TX_DATA_Buffer15_out,
      O => \n_0_TX_DATA_Buffer[13]_i_1__0\
    );
\TX_DATA_Buffer[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F1F0F0"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I1 => \n_0_gen_ecp_r_reg[1]\,
      I2 => gen_cc_r,
      I3 => p_1_in1_in,
      I4 => p_0_in6_in,
      I5 => \n_0_tx_pe_data_v_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[13]_i_2\
    );
\TX_DATA_Buffer[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001011"
    )
    port map (
      I0 => TX_DATA_Buffer17_out,
      I1 => TX_DATA_Buffer15_out,
      I2 => gen_sp_r,
      I3 => gen_spa_r,
      I4 => \n_0_tx_pe_data_v_r_reg[1]\,
      I5 => \n_0_TX_DATA_Buffer[14]_i_2\,
      O => \n_0_TX_DATA_Buffer[14]_i_1__0\
    );
\TX_DATA_Buffer[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
    port map (
      I0 => tx_pe_data_r(17),
      I1 => \n_0_gen_ecp_r_reg[1]\,
      I2 => gen_cc_r,
      I3 => \n_0_tx_pe_data_v_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[14]_i_2\
    );
\TX_DATA_Buffer[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => p_1_in1_in,
      I2 => TX_DATA_Buffer17_out,
      I3 => TX_DATA_Buffer15_out,
      I4 => \n_0_tx_pe_data_v_r_reg[1]\,
      I5 => \n_0_TX_DATA_Buffer[15]_i_5__0\,
      O => \n_0_TX_DATA_Buffer[15]_i_1__0\
    );
\TX_DATA_Buffer[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEA"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => tx_pe_data_r(16),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => TX_DATA_Buffer17_out,
      I4 => gen_cc_r,
      I5 => \n_0_TX_DATA_Buffer[15]_i_6\,
      O => \n_0_TX_DATA_Buffer[15]_i_2__0\
    );
\TX_DATA_Buffer[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => p_0_in6_in,
      I2 => p_1_in1_in,
      I3 => gen_cc_r,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      I5 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      O => TX_DATA_Buffer17_out
    );
\TX_DATA_Buffer[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => p_0_in,
      I2 => p_1_in1_in,
      I3 => gen_cc_r,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      I5 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      O => TX_DATA_Buffer15_out
    );
\TX_DATA_Buffer[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gen_spa_r,
      I1 => gen_sp_r,
      I2 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[15]_i_5__0\
    );
\TX_DATA_Buffer[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFEFF"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => gen_cc_r,
      I2 => p_1_in1_in,
      I3 => p_0_in,
      I4 => \n_0_tx_pe_data_v_r_reg[1]\,
      I5 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      O => \n_0_TX_DATA_Buffer[15]_i_6\
    );
\TX_DATA_Buffer[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7340"
    )
    port map (
      I0 => p_0_in15_in,
      I1 => p_1_in10_in,
      I2 => tx_pe_data_r(15),
      I3 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[16]_i_1__0\
    );
\TX_DATA_Buffer[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2F202F2020"
    )
    port map (
      I0 => tx_pe_data_r(14),
      I1 => p_0_in15_in,
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA_Buffer[23]_i_3__0\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[17]_i_1__0\
    );
\TX_DATA_Buffer[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFE0E"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[18]_i_2__0\,
      I1 => \n_0_TX_DATA_Buffer[23]_i_3__0\,
      I2 => p_1_in10_in,
      I3 => p_0_in15_in,
      I4 => tx_pe_data_r(13),
      O => \n_0_TX_DATA_Buffer[18]_i_1__0\
    );
\TX_DATA_Buffer[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_spa_r,
      I2 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[18]_i_2__0\
    );
\TX_DATA_Buffer[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8FB"
    )
    port map (
      I0 => tx_pe_data_r(12),
      I1 => p_1_in10_in,
      I2 => p_0_in15_in,
      I3 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[19]_i_1__0\
    );
\TX_DATA_Buffer[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABAA"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[1]_i_2\,
      I1 => \n_0_tx_pe_data_v_r_reg[1]\,
      I2 => \n_0_TX_DATA_Buffer[6]_i_3\,
      I3 => gen_sp_r,
      I4 => gen_cc_r,
      O => p_1_in(1)
    );
\TX_DATA_Buffer[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => \n_0_gen_pad_r_reg[1]\,
      I2 => tx_pe_data_r(30),
      I3 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[1]_i_2\
    );
\TX_DATA_Buffer[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFE0E"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[23]_i_3__0\,
      I1 => gen_cc_r,
      I2 => p_1_in10_in,
      I3 => p_0_in15_in,
      I4 => tx_pe_data_r(11),
      O => \n_0_TX_DATA_Buffer[20]_i_1__0\
    );
\TX_DATA_Buffer[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => tx_pe_data_r(10),
      I1 => p_0_in15_in,
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA_Buffer[21]_i_2__0\,
      O => \n_0_TX_DATA_Buffer[21]_i_1\
    );
\TX_DATA_Buffer[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFCFCFEECFEF"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => gen_cc_r,
      I2 => gen_sp_r,
      I3 => p_1_in5_in,
      I4 => p_0_in8_in,
      I5 => p_15_in,
      O => \n_0_TX_DATA_Buffer[21]_i_2__0\
    );
\TX_DATA_Buffer[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => gen_spa_r,
      I1 => gen_sp_r,
      I2 => p_1_in10_in,
      I3 => gen_cc_r,
      O => p_15_in
    );
\TX_DATA_Buffer[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2F202F2020"
    )
    port map (
      I0 => tx_pe_data_r(9),
      I1 => p_0_in15_in,
      I2 => p_1_in10_in,
      I3 => \n_0_TX_DATA_Buffer[23]_i_3__0\,
      I4 => \n_0_TX_DATA_Buffer[22]_i_2__0\,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[22]_i_1\
    );
\TX_DATA_Buffer[22]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_spa_r,
      O => \n_0_TX_DATA_Buffer[22]_i_2__0\
    );
\TX_DATA_Buffer[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => p_1_in5_in,
      I2 => \n_0_TX_DATA_Buffer[23]_i_3__0\,
      I3 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I4 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[23]_i_1\
    );
\TX_DATA_Buffer[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE2"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[23]_i_4\,
      I1 => p_1_in10_in,
      I2 => p_0_in15_in,
      I3 => tx_pe_data_r(8),
      O => \n_0_TX_DATA_Buffer[23]_i_2__0\
    );
\TX_DATA_Buffer[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000032"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => p_1_in5_in,
      I2 => p_0_in8_in,
      I3 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I4 => gen_cc_r,
      I5 => p_1_in10_in,
      O => \n_0_TX_DATA_Buffer[23]_i_3__0\
    );
\TX_DATA_Buffer[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3333FFFF3233"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I2 => p_1_in5_in,
      I3 => p_0_in8_in,
      I4 => gen_cc_r,
      I5 => p_1_in10_in,
      O => \n_0_TX_DATA_Buffer[23]_i_4\
    );
\TX_DATA_Buffer[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
    port map (
      I0 => gen_cc_r,
      I1 => p_1_in10_in,
      I2 => tx_pe_data_r(7),
      O => \n_0_TX_DATA_Buffer[24]_i_1__0\
    );
\TX_DATA_Buffer[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => tx_pe_data_r(6),
      I1 => p_1_in10_in,
      I2 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[25]_i_1__0\
    );
\TX_DATA_Buffer[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => tx_pe_data_r(5),
      I1 => p_1_in10_in,
      I2 => \n_0_TX_DATA_Buffer[28]_i_2__0\,
      O => \n_0_TX_DATA_Buffer[26]_i_1__0\
    );
\TX_DATA_Buffer[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
    port map (
      I0 => gen_cc_r,
      I1 => p_1_in10_in,
      I2 => tx_pe_data_r(4),
      O => \n_0_TX_DATA_Buffer[27]_i_1__0\
    );
\TX_DATA_Buffer[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => tx_pe_data_r(3),
      I1 => p_1_in10_in,
      I2 => \n_0_TX_DATA_Buffer[28]_i_2__0\,
      O => \n_0_TX_DATA_Buffer[28]_i_1__0\
    );
\TX_DATA_Buffer[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => p_0_in20_in,
      I2 => gen_a_r,
      I3 => p_0_in17_in,
      I4 => gen_cc_r,
      I5 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      O => \n_0_TX_DATA_Buffer[28]_i_2__0\
    );
\TX_DATA_Buffer[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBB8B"
    )
    port map (
      I0 => tx_pe_data_r(2),
      I1 => p_1_in10_in,
      I2 => TX_DATA_Buffer119_out,
      I3 => TX_DATA_Buffer121_out,
      I4 => TX_DATA_Buffer122_out,
      I5 => gen_cc_r,
      O => \n_0_TX_DATA_Buffer[29]_i_1__0\
    );
\TX_DATA_Buffer[29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => gen_spa_r,
      I1 => gen_sp_r,
      I2 => p_1_in10_in,
      I3 => gen_cc_r,
      I4 => p_0_in17_in,
      O => TX_DATA_Buffer119_out
    );
\TX_DATA_Buffer[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => gen_spa_r,
      I1 => gen_sp_r,
      I2 => p_1_in10_in,
      I3 => gen_cc_r,
      I4 => p_0_in20_in,
      O => TX_DATA_Buffer121_out
    );
\TX_DATA_Buffer[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => gen_spa_r,
      I1 => gen_sp_r,
      I2 => p_1_in10_in,
      I3 => gen_cc_r,
      I4 => gen_a_r,
      O => TX_DATA_Buffer122_out
    );
\TX_DATA_Buffer[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFEFFF0FEFE"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[18]_i_2__0\,
      I1 => \n_0_TX_DATA_Buffer[6]_i_3\,
      I2 => \n_0_gen_ecp_r_reg[1]\,
      I3 => \n_0_gen_pad_r_reg[1]\,
      I4 => \n_0_tx_pe_data_v_r_reg[1]\,
      I5 => tx_pe_data_r(29),
      O => p_1_in(2)
    );
\TX_DATA_Buffer[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBB8BBB88"
    )
    port map (
      I0 => tx_pe_data_r(1),
      I1 => p_1_in10_in,
      I2 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I3 => gen_cc_r,
      I4 => gen_a_r,
      I5 => \n_0_TX_DATA_Buffer[30]_i_2__0\,
      O => \n_0_TX_DATA_Buffer[30]_i_1__0\
    );
\TX_DATA_Buffer[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF1"
    )
    port map (
      I0 => p_0_in20_in,
      I1 => p_0_in17_in,
      I2 => gen_cc_r,
      I3 => p_1_in10_in,
      I4 => gen_sp_r,
      I5 => gen_spa_r,
      O => \n_0_TX_DATA_Buffer[30]_i_2__0\
    );
\TX_DATA_Buffer[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_0_in17_in,
      I1 => gen_a_r,
      I2 => p_0_in20_in,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I5 => p_1_in10_in,
      O => \n_0_TX_DATA_Buffer[31]_i_1__0\
    );
\TX_DATA_Buffer[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => p_1_in10_in,
      I1 => tx_pe_data_r(0),
      I2 => \n_0_TX_DATA_Buffer[31]_i_4__0\,
      O => \n_0_TX_DATA_Buffer[31]_i_2__0\
    );
\TX_DATA_Buffer[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_spa_r,
      O => \n_0_TX_DATA_Buffer[31]_i_3__0\
    );
\TX_DATA_Buffer[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF2FFF3"
    )
    port map (
      I0 => p_0_in20_in,
      I1 => gen_a_r,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I4 => p_0_in17_in,
      I5 => p_1_in10_in,
      O => \n_0_TX_DATA_Buffer[31]_i_4__0\
    );
\TX_DATA_Buffer[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEAFFEF"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => tx_pe_data_r(28),
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_gen_pad_r_reg[1]\,
      I4 => gen_cc_r,
      O => p_1_in(3)
    );
\TX_DATA_Buffer[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFF0EE"
    )
    port map (
      I0 => \n_0_TX_DATA_Buffer[6]_i_3\,
      I1 => gen_cc_r,
      I2 => \n_0_gen_pad_r_reg[1]\,
      I3 => \n_0_tx_pe_data_v_r_reg[1]\,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      I5 => tx_pe_data_r(27),
      O => p_1_in(4)
    );
\TX_DATA_Buffer[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDCDDDCDDDCDDDD"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => \n_0_TX_DATA_Buffer[5]_i_2__0\,
      I2 => TX_DATA_Buffer10_out,
      I3 => gen_cc_r,
      I4 => gen_sp_r,
      I5 => TX_DATA_Buffer1,
      O => p_1_in(5)
    );
\TX_DATA_Buffer[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => \n_0_gen_pad_r_reg[1]\,
      I2 => tx_pe_data_r(26),
      I3 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[5]_i_2__0\
    );
\TX_DATA_Buffer[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDCDCCCDCD"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => \n_0_TX_DATA_Buffer[6]_i_2__0\,
      I2 => \n_0_TX_DATA_Buffer[6]_i_3\,
      I3 => gen_sp_r,
      I4 => gen_spa_r,
      I5 => gen_cc_r,
      O => p_1_in(6)
    );
\TX_DATA_Buffer[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => \n_0_gen_pad_r_reg[1]\,
      I2 => tx_pe_data_r(25),
      I3 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[6]_i_2__0\
    );
\TX_DATA_Buffer[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030002"
    )
    port map (
      I0 => \n_0_gen_k_r_reg[3]\,
      I1 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I2 => \n_0_TX_DATA_Buffer[9]_i_3\,
      I3 => p_1_in_0,
      I4 => \n_0_gen_r_r_reg[3]\,
      I5 => \n_0_tx_pe_data_v_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[6]_i_3\
    );
\TX_DATA_Buffer[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => p_1_in_0,
      I2 => \n_0_gen_ecp_r_reg[1]\,
      I3 => \n_0_TX_DATA_Buffer[15]_i_5__0\,
      I4 => TX_DATA_Buffer10_out,
      I5 => TX_DATA_Buffer1,
      O => \n_0_TX_DATA_Buffer[7]_i_1__0\
    );
\TX_DATA_Buffer[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545455"
    )
    port map (
      I0 => TX_DATA_Buffer12_out,
      I1 => TX_DATA_Buffer10_out,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I4 => TX_DATA_Buffer1,
      I5 => \n_0_TX_DATA_Buffer[7]_i_6\,
      O => p_1_in(7)
    );
\TX_DATA_Buffer[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => \n_0_gen_k_r_reg[3]\,
      I2 => p_1_in_0,
      I3 => gen_cc_r,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      I5 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      O => TX_DATA_Buffer10_out
    );
\TX_DATA_Buffer[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => \n_0_gen_r_r_reg[3]\,
      I2 => p_1_in_0,
      I3 => gen_cc_r,
      I4 => \n_0_gen_ecp_r_reg[1]\,
      I5 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      O => TX_DATA_Buffer1
    );
\TX_DATA_Buffer[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => \n_0_gen_pad_r_reg[1]\,
      O => TX_DATA_Buffer12_out
    );
\TX_DATA_Buffer[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCEC"
    )
    port map (
      I0 => tx_pe_data_r(24),
      I1 => \n_0_gen_ecp_r_reg[1]\,
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => \n_0_gen_pad_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[7]_i_6\
    );
\TX_DATA_Buffer[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
    port map (
      I0 => \n_0_gen_ecp_r_reg[1]\,
      I1 => gen_cc_r,
      I2 => \n_0_tx_pe_data_v_r_reg[1]\,
      I3 => tx_pe_data_r(23),
      O => \n_0_TX_DATA_Buffer[8]_i_1__0\
    );
\TX_DATA_Buffer[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF55AE04"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]\,
      I1 => gen_sp_r,
      I2 => \n_0_TX_DATA_Buffer[9]_i_2\,
      I3 => tx_pe_data_r(22),
      I4 => gen_cc_r,
      I5 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[9]_i_1__0\
    );
\TX_DATA_Buffer[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030002"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_TX_DATA_Buffer[31]_i_3__0\,
      I2 => \n_0_TX_DATA_Buffer[9]_i_3\,
      I3 => p_1_in1_in,
      I4 => p_0_in6_in,
      I5 => \n_0_tx_pe_data_v_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[9]_i_2\
    );
\TX_DATA_Buffer[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => gen_cc_r,
      I1 => \n_0_gen_ecp_r_reg[1]\,
      O => \n_0_TX_DATA_Buffer[9]_i_3\
    );
\TX_DATA_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[0]_i_1__0\,
      Q => GT1_TXDATA_IN(24),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[10]_i_1__0\,
      Q => GT1_TXDATA_IN(18),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[11]_i_1__0\,
      Q => GT1_TXDATA_IN(19),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[12]_i_1__0\,
      Q => GT1_TXDATA_IN(20),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[13]_i_1__0\,
      Q => GT1_TXDATA_IN(21),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[14]_i_1__0\,
      Q => GT1_TXDATA_IN(22),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[15]_i_2__0\,
      Q => GT1_TXDATA_IN(23),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1\,
      D => \n_0_TX_DATA_Buffer[16]_i_1__0\,
      Q => GT1_TXDATA_IN(8),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1\,
      D => \n_0_TX_DATA_Buffer[17]_i_1__0\,
      Q => GT1_TXDATA_IN(9),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1\,
      D => \n_0_TX_DATA_Buffer[18]_i_1__0\,
      Q => GT1_TXDATA_IN(10),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1\,
      D => \n_0_TX_DATA_Buffer[19]_i_1__0\,
      Q => GT1_TXDATA_IN(11),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1__0\,
      D => p_1_in(1),
      Q => GT1_TXDATA_IN(25),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1\,
      D => \n_0_TX_DATA_Buffer[20]_i_1__0\,
      Q => GT1_TXDATA_IN(12),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1\,
      D => \n_0_TX_DATA_Buffer[21]_i_1\,
      Q => GT1_TXDATA_IN(13),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1\,
      D => \n_0_TX_DATA_Buffer[22]_i_1\,
      Q => GT1_TXDATA_IN(14),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[23]_i_1\,
      D => \n_0_TX_DATA_Buffer[23]_i_2__0\,
      Q => GT1_TXDATA_IN(15),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[24]_i_1__0\,
      Q => GT1_TXDATA_IN(0),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[25]_i_1__0\,
      Q => GT1_TXDATA_IN(1),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[26]_i_1__0\,
      Q => GT1_TXDATA_IN(2),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[27]_i_1__0\,
      Q => GT1_TXDATA_IN(3),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[28]_i_1__0\,
      Q => GT1_TXDATA_IN(4),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[29]_i_1__0\,
      Q => GT1_TXDATA_IN(5),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1__0\,
      D => p_1_in(2),
      Q => GT1_TXDATA_IN(26),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[30]_i_1__0\,
      Q => GT1_TXDATA_IN(6),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[31]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[31]_i_2__0\,
      Q => GT1_TXDATA_IN(7),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1__0\,
      D => p_1_in(3),
      Q => GT1_TXDATA_IN(27),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1__0\,
      D => p_1_in(4),
      Q => GT1_TXDATA_IN(28),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1__0\,
      D => p_1_in(5),
      Q => GT1_TXDATA_IN(29),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1__0\,
      D => p_1_in(6),
      Q => GT1_TXDATA_IN(30),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[7]_i_1__0\,
      D => p_1_in(7),
      Q => GT1_TXDATA_IN(31),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[8]_i_1__0\,
      Q => GT1_TXDATA_IN(16),
      R => \<const0>\
    );
\TX_DATA_Buffer_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA_Buffer[15]_i_1__0\,
      D => \n_0_TX_DATA_Buffer[9]_i_1__0\,
      Q => GT1_TXDATA_IN(17),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen_a_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I4,
      Q => gen_a_r,
      R => \<const0>\
    );
gen_cc_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2,
      Q => gen_cc_r,
      R => \<const0>\
    );
\gen_ecp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I3,
      Q => \n_0_gen_ecp_r_reg[1]\,
      R => \<const0>\
    );
\gen_k_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I19(3),
      Q => p_0_in20_in,
      R => \<const0>\
    );
\gen_k_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I19(2),
      Q => p_0_in11_in,
      R => \<const0>\
    );
\gen_k_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I19(1),
      Q => p_0_in6_in,
      R => \<const0>\
    );
\gen_k_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I19(0),
      Q => \n_0_gen_k_r_reg[3]\,
      R => \<const0>\
    );
\gen_pad_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I15(1),
      Q => p_0_in15_in,
      R => \<const0>\
    );
\gen_pad_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I15(0),
      Q => \n_0_gen_pad_r_reg[1]\,
      R => \<const0>\
    );
\gen_r_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(3),
      Q => p_0_in17_in,
      R => \<const0>\
    );
\gen_r_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(2),
      Q => p_0_in8_in,
      R => \<const0>\
    );
\gen_r_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(1),
      Q => p_0_in,
      R => \<const0>\
    );
\gen_r_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I18(0),
      Q => \n_0_gen_r_r_reg[3]\,
      R => \<const0>\
    );
gen_sp_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GEN_SP,
      Q => gen_sp_r,
      R => \<const0>\
    );
gen_spa_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => GEN_SPA,
      Q => gen_spa_r,
      R => \<const0>\
    );
\gen_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(2),
      Q => p_1_in5_in,
      R => \<const0>\
    );
\gen_v_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(1),
      Q => p_1_in1_in,
      R => \<const0>\
    );
\gen_v_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I17(0),
      Q => p_1_in_0,
      R => \<const0>\
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(31),
      Q => tx_pe_data_r(0),
      R => \<const0>\
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(21),
      Q => tx_pe_data_r(10),
      R => \<const0>\
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(20),
      Q => tx_pe_data_r(11),
      R => \<const0>\
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(19),
      Q => tx_pe_data_r(12),
      R => \<const0>\
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(18),
      Q => tx_pe_data_r(13),
      R => \<const0>\
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(17),
      Q => tx_pe_data_r(14),
      R => \<const0>\
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(16),
      Q => tx_pe_data_r(15),
      R => \<const0>\
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(15),
      Q => tx_pe_data_r(16),
      R => \<const0>\
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(14),
      Q => tx_pe_data_r(17),
      R => \<const0>\
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(13),
      Q => tx_pe_data_r(18),
      R => \<const0>\
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(12),
      Q => tx_pe_data_r(19),
      R => \<const0>\
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(30),
      Q => tx_pe_data_r(1),
      R => \<const0>\
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(11),
      Q => tx_pe_data_r(20),
      R => \<const0>\
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(10),
      Q => tx_pe_data_r(21),
      R => \<const0>\
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(9),
      Q => tx_pe_data_r(22),
      R => \<const0>\
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(8),
      Q => tx_pe_data_r(23),
      R => \<const0>\
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(7),
      Q => tx_pe_data_r(24),
      R => \<const0>\
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(6),
      Q => tx_pe_data_r(25),
      R => \<const0>\
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(5),
      Q => tx_pe_data_r(26),
      R => \<const0>\
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(4),
      Q => tx_pe_data_r(27),
      R => \<const0>\
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(3),
      Q => tx_pe_data_r(28),
      R => \<const0>\
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(2),
      Q => tx_pe_data_r(29),
      R => \<const0>\
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(29),
      Q => tx_pe_data_r(2),
      R => \<const0>\
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(1),
      Q => tx_pe_data_r(30),
      R => \<const0>\
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(0),
      Q => tx_pe_data_r(31),
      R => \<const0>\
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(28),
      Q => tx_pe_data_r(3),
      R => \<const0>\
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(27),
      Q => tx_pe_data_r(4),
      R => \<const0>\
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(26),
      Q => tx_pe_data_r(5),
      R => \<const0>\
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(25),
      Q => tx_pe_data_r(6),
      R => \<const0>\
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(24),
      Q => tx_pe_data_r(7),
      R => \<const0>\
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(23),
      Q => tx_pe_data_r(8),
      R => \<const0>\
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I27(22),
      Q => tx_pe_data_r(9),
      R => \<const0>\
    );
\tx_pe_data_v_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(1),
      Q => p_1_in10_in,
      R => \<const0>\
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I16(0),
      Q => \n_0_tx_pe_data_v_r_reg[1]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_TX_LL_CONTROL is
  port (
    GEN_CC : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    GEN_SCP : out STD_LOGIC;
    O3 : out STD_LOGIC;
    S_AXI_TX_TREADY : out STD_LOGIC;
    I2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    R : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    DO_CC : in STD_LOGIC;
    S_AXI_TX_TVALID : in STD_LOGIC;
    S_AXI_TX_TLAST : in STD_LOGIC;
    TX_SOF_N : in STD_LOGIC;
    S_AXI_TX_TKEEP : in STD_LOGIC_VECTOR ( 0 to 7 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
end video_mgtvideo_mgt_TX_LL_CONTROL;

architecture STRUCTURE of video_mgtvideo_mgt_TX_LL_CONTROL is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^i2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal data_to_eof_1_r : STD_LOGIC;
  signal data_to_eof_2_r : STD_LOGIC;
  signal \^do_cc_r\ : STD_LOGIC;
  signal eof_r : STD_LOGIC;
  signal gen_cc_pipeline_r : STD_LOGIC;
  signal gen_ecp_pipeline_r : STD_LOGIC;
  signal gen_ecp_pipeline_r0 : STD_LOGIC;
  signal gen_scp_pipeline_r : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal n_0_TX_DST_RDY_N_Buffer_i_2 : STD_LOGIC;
  signal n_0_TX_DST_RDY_N_Buffer_i_3 : STD_LOGIC;
  signal n_0_TX_DST_RDY_N_Buffer_i_4 : STD_LOGIC;
  signal n_0_TX_DST_RDY_N_Buffer_i_5 : STD_LOGIC;
  signal n_0_TX_DST_RDY_N_Buffer_i_6 : STD_LOGIC;
  signal n_0_gen_scp_pipeline_r_i_1 : STD_LOGIC;
  signal n_0_sof_to_data_r_i_1 : STD_LOGIC;
  signal n_0_sof_to_data_r_i_2 : STD_LOGIC;
  signal \n_0_tx_rem_pipeline_r[0]_i_3\ : STD_LOGIC;
  signal next_data_c : STD_LOGIC;
  signal next_data_to_eof_1_c : STD_LOGIC;
  signal next_eof_c : STD_LOGIC;
  signal next_idle_c : STD_LOGIC;
  signal next_sof_and_eof_c : STD_LOGIC;
  signal next_sof_to_eof_1_c : STD_LOGIC;
  signal pdu_ok_c : STD_LOGIC;
  signal sof_and_eof_r : STD_LOGIC;
  signal sof_to_data_r : STD_LOGIC;
  signal sof_to_eof_1_r : STD_LOGIC;
  signal sof_to_eof_2_r : STD_LOGIC;
  signal tx_dst_rdy_n_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of TX_DST_RDY_N_Buffer_i_2 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of TX_DST_RDY_N_Buffer_i_3 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of data_r_i_1 : label is "soft_lutpair117";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute BOX_TYPE of gen_cc_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_1_i : label is "FDR";
  attribute SOFT_HLUTNM of sof_and_eof_r_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of sof_to_data_r_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of sof_to_eof_1_r_i_1 : label is "soft_lutpair119";
begin
  I2(0) <= \^i2\(0);
  O2 <= \^o2\;
  O4 <= \^o4\;
  do_cc_r <= \^do_cc_r\;
GEN_ECP_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => gen_ecp_pipeline_r,
      Q => O3,
      R => R
    );
GEN_SCP_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => gen_scp_pipeline_r,
      Q => GEN_SCP,
      R => R
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
S_AXI_TX_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      O => S_AXI_TX_TREADY
    );
TX_DST_RDY_N_Buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00151500"
    )
    port map (
      I0 => \^do_cc_r\,
      I1 => n_0_TX_DST_RDY_N_Buffer_i_2,
      I2 => n_0_TX_DST_RDY_N_Buffer_i_3,
      I3 => n_0_TX_DST_RDY_N_Buffer_i_4,
      I4 => n_0_TX_DST_RDY_N_Buffer_i_5,
      I5 => n_0_TX_DST_RDY_N_Buffer_i_6,
      O => tx_dst_rdy_n_c
    );
TX_DST_RDY_N_Buffer_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FFF"
    )
    port map (
      I0 => data_r,
      I1 => sof_to_data_r,
      I2 => S_AXI_TX_TLAST,
      I3 => S_AXI_TX_TVALID,
      I4 => \^o2\,
      O => n_0_TX_DST_RDY_N_Buffer_i_2
    );
TX_DST_RDY_N_Buffer_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => n_0_sof_to_data_r_i_2,
      I1 => I3,
      I2 => \^o2\,
      I3 => S_AXI_TX_TVALID,
      I4 => S_AXI_TX_TLAST,
      O => n_0_TX_DST_RDY_N_Buffer_i_3
    );
TX_DST_RDY_N_Buffer_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE8FFE8E8E8"
    )
    port map (
      I0 => S_AXI_TX_TKEEP(6),
      I1 => S_AXI_TX_TKEEP(0),
      I2 => S_AXI_TX_TKEEP(7),
      I3 => S_AXI_TX_TKEEP(3),
      I4 => S_AXI_TX_TKEEP(5),
      I5 => S_AXI_TX_TKEEP(4),
      O => n_0_TX_DST_RDY_N_Buffer_i_4
    );
TX_DST_RDY_N_Buffer_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F170100"
    )
    port map (
      I0 => I1,
      I1 => S_AXI_TX_TKEEP(2),
      I2 => S_AXI_TX_TKEEP(1),
      I3 => \n_0_tx_rem_pipeline_r[0]_i_3\,
      I4 => \^o4\,
      O => n_0_TX_DST_RDY_N_Buffer_i_5
    );
TX_DST_RDY_N_Buffer_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
    port map (
      I0 => DO_CC,
      I1 => sof_to_eof_1_r,
      I2 => data_to_eof_1_r,
      I3 => \^do_cc_r\,
      O => n_0_TX_DST_RDY_N_Buffer_i_6
    );
TX_DST_RDY_N_Buffer_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_dst_rdy_n_c,
      Q => \^o2\,
      S => R
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F700"
    )
    port map (
      I0 => S_AXI_TX_TLAST,
      I1 => S_AXI_TX_TVALID,
      I2 => \^o2\,
      I3 => data_r,
      I4 => sof_to_data_r,
      O => next_data_c
    );
data_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_data_c,
      Q => data_r,
      R => R
    );
data_to_eof_1_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020000000"
    )
    port map (
      I0 => \^i2\(0),
      I1 => \^o2\,
      I2 => S_AXI_TX_TVALID,
      I3 => S_AXI_TX_TLAST,
      I4 => sof_to_data_r,
      I5 => data_r,
      O => next_data_to_eof_1_c
    );
data_to_eof_1_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_data_to_eof_1_c,
      Q => data_to_eof_1_r,
      R => R
    );
data_to_eof_2_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => data_to_eof_1_r,
      Q => data_to_eof_2_r,
      R => R
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => DO_CC,
      Q => \^do_cc_r\,
      R => \<const0>\
    );
eof_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^do_cc_r\,
      O => pdu_ok_c
    );
eof_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
    port map (
      I0 => \^i2\(0),
      I1 => \^o2\,
      I2 => S_AXI_TX_TVALID,
      I3 => S_AXI_TX_TLAST,
      I4 => sof_to_data_r,
      I5 => data_r,
      O => next_eof_c
    );
eof_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_eof_c,
      Q => eof_r,
      R => R
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => gen_cc_pipeline_r,
      Q => GEN_CC,
      R => R
    );
gen_cc_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => VCC_2,
      D => gen_cc_pipeline_r,
      Q => O1,
      R => R
    );
gen_cc_pipeline_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \^do_cc_r\,
      Q => gen_cc_pipeline_r,
      R => R
    );
gen_ecp_pipeline_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => sof_and_eof_r,
      I1 => data_to_eof_2_r,
      I2 => eof_r,
      I3 => sof_to_eof_2_r,
      I4 => \^do_cc_r\,
      O => gen_ecp_pipeline_r0
    );
gen_ecp_pipeline_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => gen_ecp_pipeline_r0,
      Q => gen_ecp_pipeline_r,
      R => R
    );
gen_scp_pipeline_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^do_cc_r\,
      I1 => sof_and_eof_r,
      I2 => sof_to_data_r,
      I3 => sof_to_eof_1_r,
      O => n_0_gen_scp_pipeline_r_i_1
    );
gen_scp_pipeline_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_gen_scp_pipeline_r_i_1,
      Q => gen_scp_pipeline_r,
      R => R
    );
idle_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => TX_SOF_N,
      I1 => sof_to_eof_2_r,
      I2 => eof_r,
      I3 => data_to_eof_2_r,
      I4 => sof_and_eof_r,
      I5 => idle_r,
      O => next_idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_idle_c,
      Q => idle_r,
      S => R
    );
sof_and_eof_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^i2\(0),
      I1 => n_0_TX_DST_RDY_N_Buffer_i_3,
      O => next_sof_and_eof_c
    );
sof_and_eof_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_sof_and_eof_c,
      Q => sof_and_eof_r,
      R => R
    );
sof_to_data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => S_AXI_TX_TLAST,
      I1 => n_0_sof_to_data_r_i_2,
      I2 => I3,
      I3 => \^o2\,
      I4 => S_AXI_TX_TVALID,
      O => n_0_sof_to_data_r_i_1
    );
sof_to_data_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => idle_r,
      I1 => sof_and_eof_r,
      I2 => data_to_eof_2_r,
      I3 => eof_r,
      I4 => sof_to_eof_2_r,
      O => n_0_sof_to_data_r_i_2
    );
sof_to_data_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => n_0_sof_to_data_r_i_1,
      Q => sof_to_data_r,
      R => R
    );
sof_to_eof_1_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^i2\(0),
      I1 => n_0_TX_DST_RDY_N_Buffer_i_3,
      O => next_sof_to_eof_1_c
    );
sof_to_eof_1_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_sof_to_eof_1_c,
      Q => sof_to_eof_1_r,
      R => R
    );
sof_to_eof_2_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => sof_to_eof_1_r,
      Q => sof_to_eof_2_r,
      R => R
    );
\tx_rem_pipeline_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A6A666A666656"
    )
    port map (
      I0 => n_0_TX_DST_RDY_N_Buffer_i_4,
      I1 => \^o4\,
      I2 => \n_0_tx_rem_pipeline_r[0]_i_3\,
      I3 => S_AXI_TX_TKEEP(1),
      I4 => S_AXI_TX_TKEEP(2),
      I5 => I1,
      O => \^i2\(0)
    );
\tx_rem_pipeline_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
    port map (
      I0 => S_AXI_TX_TKEEP(6),
      I1 => S_AXI_TX_TKEEP(0),
      I2 => S_AXI_TX_TKEEP(7),
      I3 => S_AXI_TX_TKEEP(3),
      I4 => S_AXI_TX_TKEEP(5),
      I5 => S_AXI_TX_TKEEP(4),
      O => \^o4\
    );
\tx_rem_pipeline_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => S_AXI_TX_TKEEP(7),
      I1 => S_AXI_TX_TKEEP(6),
      I2 => S_AXI_TX_TKEEP(0),
      O => \n_0_tx_rem_pipeline_r[0]_i_3\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_TX_LL_DATAPATH is
  port (
    O1 : out STD_LOGIC;
    TX_PE_DATA_V : out STD_LOGIC_VECTOR ( 0 to 3 );
    GEN_PAD : out STD_LOGIC_VECTOR ( 0 to 3 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    R : in STD_LOGIC;
    do_cc_r : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_SOF_N : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S_AXI_TX_TLAST : in STD_LOGIC;
    S_AXI_TX_TVALID : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_TX_TKEEP : in STD_LOGIC_VECTOR ( 0 to 7 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    S_AXI_TX_TDATA : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end video_mgtvideo_mgt_TX_LL_DATAPATH;

architecture STRUCTURE of video_mgtvideo_mgt_TX_LL_DATAPATH is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal TX_EOF_N : STD_LOGIC;
  signal TX_PE_DATA_V_Buffer1 : STD_LOGIC;
  signal TX_REM : STD_LOGIC_VECTOR ( 1 to 2 );
  signal TX_SRC_RDY_N : STD_LOGIC;
  signal halt_c_pipeline_r : STD_LOGIC;
  signal \n_0_gen_pad_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pad_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_gen_pad_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pad_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pad_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_pad_r_reg[3]\ : STD_LOGIC;
  signal n_0_in_frame_r_i_1 : STD_LOGIC;
  signal n_0_in_frame_r_reg : STD_LOGIC;
  signal n_0_storage_pad_r_i_1 : STD_LOGIC;
  signal n_0_storage_v_r_i_1 : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r_reg[0]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r_reg[3]\ : STD_LOGIC;
  signal \n_0_tx_rem_pipeline_r[1]_i_2\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_3_in : STD_LOGIC;
  signal storage_pad_r : STD_LOGIC;
  signal storage_r : STD_LOGIC_VECTOR ( 0 to 15 );
  signal tx_d_pipeline_r : STD_LOGIC_VECTOR ( 0 to 63 );
  signal tx_dst_rdy_n_pipeline_r : STD_LOGIC;
  signal tx_eof_n_pipeline_r : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 63 );
  signal tx_rem_pipeline_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal tx_sof_n_pipeline_r : STD_LOGIC;
  signal tx_src_rdy_n_pipeline_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pad_r[1]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gen_pad_r[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gen_pad_r[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of storage_pad_r_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of storage_v_r_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tx_pe_data_v_r[2]_i_1\ : label is "soft_lutpair115";
begin
  O1 <= \^o1\;
\GEN_PAD_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_gen_pad_r_reg[0]\,
      Q => GEN_PAD(0),
      R => halt_c_pipeline_r
    );
\GEN_PAD_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_3_in,
      Q => GEN_PAD(1),
      R => halt_c_pipeline_r
    );
\GEN_PAD_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_2_in,
      Q => GEN_PAD(2),
      R => halt_c_pipeline_r
    );
\GEN_PAD_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_gen_pad_r_reg[3]\,
      Q => GEN_PAD(3),
      R => halt_c_pipeline_r
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(0),
      Q => Q(63),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(10),
      Q => Q(53),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(11),
      Q => Q(52),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(12),
      Q => Q(51),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(13),
      Q => Q(50),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(14),
      Q => Q(49),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(15),
      Q => Q(48),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(16),
      Q => Q(47),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(17),
      Q => Q(46),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(18),
      Q => Q(45),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(19),
      Q => Q(44),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(1),
      Q => Q(62),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(20),
      Q => Q(43),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(21),
      Q => Q(42),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(22),
      Q => Q(41),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(23),
      Q => Q(40),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(24),
      Q => Q(39),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(25),
      Q => Q(38),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(26),
      Q => Q(37),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(27),
      Q => Q(36),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(28),
      Q => Q(35),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(29),
      Q => Q(34),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(2),
      Q => Q(61),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(30),
      Q => Q(33),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(31),
      Q => Q(32),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(32),
      Q => Q(31),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(33),
      Q => Q(30),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(34),
      Q => Q(29),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(35),
      Q => Q(28),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(36),
      Q => Q(27),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(37),
      Q => Q(26),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(38),
      Q => Q(25),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(39),
      Q => Q(24),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(3),
      Q => Q(60),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(40),
      Q => Q(23),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(41),
      Q => Q(22),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(42),
      Q => Q(21),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(43),
      Q => Q(20),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(44),
      Q => Q(19),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(45),
      Q => Q(18),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(46),
      Q => Q(17),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(47),
      Q => Q(16),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(48),
      Q => Q(15),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(49),
      Q => Q(14),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(4),
      Q => Q(59),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(50),
      Q => Q(13),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(51),
      Q => Q(12),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(52),
      Q => Q(11),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(53),
      Q => Q(10),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(54),
      Q => Q(9),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(55),
      Q => Q(8),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(56),
      Q => Q(7),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(57),
      Q => Q(6),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(58),
      Q => Q(5),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(59),
      Q => Q(4),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(5),
      Q => Q(58),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(60),
      Q => Q(3),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(61),
      Q => Q(2),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(62),
      Q => Q(1),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(63),
      Q => Q(0),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(6),
      Q => Q(57),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(7),
      Q => Q(56),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(8),
      Q => Q(55),
      R => \<const0>\
    );
\TX_PE_DATA_Buffer_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => tx_pe_data_r(9),
      Q => Q(54),
      R => \<const0>\
    );
\TX_PE_DATA_V_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_tx_pe_data_v_r_reg[0]\,
      Q => TX_PE_DATA_V(0),
      R => halt_c_pipeline_r
    );
\TX_PE_DATA_V_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_2_in9_in,
      Q => TX_PE_DATA_V(1),
      R => halt_c_pipeline_r
    );
\TX_PE_DATA_V_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_1_in,
      Q => TX_PE_DATA_V(2),
      R => halt_c_pipeline_r
    );
\TX_PE_DATA_V_Buffer_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_tx_pe_data_v_r_reg[3]\,
      Q => TX_PE_DATA_V(3),
      R => halt_c_pipeline_r
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gen_pad_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEFEE"
    )
    port map (
      I0 => tx_src_rdy_n_pipeline_r,
      I1 => tx_dst_rdy_n_pipeline_r,
      I2 => n_0_in_frame_r_reg,
      I3 => tx_sof_n_pipeline_r,
      I4 => tx_eof_n_pipeline_r,
      I5 => halt_c_pipeline_r,
      O => \n_0_gen_pad_r[1]_i_1\
    );
\gen_pad_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => tx_rem_pipeline_r(2),
      I1 => tx_rem_pipeline_r(1),
      I2 => tx_rem_pipeline_r(0),
      O => \n_0_gen_pad_r[1]_i_2\
    );
\gen_pad_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => tx_rem_pipeline_r(2),
      I1 => tx_rem_pipeline_r(1),
      I2 => tx_rem_pipeline_r(0),
      O => \n_0_gen_pad_r[2]_i_1\
    );
\gen_pad_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => tx_rem_pipeline_r(0),
      I1 => tx_rem_pipeline_r(2),
      I2 => tx_rem_pipeline_r(1),
      O => \n_0_gen_pad_r[3]_i_1\
    );
\gen_pad_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_pad_r,
      Q => \n_0_gen_pad_r_reg[0]\,
      R => \<const0>\
    );
\gen_pad_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => \n_0_gen_pad_r[1]_i_2\,
      Q => p_3_in,
      R => \n_0_gen_pad_r[1]_i_1\
    );
\gen_pad_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => \n_0_gen_pad_r[2]_i_1\,
      Q => p_2_in,
      R => \n_0_gen_pad_r[1]_i_1\
    );
\gen_pad_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => \n_0_gen_pad_r[3]_i_1\,
      Q => \n_0_gen_pad_r_reg[3]\,
      R => \n_0_gen_pad_r[1]_i_1\
    );
halt_c_pipeline_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => do_cc_r,
      Q => halt_c_pipeline_r,
      R => R
    );
in_frame_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFA000000020000"
    )
    port map (
      I0 => tx_eof_n_pipeline_r,
      I1 => tx_sof_n_pipeline_r,
      I2 => tx_dst_rdy_n_pipeline_r,
      I3 => tx_src_rdy_n_pipeline_r,
      I4 => I4,
      I5 => n_0_in_frame_r_reg,
      O => n_0_in_frame_r_i_1
    );
in_frame_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_in_frame_r_i_1,
      Q => n_0_in_frame_r_reg,
      R => \<const0>\
    );
storage_pad_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => tx_rem_pipeline_r(0),
      I1 => tx_rem_pipeline_r(2),
      I2 => tx_rem_pipeline_r(1),
      O => n_0_storage_pad_r_i_1
    );
storage_pad_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => n_0_storage_pad_r_i_1,
      Q => storage_pad_r,
      R => \n_0_gen_pad_r[1]_i_1\
    );
\storage_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(48),
      Q => storage_r(0),
      R => \<const0>\
    );
\storage_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(58),
      Q => storage_r(10),
      R => \<const0>\
    );
\storage_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(59),
      Q => storage_r(11),
      R => \<const0>\
    );
\storage_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(60),
      Q => storage_r(12),
      R => \<const0>\
    );
\storage_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(61),
      Q => storage_r(13),
      R => \<const0>\
    );
\storage_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(62),
      Q => storage_r(14),
      R => \<const0>\
    );
\storage_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(63),
      Q => storage_r(15),
      R => \<const0>\
    );
\storage_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(49),
      Q => storage_r(1),
      R => \<const0>\
    );
\storage_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(50),
      Q => storage_r(2),
      R => \<const0>\
    );
\storage_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(51),
      Q => storage_r(3),
      R => \<const0>\
    );
\storage_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(52),
      Q => storage_r(4),
      R => \<const0>\
    );
\storage_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(53),
      Q => storage_r(5),
      R => \<const0>\
    );
\storage_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(54),
      Q => storage_r(6),
      R => \<const0>\
    );
\storage_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(55),
      Q => storage_r(7),
      R => \<const0>\
    );
\storage_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(56),
      Q => storage_r(8),
      R => \<const0>\
    );
\storage_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(57),
      Q => storage_r(9),
      R => \<const0>\
    );
storage_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => tx_eof_n_pipeline_r,
      I1 => tx_rem_pipeline_r(1),
      I2 => tx_rem_pipeline_r(0),
      O => n_0_storage_v_r_i_1
    );
storage_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => n_0_storage_v_r_i_1,
      Q => p_2_out(3),
      R => \n_0_tx_pe_data_v_r[1]_i_1\
    );
\tx_d_pipeline_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(0),
      Q => tx_d_pipeline_r(0),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(10),
      Q => tx_d_pipeline_r(10),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(11),
      Q => tx_d_pipeline_r(11),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(12),
      Q => tx_d_pipeline_r(12),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(13),
      Q => tx_d_pipeline_r(13),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(14),
      Q => tx_d_pipeline_r(14),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(15),
      Q => tx_d_pipeline_r(15),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(16),
      Q => tx_d_pipeline_r(16),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(17),
      Q => tx_d_pipeline_r(17),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(18),
      Q => tx_d_pipeline_r(18),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(19),
      Q => tx_d_pipeline_r(19),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(1),
      Q => tx_d_pipeline_r(1),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(20),
      Q => tx_d_pipeline_r(20),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(21),
      Q => tx_d_pipeline_r(21),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(22),
      Q => tx_d_pipeline_r(22),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(23),
      Q => tx_d_pipeline_r(23),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(24),
      Q => tx_d_pipeline_r(24),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(25),
      Q => tx_d_pipeline_r(25),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(26),
      Q => tx_d_pipeline_r(26),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(27),
      Q => tx_d_pipeline_r(27),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(28),
      Q => tx_d_pipeline_r(28),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(29),
      Q => tx_d_pipeline_r(29),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(2),
      Q => tx_d_pipeline_r(2),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(30),
      Q => tx_d_pipeline_r(30),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(31),
      Q => tx_d_pipeline_r(31),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(32),
      Q => tx_d_pipeline_r(32),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(33),
      Q => tx_d_pipeline_r(33),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(34),
      Q => tx_d_pipeline_r(34),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(35),
      Q => tx_d_pipeline_r(35),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(36),
      Q => tx_d_pipeline_r(36),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(37),
      Q => tx_d_pipeline_r(37),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(38),
      Q => tx_d_pipeline_r(38),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(39),
      Q => tx_d_pipeline_r(39),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(3),
      Q => tx_d_pipeline_r(3),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(40),
      Q => tx_d_pipeline_r(40),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(41),
      Q => tx_d_pipeline_r(41),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(42),
      Q => tx_d_pipeline_r(42),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(43),
      Q => tx_d_pipeline_r(43),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(44),
      Q => tx_d_pipeline_r(44),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(45),
      Q => tx_d_pipeline_r(45),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(46),
      Q => tx_d_pipeline_r(46),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(47),
      Q => tx_d_pipeline_r(47),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(48),
      Q => tx_d_pipeline_r(48),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(49),
      Q => tx_d_pipeline_r(49),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(4),
      Q => tx_d_pipeline_r(4),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(50),
      Q => tx_d_pipeline_r(50),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(51),
      Q => tx_d_pipeline_r(51),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(52),
      Q => tx_d_pipeline_r(52),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(53),
      Q => tx_d_pipeline_r(53),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(54),
      Q => tx_d_pipeline_r(54),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(55),
      Q => tx_d_pipeline_r(55),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(56),
      Q => tx_d_pipeline_r(56),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(57),
      Q => tx_d_pipeline_r(57),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(58),
      Q => tx_d_pipeline_r(58),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(59),
      Q => tx_d_pipeline_r(59),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(5),
      Q => tx_d_pipeline_r(5),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(60),
      Q => tx_d_pipeline_r(60),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(61),
      Q => tx_d_pipeline_r(61),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(62),
      Q => tx_d_pipeline_r(62),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(63),
      Q => tx_d_pipeline_r(63),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(6),
      Q => tx_d_pipeline_r(6),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(7),
      Q => tx_d_pipeline_r(7),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(8),
      Q => tx_d_pipeline_r(8),
      R => \<const0>\
    );
\tx_d_pipeline_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => S_AXI_TX_TDATA(9),
      Q => tx_d_pipeline_r(9),
      R => \<const0>\
    );
tx_dst_rdy_n_pipeline_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I1,
      Q => tx_dst_rdy_n_pipeline_r,
      S => R
    );
tx_eof_n_pipeline_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => S_AXI_TX_TLAST,
      O => TX_EOF_N
    );
tx_eof_n_pipeline_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => TX_EOF_N,
      Q => tx_eof_n_pipeline_r,
      S => R
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(0),
      Q => tx_pe_data_r(0),
      R => \<const0>\
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(10),
      Q => tx_pe_data_r(10),
      R => \<const0>\
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(11),
      Q => tx_pe_data_r(11),
      R => \<const0>\
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(12),
      Q => tx_pe_data_r(12),
      R => \<const0>\
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(13),
      Q => tx_pe_data_r(13),
      R => \<const0>\
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(14),
      Q => tx_pe_data_r(14),
      R => \<const0>\
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(15),
      Q => tx_pe_data_r(15),
      R => \<const0>\
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(0),
      Q => tx_pe_data_r(16),
      R => \<const0>\
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(1),
      Q => tx_pe_data_r(17),
      R => \<const0>\
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(2),
      Q => tx_pe_data_r(18),
      R => \<const0>\
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(3),
      Q => tx_pe_data_r(19),
      R => \<const0>\
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(1),
      Q => tx_pe_data_r(1),
      R => \<const0>\
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(4),
      Q => tx_pe_data_r(20),
      R => \<const0>\
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(5),
      Q => tx_pe_data_r(21),
      R => \<const0>\
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(6),
      Q => tx_pe_data_r(22),
      R => \<const0>\
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(7),
      Q => tx_pe_data_r(23),
      R => \<const0>\
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(8),
      Q => tx_pe_data_r(24),
      R => \<const0>\
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(9),
      Q => tx_pe_data_r(25),
      R => \<const0>\
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(10),
      Q => tx_pe_data_r(26),
      R => \<const0>\
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(11),
      Q => tx_pe_data_r(27),
      R => \<const0>\
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(12),
      Q => tx_pe_data_r(28),
      R => \<const0>\
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(13),
      Q => tx_pe_data_r(29),
      R => \<const0>\
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(2),
      Q => tx_pe_data_r(2),
      R => \<const0>\
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(14),
      Q => tx_pe_data_r(30),
      R => \<const0>\
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(15),
      Q => tx_pe_data_r(31),
      R => \<const0>\
    );
\tx_pe_data_r_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(16),
      Q => tx_pe_data_r(32),
      R => \<const0>\
    );
\tx_pe_data_r_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(17),
      Q => tx_pe_data_r(33),
      R => \<const0>\
    );
\tx_pe_data_r_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(18),
      Q => tx_pe_data_r(34),
      R => \<const0>\
    );
\tx_pe_data_r_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(19),
      Q => tx_pe_data_r(35),
      R => \<const0>\
    );
\tx_pe_data_r_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(20),
      Q => tx_pe_data_r(36),
      R => \<const0>\
    );
\tx_pe_data_r_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(21),
      Q => tx_pe_data_r(37),
      R => \<const0>\
    );
\tx_pe_data_r_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(22),
      Q => tx_pe_data_r(38),
      R => \<const0>\
    );
\tx_pe_data_r_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(23),
      Q => tx_pe_data_r(39),
      R => \<const0>\
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(3),
      Q => tx_pe_data_r(3),
      R => \<const0>\
    );
\tx_pe_data_r_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(24),
      Q => tx_pe_data_r(40),
      R => \<const0>\
    );
\tx_pe_data_r_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(25),
      Q => tx_pe_data_r(41),
      R => \<const0>\
    );
\tx_pe_data_r_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(26),
      Q => tx_pe_data_r(42),
      R => \<const0>\
    );
\tx_pe_data_r_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(27),
      Q => tx_pe_data_r(43),
      R => \<const0>\
    );
\tx_pe_data_r_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(28),
      Q => tx_pe_data_r(44),
      R => \<const0>\
    );
\tx_pe_data_r_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(29),
      Q => tx_pe_data_r(45),
      R => \<const0>\
    );
\tx_pe_data_r_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(30),
      Q => tx_pe_data_r(46),
      R => \<const0>\
    );
\tx_pe_data_r_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(31),
      Q => tx_pe_data_r(47),
      R => \<const0>\
    );
\tx_pe_data_r_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(32),
      Q => tx_pe_data_r(48),
      R => \<const0>\
    );
\tx_pe_data_r_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(33),
      Q => tx_pe_data_r(49),
      R => \<const0>\
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(4),
      Q => tx_pe_data_r(4),
      R => \<const0>\
    );
\tx_pe_data_r_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(34),
      Q => tx_pe_data_r(50),
      R => \<const0>\
    );
\tx_pe_data_r_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(35),
      Q => tx_pe_data_r(51),
      R => \<const0>\
    );
\tx_pe_data_r_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(36),
      Q => tx_pe_data_r(52),
      R => \<const0>\
    );
\tx_pe_data_r_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(37),
      Q => tx_pe_data_r(53),
      R => \<const0>\
    );
\tx_pe_data_r_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(38),
      Q => tx_pe_data_r(54),
      R => \<const0>\
    );
\tx_pe_data_r_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(39),
      Q => tx_pe_data_r(55),
      R => \<const0>\
    );
\tx_pe_data_r_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(40),
      Q => tx_pe_data_r(56),
      R => \<const0>\
    );
\tx_pe_data_r_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(41),
      Q => tx_pe_data_r(57),
      R => \<const0>\
    );
\tx_pe_data_r_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(42),
      Q => tx_pe_data_r(58),
      R => \<const0>\
    );
\tx_pe_data_r_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(43),
      Q => tx_pe_data_r(59),
      R => \<const0>\
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(5),
      Q => tx_pe_data_r(5),
      R => \<const0>\
    );
\tx_pe_data_r_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(44),
      Q => tx_pe_data_r(60),
      R => \<const0>\
    );
\tx_pe_data_r_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(45),
      Q => tx_pe_data_r(61),
      R => \<const0>\
    );
\tx_pe_data_r_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(46),
      Q => tx_pe_data_r(62),
      R => \<const0>\
    );
\tx_pe_data_r_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => tx_d_pipeline_r(47),
      Q => tx_pe_data_r(63),
      R => \<const0>\
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(6),
      Q => tx_pe_data_r(6),
      R => \<const0>\
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(7),
      Q => tx_pe_data_r(7),
      R => \<const0>\
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(8),
      Q => tx_pe_data_r(8),
      R => \<const0>\
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => storage_r(9),
      Q => tx_pe_data_r(9),
      R => \<const0>\
    );
\tx_pe_data_v_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => halt_c_pipeline_r,
      O => TX_PE_DATA_V_Buffer1
    );
\tx_pe_data_v_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF2"
    )
    port map (
      I0 => tx_sof_n_pipeline_r,
      I1 => n_0_in_frame_r_reg,
      I2 => tx_dst_rdy_n_pipeline_r,
      I3 => tx_src_rdy_n_pipeline_r,
      I4 => halt_c_pipeline_r,
      O => \n_0_tx_pe_data_v_r[1]_i_1\
    );
\tx_pe_data_v_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => tx_eof_n_pipeline_r,
      I1 => tx_rem_pipeline_r(1),
      I2 => tx_rem_pipeline_r(0),
      O => \n_0_tx_pe_data_v_r[2]_i_1\
    );
\tx_pe_data_v_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tx_eof_n_pipeline_r,
      I1 => tx_rem_pipeline_r(0),
      O => \n_0_tx_pe_data_v_r[3]_i_1\
    );
\tx_pe_data_v_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => p_2_out(3),
      Q => \n_0_tx_pe_data_v_r_reg[0]\,
      R => \<const0>\
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => \<const1>\,
      Q => p_2_in9_in,
      R => \n_0_tx_pe_data_v_r[1]_i_1\
    );
\tx_pe_data_v_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => \n_0_tx_pe_data_v_r[2]_i_1\,
      Q => p_1_in,
      R => \n_0_tx_pe_data_v_r[1]_i_1\
    );
\tx_pe_data_v_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => TX_PE_DATA_V_Buffer1,
      D => \n_0_tx_pe_data_v_r[3]_i_1\,
      Q => \n_0_tx_pe_data_v_r_reg[3]\,
      R => \n_0_tx_pe_data_v_r[1]_i_1\
    );
\tx_rem_pipeline_r[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => S_AXI_TX_TKEEP(4),
      I1 => S_AXI_TX_TKEEP(5),
      I2 => S_AXI_TX_TKEEP(3),
      O => \^o1\
    );
\tx_rem_pipeline_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => \n_0_tx_rem_pipeline_r[1]_i_2\,
      I1 => S_AXI_TX_TKEEP(1),
      I2 => S_AXI_TX_TKEEP(2),
      I3 => I3,
      O => TX_REM(1)
    );
\tx_rem_pipeline_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069690069FFFF69"
    )
    port map (
      I0 => S_AXI_TX_TKEEP(7),
      I1 => S_AXI_TX_TKEEP(6),
      I2 => S_AXI_TX_TKEEP(0),
      I3 => S_AXI_TX_TKEEP(1),
      I4 => S_AXI_TX_TKEEP(2),
      I5 => \^o1\,
      O => \n_0_tx_rem_pipeline_r[1]_i_2\
    );
\tx_rem_pipeline_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => S_AXI_TX_TKEEP(0),
      I1 => S_AXI_TX_TKEEP(6),
      I2 => S_AXI_TX_TKEEP(7),
      I3 => S_AXI_TX_TKEEP(1),
      I4 => S_AXI_TX_TKEEP(2),
      I5 => \^o1\,
      O => TX_REM(2)
    );
\tx_rem_pipeline_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I2(0),
      Q => tx_rem_pipeline_r(0),
      R => \<const0>\
    );
\tx_rem_pipeline_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => TX_REM(1),
      Q => tx_rem_pipeline_r(1),
      R => \<const0>\
    );
\tx_rem_pipeline_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => TX_REM(2),
      Q => tx_rem_pipeline_r(2),
      R => \<const0>\
    );
tx_sof_n_pipeline_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => TX_SOF_N,
      Q => tx_sof_n_pipeline_r,
      S => R
    );
tx_src_rdy_n_pipeline_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => S_AXI_TX_TVALID,
      O => TX_SRC_RDY_N
    );
tx_src_rdy_n_pipeline_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => TX_SRC_RDY_N,
      Q => tx_src_rdy_n_pipeline_r,
      S => R
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_VALID_DATA_COUNTER is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    FRAME_ERR_RESULT_Buffer0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    END_STORAGE : in STD_LOGIC;
    STORAGE_COUNT : in STD_LOGIC_VECTOR ( 0 to 2 );
    I1 : in STD_LOGIC;
    stage_2_end_after_start_r : in STD_LOGIC;
    stage_2_end_before_start_r : in STD_LOGIC;
    I2 : in STD_LOGIC;
    START_RX : in STD_LOGIC;
    RESET : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    user_clk : in STD_LOGIC
  );
end video_mgtvideo_mgt_VALID_DATA_COUNTER;

architecture STRUCTURE of video_mgtvideo_mgt_VALID_DATA_COUNTER is
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal n_0_FRAME_ERR_RESULT_Buffer_i_2 : STD_LOGIC;
  signal \^p_0_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  p_0_out(0) <= \^p_0_out\(0);
\COUNT_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I3(2),
      Q => \^q\(2),
      R => RESET
    );
\COUNT_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I3(1),
      Q => \^q\(1),
      R => RESET
    );
\COUNT_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I3(0),
      Q => \^q\(0),
      R => RESET
    );
FRAME_ERR_RESULT_Buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFECFCCCFCECFCC"
    )
    port map (
      I0 => n_0_FRAME_ERR_RESULT_Buffer_i_2,
      I1 => I1,
      I2 => stage_2_start_with_data_r,
      I3 => stage_2_end_after_start_r,
      I4 => stage_2_end_before_start_r,
      I5 => I2,
      O => FRAME_ERR_RESULT_Buffer0
    );
FRAME_ERR_RESULT_Buffer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(0),
      I1 => STORAGE_COUNT(2),
      I2 => \^q\(1),
      I3 => STORAGE_COUNT(0),
      I4 => \^q\(2),
      I5 => STORAGE_COUNT(1),
      O => n_0_FRAME_ERR_RESULT_Buffer_i_2
    );
\RX_REM_Buffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF50006000AFFF9"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => stage_2_start_with_data_r,
      I3 => END_STORAGE,
      I4 => STORAGE_COUNT(2),
      I5 => STORAGE_COUNT(1),
      O => D(1)
    );
\RX_REM_Buffer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
    port map (
      I0 => \^q\(0),
      I1 => stage_2_start_with_data_r,
      I2 => END_STORAGE,
      I3 => STORAGE_COUNT(2),
      O => D(0)
    );
SRC_RDY_N_Buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF010DFFFF"
    )
    port map (
      I0 => \^p_0_out\(0),
      I1 => stage_2_start_with_data_r,
      I2 => END_STORAGE,
      I3 => stage_2_end_before_start_r,
      I4 => START_RX,
      I5 => I1,
      O => O1
    );
\STORAGE_CE_Buffer[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFE8880"
    )
    port map (
      I0 => \^q\(1),
      I1 => STORAGE_COUNT(1),
      I2 => STORAGE_COUNT(2),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => STORAGE_COUNT(0),
      O => \^p_0_out\(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end_storage_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008D880000"
    )
    port map (
      I0 => stage_2_start_with_data_r,
      I1 => stage_2_end_after_start_r,
      I2 => n_0_FRAME_ERR_RESULT_Buffer_i_2,
      I3 => stage_2_end_before_start_r,
      I4 => START_RX,
      I5 => I1,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0\ is
  port (
    s_level_out_d3 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_RESETDONE_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => TX_RESETDONE_OUT,
      Q => s_level_out_d1_cdc_to,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_1\ is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset_out : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    link_reset_comb_r : in STD_LOGIC;
    RESET_CHANNEL : in STD_LOGIC;
    RESET : in STD_LOGIC;
    gt_txresetdone_r3 : in STD_LOGIC;
    gt_rxresetdone_r3 : in STD_LOGIC;
    EN_CHAN_SYNC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_1\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_1\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sys_reset_out_INST_0 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of verify_r_i_1 : label is "soft_lutpair182";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => link_reset_comb_r,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ch_bond_done_dly_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
    port map (
      I0 => RESET,
      I1 => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\,
      I2 => gt_txresetdone_r3,
      I3 => gt_rxresetdone_r3,
      I4 => EN_CHAN_SYNC,
      O => SR(0)
    );
sys_reset_out_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => gt_rxresetdone_r3,
      I1 => gt_txresetdone_r3,
      I2 => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\,
      I3 => RESET,
      O => sys_reset_out
    );
verify_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => RESET_CHANNEL,
      I1 => RESET,
      I2 => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\,
      I3 => gt_txresetdone_r3,
      I4 => gt_rxresetdone_r3,
      O => SS(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_10\ is
  port (
    O1 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    rxfsm_rxresetdone_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_10\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_10\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_10\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => rxfsm_rxresetdone_r,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => O1,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_11\ is
  port (
    O1 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_11\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_11\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_11\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I1,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => O1,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_12\ is
  port (
    O1 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    rx_fsm_reset_done_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_12\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_12\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_12\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => rx_fsm_reset_done_int,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => O1,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_13\ is
  port (
    O1 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_13\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_13\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_13\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => I1,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => O1,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_14\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    rxfsm_data_valid_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    time_out_1us : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    time_out_100us : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    rx_cdrlocked : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    rx_fsm_reset_done_int : in STD_LOGIC;
    I16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_14\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_14\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_14\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[8]_i_6\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_4__0\ : STD_LOGIC;
  signal n_0_reset_time_out_i_5 : STD_LOGIC;
  signal n_0_reset_time_out_reg_i_3 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_2 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reset_time_out_i_4__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_4 : label is "soft_lutpair16";
begin
\FSM_onehot_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAFE"
    )
    port map (
      I0 => I9,
      I1 => \n_0_FSM_onehot_rx_state[1]_i_3\,
      I2 => Q(1),
      I3 => I10,
      I4 => Q(5),
      I5 => Q(0),
      O => D(0)
    );
\FSM_onehot_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033000030883088"
    )
    port map (
      I0 => I11,
      I1 => Q(2),
      I2 => \n_0_FSM_onehot_rx_state[8]_i_12\,
      I3 => Q(4),
      I4 => time_out_wait_bypass_s3,
      I5 => Q(3),
      O => \n_0_FSM_onehot_rx_state[1]_i_3\
    );
\FSM_onehot_rx_state[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => I8,
      I1 => time_out_100us,
      I2 => data_valid_sync,
      O => \n_0_FSM_onehot_rx_state[8]_i_12\
    );
\FSM_onehot_rx_state[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444747"
    )
    port map (
      I0 => rx_cdrlocked,
      I1 => I7,
      I2 => data_valid_sync,
      I3 => I8,
      I4 => time_out_100us,
      O => \n_0_FSM_onehot_rx_state[8]_i_13\
    );
\FSM_onehot_rx_state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCCDDDDFFFFDDDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[8]_i_6\,
      I1 => Q(5),
      I2 => I1,
      I3 => data_valid_sync,
      I4 => I2,
      I5 => I3,
      O => E(0)
    );
\FSM_onehot_rx_state[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
    port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      I3 => I12,
      I4 => I13,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_12\,
      O => D(1)
    );
\FSM_onehot_rx_state_reg[8]_i_6\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_13\,
      I1 => I5,
      O => \n_0_FSM_onehot_rx_state_reg[8]_i_6\,
      S => I4
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => rxfsm_data_valid_r,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => data_valid_sync,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2EEE2"
    )
    port map (
      I0 => I8,
      I1 => I14,
      I2 => n_0_reset_time_out_reg_i_3,
      I3 => I1,
      I4 => \n_0_reset_time_out_i_4__0\,
      I5 => I15,
      O => O1
    );
\reset_time_out_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Q(5),
      I1 => data_valid_sync,
      O => \n_0_reset_time_out_i_4__0\
    );
reset_time_out_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => rx_cdrlocked,
      I1 => I7,
      I2 => rxresetdone_s3,
      I3 => I4,
      I4 => data_valid_sync,
      O => n_0_reset_time_out_i_5
    );
reset_time_out_reg_i_3: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_reset_time_out_i_5,
      I1 => I6,
      O => n_0_reset_time_out_reg_i_3,
      S => I2
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
    port map (
      I0 => rx_fsm_reset_done_int,
      I1 => n_0_rx_fsm_reset_done_int_i_2,
      I2 => I16,
      I3 => n_0_rx_fsm_reset_done_int_i_4,
      I4 => I15,
      O => O2
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC7CFC7C3F3C3F3F"
    )
    port map (
      I0 => time_out_1us,
      I1 => I7,
      I2 => Q(5),
      I3 => I8,
      I4 => time_out_100us,
      I5 => data_valid_sync,
      O => n_0_rx_fsm_reset_done_int_i_2
    );
rx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => data_valid_sync,
      I1 => Q(5),
      I2 => I8,
      I3 => time_out_1us,
      O => n_0_rx_fsm_reset_done_int_i_4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_15\ is
  port (
    O1 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    txfsm_txresetdone_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_15\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_15\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_15\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => txfsm_txresetdone_r,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => O1,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_16\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    CPLLLOCK : in STD_LOGIC;
    init_wait_done : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txresetdone_s3 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    time_out_2ms : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_16\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_16\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_16\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_5\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  signal n_0_reset_time_out_i_2 : STD_LOGIC;
  signal n_0_reset_time_out_i_3 : STD_LOGIC;
  signal n_0_reset_time_out_i_4 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
  O1 <= \^o1\;
\FSM_onehot_tx_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0AFC0AFC0A0C0"
    )
    port map (
      I0 => init_wait_done,
      I1 => I5,
      I2 => I1,
      I3 => I3,
      I4 => time_out_2ms,
      I5 => \^o1\,
      O => \n_0_FSM_onehot_tx_state[7]_i_5\
    );
\FSM_onehot_tx_state_reg[7]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => I4,
      I1 => \n_0_FSM_onehot_tx_state[7]_i_5\,
      O => E(0),
      S => I2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => CPLLLOCK,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => \^o1\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFB8008"
    )
    port map (
      I0 => reset_time_out,
      I1 => n_0_reset_time_out_i_2,
      I2 => I2,
      I3 => I3,
      I4 => n_0_reset_time_out_i_3,
      I5 => I6,
      O => O2
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333333347"
    )
    port map (
      I0 => init_wait_done,
      I1 => I1,
      I2 => \^o1\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(0),
      O => n_0_reset_time_out_i_2
    );
reset_time_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0F00CFCF0F0F"
    )
    port map (
      I0 => n_0_reset_time_out_i_4,
      I1 => txresetdone_s3,
      I2 => I1,
      I3 => mmcm_lock_reclocked,
      I4 => I2,
      I5 => I3,
      O => n_0_reset_time_out_i_3
    );
reset_time_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
    port map (
      I0 => init_wait_done,
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \^o1\,
      O => n_0_reset_time_out_i_4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_17\ is
  port (
    O1 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    time_out_wait_bypass : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_17\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_17\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_17\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => time_out_wait_bypass,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => O1,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_18\ is
  port (
    s_level_out_d3 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    run_phase_alignment_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_18\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_18\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_18\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => run_phase_alignment_int,
      Q => s_level_out_d1_cdc_to,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_19\ is
  port (
    O1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_19\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_19\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_19\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \mmcm_lock_count[9]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of mmcm_lock_reclocked_i_1 : label is "soft_lutpair0";
begin
  O1 <= \^o1\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \<const1>\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => \^o1\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\mmcm_lock_count[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => SR(0)
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => \^o1\,
      I1 => E(0),
      I2 => mmcm_lock_reclocked,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_2\ is
  port (
    s_level_out_d3 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    rx_cc_extend_r2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_2\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_2\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => rx_cc_extend_r2,
      Q => s_level_out_d1_cdc_to,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_20\ is
  port (
    O1 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_RESETDONE_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_20\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_20\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_20\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : STD_LOGIC;
  signal \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => TX_RESETDONE_OUT,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\,
      Q => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\,
      Q => O1,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_cdc_sync__parameterized0_8\ is
  port (
    s_level_out_d3 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    rx_cc_extend_r2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_cdc_sync__parameterized0_8\ : entity is "video_mgt_cdc_sync";
end \video_mgtvideo_mgt_cdc_sync__parameterized0_8\;

architecture STRUCTURE of \video_mgtvideo_mgt_cdc_sync__parameterized0_8\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is true;
  attribute shift_extract : string;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\ : label is "no";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is true;
  attribute shift_extract of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\ : label is "no";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => rx_cc_extend_r2,
      Q => s_level_out_d1_cdc_to,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => \<const0>\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_gt__parameterized0\ is
  port (
    PLLLKDET_OUT_LANE1 : out STD_LOGIC;
    GT1_CPLLREFCLKLOST_OUT : out STD_LOGIC;
    DRPRDY_OUT_LANE1 : out STD_LOGIC;
    TXN : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXP : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_RXBYTEREALIGN_OUT : out STD_LOGIC;
    O26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_RXRESETDONE_OUT : out STD_LOGIC;
    GT1_TXRESETDONE_OUT : out STD_LOGIC;
    DRPDO_OUT_LANE1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT1_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GT1_RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GT1_RXDISPERR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    hard_err_gt0_0 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    GT1_CPLLRESET_IN : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    DRPEN_IN_LANE1 : in STD_LOGIC;
    DRPWE_IN_LANE1 : in STD_LOGIC;
    GT_REFCLK1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_GTTXRESET_IN : in STD_LOGIC;
    RXN : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXP : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    GT0_RXDFEAGCHOLD_IN : in STD_LOGIC;
    ENMCOMMAALIGN_IN_LANE1 : in STD_LOGIC;
    GT1_RXPOLARITY_IN : in STD_LOGIC;
    GT1_RXUSERRDY_IN : in STD_LOGIC;
    SYNC_CLK : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    POWER_DOWN : in STD_LOGIC;
    GT1_TXUSERRDY_IN : in STD_LOGIC;
    DRPDI_IN_LANE1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LOOPBACK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXCHBONDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    GT1_TXDATA_IN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GT1_TXCHARISK_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DRPADDR_IN_LANE1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    GT0_CPLLREFCLKLOST_OUT : in STD_LOGIC;
    PLLLKDET_OUT : in STD_LOGIC;
    I10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_gt__parameterized0\ : entity is "video_mgt_gt";
end \video_mgtvideo_mgt_gt__parameterized0\;

architecture STRUCTURE of \video_mgtvideo_mgt_gt__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^gt1_cpllrefclklost_out\ : STD_LOGIC;
  signal \^gt1_rxbyterealign_out\ : STD_LOGIC;
  signal \^gt1_rxdata_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gt1_rxdisperr_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^plllkdet_out_lane1\ : STD_LOGIC;
  signal RXBUFERR_OUT_LANE1 : STD_LOGIC;
  signal \^rxcharisk\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RXDISPERR_OUT_LANE1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal RXNOTINTABLE_OUT_LANE1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXBUFERR_OUT_LANE1 : STD_LOGIC;
  signal n_0_gtxe2_i : STD_LOGIC;
  signal n_11_gtxe2_i : STD_LOGIC;
  signal n_12_gtxe2_i : STD_LOGIC;
  signal n_14_gtxe2_i : STD_LOGIC;
  signal n_16_gtxe2_i : STD_LOGIC;
  signal n_170_gtxe2_i : STD_LOGIC;
  signal n_171_gtxe2_i : STD_LOGIC;
  signal n_172_gtxe2_i : STD_LOGIC;
  signal n_173_gtxe2_i : STD_LOGIC;
  signal n_174_gtxe2_i : STD_LOGIC;
  signal n_175_gtxe2_i : STD_LOGIC;
  signal n_176_gtxe2_i : STD_LOGIC;
  signal n_177_gtxe2_i : STD_LOGIC;
  signal n_178_gtxe2_i : STD_LOGIC;
  signal n_179_gtxe2_i : STD_LOGIC;
  signal n_180_gtxe2_i : STD_LOGIC;
  signal n_181_gtxe2_i : STD_LOGIC;
  signal n_182_gtxe2_i : STD_LOGIC;
  signal n_183_gtxe2_i : STD_LOGIC;
  signal n_184_gtxe2_i : STD_LOGIC;
  signal n_23_gtxe2_i : STD_LOGIC;
  signal n_27_gtxe2_i : STD_LOGIC;
  signal n_37_gtxe2_i : STD_LOGIC;
  signal n_38_gtxe2_i : STD_LOGIC;
  signal n_39_gtxe2_i : STD_LOGIC;
  signal n_4_gtxe2_i : STD_LOGIC;
  signal n_78_gtxe2_i : STD_LOGIC;
  signal n_79_gtxe2_i : STD_LOGIC;
  signal n_81_gtxe2_i : STD_LOGIC;
  signal n_83_gtxe2_i : STD_LOGIC;
  signal n_84_gtxe2_i : STD_LOGIC;
  signal n_91_gtxe2_i : STD_LOGIC;
  signal n_92_gtxe2_i : STD_LOGIC;
  signal n_93_gtxe2_i : STD_LOGIC;
  signal n_94_gtxe2_i : STD_LOGIC;
  signal n_95_gtxe2_i : STD_LOGIC;
  signal n_9_gtxe2_i : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
  GT1_CPLLREFCLKLOST_OUT <= \^gt1_cpllrefclklost_out\;
  GT1_RXBYTEREALIGN_OUT <= \^gt1_rxbyterealign_out\;
  GT1_RXDATA_OUT(31 downto 0) <= \^gt1_rxdata_out\(31 downto 0);
  GT1_RXDISPERR_OUT(1 downto 0) <= \^gt1_rxdisperr_out\(1 downto 0);
  PLLLKDET_OUT_LANE1 <= \^plllkdet_out_lane1\;
  RXCHARISK(3 downto 0) <= \^rxcharisk\(3 downto 0);
\FSM_onehot_tx_state[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^gt1_cpllrefclklost_out\,
      I1 => GT0_CPLLREFCLKLOST_OUT,
      O => O11
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\got_a_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^gt1_rxdata_out\(5),
      I1 => \^gt1_rxdata_out\(4),
      I2 => \^gt1_rxdata_out\(6),
      I3 => \^gt1_rxdata_out\(7),
      O => O9(7)
    );
\got_a_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^gt1_rxdata_out\(3),
      I1 => \^gt1_rxdata_out\(2),
      I2 => \^gt1_rxdata_out\(1),
      I3 => \^gt1_rxdata_out\(0),
      O => O9(6)
    );
\got_a_d_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^gt1_rxdata_out\(13),
      I1 => \^gt1_rxdata_out\(12),
      I2 => \^gt1_rxdata_out\(14),
      I3 => \^gt1_rxdata_out\(15),
      O => O9(5)
    );
\got_a_d_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^gt1_rxdata_out\(11),
      I1 => \^gt1_rxdata_out\(10),
      I2 => \^gt1_rxdata_out\(9),
      I3 => \^gt1_rxdata_out\(8),
      O => O9(4)
    );
\got_a_d_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^gt1_rxdata_out\(21),
      I1 => \^gt1_rxdata_out\(20),
      I2 => \^gt1_rxdata_out\(22),
      I3 => \^gt1_rxdata_out\(23),
      O => O9(3)
    );
\got_a_d_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^gt1_rxdata_out\(19),
      I1 => \^gt1_rxdata_out\(18),
      I2 => \^gt1_rxdata_out\(17),
      I3 => \^gt1_rxdata_out\(16),
      O => O9(2)
    );
\got_a_d_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^gt1_rxdata_out\(29),
      I1 => \^gt1_rxdata_out\(28),
      I2 => \^gt1_rxdata_out\(30),
      I3 => \^gt1_rxdata_out\(31),
      O => O9(1)
    );
\got_a_d_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^gt1_rxdata_out\(27),
      I1 => \^gt1_rxdata_out\(26),
      I2 => \^gt1_rxdata_out\(25),
      I3 => \^gt1_rxdata_out\(24),
      O => O9(0)
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"0001",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"0000",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 35,
      CLK_COR_MIN_LAT => 28,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0111110111",
      CLK_COR_SEQ_1_4 => B"0111110111",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 4,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF20400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"3010D90C",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
    port map (
      CFGRESET => \<const0>\,
      CLKRSVD(3) => \<const0>\,
      CLKRSVD(2) => \<const0>\,
      CLKRSVD(1) => \<const0>\,
      CLKRSVD(0) => \<const0>\,
      CPLLFBCLKLOST => n_0_gtxe2_i,
      CPLLLOCK => \^plllkdet_out_lane1\,
      CPLLLOCKDETCLK => init_clk_in,
      CPLLLOCKEN => \<const1>\,
      CPLLPD => \<const0>\,
      CPLLREFCLKLOST => \^gt1_cpllrefclklost_out\,
      CPLLREFCLKSEL(2) => \<const0>\,
      CPLLREFCLKSEL(1) => \<const0>\,
      CPLLREFCLKSEL(0) => \<const1>\,
      CPLLRESET => GT1_CPLLRESET_IN,
      DMONITOROUT(7) => n_177_gtxe2_i,
      DMONITOROUT(6) => n_178_gtxe2_i,
      DMONITOROUT(5) => n_179_gtxe2_i,
      DMONITOROUT(4) => n_180_gtxe2_i,
      DMONITOROUT(3) => n_181_gtxe2_i,
      DMONITOROUT(2) => n_182_gtxe2_i,
      DMONITOROUT(1) => n_183_gtxe2_i,
      DMONITOROUT(0) => n_184_gtxe2_i,
      DRPADDR(8 downto 0) => DRPADDR_IN_LANE1(8 downto 0),
      DRPCLK => drpclk_in,
      DRPDI(15 downto 0) => DRPDI_IN_LANE1(15 downto 0),
      DRPDO(15 downto 0) => DRPDO_OUT_LANE1(15 downto 0),
      DRPEN => DRPEN_IN_LANE1,
      DRPRDY => DRPRDY_OUT_LANE1,
      DRPWE => DRPWE_IN_LANE1,
      EYESCANDATAERROR => n_4_gtxe2_i,
      EYESCANMODE => \<const0>\,
      EYESCANRESET => \<const0>\,
      EYESCANTRIGGER => \<const0>\,
      GTGREFCLK => \<const0>\,
      GTNORTHREFCLK0 => \<const0>\,
      GTNORTHREFCLK1 => \<const0>\,
      GTREFCLK0 => GT_REFCLK1,
      GTREFCLK1 => \<const0>\,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => \<const0>\,
      GTRSVD(15) => \<const0>\,
      GTRSVD(14) => \<const0>\,
      GTRSVD(13) => \<const0>\,
      GTRSVD(12) => \<const0>\,
      GTRSVD(11) => \<const0>\,
      GTRSVD(10) => \<const0>\,
      GTRSVD(9) => \<const0>\,
      GTRSVD(8) => \<const0>\,
      GTRSVD(7) => \<const0>\,
      GTRSVD(6) => \<const0>\,
      GTRSVD(5) => \<const0>\,
      GTRSVD(4) => \<const0>\,
      GTRSVD(3) => \<const0>\,
      GTRSVD(2) => \<const0>\,
      GTRSVD(1) => \<const0>\,
      GTRSVD(0) => \<const0>\,
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => \<const0>\,
      GTSOUTHREFCLK1 => \<const0>\,
      GTTXRESET => GT1_GTTXRESET_IN,
      GTXRXN => RXN(0),
      GTXRXP => RXP(0),
      GTXTXN => TXN(0),
      GTXTXP => TXP(0),
      LOOPBACK(2 downto 0) => LOOPBACK(2 downto 0),
      PCSRSVDIN(15) => \<const0>\,
      PCSRSVDIN(14) => \<const0>\,
      PCSRSVDIN(13) => \<const0>\,
      PCSRSVDIN(12) => \<const0>\,
      PCSRSVDIN(11) => \<const0>\,
      PCSRSVDIN(10) => \<const0>\,
      PCSRSVDIN(9) => \<const0>\,
      PCSRSVDIN(8) => \<const0>\,
      PCSRSVDIN(7) => \<const0>\,
      PCSRSVDIN(6) => \<const0>\,
      PCSRSVDIN(5) => \<const0>\,
      PCSRSVDIN(4) => \<const0>\,
      PCSRSVDIN(3) => \<const0>\,
      PCSRSVDIN(2) => \<const0>\,
      PCSRSVDIN(1) => \<const0>\,
      PCSRSVDIN(0) => \<const0>\,
      PCSRSVDIN2(4) => \<const0>\,
      PCSRSVDIN2(3) => \<const0>\,
      PCSRSVDIN2(2) => \<const0>\,
      PCSRSVDIN2(1) => \<const0>\,
      PCSRSVDIN2(0) => \<const0>\,
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4) => \<const0>\,
      PMARSVDIN(3) => \<const0>\,
      PMARSVDIN(2) => \<const0>\,
      PMARSVDIN(1) => \<const0>\,
      PMARSVDIN(0) => \<const0>\,
      PMARSVDIN2(4) => \<const0>\,
      PMARSVDIN2(3) => \<const0>\,
      PMARSVDIN2(2) => \<const0>\,
      PMARSVDIN2(1) => \<const0>\,
      PMARSVDIN2(0) => \<const0>\,
      QPLLCLK => gt_qpllclk_quad1_in,
      QPLLREFCLK => gt_qpllrefclk_quad1_in,
      RESETOVRD => \<const0>\,
      RX8B10BEN => \<const1>\,
      RXBUFRESET => \<const0>\,
      RXBUFSTATUS(2) => RXBUFERR_OUT_LANE1,
      RXBUFSTATUS(1) => n_83_gtxe2_i,
      RXBUFSTATUS(0) => n_84_gtxe2_i,
      RXBYTEISALIGNED => n_9_gtxe2_i,
      RXBYTEREALIGN => \^gt1_rxbyterealign_out\,
      RXCDRFREQRESET => \<const0>\,
      RXCDRHOLD => \<const0>\,
      RXCDRLOCK => n_11_gtxe2_i,
      RXCDROVRDEN => \<const0>\,
      RXCDRRESET => \<const0>\,
      RXCDRRESETRSV => \<const0>\,
      RXCHANBONDSEQ => n_12_gtxe2_i,
      RXCHANISALIGNED => O26(0),
      RXCHANREALIGN => n_14_gtxe2_i,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3 downto 0) => GT1_RXCHARISCOMMA_OUT(3 downto 0),
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => \^rxcharisk\(3 downto 0),
      RXCHBONDEN => \<const1>\,
      RXCHBONDI(4 downto 0) => RXCHBONDO(4 downto 0),
      RXCHBONDLEVEL(2) => \<const0>\,
      RXCHBONDLEVEL(1) => \<const0>\,
      RXCHBONDLEVEL(0) => \<const0>\,
      RXCHBONDMASTER => \<const0>\,
      RXCHBONDO(4) => n_91_gtxe2_i,
      RXCHBONDO(3) => n_92_gtxe2_i,
      RXCHBONDO(2) => n_93_gtxe2_i,
      RXCHBONDO(1) => n_94_gtxe2_i,
      RXCHBONDO(0) => n_95_gtxe2_i,
      RXCHBONDSLAVE => \<const1>\,
      RXCLKCORCNT(1) => n_78_gtxe2_i,
      RXCLKCORCNT(0) => n_79_gtxe2_i,
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => n_16_gtxe2_i,
      RXCOMMADETEN => \<const1>\,
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => \^gt1_rxdata_out\(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => \<const0>\,
      RXDFEAGCHOLD => GT0_RXDFEAGCHOLD_IN,
      RXDFEAGCOVRDEN => \<const0>\,
      RXDFECM1EN => \<const0>\,
      RXDFELFHOLD => GT0_RXDFEAGCHOLD_IN,
      RXDFELFOVRDEN => \<const1>\,
      RXDFELPMRESET => \<const0>\,
      RXDFETAP2HOLD => \<const0>\,
      RXDFETAP2OVRDEN => \<const0>\,
      RXDFETAP3HOLD => \<const0>\,
      RXDFETAP3OVRDEN => \<const0>\,
      RXDFETAP4HOLD => \<const0>\,
      RXDFETAP4OVRDEN => \<const0>\,
      RXDFETAP5HOLD => \<const0>\,
      RXDFETAP5OVRDEN => \<const0>\,
      RXDFEUTHOLD => \<const0>\,
      RXDFEUTOVRDEN => \<const0>\,
      RXDFEVPHOLD => \<const0>\,
      RXDFEVPOVRDEN => \<const0>\,
      RXDFEVSEN => \<const0>\,
      RXDFEXYDEN => \<const1>\,
      RXDFEXYDHOLD => \<const0>\,
      RXDFEXYDOVRDEN => \<const0>\,
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 2) => RXDISPERR_OUT_LANE1(3 downto 2),
      RXDISPERR(1 downto 0) => \^gt1_rxdisperr_out\(1 downto 0),
      RXDLYBYPASS => \<const1>\,
      RXDLYEN => \<const0>\,
      RXDLYOVRDEN => \<const0>\,
      RXDLYSRESET => \<const0>\,
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => \<const1>\,
      RXELECIDLEMODE(0) => \<const1>\,
      RXGEARBOXSLIP => \<const0>\,
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => \<const0>\,
      RXLPMHFHOLD => \<const0>\,
      RXLPMHFOVRDEN => \<const0>\,
      RXLPMLFHOLD => \<const0>\,
      RXLPMLFKLOVRDEN => \<const0>\,
      RXMCOMMAALIGNEN => ENMCOMMAALIGN_IN_LANE1,
      RXMONITOROUT(6) => n_170_gtxe2_i,
      RXMONITOROUT(5) => n_171_gtxe2_i,
      RXMONITOROUT(4) => n_172_gtxe2_i,
      RXMONITOROUT(3) => n_173_gtxe2_i,
      RXMONITOROUT(2) => n_174_gtxe2_i,
      RXMONITOROUT(1) => n_175_gtxe2_i,
      RXMONITOROUT(0) => n_176_gtxe2_i,
      RXMONITORSEL(1) => \<const0>\,
      RXMONITORSEL(0) => \<const0>\,
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => RXNOTINTABLE_OUT_LANE1(3 downto 0),
      RXOOBRESET => \<const0>\,
      RXOSHOLD => \<const0>\,
      RXOSOVRDEN => \<const0>\,
      RXOUTCLK => n_23_gtxe2_i,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => \<const0>\,
      RXOUTCLKSEL(1) => \<const1>\,
      RXOUTCLKSEL(0) => \<const0>\,
      RXPCOMMAALIGNEN => ENMCOMMAALIGN_IN_LANE1,
      RXPCSRESET => \<const0>\,
      RXPD(1) => POWER_DOWN,
      RXPD(0) => POWER_DOWN,
      RXPHALIGN => \<const0>\,
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => \<const0>\,
      RXPHDLYPD => \<const0>\,
      RXPHDLYRESET => \<const0>\,
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => \<const0>\,
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => \<const0>\,
      RXPOLARITY => GT1_RXPOLARITY_IN,
      RXPRBSCNTRESET => \<const0>\,
      RXPRBSERR => n_27_gtxe2_i,
      RXPRBSSEL(2) => \<const0>\,
      RXPRBSSEL(1) => \<const0>\,
      RXPRBSSEL(0) => \<const0>\,
      RXQPIEN => \<const0>\,
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2) => \<const0>\,
      RXRATE(1) => \<const0>\,
      RXRATE(0) => \<const0>\,
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => GT1_RXRESETDONE_OUT,
      RXSLIDE => \<const0>\,
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1) => \<const0>\,
      RXSYSCLKSEL(0) => \<const0>\,
      RXUSERRDY => GT1_RXUSERRDY_IN,
      RXUSRCLK => SYNC_CLK,
      RXUSRCLK2 => user_clk,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => \<const0>\,
      TSTIN(19) => \<const1>\,
      TSTIN(18) => \<const1>\,
      TSTIN(17) => \<const1>\,
      TSTIN(16) => \<const1>\,
      TSTIN(15) => \<const1>\,
      TSTIN(14) => \<const1>\,
      TSTIN(13) => \<const1>\,
      TSTIN(12) => \<const1>\,
      TSTIN(11) => \<const1>\,
      TSTIN(10) => \<const1>\,
      TSTIN(9) => \<const1>\,
      TSTIN(8) => \<const1>\,
      TSTIN(7) => \<const1>\,
      TSTIN(6) => \<const1>\,
      TSTIN(5) => \<const1>\,
      TSTIN(4) => \<const1>\,
      TSTIN(3) => \<const1>\,
      TSTIN(2) => \<const1>\,
      TSTIN(1) => \<const1>\,
      TSTIN(0) => \<const1>\,
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7) => \<const0>\,
      TX8B10BBYPASS(6) => \<const0>\,
      TX8B10BBYPASS(5) => \<const0>\,
      TX8B10BBYPASS(4) => \<const0>\,
      TX8B10BBYPASS(3) => \<const0>\,
      TX8B10BBYPASS(2) => \<const0>\,
      TX8B10BBYPASS(1) => \<const0>\,
      TX8B10BBYPASS(0) => \<const0>\,
      TX8B10BEN => \<const1>\,
      TXBUFDIFFCTRL(2) => \<const1>\,
      TXBUFDIFFCTRL(1) => \<const0>\,
      TXBUFDIFFCTRL(0) => \<const0>\,
      TXBUFSTATUS(1) => TXBUFERR_OUT_LANE1,
      TXBUFSTATUS(0) => n_81_gtxe2_i,
      TXCHARDISPMODE(7) => \<const0>\,
      TXCHARDISPMODE(6) => \<const0>\,
      TXCHARDISPMODE(5) => \<const0>\,
      TXCHARDISPMODE(4) => \<const0>\,
      TXCHARDISPMODE(3) => \<const0>\,
      TXCHARDISPMODE(2) => \<const0>\,
      TXCHARDISPMODE(1) => \<const0>\,
      TXCHARDISPMODE(0) => \<const0>\,
      TXCHARDISPVAL(7) => \<const0>\,
      TXCHARDISPVAL(6) => \<const0>\,
      TXCHARDISPVAL(5) => \<const0>\,
      TXCHARDISPVAL(4) => \<const0>\,
      TXCHARDISPVAL(3) => \<const0>\,
      TXCHARDISPVAL(2) => \<const0>\,
      TXCHARDISPVAL(1) => \<const0>\,
      TXCHARDISPVAL(0) => \<const0>\,
      TXCHARISK(7) => \<const0>\,
      TXCHARISK(6) => \<const0>\,
      TXCHARISK(5) => \<const0>\,
      TXCHARISK(4) => \<const0>\,
      TXCHARISK(3 downto 0) => GT1_TXCHARISK_IN(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => \<const0>\,
      TXCOMSAS => \<const0>\,
      TXCOMWAKE => \<const0>\,
      TXDATA(63) => \<const0>\,
      TXDATA(62) => \<const0>\,
      TXDATA(61) => \<const0>\,
      TXDATA(60) => \<const0>\,
      TXDATA(59) => \<const0>\,
      TXDATA(58) => \<const0>\,
      TXDATA(57) => \<const0>\,
      TXDATA(56) => \<const0>\,
      TXDATA(55) => \<const0>\,
      TXDATA(54) => \<const0>\,
      TXDATA(53) => \<const0>\,
      TXDATA(52) => \<const0>\,
      TXDATA(51) => \<const0>\,
      TXDATA(50) => \<const0>\,
      TXDATA(49) => \<const0>\,
      TXDATA(48) => \<const0>\,
      TXDATA(47) => \<const0>\,
      TXDATA(46) => \<const0>\,
      TXDATA(45) => \<const0>\,
      TXDATA(44) => \<const0>\,
      TXDATA(43) => \<const0>\,
      TXDATA(42) => \<const0>\,
      TXDATA(41) => \<const0>\,
      TXDATA(40) => \<const0>\,
      TXDATA(39) => \<const0>\,
      TXDATA(38) => \<const0>\,
      TXDATA(37) => \<const0>\,
      TXDATA(36) => \<const0>\,
      TXDATA(35) => \<const0>\,
      TXDATA(34) => \<const0>\,
      TXDATA(33) => \<const0>\,
      TXDATA(32) => \<const0>\,
      TXDATA(31 downto 0) => GT1_TXDATA_IN(31 downto 0),
      TXDEEMPH => \<const0>\,
      TXDETECTRX => \<const0>\,
      TXDIFFCTRL(3) => \<const1>\,
      TXDIFFCTRL(2) => \<const0>\,
      TXDIFFCTRL(1) => \<const0>\,
      TXDIFFCTRL(0) => \<const0>\,
      TXDIFFPD => \<const0>\,
      TXDLYBYPASS => \<const1>\,
      TXDLYEN => \<const0>\,
      TXDLYHOLD => \<const0>\,
      TXDLYOVRDEN => \<const0>\,
      TXDLYSRESET => \<const0>\,
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => \<const0>\,
      TXELECIDLE => POWER_DOWN,
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => \<const0>\,
      TXHEADER(1) => \<const0>\,
      TXHEADER(0) => \<const0>\,
      TXINHIBIT => \<const0>\,
      TXMAINCURSOR(6) => \<const0>\,
      TXMAINCURSOR(5) => \<const0>\,
      TXMAINCURSOR(4) => \<const0>\,
      TXMAINCURSOR(3) => \<const0>\,
      TXMAINCURSOR(2) => \<const0>\,
      TXMAINCURSOR(1) => \<const0>\,
      TXMAINCURSOR(0) => \<const0>\,
      TXMARGIN(2) => \<const0>\,
      TXMARGIN(1) => \<const0>\,
      TXMARGIN(0) => \<const0>\,
      TXOUTCLK => n_37_gtxe2_i,
      TXOUTCLKFABRIC => n_38_gtxe2_i,
      TXOUTCLKPCS => n_39_gtxe2_i,
      TXOUTCLKSEL(2) => \<const0>\,
      TXOUTCLKSEL(1) => \<const1>\,
      TXOUTCLKSEL(0) => \<const0>\,
      TXPCSRESET => \<const0>\,
      TXPD(1) => POWER_DOWN,
      TXPD(0) => POWER_DOWN,
      TXPDELECIDLEMODE => \<const0>\,
      TXPHALIGN => \<const0>\,
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => \<const0>\,
      TXPHDLYPD => \<const0>\,
      TXPHDLYRESET => \<const0>\,
      TXPHDLYTSTCLK => \<const0>\,
      TXPHINIT => \<const0>\,
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => \<const0>\,
      TXPISOPD => \<const0>\,
      TXPMARESET => \<const0>\,
      TXPOLARITY => \<const0>\,
      TXPOSTCURSOR(4) => \<const0>\,
      TXPOSTCURSOR(3) => \<const0>\,
      TXPOSTCURSOR(2) => \<const0>\,
      TXPOSTCURSOR(1) => \<const0>\,
      TXPOSTCURSOR(0) => \<const0>\,
      TXPOSTCURSORINV => \<const0>\,
      TXPRBSFORCEERR => \<const0>\,
      TXPRBSSEL(2) => \<const0>\,
      TXPRBSSEL(1) => \<const0>\,
      TXPRBSSEL(0) => \<const0>\,
      TXPRECURSOR(4) => \<const0>\,
      TXPRECURSOR(3) => \<const0>\,
      TXPRECURSOR(2) => \<const0>\,
      TXPRECURSOR(1) => \<const0>\,
      TXPRECURSOR(0) => \<const0>\,
      TXPRECURSORINV => \<const0>\,
      TXQPIBIASEN => \<const0>\,
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => \<const0>\,
      TXQPIWEAKPUP => \<const0>\,
      TXRATE(2) => \<const0>\,
      TXRATE(1) => \<const0>\,
      TXRATE(0) => \<const0>\,
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => GT1_TXRESETDONE_OUT,
      TXSEQUENCE(6) => \<const0>\,
      TXSEQUENCE(5) => \<const0>\,
      TXSEQUENCE(4) => \<const0>\,
      TXSEQUENCE(3) => \<const0>\,
      TXSEQUENCE(2) => \<const0>\,
      TXSEQUENCE(1) => \<const0>\,
      TXSEQUENCE(0) => \<const0>\,
      TXSTARTSEQ => \<const0>\,
      TXSWING => \<const0>\,
      TXSYSCLKSEL(1) => \<const0>\,
      TXSYSCLKSEL(0) => \<const0>\,
      TXUSERRDY => GT1_TXUSERRDY_IN,
      TXUSRCLK => SYNC_CLK,
      TXUSRCLK2 => user_clk
    );
\hard_err_gt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => RXBUFERR_OUT_LANE1,
      I1 => TXBUFERR_OUT_LANE1,
      I2 => \^gt1_rxbyterealign_out\,
      O => hard_err_gt0_0
    );
\reset_count_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => RXDISPERR_OUT_LANE1(2),
      I1 => RXNOTINTABLE_OUT_LANE1(3),
      I2 => RXNOTINTABLE_OUT_LANE1(1),
      I3 => RXNOTINTABLE_OUT_LANE1(2),
      I4 => RXDISPERR_OUT_LANE1(3),
      I5 => RXNOTINTABLE_OUT_LANE1(0),
      O => O21
    );
\soft_err_r[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^gt1_rxdisperr_out\(0),
      I1 => RXNOTINTABLE_OUT_LANE1(0),
      O => O16
    );
\soft_err_r[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^gt1_rxdisperr_out\(1),
      I1 => RXNOTINTABLE_OUT_LANE1(1),
      O => O17
    );
\soft_err_r[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RXDISPERR_OUT_LANE1(2),
      I1 => RXNOTINTABLE_OUT_LANE1(2),
      O => O18
    );
\soft_err_r[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RXNOTINTABLE_OUT_LANE1(3),
      I1 => RXDISPERR_OUT_LANE1(3),
      O => O19
    );
tx_lock_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^plllkdet_out_lane1\,
      I1 => PLLLKDET_OUT,
      O => tx_lock
    );
\video_mgt_sym_dec_4byte_i/left_align_select_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAFB10114010"
    )
    port map (
      I0 => I10,
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(2),
      I3 => \^rxcharisk\(1),
      I4 => \^rxcharisk\(3),
      I5 => I5,
      O => O24
    );
\video_mgt_sym_dec_4byte_i/left_align_select_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFEB10110500"
    )
    port map (
      I0 => I10,
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(2),
      I3 => \^rxcharisk\(1),
      I4 => \^rxcharisk\(3),
      I5 => I4,
      O => O25
    );
\word_aligned_control_bits_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxcharisk\(1),
      I1 => I6(0),
      I2 => I4,
      I3 => \^rxcharisk\(0),
      I4 => I5,
      I5 => \^rxcharisk\(2),
      O => O6
    );
\word_aligned_control_bits_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(0),
      I2 => I4,
      I3 => \^rxcharisk\(1),
      I4 => I5,
      I5 => \^rxcharisk\(3),
      O => O5
    );
\word_aligned_data_r[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(15),
      I1 => \^gt1_rxdata_out\(7),
      I2 => I5,
      I3 => I7(7),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(23),
      O => O7(7)
    );
\word_aligned_data_r[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(14),
      I1 => \^gt1_rxdata_out\(6),
      I2 => I5,
      I3 => I7(6),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(22),
      O => O7(6)
    );
\word_aligned_data_r[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(13),
      I1 => \^gt1_rxdata_out\(5),
      I2 => I5,
      I3 => I7(5),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(21),
      O => O7(5)
    );
\word_aligned_data_r[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(12),
      I1 => \^gt1_rxdata_out\(4),
      I2 => I5,
      I3 => I7(4),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(20),
      O => O7(4)
    );
\word_aligned_data_r[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(11),
      I1 => \^gt1_rxdata_out\(3),
      I2 => I5,
      I3 => I7(3),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(19),
      O => O7(3)
    );
\word_aligned_data_r[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(10),
      I1 => \^gt1_rxdata_out\(2),
      I2 => I5,
      I3 => I7(2),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(18),
      O => O7(2)
    );
\word_aligned_data_r[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(9),
      I1 => \^gt1_rxdata_out\(1),
      I2 => I5,
      I3 => I7(1),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(17),
      O => O7(1)
    );
\word_aligned_data_r[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(8),
      I1 => \^gt1_rxdata_out\(0),
      I2 => I5,
      I3 => I7(0),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(16),
      O => O7(0)
    );
\word_aligned_data_r[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(23),
      I1 => \^gt1_rxdata_out\(15),
      I2 => I5,
      I3 => \^gt1_rxdata_out\(7),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(31),
      O => O8(7)
    );
\word_aligned_data_r[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(22),
      I1 => \^gt1_rxdata_out\(14),
      I2 => I5,
      I3 => \^gt1_rxdata_out\(6),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(30),
      O => O8(6)
    );
\word_aligned_data_r[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(21),
      I1 => \^gt1_rxdata_out\(13),
      I2 => I5,
      I3 => \^gt1_rxdata_out\(5),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(29),
      O => O8(5)
    );
\word_aligned_data_r[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(20),
      I1 => \^gt1_rxdata_out\(12),
      I2 => I5,
      I3 => \^gt1_rxdata_out\(4),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(28),
      O => O8(4)
    );
\word_aligned_data_r[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(19),
      I1 => \^gt1_rxdata_out\(11),
      I2 => I5,
      I3 => \^gt1_rxdata_out\(3),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(27),
      O => O8(3)
    );
\word_aligned_data_r[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(18),
      I1 => \^gt1_rxdata_out\(10),
      I2 => I5,
      I3 => \^gt1_rxdata_out\(2),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(26),
      O => O8(2)
    );
\word_aligned_data_r[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(17),
      I1 => \^gt1_rxdata_out\(9),
      I2 => I5,
      I3 => \^gt1_rxdata_out\(1),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(25),
      O => O8(1)
    );
\word_aligned_data_r[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt1_rxdata_out\(16),
      I1 => \^gt1_rxdata_out\(8),
      I2 => I5,
      I3 => \^gt1_rxdata_out\(0),
      I4 => I4,
      I5 => \^gt1_rxdata_out\(24),
      O => O8(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_gt__parameterized0_9\ is
  port (
    PLLLKDET_OUT : out STD_LOGIC;
    GT0_CPLLREFCLKLOST_OUT : out STD_LOGIC;
    DRPRDY_OUT : out STD_LOGIC;
    TXN : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXP : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_RXBYTEREALIGN_OUT : out STD_LOGIC;
    O26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_RXRESETDONE_OUT : out STD_LOGIC;
    TX_OUT_CLK : out STD_LOGIC;
    GT0_TXRESETDONE_OUT : out STD_LOGIC;
    DRPDO_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXCHBONDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    GT0_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GT0_RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    GT0_RXDISPERR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC;
    CPLLLOCK : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    GT1_CPLLRESET_IN : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    DRPEN_IN : in STD_LOGIC;
    DRPWE_IN : in STD_LOGIC;
    GT_REFCLK1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_GTTXRESET_IN : in STD_LOGIC;
    RXN : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXP : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    GT0_RXCHBONDEN_IN : in STD_LOGIC;
    GT0_RXDFEAGCHOLD_IN : in STD_LOGIC;
    ENMCOMMAALIGN_IN : in STD_LOGIC;
    GT0_RXPOLARITY_IN : in STD_LOGIC;
    GT1_RXUSERRDY_IN : in STD_LOGIC;
    SYNC_CLK : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    POWER_DOWN : in STD_LOGIC;
    GT1_TXUSERRDY_IN : in STD_LOGIC;
    DRPDI_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LOOPBACK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_TXDATA_IN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GT0_TXCHARISK_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DRPADDR_IN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    GT1_CPLLREFCLKLOST_OUT : in STD_LOGIC;
    adapt_count_reset : in STD_LOGIC;
    rx_cdrlocked : in STD_LOGIC;
    I8 : in STD_LOGIC;
    PLLLKDET_OUT_LANE1 : in STD_LOGIC;
    I9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_gt__parameterized0_9\ : entity is "video_mgt_gt";
end \video_mgtvideo_mgt_gt__parameterized0_9\;

architecture STRUCTURE of \video_mgtvideo_mgt_gt__parameterized0_9\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^gt0_cpllrefclklost_out\ : STD_LOGIC;
  signal \^gt0_rxbyterealign_out\ : STD_LOGIC;
  signal \^gt0_rxdata_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gt0_rxdisperr_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^plllkdet_out\ : STD_LOGIC;
  signal RXBUFERR_OUT : STD_LOGIC;
  signal \^rxcharisk\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RXDISPERR_OUT : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal RXNOTINTABLE_OUT : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXBUFERR_OUT : STD_LOGIC;
  signal n_0_gtxe2_i : STD_LOGIC;
  signal n_11_gtxe2_i : STD_LOGIC;
  signal n_12_gtxe2_i : STD_LOGIC;
  signal n_14_gtxe2_i : STD_LOGIC;
  signal n_16_gtxe2_i : STD_LOGIC;
  signal n_170_gtxe2_i : STD_LOGIC;
  signal n_171_gtxe2_i : STD_LOGIC;
  signal n_172_gtxe2_i : STD_LOGIC;
  signal n_173_gtxe2_i : STD_LOGIC;
  signal n_174_gtxe2_i : STD_LOGIC;
  signal n_175_gtxe2_i : STD_LOGIC;
  signal n_176_gtxe2_i : STD_LOGIC;
  signal n_177_gtxe2_i : STD_LOGIC;
  signal n_178_gtxe2_i : STD_LOGIC;
  signal n_179_gtxe2_i : STD_LOGIC;
  signal n_180_gtxe2_i : STD_LOGIC;
  signal n_181_gtxe2_i : STD_LOGIC;
  signal n_182_gtxe2_i : STD_LOGIC;
  signal n_183_gtxe2_i : STD_LOGIC;
  signal n_184_gtxe2_i : STD_LOGIC;
  signal n_23_gtxe2_i : STD_LOGIC;
  signal n_27_gtxe2_i : STD_LOGIC;
  signal n_38_gtxe2_i : STD_LOGIC;
  signal n_39_gtxe2_i : STD_LOGIC;
  signal n_4_gtxe2_i : STD_LOGIC;
  signal n_78_gtxe2_i : STD_LOGIC;
  signal n_79_gtxe2_i : STD_LOGIC;
  signal n_81_gtxe2_i : STD_LOGIC;
  signal n_83_gtxe2_i : STD_LOGIC;
  signal n_84_gtxe2_i : STD_LOGIC;
  signal n_9_gtxe2_i : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
  GT0_CPLLREFCLKLOST_OUT <= \^gt0_cpllrefclklost_out\;
  GT0_RXBYTEREALIGN_OUT <= \^gt0_rxbyterealign_out\;
  GT0_RXDATA_OUT(31 downto 0) <= \^gt0_rxdata_out\(31 downto 0);
  GT0_RXDISPERR_OUT(1 downto 0) <= \^gt0_rxdisperr_out\(1 downto 0);
  PLLLKDET_OUT <= \^plllkdet_out\;
  RXCHARISK(3 downto 0) <= \^rxcharisk\(3 downto 0);
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^plllkdet_out\,
      I1 => PLLLKDET_OUT_LANE1,
      O => CPLLLOCK
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
RXDFEAGCHOLD_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F70"
    )
    port map (
      I0 => \^gt0_cpllrefclklost_out\,
      I1 => GT1_CPLLREFCLKLOST_OUT,
      I2 => adapt_count_reset,
      I3 => rx_cdrlocked,
      I4 => I8,
      O => O10
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\got_a_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^gt0_rxdata_out\(5),
      I1 => \^gt0_rxdata_out\(4),
      I2 => \^gt0_rxdata_out\(6),
      I3 => \^gt0_rxdata_out\(7),
      O => O4(7)
    );
\got_a_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^gt0_rxdata_out\(3),
      I1 => \^gt0_rxdata_out\(2),
      I2 => \^gt0_rxdata_out\(1),
      I3 => \^gt0_rxdata_out\(0),
      O => O4(6)
    );
\got_a_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^gt0_rxdata_out\(13),
      I1 => \^gt0_rxdata_out\(12),
      I2 => \^gt0_rxdata_out\(14),
      I3 => \^gt0_rxdata_out\(15),
      O => O4(5)
    );
\got_a_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^gt0_rxdata_out\(11),
      I1 => \^gt0_rxdata_out\(10),
      I2 => \^gt0_rxdata_out\(9),
      I3 => \^gt0_rxdata_out\(8),
      O => O4(4)
    );
\got_a_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^gt0_rxdata_out\(21),
      I1 => \^gt0_rxdata_out\(20),
      I2 => \^gt0_rxdata_out\(22),
      I3 => \^gt0_rxdata_out\(23),
      O => O4(3)
    );
\got_a_d_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^gt0_rxdata_out\(19),
      I1 => \^gt0_rxdata_out\(18),
      I2 => \^gt0_rxdata_out\(17),
      I3 => \^gt0_rxdata_out\(16),
      O => O4(2)
    );
\got_a_d_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^gt0_rxdata_out\(29),
      I1 => \^gt0_rxdata_out\(28),
      I2 => \^gt0_rxdata_out\(30),
      I3 => \^gt0_rxdata_out\(31),
      O => O4(1)
    );
\got_a_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^gt0_rxdata_out\(27),
      I1 => \^gt0_rxdata_out\(26),
      I2 => \^gt0_rxdata_out\(25),
      I3 => \^gt0_rxdata_out\(24),
      O => O4(0)
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"0001",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"0000",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 35,
      CLK_COR_MIN_LAT => 28,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0111110111",
      CLK_COR_SEQ_1_4 => B"0111110111",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 4,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF20400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"3010D90C",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
    port map (
      CFGRESET => \<const0>\,
      CLKRSVD(3) => \<const0>\,
      CLKRSVD(2) => \<const0>\,
      CLKRSVD(1) => \<const0>\,
      CLKRSVD(0) => \<const0>\,
      CPLLFBCLKLOST => n_0_gtxe2_i,
      CPLLLOCK => \^plllkdet_out\,
      CPLLLOCKDETCLK => init_clk_in,
      CPLLLOCKEN => \<const1>\,
      CPLLPD => \<const0>\,
      CPLLREFCLKLOST => \^gt0_cpllrefclklost_out\,
      CPLLREFCLKSEL(2) => \<const0>\,
      CPLLREFCLKSEL(1) => \<const0>\,
      CPLLREFCLKSEL(0) => \<const1>\,
      CPLLRESET => GT1_CPLLRESET_IN,
      DMONITOROUT(7) => n_177_gtxe2_i,
      DMONITOROUT(6) => n_178_gtxe2_i,
      DMONITOROUT(5) => n_179_gtxe2_i,
      DMONITOROUT(4) => n_180_gtxe2_i,
      DMONITOROUT(3) => n_181_gtxe2_i,
      DMONITOROUT(2) => n_182_gtxe2_i,
      DMONITOROUT(1) => n_183_gtxe2_i,
      DMONITOROUT(0) => n_184_gtxe2_i,
      DRPADDR(8 downto 0) => DRPADDR_IN(8 downto 0),
      DRPCLK => drpclk_in,
      DRPDI(15 downto 0) => DRPDI_IN(15 downto 0),
      DRPDO(15 downto 0) => DRPDO_OUT(15 downto 0),
      DRPEN => DRPEN_IN,
      DRPRDY => DRPRDY_OUT,
      DRPWE => DRPWE_IN,
      EYESCANDATAERROR => n_4_gtxe2_i,
      EYESCANMODE => \<const0>\,
      EYESCANRESET => \<const0>\,
      EYESCANTRIGGER => \<const0>\,
      GTGREFCLK => \<const0>\,
      GTNORTHREFCLK0 => \<const0>\,
      GTNORTHREFCLK1 => \<const0>\,
      GTREFCLK0 => GT_REFCLK1,
      GTREFCLK1 => \<const0>\,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => \<const0>\,
      GTRSVD(15) => \<const0>\,
      GTRSVD(14) => \<const0>\,
      GTRSVD(13) => \<const0>\,
      GTRSVD(12) => \<const0>\,
      GTRSVD(11) => \<const0>\,
      GTRSVD(10) => \<const0>\,
      GTRSVD(9) => \<const0>\,
      GTRSVD(8) => \<const0>\,
      GTRSVD(7) => \<const0>\,
      GTRSVD(6) => \<const0>\,
      GTRSVD(5) => \<const0>\,
      GTRSVD(4) => \<const0>\,
      GTRSVD(3) => \<const0>\,
      GTRSVD(2) => \<const0>\,
      GTRSVD(1) => \<const0>\,
      GTRSVD(0) => \<const0>\,
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => \<const0>\,
      GTSOUTHREFCLK1 => \<const0>\,
      GTTXRESET => GT1_GTTXRESET_IN,
      GTXRXN => RXN(0),
      GTXRXP => RXP(0),
      GTXTXN => TXN(0),
      GTXTXP => TXP(0),
      LOOPBACK(2 downto 0) => LOOPBACK(2 downto 0),
      PCSRSVDIN(15) => \<const0>\,
      PCSRSVDIN(14) => \<const0>\,
      PCSRSVDIN(13) => \<const0>\,
      PCSRSVDIN(12) => \<const0>\,
      PCSRSVDIN(11) => \<const0>\,
      PCSRSVDIN(10) => \<const0>\,
      PCSRSVDIN(9) => \<const0>\,
      PCSRSVDIN(8) => \<const0>\,
      PCSRSVDIN(7) => \<const0>\,
      PCSRSVDIN(6) => \<const0>\,
      PCSRSVDIN(5) => \<const0>\,
      PCSRSVDIN(4) => \<const0>\,
      PCSRSVDIN(3) => \<const0>\,
      PCSRSVDIN(2) => \<const0>\,
      PCSRSVDIN(1) => \<const0>\,
      PCSRSVDIN(0) => \<const0>\,
      PCSRSVDIN2(4) => \<const0>\,
      PCSRSVDIN2(3) => \<const0>\,
      PCSRSVDIN2(2) => \<const0>\,
      PCSRSVDIN2(1) => \<const0>\,
      PCSRSVDIN2(0) => \<const0>\,
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4) => \<const0>\,
      PMARSVDIN(3) => \<const0>\,
      PMARSVDIN(2) => \<const0>\,
      PMARSVDIN(1) => \<const0>\,
      PMARSVDIN(0) => \<const0>\,
      PMARSVDIN2(4) => \<const0>\,
      PMARSVDIN2(3) => \<const0>\,
      PMARSVDIN2(2) => \<const0>\,
      PMARSVDIN2(1) => \<const0>\,
      PMARSVDIN2(0) => \<const0>\,
      QPLLCLK => gt_qpllclk_quad1_in,
      QPLLREFCLK => gt_qpllrefclk_quad1_in,
      RESETOVRD => \<const0>\,
      RX8B10BEN => \<const1>\,
      RXBUFRESET => \<const0>\,
      RXBUFSTATUS(2) => RXBUFERR_OUT,
      RXBUFSTATUS(1) => n_83_gtxe2_i,
      RXBUFSTATUS(0) => n_84_gtxe2_i,
      RXBYTEISALIGNED => n_9_gtxe2_i,
      RXBYTEREALIGN => \^gt0_rxbyterealign_out\,
      RXCDRFREQRESET => \<const0>\,
      RXCDRHOLD => \<const0>\,
      RXCDRLOCK => n_11_gtxe2_i,
      RXCDROVRDEN => \<const0>\,
      RXCDRRESET => \<const0>\,
      RXCDRRESETRSV => \<const0>\,
      RXCHANBONDSEQ => n_12_gtxe2_i,
      RXCHANISALIGNED => O26(0),
      RXCHANREALIGN => n_14_gtxe2_i,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3 downto 0) => GT0_RXCHARISCOMMA_OUT(3 downto 0),
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => \^rxcharisk\(3 downto 0),
      RXCHBONDEN => GT0_RXCHBONDEN_IN,
      RXCHBONDI(4) => \<const0>\,
      RXCHBONDI(3) => \<const0>\,
      RXCHBONDI(2) => \<const0>\,
      RXCHBONDI(1) => \<const0>\,
      RXCHBONDI(0) => \<const0>\,
      RXCHBONDLEVEL(2) => \<const0>\,
      RXCHBONDLEVEL(1) => \<const0>\,
      RXCHBONDLEVEL(0) => \<const1>\,
      RXCHBONDMASTER => \<const1>\,
      RXCHBONDO(4 downto 0) => RXCHBONDO(4 downto 0),
      RXCHBONDSLAVE => \<const0>\,
      RXCLKCORCNT(1) => n_78_gtxe2_i,
      RXCLKCORCNT(0) => n_79_gtxe2_i,
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => n_16_gtxe2_i,
      RXCOMMADETEN => \<const1>\,
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => \^gt0_rxdata_out\(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => \<const0>\,
      RXDFEAGCHOLD => GT0_RXDFEAGCHOLD_IN,
      RXDFEAGCOVRDEN => \<const0>\,
      RXDFECM1EN => \<const0>\,
      RXDFELFHOLD => GT0_RXDFEAGCHOLD_IN,
      RXDFELFOVRDEN => \<const1>\,
      RXDFELPMRESET => \<const0>\,
      RXDFETAP2HOLD => \<const0>\,
      RXDFETAP2OVRDEN => \<const0>\,
      RXDFETAP3HOLD => \<const0>\,
      RXDFETAP3OVRDEN => \<const0>\,
      RXDFETAP4HOLD => \<const0>\,
      RXDFETAP4OVRDEN => \<const0>\,
      RXDFETAP5HOLD => \<const0>\,
      RXDFETAP5OVRDEN => \<const0>\,
      RXDFEUTHOLD => \<const0>\,
      RXDFEUTOVRDEN => \<const0>\,
      RXDFEVPHOLD => \<const0>\,
      RXDFEVPOVRDEN => \<const0>\,
      RXDFEVSEN => \<const0>\,
      RXDFEXYDEN => \<const1>\,
      RXDFEXYDHOLD => \<const0>\,
      RXDFEXYDOVRDEN => \<const0>\,
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 2) => RXDISPERR_OUT(3 downto 2),
      RXDISPERR(1 downto 0) => \^gt0_rxdisperr_out\(1 downto 0),
      RXDLYBYPASS => \<const1>\,
      RXDLYEN => \<const0>\,
      RXDLYOVRDEN => \<const0>\,
      RXDLYSRESET => \<const0>\,
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => \<const1>\,
      RXELECIDLEMODE(0) => \<const1>\,
      RXGEARBOXSLIP => \<const0>\,
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => \<const0>\,
      RXLPMHFHOLD => \<const0>\,
      RXLPMHFOVRDEN => \<const0>\,
      RXLPMLFHOLD => \<const0>\,
      RXLPMLFKLOVRDEN => \<const0>\,
      RXMCOMMAALIGNEN => ENMCOMMAALIGN_IN,
      RXMONITOROUT(6) => n_170_gtxe2_i,
      RXMONITOROUT(5) => n_171_gtxe2_i,
      RXMONITOROUT(4) => n_172_gtxe2_i,
      RXMONITOROUT(3) => n_173_gtxe2_i,
      RXMONITOROUT(2) => n_174_gtxe2_i,
      RXMONITOROUT(1) => n_175_gtxe2_i,
      RXMONITOROUT(0) => n_176_gtxe2_i,
      RXMONITORSEL(1) => \<const0>\,
      RXMONITORSEL(0) => \<const0>\,
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => RXNOTINTABLE_OUT(3 downto 0),
      RXOOBRESET => \<const0>\,
      RXOSHOLD => \<const0>\,
      RXOSOVRDEN => \<const0>\,
      RXOUTCLK => n_23_gtxe2_i,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => \<const0>\,
      RXOUTCLKSEL(1) => \<const1>\,
      RXOUTCLKSEL(0) => \<const0>\,
      RXPCOMMAALIGNEN => ENMCOMMAALIGN_IN,
      RXPCSRESET => \<const0>\,
      RXPD(1) => POWER_DOWN,
      RXPD(0) => POWER_DOWN,
      RXPHALIGN => \<const0>\,
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => \<const0>\,
      RXPHDLYPD => \<const0>\,
      RXPHDLYRESET => \<const0>\,
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => \<const0>\,
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => \<const0>\,
      RXPOLARITY => GT0_RXPOLARITY_IN,
      RXPRBSCNTRESET => \<const0>\,
      RXPRBSERR => n_27_gtxe2_i,
      RXPRBSSEL(2) => \<const0>\,
      RXPRBSSEL(1) => \<const0>\,
      RXPRBSSEL(0) => \<const0>\,
      RXQPIEN => \<const0>\,
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2) => \<const0>\,
      RXRATE(1) => \<const0>\,
      RXRATE(0) => \<const0>\,
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => GT0_RXRESETDONE_OUT,
      RXSLIDE => \<const0>\,
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1) => \<const0>\,
      RXSYSCLKSEL(0) => \<const0>\,
      RXUSERRDY => GT1_RXUSERRDY_IN,
      RXUSRCLK => SYNC_CLK,
      RXUSRCLK2 => user_clk,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => \<const0>\,
      TSTIN(19) => \<const1>\,
      TSTIN(18) => \<const1>\,
      TSTIN(17) => \<const1>\,
      TSTIN(16) => \<const1>\,
      TSTIN(15) => \<const1>\,
      TSTIN(14) => \<const1>\,
      TSTIN(13) => \<const1>\,
      TSTIN(12) => \<const1>\,
      TSTIN(11) => \<const1>\,
      TSTIN(10) => \<const1>\,
      TSTIN(9) => \<const1>\,
      TSTIN(8) => \<const1>\,
      TSTIN(7) => \<const1>\,
      TSTIN(6) => \<const1>\,
      TSTIN(5) => \<const1>\,
      TSTIN(4) => \<const1>\,
      TSTIN(3) => \<const1>\,
      TSTIN(2) => \<const1>\,
      TSTIN(1) => \<const1>\,
      TSTIN(0) => \<const1>\,
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7) => \<const0>\,
      TX8B10BBYPASS(6) => \<const0>\,
      TX8B10BBYPASS(5) => \<const0>\,
      TX8B10BBYPASS(4) => \<const0>\,
      TX8B10BBYPASS(3) => \<const0>\,
      TX8B10BBYPASS(2) => \<const0>\,
      TX8B10BBYPASS(1) => \<const0>\,
      TX8B10BBYPASS(0) => \<const0>\,
      TX8B10BEN => \<const1>\,
      TXBUFDIFFCTRL(2) => \<const1>\,
      TXBUFDIFFCTRL(1) => \<const0>\,
      TXBUFDIFFCTRL(0) => \<const0>\,
      TXBUFSTATUS(1) => TXBUFERR_OUT,
      TXBUFSTATUS(0) => n_81_gtxe2_i,
      TXCHARDISPMODE(7) => \<const0>\,
      TXCHARDISPMODE(6) => \<const0>\,
      TXCHARDISPMODE(5) => \<const0>\,
      TXCHARDISPMODE(4) => \<const0>\,
      TXCHARDISPMODE(3) => \<const0>\,
      TXCHARDISPMODE(2) => \<const0>\,
      TXCHARDISPMODE(1) => \<const0>\,
      TXCHARDISPMODE(0) => \<const0>\,
      TXCHARDISPVAL(7) => \<const0>\,
      TXCHARDISPVAL(6) => \<const0>\,
      TXCHARDISPVAL(5) => \<const0>\,
      TXCHARDISPVAL(4) => \<const0>\,
      TXCHARDISPVAL(3) => \<const0>\,
      TXCHARDISPVAL(2) => \<const0>\,
      TXCHARDISPVAL(1) => \<const0>\,
      TXCHARDISPVAL(0) => \<const0>\,
      TXCHARISK(7) => \<const0>\,
      TXCHARISK(6) => \<const0>\,
      TXCHARISK(5) => \<const0>\,
      TXCHARISK(4) => \<const0>\,
      TXCHARISK(3 downto 0) => GT0_TXCHARISK_IN(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => \<const0>\,
      TXCOMSAS => \<const0>\,
      TXCOMWAKE => \<const0>\,
      TXDATA(63) => \<const0>\,
      TXDATA(62) => \<const0>\,
      TXDATA(61) => \<const0>\,
      TXDATA(60) => \<const0>\,
      TXDATA(59) => \<const0>\,
      TXDATA(58) => \<const0>\,
      TXDATA(57) => \<const0>\,
      TXDATA(56) => \<const0>\,
      TXDATA(55) => \<const0>\,
      TXDATA(54) => \<const0>\,
      TXDATA(53) => \<const0>\,
      TXDATA(52) => \<const0>\,
      TXDATA(51) => \<const0>\,
      TXDATA(50) => \<const0>\,
      TXDATA(49) => \<const0>\,
      TXDATA(48) => \<const0>\,
      TXDATA(47) => \<const0>\,
      TXDATA(46) => \<const0>\,
      TXDATA(45) => \<const0>\,
      TXDATA(44) => \<const0>\,
      TXDATA(43) => \<const0>\,
      TXDATA(42) => \<const0>\,
      TXDATA(41) => \<const0>\,
      TXDATA(40) => \<const0>\,
      TXDATA(39) => \<const0>\,
      TXDATA(38) => \<const0>\,
      TXDATA(37) => \<const0>\,
      TXDATA(36) => \<const0>\,
      TXDATA(35) => \<const0>\,
      TXDATA(34) => \<const0>\,
      TXDATA(33) => \<const0>\,
      TXDATA(32) => \<const0>\,
      TXDATA(31 downto 0) => GT0_TXDATA_IN(31 downto 0),
      TXDEEMPH => \<const0>\,
      TXDETECTRX => \<const0>\,
      TXDIFFCTRL(3) => \<const1>\,
      TXDIFFCTRL(2) => \<const0>\,
      TXDIFFCTRL(1) => \<const0>\,
      TXDIFFCTRL(0) => \<const0>\,
      TXDIFFPD => \<const0>\,
      TXDLYBYPASS => \<const1>\,
      TXDLYEN => \<const0>\,
      TXDLYHOLD => \<const0>\,
      TXDLYOVRDEN => \<const0>\,
      TXDLYSRESET => \<const0>\,
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => \<const0>\,
      TXELECIDLE => POWER_DOWN,
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => \<const0>\,
      TXHEADER(1) => \<const0>\,
      TXHEADER(0) => \<const0>\,
      TXINHIBIT => \<const0>\,
      TXMAINCURSOR(6) => \<const0>\,
      TXMAINCURSOR(5) => \<const0>\,
      TXMAINCURSOR(4) => \<const0>\,
      TXMAINCURSOR(3) => \<const0>\,
      TXMAINCURSOR(2) => \<const0>\,
      TXMAINCURSOR(1) => \<const0>\,
      TXMAINCURSOR(0) => \<const0>\,
      TXMARGIN(2) => \<const0>\,
      TXMARGIN(1) => \<const0>\,
      TXMARGIN(0) => \<const0>\,
      TXOUTCLK => TX_OUT_CLK,
      TXOUTCLKFABRIC => n_38_gtxe2_i,
      TXOUTCLKPCS => n_39_gtxe2_i,
      TXOUTCLKSEL(2) => \<const0>\,
      TXOUTCLKSEL(1) => \<const1>\,
      TXOUTCLKSEL(0) => \<const0>\,
      TXPCSRESET => \<const0>\,
      TXPD(1) => POWER_DOWN,
      TXPD(0) => POWER_DOWN,
      TXPDELECIDLEMODE => \<const0>\,
      TXPHALIGN => \<const0>\,
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => \<const0>\,
      TXPHDLYPD => \<const0>\,
      TXPHDLYRESET => \<const0>\,
      TXPHDLYTSTCLK => \<const0>\,
      TXPHINIT => \<const0>\,
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => \<const0>\,
      TXPISOPD => \<const0>\,
      TXPMARESET => \<const0>\,
      TXPOLARITY => \<const0>\,
      TXPOSTCURSOR(4) => \<const0>\,
      TXPOSTCURSOR(3) => \<const0>\,
      TXPOSTCURSOR(2) => \<const0>\,
      TXPOSTCURSOR(1) => \<const0>\,
      TXPOSTCURSOR(0) => \<const0>\,
      TXPOSTCURSORINV => \<const0>\,
      TXPRBSFORCEERR => \<const0>\,
      TXPRBSSEL(2) => \<const0>\,
      TXPRBSSEL(1) => \<const0>\,
      TXPRBSSEL(0) => \<const0>\,
      TXPRECURSOR(4) => \<const0>\,
      TXPRECURSOR(3) => \<const0>\,
      TXPRECURSOR(2) => \<const0>\,
      TXPRECURSOR(1) => \<const0>\,
      TXPRECURSOR(0) => \<const0>\,
      TXPRECURSORINV => \<const0>\,
      TXQPIBIASEN => \<const0>\,
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => \<const0>\,
      TXQPIWEAKPUP => \<const0>\,
      TXRATE(2) => \<const0>\,
      TXRATE(1) => \<const0>\,
      TXRATE(0) => \<const0>\,
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => GT0_TXRESETDONE_OUT,
      TXSEQUENCE(6) => \<const0>\,
      TXSEQUENCE(5) => \<const0>\,
      TXSEQUENCE(4) => \<const0>\,
      TXSEQUENCE(3) => \<const0>\,
      TXSEQUENCE(2) => \<const0>\,
      TXSEQUENCE(1) => \<const0>\,
      TXSEQUENCE(0) => \<const0>\,
      TXSTARTSEQ => \<const0>\,
      TXSWING => \<const0>\,
      TXSYSCLKSEL(1) => \<const0>\,
      TXSYSCLKSEL(0) => \<const0>\,
      TXUSERRDY => GT1_TXUSERRDY_IN,
      TXUSRCLK => SYNC_CLK,
      TXUSRCLK2 => user_clk
    );
hard_err_gt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => RXBUFERR_OUT,
      I1 => TXBUFERR_OUT,
      I2 => \^gt0_rxbyterealign_out\,
      O => hard_err_gt0
    );
reset_count_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => RXDISPERR_OUT(2),
      I1 => RXNOTINTABLE_OUT(3),
      I2 => RXNOTINTABLE_OUT(1),
      I3 => RXNOTINTABLE_OUT(2),
      I4 => RXDISPERR_OUT(3),
      I5 => RXNOTINTABLE_OUT(0),
      O => O20
    );
\soft_err_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^gt0_rxdisperr_out\(0),
      I1 => RXNOTINTABLE_OUT(0),
      O => O12
    );
\soft_err_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^gt0_rxdisperr_out\(1),
      I1 => RXNOTINTABLE_OUT(1),
      O => O13
    );
\soft_err_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RXDISPERR_OUT(2),
      I1 => RXNOTINTABLE_OUT(2),
      O => O14
    );
\soft_err_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RXNOTINTABLE_OUT(3),
      I1 => RXDISPERR_OUT(3),
      O => O15
    );
\video_mgt_sym_dec_4byte_i/left_align_select_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAFB10114010"
    )
    port map (
      I0 => I9,
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(2),
      I3 => \^rxcharisk\(1),
      I4 => \^rxcharisk\(3),
      I5 => I2,
      O => O22
    );
\video_mgt_sym_dec_4byte_i/left_align_select_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFEB10110500"
    )
    port map (
      I0 => I9,
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(2),
      I3 => \^rxcharisk\(1),
      I4 => \^rxcharisk\(3),
      I5 => I1,
      O => O23
    );
\word_aligned_control_bits_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxcharisk\(1),
      I1 => Q(0),
      I2 => I1,
      I3 => \^rxcharisk\(0),
      I4 => I2,
      I5 => \^rxcharisk\(2),
      O => O2
    );
\word_aligned_control_bits_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(0),
      I2 => I1,
      I3 => \^rxcharisk\(1),
      I4 => I2,
      I5 => \^rxcharisk\(3),
      O => O1
    );
\word_aligned_data_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(15),
      I1 => \^gt0_rxdata_out\(7),
      I2 => I2,
      I3 => I3(7),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(23),
      O => D(7)
    );
\word_aligned_data_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(14),
      I1 => \^gt0_rxdata_out\(6),
      I2 => I2,
      I3 => I3(6),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(22),
      O => D(6)
    );
\word_aligned_data_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(13),
      I1 => \^gt0_rxdata_out\(5),
      I2 => I2,
      I3 => I3(5),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(21),
      O => D(5)
    );
\word_aligned_data_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(12),
      I1 => \^gt0_rxdata_out\(4),
      I2 => I2,
      I3 => I3(4),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(20),
      O => D(4)
    );
\word_aligned_data_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(11),
      I1 => \^gt0_rxdata_out\(3),
      I2 => I2,
      I3 => I3(3),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(19),
      O => D(3)
    );
\word_aligned_data_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(10),
      I1 => \^gt0_rxdata_out\(2),
      I2 => I2,
      I3 => I3(2),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(18),
      O => D(2)
    );
\word_aligned_data_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(9),
      I1 => \^gt0_rxdata_out\(1),
      I2 => I2,
      I3 => I3(1),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(17),
      O => D(1)
    );
\word_aligned_data_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(8),
      I1 => \^gt0_rxdata_out\(0),
      I2 => I2,
      I3 => I3(0),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(16),
      O => D(0)
    );
\word_aligned_data_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(23),
      I1 => \^gt0_rxdata_out\(15),
      I2 => I2,
      I3 => \^gt0_rxdata_out\(7),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(31),
      O => O3(7)
    );
\word_aligned_data_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(22),
      I1 => \^gt0_rxdata_out\(14),
      I2 => I2,
      I3 => \^gt0_rxdata_out\(6),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(30),
      O => O3(6)
    );
\word_aligned_data_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(21),
      I1 => \^gt0_rxdata_out\(13),
      I2 => I2,
      I3 => \^gt0_rxdata_out\(5),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(29),
      O => O3(5)
    );
\word_aligned_data_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(20),
      I1 => \^gt0_rxdata_out\(12),
      I2 => I2,
      I3 => \^gt0_rxdata_out\(4),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(28),
      O => O3(4)
    );
\word_aligned_data_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(19),
      I1 => \^gt0_rxdata_out\(11),
      I2 => I2,
      I3 => \^gt0_rxdata_out\(3),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(27),
      O => O3(3)
    );
\word_aligned_data_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(18),
      I1 => \^gt0_rxdata_out\(10),
      I2 => I2,
      I3 => \^gt0_rxdata_out\(2),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(26),
      O => O3(2)
    );
\word_aligned_data_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(17),
      I1 => \^gt0_rxdata_out\(9),
      I2 => I2,
      I3 => \^gt0_rxdata_out\(1),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(25),
      O => O3(1)
    );
\word_aligned_data_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \^gt0_rxdata_out\(16),
      I1 => \^gt0_rxdata_out\(8),
      I2 => I2,
      I3 => \^gt0_rxdata_out\(0),
      I4 => I1,
      I5 => \^gt0_rxdata_out\(24),
      O => O3(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_GLOBAL_LOGIC is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    EN_CHAN_SYNC : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GEN_A : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    START_RX : out STD_LOGIC;
    SOFT_ERR : out STD_LOGIC;
    HARD_ERR : out STD_LOGIC;
    RESET_CHANNEL : out STD_LOGIC;
    RESET : out STD_LOGIC;
    new_pkt_r : out STD_LOGIC;
    R : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    sys_reset_out : in STD_LOGIC;
    good_as_r0 : in STD_LOGIC;
    POWER_DOWN : in STD_LOGIC;
    S_AXI_TX_TLAST : in STD_LOGIC;
    I3 : in STD_LOGIC;
    TX_DST_RDY_N : in STD_LOGIC;
    S_AXI_TX_TVALID : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end video_mgtvideo_mgt_GLOBAL_LOGIC;

architecture STRUCTURE of video_mgtvideo_mgt_GLOBAL_LOGIC is
  signal GEN_VER : STD_LOGIC;
  signal \^reset_channel\ : STD_LOGIC;
  signal txver_count_r0 : STD_LOGIC;
begin
  RESET_CHANNEL <= \^reset_channel\;
channel_err_detect_i: entity work.video_mgtvideo_mgt_CHANNEL_ERR_DETECT
    port map (
      HARD_ERR => HARD_ERR,
      I4(3 downto 0) => I4(3 downto 0),
      I5(1 downto 0) => I5(1 downto 0),
      I6(1 downto 0) => I6(1 downto 0),
      POWER_DOWN => POWER_DOWN,
      RESET_CHANNEL => \^reset_channel\,
      SOFT_ERR => SOFT_ERR,
      user_clk => user_clk
    );
channel_init_sm_i: entity work.video_mgtvideo_mgt_CHANNEL_INIT_SM
    port map (
      EN_CHAN_SYNC => EN_CHAN_SYNC,
      GEN_VER => GEN_VER,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I7(1 downto 0) => I7(1 downto 0),
      O1 => O1,
      O2 => O2,
      O6 => O6,
      Q(1 downto 0) => Q(1 downto 0),
      R => R,
      RESET => RESET,
      RESET_CHANNEL => \^reset_channel\,
      SS(0) => SS(0),
      START_RX => START_RX,
      S_AXI_TX_TLAST => S_AXI_TX_TLAST,
      S_AXI_TX_TVALID => S_AXI_TX_TVALID,
      TX_DST_RDY_N => TX_DST_RDY_N,
      good_as_r0 => good_as_r0,
      new_pkt_r => new_pkt_r,
      sys_reset_out => sys_reset_out,
      txver_count_r0 => txver_count_r0,
      user_clk => user_clk
    );
idle_and_ver_gen_i: entity work.video_mgtvideo_mgt_IDLE_AND_VER_GEN
    port map (
      D(2 downto 0) => D(2 downto 0),
      GEN_A => GEN_A,
      GEN_VER => GEN_VER,
      I17(2 downto 0) => I17(2 downto 0),
      I18(3 downto 0) => I18(3 downto 0),
      I19(3 downto 0) => I19(3 downto 0),
      O3 => O3,
      O4(3 downto 0) => O4(3 downto 0),
      O5(3 downto 0) => O5(3 downto 0),
      sys_reset_out => sys_reset_out,
      txver_count_r0 => txver_count_r0,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_HOTPLUG is
  port (
    LINK_RESET_OUT : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    RX_CC : in STD_LOGIC
  );
end video_mgtvideo_mgt_HOTPLUG;

architecture STRUCTURE of video_mgtvideo_mgt_HOTPLUG is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal LINK_RESET_OUT0_in : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_r : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[24]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[24]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_link_reset_r_i_2 : STD_LOGIC;
  signal n_0_link_reset_r_i_3 : STD_LOGIC;
  signal n_0_link_reset_r_i_4 : STD_LOGIC;
  signal n_0_link_reset_r_i_5 : STD_LOGIC;
  signal n_0_link_reset_r_i_6 : STD_LOGIC;
  signal n_0_rx_cc_extend_r2_i_1 : STD_LOGIC;
  signal \n_0_rx_cc_extend_r_reg[0]\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[24]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[24]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[24]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_cc_extend_r2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_for_reset_r_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute counter : integer;
  attribute counter of \count_for_reset_r_reg[0]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[10]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[11]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[12]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[13]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[14]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[15]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[16]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[17]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[18]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[19]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[1]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[20]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[21]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[22]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[23]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[24]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[25]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[2]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[3]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[4]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[5]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[6]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[7]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[8]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[9]\ : label is 18;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
LINK_RESET_OUT_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => LINK_RESET_OUT0_in,
      I1 => I9,
      O => LINK_RESET_OUT
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\count_for_reset_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(3),
      O => \n_0_count_for_reset_r[0]_i_2\
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      O => \n_0_count_for_reset_r[0]_i_3\
    );
\count_for_reset_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(1),
      O => \n_0_count_for_reset_r[0]_i_4\
    );
\count_for_reset_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => count_for_reset_r_reg(0),
      O => \n_0_count_for_reset_r[0]_i_5\
    );
\count_for_reset_r[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(15),
      O => \n_0_count_for_reset_r[12]_i_2\
    );
\count_for_reset_r[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(14),
      O => \n_0_count_for_reset_r[12]_i_3\
    );
\count_for_reset_r[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(13),
      O => \n_0_count_for_reset_r[12]_i_4\
    );
\count_for_reset_r[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(12),
      O => \n_0_count_for_reset_r[12]_i_5\
    );
\count_for_reset_r[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      O => \n_0_count_for_reset_r[16]_i_2\
    );
\count_for_reset_r[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(18),
      O => \n_0_count_for_reset_r[16]_i_3\
    );
\count_for_reset_r[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(17),
      O => \n_0_count_for_reset_r[16]_i_4\
    );
\count_for_reset_r[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      O => \n_0_count_for_reset_r[16]_i_5\
    );
\count_for_reset_r[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(23),
      O => \n_0_count_for_reset_r[20]_i_2\
    );
\count_for_reset_r[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(22),
      O => \n_0_count_for_reset_r[20]_i_3\
    );
\count_for_reset_r[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(21),
      O => \n_0_count_for_reset_r[20]_i_4\
    );
\count_for_reset_r[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(20),
      O => \n_0_count_for_reset_r[20]_i_5\
    );
\count_for_reset_r[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(25),
      O => \n_0_count_for_reset_r[24]_i_2\
    );
\count_for_reset_r[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(24),
      O => \n_0_count_for_reset_r[24]_i_3\
    );
\count_for_reset_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      O => \n_0_count_for_reset_r[4]_i_2\
    );
\count_for_reset_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(6),
      O => \n_0_count_for_reset_r[4]_i_3\
    );
\count_for_reset_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(5),
      O => \n_0_count_for_reset_r[4]_i_4\
    );
\count_for_reset_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(4),
      O => \n_0_count_for_reset_r[4]_i_5\
    );
\count_for_reset_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(11),
      O => \n_0_count_for_reset_r[8]_i_2\
    );
\count_for_reset_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      O => \n_0_count_for_reset_r[8]_i_3\
    );
\count_for_reset_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(9),
      O => \n_0_count_for_reset_r[8]_i_4\
    );
\count_for_reset_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(8),
      O => \n_0_count_for_reset_r[8]_i_5\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(0),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_count_for_reset_r_reg[0]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[0]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[0]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[0]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_count_for_reset_r_reg[0]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[0]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[0]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[0]_i_1\,
      S(3) => \n_0_count_for_reset_r[0]_i_2\,
      S(2) => \n_0_count_for_reset_r[0]_i_3\,
      S(1) => \n_0_count_for_reset_r[0]_i_4\,
      S(0) => \n_0_count_for_reset_r[0]_i_5\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(10),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(11),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(12),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[8]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[12]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[12]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[12]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[12]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[12]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[12]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[12]_i_1\,
      S(3) => \n_0_count_for_reset_r[12]_i_2\,
      S(2) => \n_0_count_for_reset_r[12]_i_3\,
      S(1) => \n_0_count_for_reset_r[12]_i_4\,
      S(0) => \n_0_count_for_reset_r[12]_i_5\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(13),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(14),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(15),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(16),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[12]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[16]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[16]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[16]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[16]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[16]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[16]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[16]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[16]_i_1\,
      S(3) => \n_0_count_for_reset_r[16]_i_2\,
      S(2) => \n_0_count_for_reset_r[16]_i_3\,
      S(1) => \n_0_count_for_reset_r[16]_i_4\,
      S(0) => \n_0_count_for_reset_r[16]_i_5\
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(17),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(18),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(19),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(1),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(20),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[16]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[20]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[20]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[20]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[20]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[20]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[20]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[20]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[20]_i_1\,
      S(3) => \n_0_count_for_reset_r[20]_i_2\,
      S(2) => \n_0_count_for_reset_r[20]_i_3\,
      S(1) => \n_0_count_for_reset_r[20]_i_4\,
      S(0) => \n_0_count_for_reset_r[20]_i_5\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(21),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(22),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(23),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[24]_i_1\,
      Q => count_for_reset_r_reg(24),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[24]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[20]_i_1\,
      CO(3 downto 1) => \NLW_count_for_reset_r_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_count_for_reset_r_reg[24]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_count_for_reset_r_reg[24]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_count_for_reset_r_reg[24]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[24]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_count_for_reset_r[24]_i_2\,
      S(0) => \n_0_count_for_reset_r[24]_i_3\
    );
\count_for_reset_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[24]_i_1\,
      Q => count_for_reset_r_reg(25),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(2),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(3),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(4),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[0]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[4]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[4]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[4]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[4]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[4]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[4]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[4]_i_1\,
      S(3) => \n_0_count_for_reset_r[4]_i_2\,
      S(2) => \n_0_count_for_reset_r[4]_i_3\,
      S(1) => \n_0_count_for_reset_r[4]_i_4\,
      S(0) => \n_0_count_for_reset_r[4]_i_5\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(5),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(6),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(7),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(8),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[4]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[8]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[8]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[8]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[8]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[8]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[8]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[8]_i_1\,
      S(3) => \n_0_count_for_reset_r[8]_i_2\,
      S(2) => \n_0_count_for_reset_r[8]_i_3\,
      S(1) => \n_0_count_for_reset_r[8]_i_4\,
      S(0) => \n_0_count_for_reset_r[8]_i_5\
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(9),
      R => s_level_out_d3
    );
\hotplug_enable.LINK_RESET_OUT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => link_reset_r,
      Q => LINK_RESET_OUT0_in,
      R => \<const0>\
    );
link_reset_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D00000000000000"
    )
    port map (
      I0 => n_0_link_reset_r_i_2,
      I1 => count_for_reset_r_reg(3),
      I2 => count_for_reset_r_reg(0),
      I3 => n_0_link_reset_r_i_3,
      I4 => n_0_link_reset_r_i_4,
      I5 => n_0_link_reset_r_i_5,
      O => link_reset_0
    );
link_reset_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      I1 => count_for_reset_r_reg(1),
      O => n_0_link_reset_r_i_2
    );
link_reset_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(17),
      I3 => count_for_reset_r_reg(20),
      I4 => count_for_reset_r_reg(16),
      I5 => count_for_reset_r_reg(6),
      O => n_0_link_reset_r_i_3
    );
link_reset_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(8),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(13),
      I3 => count_for_reset_r_reg(21),
      I4 => count_for_reset_r_reg(12),
      I5 => count_for_reset_r_reg(23),
      O => n_0_link_reset_r_i_4
    );
link_reset_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => count_for_reset_r_reg(4),
      I1 => count_for_reset_r_reg(22),
      I2 => count_for_reset_r_reg(5),
      I3 => count_for_reset_r_reg(19),
      I4 => n_0_link_reset_r_i_6,
      O => n_0_link_reset_r_i_5
    );
link_reset_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(11),
      I1 => count_for_reset_r_reg(14),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(25),
      I4 => count_for_reset_r_reg(24),
      I5 => count_for_reset_r_reg(18),
      O => n_0_link_reset_r_i_6
    );
link_reset_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => link_reset_0,
      Q => link_reset_r,
      R => \<const0>\
    );
rx_cc_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_2\
    port map (
      init_clk_in => init_clk_in,
      rx_cc_extend_r2 => rx_cc_extend_r2,
      s_level_out_d3 => s_level_out_d3
    );
rx_cc_extend_r2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_0_in(3),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \n_0_rx_cc_extend_r_reg[0]\,
      I4 => p_0_in(0),
      O => n_0_rx_cc_extend_r2_i_1
    );
rx_cc_extend_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_rx_cc_extend_r2_i_1,
      Q => rx_cc_extend_r2,
      R => \<const0>\
    );
\rx_cc_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in(0),
      Q => \n_0_rx_cc_extend_r_reg[0]\,
      R => I1
    );
\rx_cc_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in(1),
      Q => p_0_in(0),
      R => I1
    );
\rx_cc_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in(2),
      Q => p_0_in(1),
      R => I1
    );
\rx_cc_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in(3),
      Q => p_0_in(2),
      R => I1
    );
\rx_cc_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => RX_CC,
      Q => p_0_in(3),
      R => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_HOTPLUG_6 is
  port (
    O3 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    RX_CC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_mgtvideo_mgt_HOTPLUG_6 : entity is "video_mgt_HOTPLUG";
end video_mgtvideo_mgt_HOTPLUG_6;

architecture STRUCTURE of video_mgtvideo_mgt_HOTPLUG_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_r : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[24]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[24]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_link_reset_r_i_2__0\ : STD_LOGIC;
  signal \n_0_link_reset_r_i_3__0\ : STD_LOGIC;
  signal \n_0_link_reset_r_i_4__0\ : STD_LOGIC;
  signal \n_0_link_reset_r_i_5__0\ : STD_LOGIC;
  signal \n_0_link_reset_r_i_6__0\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r2_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r_reg[0]\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[24]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[24]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[24]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_cc_extend_r2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_for_reset_r_reg[24]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute counter : integer;
  attribute counter of \count_for_reset_r_reg[0]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[10]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[11]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[12]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[13]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[14]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[15]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[16]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[17]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[18]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[19]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[1]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[20]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[21]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[22]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[23]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[24]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[25]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[2]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[3]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[4]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[5]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[6]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[7]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[8]\ : label is 18;
  attribute counter of \count_for_reset_r_reg[9]\ : label is 18;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\count_for_reset_r[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(3),
      O => \n_0_count_for_reset_r[0]_i_2__0\
    );
\count_for_reset_r[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      O => \n_0_count_for_reset_r[0]_i_3__0\
    );
\count_for_reset_r[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(1),
      O => \n_0_count_for_reset_r[0]_i_4__0\
    );
\count_for_reset_r[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => count_for_reset_r_reg(0),
      O => \n_0_count_for_reset_r[0]_i_5__0\
    );
\count_for_reset_r[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(15),
      O => \n_0_count_for_reset_r[12]_i_2__0\
    );
\count_for_reset_r[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(14),
      O => \n_0_count_for_reset_r[12]_i_3__0\
    );
\count_for_reset_r[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(13),
      O => \n_0_count_for_reset_r[12]_i_4__0\
    );
\count_for_reset_r[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(12),
      O => \n_0_count_for_reset_r[12]_i_5__0\
    );
\count_for_reset_r[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      O => \n_0_count_for_reset_r[16]_i_2__0\
    );
\count_for_reset_r[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(18),
      O => \n_0_count_for_reset_r[16]_i_3__0\
    );
\count_for_reset_r[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(17),
      O => \n_0_count_for_reset_r[16]_i_4__0\
    );
\count_for_reset_r[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      O => \n_0_count_for_reset_r[16]_i_5__0\
    );
\count_for_reset_r[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(23),
      O => \n_0_count_for_reset_r[20]_i_2__0\
    );
\count_for_reset_r[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(22),
      O => \n_0_count_for_reset_r[20]_i_3__0\
    );
\count_for_reset_r[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(21),
      O => \n_0_count_for_reset_r[20]_i_4__0\
    );
\count_for_reset_r[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(20),
      O => \n_0_count_for_reset_r[20]_i_5__0\
    );
\count_for_reset_r[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(25),
      O => \n_0_count_for_reset_r[24]_i_2__0\
    );
\count_for_reset_r[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(24),
      O => \n_0_count_for_reset_r[24]_i_3__0\
    );
\count_for_reset_r[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      O => \n_0_count_for_reset_r[4]_i_2__0\
    );
\count_for_reset_r[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(6),
      O => \n_0_count_for_reset_r[4]_i_3__0\
    );
\count_for_reset_r[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(5),
      O => \n_0_count_for_reset_r[4]_i_4__0\
    );
\count_for_reset_r[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(4),
      O => \n_0_count_for_reset_r[4]_i_5__0\
    );
\count_for_reset_r[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(11),
      O => \n_0_count_for_reset_r[8]_i_2__0\
    );
\count_for_reset_r[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      O => \n_0_count_for_reset_r[8]_i_3__0\
    );
\count_for_reset_r[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(9),
      O => \n_0_count_for_reset_r[8]_i_4__0\
    );
\count_for_reset_r[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(8),
      O => \n_0_count_for_reset_r[8]_i_5__0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[0]_i_1__0\,
      Q => count_for_reset_r_reg(0),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_count_for_reset_r_reg[0]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[0]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[0]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[0]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_count_for_reset_r_reg[0]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[0]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[0]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[0]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[0]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[0]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[0]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[0]_i_5__0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[8]_i_1__0\,
      Q => count_for_reset_r_reg(10),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[8]_i_1__0\,
      Q => count_for_reset_r_reg(11),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[12]_i_1__0\,
      Q => count_for_reset_r_reg(12),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[8]_i_1__0\,
      CO(3) => \n_0_count_for_reset_r_reg[12]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[12]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[12]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[12]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[12]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[12]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[12]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[12]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[12]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[12]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[12]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[12]_i_5__0\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[12]_i_1__0\,
      Q => count_for_reset_r_reg(13),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[12]_i_1__0\,
      Q => count_for_reset_r_reg(14),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[12]_i_1__0\,
      Q => count_for_reset_r_reg(15),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[16]_i_1__0\,
      Q => count_for_reset_r_reg(16),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[12]_i_1__0\,
      CO(3) => \n_0_count_for_reset_r_reg[16]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[16]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[16]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[16]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[16]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[16]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[16]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[16]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[16]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[16]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[16]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[16]_i_5__0\
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[16]_i_1__0\,
      Q => count_for_reset_r_reg(17),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[16]_i_1__0\,
      Q => count_for_reset_r_reg(18),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[16]_i_1__0\,
      Q => count_for_reset_r_reg(19),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[0]_i_1__0\,
      Q => count_for_reset_r_reg(1),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[20]_i_1__0\,
      Q => count_for_reset_r_reg(20),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[16]_i_1__0\,
      CO(3) => \n_0_count_for_reset_r_reg[20]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[20]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[20]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[20]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[20]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[20]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[20]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[20]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[20]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[20]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[20]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[20]_i_5__0\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[20]_i_1__0\,
      Q => count_for_reset_r_reg(21),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[20]_i_1__0\,
      Q => count_for_reset_r_reg(22),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[20]_i_1__0\,
      Q => count_for_reset_r_reg(23),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[24]_i_1__0\,
      Q => count_for_reset_r_reg(24),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[20]_i_1__0\,
      CO(3 downto 1) => \NLW_count_for_reset_r_reg[24]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_count_for_reset_r_reg[24]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_count_for_reset_r_reg[24]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_count_for_reset_r_reg[24]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[24]_i_1__0\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_count_for_reset_r[24]_i_2__0\,
      S(0) => \n_0_count_for_reset_r[24]_i_3__0\
    );
\count_for_reset_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[24]_i_1__0\,
      Q => count_for_reset_r_reg(25),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[0]_i_1__0\,
      Q => count_for_reset_r_reg(2),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[0]_i_1__0\,
      Q => count_for_reset_r_reg(3),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[4]_i_1__0\,
      Q => count_for_reset_r_reg(4),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[0]_i_1__0\,
      CO(3) => \n_0_count_for_reset_r_reg[4]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[4]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[4]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[4]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[4]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[4]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[4]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[4]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[4]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[4]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[4]_i_5__0\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[4]_i_1__0\,
      Q => count_for_reset_r_reg(5),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_5_count_for_reset_r_reg[4]_i_1__0\,
      Q => count_for_reset_r_reg(6),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_4_count_for_reset_r_reg[4]_i_1__0\,
      Q => count_for_reset_r_reg(7),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_7_count_for_reset_r_reg[8]_i_1__0\,
      Q => count_for_reset_r_reg(8),
      R => s_level_out_d3
    );
\count_for_reset_r_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[4]_i_1__0\,
      CO(3) => \n_0_count_for_reset_r_reg[8]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[8]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[8]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_for_reset_r_reg[8]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[8]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[8]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[8]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[8]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[8]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[8]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[8]_i_5__0\
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_6_count_for_reset_r_reg[8]_i_1__0\,
      Q => count_for_reset_r_reg(9),
      R => s_level_out_d3
    );
\hotplug_enable.LINK_RESET_OUT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => link_reset_r,
      Q => O3,
      R => \<const0>\
    );
\link_reset_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D00000000000000"
    )
    port map (
      I0 => \n_0_link_reset_r_i_2__0\,
      I1 => count_for_reset_r_reg(3),
      I2 => count_for_reset_r_reg(0),
      I3 => \n_0_link_reset_r_i_3__0\,
      I4 => \n_0_link_reset_r_i_4__0\,
      I5 => \n_0_link_reset_r_i_5__0\,
      O => link_reset_0
    );
\link_reset_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      I1 => count_for_reset_r_reg(1),
      O => \n_0_link_reset_r_i_2__0\
    );
\link_reset_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(17),
      I3 => count_for_reset_r_reg(20),
      I4 => count_for_reset_r_reg(16),
      I5 => count_for_reset_r_reg(6),
      O => \n_0_link_reset_r_i_3__0\
    );
\link_reset_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(8),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(13),
      I3 => count_for_reset_r_reg(21),
      I4 => count_for_reset_r_reg(12),
      I5 => count_for_reset_r_reg(23),
      O => \n_0_link_reset_r_i_4__0\
    );
\link_reset_r_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => count_for_reset_r_reg(4),
      I1 => count_for_reset_r_reg(22),
      I2 => count_for_reset_r_reg(5),
      I3 => count_for_reset_r_reg(19),
      I4 => \n_0_link_reset_r_i_6__0\,
      O => \n_0_link_reset_r_i_5__0\
    );
\link_reset_r_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(11),
      I1 => count_for_reset_r_reg(14),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(25),
      I4 => count_for_reset_r_reg(24),
      I5 => count_for_reset_r_reg(18),
      O => \n_0_link_reset_r_i_6__0\
    );
link_reset_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => link_reset_0,
      Q => link_reset_r,
      R => \<const0>\
    );
rx_cc_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_8\
    port map (
      init_clk_in => init_clk_in,
      rx_cc_extend_r2 => rx_cc_extend_r2,
      s_level_out_d3 => s_level_out_d3
    );
\rx_cc_extend_r2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_0_in(3),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \n_0_rx_cc_extend_r_reg[0]\,
      I4 => p_0_in(0),
      O => \n_0_rx_cc_extend_r2_i_1__0\
    );
rx_cc_extend_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_rx_cc_extend_r2_i_1__0\,
      Q => rx_cc_extend_r2,
      R => \<const0>\
    );
\rx_cc_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in(0),
      Q => \n_0_rx_cc_extend_r_reg[0]\,
      R => I1
    );
\rx_cc_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in(1),
      Q => p_0_in(0),
      R => I1
    );
\rx_cc_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in(2),
      Q => p_0_in(1),
      R => I1
    );
\rx_cc_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => p_0_in(3),
      Q => p_0_in(2),
      R => I1
    );
\rx_cc_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => RX_CC,
      Q => p_0_in(3),
      R => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_RESET_LOGIC is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset_out : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    LINK_RESET_OUT : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    TX_RESETDONE_OUT : in STD_LOGIC;
    RESET_CHANNEL : in STD_LOGIC;
    RESET : in STD_LOGIC;
    EN_CHAN_SYNC : in STD_LOGIC;
    RX_RESETDONE_OUT : in STD_LOGIC
  );
end video_mgtvideo_mgt_RESET_LOGIC;

architecture STRUCTURE of video_mgtvideo_mgt_RESET_LOGIC is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal gt_rxresetdone_r : STD_LOGIC;
  signal gt_rxresetdone_r2 : STD_LOGIC;
  signal gt_rxresetdone_r3 : STD_LOGIC;
  signal gt_txresetdone_r : STD_LOGIC;
  signal gt_txresetdone_r2 : STD_LOGIC;
  signal gt_txresetdone_r3 : STD_LOGIC;
  signal link_reset_comb_r : STD_LOGIC;
  signal n_0_gt_rxresetdone_r2_i_1 : STD_LOGIC;
  signal n_0_gt_txresetdone_r2_i_1 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt_rxresetdone_r2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RX_RESETDONE_OUT,
      O => n_0_gt_rxresetdone_r2_i_1
    );
gt_rxresetdone_r2_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => \<const1>\,
      CLR => n_0_gt_rxresetdone_r2_i_1,
      D => gt_rxresetdone_r,
      Q => gt_rxresetdone_r2
    );
gt_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => gt_rxresetdone_r2,
      Q => gt_rxresetdone_r3,
      R => \<const0>\
    );
gt_rxresetdone_r_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => \<const1>\,
      CLR => n_0_gt_rxresetdone_r2_i_1,
      D => \<const1>\,
      Q => gt_rxresetdone_r
    );
gt_txresetdone_r2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_level_out_d3,
      O => n_0_gt_txresetdone_r2_i_1
    );
gt_txresetdone_r2_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => \<const1>\,
      CLR => n_0_gt_txresetdone_r2_i_1,
      D => gt_txresetdone_r,
      Q => gt_txresetdone_r2
    );
gt_txresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => gt_txresetdone_r2,
      Q => gt_txresetdone_r3,
      R => \<const0>\
    );
gt_txresetdone_r_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => \<const1>\,
      CLR => n_0_gt_txresetdone_r2_i_1,
      D => \<const1>\,
      Q => gt_txresetdone_r
    );
link_reset_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_1\
    port map (
      EN_CHAN_SYNC => EN_CHAN_SYNC,
      RESET => RESET,
      RESET_CHANNEL => RESET_CHANNEL,
      SR(0) => SR(0),
      SS(0) => SS(0),
      gt_rxresetdone_r3 => gt_rxresetdone_r3,
      gt_txresetdone_r3 => gt_txresetdone_r3,
      link_reset_comb_r => link_reset_comb_r,
      sys_reset_out => sys_reset_out,
      user_clk => user_clk
    );
link_reset_comb_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => LINK_RESET_OUT,
      Q => link_reset_comb_r,
      R => \<const0>\
    );
tx_resetdone_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0\
    port map (
      TX_RESETDONE_OUT => TX_RESETDONE_OUT,
      s_level_out_d3 => s_level_out_d3,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_RX_LL_PDU_DATAPATH is
  port (
    CI : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O : out STD_LOGIC;
    FRAME_ERR : out STD_LOGIC;
    M_AXI_RX_TKEEP : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M_AXI_RX_TDATA : out STD_LOGIC_VECTOR ( 0 to 63 );
    M_AXI_RX_TVALID : out STD_LOGIC;
    M_AXI_RX_TLAST : out STD_LOGIC;
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    S : in STD_LOGIC;
    S1_in : in STD_LOGIC;
    S4_in : in STD_LOGIC;
    S7_in : in STD_LOGIC;
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    START_RX : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end video_mgtvideo_mgt_RX_LL_PDU_DATAPATH;

architecture STRUCTURE of video_mgtvideo_mgt_RX_LL_PDU_DATAPATH is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal END_STORAGE : STD_LOGIC;
  signal EOF_N : STD_LOGIC;
  signal FRAME_ERR_RESULT : STD_LOGIC;
  signal FRAME_ERR_RESULT_Buffer0 : STD_LOGIC;
  signal LEFT_ALIGNED_COUNT : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \^m_axi_rx_tkeep\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal OUTPUT_SELECT_Buffer : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal RX_EOF_N : STD_LOGIC;
  signal RX_REM : STD_LOGIC_VECTOR ( 1 to 2 );
  signal RX_SRC_RDY_N : STD_LOGIC;
  signal SRC_RDY_N : STD_LOGIC;
  signal STORAGE_COUNT : STD_LOGIC_VECTOR ( 0 to 2 );
  signal STORAGE_DATA : STD_LOGIC_VECTOR ( 16 to 63 );
  signal STORAGE_SELECT_Buffer : STD_LOGIC_VECTOR ( 3 to 19 );
  signal ce_command_c : STD_LOGIC_VECTOR ( 0 to 2 );
  signal data0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal muxed_data_c : STD_LOGIC_VECTOR ( 0 to 63 );
  signal \n_0_stage_1_data_r_reg[0]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[10]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[11]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[12]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[13]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[14]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[15]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[16]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[17]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[18]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[19]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[1]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[20]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[21]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[22]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[23]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[24]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[25]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[26]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[27]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[28]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[29]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[30]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[31]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[32]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[33]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[34]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[35]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[36]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[37]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[38]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[39]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[3]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[40]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[41]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[42]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[43]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[44]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[45]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[46]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[47]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[48]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[49]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[4]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[50]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[51]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[52]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[53]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[54]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[55]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[56]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[57]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[58]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[59]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[5]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[60]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[61]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[62]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[63]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[6]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[7]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[8]_srl3\ : STD_LOGIC;
  signal \n_0_stage_1_data_r_reg[9]_srl3\ : STD_LOGIC;
  signal n_0_stage_2_frame_err_r_reg : STD_LOGIC;
  signal n_0_stage_2_valid_data_counter_i : STD_LOGIC;
  signal n_0_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_0_stage_3_storage_ce_control_i : STD_LOGIC;
  signal n_100_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_101_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_102_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_103_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_104_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_105_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_106_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_107_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_108_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_109_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_10_sideband_output_i : STD_LOGIC;
  signal n_10_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_10_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_10_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_110_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_111_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_11_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_11_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_11_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_12_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_12_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_12_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_13_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_13_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_13_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_14_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_14_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_14_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_15_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_15_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_16_stage_2_left_align_control_i : STD_LOGIC;
  signal n_16_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_17_stage_2_left_align_control_i : STD_LOGIC;
  signal n_17_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_18_stage_2_left_align_control_i : STD_LOGIC;
  signal n_18_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_19_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_1_stage_2_valid_data_counter_i : STD_LOGIC;
  signal n_1_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_1_stage_3_storage_ce_control_i : STD_LOGIC;
  signal n_20_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_21_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_22_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_23_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_24_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_25_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_26_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_27_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_28_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_29_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_2_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_30_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_31_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_32_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_33_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_34_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_35_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_36_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_37_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_38_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_39_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_3_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_3_stage_3_storage_ce_control_i : STD_LOGIC;
  signal n_40_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_41_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_42_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_43_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_44_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_45_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_46_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_47_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_48_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_49_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_4_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_4_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_50_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_51_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_52_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_53_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_54_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_55_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_56_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_57_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_58_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_59_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_5_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_5_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_60_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_61_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_62_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_63_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_64_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_65_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_66_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_67_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_68_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_69_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_6_sideband_output_i : STD_LOGIC;
  signal n_6_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_6_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_6_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_70_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_71_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_72_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_73_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_74_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_75_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_76_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_77_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_78_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_79_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_7_sideband_output_i : STD_LOGIC;
  signal n_7_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_7_stage_2_valid_data_counter_i : STD_LOGIC;
  signal n_7_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_7_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_80_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_81_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_82_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_83_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_84_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_85_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_86_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_87_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_88_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_89_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_8_sideband_output_i : STD_LOGIC;
  signal n_8_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_8_stage_2_valid_data_counter_i : STD_LOGIC;
  signal n_8_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_8_stage_3_storage_count_control_i : STD_LOGIC;
  signal n_90_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_91_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_92_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_93_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_94_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_95_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_96_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_97_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_98_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_99_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_9_sideband_output_i : STD_LOGIC;
  signal n_9_stage_1_rx_ll_deframer_i : STD_LOGIC;
  signal n_9_stage_3_left_align_datapath_mux_i : STD_LOGIC;
  signal n_9_stage_3_storage_count_control_i : STD_LOGIC;
  signal output_data_c : STD_LOGIC_VECTOR ( 0 to 15 );
  signal overwrite_c : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_5_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal stage_1_ecp_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal stage_1_pad_r : STD_LOGIC;
  signal stage_1_scp_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal stage_2_end_after_start_r : STD_LOGIC;
  signal stage_2_end_before_start_r : STD_LOGIC;
  signal stage_2_pad_r : STD_LOGIC;
  signal stage_2_start_with_data_r : STD_LOGIC;
  signal storage_count_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \M_AXI_RX_TKEEP[1]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \M_AXI_RX_TKEEP[2]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \M_AXI_RX_TKEEP[3]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \M_AXI_RX_TKEEP[5]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \M_AXI_RX_TKEEP[6]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \M_AXI_RX_TKEEP[7]_INST_0\ : label is "soft_lutpair63";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \stage_1_data_r_reg[0]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \stage_1_data_r_reg[0]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[10]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[10]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[11]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[11]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[12]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[12]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[13]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[13]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[14]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[14]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[15]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[15]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[15]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[16]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[16]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[16]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[17]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[17]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[17]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[18]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[18]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[18]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[19]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[19]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[19]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[1]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[1]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[1]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[20]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[20]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[20]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[21]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[21]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[21]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[22]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[22]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[22]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[23]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[23]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[23]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[24]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[24]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[24]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[25]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[25]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[25]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[26]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[26]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[27]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[27]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[27]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[28]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[28]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[28]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[29]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[29]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[29]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[2]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[2]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[2]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[30]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[30]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[30]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[31]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[31]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[31]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[32]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[32]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[32]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[33]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[33]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[33]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[34]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[34]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[34]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[35]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[35]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[35]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[36]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[36]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[36]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[37]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[37]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[37]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[38]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[38]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[38]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[39]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[39]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[39]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[3]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[3]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[3]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[40]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[40]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[40]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[41]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[41]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[41]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[42]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[42]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[42]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[43]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[43]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[43]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[44]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[44]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[44]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[45]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[45]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[45]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[46]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[46]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[46]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[47]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[47]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[47]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[48]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[48]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[48]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[49]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[49]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[49]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[4]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[4]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[4]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[50]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[50]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[50]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[51]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[51]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[51]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[52]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[52]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[52]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[53]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[53]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[53]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[54]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[54]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[54]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[55]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[55]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[55]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[56]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[56]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[56]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[57]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[57]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[57]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[58]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[58]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[58]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[59]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[59]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[59]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[5]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[5]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[5]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[60]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[60]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[60]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[61]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[61]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[61]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[62]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[62]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[62]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[63]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[63]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[63]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[6]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[6]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[6]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[7]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[7]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[8]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[8]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[8]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[9]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[9]_srl3\ : label is "U0/\video_mgt_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3 ";
begin
  M_AXI_RX_TKEEP(6 downto 0) <= \^m_axi_rx_tkeep\(6 downto 0);
FRAME_ERR_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => FRAME_ERR_RESULT,
      Q => FRAME_ERR,
      R => RESET
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\M_AXI_RX_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => RX_REM(1),
      I1 => \^m_axi_rx_tkeep\(3),
      I2 => RX_REM(2),
      O => \^m_axi_rx_tkeep\(6)
    );
\M_AXI_RX_TKEEP[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RX_REM(1),
      I1 => \^m_axi_rx_tkeep\(3),
      O => \^m_axi_rx_tkeep\(5)
    );
\M_AXI_RX_TKEEP[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => RX_REM(1),
      I1 => \^m_axi_rx_tkeep\(3),
      I2 => RX_REM(2),
      O => \^m_axi_rx_tkeep\(4)
    );
\M_AXI_RX_TKEEP[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^m_axi_rx_tkeep\(3),
      I1 => RX_REM(1),
      I2 => RX_REM(2),
      O => \^m_axi_rx_tkeep\(2)
    );
\M_AXI_RX_TKEEP[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => RX_REM(1),
      I1 => \^m_axi_rx_tkeep\(3),
      O => \^m_axi_rx_tkeep\(1)
    );
\M_AXI_RX_TKEEP[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RX_REM(1),
      I1 => \^m_axi_rx_tkeep\(3),
      I2 => RX_REM(2),
      O => \^m_axi_rx_tkeep\(0)
    );
M_AXI_RX_TLAST_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RX_EOF_N,
      O => M_AXI_RX_TLAST
    );
M_AXI_RX_TVALID_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => RX_SRC_RDY_N,
      O => M_AXI_RX_TVALID
    );
RX_EOF_N_Buffer_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => EOF_N,
      Q => RX_EOF_N,
      R => \<const0>\
    );
\RX_REM_Buffer_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_8_sideband_output_i,
      Q => \^m_axi_rx_tkeep\(3),
      R => \<const0>\
    );
\RX_REM_Buffer_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_9_sideband_output_i,
      Q => RX_REM(1),
      R => \<const0>\
    );
\RX_REM_Buffer_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_10_sideband_output_i,
      Q => RX_REM(2),
      R => \<const0>\
    );
RX_SRC_RDY_N_Buffer_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => SRC_RDY_N,
      Q => RX_SRC_RDY_N,
      S => RESET
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
output_mux_i: entity work.video_mgtvideo_mgt_OUTPUT_MUX
    port map (
      D(15) => output_data_c(0),
      D(14) => output_data_c(1),
      D(13) => output_data_c(2),
      D(12) => output_data_c(3),
      D(11) => output_data_c(4),
      D(10) => output_data_c(5),
      D(9) => output_data_c(6),
      D(8) => output_data_c(7),
      D(7) => output_data_c(8),
      D(6) => output_data_c(9),
      D(5) => output_data_c(10),
      D(4) => output_data_c(11),
      D(3) => output_data_c(12),
      D(2) => output_data_c(13),
      D(1) => output_data_c(14),
      D(0) => output_data_c(15),
      I1 => n_0_stage_3_left_align_datapath_mux_i,
      I10 => n_9_stage_3_left_align_datapath_mux_i,
      I11 => n_10_stage_3_left_align_datapath_mux_i,
      I12 => n_11_stage_3_left_align_datapath_mux_i,
      I13 => n_12_stage_3_left_align_datapath_mux_i,
      I14 => n_13_stage_3_left_align_datapath_mux_i,
      I15 => n_14_stage_3_left_align_datapath_mux_i,
      I16 => n_15_stage_3_left_align_datapath_mux_i,
      I17 => n_16_stage_3_left_align_datapath_mux_i,
      I18 => n_17_stage_3_left_align_datapath_mux_i,
      I19 => n_18_stage_3_left_align_datapath_mux_i,
      I2 => n_1_stage_3_left_align_datapath_mux_i,
      I20 => n_19_stage_3_left_align_datapath_mux_i,
      I21 => n_20_stage_3_left_align_datapath_mux_i,
      I22 => n_21_stage_3_left_align_datapath_mux_i,
      I23 => n_22_stage_3_left_align_datapath_mux_i,
      I24 => n_23_stage_3_left_align_datapath_mux_i,
      I25 => n_24_stage_3_left_align_datapath_mux_i,
      I26 => n_25_stage_3_left_align_datapath_mux_i,
      I27 => n_26_stage_3_left_align_datapath_mux_i,
      I28 => n_27_stage_3_left_align_datapath_mux_i,
      I29 => n_28_stage_3_left_align_datapath_mux_i,
      I3 => n_2_stage_3_left_align_datapath_mux_i,
      I30 => n_29_stage_3_left_align_datapath_mux_i,
      I31 => n_30_stage_3_left_align_datapath_mux_i,
      I32 => n_31_stage_3_left_align_datapath_mux_i,
      I33 => n_32_stage_3_left_align_datapath_mux_i,
      I34 => n_33_stage_3_left_align_datapath_mux_i,
      I35 => n_34_stage_3_left_align_datapath_mux_i,
      I36 => n_35_stage_3_left_align_datapath_mux_i,
      I37 => n_36_stage_3_left_align_datapath_mux_i,
      I38 => n_37_stage_3_left_align_datapath_mux_i,
      I39 => n_38_stage_3_left_align_datapath_mux_i,
      I4 => n_3_stage_3_left_align_datapath_mux_i,
      I40 => n_39_stage_3_left_align_datapath_mux_i,
      I41 => n_40_stage_3_left_align_datapath_mux_i,
      I42 => n_41_stage_3_left_align_datapath_mux_i,
      I43 => n_42_stage_3_left_align_datapath_mux_i,
      I44 => n_43_stage_3_left_align_datapath_mux_i,
      I45 => n_44_stage_3_left_align_datapath_mux_i,
      I46 => n_45_stage_3_left_align_datapath_mux_i,
      I47 => n_46_stage_3_left_align_datapath_mux_i,
      I48 => n_47_stage_3_left_align_datapath_mux_i,
      I5 => n_4_stage_3_left_align_datapath_mux_i,
      I6 => n_5_stage_3_left_align_datapath_mux_i,
      I7 => n_6_stage_3_left_align_datapath_mux_i,
      I8 => n_7_stage_3_left_align_datapath_mux_i,
      I9 => n_8_stage_3_left_align_datapath_mux_i,
      M_AXI_RX_TDATA(0 to 63) => M_AXI_RX_TDATA(0 to 63),
      user_clk => user_clk
    );
sideband_output_i: entity work.video_mgtvideo_mgt_SIDEBAND_OUTPUT
    port map (
      D(0) => n_7_sideband_output_i,
      END_STORAGE => END_STORAGE,
      EOF_N => EOF_N,
      FRAME_ERR_RESULT => FRAME_ERR_RESULT,
      FRAME_ERR_RESULT_Buffer0 => FRAME_ERR_RESULT_Buffer0,
      I1 => n_13_stage_3_storage_count_control_i,
      I2 => n_8_stage_2_valid_data_counter_i,
      I3 => n_7_stage_2_valid_data_counter_i,
      I4 => n_0_stage_2_frame_err_r_reg,
      I5(1) => n_0_stage_2_valid_data_counter_i,
      I5(0) => n_1_stage_2_valid_data_counter_i,
      O1 => n_6_sideband_output_i,
      Q(2) => n_8_sideband_output_i,
      Q(1) => n_9_sideband_output_i,
      Q(0) => n_10_sideband_output_i,
      SRC_RDY_N => SRC_RDY_N,
      START_RX => START_RX,
      STORAGE_COUNT(0) => STORAGE_COUNT(0),
      overwrite_c => overwrite_c,
      p_0_out(0) => p_0_out(0),
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_pad_r => stage_2_pad_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      storage_count_r0 => storage_count_r0,
      user_clk => user_clk
    );
\stage_1_data_r_reg[0]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => Q(7),
      Q => \n_0_stage_1_data_r_reg[0]_srl3\
    );
\stage_1_data_r_reg[10]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I6(5),
      Q => \n_0_stage_1_data_r_reg[10]_srl3\
    );
\stage_1_data_r_reg[11]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I6(4),
      Q => \n_0_stage_1_data_r_reg[11]_srl3\
    );
\stage_1_data_r_reg[12]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I6(3),
      Q => \n_0_stage_1_data_r_reg[12]_srl3\
    );
\stage_1_data_r_reg[13]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I6(2),
      Q => \n_0_stage_1_data_r_reg[13]_srl3\
    );
\stage_1_data_r_reg[14]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I6(1),
      Q => \n_0_stage_1_data_r_reg[14]_srl3\
    );
\stage_1_data_r_reg[15]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I6(0),
      Q => \n_0_stage_1_data_r_reg[15]_srl3\
    );
\stage_1_data_r_reg[16]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I7(7),
      Q => \n_0_stage_1_data_r_reg[16]_srl3\
    );
\stage_1_data_r_reg[17]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I7(6),
      Q => \n_0_stage_1_data_r_reg[17]_srl3\
    );
\stage_1_data_r_reg[18]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I7(5),
      Q => \n_0_stage_1_data_r_reg[18]_srl3\
    );
\stage_1_data_r_reg[19]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I7(4),
      Q => \n_0_stage_1_data_r_reg[19]_srl3\
    );
\stage_1_data_r_reg[1]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => Q(6),
      Q => \n_0_stage_1_data_r_reg[1]_srl3\
    );
\stage_1_data_r_reg[20]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I7(3),
      Q => \n_0_stage_1_data_r_reg[20]_srl3\
    );
\stage_1_data_r_reg[21]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I7(2),
      Q => \n_0_stage_1_data_r_reg[21]_srl3\
    );
\stage_1_data_r_reg[22]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I7(1),
      Q => \n_0_stage_1_data_r_reg[22]_srl3\
    );
\stage_1_data_r_reg[23]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I7(0),
      Q => \n_0_stage_1_data_r_reg[23]_srl3\
    );
\stage_1_data_r_reg[24]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I8(7),
      Q => \n_0_stage_1_data_r_reg[24]_srl3\
    );
\stage_1_data_r_reg[25]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I8(6),
      Q => \n_0_stage_1_data_r_reg[25]_srl3\
    );
\stage_1_data_r_reg[26]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I8(5),
      Q => \n_0_stage_1_data_r_reg[26]_srl3\
    );
\stage_1_data_r_reg[27]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I8(4),
      Q => \n_0_stage_1_data_r_reg[27]_srl3\
    );
\stage_1_data_r_reg[28]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I8(3),
      Q => \n_0_stage_1_data_r_reg[28]_srl3\
    );
\stage_1_data_r_reg[29]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I8(2),
      Q => \n_0_stage_1_data_r_reg[29]_srl3\
    );
\stage_1_data_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => Q(5),
      Q => \n_0_stage_1_data_r_reg[2]_srl3\
    );
\stage_1_data_r_reg[30]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I8(1),
      Q => \n_0_stage_1_data_r_reg[30]_srl3\
    );
\stage_1_data_r_reg[31]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I8(0),
      Q => \n_0_stage_1_data_r_reg[31]_srl3\
    );
\stage_1_data_r_reg[32]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I9(7),
      Q => \n_0_stage_1_data_r_reg[32]_srl3\
    );
\stage_1_data_r_reg[33]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I9(6),
      Q => \n_0_stage_1_data_r_reg[33]_srl3\
    );
\stage_1_data_r_reg[34]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I9(5),
      Q => \n_0_stage_1_data_r_reg[34]_srl3\
    );
\stage_1_data_r_reg[35]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I9(4),
      Q => \n_0_stage_1_data_r_reg[35]_srl3\
    );
\stage_1_data_r_reg[36]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I9(3),
      Q => \n_0_stage_1_data_r_reg[36]_srl3\
    );
\stage_1_data_r_reg[37]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I9(2),
      Q => \n_0_stage_1_data_r_reg[37]_srl3\
    );
\stage_1_data_r_reg[38]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I9(1),
      Q => \n_0_stage_1_data_r_reg[38]_srl3\
    );
\stage_1_data_r_reg[39]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I9(0),
      Q => \n_0_stage_1_data_r_reg[39]_srl3\
    );
\stage_1_data_r_reg[3]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => Q(4),
      Q => \n_0_stage_1_data_r_reg[3]_srl3\
    );
\stage_1_data_r_reg[40]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I10(7),
      Q => \n_0_stage_1_data_r_reg[40]_srl3\
    );
\stage_1_data_r_reg[41]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I10(6),
      Q => \n_0_stage_1_data_r_reg[41]_srl3\
    );
\stage_1_data_r_reg[42]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I10(5),
      Q => \n_0_stage_1_data_r_reg[42]_srl3\
    );
\stage_1_data_r_reg[43]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I10(4),
      Q => \n_0_stage_1_data_r_reg[43]_srl3\
    );
\stage_1_data_r_reg[44]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I10(3),
      Q => \n_0_stage_1_data_r_reg[44]_srl3\
    );
\stage_1_data_r_reg[45]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I10(2),
      Q => \n_0_stage_1_data_r_reg[45]_srl3\
    );
\stage_1_data_r_reg[46]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I10(1),
      Q => \n_0_stage_1_data_r_reg[46]_srl3\
    );
\stage_1_data_r_reg[47]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I10(0),
      Q => \n_0_stage_1_data_r_reg[47]_srl3\
    );
\stage_1_data_r_reg[48]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I11(7),
      Q => \n_0_stage_1_data_r_reg[48]_srl3\
    );
\stage_1_data_r_reg[49]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I11(6),
      Q => \n_0_stage_1_data_r_reg[49]_srl3\
    );
\stage_1_data_r_reg[4]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => Q(3),
      Q => \n_0_stage_1_data_r_reg[4]_srl3\
    );
\stage_1_data_r_reg[50]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I11(5),
      Q => \n_0_stage_1_data_r_reg[50]_srl3\
    );
\stage_1_data_r_reg[51]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I11(4),
      Q => \n_0_stage_1_data_r_reg[51]_srl3\
    );
\stage_1_data_r_reg[52]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I11(3),
      Q => \n_0_stage_1_data_r_reg[52]_srl3\
    );
\stage_1_data_r_reg[53]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I11(2),
      Q => \n_0_stage_1_data_r_reg[53]_srl3\
    );
\stage_1_data_r_reg[54]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I11(1),
      Q => \n_0_stage_1_data_r_reg[54]_srl3\
    );
\stage_1_data_r_reg[55]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I11(0),
      Q => \n_0_stage_1_data_r_reg[55]_srl3\
    );
\stage_1_data_r_reg[56]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I12(7),
      Q => \n_0_stage_1_data_r_reg[56]_srl3\
    );
\stage_1_data_r_reg[57]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I12(6),
      Q => \n_0_stage_1_data_r_reg[57]_srl3\
    );
\stage_1_data_r_reg[58]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I12(5),
      Q => \n_0_stage_1_data_r_reg[58]_srl3\
    );
\stage_1_data_r_reg[59]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I12(4),
      Q => \n_0_stage_1_data_r_reg[59]_srl3\
    );
\stage_1_data_r_reg[5]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => Q(2),
      Q => \n_0_stage_1_data_r_reg[5]_srl3\
    );
\stage_1_data_r_reg[60]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I12(3),
      Q => \n_0_stage_1_data_r_reg[60]_srl3\
    );
\stage_1_data_r_reg[61]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I12(2),
      Q => \n_0_stage_1_data_r_reg[61]_srl3\
    );
\stage_1_data_r_reg[62]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I12(1),
      Q => \n_0_stage_1_data_r_reg[62]_srl3\
    );
\stage_1_data_r_reg[63]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I12(0),
      Q => \n_0_stage_1_data_r_reg[63]_srl3\
    );
\stage_1_data_r_reg[6]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => Q(1),
      Q => \n_0_stage_1_data_r_reg[6]_srl3\
    );
\stage_1_data_r_reg[7]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => Q(0),
      Q => \n_0_stage_1_data_r_reg[7]_srl3\
    );
\stage_1_data_r_reg[8]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I6(7),
      Q => \n_0_stage_1_data_r_reg[8]_srl3\
    );
\stage_1_data_r_reg[9]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => I6(6),
      Q => \n_0_stage_1_data_r_reg[9]_srl3\
    );
\stage_1_ecp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(3),
      Q => stage_1_ecp_r(0),
      R => \<const0>\
    );
\stage_1_ecp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(2),
      Q => stage_1_ecp_r(1),
      R => \<const0>\
    );
\stage_1_ecp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(1),
      Q => stage_1_ecp_r(2),
      R => \<const0>\
    );
\stage_1_ecp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I14(0),
      Q => stage_1_ecp_r(3),
      R => \<const0>\
    );
stage_1_pad_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => I5,
      Q => stage_1_pad_r,
      R => \<const0>\
    );
stage_1_rx_ll_deframer_i: entity work.video_mgtvideo_mgt_RX_LL_DEFRAMER
    port map (
      CI => CI,
      D(3 downto 0) => D(3 downto 0),
      I1 => I1,
      I13(3 downto 0) => I13(3 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(3) => stage_1_scp_r(0),
      I5(2) => stage_1_scp_r(1),
      I5(1) => stage_1_scp_r(2),
      I5(0) => stage_1_scp_r(3),
      O => O,
      O1 => O1,
      O2 => O2,
      O3(2) => n_4_stage_1_rx_ll_deframer_i,
      O3(1) => n_5_stage_1_rx_ll_deframer_i,
      O3(0) => n_6_stage_1_rx_ll_deframer_i,
      O4(4) => n_7_stage_1_rx_ll_deframer_i,
      O4(3) => n_8_stage_1_rx_ll_deframer_i,
      O4(2) => n_9_stage_1_rx_ll_deframer_i,
      O4(1) => n_10_stage_1_rx_ll_deframer_i,
      O4(0) => n_11_stage_1_rx_ll_deframer_i,
      O5 => n_12_stage_1_rx_ll_deframer_i,
      O6 => n_13_stage_1_rx_ll_deframer_i,
      O7 => n_14_stage_1_rx_ll_deframer_i,
      O8 => n_15_stage_1_rx_ll_deframer_i,
      Q(3) => stage_1_ecp_r(0),
      Q(2) => stage_1_ecp_r(1),
      Q(1) => stage_1_ecp_r(2),
      Q(0) => stage_1_ecp_r(3),
      RESET => RESET,
      S => S,
      S1_in => S1_in,
      S4_in => S4_in,
      S7_in => S7_in,
      START_RX => START_RX,
      user_clk => user_clk
    );
\stage_1_scp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(3),
      Q => stage_1_scp_r(0),
      R => \<const0>\
    );
\stage_1_scp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(2),
      Q => stage_1_scp_r(1),
      R => \<const0>\
    );
\stage_1_scp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(1),
      Q => stage_1_scp_r(2),
      R => \<const0>\
    );
\stage_1_scp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => D(0),
      Q => stage_1_scp_r(3),
      R => \<const0>\
    );
\stage_2_data_r_reg[0]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[0]_srl3\,
      Q => data0(15),
      R => \<const0>\
    );
\stage_2_data_r_reg[10]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[10]_srl3\,
      Q => data0(5),
      R => \<const0>\
    );
\stage_2_data_r_reg[11]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[11]_srl3\,
      Q => data0(4),
      R => \<const0>\
    );
\stage_2_data_r_reg[12]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[12]_srl3\,
      Q => data0(3),
      R => \<const0>\
    );
\stage_2_data_r_reg[13]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[13]_srl3\,
      Q => data0(2),
      R => \<const0>\
    );
\stage_2_data_r_reg[14]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[14]_srl3\,
      Q => data0(1),
      R => \<const0>\
    );
\stage_2_data_r_reg[15]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[15]_srl3\,
      Q => data0(0),
      R => \<const0>\
    );
\stage_2_data_r_reg[16]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[16]_srl3\,
      Q => p_5_in(15),
      R => \<const0>\
    );
\stage_2_data_r_reg[17]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[17]_srl3\,
      Q => p_5_in(14),
      R => \<const0>\
    );
\stage_2_data_r_reg[18]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[18]_srl3\,
      Q => p_5_in(13),
      R => \<const0>\
    );
\stage_2_data_r_reg[19]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[19]_srl3\,
      Q => p_5_in(12),
      R => \<const0>\
    );
\stage_2_data_r_reg[1]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[1]_srl3\,
      Q => data0(14),
      R => \<const0>\
    );
\stage_2_data_r_reg[20]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[20]_srl3\,
      Q => p_5_in(11),
      R => \<const0>\
    );
\stage_2_data_r_reg[21]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[21]_srl3\,
      Q => p_5_in(10),
      R => \<const0>\
    );
\stage_2_data_r_reg[22]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[22]_srl3\,
      Q => p_5_in(9),
      R => \<const0>\
    );
\stage_2_data_r_reg[23]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[23]_srl3\,
      Q => p_5_in(8),
      R => \<const0>\
    );
\stage_2_data_r_reg[24]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[24]_srl3\,
      Q => p_5_in(7),
      R => \<const0>\
    );
\stage_2_data_r_reg[25]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[25]_srl3\,
      Q => p_5_in(6),
      R => \<const0>\
    );
\stage_2_data_r_reg[26]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[26]_srl3\,
      Q => p_5_in(5),
      R => \<const0>\
    );
\stage_2_data_r_reg[27]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[27]_srl3\,
      Q => p_5_in(4),
      R => \<const0>\
    );
\stage_2_data_r_reg[28]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[28]_srl3\,
      Q => p_5_in(3),
      R => \<const0>\
    );
\stage_2_data_r_reg[29]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[29]_srl3\,
      Q => p_5_in(2),
      R => \<const0>\
    );
\stage_2_data_r_reg[2]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[2]_srl3\,
      Q => data0(13),
      R => \<const0>\
    );
\stage_2_data_r_reg[30]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[30]_srl3\,
      Q => p_5_in(1),
      R => \<const0>\
    );
\stage_2_data_r_reg[31]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[31]_srl3\,
      Q => p_5_in(0),
      R => \<const0>\
    );
\stage_2_data_r_reg[32]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[32]_srl3\,
      Q => data2(15),
      R => \<const0>\
    );
\stage_2_data_r_reg[33]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[33]_srl3\,
      Q => data2(14),
      R => \<const0>\
    );
\stage_2_data_r_reg[34]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[34]_srl3\,
      Q => data2(13),
      R => \<const0>\
    );
\stage_2_data_r_reg[35]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[35]_srl3\,
      Q => data2(12),
      R => \<const0>\
    );
\stage_2_data_r_reg[36]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[36]_srl3\,
      Q => data2(11),
      R => \<const0>\
    );
\stage_2_data_r_reg[37]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[37]_srl3\,
      Q => data2(10),
      R => \<const0>\
    );
\stage_2_data_r_reg[38]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[38]_srl3\,
      Q => data2(9),
      R => \<const0>\
    );
\stage_2_data_r_reg[39]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[39]_srl3\,
      Q => data2(8),
      R => \<const0>\
    );
\stage_2_data_r_reg[3]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[3]_srl3\,
      Q => data0(12),
      R => \<const0>\
    );
\stage_2_data_r_reg[40]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[40]_srl3\,
      Q => data2(7),
      R => \<const0>\
    );
\stage_2_data_r_reg[41]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[41]_srl3\,
      Q => data2(6),
      R => \<const0>\
    );
\stage_2_data_r_reg[42]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[42]_srl3\,
      Q => data2(5),
      R => \<const0>\
    );
\stage_2_data_r_reg[43]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[43]_srl3\,
      Q => data2(4),
      R => \<const0>\
    );
\stage_2_data_r_reg[44]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[44]_srl3\,
      Q => data2(3),
      R => \<const0>\
    );
\stage_2_data_r_reg[45]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[45]_srl3\,
      Q => data2(2),
      R => \<const0>\
    );
\stage_2_data_r_reg[46]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[46]_srl3\,
      Q => data2(1),
      R => \<const0>\
    );
\stage_2_data_r_reg[47]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[47]_srl3\,
      Q => data2(0),
      R => \<const0>\
    );
\stage_2_data_r_reg[48]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[48]_srl3\,
      Q => muxed_data_c(48),
      R => \<const0>\
    );
\stage_2_data_r_reg[49]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[49]_srl3\,
      Q => muxed_data_c(49),
      R => \<const0>\
    );
\stage_2_data_r_reg[4]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[4]_srl3\,
      Q => data0(11),
      R => \<const0>\
    );
\stage_2_data_r_reg[50]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[50]_srl3\,
      Q => muxed_data_c(50),
      R => \<const0>\
    );
\stage_2_data_r_reg[51]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[51]_srl3\,
      Q => muxed_data_c(51),
      R => \<const0>\
    );
\stage_2_data_r_reg[52]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[52]_srl3\,
      Q => muxed_data_c(52),
      R => \<const0>\
    );
\stage_2_data_r_reg[53]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[53]_srl3\,
      Q => muxed_data_c(53),
      R => \<const0>\
    );
\stage_2_data_r_reg[54]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[54]_srl3\,
      Q => muxed_data_c(54),
      R => \<const0>\
    );
\stage_2_data_r_reg[55]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[55]_srl3\,
      Q => muxed_data_c(55),
      R => \<const0>\
    );
\stage_2_data_r_reg[56]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[56]_srl3\,
      Q => muxed_data_c(56),
      R => \<const0>\
    );
\stage_2_data_r_reg[57]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[57]_srl3\,
      Q => muxed_data_c(57),
      R => \<const0>\
    );
\stage_2_data_r_reg[58]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[58]_srl3\,
      Q => muxed_data_c(58),
      R => \<const0>\
    );
\stage_2_data_r_reg[59]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[59]_srl3\,
      Q => muxed_data_c(59),
      R => \<const0>\
    );
\stage_2_data_r_reg[5]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[5]_srl3\,
      Q => data0(10),
      R => \<const0>\
    );
\stage_2_data_r_reg[60]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[60]_srl3\,
      Q => muxed_data_c(60),
      R => \<const0>\
    );
\stage_2_data_r_reg[61]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[61]_srl3\,
      Q => muxed_data_c(61),
      R => \<const0>\
    );
\stage_2_data_r_reg[62]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[62]_srl3\,
      Q => muxed_data_c(62),
      R => \<const0>\
    );
\stage_2_data_r_reg[63]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[63]_srl3\,
      Q => muxed_data_c(63),
      R => \<const0>\
    );
\stage_2_data_r_reg[6]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[6]_srl3\,
      Q => data0(9),
      R => \<const0>\
    );
\stage_2_data_r_reg[7]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[7]_srl3\,
      Q => data0(8),
      R => \<const0>\
    );
\stage_2_data_r_reg[8]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[8]_srl3\,
      Q => data0(7),
      R => \<const0>\
    );
\stage_2_data_r_reg[9]__0\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_stage_1_data_r_reg[9]_srl3\,
      Q => data0(6),
      R => \<const0>\
    );
stage_2_end_after_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_14_stage_1_rx_ll_deframer_i,
      Q => stage_2_end_after_start_r,
      R => RESET
    );
stage_2_end_before_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_13_stage_1_rx_ll_deframer_i,
      Q => stage_2_end_before_start_r,
      R => RESET
    );
stage_2_frame_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_15_stage_1_rx_ll_deframer_i,
      Q => n_0_stage_2_frame_err_r_reg,
      R => \<const0>\
    );
stage_2_left_align_control_i: entity work.video_mgtvideo_mgt_LEFT_ALIGN_CONTROL
    port map (
      D(15) => muxed_data_c(0),
      D(14) => muxed_data_c(1),
      D(13) => muxed_data_c(2),
      D(12) => muxed_data_c(3),
      D(11) => muxed_data_c(4),
      D(10) => muxed_data_c(5),
      D(9) => muxed_data_c(6),
      D(8) => muxed_data_c(7),
      D(7) => muxed_data_c(8),
      D(6) => muxed_data_c(9),
      D(5) => muxed_data_c(10),
      D(4) => muxed_data_c(11),
      D(3) => muxed_data_c(12),
      D(2) => muxed_data_c(13),
      D(1) => muxed_data_c(14),
      D(0) => muxed_data_c(15),
      I1(15) => muxed_data_c(48),
      I1(14) => muxed_data_c(49),
      I1(13) => muxed_data_c(50),
      I1(12) => muxed_data_c(51),
      I1(11) => muxed_data_c(52),
      I1(10) => muxed_data_c(53),
      I1(9) => muxed_data_c(54),
      I1(8) => muxed_data_c(55),
      I1(7) => muxed_data_c(56),
      I1(6) => muxed_data_c(57),
      I1(5) => muxed_data_c(58),
      I1(4) => muxed_data_c(59),
      I1(3) => muxed_data_c(60),
      I1(2) => muxed_data_c(61),
      I1(1) => muxed_data_c(62),
      I1(0) => muxed_data_c(63),
      I2(4) => n_7_stage_1_rx_ll_deframer_i,
      I2(3) => n_8_stage_1_rx_ll_deframer_i,
      I2(2) => n_9_stage_1_rx_ll_deframer_i,
      I2(1) => n_10_stage_1_rx_ll_deframer_i,
      I2(0) => n_11_stage_1_rx_ll_deframer_i,
      Q(2) => n_16_stage_2_left_align_control_i,
      Q(1) => n_17_stage_2_left_align_control_i,
      Q(0) => n_18_stage_2_left_align_control_i,
      data0(15 downto 0) => data0(15 downto 0),
      data2(15 downto 0) => data2(15 downto 0),
      p_5_in(15 downto 0) => p_5_in(15 downto 0),
      user_clk => user_clk
    );
stage_2_pad_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => stage_1_pad_r,
      Q => stage_2_pad_r,
      R => \<const0>\
    );
stage_2_start_with_data_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_12_stage_1_rx_ll_deframer_i,
      Q => stage_2_start_with_data_r,
      R => RESET
    );
stage_2_valid_data_counter_i: entity work.video_mgtvideo_mgt_VALID_DATA_COUNTER
    port map (
      D(1) => n_0_stage_2_valid_data_counter_i,
      D(0) => n_1_stage_2_valid_data_counter_i,
      END_STORAGE => END_STORAGE,
      FRAME_ERR_RESULT_Buffer0 => FRAME_ERR_RESULT_Buffer0,
      I1 => n_0_stage_2_frame_err_r_reg,
      I2 => n_14_stage_3_storage_count_control_i,
      I3(2) => n_4_stage_1_rx_ll_deframer_i,
      I3(1) => n_5_stage_1_rx_ll_deframer_i,
      I3(0) => n_6_stage_1_rx_ll_deframer_i,
      O1 => n_7_stage_2_valid_data_counter_i,
      O2 => n_8_stage_2_valid_data_counter_i,
      Q(2) => LEFT_ALIGNED_COUNT(0),
      Q(1) => LEFT_ALIGNED_COUNT(1),
      Q(0) => LEFT_ALIGNED_COUNT(2),
      RESET => RESET,
      START_RX => START_RX,
      STORAGE_COUNT(0 to 2) => STORAGE_COUNT(0 to 2),
      p_0_out(0) => p_0_out(0),
      stage_2_end_after_start_r => stage_2_end_after_start_r,
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      user_clk => user_clk
    );
stage_3_left_align_datapath_mux_i: entity work.video_mgtvideo_mgt_LEFT_ALIGN_MUX
    port map (
      D(31) => muxed_data_c(0),
      D(30) => muxed_data_c(1),
      D(29) => muxed_data_c(2),
      D(28) => muxed_data_c(3),
      D(27) => muxed_data_c(4),
      D(26) => muxed_data_c(5),
      D(25) => muxed_data_c(6),
      D(24) => muxed_data_c(7),
      D(23) => muxed_data_c(8),
      D(22) => muxed_data_c(9),
      D(21) => muxed_data_c(10),
      D(20) => muxed_data_c(11),
      D(19) => muxed_data_c(12),
      D(18) => muxed_data_c(13),
      D(17) => muxed_data_c(14),
      D(16) => muxed_data_c(15),
      D(15) => muxed_data_c(48),
      D(14) => muxed_data_c(49),
      D(13) => muxed_data_c(50),
      D(12) => muxed_data_c(51),
      D(11) => muxed_data_c(52),
      D(10) => muxed_data_c(53),
      D(9) => muxed_data_c(54),
      D(8) => muxed_data_c(55),
      D(7) => muxed_data_c(56),
      D(6) => muxed_data_c(57),
      D(5) => muxed_data_c(58),
      D(4) => muxed_data_c(59),
      D(3) => muxed_data_c(60),
      D(2) => muxed_data_c(61),
      D(1) => muxed_data_c(62),
      D(0) => muxed_data_c(63),
      I1(7) => STORAGE_SELECT_Buffer(3),
      I1(6) => STORAGE_SELECT_Buffer(4),
      I1(5) => STORAGE_SELECT_Buffer(8),
      I1(4) => STORAGE_SELECT_Buffer(9),
      I1(3) => STORAGE_SELECT_Buffer(13),
      I1(2) => STORAGE_SELECT_Buffer(14),
      I1(1) => STORAGE_SELECT_Buffer(18),
      I1(0) => STORAGE_SELECT_Buffer(19),
      O1 => n_0_stage_3_left_align_datapath_mux_i,
      O10 => n_9_stage_3_left_align_datapath_mux_i,
      O100 => n_99_stage_3_left_align_datapath_mux_i,
      O101 => n_100_stage_3_left_align_datapath_mux_i,
      O102 => n_101_stage_3_left_align_datapath_mux_i,
      O103 => n_102_stage_3_left_align_datapath_mux_i,
      O104 => n_103_stage_3_left_align_datapath_mux_i,
      O105 => n_104_stage_3_left_align_datapath_mux_i,
      O106 => n_105_stage_3_left_align_datapath_mux_i,
      O107 => n_106_stage_3_left_align_datapath_mux_i,
      O108 => n_107_stage_3_left_align_datapath_mux_i,
      O109 => n_108_stage_3_left_align_datapath_mux_i,
      O11 => n_10_stage_3_left_align_datapath_mux_i,
      O110 => n_109_stage_3_left_align_datapath_mux_i,
      O111 => n_110_stage_3_left_align_datapath_mux_i,
      O112 => n_111_stage_3_left_align_datapath_mux_i,
      O12 => n_11_stage_3_left_align_datapath_mux_i,
      O13 => n_12_stage_3_left_align_datapath_mux_i,
      O14 => n_13_stage_3_left_align_datapath_mux_i,
      O15 => n_14_stage_3_left_align_datapath_mux_i,
      O16 => n_15_stage_3_left_align_datapath_mux_i,
      O17 => n_16_stage_3_left_align_datapath_mux_i,
      O18 => n_17_stage_3_left_align_datapath_mux_i,
      O19 => n_18_stage_3_left_align_datapath_mux_i,
      O2 => n_1_stage_3_left_align_datapath_mux_i,
      O20 => n_19_stage_3_left_align_datapath_mux_i,
      O21 => n_20_stage_3_left_align_datapath_mux_i,
      O22 => n_21_stage_3_left_align_datapath_mux_i,
      O23 => n_22_stage_3_left_align_datapath_mux_i,
      O24 => n_23_stage_3_left_align_datapath_mux_i,
      O25 => n_24_stage_3_left_align_datapath_mux_i,
      O26 => n_25_stage_3_left_align_datapath_mux_i,
      O27 => n_26_stage_3_left_align_datapath_mux_i,
      O28 => n_27_stage_3_left_align_datapath_mux_i,
      O29 => n_28_stage_3_left_align_datapath_mux_i,
      O3 => n_2_stage_3_left_align_datapath_mux_i,
      O30 => n_29_stage_3_left_align_datapath_mux_i,
      O31 => n_30_stage_3_left_align_datapath_mux_i,
      O32 => n_31_stage_3_left_align_datapath_mux_i,
      O33 => n_32_stage_3_left_align_datapath_mux_i,
      O34 => n_33_stage_3_left_align_datapath_mux_i,
      O35 => n_34_stage_3_left_align_datapath_mux_i,
      O36 => n_35_stage_3_left_align_datapath_mux_i,
      O37 => n_36_stage_3_left_align_datapath_mux_i,
      O38 => n_37_stage_3_left_align_datapath_mux_i,
      O39 => n_38_stage_3_left_align_datapath_mux_i,
      O4 => n_3_stage_3_left_align_datapath_mux_i,
      O40 => n_39_stage_3_left_align_datapath_mux_i,
      O41 => n_40_stage_3_left_align_datapath_mux_i,
      O42 => n_41_stage_3_left_align_datapath_mux_i,
      O43 => n_42_stage_3_left_align_datapath_mux_i,
      O44 => n_43_stage_3_left_align_datapath_mux_i,
      O45 => n_44_stage_3_left_align_datapath_mux_i,
      O46 => n_45_stage_3_left_align_datapath_mux_i,
      O47 => n_46_stage_3_left_align_datapath_mux_i,
      O48 => n_47_stage_3_left_align_datapath_mux_i,
      O49 => n_48_stage_3_left_align_datapath_mux_i,
      O5 => n_4_stage_3_left_align_datapath_mux_i,
      O50 => n_49_stage_3_left_align_datapath_mux_i,
      O51 => n_50_stage_3_left_align_datapath_mux_i,
      O52 => n_51_stage_3_left_align_datapath_mux_i,
      O53 => n_52_stage_3_left_align_datapath_mux_i,
      O54 => n_53_stage_3_left_align_datapath_mux_i,
      O55 => n_54_stage_3_left_align_datapath_mux_i,
      O56 => n_55_stage_3_left_align_datapath_mux_i,
      O57 => n_56_stage_3_left_align_datapath_mux_i,
      O58 => n_57_stage_3_left_align_datapath_mux_i,
      O59 => n_58_stage_3_left_align_datapath_mux_i,
      O6 => n_5_stage_3_left_align_datapath_mux_i,
      O60 => n_59_stage_3_left_align_datapath_mux_i,
      O61 => n_60_stage_3_left_align_datapath_mux_i,
      O62 => n_61_stage_3_left_align_datapath_mux_i,
      O63 => n_62_stage_3_left_align_datapath_mux_i,
      O64 => n_63_stage_3_left_align_datapath_mux_i,
      O65 => n_64_stage_3_left_align_datapath_mux_i,
      O66 => n_65_stage_3_left_align_datapath_mux_i,
      O67 => n_66_stage_3_left_align_datapath_mux_i,
      O68 => n_67_stage_3_left_align_datapath_mux_i,
      O69 => n_68_stage_3_left_align_datapath_mux_i,
      O7 => n_6_stage_3_left_align_datapath_mux_i,
      O70 => n_69_stage_3_left_align_datapath_mux_i,
      O71 => n_70_stage_3_left_align_datapath_mux_i,
      O72 => n_71_stage_3_left_align_datapath_mux_i,
      O73 => n_72_stage_3_left_align_datapath_mux_i,
      O74 => n_73_stage_3_left_align_datapath_mux_i,
      O75 => n_74_stage_3_left_align_datapath_mux_i,
      O76 => n_75_stage_3_left_align_datapath_mux_i,
      O77 => n_76_stage_3_left_align_datapath_mux_i,
      O78 => n_77_stage_3_left_align_datapath_mux_i,
      O79 => n_78_stage_3_left_align_datapath_mux_i,
      O8 => n_7_stage_3_left_align_datapath_mux_i,
      O80 => n_79_stage_3_left_align_datapath_mux_i,
      O81 => n_80_stage_3_left_align_datapath_mux_i,
      O82 => n_81_stage_3_left_align_datapath_mux_i,
      O83 => n_82_stage_3_left_align_datapath_mux_i,
      O84 => n_83_stage_3_left_align_datapath_mux_i,
      O85 => n_84_stage_3_left_align_datapath_mux_i,
      O86 => n_85_stage_3_left_align_datapath_mux_i,
      O87 => n_86_stage_3_left_align_datapath_mux_i,
      O88 => n_87_stage_3_left_align_datapath_mux_i,
      O89 => n_88_stage_3_left_align_datapath_mux_i,
      O9 => n_8_stage_3_left_align_datapath_mux_i,
      O90 => n_89_stage_3_left_align_datapath_mux_i,
      O91 => n_90_stage_3_left_align_datapath_mux_i,
      O92 => n_91_stage_3_left_align_datapath_mux_i,
      O93 => n_92_stage_3_left_align_datapath_mux_i,
      O94 => n_93_stage_3_left_align_datapath_mux_i,
      O95 => n_94_stage_3_left_align_datapath_mux_i,
      O96 => n_95_stage_3_left_align_datapath_mux_i,
      O97 => n_96_stage_3_left_align_datapath_mux_i,
      O98 => n_97_stage_3_left_align_datapath_mux_i,
      O99 => n_98_stage_3_left_align_datapath_mux_i,
      OUTPUT_SELECT_Buffer(4) => OUTPUT_SELECT_Buffer(10),
      OUTPUT_SELECT_Buffer(3 downto 2) => OUTPUT_SELECT_Buffer(6 downto 5),
      OUTPUT_SELECT_Buffer(1 downto 0) => OUTPUT_SELECT_Buffer(1 downto 0),
      Q(2) => n_16_stage_2_left_align_control_i,
      Q(1) => n_17_stage_2_left_align_control_i,
      Q(0) => n_18_stage_2_left_align_control_i,
      STORAGE_DATA(47) => STORAGE_DATA(16),
      STORAGE_DATA(46) => STORAGE_DATA(17),
      STORAGE_DATA(45) => STORAGE_DATA(18),
      STORAGE_DATA(44) => STORAGE_DATA(19),
      STORAGE_DATA(43) => STORAGE_DATA(20),
      STORAGE_DATA(42) => STORAGE_DATA(21),
      STORAGE_DATA(41) => STORAGE_DATA(22),
      STORAGE_DATA(40) => STORAGE_DATA(23),
      STORAGE_DATA(39) => STORAGE_DATA(24),
      STORAGE_DATA(38) => STORAGE_DATA(25),
      STORAGE_DATA(37) => STORAGE_DATA(26),
      STORAGE_DATA(36) => STORAGE_DATA(27),
      STORAGE_DATA(35) => STORAGE_DATA(28),
      STORAGE_DATA(34) => STORAGE_DATA(29),
      STORAGE_DATA(33) => STORAGE_DATA(30),
      STORAGE_DATA(32) => STORAGE_DATA(31),
      STORAGE_DATA(31) => STORAGE_DATA(32),
      STORAGE_DATA(30) => STORAGE_DATA(33),
      STORAGE_DATA(29) => STORAGE_DATA(34),
      STORAGE_DATA(28) => STORAGE_DATA(35),
      STORAGE_DATA(27) => STORAGE_DATA(36),
      STORAGE_DATA(26) => STORAGE_DATA(37),
      STORAGE_DATA(25) => STORAGE_DATA(38),
      STORAGE_DATA(24) => STORAGE_DATA(39),
      STORAGE_DATA(23) => STORAGE_DATA(40),
      STORAGE_DATA(22) => STORAGE_DATA(41),
      STORAGE_DATA(21) => STORAGE_DATA(42),
      STORAGE_DATA(20) => STORAGE_DATA(43),
      STORAGE_DATA(19) => STORAGE_DATA(44),
      STORAGE_DATA(18) => STORAGE_DATA(45),
      STORAGE_DATA(17) => STORAGE_DATA(46),
      STORAGE_DATA(16) => STORAGE_DATA(47),
      STORAGE_DATA(15) => STORAGE_DATA(48),
      STORAGE_DATA(14) => STORAGE_DATA(49),
      STORAGE_DATA(13) => STORAGE_DATA(50),
      STORAGE_DATA(12) => STORAGE_DATA(51),
      STORAGE_DATA(11) => STORAGE_DATA(52),
      STORAGE_DATA(10) => STORAGE_DATA(53),
      STORAGE_DATA(9) => STORAGE_DATA(54),
      STORAGE_DATA(8) => STORAGE_DATA(55),
      STORAGE_DATA(7) => STORAGE_DATA(56),
      STORAGE_DATA(6) => STORAGE_DATA(57),
      STORAGE_DATA(5) => STORAGE_DATA(58),
      STORAGE_DATA(4) => STORAGE_DATA(59),
      STORAGE_DATA(3) => STORAGE_DATA(60),
      STORAGE_DATA(2) => STORAGE_DATA(61),
      STORAGE_DATA(1) => STORAGE_DATA(62),
      STORAGE_DATA(0) => STORAGE_DATA(63),
      data2(15 downto 0) => data2(15 downto 0),
      p_5_in(15 downto 0) => p_5_in(15 downto 0),
      user_clk => user_clk
    );
stage_3_output_switch_control_i: entity work.video_mgtvideo_mgt_OUTPUT_SWITCH_CONTROL
    port map (
      D(0) => n_12_stage_3_storage_count_control_i,
      I1 => n_11_stage_3_storage_count_control_i,
      I2 => n_6_stage_3_storage_count_control_i,
      OUTPUT_SELECT_Buffer(4) => OUTPUT_SELECT_Buffer(10),
      OUTPUT_SELECT_Buffer(3 downto 2) => OUTPUT_SELECT_Buffer(6 downto 5),
      OUTPUT_SELECT_Buffer(1 downto 0) => OUTPUT_SELECT_Buffer(1 downto 0),
      STORAGE_COUNT(0) => STORAGE_COUNT(2),
      overwrite_c => overwrite_c,
      user_clk => user_clk
    );
stage_3_storage_ce_control_i: entity work.video_mgtvideo_mgt_STORAGE_CE_CONTROL
    port map (
      D(3) => ce_command_c(0),
      D(2) => ce_command_c(1),
      D(1) => ce_command_c(2),
      D(0) => n_7_sideband_output_i,
      Q(3) => n_0_stage_3_storage_ce_control_i,
      Q(2) => n_1_stage_3_storage_ce_control_i,
      Q(1) => p_0_in0,
      Q(0) => n_3_stage_3_storage_ce_control_i,
      RESET => RESET,
      user_clk => user_clk
    );
stage_3_storage_count_control_i: entity work.video_mgtvideo_mgt_STORAGE_COUNT_CONTROL
    port map (
      D(2) => ce_command_c(0),
      D(1) => ce_command_c(1),
      D(0) => ce_command_c(2),
      END_STORAGE => END_STORAGE,
      I1 => n_0_stage_2_frame_err_r_reg,
      I2 => n_6_sideband_output_i,
      O1 => n_6_stage_3_storage_count_control_i,
      O2(3) => n_7_stage_3_storage_count_control_i,
      O2(2) => n_8_stage_3_storage_count_control_i,
      O2(1) => n_9_stage_3_storage_count_control_i,
      O2(0) => n_10_stage_3_storage_count_control_i,
      O3 => n_11_stage_3_storage_count_control_i,
      O4(0) => n_12_stage_3_storage_count_control_i,
      O5 => n_13_stage_3_storage_count_control_i,
      O6 => n_14_stage_3_storage_count_control_i,
      Q(2) => LEFT_ALIGNED_COUNT(0),
      Q(1) => LEFT_ALIGNED_COUNT(1),
      Q(0) => LEFT_ALIGNED_COUNT(2),
      START_RX => START_RX,
      STORAGE_COUNT(0 to 2) => STORAGE_COUNT(0 to 2),
      p_0_out(0) => p_0_out(0),
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      storage_count_r0 => storage_count_r0,
      user_clk => user_clk
    );
stage_3_storage_switch_control_i: entity work.video_mgtvideo_mgt_STORAGE_SWITCH_CONTROL
    port map (
      D(5) => n_7_stage_3_storage_count_control_i,
      D(4) => STORAGE_COUNT(2),
      D(3) => STORAGE_COUNT(1),
      D(2) => n_8_stage_3_storage_count_control_i,
      D(1) => n_9_stage_3_storage_count_control_i,
      D(0) => n_10_stage_3_storage_count_control_i,
      Q(7) => STORAGE_SELECT_Buffer(3),
      Q(6) => STORAGE_SELECT_Buffer(4),
      Q(5) => STORAGE_SELECT_Buffer(8),
      Q(4) => STORAGE_SELECT_Buffer(9),
      Q(3) => STORAGE_SELECT_Buffer(13),
      Q(2) => STORAGE_SELECT_Buffer(14),
      Q(1) => STORAGE_SELECT_Buffer(18),
      Q(0) => STORAGE_SELECT_Buffer(19),
      overwrite_c => overwrite_c,
      user_clk => user_clk
    );
stage_4_storage_mux_i: entity work.video_mgtvideo_mgt_STORAGE_MUX
    port map (
      D(15) => output_data_c(0),
      D(14) => output_data_c(1),
      D(13) => output_data_c(2),
      D(12) => output_data_c(3),
      D(11) => output_data_c(4),
      D(10) => output_data_c(5),
      D(9) => output_data_c(6),
      D(8) => output_data_c(7),
      D(7) => output_data_c(8),
      D(6) => output_data_c(9),
      D(5) => output_data_c(10),
      D(4) => output_data_c(11),
      D(3) => output_data_c(12),
      D(2) => output_data_c(13),
      D(1) => output_data_c(14),
      D(0) => output_data_c(15),
      I1 => n_48_stage_3_left_align_datapath_mux_i,
      I10 => n_57_stage_3_left_align_datapath_mux_i,
      I11 => n_58_stage_3_left_align_datapath_mux_i,
      I12 => n_59_stage_3_left_align_datapath_mux_i,
      I13 => n_60_stage_3_left_align_datapath_mux_i,
      I14 => n_61_stage_3_left_align_datapath_mux_i,
      I15 => n_62_stage_3_left_align_datapath_mux_i,
      I16 => n_63_stage_3_left_align_datapath_mux_i,
      I17 => n_64_stage_3_left_align_datapath_mux_i,
      I18 => n_65_stage_3_left_align_datapath_mux_i,
      I19 => n_66_stage_3_left_align_datapath_mux_i,
      I2 => n_49_stage_3_left_align_datapath_mux_i,
      I20 => n_67_stage_3_left_align_datapath_mux_i,
      I21 => n_68_stage_3_left_align_datapath_mux_i,
      I22 => n_69_stage_3_left_align_datapath_mux_i,
      I23 => n_70_stage_3_left_align_datapath_mux_i,
      I24 => n_71_stage_3_left_align_datapath_mux_i,
      I25 => n_72_stage_3_left_align_datapath_mux_i,
      I26 => n_73_stage_3_left_align_datapath_mux_i,
      I27 => n_74_stage_3_left_align_datapath_mux_i,
      I28 => n_75_stage_3_left_align_datapath_mux_i,
      I29 => n_76_stage_3_left_align_datapath_mux_i,
      I3 => n_50_stage_3_left_align_datapath_mux_i,
      I30 => n_77_stage_3_left_align_datapath_mux_i,
      I31 => n_78_stage_3_left_align_datapath_mux_i,
      I32 => n_79_stage_3_left_align_datapath_mux_i,
      I33 => n_80_stage_3_left_align_datapath_mux_i,
      I34 => n_81_stage_3_left_align_datapath_mux_i,
      I35 => n_82_stage_3_left_align_datapath_mux_i,
      I36 => n_83_stage_3_left_align_datapath_mux_i,
      I37 => n_84_stage_3_left_align_datapath_mux_i,
      I38 => n_85_stage_3_left_align_datapath_mux_i,
      I39 => n_86_stage_3_left_align_datapath_mux_i,
      I4 => n_51_stage_3_left_align_datapath_mux_i,
      I40 => n_87_stage_3_left_align_datapath_mux_i,
      I41 => n_88_stage_3_left_align_datapath_mux_i,
      I42 => n_89_stage_3_left_align_datapath_mux_i,
      I43 => n_90_stage_3_left_align_datapath_mux_i,
      I44 => n_91_stage_3_left_align_datapath_mux_i,
      I45 => n_92_stage_3_left_align_datapath_mux_i,
      I46 => n_93_stage_3_left_align_datapath_mux_i,
      I47 => n_94_stage_3_left_align_datapath_mux_i,
      I48 => n_95_stage_3_left_align_datapath_mux_i,
      I49 => n_96_stage_3_left_align_datapath_mux_i,
      I5 => n_52_stage_3_left_align_datapath_mux_i,
      I50 => n_97_stage_3_left_align_datapath_mux_i,
      I51 => n_98_stage_3_left_align_datapath_mux_i,
      I52 => n_99_stage_3_left_align_datapath_mux_i,
      I53 => n_100_stage_3_left_align_datapath_mux_i,
      I54 => n_101_stage_3_left_align_datapath_mux_i,
      I55 => n_102_stage_3_left_align_datapath_mux_i,
      I56 => n_103_stage_3_left_align_datapath_mux_i,
      I57 => n_104_stage_3_left_align_datapath_mux_i,
      I58 => n_105_stage_3_left_align_datapath_mux_i,
      I59 => n_106_stage_3_left_align_datapath_mux_i,
      I6 => n_53_stage_3_left_align_datapath_mux_i,
      I60 => n_107_stage_3_left_align_datapath_mux_i,
      I61 => n_108_stage_3_left_align_datapath_mux_i,
      I62 => n_109_stage_3_left_align_datapath_mux_i,
      I63 => n_110_stage_3_left_align_datapath_mux_i,
      I64 => n_111_stage_3_left_align_datapath_mux_i,
      I7 => n_54_stage_3_left_align_datapath_mux_i,
      I8 => n_55_stage_3_left_align_datapath_mux_i,
      I9 => n_56_stage_3_left_align_datapath_mux_i,
      Q(3) => n_0_stage_3_storage_ce_control_i,
      Q(2) => n_1_stage_3_storage_ce_control_i,
      Q(1) => p_0_in0,
      Q(0) => n_3_stage_3_storage_ce_control_i,
      STORAGE_DATA(47) => STORAGE_DATA(16),
      STORAGE_DATA(46) => STORAGE_DATA(17),
      STORAGE_DATA(45) => STORAGE_DATA(18),
      STORAGE_DATA(44) => STORAGE_DATA(19),
      STORAGE_DATA(43) => STORAGE_DATA(20),
      STORAGE_DATA(42) => STORAGE_DATA(21),
      STORAGE_DATA(41) => STORAGE_DATA(22),
      STORAGE_DATA(40) => STORAGE_DATA(23),
      STORAGE_DATA(39) => STORAGE_DATA(24),
      STORAGE_DATA(38) => STORAGE_DATA(25),
      STORAGE_DATA(37) => STORAGE_DATA(26),
      STORAGE_DATA(36) => STORAGE_DATA(27),
      STORAGE_DATA(35) => STORAGE_DATA(28),
      STORAGE_DATA(34) => STORAGE_DATA(29),
      STORAGE_DATA(33) => STORAGE_DATA(30),
      STORAGE_DATA(32) => STORAGE_DATA(31),
      STORAGE_DATA(31) => STORAGE_DATA(32),
      STORAGE_DATA(30) => STORAGE_DATA(33),
      STORAGE_DATA(29) => STORAGE_DATA(34),
      STORAGE_DATA(28) => STORAGE_DATA(35),
      STORAGE_DATA(27) => STORAGE_DATA(36),
      STORAGE_DATA(26) => STORAGE_DATA(37),
      STORAGE_DATA(25) => STORAGE_DATA(38),
      STORAGE_DATA(24) => STORAGE_DATA(39),
      STORAGE_DATA(23) => STORAGE_DATA(40),
      STORAGE_DATA(22) => STORAGE_DATA(41),
      STORAGE_DATA(21) => STORAGE_DATA(42),
      STORAGE_DATA(20) => STORAGE_DATA(43),
      STORAGE_DATA(19) => STORAGE_DATA(44),
      STORAGE_DATA(18) => STORAGE_DATA(45),
      STORAGE_DATA(17) => STORAGE_DATA(46),
      STORAGE_DATA(16) => STORAGE_DATA(47),
      STORAGE_DATA(15) => STORAGE_DATA(48),
      STORAGE_DATA(14) => STORAGE_DATA(49),
      STORAGE_DATA(13) => STORAGE_DATA(50),
      STORAGE_DATA(12) => STORAGE_DATA(51),
      STORAGE_DATA(11) => STORAGE_DATA(52),
      STORAGE_DATA(10) => STORAGE_DATA(53),
      STORAGE_DATA(9) => STORAGE_DATA(54),
      STORAGE_DATA(8) => STORAGE_DATA(55),
      STORAGE_DATA(7) => STORAGE_DATA(56),
      STORAGE_DATA(6) => STORAGE_DATA(57),
      STORAGE_DATA(5) => STORAGE_DATA(58),
      STORAGE_DATA(4) => STORAGE_DATA(59),
      STORAGE_DATA(3) => STORAGE_DATA(60),
      STORAGE_DATA(2) => STORAGE_DATA(61),
      STORAGE_DATA(1) => STORAGE_DATA(62),
      STORAGE_DATA(0) => STORAGE_DATA(63),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_TX_LL is
  port (
    GEN_CC : out STD_LOGIC;
    O1 : out STD_LOGIC;
    TX_DST_RDY_N : out STD_LOGIC;
    GEN_SCP : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_AXI_TX_TREADY : out STD_LOGIC;
    TX_PE_DATA_V : out STD_LOGIC_VECTOR ( 0 to 3 );
    GEN_PAD : out STD_LOGIC_VECTOR ( 0 to 3 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    R : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_SOF_N : in STD_LOGIC;
    DO_CC : in STD_LOGIC;
    S_AXI_TX_TLAST : in STD_LOGIC;
    S_AXI_TX_TVALID : in STD_LOGIC;
    S_AXI_TX_TKEEP : in STD_LOGIC_VECTOR ( 0 to 7 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    S_AXI_TX_TDATA : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end video_mgtvideo_mgt_TX_LL;

architecture STRUCTURE of video_mgtvideo_mgt_TX_LL is
  signal \^tx_dst_rdy_n\ : STD_LOGIC;
  signal TX_REM : STD_LOGIC_VECTOR ( 0 to 0 );
  signal do_cc_r : STD_LOGIC;
  signal n_0_tx_ll_datapath_i : STD_LOGIC;
  signal n_8_tx_ll_control_i : STD_LOGIC;
begin
  TX_DST_RDY_N <= \^tx_dst_rdy_n\;
tx_ll_control_i: entity work.video_mgtvideo_mgt_TX_LL_CONTROL
    port map (
      DO_CC => DO_CC,
      GEN_CC => GEN_CC,
      GEN_SCP => GEN_SCP,
      I1 => n_0_tx_ll_datapath_i,
      I2(0) => TX_REM(0),
      I3 => I2,
      O1 => O1,
      O2 => \^tx_dst_rdy_n\,
      O3 => O2,
      O4 => n_8_tx_ll_control_i,
      R => R,
      S_AXI_TX_TKEEP(0 to 7) => S_AXI_TX_TKEEP(0 to 7),
      S_AXI_TX_TLAST => S_AXI_TX_TLAST,
      S_AXI_TX_TREADY => S_AXI_TX_TREADY,
      S_AXI_TX_TVALID => S_AXI_TX_TVALID,
      TX_SOF_N => TX_SOF_N,
      do_cc_r => do_cc_r,
      user_clk => user_clk
    );
tx_ll_datapath_i: entity work.video_mgtvideo_mgt_TX_LL_DATAPATH
    port map (
      GEN_PAD(0 to 3) => GEN_PAD(0 to 3),
      I1 => \^tx_dst_rdy_n\,
      I2(0) => TX_REM(0),
      I3 => n_8_tx_ll_control_i,
      I4 => I1,
      O1 => n_0_tx_ll_datapath_i,
      Q(63 downto 0) => Q(63 downto 0),
      R => R,
      S_AXI_TX_TDATA(0 to 63) => S_AXI_TX_TDATA(0 to 63),
      S_AXI_TX_TKEEP(0 to 7) => S_AXI_TX_TKEEP(0 to 7),
      S_AXI_TX_TLAST => S_AXI_TX_TLAST,
      S_AXI_TX_TVALID => S_AXI_TX_TVALID,
      TX_PE_DATA_V(0 to 3) => TX_PE_DATA_V(0 to 3),
      TX_SOF_N => TX_SOF_N,
      do_cc_r => do_cc_r,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_multi_gt__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    GT0_RXCHARISK_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    GT0_RXBYTEREALIGN_OUT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT0_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O5 : out STD_LOGIC;
    GT1_RXCHARISK_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    hard_err_gt0_0 : out STD_LOGIC;
    GT1_RXBYTEREALIGN_OUT : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT1_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC;
    GT0_CPLLREFCLKLOST_OUT : out STD_LOGIC;
    GT1_CPLLREFCLKLOST_OUT : out STD_LOGIC;
    O11 : out STD_LOGIC;
    CPLLLOCK : out STD_LOGIC;
    O12 : out STD_LOGIC;
    GT0_RXDISPERR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    GT1_RXDISPERR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    DRPRDY_OUT : out STD_LOGIC;
    TXN : out STD_LOGIC_VECTOR ( 0 to 1 );
    TXP : out STD_LOGIC_VECTOR ( 0 to 1 );
    O26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXRESETDONE_OUT : out STD_LOGIC;
    TX_OUT_CLK : out STD_LOGIC;
    GT0_TXRESETDONE_OUT : out STD_LOGIC;
    DRPDO_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DRPRDY_OUT_LANE1 : out STD_LOGIC;
    GT1_RXRESETDONE_OUT : out STD_LOGIC;
    GT1_TXRESETDONE_OUT : out STD_LOGIC;
    DRPDO_OUT_LANE1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT1_RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adapt_count_reset : in STD_LOGIC;
    rx_cdrlocked : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    GT1_CPLLRESET_IN : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    DRPEN_IN : in STD_LOGIC;
    DRPWE_IN : in STD_LOGIC;
    GT_REFCLK1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_GTTXRESET_IN : in STD_LOGIC;
    RXN : in STD_LOGIC_VECTOR ( 0 to 1 );
    RXP : in STD_LOGIC_VECTOR ( 0 to 1 );
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    GT0_RXCHBONDEN_IN : in STD_LOGIC;
    GT0_RXDFEAGCHOLD_IN : in STD_LOGIC;
    ENMCOMMAALIGN_IN : in STD_LOGIC;
    GT0_RXPOLARITY_IN : in STD_LOGIC;
    GT1_RXUSERRDY_IN : in STD_LOGIC;
    SYNC_CLK : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    POWER_DOWN : in STD_LOGIC;
    GT1_TXUSERRDY_IN : in STD_LOGIC;
    DRPDI_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LOOPBACK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_TXDATA_IN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GT0_TXCHARISK_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DRPADDR_IN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DRPEN_IN_LANE1 : in STD_LOGIC;
    DRPWE_IN_LANE1 : in STD_LOGIC;
    ENMCOMMAALIGN_IN_LANE1 : in STD_LOGIC;
    GT1_RXPOLARITY_IN : in STD_LOGIC;
    DRPDI_IN_LANE1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GT1_TXDATA_IN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GT1_TXCHARISK_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DRPADDR_IN_LANE1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_multi_gt__parameterized0\ : entity is "video_mgt_multi_gt";
end \video_mgtvideo_mgt_multi_gt__parameterized0\;

architecture STRUCTURE of \video_mgtvideo_mgt_multi_gt__parameterized0\ is
  signal \^gt0_cpllrefclklost_out\ : STD_LOGIC;
  signal \^gt1_cpllrefclklost_out\ : STD_LOGIC;
  signal GT1_RXCHBONDI_IN : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal PLLLKDET_OUT : STD_LOGIC;
  signal PLLLKDET_OUT_LANE1 : STD_LOGIC;
begin
  GT0_CPLLREFCLKLOST_OUT <= \^gt0_cpllrefclklost_out\;
  GT1_CPLLREFCLKLOST_OUT <= \^gt1_cpllrefclklost_out\;
gt0_video_mgt_i: entity work.\video_mgtvideo_mgt_gt__parameterized0_9\
    port map (
      CPLLLOCK => CPLLLOCK,
      D(7 downto 0) => D(7 downto 0),
      DRPADDR_IN(8 downto 0) => DRPADDR_IN(8 downto 0),
      DRPDI_IN(15 downto 0) => DRPDI_IN(15 downto 0),
      DRPDO_OUT(15 downto 0) => DRPDO_OUT(15 downto 0),
      DRPEN_IN => DRPEN_IN,
      DRPRDY_OUT => DRPRDY_OUT,
      DRPWE_IN => DRPWE_IN,
      ENMCOMMAALIGN_IN => ENMCOMMAALIGN_IN,
      GT0_CPLLREFCLKLOST_OUT => \^gt0_cpllrefclklost_out\,
      GT0_RXBYTEREALIGN_OUT => GT0_RXBYTEREALIGN_OUT,
      GT0_RXCHARISCOMMA_OUT(3 downto 0) => GT0_RXCHARISCOMMA_OUT(3 downto 0),
      GT0_RXCHBONDEN_IN => GT0_RXCHBONDEN_IN,
      GT0_RXDATA_OUT(31 downto 0) => GT0_RXDATA_OUT(31 downto 0),
      GT0_RXDFEAGCHOLD_IN => GT0_RXDFEAGCHOLD_IN,
      GT0_RXDISPERR_OUT(1 downto 0) => GT0_RXDISPERR_OUT(1 downto 0),
      GT0_RXPOLARITY_IN => GT0_RXPOLARITY_IN,
      GT0_RXRESETDONE_OUT => GT0_RXRESETDONE_OUT,
      GT0_TXCHARISK_IN(3 downto 0) => GT0_TXCHARISK_IN(3 downto 0),
      GT0_TXDATA_IN(31 downto 0) => GT0_TXDATA_IN(31 downto 0),
      GT0_TXRESETDONE_OUT => GT0_TXRESETDONE_OUT,
      GT1_CPLLREFCLKLOST_OUT => \^gt1_cpllrefclklost_out\,
      GT1_CPLLRESET_IN => GT1_CPLLRESET_IN,
      GT1_GTTXRESET_IN => GT1_GTTXRESET_IN,
      GT1_RXUSERRDY_IN => GT1_RXUSERRDY_IN,
      GT1_TXUSERRDY_IN => GT1_TXUSERRDY_IN,
      GT_REFCLK1 => GT_REFCLK1,
      I1 => I1,
      I2 => I2,
      I3(7 downto 0) => I3(7 downto 0),
      I8 => I8,
      I9 => I9,
      LOOPBACK(2 downto 0) => LOOPBACK(2 downto 0),
      O1 => O1,
      O10 => O10,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O2 => O2,
      O20 => O20,
      O22 => O22,
      O23 => O23,
      O26(0) => O26(0),
      O3(7 downto 0) => O3(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      PLLLKDET_OUT => PLLLKDET_OUT,
      PLLLKDET_OUT_LANE1 => PLLLKDET_OUT_LANE1,
      POWER_DOWN => POWER_DOWN,
      Q(0) => Q(0),
      RXCHARISK(3 downto 0) => GT0_RXCHARISK_OUT(3 downto 0),
      RXCHBONDO(4 downto 0) => GT1_RXCHBONDI_IN(4 downto 0),
      RXN(0) => RXN(0),
      RXP(0) => RXP(0),
      SR(0) => SR(0),
      SYNC_CLK => SYNC_CLK,
      TXN(0) => TXN(0),
      TXP(0) => TXP(0),
      TX_OUT_CLK => TX_OUT_CLK,
      adapt_count_reset => adapt_count_reset,
      drpclk_in => drpclk_in,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      hard_err_gt0 => hard_err_gt0,
      init_clk_in => init_clk_in,
      rx_cdrlocked => rx_cdrlocked,
      user_clk => user_clk
    );
gt1_video_mgt_i: entity work.\video_mgtvideo_mgt_gt__parameterized0\
    port map (
      DRPADDR_IN_LANE1(8 downto 0) => DRPADDR_IN_LANE1(8 downto 0),
      DRPDI_IN_LANE1(15 downto 0) => DRPDI_IN_LANE1(15 downto 0),
      DRPDO_OUT_LANE1(15 downto 0) => DRPDO_OUT_LANE1(15 downto 0),
      DRPEN_IN_LANE1 => DRPEN_IN_LANE1,
      DRPRDY_OUT_LANE1 => DRPRDY_OUT_LANE1,
      DRPWE_IN_LANE1 => DRPWE_IN_LANE1,
      ENMCOMMAALIGN_IN_LANE1 => ENMCOMMAALIGN_IN_LANE1,
      GT0_CPLLREFCLKLOST_OUT => \^gt0_cpllrefclklost_out\,
      GT0_RXDFEAGCHOLD_IN => GT0_RXDFEAGCHOLD_IN,
      GT1_CPLLREFCLKLOST_OUT => \^gt1_cpllrefclklost_out\,
      GT1_CPLLRESET_IN => GT1_CPLLRESET_IN,
      GT1_GTTXRESET_IN => GT1_GTTXRESET_IN,
      GT1_RXBYTEREALIGN_OUT => GT1_RXBYTEREALIGN_OUT,
      GT1_RXCHARISCOMMA_OUT(3 downto 0) => GT1_RXCHARISCOMMA_OUT(3 downto 0),
      GT1_RXDATA_OUT(31 downto 0) => GT1_RXDATA_OUT(31 downto 0),
      GT1_RXDISPERR_OUT(1 downto 0) => GT1_RXDISPERR_OUT(1 downto 0),
      GT1_RXPOLARITY_IN => GT1_RXPOLARITY_IN,
      GT1_RXRESETDONE_OUT => GT1_RXRESETDONE_OUT,
      GT1_RXUSERRDY_IN => GT1_RXUSERRDY_IN,
      GT1_TXCHARISK_IN(3 downto 0) => GT1_TXCHARISK_IN(3 downto 0),
      GT1_TXDATA_IN(31 downto 0) => GT1_TXDATA_IN(31 downto 0),
      GT1_TXRESETDONE_OUT => GT1_TXRESETDONE_OUT,
      GT1_TXUSERRDY_IN => GT1_TXUSERRDY_IN,
      GT_REFCLK1 => GT_REFCLK1,
      I10 => I10,
      I4 => I4,
      I5 => I5,
      I6(0) => I6(0),
      I7(7 downto 0) => I7(7 downto 0),
      LOOPBACK(2 downto 0) => LOOPBACK(2 downto 0),
      O11 => O11,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O21 => O21,
      O24 => O24,
      O25 => O25,
      O26(0) => O26(1),
      O5 => O5,
      O6 => O6,
      O7(7 downto 0) => O7(7 downto 0),
      O8(7 downto 0) => O8(7 downto 0),
      O9(7 downto 0) => O9(7 downto 0),
      PLLLKDET_OUT => PLLLKDET_OUT,
      PLLLKDET_OUT_LANE1 => PLLLKDET_OUT_LANE1,
      POWER_DOWN => POWER_DOWN,
      RXCHARISK(3 downto 0) => GT1_RXCHARISK_OUT(3 downto 0),
      RXCHBONDO(4 downto 0) => GT1_RXCHBONDI_IN(4 downto 0),
      RXN(0) => RXN(1),
      RXP(0) => RXP(1),
      SR(0) => SR(0),
      SYNC_CLK => SYNC_CLK,
      TXN(0) => TXN(1),
      TXP(0) => TXP(1),
      drpclk_in => drpclk_in,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      hard_err_gt0_0 => hard_err_gt0_0,
      init_clk_in => init_clk_in,
      tx_lock => tx_lock,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_rx_startup_fsm__parameterized0\ is
  port (
    GT1_RXUSERRDY_IN : out STD_LOGIC;
    GTRXRESET : out STD_LOGIC;
    GT0_RXDFEAGCHOLD_IN : out STD_LOGIC;
    O1 : out STD_LOGIC;
    adapt_count_reset : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rxfsm_data_valid_r : in STD_LOGIC;
    rxfsm_rxresetdone_r : in STD_LOGIC;
    cplllock_sync : in STD_LOGIC;
    rx_cdrlocked : in STD_LOGIC;
    I1 : in STD_LOGIC;
    GT1_CPLLREFCLKLOST_OUT : in STD_LOGIC;
    GT0_CPLLREFCLKLOST_OUT : in STD_LOGIC;
    rxfsm_soft_reset_r : in STD_LOGIC;
    I2 : in STD_LOGIC;
    GT1_TXUSERRDY_IN : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_rx_startup_fsm__parameterized0\ : entity is "video_mgt_rx_startup_fsm";
end \video_mgtvideo_mgt_rx_startup_fsm__parameterized0\;

architecture STRUCTURE of \video_mgtvideo_mgt_rx_startup_fsm__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal GT0_RXDFELFHOLD_IN : STD_LOGIC;
  signal \^gt1_rxuserrdy_in\ : STD_LOGIC;
  signal \^gtrxreset\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^adapt_count_reset\ : STD_LOGIC;
  signal \adapt_wait_hw.adapt_count_reg\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[8]\ : STD_LOGIC;
  signal n_0_GTRXRESET_i_1 : STD_LOGIC;
  signal n_0_GTRXRESET_i_2 : STD_LOGIC;
  signal n_0_RXDFEAGCHOLD_i_1 : STD_LOGIC;
  signal n_0_RXDFEAGCHOLD_i_3 : STD_LOGIC;
  signal n_0_RXDFEAGCHOLD_rep_i_1 : STD_LOGIC;
  signal n_0_RXUSERRDY_i_1 : STD_LOGIC;
  signal n_0_RXUSERRDY_i_2 : STD_LOGIC;
  signal n_0_adapt_count_reset_i_1 : STD_LOGIC;
  signal n_0_adapt_count_reset_i_2 : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[0]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[16]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[16]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[16]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.time_out_adapt_i_1\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.time_out_adapt_i_2\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.time_out_adapt_i_3\ : STD_LOGIC;
  signal \n_0_adapt_wait_hw.time_out_adapt_i_4\ : STD_LOGIC;
  signal n_0_check_tlock_max_i_1 : STD_LOGIC;
  signal n_0_check_tlock_max_reg : STD_LOGIC;
  signal n_0_data_valid_cdc_sync : STD_LOGIC;
  signal \n_0_init_wait_count[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_2__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_3__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_4\ : STD_LOGIC;
  signal \n_0_mmcm_lock_reclocked_i_1__0\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_2__0\ : STD_LOGIC;
  signal n_0_reset_time_out_i_6 : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_cdc_sync : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__0\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_s3_reg : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_3 : STD_LOGIC;
  signal n_0_rxresetdone_cdc_sync : STD_LOGIC;
  signal n_0_time_out_100us_i_1 : STD_LOGIC;
  signal n_0_time_out_100us_i_2 : STD_LOGIC;
  signal n_0_time_out_100us_i_3 : STD_LOGIC;
  signal n_0_time_out_100us_i_4 : STD_LOGIC;
  signal n_0_time_out_100us_i_5 : STD_LOGIC;
  signal n_0_time_out_1us_i_1 : STD_LOGIC;
  signal n_0_time_out_1us_i_2 : STD_LOGIC;
  signal n_0_time_out_1us_i_3 : STD_LOGIC;
  signal n_0_time_out_1us_i_4 : STD_LOGIC;
  signal n_0_time_out_1us_i_5 : STD_LOGIC;
  signal n_0_time_out_2ms_i_1 : STD_LOGIC;
  signal \n_0_time_out_2ms_i_2__0\ : STD_LOGIC;
  signal n_0_time_out_2ms_i_3 : STD_LOGIC;
  signal n_0_time_out_2ms_i_4 : STD_LOGIC;
  signal n_0_time_out_2ms_i_5 : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_cdc_sync : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_1__0\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal n_0_time_tlock_max_i_1 : STD_LOGIC;
  signal n_0_time_tlock_max_i_10 : STD_LOGIC;
  signal n_0_time_tlock_max_i_3 : STD_LOGIC;
  signal n_0_time_tlock_max_i_4 : STD_LOGIC;
  signal n_0_time_tlock_max_i_5 : STD_LOGIC;
  signal n_0_time_tlock_max_i_6 : STD_LOGIC;
  signal n_0_time_tlock_max_i_7 : STD_LOGIC;
  signal n_0_time_tlock_max_i_8 : STD_LOGIC;
  signal n_0_time_tlock_max_i_9 : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_adapt_wait_hw.adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_adapt_wait_hw.adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_wait_hw.adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_wait_hw.adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_1_data_valid_cdc_sync : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal n_1_time_tlock_max_reg_i_2 : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_adapt_wait_hw.adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_adapt_wait_hw.adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_wait_hw.adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_wait_hw.adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_wait_hw.adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_2_data_valid_cdc_sync : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal n_2_time_tlock_max_reg_i_2 : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_adapt_wait_hw.adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_adapt_wait_hw.adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_wait_hw.adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_wait_hw.adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_wait_hw.adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_3_data_valid_cdc_sync : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal n_3_time_tlock_max_reg_i_2 : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_adapt_wait_hw.adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_adapt_wait_hw.adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_wait_hw.adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_wait_hw.adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_4_data_valid_cdc_sync : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_adapt_wait_hw.adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_adapt_wait_hw.adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_wait_hw.adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_wait_hw.adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_wait_hw.adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_adapt_wait_hw.adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_adapt_wait_hw.adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_wait_hw.adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_wait_hw.adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_wait_hw.adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_adapt_wait_hw.adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_adapt_wait_hw.adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_wait_hw.adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_wait_hw.adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_wait_hw.adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal recclk_mon_count_reset : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal time_out_100us : STD_LOGIC;
  signal time_out_1us : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_adapt : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal time_out_wait_bypass1_out : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max1 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_adapt_wait_hw.adapt_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_adapt_wait_hw.adapt_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_time_tlock_max_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[1]_i_6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[2]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[3]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[7]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[7]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[8]_i_10\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[8]_i_11\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[8]_i_16\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[8]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of GTRXRESET_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of RXDFEAGCHOLD_i_3 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of RXUSERRDY_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of adapt_count_reset_i_2 : label is "soft_lutpair20";
  attribute counter : integer;
  attribute counter of \adapt_wait_hw.adapt_count_reg[0]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[10]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[11]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[12]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[13]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[14]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[15]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[16]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[17]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[18]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[1]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[2]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[3]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[4]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[5]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[6]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[7]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[8]\ : label is 24;
  attribute counter of \adapt_wait_hw.adapt_count_reg[9]\ : label is 24;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \init_wait_count[0]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair19";
  attribute counter of \init_wait_count_reg[0]\ : label is 23;
  attribute counter of \init_wait_count_reg[1]\ : label is 23;
  attribute counter of \init_wait_count_reg[2]\ : label is 23;
  attribute counter of \init_wait_count_reg[3]\ : label is 23;
  attribute counter of \init_wait_count_reg[4]\ : label is 23;
  attribute counter of \init_wait_count_reg[5]\ : label is 23;
  attribute SOFT_HLUTNM of \init_wait_done_i_2__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_2\ : label is "soft_lutpair21";
  attribute counter of \mmcm_lock_count_reg[0]\ : label is 28;
  attribute counter of \mmcm_lock_count_reg[1]\ : label is 28;
  attribute counter of \mmcm_lock_count_reg[2]\ : label is 28;
  attribute counter of \mmcm_lock_count_reg[3]\ : label is 28;
  attribute counter of \mmcm_lock_count_reg[4]\ : label is 28;
  attribute counter of \mmcm_lock_count_reg[5]\ : label is 28;
  attribute counter of \mmcm_lock_count_reg[6]\ : label is 28;
  attribute counter of \mmcm_lock_count_reg[7]\ : label is 28;
  attribute counter of \mmcm_lock_count_reg[8]\ : label is 28;
  attribute counter of \mmcm_lock_count_reg[9]\ : label is 28;
  attribute SOFT_HLUTNM of time_out_1us_i_1 : label is "soft_lutpair30";
  attribute counter of \time_out_counter_reg[0]\ : label is 22;
  attribute counter of \time_out_counter_reg[10]\ : label is 22;
  attribute counter of \time_out_counter_reg[11]\ : label is 22;
  attribute counter of \time_out_counter_reg[12]\ : label is 22;
  attribute counter of \time_out_counter_reg[13]\ : label is 22;
  attribute counter of \time_out_counter_reg[14]\ : label is 22;
  attribute counter of \time_out_counter_reg[15]\ : label is 22;
  attribute counter of \time_out_counter_reg[16]\ : label is 22;
  attribute counter of \time_out_counter_reg[17]\ : label is 22;
  attribute counter of \time_out_counter_reg[1]\ : label is 22;
  attribute counter of \time_out_counter_reg[2]\ : label is 22;
  attribute counter of \time_out_counter_reg[3]\ : label is 22;
  attribute counter of \time_out_counter_reg[4]\ : label is 22;
  attribute counter of \time_out_counter_reg[5]\ : label is 22;
  attribute counter of \time_out_counter_reg[6]\ : label is 22;
  attribute counter of \time_out_counter_reg[7]\ : label is 22;
  attribute counter of \time_out_counter_reg[8]\ : label is 22;
  attribute counter of \time_out_counter_reg[9]\ : label is 22;
  attribute SOFT_HLUTNM of time_tlock_max_i_1 : label is "soft_lutpair24";
  attribute counter of \wait_bypass_count_reg[0]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[10]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[11]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[12]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[1]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[2]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[3]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[4]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[5]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[6]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[7]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[8]\ : label is 25;
  attribute counter of \wait_bypass_count_reg[9]\ : label is 25;
begin
  GT1_RXUSERRDY_IN <= \^gt1_rxuserrdy_in\;
  GTRXRESET <= \^gtrxreset\;
  O1 <= \^o1\;
  adapt_count_reset <= \^adapt_count_reset\;
\FSM_onehot_rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0AA00AA00AA00"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_7\,
      I1 => \n_0_FSM_onehot_rx_state[2]_i_2\,
      I2 => time_out_2ms,
      I3 => \n_0_FSM_onehot_rx_state_reg[0]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_11\,
      O => \n_0_FSM_onehot_rx_state[1]_i_2\
    );
\FSM_onehot_rx_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBF00"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_rx_state[2]_i_2\,
      I2 => \n_0_FSM_onehot_rx_state[1]_i_6\,
      I3 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I5 => \n_0_FSM_onehot_rx_state[7]_i_3\,
      O => \n_0_FSM_onehot_rx_state[1]_i_4\
    );
\FSM_onehot_rx_state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_2ms,
      I1 => n_0_reset_time_out_reg,
      O => \n_0_FSM_onehot_rx_state[1]_i_5\
    );
\FSM_onehot_rx_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_tlock_max,
      I1 => n_0_reset_time_out_reg,
      O => \n_0_FSM_onehot_rx_state[1]_i_6\
    );
\FSM_onehot_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_rx_state[2]_i_2\,
      I2 => \n_0_FSM_onehot_rx_state[7]_i_3\,
      I3 => \n_0_FSM_onehot_rx_state[2]_i_3\,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[1]\,
      O => \n_0_FSM_onehot_rx_state[2]_i_1\
    );
\FSM_onehot_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[6]\,
      O => \n_0_FSM_onehot_rx_state[2]_i_2\
    );
\FSM_onehot_rx_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      O => \n_0_FSM_onehot_rx_state[2]_i_3\
    );
\FSM_onehot_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => time_out_2ms,
      I1 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[0]\,
      I4 => \n_0_FSM_onehot_rx_state[8]_i_11\,
      I5 => \n_0_FSM_onehot_rx_state[3]_i_2\,
      O => \n_0_FSM_onehot_rx_state[3]_i_1\
    );
\FSM_onehot_rx_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => \n_0_FSM_onehot_rx_state[3]_i_2\
    );
\FSM_onehot_rx_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[6]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[4]\,
      O => \n_0_FSM_onehot_rx_state[4]_i_1\
    );
\FSM_onehot_rx_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A00"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[6]_i_2\,
      I1 => n_0_reset_time_out_reg,
      I2 => time_tlock_max,
      I3 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[5]\,
      O => \n_0_FSM_onehot_rx_state[5]_i_1\
    );
\FSM_onehot_rx_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A00"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[6]_i_2\,
      I1 => n_0_reset_time_out_reg,
      I2 => time_out_2ms,
      I3 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[4]\,
      O => \n_0_FSM_onehot_rx_state[6]_i_1\
    );
\FSM_onehot_rx_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[0]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[1]\,
      O => \n_0_FSM_onehot_rx_state[6]_i_2\
    );
\FSM_onehot_rx_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001101000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I3 => time_out_wait_bypass_s3,
      I4 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_11\,
      O => \n_0_FSM_onehot_rx_state[7]_i_1\
    );
\FSM_onehot_rx_state[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      O => \n_0_FSM_onehot_rx_state[7]_i_2\
    );
\FSM_onehot_rx_state[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[0]\,
      O => \n_0_FSM_onehot_rx_state[7]_i_3\
    );
\FSM_onehot_rx_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFAAAAAAAAAAAA"
    )
    port map (
      I0 => rxfsm_soft_reset_r,
      I1 => \^adapt_count_reset\,
      I2 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I3 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I4 => GT1_CPLLREFCLKLOST_OUT,
      I5 => GT0_CPLLREFCLKLOST_OUT,
      O => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[0]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[2]\,
      O => \n_0_FSM_onehot_rx_state[8]_i_10\
    );
\FSM_onehot_rx_state[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[3]\,
      O => \n_0_FSM_onehot_rx_state[8]_i_11\
    );
\FSM_onehot_rx_state[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F8080808F808F"
    )
    port map (
      I0 => GT1_CPLLREFCLKLOST_OUT,
      I1 => GT0_CPLLREFCLKLOST_OUT,
      I2 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I3 => rxresetdone_s3,
      I4 => n_0_reset_time_out_reg,
      I5 => time_out_2ms,
      O => \n_0_FSM_onehot_rx_state[8]_i_14\
    );
\FSM_onehot_rx_state[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => time_out_2ms,
      I1 => cplllock_sync,
      I2 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[6]\,
      O => \n_0_FSM_onehot_rx_state[8]_i_15\
    );
\FSM_onehot_rx_state[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => n_0_reset_time_out_reg,
      I2 => time_tlock_max,
      O => \n_0_FSM_onehot_rx_state[8]_i_16\
    );
\FSM_onehot_rx_state[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[3]\,
      O => \^adapt_count_reset\
    );
\FSM_onehot_rx_state[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[5]\,
      O => \n_0_FSM_onehot_rx_state[8]_i_5\
    );
\FSM_onehot_rx_state[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[6]\,
      O => \n_0_FSM_onehot_rx_state[8]_i_7\
    );
\FSM_onehot_rx_state[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[1]\,
      O => \^o1\
    );
\FSM_onehot_rx_state[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555303F5555"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_15\,
      I1 => init_wait_done,
      I2 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I3 => \n_0_FSM_onehot_rx_state[8]_i_16\,
      I4 => \^adapt_count_reset\,
      I5 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => \n_0_FSM_onehot_rx_state[8]_i_9\
    );
\FSM_onehot_rx_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => init_clk_in,
      CE => n_0_data_valid_cdc_sync,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_rx_state_reg[0]\,
      S => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_0_data_valid_cdc_sync,
      D => n_2_data_valid_cdc_sync,
      Q => \n_0_FSM_onehot_rx_state_reg[1]\,
      R => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_0_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[2]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[2]\,
      R => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_0_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[3]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[3]\,
      R => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_0_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[4]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[4]\,
      R => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_0_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[5]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[5]\,
      R => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_0_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[6]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[6]\,
      R => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_0_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[7]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[7]\,
      R => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_0_data_valid_cdc_sync,
      D => n_1_data_valid_cdc_sync,
      Q => \n_0_FSM_onehot_rx_state_reg[8]\,
      R => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GTRXRESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAA8A"
    )
    port map (
      I0 => \^gtrxreset\,
      I1 => \^o1\,
      I2 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I3 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I4 => n_0_GTRXRESET_i_2,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_1\,
      O => n_0_GTRXRESET_i_1
    );
GTRXRESET_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[3]\,
      O => n_0_GTRXRESET_i_2
    );
GTRXRESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_GTRXRESET_i_1,
      Q => \^gtrxreset\,
      R => \<const0>\
    );
RXDFEAGCHOLD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
    port map (
      I0 => GT0_RXDFELFHOLD_IN,
      I1 => I3,
      I2 => n_0_RXDFEAGCHOLD_i_3,
      I3 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I4 => time_out_adapt,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_1\,
      O => n_0_RXDFEAGCHOLD_i_1
    );
RXDFEAGCHOLD_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => n_0_RXDFEAGCHOLD_i_3
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_RXDFEAGCHOLD_i_1,
      Q => GT0_RXDFELFHOLD_IN,
      R => \<const0>\
    );
RXDFEAGCHOLD_reg_rep: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_RXDFEAGCHOLD_rep_i_1,
      Q => GT0_RXDFEAGCHOLD_IN,
      R => \<const0>\
    );
RXDFEAGCHOLD_rep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
    port map (
      I0 => GT0_RXDFELFHOLD_IN,
      I1 => I3,
      I2 => n_0_RXDFEAGCHOLD_i_3,
      I3 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I4 => time_out_adapt,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_1\,
      O => n_0_RXDFEAGCHOLD_rep_i_1
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8ABAAA"
    )
    port map (
      I0 => \^gt1_rxuserrdy_in\,
      I1 => \^o1\,
      I2 => n_0_RXUSERRDY_i_2,
      I3 => GT1_TXUSERRDY_IN,
      I4 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_1\,
      O => n_0_RXUSERRDY_i_1
    );
RXUSERRDY_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => n_0_RXUSERRDY_i_2
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_RXUSERRDY_i_1,
      Q => \^gt1_rxuserrdy_in\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
adapt_count_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAF2AAAAA"
    )
    port map (
      I0 => recclk_mon_count_reset,
      I1 => cplllock_sync,
      I2 => \^o1\,
      I3 => \^adapt_count_reset\,
      I4 => n_0_adapt_count_reset_i_2,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_1\,
      O => n_0_adapt_count_reset_i_1
    );
adapt_count_reset_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => n_0_adapt_count_reset_i_2
    );
adapt_count_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_adapt_count_reset_i_1,
      Q => recclk_mon_count_reset,
      R => \<const0>\
    );
\adapt_wait_hw.adapt_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => \n_0_adapt_wait_hw.time_out_adapt_i_2\,
      I1 => \adapt_wait_hw.adapt_count_reg\(2),
      I2 => \adapt_wait_hw.adapt_count_reg\(3),
      I3 => \adapt_wait_hw.adapt_count_reg\(8),
      O => \n_0_adapt_wait_hw.adapt_count[0]_i_1\
    );
\adapt_wait_hw.adapt_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(3),
      O => \n_0_adapt_wait_hw.adapt_count[0]_i_3\
    );
\adapt_wait_hw.adapt_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(2),
      O => \n_0_adapt_wait_hw.adapt_count[0]_i_4\
    );
\adapt_wait_hw.adapt_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(1),
      O => \n_0_adapt_wait_hw.adapt_count[0]_i_5\
    );
\adapt_wait_hw.adapt_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(0),
      O => \n_0_adapt_wait_hw.adapt_count[0]_i_6\
    );
\adapt_wait_hw.adapt_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(15),
      O => \n_0_adapt_wait_hw.adapt_count[12]_i_2\
    );
\adapt_wait_hw.adapt_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(14),
      O => \n_0_adapt_wait_hw.adapt_count[12]_i_3\
    );
\adapt_wait_hw.adapt_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(13),
      O => \n_0_adapt_wait_hw.adapt_count[12]_i_4\
    );
\adapt_wait_hw.adapt_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(12),
      O => \n_0_adapt_wait_hw.adapt_count[12]_i_5\
    );
\adapt_wait_hw.adapt_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(18),
      O => \n_0_adapt_wait_hw.adapt_count[16]_i_2\
    );
\adapt_wait_hw.adapt_count[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(17),
      O => \n_0_adapt_wait_hw.adapt_count[16]_i_3\
    );
\adapt_wait_hw.adapt_count[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(16),
      O => \n_0_adapt_wait_hw.adapt_count[16]_i_4\
    );
\adapt_wait_hw.adapt_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(7),
      O => \n_0_adapt_wait_hw.adapt_count[4]_i_2\
    );
\adapt_wait_hw.adapt_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(6),
      O => \n_0_adapt_wait_hw.adapt_count[4]_i_3\
    );
\adapt_wait_hw.adapt_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(5),
      O => \n_0_adapt_wait_hw.adapt_count[4]_i_4\
    );
\adapt_wait_hw.adapt_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(4),
      O => \n_0_adapt_wait_hw.adapt_count[4]_i_5\
    );
\adapt_wait_hw.adapt_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(11),
      O => \n_0_adapt_wait_hw.adapt_count[8]_i_2\
    );
\adapt_wait_hw.adapt_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(10),
      O => \n_0_adapt_wait_hw.adapt_count[8]_i_3\
    );
\adapt_wait_hw.adapt_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(9),
      O => \n_0_adapt_wait_hw.adapt_count[8]_i_4\
    );
\adapt_wait_hw.adapt_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(8),
      O => \n_0_adapt_wait_hw.adapt_count[8]_i_5\
    );
\adapt_wait_hw.adapt_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_7_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      Q => \adapt_wait_hw.adapt_count_reg\(0),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      CO(2) => \n_1_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      CO(1) => \n_2_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      CO(0) => \n_3_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      O(2) => \n_5_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      O(1) => \n_6_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      O(0) => \n_7_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      S(3) => \n_0_adapt_wait_hw.adapt_count[0]_i_3\,
      S(2) => \n_0_adapt_wait_hw.adapt_count[0]_i_4\,
      S(1) => \n_0_adapt_wait_hw.adapt_count[0]_i_5\,
      S(0) => \n_0_adapt_wait_hw.adapt_count[0]_i_6\
    );
\adapt_wait_hw.adapt_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_5_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(10),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_4_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(11),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_7_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(12),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      CO(3) => \n_0_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      CO(2) => \n_1_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      CO(1) => \n_2_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      CO(0) => \n_3_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      O(2) => \n_5_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      O(1) => \n_6_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      O(0) => \n_7_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      S(3) => \n_0_adapt_wait_hw.adapt_count[12]_i_2\,
      S(2) => \n_0_adapt_wait_hw.adapt_count[12]_i_3\,
      S(1) => \n_0_adapt_wait_hw.adapt_count[12]_i_4\,
      S(0) => \n_0_adapt_wait_hw.adapt_count[12]_i_5\
    );
\adapt_wait_hw.adapt_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_6_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(13),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_5_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(14),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_4_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(15),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_7_adapt_wait_hw.adapt_count_reg[16]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(16),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_wait_hw.adapt_count_reg[12]_i_1\,
      CO(3 downto 2) => \NLW_adapt_wait_hw.adapt_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_adapt_wait_hw.adapt_count_reg[16]_i_1\,
      CO(0) => \n_3_adapt_wait_hw.adapt_count_reg[16]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_adapt_wait_hw.adapt_count_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \n_5_adapt_wait_hw.adapt_count_reg[16]_i_1\,
      O(1) => \n_6_adapt_wait_hw.adapt_count_reg[16]_i_1\,
      O(0) => \n_7_adapt_wait_hw.adapt_count_reg[16]_i_1\,
      S(3) => \<const0>\,
      S(2) => \n_0_adapt_wait_hw.adapt_count[16]_i_2\,
      S(1) => \n_0_adapt_wait_hw.adapt_count[16]_i_3\,
      S(0) => \n_0_adapt_wait_hw.adapt_count[16]_i_4\
    );
\adapt_wait_hw.adapt_count_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_6_adapt_wait_hw.adapt_count_reg[16]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(17),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_5_adapt_wait_hw.adapt_count_reg[16]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(18),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_6_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      Q => \adapt_wait_hw.adapt_count_reg\(1),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_5_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      Q => \adapt_wait_hw.adapt_count_reg\(2),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_4_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      Q => \adapt_wait_hw.adapt_count_reg\(3),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_7_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(4),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_wait_hw.adapt_count_reg[0]_i_2\,
      CO(3) => \n_0_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      CO(2) => \n_1_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      CO(1) => \n_2_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      CO(0) => \n_3_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      O(2) => \n_5_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      O(1) => \n_6_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      O(0) => \n_7_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      S(3) => \n_0_adapt_wait_hw.adapt_count[4]_i_2\,
      S(2) => \n_0_adapt_wait_hw.adapt_count[4]_i_3\,
      S(1) => \n_0_adapt_wait_hw.adapt_count[4]_i_4\,
      S(0) => \n_0_adapt_wait_hw.adapt_count[4]_i_5\
    );
\adapt_wait_hw.adapt_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_6_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(5),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_5_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(6),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_4_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(7),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_7_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(8),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.adapt_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_wait_hw.adapt_count_reg[4]_i_1\,
      CO(3) => \n_0_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      CO(2) => \n_1_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      CO(1) => \n_2_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      CO(0) => \n_3_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      O(2) => \n_5_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      O(1) => \n_6_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      O(0) => \n_7_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      S(3) => \n_0_adapt_wait_hw.adapt_count[8]_i_2\,
      S(2) => \n_0_adapt_wait_hw.adapt_count[8]_i_3\,
      S(1) => \n_0_adapt_wait_hw.adapt_count[8]_i_4\,
      S(0) => \n_0_adapt_wait_hw.adapt_count[8]_i_5\
    );
\adapt_wait_hw.adapt_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \n_0_adapt_wait_hw.adapt_count[0]_i_1\,
      D => \n_6_adapt_wait_hw.adapt_count_reg[8]_i_1\,
      Q => \adapt_wait_hw.adapt_count_reg\(9),
      R => recclk_mon_count_reset
    );
\adapt_wait_hw.time_out_adapt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABAAAA"
    )
    port map (
      I0 => time_out_adapt,
      I1 => \adapt_wait_hw.adapt_count_reg\(8),
      I2 => \adapt_wait_hw.adapt_count_reg\(3),
      I3 => \adapt_wait_hw.adapt_count_reg\(2),
      I4 => \n_0_adapt_wait_hw.time_out_adapt_i_2\,
      I5 => recclk_mon_count_reset,
      O => \n_0_adapt_wait_hw.time_out_adapt_i_1\
    );
\adapt_wait_hw.time_out_adapt_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(5),
      I1 => \adapt_wait_hw.adapt_count_reg\(7),
      I2 => \adapt_wait_hw.adapt_count_reg\(15),
      I3 => \adapt_wait_hw.adapt_count_reg\(14),
      I4 => \n_0_adapt_wait_hw.time_out_adapt_i_3\,
      I5 => \n_0_adapt_wait_hw.time_out_adapt_i_4\,
      O => \n_0_adapt_wait_hw.time_out_adapt_i_2\
    );
\adapt_wait_hw.time_out_adapt_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(13),
      I1 => \adapt_wait_hw.adapt_count_reg\(0),
      I2 => \adapt_wait_hw.adapt_count_reg\(11),
      I3 => \adapt_wait_hw.adapt_count_reg\(10),
      I4 => \adapt_wait_hw.adapt_count_reg\(18),
      I5 => \adapt_wait_hw.adapt_count_reg\(16),
      O => \n_0_adapt_wait_hw.time_out_adapt_i_3\
    );
\adapt_wait_hw.time_out_adapt_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \adapt_wait_hw.adapt_count_reg\(6),
      I1 => \adapt_wait_hw.adapt_count_reg\(9),
      I2 => \adapt_wait_hw.adapt_count_reg\(1),
      I3 => \adapt_wait_hw.adapt_count_reg\(12),
      I4 => \adapt_wait_hw.adapt_count_reg\(17),
      I5 => \adapt_wait_hw.adapt_count_reg\(4),
      O => \n_0_adapt_wait_hw.time_out_adapt_i_4\
    );
\adapt_wait_hw.time_out_adapt_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_adapt_wait_hw.time_out_adapt_i_1\,
      Q => time_out_adapt,
      R => \<const0>\
    );
check_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAB2AA"
    )
    port map (
      I0 => n_0_check_tlock_max_reg,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I2 => \^o1\,
      I3 => \^adapt_count_reset\,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_1\,
      O => n_0_check_tlock_max_i_1
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_check_tlock_max_i_1,
      Q => n_0_check_tlock_max_reg,
      R => \<const0>\
    );
data_valid_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_14\
    port map (
      D(1) => n_1_data_valid_cdc_sync,
      D(0) => n_2_data_valid_cdc_sync,
      E(0) => n_0_data_valid_cdc_sync,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_7\,
      I10 => \n_0_FSM_onehot_rx_state[1]_i_4\,
      I11 => \n_0_FSM_onehot_rx_state[1]_i_5\,
      I12 => \n_0_FSM_onehot_rx_state[8]_i_10\,
      I13 => \n_0_FSM_onehot_rx_state[8]_i_11\,
      I14 => \n_0_reset_time_out_i_2__0\,
      I15 => \n_0_FSM_onehot_rx_state[8]_i_1\,
      I16 => n_0_rx_fsm_reset_done_int_i_3,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_rx_state[8]_i_9\,
      I4 => \^adapt_count_reset\,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_14\,
      I6 => n_0_reset_time_out_i_6,
      I7 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I8 => n_0_reset_time_out_reg,
      I9 => \n_0_FSM_onehot_rx_state[1]_i_2\,
      O1 => n_3_data_valid_cdc_sync,
      O2 => n_4_data_valid_cdc_sync,
      Q(5) => \n_0_FSM_onehot_rx_state_reg[8]\,
      Q(4) => \n_0_FSM_onehot_rx_state_reg[7]\,
      Q(3) => \n_0_FSM_onehot_rx_state_reg[6]\,
      Q(2) => \n_0_FSM_onehot_rx_state_reg[5]\,
      Q(1) => \n_0_FSM_onehot_rx_state_reg[4]\,
      Q(0) => \n_0_FSM_onehot_rx_state_reg[1]\,
      init_clk_in => init_clk_in,
      rx_cdrlocked => rx_cdrlocked,
      rx_fsm_reset_done_int => rx_fsm_reset_done_int,
      rxfsm_data_valid_r => rxfsm_data_valid_r,
      rxresetdone_s3 => rxresetdone_s3,
      time_out_100us => time_out_100us,
      time_out_1us => time_out_1us,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(5),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(2),
      O => \n_0_init_wait_count[5]_i_1__0\
    );
\init_wait_count[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(2),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1__0\,
      D => \p_0_in__0\(0),
      Q => \init_wait_count_reg__0\(0),
      R => \<const0>\
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1__0\,
      D => \p_0_in__0\(1),
      Q => \init_wait_count_reg__0\(1),
      R => \<const0>\
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1__0\,
      D => \p_0_in__0\(2),
      Q => \init_wait_count_reg__0\(2),
      R => \<const0>\
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1__0\,
      D => \p_0_in__0\(3),
      Q => \init_wait_count_reg__0\(3),
      R => \<const0>\
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1__0\,
      D => \p_0_in__0\(4),
      Q => \init_wait_count_reg__0\(4),
      R => \<const0>\
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1__0\,
      D => \p_0_in__0\(5),
      Q => \init_wait_count_reg__0\(5),
      R => \<const0>\
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
    port map (
      I0 => init_wait_done,
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(5),
      I5 => \n_0_init_wait_done_i_2__0\,
      O => \n_0_init_wait_done_i_1__0\
    );
\init_wait_done_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => \n_0_init_wait_done_i_2__0\
    );
init_wait_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_init_wait_done_i_1__0\,
      Q => init_wait_done,
      R => \<const0>\
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__3\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__3\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__3\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__3\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__3\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      I5 => \mmcm_lock_count_reg__0\(3),
      O => \p_0_in__3\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[9]_i_4\,
      O => \p_0_in__3\(6)
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \n_0_mmcm_lock_count[9]_i_4\,
      O => \p_0_in__3\(7)
    );
\mmcm_lock_count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \n_0_mmcm_lock_count[9]_i_4\,
      I3 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__3\(8)
    );
\mmcm_lock_count[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => \n_0_mmcm_lock_count[9]_i_3__0\,
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(0),
      O => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(8),
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \n_0_mmcm_lock_count[9]_i_4\,
      I4 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__3\(9)
    );
\mmcm_lock_count[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(5),
      I4 => \mmcm_lock_count_reg__0\(7),
      I5 => \mmcm_lock_count_reg__0\(8),
      O => \n_0_mmcm_lock_count[9]_i_3__0\
    );
\mmcm_lock_count[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \n_0_mmcm_lock_count[9]_i_4\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => SR(0)
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => SR(0)
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => SR(0)
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => SR(0)
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => SR(0)
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => SR(0)
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => SR(0)
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => SR(0)
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => SR(0)
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_1__0\,
      D => \p_0_in__3\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => SR(0)
    );
\mmcm_lock_reclocked_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => I2,
      I1 => \n_0_mmcm_lock_count[9]_i_1__0\,
      I2 => mmcm_lock_reclocked,
      O => \n_0_mmcm_lock_reclocked_i_1__0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_mmcm_lock_reclocked_i_1__0\,
      Q => mmcm_lock_reclocked,
      R => \<const0>\
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A000000E5EFFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => rx_cdrlocked,
      I2 => \^adapt_count_reset\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I5 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => \n_0_reset_time_out_i_2__0\
    );
reset_time_out_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30BB"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => \^adapt_count_reset\,
      I2 => cplllock_sync,
      I3 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      O => n_0_reset_time_out_i_6
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_3_data_valid_cdc_sync,
      Q => n_0_reset_time_out_reg,
      R => \<const0>\
    );
run_phase_alignment_int_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_11\
    port map (
      I1 => n_0_run_phase_alignment_int_reg,
      O1 => n_0_run_phase_alignment_int_cdc_sync,
      user_clk => user_clk
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AAAABA"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_reg,
      I1 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I4 => \^adapt_count_reset\,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_1\,
      O => \n_0_run_phase_alignment_int_i_1__0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \n_0_run_phase_alignment_int_i_1__0\,
      Q => n_0_run_phase_alignment_int_reg,
      R => \<const0>\
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_run_phase_alignment_int_cdc_sync,
      Q => n_0_run_phase_alignment_int_s3_reg,
      R => \<const0>\
    );
rx_fsm_reset_done_int_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_12\
    port map (
      O1 => n_0_rx_fsm_reset_done_int_cdc_sync,
      rx_fsm_reset_done_int => rx_fsm_reset_done_int,
      user_clk => user_clk
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111118"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_5\,
      I2 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[6]\,
      O => n_0_rx_fsm_reset_done_int_i_3
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_4_data_valid_cdc_sync,
      Q => rx_fsm_reset_done_int,
      R => \<const0>\
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_rx_fsm_reset_done_int_cdc_sync,
      Q => rx_fsm_reset_done_int_s3,
      R => \<const0>\
    );
rxresetdone_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_10\
    port map (
      O1 => n_0_rxresetdone_cdc_sync,
      init_clk_in => init_clk_in,
      rxfsm_rxresetdone_r => rxfsm_rxresetdone_r
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_rxresetdone_cdc_sync,
      Q => rxresetdone_s3,
      R => \<const0>\
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
    port map (
      I0 => time_out_100us,
      I1 => n_0_time_out_100us_i_2,
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(2),
      I4 => n_0_time_out_100us_i_3,
      I5 => n_0_reset_time_out_reg,
      O => n_0_time_out_100us_i_1
    );
time_out_100us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => n_0_time_out_100us_i_4,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => n_0_time_out_100us_i_5,
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(0),
      O => n_0_time_out_100us_i_2
    );
time_out_100us_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(7),
      O => n_0_time_out_100us_i_3
    );
time_out_100us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(10),
      O => n_0_time_out_100us_i_4
    );
time_out_100us_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(1),
      O => n_0_time_out_100us_i_5
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_time_out_100us_i_1,
      Q => time_out_100us,
      R => \<const0>\
    );
time_out_1us_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_out_1us,
      I1 => n_0_time_out_1us_i_2,
      I2 => n_0_reset_time_out_reg,
      O => n_0_time_out_1us_i_1
    );
time_out_1us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => n_0_time_out_1us_i_3,
      I1 => n_0_time_out_1us_i_4,
      I2 => n_0_time_out_2ms_i_5,
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(0),
      I5 => n_0_time_out_1us_i_5,
      O => n_0_time_out_1us_i_2
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(14),
      O => n_0_time_out_1us_i_3
    );
time_out_1us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => n_0_time_out_1us_i_4
    );
time_out_1us_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      O => n_0_time_out_1us_i_5
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_time_out_1us_i_1,
      Q => time_out_1us,
      R => \<const0>\
    );
time_out_2ms_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAAAAAA"
    )
    port map (
      I0 => time_out_2ms,
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(2),
      I3 => \n_0_time_out_2ms_i_2__0\,
      I4 => n_0_time_out_2ms_i_3,
      I5 => n_0_reset_time_out_reg,
      O => n_0_time_out_2ms_i_1
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(0),
      I5 => time_out_counter_reg(9),
      O => \n_0_time_out_2ms_i_2__0\
    );
time_out_2ms_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
    port map (
      I0 => n_0_time_out_2ms_i_4,
      I1 => n_0_time_out_2ms_i_5,
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(3),
      O => n_0_time_out_2ms_i_3
    );
time_out_2ms_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(17),
      O => n_0_time_out_2ms_i_4
    );
time_out_2ms_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => n_0_time_out_2ms_i_5
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_time_out_2ms_i_1,
      Q => time_out_2ms,
      R => \<const0>\
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_3__0\,
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[0]_i_1__0\
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
    port map (
      I0 => n_0_time_out_2ms_i_4,
      I1 => \n_0_time_out_counter[0]_i_8\,
      I2 => n_0_time_out_2ms_i_5,
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[0]_i_3__0\
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_4__0\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_5__0\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_6__0\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_7\
    );
\time_out_counter[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_8\
    );
\time_out_counter[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__0\
    );
\time_out_counter[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__0\
    );
\time_out_counter[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__0\
    );
\time_out_counter[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_2__0\
    );
\time_out_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_3\
    );
\time_out_counter[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__0\
    );
\time_out_counter[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__0\
    );
\time_out_counter[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__0\
    );
\time_out_counter[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__0\
    );
\time_out_counter[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__0\
    );
\time_out_counter[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__0\
    );
\time_out_counter[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__0\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__0\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_time_out_counter_reg[0]_i_2__0\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__0\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__0\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__0\,
      S(3) => \n_0_time_out_counter[0]_i_4__0\,
      S(2) => \n_0_time_out_counter[0]_i_5__0\,
      S(1) => \n_0_time_out_counter[0]_i_6__0\,
      S(0) => \n_0_time_out_counter[0]_i_7\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[12]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__0\,
      S(3) => \n_0_time_out_counter[12]_i_2__0\,
      S(2) => \n_0_time_out_counter[12]_i_3__0\,
      S(1) => \n_0_time_out_counter[12]_i_4__0\,
      S(0) => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_time_out_counter_reg[16]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__0\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_time_out_counter[16]_i_2__0\,
      S(0) => \n_0_time_out_counter[16]_i_3\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[4]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__0\,
      S(3) => \n_0_time_out_counter[4]_i_2__0\,
      S(2) => \n_0_time_out_counter[4]_i_3__0\,
      S(1) => \n_0_time_out_counter[4]_i_4__0\,
      S(0) => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[8]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__0\,
      S(3) => \n_0_time_out_counter[8]_i_2__0\,
      S(2) => \n_0_time_out_counter[8]_i_3__0\,
      S(1) => \n_0_time_out_counter[8]_i_4__0\,
      S(0) => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
time_out_wait_bypass_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_13\
    port map (
      I1 => n_0_time_out_wait_bypass_reg,
      O1 => n_0_time_out_wait_bypass_cdc_sync,
      init_clk_in => init_clk_in
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      I1 => n_0_time_out_wait_bypass_reg,
      I2 => time_out_wait_bypass1_out,
      O => \n_0_time_out_wait_bypass_i_1__0\
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4\,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(7),
      I4 => wait_bypass_count_reg(4),
      I5 => \n_0_wait_bypass_count[0]_i_5\,
      O => time_out_wait_bypass1_out
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_time_out_wait_bypass_i_1__0\,
      Q => n_0_time_out_wait_bypass_reg,
      R => \<const0>\
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_time_out_wait_bypass_cdc_sync,
      Q => time_out_wait_bypass_s3,
      R => \<const0>\
    );
time_tlock_max_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
    port map (
      I0 => time_tlock_max,
      I1 => time_tlock_max1,
      I2 => n_0_check_tlock_max_reg,
      I3 => n_0_reset_time_out_reg,
      O => n_0_time_tlock_max_i_1
    );
time_tlock_max_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(1),
      O => n_0_time_tlock_max_i_10
    );
time_tlock_max_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(16),
      O => n_0_time_tlock_max_i_3
    );
time_tlock_max_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFA8"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(14),
      I4 => time_out_counter_reg(13),
      O => n_0_time_tlock_max_i_4
    );
time_tlock_max_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(8),
      O => n_0_time_tlock_max_i_5
    );
time_tlock_max_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(1),
      O => n_0_time_tlock_max_i_6
    );
time_tlock_max_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      O => n_0_time_tlock_max_i_7
    );
time_tlock_max_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(11),
      O => n_0_time_tlock_max_i_8
    );
time_tlock_max_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(5),
      I4 => time_out_counter_reg(6),
      O => n_0_time_tlock_max_i_9
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_time_tlock_max_i_1,
      Q => time_tlock_max,
      R => \<const0>\
    );
time_tlock_max_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => time_tlock_max1,
      CO(2) => n_1_time_tlock_max_reg_i_2,
      CO(1) => n_2_time_tlock_max_reg_i_2,
      CO(0) => n_3_time_tlock_max_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => n_0_time_tlock_max_i_3,
      DI(2) => n_0_time_tlock_max_i_4,
      DI(1) => n_0_time_tlock_max_i_5,
      DI(0) => n_0_time_tlock_max_i_6,
      O(3 downto 0) => NLW_time_tlock_max_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_time_tlock_max_i_7,
      S(2) => n_0_time_tlock_max_i_8,
      S(1) => n_0_time_tlock_max_i_9,
      S(0) => n_0_time_tlock_max_i_10
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFDF"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4\,
      I1 => \n_0_wait_bypass_count[0]_i_5\,
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(4),
      I4 => wait_bypass_count_reg(5),
      I5 => rx_fsm_reset_done_int_s3,
      O => \n_0_wait_bypass_count[0]_i_2__0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(0),
      I3 => wait_bypass_count_reg(1),
      I4 => wait_bypass_count_reg(9),
      I5 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[0]_i_4\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[0]_i_5\
    );
\wait_bypass_count[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_6__0\
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_7__0\
    );
\wait_bypass_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_8\
    );
\wait_bypass_count[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_9\
    );
\wait_bypass_count[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_2__0\
    );
\wait_bypass_count[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__0\
    );
\wait_bypass_count[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__0\
    );
\wait_bypass_count[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__0\
    );
\wait_bypass_count[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__0\
    );
\wait_bypass_count[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__0\
    );
\wait_bypass_count[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__0\
    );
\wait_bypass_count[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__0\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__0\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      S(3) => \n_0_wait_bypass_count[0]_i_6__0\,
      S(2) => \n_0_wait_bypass_count[0]_i_7__0\,
      S(1) => \n_0_wait_bypass_count[0]_i_8\,
      S(0) => \n_0_wait_bypass_count[0]_i_9\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_wait_bypass_count[12]_i_2__0\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_tx_startup_fsm__parameterized0\ is
  port (
    cplllock_sync : out STD_LOGIC;
    O1 : out STD_LOGIC;
    TX_RESETDONE_OUT : out STD_LOGIC;
    GT1_GTTXRESET_IN : out STD_LOGIC;
    GT1_CPLLRESET_IN : out STD_LOGIC;
    GT1_TXUSERRDY_IN : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    CPLLLOCK : in STD_LOGIC;
    txfsm_txresetdone_r : in STD_LOGIC;
    GT_RESET : in STD_LOGIC;
    GT1_CPLLREFCLKLOST_OUT : in STD_LOGIC;
    GT0_CPLLREFCLKLOST_OUT : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_tx_startup_fsm__parameterized0\ : entity is "video_mgt_tx_startup_fsm";
end \video_mgtvideo_mgt_tx_startup_fsm__parameterized0\;

architecture STRUCTURE of \video_mgtvideo_mgt_tx_startup_fsm__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^gt1_cpllreset_in\ : STD_LOGIC;
  signal \^gt1_gttxreset_in\ : STD_LOGIC;
  signal \^gt1_txuserrdy_in\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tx_resetdone_out\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal n_0_CPLL_RESET_i_1 : STD_LOGIC;
  signal n_0_CPLL_RESET_i_2 : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[7]\ : STD_LOGIC;
  signal n_0_GTTXRESET_i_1 : STD_LOGIC;
  signal n_0_GTTXRESET_i_2 : STD_LOGIC;
  signal n_0_TXUSERRDY_i_1 : STD_LOGIC;
  signal n_0_TXUSERRDY_i_2 : STD_LOGIC;
  signal n_0_TXUSERRDY_i_3 : STD_LOGIC;
  signal \n_0_init_wait_count[5]_i_1\ : STD_LOGIC;
  signal n_0_init_wait_done_i_1 : STD_LOGIC;
  signal n_0_init_wait_done_i_2 : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_4__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_5\ : STD_LOGIC;
  signal n_0_pll_reset_asserted_i_1 : STD_LOGIC;
  signal n_0_pll_reset_asserted_i_2 : STD_LOGIC;
  signal n_0_run_phase_alignment_int_i_1 : STD_LOGIC;
  signal n_0_time_out_2ms_i_1 : STD_LOGIC;
  signal n_0_time_out_2ms_i_2 : STD_LOGIC;
  signal n_0_time_out_500us_i_1 : STD_LOGIC;
  signal n_0_time_out_500us_i_2 : STD_LOGIC;
  signal n_0_time_out_500us_i_3 : STD_LOGIC;
  signal n_0_time_out_500us_i_4 : STD_LOGIC;
  signal n_0_time_out_500us_i_5 : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_9\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_cdc_sync : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_1 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_2 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_3 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_4 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_5 : STD_LOGIC;
  signal n_0_time_tlock_max_i_1 : STD_LOGIC;
  signal n_0_time_tlock_max_i_2 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_3__0\ : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_1 : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_2 : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_3 : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_4 : STD_LOGIC;
  signal n_0_txresetdone_cdc_sync : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[16]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_1_cplllock_cdc_sync : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_2_cplllock_cdc_sync : STD_LOGIC;
  signal n_2_mmcm_lock_reclocked_cdc_sync : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pll_reset_asserted : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal run_phase_alignment_int : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_500us : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal time_out_wait_bypass : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[1]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[7]_i_10\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[7]_i_11\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[7]_i_12\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[7]_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of GTTXRESET_i_2 : label is "soft_lutpair11";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \init_wait_count[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair3";
  attribute counter : integer;
  attribute counter of \init_wait_count_reg[0]\ : label is 19;
  attribute counter of \init_wait_count_reg[1]\ : label is 19;
  attribute counter of \init_wait_count_reg[2]\ : label is 19;
  attribute counter of \init_wait_count_reg[3]\ : label is 19;
  attribute counter of \init_wait_count_reg[4]\ : label is 19;
  attribute counter of \init_wait_count_reg[5]\ : label is 19;
  attribute SOFT_HLUTNM of init_wait_done_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3\ : label is "soft_lutpair2";
  attribute counter of \mmcm_lock_count_reg[0]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[1]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[2]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[3]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[4]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[5]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[6]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[7]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[8]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[9]\ : label is 27;
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of time_out_500us_i_1 : label is "soft_lutpair14";
  attribute counter of \time_out_counter_reg[0]\ : label is 20;
  attribute counter of \time_out_counter_reg[10]\ : label is 20;
  attribute counter of \time_out_counter_reg[11]\ : label is 20;
  attribute counter of \time_out_counter_reg[12]\ : label is 20;
  attribute counter of \time_out_counter_reg[13]\ : label is 20;
  attribute counter of \time_out_counter_reg[14]\ : label is 20;
  attribute counter of \time_out_counter_reg[15]\ : label is 20;
  attribute counter of \time_out_counter_reg[16]\ : label is 20;
  attribute counter of \time_out_counter_reg[1]\ : label is 20;
  attribute counter of \time_out_counter_reg[2]\ : label is 20;
  attribute counter of \time_out_counter_reg[3]\ : label is 20;
  attribute counter of \time_out_counter_reg[4]\ : label is 20;
  attribute counter of \time_out_counter_reg[5]\ : label is 20;
  attribute counter of \time_out_counter_reg[6]\ : label is 20;
  attribute counter of \time_out_counter_reg[7]\ : label is 20;
  attribute counter of \time_out_counter_reg[8]\ : label is 20;
  attribute counter of \time_out_counter_reg[9]\ : label is 20;
  attribute SOFT_HLUTNM of time_tlock_max_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of tx_fsm_reset_done_int_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of tx_fsm_reset_done_int_i_3 : label is "soft_lutpair11";
  attribute counter of \wait_bypass_count_reg[0]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[10]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[11]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[12]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[13]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[14]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[15]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[16]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[1]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[2]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[3]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[4]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[5]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[6]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[7]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[8]\ : label is 21;
  attribute counter of \wait_bypass_count_reg[9]\ : label is 21;
begin
  GT1_CPLLRESET_IN <= \^gt1_cpllreset_in\;
  GT1_GTTXRESET_IN <= \^gt1_gttxreset_in\;
  GT1_TXUSERRDY_IN <= \^gt1_txuserrdy_in\;
  SR(0) <= \^sr\(0);
  TX_RESETDONE_OUT <= \^tx_resetdone_out\;
CPLL_RESET_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
    port map (
      I0 => \^gt1_cpllreset_in\,
      I1 => n_0_CPLL_RESET_i_2,
      I2 => pll_reset_asserted,
      I3 => \n_0_FSM_onehot_tx_state[7]_i_1\,
      O => n_0_CPLL_RESET_i_1
    );
CPLL_RESET_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[4]\,
      O => n_0_CPLL_RESET_i_2
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_CPLL_RESET_i_1,
      Q => \^gt1_cpllreset_in\,
      R => \<const0>\
    );
\FSM_onehot_tx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00AFF0C000A0F0C"
    )
    port map (
      I0 => time_out_wait_bypass_s3,
      I1 => \n_0_FSM_onehot_tx_state[1]_i_2\,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      I3 => \n_0_FSM_onehot_tx_state[7]_i_6\,
      I4 => \n_0_FSM_onehot_tx_state[6]_i_2\,
      I5 => \n_0_FSM_onehot_tx_state[1]_i_3\,
      O => \n_0_FSM_onehot_tx_state[1]_i_1\
    );
\FSM_onehot_tx_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_500us,
      I1 => reset_time_out,
      O => \n_0_FSM_onehot_tx_state[1]_i_2\
    );
\FSM_onehot_tx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00000400"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max,
      I2 => reset_time_out,
      I3 => \n_0_FSM_onehot_tx_state[1]_i_4\,
      I4 => \n_0_FSM_onehot_tx_state[1]_i_5\,
      I5 => time_out_2ms,
      O => \n_0_FSM_onehot_tx_state[1]_i_3\
    );
\FSM_onehot_tx_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030302"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[1]\,
      O => \n_0_FSM_onehot_tx_state[1]_i_4\
    );
\FSM_onehot_tx_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[0]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[7]\,
      O => \n_0_FSM_onehot_tx_state[1]_i_5\
    );
\FSM_onehot_tx_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[6]_i_2\,
      I1 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_6\,
      O => \n_0_FSM_onehot_tx_state[2]_i_1\
    );
\FSM_onehot_tx_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[6]_i_2\,
      I1 => time_out_2ms,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_6\,
      I3 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      O => \n_0_FSM_onehot_tx_state[3]_i_1\
    );
\FSM_onehot_tx_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[6]_i_2\,
      I1 => reset_time_out,
      I2 => time_tlock_max,
      I3 => mmcm_lock_reclocked,
      I4 => \n_0_FSM_onehot_tx_state[7]_i_6\,
      I5 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      O => \n_0_FSM_onehot_tx_state[4]_i_1\
    );
\FSM_onehot_tx_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000045"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[7]_i_6\,
      I1 => reset_time_out,
      I2 => time_out_500us,
      I3 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      I4 => \n_0_FSM_onehot_tx_state[6]_i_2\,
      O => \n_0_FSM_onehot_tx_state[5]_i_1\
    );
\FSM_onehot_tx_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[6]_i_2\,
      I1 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_6\,
      I3 => time_out_wait_bypass_s3,
      O => \n_0_FSM_onehot_tx_state[6]_i_1\
    );
\FSM_onehot_tx_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010100"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_11\,
      I3 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[5]\,
      O => \n_0_FSM_onehot_tx_state[6]_i_2\
    );
\FSM_onehot_tx_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAAAAA"
    )
    port map (
      I0 => GT_RESET,
      I1 => n_0_tx_fsm_reset_done_int_i_3,
      I2 => n_0_tx_fsm_reset_done_int_i_2,
      I3 => GT1_CPLLREFCLKLOST_OUT,
      I4 => GT0_CPLLREFCLKLOST_OUT,
      O => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
\FSM_onehot_tx_state[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => txresetdone_s3,
      I1 => reset_time_out,
      I2 => time_out_500us,
      O => \n_0_FSM_onehot_tx_state[7]_i_10\
    );
\FSM_onehot_tx_state[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[0]\,
      O => \n_0_FSM_onehot_tx_state[7]_i_11\
    );
\FSM_onehot_tx_state[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[0]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[4]\,
      O => \n_0_FSM_onehot_tx_state[7]_i_12\
    );
\FSM_onehot_tx_state[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[7]_i_6\,
      I1 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      O => \n_0_FSM_onehot_tx_state[7]_i_3\
    );
\FSM_onehot_tx_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFD0D0DFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[7]_i_8\,
      I1 => mmcm_lock_reclocked,
      I2 => n_0_tx_fsm_reset_done_int_i_3,
      I3 => I1,
      I4 => pll_reset_asserted,
      I5 => n_0_tx_fsm_reset_done_int_i_2,
      O => \n_0_FSM_onehot_tx_state[7]_i_4\
    );
\FSM_onehot_tx_state[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_11\,
      I3 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[4]\,
      O => \n_0_FSM_onehot_tx_state[7]_i_6\
    );
\FSM_onehot_tx_state[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000101000"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_12\,
      I3 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => \n_0_FSM_onehot_tx_state[7]_i_7\
    );
\FSM_onehot_tx_state[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => reset_time_out,
      I1 => time_tlock_max,
      O => \n_0_FSM_onehot_tx_state[7]_i_8\
    );
\FSM_onehot_tx_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => init_clk_in,
      CE => n_1_cplllock_cdc_sync,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_tx_state_reg[0]\,
      S => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
\FSM_onehot_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_1_cplllock_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[1]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[1]\,
      R => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
\FSM_onehot_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_1_cplllock_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[2]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[2]\,
      R => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
\FSM_onehot_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_1_cplllock_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[3]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[3]\,
      R => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
\FSM_onehot_tx_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_1_cplllock_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[4]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[4]\,
      R => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
\FSM_onehot_tx_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_1_cplllock_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[5]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[5]\,
      R => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
\FSM_onehot_tx_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_1_cplllock_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[6]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[6]\,
      R => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
\FSM_onehot_tx_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_1_cplllock_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[7]_i_3\,
      Q => \n_0_FSM_onehot_tx_state_reg[7]\,
      R => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GTTXRESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2A222A"
    )
    port map (
      I0 => \^gt1_gttxreset_in\,
      I1 => n_0_tx_fsm_reset_done_int_i_2,
      I2 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I4 => n_0_GTTXRESET_i_2,
      I5 => \n_0_FSM_onehot_tx_state[7]_i_1\,
      O => n_0_GTTXRESET_i_1
    );
GTTXRESET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[6]\,
      O => n_0_GTTXRESET_i_2
    );
GTTXRESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_GTTXRESET_i_1,
      Q => \^gt1_gttxreset_in\,
      R => \<const0>\
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008AABAAAA"
    )
    port map (
      I0 => \^gt1_txuserrdy_in\,
      I1 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I2 => n_0_TXUSERRDY_i_2,
      I3 => n_0_TXUSERRDY_i_3,
      I4 => n_0_tx_fsm_reset_done_int_i_3,
      I5 => \n_0_FSM_onehot_tx_state[7]_i_1\,
      O => n_0_TXUSERRDY_i_1
    );
TXUSERRDY_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[1]\,
      O => n_0_TXUSERRDY_i_2
    );
TXUSERRDY_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[6]\,
      O => n_0_TXUSERRDY_i_3
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_TXUSERRDY_i_1,
      Q => \^gt1_txuserrdy_in\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
cplllock_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_16\
    port map (
      CPLLLOCK => CPLLLOCK,
      E(0) => n_1_cplllock_cdc_sync,
      I1 => n_0_tx_fsm_reset_done_int_i_3,
      I2 => n_0_tx_fsm_reset_done_int_i_4,
      I3 => n_0_tx_fsm_reset_done_int_i_2,
      I4 => \n_0_FSM_onehot_tx_state[7]_i_4\,
      I5 => \n_0_FSM_onehot_tx_state[7]_i_10\,
      I6 => \n_0_FSM_onehot_tx_state[7]_i_1\,
      O1 => cplllock_sync,
      O2 => n_2_cplllock_cdc_sync,
      Q(4) => \n_0_FSM_onehot_tx_state_reg[6]\,
      Q(3) => \n_0_FSM_onehot_tx_state_reg[5]\,
      Q(2) => \n_0_FSM_onehot_tx_state_reg[3]\,
      Q(1) => \n_0_FSM_onehot_tx_state_reg[2]\,
      Q(0) => \n_0_FSM_onehot_tx_state_reg[1]\,
      init_clk_in => init_clk_in,
      init_wait_done => init_wait_done,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out => reset_time_out,
      time_out_2ms => time_out_2ms,
      txresetdone_s3 => txresetdone_s3
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => p_0_in(0)
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(2),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(5),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(2),
      O => \n_0_init_wait_count[5]_i_1\
    );
\init_wait_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(2),
      I5 => \init_wait_count_reg__0\(4),
      O => p_0_in(5)
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1\,
      D => p_0_in(0),
      Q => \init_wait_count_reg__0\(0),
      R => \<const0>\
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1\,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1),
      R => \<const0>\
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1\,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2),
      R => \<const0>\
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1\,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3),
      R => \<const0>\
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1\,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4),
      R => \<const0>\
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[5]_i_1\,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5),
      R => \<const0>\
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
    port map (
      I0 => init_wait_done,
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(5),
      I5 => n_0_init_wait_done_i_2,
      O => n_0_init_wait_done_i_1
    );
init_wait_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => n_0_init_wait_done_i_2
    );
init_wait_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_init_wait_done_i_1,
      Q => init_wait_done,
      R => \<const0>\
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__2\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__2\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      I5 => \mmcm_lock_count_reg__0\(3),
      O => \p_0_in__2\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[9]_i_5\,
      O => \p_0_in__2\(6)
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \n_0_mmcm_lock_count[9]_i_5\,
      O => \p_0_in__2\(7)
    );
\mmcm_lock_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \n_0_mmcm_lock_count[9]_i_5\,
      I3 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__2\(8)
    );
\mmcm_lock_count[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(0),
      O => \n_0_mmcm_lock_count[9]_i_2__0\
    );
\mmcm_lock_count[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(8),
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \n_0_mmcm_lock_count[9]_i_5\,
      I4 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__2\(9)
    );
\mmcm_lock_count[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(5),
      I4 => \mmcm_lock_count_reg__0\(7),
      I5 => \mmcm_lock_count_reg__0\(8),
      O => \n_0_mmcm_lock_count[9]_i_4__0\
    );
\mmcm_lock_count[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \n_0_mmcm_lock_count[9]_i_5\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => \^sr\(0)
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => \^sr\(0)
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => \^sr\(0)
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => \^sr\(0)
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => \^sr\(0)
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => \^sr\(0)
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => \^sr\(0)
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => \^sr\(0)
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => \^sr\(0)
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => \^sr\(0)
    );
mmcm_lock_reclocked_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_19\
    port map (
      E(0) => \n_0_mmcm_lock_count[9]_i_2__0\,
      O1 => O1,
      O2 => n_2_mmcm_lock_reclocked_cdc_sync,
      SR(0) => \^sr\(0),
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_2_mmcm_lock_reclocked_cdc_sync,
      Q => mmcm_lock_reclocked,
      R => \<const0>\
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
    port map (
      I0 => pll_reset_asserted,
      I1 => n_0_pll_reset_asserted_i_2,
      I2 => n_0_tx_fsm_reset_done_int_i_2,
      I3 => n_0_tx_fsm_reset_done_int_i_3,
      I4 => \n_0_FSM_onehot_tx_state[7]_i_1\,
      O => n_0_pll_reset_asserted_i_1
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFFF1"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I3 => pll_reset_asserted,
      I4 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[6]\,
      O => n_0_pll_reset_asserted_i_2
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_pll_reset_asserted_i_1,
      Q => pll_reset_asserted,
      R => \<const0>\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_2_cplllock_cdc_sync,
      Q => reset_time_out,
      R => \<const0>\
    );
run_phase_alignment_int_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_18\
    port map (
      run_phase_alignment_int => run_phase_alignment_int,
      s_level_out_d3 => s_level_out_d3,
      user_clk => user_clk
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008ABA"
    )
    port map (
      I0 => run_phase_alignment_int,
      I1 => n_0_tx_fsm_reset_done_int_i_4,
      I2 => n_0_tx_fsm_reset_done_int_i_3,
      I3 => n_0_tx_fsm_reset_done_int_i_2,
      I4 => \n_0_FSM_onehot_tx_state[7]_i_1\,
      O => n_0_run_phase_alignment_int_i_1
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_run_phase_alignment_int_i_1,
      Q => run_phase_alignment_int,
      R => \<const0>\
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => s_level_out_d3,
      Q => run_phase_alignment_int_s3,
      R => \<const0>\
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_out_2ms,
      I1 => n_0_time_out_2ms_i_2,
      I2 => reset_time_out,
      O => n_0_time_out_2ms_i_1
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_3\,
      I1 => \n_0_time_out_counter[0]_i_5\,
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(4),
      I5 => n_0_time_out_500us_i_4,
      O => n_0_time_out_2ms_i_2
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_time_out_2ms_i_1,
      Q => time_out_2ms,
      R => \<const0>\
    );
time_out_500us_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_out_500us,
      I1 => n_0_time_out_500us_i_2,
      I2 => reset_time_out,
      O => n_0_time_out_500us_i_1
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => n_0_time_out_500us_i_3,
      I1 => n_0_time_out_500us_i_4,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(4),
      I5 => n_0_time_out_500us_i_5,
      O => n_0_time_out_500us_i_2
    );
time_out_500us_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(5),
      O => n_0_time_out_500us_i_3
    );
time_out_500us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(12),
      O => n_0_time_out_500us_i_4
    );
time_out_500us_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(7),
      O => n_0_time_out_500us_i_5
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_time_out_500us_i_1,
      Q => time_out_500us,
      R => \<const0>\
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_3\,
      I1 => \n_0_time_out_counter[0]_i_4\,
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(12),
      I5 => \n_0_time_out_counter[0]_i_5\,
      O => \n_0_time_out_counter[0]_i_1\
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(5),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[0]_i_3\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[0]_i_4\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[0]_i_5\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_6\
    );
\time_out_counter[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_7__0\
    );
\time_out_counter[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_8__0\
    );
\time_out_counter[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_9\
    );
\time_out_counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2\
    );
\time_out_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3\
    );
\time_out_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4\
    );
\time_out_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_2\
    );
\time_out_counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2\
    );
\time_out_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3\
    );
\time_out_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4\
    );
\time_out_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2\
    );
\time_out_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3\
    );
\time_out_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4\
    );
\time_out_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_time_out_counter_reg[0]_i_2\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_time_out_counter_reg[0]_i_2\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2\,
      S(3) => \n_0_time_out_counter[0]_i_6\,
      S(2) => \n_0_time_out_counter[0]_i_7__0\,
      S(1) => \n_0_time_out_counter[0]_i_8__0\,
      S(0) => \n_0_time_out_counter[0]_i_9\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[12]_i_1\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1\,
      S(3) => \n_0_time_out_counter[12]_i_2\,
      S(2) => \n_0_time_out_counter[12]_i_3\,
      S(1) => \n_0_time_out_counter[12]_i_4\,
      S(0) => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1\,
      CO(3 downto 0) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_time_out_counter_reg[16]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_time_out_counter[16]_i_2\
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[4]_i_1\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1\,
      S(3) => \n_0_time_out_counter[4]_i_2\,
      S(2) => \n_0_time_out_counter[4]_i_3\,
      S(1) => \n_0_time_out_counter[4]_i_4\,
      S(0) => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[8]_i_1\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1\,
      S(3) => \n_0_time_out_counter[8]_i_2\,
      S(2) => \n_0_time_out_counter[8]_i_3\,
      S(1) => \n_0_time_out_counter[8]_i_4\,
      S(0) => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_17\
    port map (
      O1 => n_0_time_out_wait_bypass_cdc_sync,
      init_clk_in => init_clk_in,
      time_out_wait_bypass => time_out_wait_bypass
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8888"
    )
    port map (
      I0 => run_phase_alignment_int_s3,
      I1 => time_out_wait_bypass,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => n_0_time_out_wait_bypass_i_2,
      I4 => n_0_time_out_wait_bypass_i_3,
      O => n_0_time_out_wait_bypass_i_1
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(2),
      I2 => wait_bypass_count_reg(3),
      O => n_0_time_out_wait_bypass_i_2
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(16),
      I2 => n_0_time_out_wait_bypass_i_4,
      I3 => n_0_time_out_wait_bypass_i_5,
      O => n_0_time_out_wait_bypass_i_3
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      I1 => wait_bypass_count_reg(13),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(8),
      I4 => wait_bypass_count_reg(1),
      I5 => wait_bypass_count_reg(14),
      O => n_0_time_out_wait_bypass_i_4
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      I1 => wait_bypass_count_reg(10),
      I2 => wait_bypass_count_reg(0),
      I3 => wait_bypass_count_reg(5),
      I4 => wait_bypass_count_reg(15),
      I5 => wait_bypass_count_reg(12),
      O => n_0_time_out_wait_bypass_i_5
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_time_out_wait_bypass_i_1,
      Q => time_out_wait_bypass,
      R => \<const0>\
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_time_out_wait_bypass_cdc_sync,
      Q => time_out_wait_bypass_s3,
      R => \<const0>\
    );
time_tlock_max_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_tlock_max,
      I1 => n_0_time_tlock_max_i_2,
      I2 => reset_time_out,
      O => n_0_time_tlock_max_i_1
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_time_tlock_max_i_3__0\,
      I1 => \n_0_time_out_counter[0]_i_4\,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(4),
      I5 => n_0_time_out_500us_i_5,
      O => n_0_time_tlock_max_i_2
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(11),
      O => \n_0_time_tlock_max_i_3__0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_time_tlock_max_i_1,
      Q => time_tlock_max,
      R => \<const0>\
    );
tx_fsm_reset_done_int_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_20\
    port map (
      O1 => n_0_tx_fsm_reset_done_int_cdc_sync,
      TX_RESETDONE_OUT => \^tx_resetdone_out\,
      user_clk => user_clk
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABAA"
    )
    port map (
      I0 => \^tx_resetdone_out\,
      I1 => n_0_tx_fsm_reset_done_int_i_2,
      I2 => n_0_tx_fsm_reset_done_int_i_3,
      I3 => n_0_tx_fsm_reset_done_int_i_4,
      I4 => \n_0_FSM_onehot_tx_state[7]_i_1\,
      O => n_0_tx_fsm_reset_done_int_i_1
    );
tx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[5]\,
      O => n_0_tx_fsm_reset_done_int_i_2
    );
tx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => n_0_tx_fsm_reset_done_int_i_3
    );
tx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => n_0_tx_fsm_reset_done_int_i_4
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_tx_fsm_reset_done_int_i_1,
      Q => \^tx_resetdone_out\,
      R => \<const0>\
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_tx_fsm_reset_done_int_cdc_sync,
      Q => tx_fsm_reset_done_int_s3,
      R => \<const0>\
    );
txresetdone_cdc_sync: entity work.\video_mgtvideo_mgt_cdc_sync__parameterized0_15\
    port map (
      O1 => n_0_txresetdone_cdc_sync,
      init_clk_in => init_clk_in,
      txfsm_txresetdone_r => txfsm_txresetdone_r
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_txresetdone_cdc_sync,
      Q => txresetdone_s3,
      R => \<const0>\
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFFF"
    )
    port map (
      I0 => n_0_time_out_wait_bypass_i_3,
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(2),
      I3 => wait_bypass_count_reg(3),
      I4 => tx_fsm_reset_done_int_s3,
      O => \n_0_wait_bypass_count[0]_i_2\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_4__0\
    );
\wait_bypass_count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_5__0\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_6\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_7\
    );
\wait_bypass_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      O => \n_0_wait_bypass_count[12]_i_2\
    );
\wait_bypass_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(14),
      O => \n_0_wait_bypass_count[12]_i_3\
    );
\wait_bypass_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(13),
      O => \n_0_wait_bypass_count[12]_i_4\
    );
\wait_bypass_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(16),
      O => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2\
    );
\wait_bypass_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3\
    );
\wait_bypass_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4\
    );
\wait_bypass_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2\
    );
\wait_bypass_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3\
    );
\wait_bypass_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4\
    );
\wait_bypass_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3\,
      S(3) => \n_0_wait_bypass_count[0]_i_4__0\,
      S(2) => \n_0_wait_bypass_count[0]_i_5__0\,
      S(1) => \n_0_wait_bypass_count[0]_i_6\,
      S(0) => \n_0_wait_bypass_count[0]_i_7\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[12]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[12]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[12]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[12]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[12]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1\,
      S(3) => \n_0_wait_bypass_count[12]_i_2\,
      S(2) => \n_0_wait_bypass_count[12]_i_3\,
      S(1) => \n_0_wait_bypass_count[12]_i_4\,
      S(0) => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[16]_i_1\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[16]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1\,
      S(3) => \n_0_wait_bypass_count[4]_i_2\,
      S(2) => \n_0_wait_bypass_count[4]_i_3\,
      S(1) => \n_0_wait_bypass_count[4]_i_4\,
      S(0) => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1\,
      S(3) => \n_0_wait_bypass_count[8]_i_2\,
      S(2) => \n_0_wait_bypass_count[8]_i_3\,
      S(1) => \n_0_wait_bypass_count[8]_i_4\,
      S(0) => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_AURORA_LANE_4BYTE is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENMCOMMAALIGN_IN_LANE1 : out STD_LOGIC;
    GT1_TXCHARISK_IN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    RXPOLARITY_IN_LANE1 : out STD_LOGIC;
    I13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_in : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    GT1_TXDATA_IN : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    O : in STD_LOGIC;
    RXREALIGN_OUT_LANE1 : in STD_LOGIC;
    GT1_RXDISPERR_OUT : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I10 : in STD_LOGIC;
    GT1_RXCHARISK_OUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT1_RXDATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GOT_V : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end video_mgtvideo_mgt_AURORA_LANE_4BYTE;

architecture STRUCTURE of video_mgtvideo_mgt_AURORA_LANE_4BYTE is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ENABLE_ERR_DETECT : STD_LOGIC;
  signal GEN_SP : STD_LOGIC;
  signal GEN_SPA : STD_LOGIC;
  signal RX_CC : STD_LOGIC;
  signal RX_NEG_Buffer : STD_LOGIC;
  signal begin_r0 : STD_LOGIC;
  signal counter3_r0 : STD_LOGIC;
  signal counter4_r0 : STD_LOGIC;
  signal first_v_received_r : STD_LOGIC;
  signal good_cnt_r3 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
begin
  D(0) <= \^d\(0);
video_mgt_err_detect_4byte_i: entity work.video_mgtvideo_mgt_ERR_DETECT_4BYTE_7
    port map (
      ENABLE_ERR_DETECT => ENABLE_ERR_DETECT,
      I1 => I1,
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I26 => I26,
      O20(1 downto 0) => O20(1 downto 0),
      O4(0) => O4(0),
      begin_r0 => begin_r0,
      good_cnt_r3 => good_cnt_r3,
      hard_err_gt0 => hard_err_gt0,
      user_clk => user_clk
    );
video_mgt_hotplug_i: entity work.video_mgtvideo_mgt_HOTPLUG_6
    port map (
      I1 => I1,
      O3 => O3,
      RX_CC => RX_CC,
      init_clk_in => init_clk_in,
      user_clk => user_clk
    );
video_mgt_lane_init_sm_4byte_i: entity work.video_mgtvideo_mgt_LANE_INIT_SM_4BYTE_3
    port map (
      D(0) => \^d\(0),
      ENABLE_ERR_DETECT => ENABLE_ERR_DETECT,
      GEN_SP => GEN_SP,
      GEN_SPA => GEN_SPA,
      GT1_RXCHARISK_OUT(1 downto 0) => GT1_RXCHARISK_OUT(3 downto 2),
      GT1_RXDISPERR_OUT(1 downto 0) => GT1_RXDISPERR_OUT(1 downto 0),
      I1 => I1,
      I10 => I10,
      I12(0) => I12(0),
      I14(3 downto 0) => I14(3 downto 0),
      O1 => ENMCOMMAALIGN_IN_LANE1,
      O14 => O14,
      O9 => O9,
      RXPOLARITY_IN_LANE1 => RXPOLARITY_IN_LANE1,
      RXREALIGN_OUT_LANE1 => RXREALIGN_OUT_LANE1,
      RX_NEG_Buffer => RX_NEG_Buffer,
      begin_r0 => begin_r0,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      good_cnt_r3 => good_cnt_r3,
      ready_r => ready_r,
      user_clk => user_clk
    );
video_mgt_sym_dec_4byte_i: entity work.video_mgtvideo_mgt_SYM_DEC_4BYTE_5
    port map (
      D(0) => \^d\(0),
      GEN_SPA => GEN_SPA,
      GOT_V => GOT_V,
      GT1_RXCHARISK_OUT(3 downto 0) => GT1_RXCHARISK_OUT(3 downto 0),
      GT1_RXDATA_OUT(31 downto 0) => GT1_RXDATA_OUT(31 downto 0),
      I11(3 downto 0) => I11(3 downto 0),
      I13(1 downto 0) => I13(1 downto 0),
      I20(7 downto 0) => I20(7 downto 0),
      I21(7 downto 0) => I21(7 downto 0),
      I22(7 downto 0) => I22(7 downto 0),
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O => O,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12(1 downto 0) => O12(1 downto 0),
      O13 => O13,
      O14(7 downto 0) => O18(7 downto 0),
      O19(1 downto 0) => O19(1 downto 0),
      O2 => O2,
      O3(7 downto 0) => O15(7 downto 0),
      O4(7 downto 0) => O16(7 downto 0),
      O5(0) => O5(0),
      O6(7 downto 0) => O6(7 downto 0),
      O7 => O7,
      O8(3 downto 0) => O8(3 downto 0),
      O9(7 downto 0) => O17(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      RX_CC => RX_CC,
      RX_NEG_Buffer => RX_NEG_Buffer,
      S1_in => S1_in,
      S7_in => S7_in,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      ready_r => ready_r,
      user_clk => user_clk
    );
video_mgt_sym_gen_4byte_i: entity work.video_mgtvideo_mgt_SYM_GEN_4BYTE_4
    port map (
      GEN_SP => GEN_SP,
      GEN_SPA => GEN_SPA,
      GT1_TXCHARISK_IN(3 downto 0) => GT1_TXCHARISK_IN(3 downto 0),
      GT1_TXDATA_IN(31 downto 0) => GT1_TXDATA_IN(31 downto 0),
      I15(1 downto 0) => I15(1 downto 0),
      I16(1 downto 0) => I16(1 downto 0),
      I17(2 downto 0) => I17(2 downto 0),
      I18(3 downto 0) => I18(3 downto 0),
      I19(3 downto 0) => I19(3 downto 0),
      I2 => I2,
      I27(31 downto 0) => I27(31 downto 0),
      I3 => I3,
      I4 => I4,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_AURORA_LANE_4BYTE_0 is
  port (
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENMCOMMAALIGN_IN : out STD_LOGIC;
    GT0_TXCHARISK_IN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    GOT_V : out STD_LOGIC;
    RXPOLARITY_IN : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    good_as_r0 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    LINK_RESET_OUT : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC;
    GT0_TXDATA_IN : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    GEN_CC : in STD_LOGIC;
    GEN_SCP : in STD_LOGIC;
    GEN_A : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CI : in STD_LOGIC;
    I7 : in STD_LOGIC;
    RXREALIGN_OUT : in STD_LOGIC;
    GT0_RXDISPERR_OUT : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    GT0_RXCHARISK_OUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT0_RXDATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_mgtvideo_mgt_AURORA_LANE_4BYTE_0 : entity is "video_mgt_AURORA_LANE_4BYTE";
end video_mgtvideo_mgt_AURORA_LANE_4BYTE_0;

architecture STRUCTURE of video_mgtvideo_mgt_AURORA_LANE_4BYTE_0 is
  signal ENABLE_ERR_DETECT : STD_LOGIC;
  signal GEN_SP : STD_LOGIC;
  signal GEN_SPA : STD_LOGIC;
  signal \^i5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RX_CC : STD_LOGIC;
  signal RX_NEG_Buffer : STD_LOGIC;
  signal begin_r0 : STD_LOGIC;
  signal counter3_r0 : STD_LOGIC;
  signal counter4_r0 : STD_LOGIC;
  signal first_v_received_r : STD_LOGIC;
  signal good_cnt_r3 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
begin
  I5(0) <= \^i5\(0);
video_mgt_err_detect_4byte_i: entity work.video_mgtvideo_mgt_ERR_DETECT_4BYTE
    port map (
      ENABLE_ERR_DETECT => ENABLE_ERR_DETECT,
      I1 => I1,
      I19 => I19,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      O17(1 downto 0) => O17(1 downto 0),
      O4(0) => O4(0),
      begin_r0 => begin_r0,
      good_cnt_r3 => good_cnt_r3,
      hard_err_gt0 => hard_err_gt0,
      user_clk => user_clk
    );
video_mgt_hotplug_i: entity work.video_mgtvideo_mgt_HOTPLUG
    port map (
      I1 => I1,
      I9 => I9,
      LINK_RESET_OUT => LINK_RESET_OUT,
      RX_CC => RX_CC,
      init_clk_in => init_clk_in,
      user_clk => user_clk
    );
video_mgt_lane_init_sm_4byte_i: entity work.video_mgtvideo_mgt_LANE_INIT_SM_4BYTE
    port map (
      D(3 downto 0) => D(3 downto 0),
      ENABLE_ERR_DETECT => ENABLE_ERR_DETECT,
      GEN_SP => GEN_SP,
      GEN_SPA => GEN_SPA,
      GT0_RXCHARISK_OUT(1 downto 0) => GT0_RXCHARISK_OUT(3 downto 2),
      GT0_RXDISPERR_OUT(1 downto 0) => GT0_RXDISPERR_OUT(1 downto 0),
      I1 => I1,
      I5(0) => \^i5\(0),
      I8 => I8,
      O1 => ENMCOMMAALIGN_IN,
      O9 => O9,
      RXPOLARITY_IN => RXPOLARITY_IN,
      RXREALIGN_OUT => RXREALIGN_OUT,
      RX_NEG_Buffer => RX_NEG_Buffer,
      begin_r0 => begin_r0,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      good_cnt_r3 => good_cnt_r3,
      ready_r => ready_r,
      user_clk => user_clk
    );
video_mgt_sym_dec_4byte_i: entity work.video_mgtvideo_mgt_SYM_DEC_4BYTE
    port map (
      CI => CI,
      GEN_SPA => GEN_SPA,
      GOT_V => GOT_V,
      GT0_RXCHARISK_OUT(3 downto 0) => GT0_RXCHARISK_OUT(3 downto 0),
      GT0_RXDATA_OUT(31 downto 0) => GT0_RXDATA_OUT(31 downto 0),
      I13(1 downto 0) => I13(1 downto 0),
      I16(7 downto 0) => I16(7 downto 0),
      I17(7 downto 0) => I17(7 downto 0),
      I18(7 downto 0) => I18(7 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(0) => \^i5\(0),
      I6 => I6,
      I7 => I7,
      O1 => O1,
      O10 => O10,
      O11(1 downto 0) => O11(1 downto 0),
      O12 => O12,
      O13(7 downto 0) => O15(7 downto 0),
      O14(7 downto 0) => O16(7 downto 0),
      O19(1 downto 0) => O19(1 downto 0),
      O2 => O2,
      O3 => O3,
      O4(7 downto 0) => O13(7 downto 0),
      O5(0) => O5(0),
      O6(7 downto 0) => O6(7 downto 0),
      O7(3 downto 0) => O7(3 downto 0),
      O8(3 downto 0) => O8(3 downto 0),
      O9(7 downto 0) => O14(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      RX_CC => RX_CC,
      RX_NEG_Buffer => RX_NEG_Buffer,
      S => S,
      S4_in => S4_in,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      good_as_r0 => good_as_r0,
      ready_r => ready_r,
      user_clk => user_clk
    );
video_mgt_sym_gen_4byte_i: entity work.video_mgtvideo_mgt_SYM_GEN_4BYTE
    port map (
      GEN_A => GEN_A,
      GEN_CC => GEN_CC,
      GEN_SCP => GEN_SCP,
      GEN_SP => GEN_SP,
      GEN_SPA => GEN_SPA,
      GT0_TXCHARISK_IN(3 downto 0) => GT0_TXCHARISK_IN(3 downto 0),
      GT0_TXDATA_IN(31 downto 0) => GT0_TXDATA_IN(31 downto 0),
      I10(1 downto 0) => I10(1 downto 0),
      I11(1 downto 0) => I11(1 downto 0),
      I12(2 downto 0) => I12(2 downto 0),
      I14(3 downto 0) => I14(3 downto 0),
      I15(3 downto 0) => I15(3 downto 0),
      I23(31 downto 0) => I23(31 downto 0),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \video_mgtvideo_mgt_GT_WRAPPER__parameterized0\ is
  port (
    RX_RESETDONE_OUT : out STD_LOGIC;
    TX_RESETDONE_OUT : out STD_LOGIC;
    O1 : out STD_LOGIC;
    GT0_RXCHARISK_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    GT0_RXBYTEREALIGN_OUT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT0_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O5 : out STD_LOGIC;
    GT1_RXCHARISK_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    hard_err_gt0_0 : out STD_LOGIC;
    GT1_RXBYTEREALIGN_OUT : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    GT1_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC;
    GT0_RXDISPERR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    GT1_RXDISPERR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    DRPRDY_OUT : out STD_LOGIC;
    TXN : out STD_LOGIC_VECTOR ( 0 to 1 );
    TXP : out STD_LOGIC_VECTOR ( 0 to 1 );
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TX_OUT_CLK : out STD_LOGIC;
    DRPDO_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DRPRDY_OUT_LANE1 : out STD_LOGIC;
    DRPDO_OUT_LANE1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT1_RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    LINK_RESET_OUT : in STD_LOGIC;
    rxfsm_data_valid_r : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    GT_RESET : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    DRPEN_IN : in STD_LOGIC;
    DRPWE_IN : in STD_LOGIC;
    GT_REFCLK1 : in STD_LOGIC;
    RXN : in STD_LOGIC_VECTOR ( 0 to 1 );
    RXP : in STD_LOGIC_VECTOR ( 0 to 1 );
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    GT0_RXCHBONDEN_IN : in STD_LOGIC;
    ENMCOMMAALIGN_IN : in STD_LOGIC;
    GT0_RXPOLARITY_IN : in STD_LOGIC;
    SYNC_CLK : in STD_LOGIC;
    POWER_DOWN : in STD_LOGIC;
    DRPDI_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LOOPBACK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_TXDATA_IN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GT0_TXCHARISK_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DRPADDR_IN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DRPEN_IN_LANE1 : in STD_LOGIC;
    DRPWE_IN_LANE1 : in STD_LOGIC;
    ENMCOMMAALIGN_IN_LANE1 : in STD_LOGIC;
    GT1_RXPOLARITY_IN : in STD_LOGIC;
    DRPDI_IN_LANE1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GT1_TXDATA_IN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GT1_TXCHARISK_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DRPADDR_IN_LANE1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_mgtvideo_mgt_GT_WRAPPER__parameterized0\ : entity is "video_mgt_GT_WRAPPER";
end \video_mgtvideo_mgt_GT_WRAPPER__parameterized0\;

architecture STRUCTURE of \video_mgtvideo_mgt_GT_WRAPPER__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CPLLLOCK : STD_LOGIC;
  signal CPLL_RESET : STD_LOGIC;
  signal GT0_CPLLREFCLKLOST_OUT : STD_LOGIC;
  signal GT1_CPLLREFCLKLOST_OUT : STD_LOGIC;
  signal GTRXRESET : STD_LOGIC;
  signal GTTXRESET : STD_LOGIC;
  signal RXUSERRDY : STD_LOGIC;
  signal TXUSERRDY : STD_LOGIC;
  signal adapt_count_reset : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal gt0_rxresetdone_r3 : STD_LOGIC;
  signal gt0_txresetdone_r3 : STD_LOGIC;
  signal gt1_rxresetdone_r3 : STD_LOGIC;
  signal gt1_txresetdone_r3 : STD_LOGIC;
  signal gt_rx_reset_i : STD_LOGIC;
  signal link_reset_r : STD_LOGIC;
  signal link_reset_r2 : STD_LOGIC;
  signal n_0_gt0_rxresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt0_txresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt1_rxresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt1_txresetdone_r2_reg_srl2 : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[9]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[4]\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[5]\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[6]\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[7]\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[8]\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[9]\ : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_1 : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_2 : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_3 : STD_LOGIC;
  signal n_0_rxfsm_soft_reset_r_i_1 : STD_LOGIC;
  signal n_128_video_mgt_multi_gt_i : STD_LOGIC;
  signal n_131_video_mgt_multi_gt_i : STD_LOGIC;
  signal n_159_video_mgt_multi_gt_i : STD_LOGIC;
  signal n_161_video_mgt_multi_gt_i : STD_LOGIC;
  signal n_183_video_mgt_multi_gt_i : STD_LOGIC;
  signal n_184_video_mgt_multi_gt_i : STD_LOGIC;
  signal n_1_gt_txresetfsm_i : STD_LOGIC;
  signal n_2_gt_rxresetfsm_i : STD_LOGIC;
  signal n_3_gt_rxresetfsm_i : STD_LOGIC;
  signal n_6_gt_txresetfsm_i : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rx_cdrlocked : STD_LOGIC;
  signal rxfsm_rxresetdone_i : STD_LOGIC;
  signal rxfsm_rxresetdone_r : STD_LOGIC;
  signal rxfsm_rxresetdone_r2 : STD_LOGIC;
  signal rxfsm_soft_reset_r : STD_LOGIC;
  signal txfsm_txresetdone_i : STD_LOGIC;
  signal txfsm_txresetdone_r : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of gt0_rxresetdone_r2_reg_srl2 : label is "U0/\gt_wrapper_i/gt0_rxresetdone_r2_reg_srl2 ";
  attribute srl_name of gt0_txresetdone_r2_reg_srl2 : label is "U0/\gt_wrapper_i/gt0_txresetdone_r2_reg_srl2 ";
  attribute srl_name of gt1_rxresetdone_r2_reg_srl2 : label is "U0/\gt_wrapper_i/gt1_rxresetdone_r2_reg_srl2 ";
  attribute srl_name of gt1_txresetdone_r2_reg_srl2 : label is "U0/\gt_wrapper_i/gt1_txresetdone_r2_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[9]_i_2\ : label is "soft_lutpair32";
  attribute counter : integer;
  attribute counter of \rx_cdrlock_counter_reg[0]\ : label is 26;
  attribute counter of \rx_cdrlock_counter_reg[1]\ : label is 26;
  attribute counter of \rx_cdrlock_counter_reg[2]\ : label is 26;
  attribute counter of \rx_cdrlock_counter_reg[3]\ : label is 26;
  attribute counter of \rx_cdrlock_counter_reg[4]\ : label is 26;
  attribute counter of \rx_cdrlock_counter_reg[5]\ : label is 26;
  attribute counter of \rx_cdrlock_counter_reg[6]\ : label is 26;
  attribute counter of \rx_cdrlock_counter_reg[7]\ : label is 26;
  attribute counter of \rx_cdrlock_counter_reg[8]\ : label is 26;
  attribute counter of \rx_cdrlock_counter_reg[9]\ : label is 26;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt0_rxresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => n_159_video_mgt_multi_gt_i,
      Q => n_0_gt0_rxresetdone_r2_reg_srl2
    );
gt0_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_gt0_rxresetdone_r2_reg_srl2,
      Q => gt0_rxresetdone_r3,
      R => \<const0>\
    );
gt0_txresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => n_161_video_mgt_multi_gt_i,
      Q => n_0_gt0_txresetdone_r2_reg_srl2
    );
gt0_txresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_gt0_txresetdone_r2_reg_srl2,
      Q => gt0_txresetdone_r3,
      R => \<const0>\
    );
gt1_rxresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => n_183_video_mgt_multi_gt_i,
      Q => n_0_gt1_rxresetdone_r2_reg_srl2
    );
gt1_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_gt1_rxresetdone_r2_reg_srl2,
      Q => gt1_rxresetdone_r3,
      R => \<const0>\
    );
gt1_txresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => user_clk,
      D => n_184_video_mgt_multi_gt_i,
      Q => n_0_gt1_txresetdone_r2_reg_srl2
    );
gt1_txresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_0_gt1_txresetdone_r2_reg_srl2,
      Q => gt1_txresetdone_r3,
      R => \<const0>\
    );
gt_rx_reset_i_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => GTRXRESET,
      Q => gt_rx_reset_i,
      R => \<const0>\
    );
gt_rxresetfsm_i: entity work.\video_mgtvideo_mgt_rx_startup_fsm__parameterized0\
    port map (
      GT0_CPLLREFCLKLOST_OUT => GT0_CPLLREFCLKLOST_OUT,
      GT0_RXDFEAGCHOLD_IN => n_2_gt_rxresetfsm_i,
      GT1_CPLLREFCLKLOST_OUT => GT1_CPLLREFCLKLOST_OUT,
      GT1_RXUSERRDY_IN => RXUSERRDY,
      GT1_TXUSERRDY_IN => TXUSERRDY,
      GTRXRESET => GTRXRESET,
      I1 => n_131_video_mgt_multi_gt_i,
      I2 => n_1_gt_txresetfsm_i,
      I3 => n_128_video_mgt_multi_gt_i,
      O1 => n_3_gt_rxresetfsm_i,
      SR(0) => n_6_gt_txresetfsm_i,
      adapt_count_reset => adapt_count_reset,
      cplllock_sync => cplllock_sync,
      init_clk_in => init_clk_in,
      rx_cdrlocked => rx_cdrlocked,
      rxfsm_data_valid_r => rxfsm_data_valid_r,
      rxfsm_rxresetdone_r => rxfsm_rxresetdone_r,
      rxfsm_soft_reset_r => rxfsm_soft_reset_r,
      user_clk => user_clk
    );
gt_txresetfsm_i: entity work.\video_mgtvideo_mgt_tx_startup_fsm__parameterized0\
    port map (
      CPLLLOCK => CPLLLOCK,
      GT0_CPLLREFCLKLOST_OUT => GT0_CPLLREFCLKLOST_OUT,
      GT1_CPLLREFCLKLOST_OUT => GT1_CPLLREFCLKLOST_OUT,
      GT1_CPLLRESET_IN => CPLL_RESET,
      GT1_GTTXRESET_IN => GTTXRESET,
      GT1_TXUSERRDY_IN => TXUSERRDY,
      GT_RESET => GT_RESET,
      I1 => n_131_video_mgt_multi_gt_i,
      O1 => n_1_gt_txresetfsm_i,
      SR(0) => n_6_gt_txresetfsm_i,
      TX_RESETDONE_OUT => TX_RESETDONE_OUT,
      cplllock_sync => cplllock_sync,
      init_clk_in => init_clk_in,
      txfsm_txresetdone_r => txfsm_txresetdone_r,
      user_clk => user_clk
    );
link_reset_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => link_reset_r,
      Q => link_reset_r2,
      R => \<const0>\
    );
link_reset_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => LINK_RESET_OUT,
      Q => link_reset_r,
      R => \<const0>\
    );
\rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => \n_0_rx_cdrlock_counter_reg[0]\,
      O => \p_0_in__1\(0)
    );
\rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[1]\,
      I1 => \n_0_rx_cdrlock_counter_reg[0]\,
      I2 => n_0_rx_cdrlocked_i_2,
      O => \p_0_in__1\(1)
    );
\rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[2]\,
      I1 => \n_0_rx_cdrlock_counter_reg[1]\,
      I2 => \n_0_rx_cdrlock_counter_reg[0]\,
      O => \p_0_in__1\(2)
    );
\rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[3]\,
      I1 => \n_0_rx_cdrlock_counter_reg[0]\,
      I2 => \n_0_rx_cdrlock_counter_reg[1]\,
      I3 => \n_0_rx_cdrlock_counter_reg[2]\,
      O => \p_0_in__1\(3)
    );
\rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[4]\,
      I1 => \n_0_rx_cdrlock_counter_reg[2]\,
      I2 => \n_0_rx_cdrlock_counter_reg[1]\,
      I3 => \n_0_rx_cdrlock_counter_reg[0]\,
      I4 => \n_0_rx_cdrlock_counter_reg[3]\,
      O => \p_0_in__1\(4)
    );
\rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[5]\,
      I1 => \n_0_rx_cdrlock_counter_reg[3]\,
      I2 => \n_0_rx_cdrlock_counter_reg[0]\,
      I3 => \n_0_rx_cdrlock_counter_reg[1]\,
      I4 => \n_0_rx_cdrlock_counter_reg[2]\,
      I5 => \n_0_rx_cdrlock_counter_reg[4]\,
      O => \p_0_in__1\(5)
    );
\rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[6]\,
      I1 => \n_0_rx_cdrlock_counter[9]_i_2\,
      I2 => \n_0_rx_cdrlock_counter_reg[5]\,
      O => \p_0_in__1\(6)
    );
\rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[7]\,
      I1 => \n_0_rx_cdrlock_counter_reg[5]\,
      I2 => \n_0_rx_cdrlock_counter_reg[6]\,
      I3 => \n_0_rx_cdrlock_counter[9]_i_2\,
      O => \p_0_in__1\(7)
    );
\rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[8]\,
      I1 => \n_0_rx_cdrlock_counter[9]_i_2\,
      I2 => \n_0_rx_cdrlock_counter_reg[6]\,
      I3 => \n_0_rx_cdrlock_counter_reg[5]\,
      I4 => \n_0_rx_cdrlock_counter_reg[7]\,
      O => \p_0_in__1\(8)
    );
\rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[9]\,
      I1 => \n_0_rx_cdrlock_counter_reg[7]\,
      I2 => \n_0_rx_cdrlock_counter_reg[5]\,
      I3 => \n_0_rx_cdrlock_counter_reg[6]\,
      I4 => \n_0_rx_cdrlock_counter[9]_i_2\,
      I5 => \n_0_rx_cdrlock_counter_reg[8]\,
      O => \p_0_in__1\(9)
    );
\rx_cdrlock_counter[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[4]\,
      I1 => \n_0_rx_cdrlock_counter_reg[2]\,
      I2 => \n_0_rx_cdrlock_counter_reg[1]\,
      I3 => \n_0_rx_cdrlock_counter_reg[0]\,
      I4 => \n_0_rx_cdrlock_counter_reg[3]\,
      O => \n_0_rx_cdrlock_counter[9]_i_2\
    );
\rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(0),
      Q => \n_0_rx_cdrlock_counter_reg[0]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(1),
      Q => \n_0_rx_cdrlock_counter_reg[1]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(2),
      Q => \n_0_rx_cdrlock_counter_reg[2]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(3),
      Q => \n_0_rx_cdrlock_counter_reg[3]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(4),
      Q => \n_0_rx_cdrlock_counter_reg[4]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(5),
      Q => \n_0_rx_cdrlock_counter_reg[5]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(6),
      Q => \n_0_rx_cdrlock_counter_reg[6]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(7),
      Q => \n_0_rx_cdrlock_counter_reg[7]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(8),
      Q => \n_0_rx_cdrlock_counter_reg[8]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => \p_0_in__1\(9),
      Q => \n_0_rx_cdrlock_counter_reg[9]\,
      R => gt_rx_reset_i
    );
rx_cdrlocked_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => rx_cdrlocked,
      I1 => n_0_rx_cdrlocked_i_2,
      I2 => gt_rx_reset_i,
      O => n_0_rx_cdrlocked_i_1
    );
rx_cdrlocked_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_3,
      I1 => \n_0_rx_cdrlock_counter_reg[2]\,
      I2 => \n_0_rx_cdrlock_counter_reg[7]\,
      I3 => \n_0_rx_cdrlock_counter_reg[6]\,
      I4 => \n_0_rx_cdrlock_counter_reg[5]\,
      O => n_0_rx_cdrlocked_i_2
    );
rx_cdrlocked_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter_reg[1]\,
      I1 => \n_0_rx_cdrlock_counter_reg[3]\,
      I2 => \n_0_rx_cdrlock_counter_reg[4]\,
      I3 => \n_0_rx_cdrlock_counter_reg[8]\,
      I4 => \n_0_rx_cdrlock_counter_reg[9]\,
      I5 => \n_0_rx_cdrlock_counter_reg[0]\,
      O => n_0_rx_cdrlocked_i_3
    );
rx_cdrlocked_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_rx_cdrlocked_i_1,
      Q => rx_cdrlocked,
      R => \<const0>\
    );
rxfsm_rxresetdone_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => rxfsm_rxresetdone_r,
      Q => rxfsm_rxresetdone_r2,
      R => \<const0>\
    );
rxfsm_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => rxfsm_rxresetdone_r2,
      Q => RX_RESETDONE_OUT,
      R => \<const0>\
    );
rxfsm_rxresetdone_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gt0_rxresetdone_r3,
      I1 => gt1_rxresetdone_r3,
      O => rxfsm_rxresetdone_i
    );
rxfsm_rxresetdone_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => rxfsm_rxresetdone_i,
      Q => rxfsm_rxresetdone_r,
      R => \<const0>\
    );
rxfsm_soft_reset_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => GT_RESET,
      I1 => link_reset_r2,
      O => n_0_rxfsm_soft_reset_r_i_1
    );
rxfsm_soft_reset_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => \<const1>\,
      D => n_0_rxfsm_soft_reset_r_i_1,
      Q => rxfsm_soft_reset_r,
      R => \<const0>\
    );
txfsm_txresetdone_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => gt0_txresetdone_r3,
      I1 => gt1_txresetdone_r3,
      O => txfsm_txresetdone_i
    );
txfsm_txresetdone_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => txfsm_txresetdone_i,
      Q => txfsm_txresetdone_r,
      R => \<const0>\
    );
video_mgt_multi_gt_i: entity work.\video_mgtvideo_mgt_multi_gt__parameterized0\
    port map (
      CPLLLOCK => CPLLLOCK,
      D(7 downto 0) => D(7 downto 0),
      DRPADDR_IN(8 downto 0) => DRPADDR_IN(8 downto 0),
      DRPADDR_IN_LANE1(8 downto 0) => DRPADDR_IN_LANE1(8 downto 0),
      DRPDI_IN(15 downto 0) => DRPDI_IN(15 downto 0),
      DRPDI_IN_LANE1(15 downto 0) => DRPDI_IN_LANE1(15 downto 0),
      DRPDO_OUT(15 downto 0) => DRPDO_OUT(15 downto 0),
      DRPDO_OUT_LANE1(15 downto 0) => DRPDO_OUT_LANE1(15 downto 0),
      DRPEN_IN => DRPEN_IN,
      DRPEN_IN_LANE1 => DRPEN_IN_LANE1,
      DRPRDY_OUT => DRPRDY_OUT,
      DRPRDY_OUT_LANE1 => DRPRDY_OUT_LANE1,
      DRPWE_IN => DRPWE_IN,
      DRPWE_IN_LANE1 => DRPWE_IN_LANE1,
      ENMCOMMAALIGN_IN => ENMCOMMAALIGN_IN,
      ENMCOMMAALIGN_IN_LANE1 => ENMCOMMAALIGN_IN_LANE1,
      GT0_CPLLREFCLKLOST_OUT => GT0_CPLLREFCLKLOST_OUT,
      GT0_RXBYTEREALIGN_OUT => GT0_RXBYTEREALIGN_OUT,
      GT0_RXCHARISCOMMA_OUT(3 downto 0) => GT0_RXCHARISCOMMA_OUT(3 downto 0),
      GT0_RXCHARISK_OUT(3 downto 0) => GT0_RXCHARISK_OUT(3 downto 0),
      GT0_RXCHBONDEN_IN => GT0_RXCHBONDEN_IN,
      GT0_RXDATA_OUT(31 downto 0) => GT0_RXDATA_OUT(31 downto 0),
      GT0_RXDFEAGCHOLD_IN => n_2_gt_rxresetfsm_i,
      GT0_RXDISPERR_OUT(1 downto 0) => GT0_RXDISPERR_OUT(1 downto 0),
      GT0_RXPOLARITY_IN => GT0_RXPOLARITY_IN,
      GT0_RXRESETDONE_OUT => n_159_video_mgt_multi_gt_i,
      GT0_TXCHARISK_IN(3 downto 0) => GT0_TXCHARISK_IN(3 downto 0),
      GT0_TXDATA_IN(31 downto 0) => GT0_TXDATA_IN(31 downto 0),
      GT0_TXRESETDONE_OUT => n_161_video_mgt_multi_gt_i,
      GT1_CPLLREFCLKLOST_OUT => GT1_CPLLREFCLKLOST_OUT,
      GT1_CPLLRESET_IN => CPLL_RESET,
      GT1_GTTXRESET_IN => GTTXRESET,
      GT1_RXBYTEREALIGN_OUT => GT1_RXBYTEREALIGN_OUT,
      GT1_RXCHARISCOMMA_OUT(3 downto 0) => GT1_RXCHARISCOMMA_OUT(3 downto 0),
      GT1_RXCHARISK_OUT(3 downto 0) => GT1_RXCHARISK_OUT(3 downto 0),
      GT1_RXDATA_OUT(31 downto 0) => GT1_RXDATA_OUT(31 downto 0),
      GT1_RXDISPERR_OUT(1 downto 0) => GT1_RXDISPERR_OUT(1 downto 0),
      GT1_RXPOLARITY_IN => GT1_RXPOLARITY_IN,
      GT1_RXRESETDONE_OUT => n_183_video_mgt_multi_gt_i,
      GT1_RXUSERRDY_IN => RXUSERRDY,
      GT1_TXCHARISK_IN(3 downto 0) => GT1_TXCHARISK_IN(3 downto 0),
      GT1_TXDATA_IN(31 downto 0) => GT1_TXDATA_IN(31 downto 0),
      GT1_TXRESETDONE_OUT => n_184_video_mgt_multi_gt_i,
      GT1_TXUSERRDY_IN => TXUSERRDY,
      GT_REFCLK1 => GT_REFCLK1,
      I1 => I1,
      I10 => I9,
      I2 => I2,
      I3(7 downto 0) => I3(7 downto 0),
      I4 => I4,
      I5 => I5,
      I6(0) => I6(0),
      I7(7 downto 0) => I7(7 downto 0),
      I8 => n_3_gt_rxresetfsm_i,
      I9 => I8,
      LOOPBACK(2 downto 0) => LOOPBACK(2 downto 0),
      O1 => O1,
      O10 => n_128_video_mgt_multi_gt_i,
      O11 => n_131_video_mgt_multi_gt_i,
      O12 => O10,
      O13 => O11,
      O14 => O12,
      O15 => O13,
      O16 => O14,
      O17 => O15,
      O18 => O16,
      O19 => O17,
      O2 => O2,
      O20 => O18,
      O21 => O19,
      O22 => O20,
      O23 => O21,
      O24 => O22,
      O25 => O23,
      O26(1 downto 0) => O24(1 downto 0),
      O3(7 downto 0) => O3(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      O5 => O5,
      O6 => O6,
      O7(7 downto 0) => O7(7 downto 0),
      O8(7 downto 0) => O8(7 downto 0),
      O9(7 downto 0) => O9(7 downto 0),
      POWER_DOWN => POWER_DOWN,
      Q(0) => Q(0),
      RXN(0 to 1) => RXN(0 to 1),
      RXP(0 to 1) => RXP(0 to 1),
      SR(0) => gt_rx_reset_i,
      SYNC_CLK => SYNC_CLK,
      TXN(0 to 1) => TXN(0 to 1),
      TXP(0 to 1) => TXP(0 to 1),
      TX_OUT_CLK => TX_OUT_CLK,
      adapt_count_reset => adapt_count_reset,
      drpclk_in => drpclk_in,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      hard_err_gt0 => hard_err_gt0,
      hard_err_gt0_0 => hard_err_gt0_0,
      init_clk_in => init_clk_in,
      rx_cdrlocked => rx_cdrlocked,
      tx_lock => tx_lock,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_RX_LL is
  port (
    CI : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O : out STD_LOGIC;
    FRAME_ERR : out STD_LOGIC;
    M_AXI_RX_TKEEP : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M_AXI_RX_TDATA : out STD_LOGIC_VECTOR ( 0 to 63 );
    M_AXI_RX_TVALID : out STD_LOGIC;
    M_AXI_RX_TLAST : out STD_LOGIC;
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    S : in STD_LOGIC;
    S1_in : in STD_LOGIC;
    S4_in : in STD_LOGIC;
    S7_in : in STD_LOGIC;
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    START_RX : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end video_mgtvideo_mgt_RX_LL;

architecture STRUCTURE of video_mgtvideo_mgt_RX_LL is
begin
rx_ll_pdu_datapath_i: entity work.video_mgtvideo_mgt_RX_LL_PDU_DATAPATH
    port map (
      CI => CI,
      D(3 downto 0) => D(3 downto 0),
      FRAME_ERR => FRAME_ERR,
      I1 => I1,
      I10(7 downto 0) => I10(7 downto 0),
      I11(7 downto 0) => I11(7 downto 0),
      I12(7 downto 0) => I12(7 downto 0),
      I13(3 downto 0) => I13(3 downto 0),
      I14(3 downto 0) => I14(3 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(7 downto 0) => I6(7 downto 0),
      I7(7 downto 0) => I7(7 downto 0),
      I8(7 downto 0) => I8(7 downto 0),
      I9(7 downto 0) => I9(7 downto 0),
      M_AXI_RX_TDATA(0 to 63) => M_AXI_RX_TDATA(0 to 63),
      M_AXI_RX_TKEEP(6 downto 0) => M_AXI_RX_TKEEP(6 downto 0),
      M_AXI_RX_TLAST => M_AXI_RX_TLAST,
      M_AXI_RX_TVALID => M_AXI_RX_TVALID,
      O => O,
      O1 => O1,
      O2 => O2,
      Q(7 downto 0) => Q(7 downto 0),
      RESET => RESET,
      S => S,
      S1_in => S1_in,
      S4_in => S4_in,
      S7_in => S7_in,
      START_RX => START_RX,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgtvideo_mgt_core is
  port (
    S_AXI_TX_TDATA : in STD_LOGIC_VECTOR ( 0 to 63 );
    S_AXI_TX_TVALID : in STD_LOGIC;
    S_AXI_TX_TREADY : out STD_LOGIC;
    S_AXI_TX_TKEEP : in STD_LOGIC_VECTOR ( 0 to 7 );
    S_AXI_TX_TLAST : in STD_LOGIC;
    M_AXI_RX_TDATA : out STD_LOGIC_VECTOR ( 0 to 63 );
    M_AXI_RX_TVALID : out STD_LOGIC;
    M_AXI_RX_TKEEP : out STD_LOGIC_VECTOR ( 0 to 7 );
    M_AXI_RX_TLAST : out STD_LOGIC;
    RXP : in STD_LOGIC_VECTOR ( 0 to 1 );
    RXN : in STD_LOGIC_VECTOR ( 0 to 1 );
    TXP : out STD_LOGIC_VECTOR ( 0 to 1 );
    TXN : out STD_LOGIC_VECTOR ( 0 to 1 );
    GT_REFCLK1 : in STD_LOGIC;
    HARD_ERR : out STD_LOGIC;
    SOFT_ERR : out STD_LOGIC;
    FRAME_ERR : out STD_LOGIC;
    CHANNEL_UP : out STD_LOGIC;
    LANE_UP : out STD_LOGIC_VECTOR ( 0 to 1 );
    WARN_CC : in STD_LOGIC;
    DO_CC : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    SYNC_CLK : in STD_LOGIC;
    RESET : in STD_LOGIC;
    POWER_DOWN : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT_RESET : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    PLL_NOT_LOCKED : in STD_LOGIC;
    TX_RESETDONE_OUT : out STD_LOGIC;
    RX_RESETDONE_OUT : out STD_LOGIC;
    LINK_RESET_OUT : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    DRPADDR_IN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DRPDI_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPDO_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPEN_IN : in STD_LOGIC;
    DRPRDY_OUT : out STD_LOGIC;
    DRPWE_IN : in STD_LOGIC;
    DRPADDR_IN_LANE1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DRPDI_IN_LANE1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPDO_OUT_LANE1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPEN_IN_LANE1 : in STD_LOGIC;
    DRPRDY_OUT_LANE1 : out STD_LOGIC;
    DRPWE_IN_LANE1 : in STD_LOGIC;
    TX_OUT_CLK : out STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    gt0_qpllrefclklost_in : in STD_LOGIC;
    gt0_qpllreset_out : out STD_LOGIC;
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    tx_lock : out STD_LOGIC
  );
  attribute SIM_GTRESET_SPEEDUP : string;
  attribute SIM_GTRESET_SPEEDUP of video_mgtvideo_mgt_core : entity is "FALSE";
  attribute core_generation_info : string;
  attribute core_generation_info of video_mgtvideo_mgt_core : entity is "video_mgt,aurora_8b10b_v10_1,{user_interface=AXI_4_Streaming,backchannel_mode=Sidebands,c_aurora_lanes=2,c_column_used=left,c_gt_clock_1=GTXQ0,c_gt_clock_2=None,c_gt_loc_1=X,c_gt_loc_10=X,c_gt_loc_11=X,c_gt_loc_12=X,c_gt_loc_13=X,c_gt_loc_14=X,c_gt_loc_15=X,c_gt_loc_16=X,c_gt_loc_17=X,c_gt_loc_18=X,c_gt_loc_19=X,c_gt_loc_2=X,c_gt_loc_20=X,c_gt_loc_21=X,c_gt_loc_22=X,c_gt_loc_23=X,c_gt_loc_24=X,c_gt_loc_25=X,c_gt_loc_26=X,c_gt_loc_27=X,c_gt_loc_28=X,c_gt_loc_29=X,c_gt_loc_3=1,c_gt_loc_30=X,c_gt_loc_31=X,c_gt_loc_32=X,c_gt_loc_33=X,c_gt_loc_34=X,c_gt_loc_35=X,c_gt_loc_36=X,c_gt_loc_37=X,c_gt_loc_38=X,c_gt_loc_39=X,c_gt_loc_4=2,c_gt_loc_40=X,c_gt_loc_41=X,c_gt_loc_42=X,c_gt_loc_43=X,c_gt_loc_44=X,c_gt_loc_45=X,c_gt_loc_46=X,c_gt_loc_47=X,c_gt_loc_48=X,c_gt_loc_5=X,c_gt_loc_6=X,c_gt_loc_7=X,c_gt_loc_8=X,c_gt_loc_9=X,c_lane_width=4,c_line_rate=40000,c_nfc=false,c_nfc_mode=IMM,c_refclk_frequency=125000,c_simplex=false,c_simplex_mode=TX,c_stream=false,c_ufc=false,flow_mode=None,interface_mode=Framing,dataflow_config=Duplex}";
end video_mgtvideo_mgt_core;

architecture STRUCTURE of video_mgtvideo_mgt_core is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^channel_up\ : STD_LOGIC;
  signal CHBONDDONE_OUT : STD_LOGIC;
  signal CHBONDDONE_OUT_LANE1 : STD_LOGIC;
  signal ENMCOMMAALIGN_IN : STD_LOGIC;
  signal ENMCOMMAALIGN_IN_LANE1 : STD_LOGIC;
  signal EN_CHAN_SYNC : STD_LOGIC;
  signal GEN_A : STD_LOGIC;
  signal GEN_CC : STD_LOGIC;
  signal GEN_K : STD_LOGIC_VECTOR ( 0 to 3 );
  signal GEN_PAD : STD_LOGIC_VECTOR ( 0 to 3 );
  signal GEN_R : STD_LOGIC_VECTOR ( 0 to 3 );
  signal GEN_SCP : STD_LOGIC;
  signal GEN_V : STD_LOGIC_VECTOR ( 1 to 3 );
  signal GOT_A : STD_LOGIC_VECTOR ( 0 to 3 );
  signal GOT_V : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^link_reset_out\ : STD_LOGIC;
  signal \^m_axi_rx_tkeep\ : STD_LOGIC_VECTOR ( 1 to 7 );
  signal RESET_1 : STD_LOGIC;
  signal RESET_CHANNEL : STD_LOGIC;
  signal RXCHARISCOMMA_OUT : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RXCHARISCOMMA_OUT_LANE1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RXCHARISK_OUT : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RXCHARISK_OUT_LANE1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RXDATA_OUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RXDATA_OUT_LANE1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RXDISPERR_OUT : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RXDISPERR_OUT_LANE1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RXPOLARITY_IN : STD_LOGIC;
  signal RXPOLARITY_IN_LANE1 : STD_LOGIC;
  signal RXREALIGN_OUT : STD_LOGIC;
  signal RXREALIGN_OUT_LANE1 : STD_LOGIC;
  signal RX_ECP : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^rx_resetdone_out\ : STD_LOGIC;
  signal RX_SCP : STD_LOGIC_VECTOR ( 0 to 1 );
  signal START_RX : STD_LOGIC;
  signal TXCHARISK_IN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXCHARISK_IN_LANE1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXDATA_IN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TXDATA_IN_LANE1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TX_DST_RDY_N : STD_LOGIC;
  signal TX_PE_DATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal TX_PE_DATA_V : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^tx_resetdone_out\ : STD_LOGIC;
  signal TX_SOF_N : STD_LOGIC;
  signal ch_bond_done_dly_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ch_bond_done_r1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch_bond_done_r2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_init_sm_i/good_as_r0\ : STD_LOGIC;
  signal \channel_init_sm_i/wait_for_lane_up_r0\ : STD_LOGIC;
  signal hard_err_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal n_0_axi_to_ll_pdu_i : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i_reg[0]\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i_reg[1]\ : STD_LOGIC;
  signal n_0_video_mgt_global_logic_i : STD_LOGIC;
  signal n_100_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_100_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_101_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_101_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_102_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_103_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_10_gt_wrapper_i : STD_LOGIC;
  signal n_10_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_10_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_10_video_mgt_global_logic_i : STD_LOGIC;
  signal n_114_gt_wrapper_i : STD_LOGIC;
  signal n_115_gt_wrapper_i : STD_LOGIC;
  signal n_116_gt_wrapper_i : STD_LOGIC;
  signal n_117_gt_wrapper_i : STD_LOGIC;
  signal n_118_gt_wrapper_i : STD_LOGIC;
  signal n_119_gt_wrapper_i : STD_LOGIC;
  signal n_11_gt_wrapper_i : STD_LOGIC;
  signal n_11_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_11_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_120_gt_wrapper_i : STD_LOGIC;
  signal n_121_gt_wrapper_i : STD_LOGIC;
  signal n_122_gt_wrapper_i : STD_LOGIC;
  signal n_123_gt_wrapper_i : STD_LOGIC;
  signal n_124_gt_wrapper_i : STD_LOGIC;
  signal n_125_gt_wrapper_i : STD_LOGIC;
  signal n_126_gt_wrapper_i : STD_LOGIC;
  signal n_127_gt_wrapper_i : STD_LOGIC;
  signal n_128_gt_wrapper_i : STD_LOGIC;
  signal n_129_gt_wrapper_i : STD_LOGIC;
  signal n_12_gt_wrapper_i : STD_LOGIC;
  signal n_12_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_130_gt_wrapper_i : STD_LOGIC;
  signal n_133_gt_wrapper_i : STD_LOGIC;
  signal n_134_gt_wrapper_i : STD_LOGIC;
  signal n_135_gt_wrapper_i : STD_LOGIC;
  signal n_136_gt_wrapper_i : STD_LOGIC;
  signal n_139_gt_wrapper_i : STD_LOGIC;
  signal n_13_gt_wrapper_i : STD_LOGIC;
  signal n_13_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_140_gt_wrapper_i : STD_LOGIC;
  signal n_141_gt_wrapper_i : STD_LOGIC;
  signal n_143_gt_wrapper_i : STD_LOGIC;
  signal n_144_gt_wrapper_i : STD_LOGIC;
  signal n_145_gt_wrapper_i : STD_LOGIC;
  signal n_146_gt_wrapper_i : STD_LOGIC;
  signal n_147_gt_wrapper_i : STD_LOGIC;
  signal n_148_gt_wrapper_i : STD_LOGIC;
  signal n_14_gt_wrapper_i : STD_LOGIC;
  signal n_14_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_15_gt_wrapper_i : STD_LOGIC;
  signal n_15_video_mgt_global_logic_i : STD_LOGIC;
  signal n_16_gt_wrapper_i : STD_LOGIC;
  signal n_16_video_mgt_global_logic_i : STD_LOGIC;
  signal n_17_gt_wrapper_i : STD_LOGIC;
  signal n_17_video_mgt_global_logic_i : STD_LOGIC;
  signal n_18_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_18_video_mgt_global_logic_i : STD_LOGIC;
  signal n_19_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_19_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_1_core_reset_logic_i : STD_LOGIC;
  signal n_1_video_mgt_global_logic_i : STD_LOGIC;
  signal n_1_video_mgt_rx_ll_i : STD_LOGIC;
  signal n_1_video_mgt_tx_ll_i : STD_LOGIC;
  signal n_20_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_20_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_21_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_21_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_22_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_22_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_23_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_23_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_23_video_mgt_global_logic_i : STD_LOGIC;
  signal n_24_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_24_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_24_video_mgt_global_logic_i : STD_LOGIC;
  signal n_25_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_25_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_25_video_mgt_global_logic_i : STD_LOGIC;
  signal n_26_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_26_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_26_video_mgt_global_logic_i : STD_LOGIC;
  signal n_27_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_28_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_29_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_2_gt_wrapper_i : STD_LOGIC;
  signal n_2_video_mgt_rx_ll_i : STD_LOGIC;
  signal n_30_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_31_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_32_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_33_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_33_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_34_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_34_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_35_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_36_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_37_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_37_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_4_video_mgt_tx_ll_i : STD_LOGIC;
  signal n_50_gt_wrapper_i : STD_LOGIC;
  signal n_51_gt_wrapper_i : STD_LOGIC;
  signal n_52_gt_wrapper_i : STD_LOGIC;
  signal n_53_gt_wrapper_i : STD_LOGIC;
  signal n_54_gt_wrapper_i : STD_LOGIC;
  signal n_55_gt_wrapper_i : STD_LOGIC;
  signal n_56_gt_wrapper_i : STD_LOGIC;
  signal n_57_gt_wrapper_i : STD_LOGIC;
  signal n_58_gt_wrapper_i : STD_LOGIC;
  signal n_59_gt_wrapper_i : STD_LOGIC;
  signal n_60_gt_wrapper_i : STD_LOGIC;
  signal n_61_gt_wrapper_i : STD_LOGIC;
  signal n_62_gt_wrapper_i : STD_LOGIC;
  signal n_63_gt_wrapper_i : STD_LOGIC;
  signal n_64_gt_wrapper_i : STD_LOGIC;
  signal n_65_gt_wrapper_i : STD_LOGIC;
  signal n_66_gt_wrapper_i : STD_LOGIC;
  signal n_6_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_6_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_6_video_mgt_global_logic_i : STD_LOGIC;
  signal n_70_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_70_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_71_gt_wrapper_i : STD_LOGIC;
  signal n_71_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_71_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_72_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_72_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_73_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_73_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_74_gt_wrapper_i : STD_LOGIC;
  signal n_74_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_74_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_75_gt_wrapper_i : STD_LOGIC;
  signal n_75_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_75_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_76_gt_wrapper_i : STD_LOGIC;
  signal n_76_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_76_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_77_gt_wrapper_i : STD_LOGIC;
  signal n_77_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_77_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_78_gt_wrapper_i : STD_LOGIC;
  signal n_78_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_78_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_79_gt_wrapper_i : STD_LOGIC;
  signal n_79_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_79_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_7_gt_wrapper_i : STD_LOGIC;
  signal n_7_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_7_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_7_video_mgt_global_logic_i : STD_LOGIC;
  signal n_80_gt_wrapper_i : STD_LOGIC;
  signal n_80_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_80_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_81_gt_wrapper_i : STD_LOGIC;
  signal n_81_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_81_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_82_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_82_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_83_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_83_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_84_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_84_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_85_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_85_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_86_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_86_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_87_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_87_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_88_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_88_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_89_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_89_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_8_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_8_video_mgt_global_logic_i : STD_LOGIC;
  signal n_90_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_90_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_91_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_91_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_92_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_92_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_93_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_93_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_94_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_94_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_95_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_95_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_96_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_96_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_97_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_97_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_98_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_98_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_99_video_mgt_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_99_video_mgt_aurora_lane_4byte_1_i : STD_LOGIC;
  signal new_pkt_r : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/CI\ : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/O\ : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S\ : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S1_in\ : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S4_in\ : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S7_in\ : STD_LOGIC;
  signal rxfsm_data_valid_r : STD_LOGIC;
  signal soft_err_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^sys_reset_out\ : STD_LOGIC;
  signal \tx_ll_control_i/R\ : STD_LOGIC;
  signal \video_mgt_err_detect_4byte_i/hard_err_gt0\ : STD_LOGIC;
  signal \video_mgt_err_detect_4byte_i/hard_err_gt0_0\ : STD_LOGIC;
  signal \video_mgt_sym_dec_4byte_i/previous_cycle_control_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \video_mgt_sym_dec_4byte_i/previous_cycle_control_r_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  CHANNEL_UP <= \^channel_up\;
  LANE_UP(0 to 1) <= \^lane_up\(0 to 1);
  LINK_RESET_OUT <= \^link_reset_out\;
  M_AXI_RX_TKEEP(0) <= \<const1>\;
  M_AXI_RX_TKEEP(1 to 7) <= \^m_axi_rx_tkeep\(1 to 7);
  RX_RESETDONE_OUT <= \^rx_resetdone_out\;
  TX_RESETDONE_OUT <= \^tx_resetdone_out\;
  gt0_qpllreset_out <= \<const0>\;
  sys_reset_out <= \^sys_reset_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
axi_to_ll_pdu_i: entity work.\video_mgtvideo_mgt_AXI_TO_LL__parameterized0\
    port map (
      O1 => n_0_axi_to_ll_pdu_i,
      S_AXI_TX_TVALID => S_AXI_TX_TVALID,
      TX_DST_RDY_N => TX_DST_RDY_N,
      TX_SOF_N => TX_SOF_N,
      new_pkt_r => new_pkt_r,
      user_clk => user_clk
    );
\ch_bond_done_dly_i_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => ch_bond_done_r2(1),
      Q => ch_bond_done_dly_i(0),
      R => n_1_core_reset_logic_i
    );
\ch_bond_done_dly_i_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => ch_bond_done_r2(0),
      Q => ch_bond_done_dly_i(1),
      R => n_1_core_reset_logic_i
    );
\ch_bond_done_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => CHBONDDONE_OUT,
      Q => ch_bond_done_r1(0),
      R => \<const0>\
    );
\ch_bond_done_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => CHBONDDONE_OUT_LANE1,
      Q => ch_bond_done_r1(1),
      R => \<const0>\
    );
\ch_bond_done_r2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => ch_bond_done_r1(0),
      Q => ch_bond_done_r2(0),
      R => \<const0>\
    );
\ch_bond_done_r2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => ch_bond_done_r1(1),
      Q => ch_bond_done_r2(1),
      R => \<const0>\
    );
\ch_bond_load_pulse_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch_bond_done_r2(1),
      I1 => ch_bond_done_dly_i(0),
      O => \n_0_ch_bond_load_pulse_i[0]_i_1\
    );
\ch_bond_load_pulse_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch_bond_done_r2(0),
      I1 => ch_bond_done_dly_i(1),
      O => \n_0_ch_bond_load_pulse_i[1]_i_1\
    );
\ch_bond_load_pulse_i_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_ch_bond_load_pulse_i[0]_i_1\,
      Q => \n_0_ch_bond_load_pulse_i_reg[0]\,
      R => n_1_core_reset_logic_i
    );
\ch_bond_load_pulse_i_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => \n_0_ch_bond_load_pulse_i[1]_i_1\,
      Q => \n_0_ch_bond_load_pulse_i_reg[1]\,
      R => n_1_core_reset_logic_i
    );
core_reset_logic_i: entity work.video_mgtvideo_mgt_RESET_LOGIC
    port map (
      EN_CHAN_SYNC => EN_CHAN_SYNC,
      LINK_RESET_OUT => \^link_reset_out\,
      RESET => RESET,
      RESET_CHANNEL => RESET_CHANNEL,
      RX_RESETDONE_OUT => \^rx_resetdone_out\,
      SR(0) => n_1_core_reset_logic_i,
      SS(0) => \channel_init_sm_i/wait_for_lane_up_r0\,
      TX_RESETDONE_OUT => \^tx_resetdone_out\,
      init_clk_in => init_clk_in,
      sys_reset_out => \^sys_reset_out\,
      user_clk => user_clk
    );
gt_wrapper_i: entity work.\video_mgtvideo_mgt_GT_WRAPPER__parameterized0\
    port map (
      D(7) => n_10_gt_wrapper_i,
      D(6) => n_11_gt_wrapper_i,
      D(5) => n_12_gt_wrapper_i,
      D(4) => n_13_gt_wrapper_i,
      D(3) => n_14_gt_wrapper_i,
      D(2) => n_15_gt_wrapper_i,
      D(1) => n_16_gt_wrapper_i,
      D(0) => n_17_gt_wrapper_i,
      DRPADDR_IN(8 downto 0) => DRPADDR_IN(8 downto 0),
      DRPADDR_IN_LANE1(8 downto 0) => DRPADDR_IN_LANE1(8 downto 0),
      DRPDI_IN(15 downto 0) => DRPDI_IN(15 downto 0),
      DRPDI_IN_LANE1(15 downto 0) => DRPDI_IN_LANE1(15 downto 0),
      DRPDO_OUT(15 downto 0) => DRPDO_OUT(15 downto 0),
      DRPDO_OUT_LANE1(15 downto 0) => DRPDO_OUT_LANE1(15 downto 0),
      DRPEN_IN => DRPEN_IN,
      DRPEN_IN_LANE1 => DRPEN_IN_LANE1,
      DRPRDY_OUT => DRPRDY_OUT,
      DRPRDY_OUT_LANE1 => DRPRDY_OUT_LANE1,
      DRPWE_IN => DRPWE_IN,
      DRPWE_IN_LANE1 => DRPWE_IN_LANE1,
      ENMCOMMAALIGN_IN => ENMCOMMAALIGN_IN,
      ENMCOMMAALIGN_IN_LANE1 => ENMCOMMAALIGN_IN_LANE1,
      GT0_RXBYTEREALIGN_OUT => RXREALIGN_OUT,
      GT0_RXCHARISCOMMA_OUT(3 downto 0) => RXCHARISCOMMA_OUT(3 downto 0),
      GT0_RXCHARISK_OUT(3 downto 0) => RXCHARISK_OUT(3 downto 0),
      GT0_RXCHBONDEN_IN => EN_CHAN_SYNC,
      GT0_RXDATA_OUT(31 downto 0) => RXDATA_OUT(31 downto 0),
      GT0_RXDISPERR_OUT(1 downto 0) => RXDISPERR_OUT(1 downto 0),
      GT0_RXPOLARITY_IN => RXPOLARITY_IN,
      GT0_TXCHARISK_IN(3 downto 0) => TXCHARISK_IN(3 downto 0),
      GT0_TXDATA_IN(31 downto 0) => TXDATA_IN(31 downto 0),
      GT1_RXBYTEREALIGN_OUT => RXREALIGN_OUT_LANE1,
      GT1_RXCHARISCOMMA_OUT(3 downto 0) => RXCHARISCOMMA_OUT_LANE1(3 downto 0),
      GT1_RXCHARISK_OUT(3 downto 0) => RXCHARISK_OUT_LANE1(3 downto 0),
      GT1_RXDATA_OUT(31 downto 0) => RXDATA_OUT_LANE1(31 downto 0),
      GT1_RXDISPERR_OUT(1 downto 0) => RXDISPERR_OUT_LANE1(1 downto 0),
      GT1_RXPOLARITY_IN => RXPOLARITY_IN_LANE1,
      GT1_TXCHARISK_IN(3 downto 0) => TXCHARISK_IN_LANE1(3 downto 0),
      GT1_TXDATA_IN(31 downto 0) => TXDATA_IN_LANE1(31 downto 0),
      GT_REFCLK1 => GT_REFCLK1,
      GT_RESET => GT_RESET,
      I1 => n_7_video_mgt_aurora_lane_4byte_0_i,
      I2 => n_6_video_mgt_aurora_lane_4byte_0_i,
      I3(7) => n_19_video_mgt_aurora_lane_4byte_0_i,
      I3(6) => n_20_video_mgt_aurora_lane_4byte_0_i,
      I3(5) => n_21_video_mgt_aurora_lane_4byte_0_i,
      I3(4) => n_22_video_mgt_aurora_lane_4byte_0_i,
      I3(3) => n_23_video_mgt_aurora_lane_4byte_0_i,
      I3(2) => n_24_video_mgt_aurora_lane_4byte_0_i,
      I3(1) => n_25_video_mgt_aurora_lane_4byte_0_i,
      I3(0) => n_26_video_mgt_aurora_lane_4byte_0_i,
      I4 => n_7_video_mgt_aurora_lane_4byte_1_i,
      I5 => n_6_video_mgt_aurora_lane_4byte_1_i,
      I6(0) => \video_mgt_sym_dec_4byte_i/previous_cycle_control_r\(0),
      I7(7) => n_18_video_mgt_aurora_lane_4byte_1_i,
      I7(6) => n_19_video_mgt_aurora_lane_4byte_1_i,
      I7(5) => n_20_video_mgt_aurora_lane_4byte_1_i,
      I7(4) => n_21_video_mgt_aurora_lane_4byte_1_i,
      I7(3) => n_22_video_mgt_aurora_lane_4byte_1_i,
      I7(2) => n_23_video_mgt_aurora_lane_4byte_1_i,
      I7(1) => n_24_video_mgt_aurora_lane_4byte_1_i,
      I7(0) => n_25_video_mgt_aurora_lane_4byte_1_i,
      I8 => n_33_video_mgt_aurora_lane_4byte_0_i,
      I9 => n_31_video_mgt_aurora_lane_4byte_1_i,
      LINK_RESET_OUT => \^link_reset_out\,
      LOOPBACK(2 downto 0) => LOOPBACK(2 downto 0),
      O1 => n_2_gt_wrapper_i,
      O10 => n_130_gt_wrapper_i,
      O11 => n_133_gt_wrapper_i,
      O12 => n_134_gt_wrapper_i,
      O13 => n_135_gt_wrapper_i,
      O14 => n_136_gt_wrapper_i,
      O15 => n_139_gt_wrapper_i,
      O16 => n_140_gt_wrapper_i,
      O17 => n_141_gt_wrapper_i,
      O18 => n_143_gt_wrapper_i,
      O19 => n_144_gt_wrapper_i,
      O2 => n_7_gt_wrapper_i,
      O20 => n_145_gt_wrapper_i,
      O21 => n_146_gt_wrapper_i,
      O22 => n_147_gt_wrapper_i,
      O23 => n_148_gt_wrapper_i,
      O24(1) => CHBONDDONE_OUT_LANE1,
      O24(0) => CHBONDDONE_OUT,
      O3(7) => n_50_gt_wrapper_i,
      O3(6) => n_51_gt_wrapper_i,
      O3(5) => n_52_gt_wrapper_i,
      O3(4) => n_53_gt_wrapper_i,
      O3(3) => n_54_gt_wrapper_i,
      O3(2) => n_55_gt_wrapper_i,
      O3(1) => n_56_gt_wrapper_i,
      O3(0) => n_57_gt_wrapper_i,
      O4(7) => n_58_gt_wrapper_i,
      O4(6) => n_59_gt_wrapper_i,
      O4(5) => n_60_gt_wrapper_i,
      O4(4) => n_61_gt_wrapper_i,
      O4(3) => n_62_gt_wrapper_i,
      O4(2) => n_63_gt_wrapper_i,
      O4(1) => n_64_gt_wrapper_i,
      O4(0) => n_65_gt_wrapper_i,
      O5 => n_66_gt_wrapper_i,
      O6 => n_71_gt_wrapper_i,
      O7(7) => n_74_gt_wrapper_i,
      O7(6) => n_75_gt_wrapper_i,
      O7(5) => n_76_gt_wrapper_i,
      O7(4) => n_77_gt_wrapper_i,
      O7(3) => n_78_gt_wrapper_i,
      O7(2) => n_79_gt_wrapper_i,
      O7(1) => n_80_gt_wrapper_i,
      O7(0) => n_81_gt_wrapper_i,
      O8(7) => n_114_gt_wrapper_i,
      O8(6) => n_115_gt_wrapper_i,
      O8(5) => n_116_gt_wrapper_i,
      O8(4) => n_117_gt_wrapper_i,
      O8(3) => n_118_gt_wrapper_i,
      O8(2) => n_119_gt_wrapper_i,
      O8(1) => n_120_gt_wrapper_i,
      O8(0) => n_121_gt_wrapper_i,
      O9(7) => n_122_gt_wrapper_i,
      O9(6) => n_123_gt_wrapper_i,
      O9(5) => n_124_gt_wrapper_i,
      O9(4) => n_125_gt_wrapper_i,
      O9(3) => n_126_gt_wrapper_i,
      O9(2) => n_127_gt_wrapper_i,
      O9(1) => n_128_gt_wrapper_i,
      O9(0) => n_129_gt_wrapper_i,
      POWER_DOWN => POWER_DOWN,
      Q(0) => \video_mgt_sym_dec_4byte_i/previous_cycle_control_r_2\(0),
      RXN(0 to 1) => RXN(0 to 1),
      RXP(0 to 1) => RXP(0 to 1),
      RX_RESETDONE_OUT => \^rx_resetdone_out\,
      SYNC_CLK => SYNC_CLK,
      TXN(0 to 1) => TXN(0 to 1),
      TXP(0 to 1) => TXP(0 to 1),
      TX_OUT_CLK => TX_OUT_CLK,
      TX_RESETDONE_OUT => \^tx_resetdone_out\,
      drpclk_in => drpclk_in,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      hard_err_gt0 => \video_mgt_err_detect_4byte_i/hard_err_gt0_0\,
      hard_err_gt0_0 => \video_mgt_err_detect_4byte_i/hard_err_gt0\,
      init_clk_in => init_clk_in,
      rxfsm_data_valid_r => rxfsm_data_valid_r,
      tx_lock => tx_lock,
      user_clk => user_clk
    );
rxfsm_data_valid_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \<const1>\,
      D => n_37_video_mgt_aurora_lane_4byte_1_i,
      Q => rxfsm_data_valid_r,
      R => \<const0>\
    );
video_mgt_aurora_lane_4byte_0_i: entity work.video_mgtvideo_mgt_AURORA_LANE_4BYTE_0
    port map (
      CI => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/CI\,
      D(3 downto 0) => RXCHARISCOMMA_OUT(3 downto 0),
      ENMCOMMAALIGN_IN => ENMCOMMAALIGN_IN,
      GEN_A => GEN_A,
      GEN_CC => GEN_CC,
      GEN_SCP => GEN_SCP,
      GOT_V => GOT_V,
      GT0_RXCHARISK_OUT(3 downto 0) => RXCHARISK_OUT(3 downto 0),
      GT0_RXDATA_OUT(31 downto 0) => RXDATA_OUT(31 downto 0),
      GT0_RXDISPERR_OUT(1 downto 0) => RXDISPERR_OUT(1 downto 0),
      GT0_TXCHARISK_IN(3 downto 0) => TXCHARISK_IN(3 downto 0),
      GT0_TXDATA_IN(31 downto 0) => TXDATA_IN(31 downto 0),
      I1 => n_0_video_mgt_global_logic_i,
      I10(1) => GEN_PAD(0),
      I10(0) => GEN_PAD(2),
      I11(1) => TX_PE_DATA_V(0),
      I11(0) => TX_PE_DATA_V(2),
      I12(2) => GEN_V(1),
      I12(1) => GEN_V(2),
      I12(0) => GEN_V(3),
      I13(1) => n_11_video_mgt_aurora_lane_4byte_0_i,
      I13(0) => n_12_video_mgt_aurora_lane_4byte_0_i,
      I14(3) => GEN_R(0),
      I14(2) => GEN_R(1),
      I14(1) => GEN_R(2),
      I14(0) => GEN_R(3),
      I15(3) => GEN_K(0),
      I15(2) => GEN_K(1),
      I15(1) => GEN_K(2),
      I15(0) => GEN_K(3),
      I16(7) => n_50_gt_wrapper_i,
      I16(6) => n_51_gt_wrapper_i,
      I16(5) => n_52_gt_wrapper_i,
      I16(4) => n_53_gt_wrapper_i,
      I16(3) => n_54_gt_wrapper_i,
      I16(2) => n_55_gt_wrapper_i,
      I16(1) => n_56_gt_wrapper_i,
      I16(0) => n_57_gt_wrapper_i,
      I17(7) => n_10_gt_wrapper_i,
      I17(6) => n_11_gt_wrapper_i,
      I17(5) => n_12_gt_wrapper_i,
      I17(4) => n_13_gt_wrapper_i,
      I17(3) => n_14_gt_wrapper_i,
      I17(2) => n_15_gt_wrapper_i,
      I17(1) => n_16_gt_wrapper_i,
      I17(0) => n_17_gt_wrapper_i,
      I18(7) => n_58_gt_wrapper_i,
      I18(6) => n_59_gt_wrapper_i,
      I18(5) => n_60_gt_wrapper_i,
      I18(4) => n_61_gt_wrapper_i,
      I18(3) => n_62_gt_wrapper_i,
      I18(2) => n_63_gt_wrapper_i,
      I18(1) => n_64_gt_wrapper_i,
      I18(0) => n_65_gt_wrapper_i,
      I19 => n_130_gt_wrapper_i,
      I2 => n_145_gt_wrapper_i,
      I20 => n_133_gt_wrapper_i,
      I21 => n_134_gt_wrapper_i,
      I22 => n_135_gt_wrapper_i,
      I23(31) => TX_PE_DATA(0),
      I23(30) => TX_PE_DATA(1),
      I23(29) => TX_PE_DATA(2),
      I23(28) => TX_PE_DATA(3),
      I23(27) => TX_PE_DATA(4),
      I23(26) => TX_PE_DATA(5),
      I23(25) => TX_PE_DATA(6),
      I23(24) => TX_PE_DATA(7),
      I23(23) => TX_PE_DATA(8),
      I23(22) => TX_PE_DATA(9),
      I23(21) => TX_PE_DATA(10),
      I23(20) => TX_PE_DATA(11),
      I23(19) => TX_PE_DATA(12),
      I23(18) => TX_PE_DATA(13),
      I23(17) => TX_PE_DATA(14),
      I23(16) => TX_PE_DATA(15),
      I23(15) => TX_PE_DATA(32),
      I23(14) => TX_PE_DATA(33),
      I23(13) => TX_PE_DATA(34),
      I23(12) => TX_PE_DATA(35),
      I23(11) => TX_PE_DATA(36),
      I23(10) => TX_PE_DATA(37),
      I23(9) => TX_PE_DATA(38),
      I23(8) => TX_PE_DATA(39),
      I23(7) => TX_PE_DATA(40),
      I23(6) => TX_PE_DATA(41),
      I23(5) => TX_PE_DATA(42),
      I23(4) => TX_PE_DATA(43),
      I23(3) => TX_PE_DATA(44),
      I23(2) => TX_PE_DATA(45),
      I23(1) => TX_PE_DATA(46),
      I23(0) => TX_PE_DATA(47),
      I3 => n_146_gt_wrapper_i,
      I4 => n_2_gt_wrapper_i,
      I5(0) => \^lane_up\(0),
      I6 => n_7_gt_wrapper_i,
      I7 => n_2_video_mgt_rx_ll_i,
      I8 => n_143_gt_wrapper_i,
      I9 => n_8_video_mgt_aurora_lane_4byte_1_i,
      LINK_RESET_OUT => \^link_reset_out\,
      O1 => n_6_video_mgt_aurora_lane_4byte_0_i,
      O10 => n_34_video_mgt_aurora_lane_4byte_0_i,
      O11(1) => RX_ECP(0),
      O11(0) => RX_ECP(1),
      O12 => n_37_video_mgt_aurora_lane_4byte_0_i,
      O13(7) => n_70_video_mgt_aurora_lane_4byte_0_i,
      O13(6) => n_71_video_mgt_aurora_lane_4byte_0_i,
      O13(5) => n_72_video_mgt_aurora_lane_4byte_0_i,
      O13(4) => n_73_video_mgt_aurora_lane_4byte_0_i,
      O13(3) => n_74_video_mgt_aurora_lane_4byte_0_i,
      O13(2) => n_75_video_mgt_aurora_lane_4byte_0_i,
      O13(1) => n_76_video_mgt_aurora_lane_4byte_0_i,
      O13(0) => n_77_video_mgt_aurora_lane_4byte_0_i,
      O14(7) => n_78_video_mgt_aurora_lane_4byte_0_i,
      O14(6) => n_79_video_mgt_aurora_lane_4byte_0_i,
      O14(5) => n_80_video_mgt_aurora_lane_4byte_0_i,
      O14(4) => n_81_video_mgt_aurora_lane_4byte_0_i,
      O14(3) => n_82_video_mgt_aurora_lane_4byte_0_i,
      O14(2) => n_83_video_mgt_aurora_lane_4byte_0_i,
      O14(1) => n_84_video_mgt_aurora_lane_4byte_0_i,
      O14(0) => n_85_video_mgt_aurora_lane_4byte_0_i,
      O15(7) => n_86_video_mgt_aurora_lane_4byte_0_i,
      O15(6) => n_87_video_mgt_aurora_lane_4byte_0_i,
      O15(5) => n_88_video_mgt_aurora_lane_4byte_0_i,
      O15(4) => n_89_video_mgt_aurora_lane_4byte_0_i,
      O15(3) => n_90_video_mgt_aurora_lane_4byte_0_i,
      O15(2) => n_91_video_mgt_aurora_lane_4byte_0_i,
      O15(1) => n_92_video_mgt_aurora_lane_4byte_0_i,
      O15(0) => n_93_video_mgt_aurora_lane_4byte_0_i,
      O16(7) => n_94_video_mgt_aurora_lane_4byte_0_i,
      O16(6) => n_95_video_mgt_aurora_lane_4byte_0_i,
      O16(5) => n_96_video_mgt_aurora_lane_4byte_0_i,
      O16(4) => n_97_video_mgt_aurora_lane_4byte_0_i,
      O16(3) => n_98_video_mgt_aurora_lane_4byte_0_i,
      O16(2) => n_99_video_mgt_aurora_lane_4byte_0_i,
      O16(1) => n_100_video_mgt_aurora_lane_4byte_0_i,
      O16(0) => n_101_video_mgt_aurora_lane_4byte_0_i,
      O17(1) => soft_err_i(0),
      O17(0) => soft_err_i(1),
      O19(1) => n_102_video_mgt_aurora_lane_4byte_1_i,
      O19(0) => n_103_video_mgt_aurora_lane_4byte_1_i,
      O2 => n_7_video_mgt_aurora_lane_4byte_0_i,
      O3 => n_10_video_mgt_aurora_lane_4byte_0_i,
      O4(0) => hard_err_i(0),
      O5(0) => \video_mgt_sym_dec_4byte_i/previous_cycle_control_r_2\(0),
      O6(7) => n_19_video_mgt_aurora_lane_4byte_0_i,
      O6(6) => n_20_video_mgt_aurora_lane_4byte_0_i,
      O6(5) => n_21_video_mgt_aurora_lane_4byte_0_i,
      O6(4) => n_22_video_mgt_aurora_lane_4byte_0_i,
      O6(3) => n_23_video_mgt_aurora_lane_4byte_0_i,
      O6(2) => n_24_video_mgt_aurora_lane_4byte_0_i,
      O6(1) => n_25_video_mgt_aurora_lane_4byte_0_i,
      O6(0) => n_26_video_mgt_aurora_lane_4byte_0_i,
      O7(3) => GOT_A(0),
      O7(2) => GOT_A(1),
      O7(1) => GOT_A(2),
      O7(0) => GOT_A(3),
      O8(3) => n_27_video_mgt_aurora_lane_4byte_1_i,
      O8(2) => n_28_video_mgt_aurora_lane_4byte_1_i,
      O8(1) => n_29_video_mgt_aurora_lane_4byte_1_i,
      O8(0) => n_30_video_mgt_aurora_lane_4byte_1_i,
      O9 => n_33_video_mgt_aurora_lane_4byte_0_i,
      Q(1) => RX_SCP(0),
      Q(0) => RX_SCP(1),
      RXPOLARITY_IN => RXPOLARITY_IN,
      RXREALIGN_OUT => RXREALIGN_OUT,
      S => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S\,
      S4_in => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S4_in\,
      good_as_r0 => \channel_init_sm_i/good_as_r0\,
      hard_err_gt0 => \video_mgt_err_detect_4byte_i/hard_err_gt0_0\,
      init_clk_in => init_clk_in,
      user_clk => user_clk
    );
video_mgt_aurora_lane_4byte_1_i: entity work.video_mgtvideo_mgt_AURORA_LANE_4BYTE
    port map (
      D(0) => \^lane_up\(1),
      ENMCOMMAALIGN_IN_LANE1 => ENMCOMMAALIGN_IN_LANE1,
      GOT_V => GOT_V,
      GT1_RXCHARISK_OUT(3 downto 0) => RXCHARISK_OUT_LANE1(3 downto 0),
      GT1_RXDATA_OUT(31 downto 0) => RXDATA_OUT_LANE1(31 downto 0),
      GT1_RXDISPERR_OUT(1 downto 0) => RXDISPERR_OUT_LANE1(1 downto 0),
      GT1_TXCHARISK_IN(3 downto 0) => TXCHARISK_IN_LANE1(3 downto 0),
      GT1_TXDATA_IN(31 downto 0) => TXDATA_IN_LANE1(31 downto 0),
      I1 => n_1_video_mgt_global_logic_i,
      I10 => n_144_gt_wrapper_i,
      I11(3) => GOT_A(0),
      I11(2) => GOT_A(1),
      I11(1) => GOT_A(2),
      I11(0) => GOT_A(3),
      I12(0) => \^lane_up\(0),
      I13(1) => n_10_video_mgt_aurora_lane_4byte_1_i,
      I13(0) => n_11_video_mgt_aurora_lane_4byte_1_i,
      I14(3 downto 0) => RXCHARISCOMMA_OUT_LANE1(3 downto 0),
      I15(1) => GEN_PAD(1),
      I15(0) => GEN_PAD(3),
      I16(1) => TX_PE_DATA_V(1),
      I16(0) => TX_PE_DATA_V(3),
      I17(2) => n_6_video_mgt_global_logic_i,
      I17(1) => n_7_video_mgt_global_logic_i,
      I17(0) => n_8_video_mgt_global_logic_i,
      I18(3) => n_23_video_mgt_global_logic_i,
      I18(2) => n_24_video_mgt_global_logic_i,
      I18(1) => n_25_video_mgt_global_logic_i,
      I18(0) => n_26_video_mgt_global_logic_i,
      I19(3) => n_15_video_mgt_global_logic_i,
      I19(2) => n_16_video_mgt_global_logic_i,
      I19(1) => n_17_video_mgt_global_logic_i,
      I19(0) => n_18_video_mgt_global_logic_i,
      I2 => n_1_video_mgt_tx_ll_i,
      I20(7) => n_114_gt_wrapper_i,
      I20(6) => n_115_gt_wrapper_i,
      I20(5) => n_116_gt_wrapper_i,
      I20(4) => n_117_gt_wrapper_i,
      I20(3) => n_118_gt_wrapper_i,
      I20(2) => n_119_gt_wrapper_i,
      I20(1) => n_120_gt_wrapper_i,
      I20(0) => n_121_gt_wrapper_i,
      I21(7) => n_74_gt_wrapper_i,
      I21(6) => n_75_gt_wrapper_i,
      I21(5) => n_76_gt_wrapper_i,
      I21(4) => n_77_gt_wrapper_i,
      I21(3) => n_78_gt_wrapper_i,
      I21(2) => n_79_gt_wrapper_i,
      I21(1) => n_80_gt_wrapper_i,
      I21(0) => n_81_gt_wrapper_i,
      I22(7) => n_122_gt_wrapper_i,
      I22(6) => n_123_gt_wrapper_i,
      I22(5) => n_124_gt_wrapper_i,
      I22(4) => n_125_gt_wrapper_i,
      I22(3) => n_126_gt_wrapper_i,
      I22(2) => n_127_gt_wrapper_i,
      I22(1) => n_128_gt_wrapper_i,
      I22(0) => n_129_gt_wrapper_i,
      I23 => n_136_gt_wrapper_i,
      I24 => n_139_gt_wrapper_i,
      I25 => n_140_gt_wrapper_i,
      I26 => n_141_gt_wrapper_i,
      I27(31) => TX_PE_DATA(16),
      I27(30) => TX_PE_DATA(17),
      I27(29) => TX_PE_DATA(18),
      I27(28) => TX_PE_DATA(19),
      I27(27) => TX_PE_DATA(20),
      I27(26) => TX_PE_DATA(21),
      I27(25) => TX_PE_DATA(22),
      I27(24) => TX_PE_DATA(23),
      I27(23) => TX_PE_DATA(24),
      I27(22) => TX_PE_DATA(25),
      I27(21) => TX_PE_DATA(26),
      I27(20) => TX_PE_DATA(27),
      I27(19) => TX_PE_DATA(28),
      I27(18) => TX_PE_DATA(29),
      I27(17) => TX_PE_DATA(30),
      I27(16) => TX_PE_DATA(31),
      I27(15) => TX_PE_DATA(48),
      I27(14) => TX_PE_DATA(49),
      I27(13) => TX_PE_DATA(50),
      I27(12) => TX_PE_DATA(51),
      I27(11) => TX_PE_DATA(52),
      I27(10) => TX_PE_DATA(53),
      I27(9) => TX_PE_DATA(54),
      I27(8) => TX_PE_DATA(55),
      I27(7) => TX_PE_DATA(56),
      I27(6) => TX_PE_DATA(57),
      I27(5) => TX_PE_DATA(58),
      I27(4) => TX_PE_DATA(59),
      I27(3) => TX_PE_DATA(60),
      I27(2) => TX_PE_DATA(61),
      I27(1) => TX_PE_DATA(62),
      I27(0) => TX_PE_DATA(63),
      I3 => n_4_video_mgt_tx_ll_i,
      I4 => n_10_video_mgt_global_logic_i,
      I5 => n_147_gt_wrapper_i,
      I6 => n_148_gt_wrapper_i,
      I7 => n_66_gt_wrapper_i,
      I8 => n_71_gt_wrapper_i,
      I9 => n_1_video_mgt_rx_ll_i,
      O => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/O\,
      O1 => n_6_video_mgt_aurora_lane_4byte_1_i,
      O10 => n_32_video_mgt_aurora_lane_4byte_1_i,
      O11 => n_33_video_mgt_aurora_lane_4byte_1_i,
      O12(1) => n_34_video_mgt_aurora_lane_4byte_1_i,
      O12(0) => n_35_video_mgt_aurora_lane_4byte_1_i,
      O13 => n_36_video_mgt_aurora_lane_4byte_1_i,
      O14 => n_37_video_mgt_aurora_lane_4byte_1_i,
      O15(7) => n_70_video_mgt_aurora_lane_4byte_1_i,
      O15(6) => n_71_video_mgt_aurora_lane_4byte_1_i,
      O15(5) => n_72_video_mgt_aurora_lane_4byte_1_i,
      O15(4) => n_73_video_mgt_aurora_lane_4byte_1_i,
      O15(3) => n_74_video_mgt_aurora_lane_4byte_1_i,
      O15(2) => n_75_video_mgt_aurora_lane_4byte_1_i,
      O15(1) => n_76_video_mgt_aurora_lane_4byte_1_i,
      O15(0) => n_77_video_mgt_aurora_lane_4byte_1_i,
      O16(7) => n_78_video_mgt_aurora_lane_4byte_1_i,
      O16(6) => n_79_video_mgt_aurora_lane_4byte_1_i,
      O16(5) => n_80_video_mgt_aurora_lane_4byte_1_i,
      O16(4) => n_81_video_mgt_aurora_lane_4byte_1_i,
      O16(3) => n_82_video_mgt_aurora_lane_4byte_1_i,
      O16(2) => n_83_video_mgt_aurora_lane_4byte_1_i,
      O16(1) => n_84_video_mgt_aurora_lane_4byte_1_i,
      O16(0) => n_85_video_mgt_aurora_lane_4byte_1_i,
      O17(7) => n_86_video_mgt_aurora_lane_4byte_1_i,
      O17(6) => n_87_video_mgt_aurora_lane_4byte_1_i,
      O17(5) => n_88_video_mgt_aurora_lane_4byte_1_i,
      O17(4) => n_89_video_mgt_aurora_lane_4byte_1_i,
      O17(3) => n_90_video_mgt_aurora_lane_4byte_1_i,
      O17(2) => n_91_video_mgt_aurora_lane_4byte_1_i,
      O17(1) => n_92_video_mgt_aurora_lane_4byte_1_i,
      O17(0) => n_93_video_mgt_aurora_lane_4byte_1_i,
      O18(7) => n_94_video_mgt_aurora_lane_4byte_1_i,
      O18(6) => n_95_video_mgt_aurora_lane_4byte_1_i,
      O18(5) => n_96_video_mgt_aurora_lane_4byte_1_i,
      O18(4) => n_97_video_mgt_aurora_lane_4byte_1_i,
      O18(3) => n_98_video_mgt_aurora_lane_4byte_1_i,
      O18(2) => n_99_video_mgt_aurora_lane_4byte_1_i,
      O18(1) => n_100_video_mgt_aurora_lane_4byte_1_i,
      O18(0) => n_101_video_mgt_aurora_lane_4byte_1_i,
      O19(1) => n_102_video_mgt_aurora_lane_4byte_1_i,
      O19(0) => n_103_video_mgt_aurora_lane_4byte_1_i,
      O2 => n_7_video_mgt_aurora_lane_4byte_1_i,
      O20(1) => soft_err_i(2),
      O20(0) => soft_err_i(3),
      O3 => n_8_video_mgt_aurora_lane_4byte_1_i,
      O4(0) => hard_err_i(1),
      O5(0) => \video_mgt_sym_dec_4byte_i/previous_cycle_control_r\(0),
      O6(7) => n_18_video_mgt_aurora_lane_4byte_1_i,
      O6(6) => n_19_video_mgt_aurora_lane_4byte_1_i,
      O6(5) => n_20_video_mgt_aurora_lane_4byte_1_i,
      O6(4) => n_21_video_mgt_aurora_lane_4byte_1_i,
      O6(3) => n_22_video_mgt_aurora_lane_4byte_1_i,
      O6(2) => n_23_video_mgt_aurora_lane_4byte_1_i,
      O6(1) => n_24_video_mgt_aurora_lane_4byte_1_i,
      O6(0) => n_25_video_mgt_aurora_lane_4byte_1_i,
      O7 => n_26_video_mgt_aurora_lane_4byte_1_i,
      O8(3) => n_27_video_mgt_aurora_lane_4byte_1_i,
      O8(2) => n_28_video_mgt_aurora_lane_4byte_1_i,
      O8(1) => n_29_video_mgt_aurora_lane_4byte_1_i,
      O8(0) => n_30_video_mgt_aurora_lane_4byte_1_i,
      O9 => n_31_video_mgt_aurora_lane_4byte_1_i,
      Q(1) => n_13_video_mgt_aurora_lane_4byte_1_i,
      Q(0) => n_14_video_mgt_aurora_lane_4byte_1_i,
      RXPOLARITY_IN_LANE1 => RXPOLARITY_IN_LANE1,
      RXREALIGN_OUT_LANE1 => RXREALIGN_OUT_LANE1,
      S1_in => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S1_in\,
      S7_in => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S7_in\,
      hard_err_gt0 => \video_mgt_err_detect_4byte_i/hard_err_gt0\,
      init_clk_in => init_clk_in,
      user_clk => user_clk
    );
video_mgt_global_logic_i: entity work.video_mgtvideo_mgt_GLOBAL_LOGIC
    port map (
      D(2) => GEN_V(1),
      D(1) => GEN_V(2),
      D(0) => GEN_V(3),
      EN_CHAN_SYNC => EN_CHAN_SYNC,
      GEN_A => GEN_A,
      HARD_ERR => HARD_ERR,
      I1 => n_32_video_mgt_aurora_lane_4byte_1_i,
      I17(2) => n_6_video_mgt_global_logic_i,
      I17(1) => n_7_video_mgt_global_logic_i,
      I17(0) => n_8_video_mgt_global_logic_i,
      I18(3) => n_23_video_mgt_global_logic_i,
      I18(2) => n_24_video_mgt_global_logic_i,
      I18(1) => n_25_video_mgt_global_logic_i,
      I18(0) => n_26_video_mgt_global_logic_i,
      I19(3) => n_15_video_mgt_global_logic_i,
      I19(2) => n_16_video_mgt_global_logic_i,
      I19(1) => n_17_video_mgt_global_logic_i,
      I19(0) => n_18_video_mgt_global_logic_i,
      I2 => n_26_video_mgt_aurora_lane_4byte_1_i,
      I3 => n_0_axi_to_ll_pdu_i,
      I4(3) => soft_err_i(0),
      I4(2) => soft_err_i(1),
      I4(1) => soft_err_i(2),
      I4(0) => soft_err_i(3),
      I5(1) => \^lane_up\(0),
      I5(0) => \^lane_up\(1),
      I6(1) => hard_err_i(0),
      I6(0) => hard_err_i(1),
      I7(1) => CHBONDDONE_OUT_LANE1,
      I7(0) => CHBONDDONE_OUT,
      O1 => n_0_video_mgt_global_logic_i,
      O2 => n_1_video_mgt_global_logic_i,
      O3 => n_10_video_mgt_global_logic_i,
      O4(3) => GEN_K(0),
      O4(2) => GEN_K(1),
      O4(1) => GEN_K(2),
      O4(0) => GEN_K(3),
      O5(3) => GEN_R(0),
      O5(2) => GEN_R(1),
      O5(1) => GEN_R(2),
      O5(0) => GEN_R(3),
      O6 => \^channel_up\,
      POWER_DOWN => POWER_DOWN,
      Q(1) => \n_0_ch_bond_load_pulse_i_reg[0]\,
      Q(0) => \n_0_ch_bond_load_pulse_i_reg[1]\,
      R => \tx_ll_control_i/R\,
      RESET => RESET_1,
      RESET_CHANNEL => RESET_CHANNEL,
      SOFT_ERR => SOFT_ERR,
      SS(0) => \channel_init_sm_i/wait_for_lane_up_r0\,
      START_RX => START_RX,
      S_AXI_TX_TLAST => S_AXI_TX_TLAST,
      S_AXI_TX_TVALID => S_AXI_TX_TVALID,
      TX_DST_RDY_N => TX_DST_RDY_N,
      good_as_r0 => \channel_init_sm_i/good_as_r0\,
      new_pkt_r => new_pkt_r,
      sys_reset_out => \^sys_reset_out\,
      user_clk => user_clk
    );
video_mgt_rx_ll_i: entity work.video_mgtvideo_mgt_RX_LL
    port map (
      CI => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/CI\,
      D(3) => RX_SCP(0),
      D(2) => n_13_video_mgt_aurora_lane_4byte_1_i,
      D(1) => RX_SCP(1),
      D(0) => n_14_video_mgt_aurora_lane_4byte_1_i,
      FRAME_ERR => FRAME_ERR,
      I1 => n_37_video_mgt_aurora_lane_4byte_0_i,
      I10(7) => n_70_video_mgt_aurora_lane_4byte_0_i,
      I10(6) => n_71_video_mgt_aurora_lane_4byte_0_i,
      I10(5) => n_72_video_mgt_aurora_lane_4byte_0_i,
      I10(4) => n_73_video_mgt_aurora_lane_4byte_0_i,
      I10(3) => n_74_video_mgt_aurora_lane_4byte_0_i,
      I10(2) => n_75_video_mgt_aurora_lane_4byte_0_i,
      I10(1) => n_76_video_mgt_aurora_lane_4byte_0_i,
      I10(0) => n_77_video_mgt_aurora_lane_4byte_0_i,
      I11(7) => n_78_video_mgt_aurora_lane_4byte_1_i,
      I11(6) => n_79_video_mgt_aurora_lane_4byte_1_i,
      I11(5) => n_80_video_mgt_aurora_lane_4byte_1_i,
      I11(4) => n_81_video_mgt_aurora_lane_4byte_1_i,
      I11(3) => n_82_video_mgt_aurora_lane_4byte_1_i,
      I11(2) => n_83_video_mgt_aurora_lane_4byte_1_i,
      I11(1) => n_84_video_mgt_aurora_lane_4byte_1_i,
      I11(0) => n_85_video_mgt_aurora_lane_4byte_1_i,
      I12(7) => n_70_video_mgt_aurora_lane_4byte_1_i,
      I12(6) => n_71_video_mgt_aurora_lane_4byte_1_i,
      I12(5) => n_72_video_mgt_aurora_lane_4byte_1_i,
      I12(4) => n_73_video_mgt_aurora_lane_4byte_1_i,
      I12(3) => n_74_video_mgt_aurora_lane_4byte_1_i,
      I12(2) => n_75_video_mgt_aurora_lane_4byte_1_i,
      I12(1) => n_76_video_mgt_aurora_lane_4byte_1_i,
      I12(0) => n_77_video_mgt_aurora_lane_4byte_1_i,
      I13(3) => n_11_video_mgt_aurora_lane_4byte_0_i,
      I13(2) => n_10_video_mgt_aurora_lane_4byte_1_i,
      I13(1) => n_12_video_mgt_aurora_lane_4byte_0_i,
      I13(0) => n_11_video_mgt_aurora_lane_4byte_1_i,
      I14(3) => RX_ECP(0),
      I14(2) => n_34_video_mgt_aurora_lane_4byte_1_i,
      I14(1) => RX_ECP(1),
      I14(0) => n_35_video_mgt_aurora_lane_4byte_1_i,
      I2 => n_36_video_mgt_aurora_lane_4byte_1_i,
      I3 => n_34_video_mgt_aurora_lane_4byte_0_i,
      I4 => n_33_video_mgt_aurora_lane_4byte_1_i,
      I5 => n_10_video_mgt_aurora_lane_4byte_0_i,
      I6(7) => n_86_video_mgt_aurora_lane_4byte_0_i,
      I6(6) => n_87_video_mgt_aurora_lane_4byte_0_i,
      I6(5) => n_88_video_mgt_aurora_lane_4byte_0_i,
      I6(4) => n_89_video_mgt_aurora_lane_4byte_0_i,
      I6(3) => n_90_video_mgt_aurora_lane_4byte_0_i,
      I6(2) => n_91_video_mgt_aurora_lane_4byte_0_i,
      I6(1) => n_92_video_mgt_aurora_lane_4byte_0_i,
      I6(0) => n_93_video_mgt_aurora_lane_4byte_0_i,
      I7(7) => n_94_video_mgt_aurora_lane_4byte_1_i,
      I7(6) => n_95_video_mgt_aurora_lane_4byte_1_i,
      I7(5) => n_96_video_mgt_aurora_lane_4byte_1_i,
      I7(4) => n_97_video_mgt_aurora_lane_4byte_1_i,
      I7(3) => n_98_video_mgt_aurora_lane_4byte_1_i,
      I7(2) => n_99_video_mgt_aurora_lane_4byte_1_i,
      I7(1) => n_100_video_mgt_aurora_lane_4byte_1_i,
      I7(0) => n_101_video_mgt_aurora_lane_4byte_1_i,
      I8(7) => n_86_video_mgt_aurora_lane_4byte_1_i,
      I8(6) => n_87_video_mgt_aurora_lane_4byte_1_i,
      I8(5) => n_88_video_mgt_aurora_lane_4byte_1_i,
      I8(4) => n_89_video_mgt_aurora_lane_4byte_1_i,
      I8(3) => n_90_video_mgt_aurora_lane_4byte_1_i,
      I8(2) => n_91_video_mgt_aurora_lane_4byte_1_i,
      I8(1) => n_92_video_mgt_aurora_lane_4byte_1_i,
      I8(0) => n_93_video_mgt_aurora_lane_4byte_1_i,
      I9(7) => n_78_video_mgt_aurora_lane_4byte_0_i,
      I9(6) => n_79_video_mgt_aurora_lane_4byte_0_i,
      I9(5) => n_80_video_mgt_aurora_lane_4byte_0_i,
      I9(4) => n_81_video_mgt_aurora_lane_4byte_0_i,
      I9(3) => n_82_video_mgt_aurora_lane_4byte_0_i,
      I9(2) => n_83_video_mgt_aurora_lane_4byte_0_i,
      I9(1) => n_84_video_mgt_aurora_lane_4byte_0_i,
      I9(0) => n_85_video_mgt_aurora_lane_4byte_0_i,
      M_AXI_RX_TDATA(0 to 63) => M_AXI_RX_TDATA(0 to 63),
      M_AXI_RX_TKEEP(6) => \^m_axi_rx_tkeep\(1),
      M_AXI_RX_TKEEP(5) => \^m_axi_rx_tkeep\(2),
      M_AXI_RX_TKEEP(4) => \^m_axi_rx_tkeep\(3),
      M_AXI_RX_TKEEP(3) => \^m_axi_rx_tkeep\(4),
      M_AXI_RX_TKEEP(2) => \^m_axi_rx_tkeep\(5),
      M_AXI_RX_TKEEP(1) => \^m_axi_rx_tkeep\(6),
      M_AXI_RX_TKEEP(0) => \^m_axi_rx_tkeep\(7),
      M_AXI_RX_TLAST => M_AXI_RX_TLAST,
      M_AXI_RX_TVALID => M_AXI_RX_TVALID,
      O => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/O\,
      O1 => n_1_video_mgt_rx_ll_i,
      O2 => n_2_video_mgt_rx_ll_i,
      Q(7) => n_94_video_mgt_aurora_lane_4byte_0_i,
      Q(6) => n_95_video_mgt_aurora_lane_4byte_0_i,
      Q(5) => n_96_video_mgt_aurora_lane_4byte_0_i,
      Q(4) => n_97_video_mgt_aurora_lane_4byte_0_i,
      Q(3) => n_98_video_mgt_aurora_lane_4byte_0_i,
      Q(2) => n_99_video_mgt_aurora_lane_4byte_0_i,
      Q(1) => n_100_video_mgt_aurora_lane_4byte_0_i,
      Q(0) => n_101_video_mgt_aurora_lane_4byte_0_i,
      RESET => RESET_1,
      S => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S\,
      S1_in => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S1_in\,
      S4_in => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S4_in\,
      S7_in => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/S7_in\,
      START_RX => START_RX,
      user_clk => user_clk
    );
video_mgt_tx_ll_i: entity work.video_mgtvideo_mgt_TX_LL
    port map (
      DO_CC => DO_CC,
      GEN_CC => GEN_CC,
      GEN_PAD(0 to 3) => GEN_PAD(0 to 3),
      GEN_SCP => GEN_SCP,
      I1 => \^channel_up\,
      I2 => n_0_axi_to_ll_pdu_i,
      O1 => n_1_video_mgt_tx_ll_i,
      O2 => n_4_video_mgt_tx_ll_i,
      Q(63) => TX_PE_DATA(0),
      Q(62) => TX_PE_DATA(1),
      Q(61) => TX_PE_DATA(2),
      Q(60) => TX_PE_DATA(3),
      Q(59) => TX_PE_DATA(4),
      Q(58) => TX_PE_DATA(5),
      Q(57) => TX_PE_DATA(6),
      Q(56) => TX_PE_DATA(7),
      Q(55) => TX_PE_DATA(8),
      Q(54) => TX_PE_DATA(9),
      Q(53) => TX_PE_DATA(10),
      Q(52) => TX_PE_DATA(11),
      Q(51) => TX_PE_DATA(12),
      Q(50) => TX_PE_DATA(13),
      Q(49) => TX_PE_DATA(14),
      Q(48) => TX_PE_DATA(15),
      Q(47) => TX_PE_DATA(16),
      Q(46) => TX_PE_DATA(17),
      Q(45) => TX_PE_DATA(18),
      Q(44) => TX_PE_DATA(19),
      Q(43) => TX_PE_DATA(20),
      Q(42) => TX_PE_DATA(21),
      Q(41) => TX_PE_DATA(22),
      Q(40) => TX_PE_DATA(23),
      Q(39) => TX_PE_DATA(24),
      Q(38) => TX_PE_DATA(25),
      Q(37) => TX_PE_DATA(26),
      Q(36) => TX_PE_DATA(27),
      Q(35) => TX_PE_DATA(28),
      Q(34) => TX_PE_DATA(29),
      Q(33) => TX_PE_DATA(30),
      Q(32) => TX_PE_DATA(31),
      Q(31) => TX_PE_DATA(32),
      Q(30) => TX_PE_DATA(33),
      Q(29) => TX_PE_DATA(34),
      Q(28) => TX_PE_DATA(35),
      Q(27) => TX_PE_DATA(36),
      Q(26) => TX_PE_DATA(37),
      Q(25) => TX_PE_DATA(38),
      Q(24) => TX_PE_DATA(39),
      Q(23) => TX_PE_DATA(40),
      Q(22) => TX_PE_DATA(41),
      Q(21) => TX_PE_DATA(42),
      Q(20) => TX_PE_DATA(43),
      Q(19) => TX_PE_DATA(44),
      Q(18) => TX_PE_DATA(45),
      Q(17) => TX_PE_DATA(46),
      Q(16) => TX_PE_DATA(47),
      Q(15) => TX_PE_DATA(48),
      Q(14) => TX_PE_DATA(49),
      Q(13) => TX_PE_DATA(50),
      Q(12) => TX_PE_DATA(51),
      Q(11) => TX_PE_DATA(52),
      Q(10) => TX_PE_DATA(53),
      Q(9) => TX_PE_DATA(54),
      Q(8) => TX_PE_DATA(55),
      Q(7) => TX_PE_DATA(56),
      Q(6) => TX_PE_DATA(57),
      Q(5) => TX_PE_DATA(58),
      Q(4) => TX_PE_DATA(59),
      Q(3) => TX_PE_DATA(60),
      Q(2) => TX_PE_DATA(61),
      Q(1) => TX_PE_DATA(62),
      Q(0) => TX_PE_DATA(63),
      R => \tx_ll_control_i/R\,
      S_AXI_TX_TDATA(0 to 63) => S_AXI_TX_TDATA(0 to 63),
      S_AXI_TX_TKEEP(0 to 7) => S_AXI_TX_TKEEP(0 to 7),
      S_AXI_TX_TLAST => S_AXI_TX_TLAST,
      S_AXI_TX_TREADY => S_AXI_TX_TREADY,
      S_AXI_TX_TVALID => S_AXI_TX_TVALID,
      TX_DST_RDY_N => TX_DST_RDY_N,
      TX_PE_DATA_V(0 to 3) => TX_PE_DATA_V(0 to 3),
      TX_SOF_N => TX_SOF_N,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity video_mgt is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 7 );
    s_axi_tx_tlast : in STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 7 );
    m_axi_rx_tlast : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 1 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 1 );
    txp : out STD_LOGIC_VECTOR ( 0 to 1 );
    txn : out STD_LOGIC_VECTOR ( 0 to 1 );
    gt_refclk1 : in STD_LOGIC;
    frame_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 1 );
    warn_cc : in STD_LOGIC;
    do_cc : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_reset : in STD_LOGIC;
    tx_lock : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    rx_resetdone_out : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in_lane1 : in STD_LOGIC;
    drprdy_out_lane1 : out STD_LOGIC;
    drpwe_in_lane1 : in STD_LOGIC;
    gt0_qplllock_in : in STD_LOGIC;
    gt0_qpllrefclklost_in : in STD_LOGIC;
    gt0_qpllreset_out : out STD_LOGIC;
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    pll_not_locked : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of video_mgt : entity is true;
  attribute core_generation_info : string;
  attribute core_generation_info of video_mgt : entity is "video_mgt,aurora_8b10b_v10_1,{user_interface=AXI_4_Streaming,backchannel_mode=Sidebands,c_aurora_lanes=2,c_column_used=left,c_gt_clock_1=GTXQ0,c_gt_clock_2=None,c_gt_loc_1=X,c_gt_loc_10=X,c_gt_loc_11=X,c_gt_loc_12=X,c_gt_loc_13=X,c_gt_loc_14=X,c_gt_loc_15=X,c_gt_loc_16=X,c_gt_loc_17=X,c_gt_loc_18=X,c_gt_loc_19=X,c_gt_loc_2=X,c_gt_loc_20=X,c_gt_loc_21=X,c_gt_loc_22=X,c_gt_loc_23=X,c_gt_loc_24=X,c_gt_loc_25=X,c_gt_loc_26=X,c_gt_loc_27=X,c_gt_loc_28=X,c_gt_loc_29=X,c_gt_loc_3=1,c_gt_loc_30=X,c_gt_loc_31=X,c_gt_loc_32=X,c_gt_loc_33=X,c_gt_loc_34=X,c_gt_loc_35=X,c_gt_loc_36=X,c_gt_loc_37=X,c_gt_loc_38=X,c_gt_loc_39=X,c_gt_loc_4=2,c_gt_loc_40=X,c_gt_loc_41=X,c_gt_loc_42=X,c_gt_loc_43=X,c_gt_loc_44=X,c_gt_loc_45=X,c_gt_loc_46=X,c_gt_loc_47=X,c_gt_loc_48=X,c_gt_loc_5=X,c_gt_loc_6=X,c_gt_loc_7=X,c_gt_loc_8=X,c_gt_loc_9=X,c_lane_width=4,c_line_rate=40000,c_nfc=false,c_nfc_mode=IMM,c_refclk_frequency=125000,c_simplex=false,c_simplex_mode=TX,c_stream=false,c_ufc=false,flow_mode=None,interface_mode=Framing,dataflow_config=Duplex}";
end video_mgt;

architecture STRUCTURE of video_mgt is
  attribute SIM_GTRESET_SPEEDUP : string;
  attribute SIM_GTRESET_SPEEDUP of U0 : label is "FALSE";
  attribute core_generation_info of U0 : label is "video_mgt,aurora_8b10b_v10_1,{user_interface=AXI_4_Streaming,backchannel_mode=Sidebands,c_aurora_lanes=2,c_column_used=left,c_gt_clock_1=GTXQ0,c_gt_clock_2=None,c_gt_loc_1=X,c_gt_loc_10=X,c_gt_loc_11=X,c_gt_loc_12=X,c_gt_loc_13=X,c_gt_loc_14=X,c_gt_loc_15=X,c_gt_loc_16=X,c_gt_loc_17=X,c_gt_loc_18=X,c_gt_loc_19=X,c_gt_loc_2=X,c_gt_loc_20=X,c_gt_loc_21=X,c_gt_loc_22=X,c_gt_loc_23=X,c_gt_loc_24=X,c_gt_loc_25=X,c_gt_loc_26=X,c_gt_loc_27=X,c_gt_loc_28=X,c_gt_loc_29=X,c_gt_loc_3=1,c_gt_loc_30=X,c_gt_loc_31=X,c_gt_loc_32=X,c_gt_loc_33=X,c_gt_loc_34=X,c_gt_loc_35=X,c_gt_loc_36=X,c_gt_loc_37=X,c_gt_loc_38=X,c_gt_loc_39=X,c_gt_loc_4=2,c_gt_loc_40=X,c_gt_loc_41=X,c_gt_loc_42=X,c_gt_loc_43=X,c_gt_loc_44=X,c_gt_loc_45=X,c_gt_loc_46=X,c_gt_loc_47=X,c_gt_loc_48=X,c_gt_loc_5=X,c_gt_loc_6=X,c_gt_loc_7=X,c_gt_loc_8=X,c_gt_loc_9=X,c_lane_width=4,c_line_rate=40000,c_nfc=false,c_nfc_mode=IMM,c_refclk_frequency=125000,c_simplex=false,c_simplex_mode=TX,c_stream=false,c_ufc=false,flow_mode=None,interface_mode=Framing,dataflow_config=Duplex}";
begin
U0: entity work.video_mgtvideo_mgt_core
    port map (
      CHANNEL_UP => channel_up,
      DO_CC => do_cc,
      DRPADDR_IN(8 downto 0) => drpaddr_in(8 downto 0),
      DRPADDR_IN_LANE1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      DRPDI_IN(15 downto 0) => drpdi_in(15 downto 0),
      DRPDI_IN_LANE1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      DRPDO_OUT(15 downto 0) => drpdo_out(15 downto 0),
      DRPDO_OUT_LANE1(15 downto 0) => drpdo_out_lane1(15 downto 0),
      DRPEN_IN => drpen_in,
      DRPEN_IN_LANE1 => drpen_in_lane1,
      DRPRDY_OUT => drprdy_out,
      DRPRDY_OUT_LANE1 => drprdy_out_lane1,
      DRPWE_IN => drpwe_in,
      DRPWE_IN_LANE1 => drpwe_in_lane1,
      FRAME_ERR => frame_err,
      GT_REFCLK1 => gt_refclk1,
      GT_RESET => gt_reset,
      HARD_ERR => hard_err,
      LANE_UP(0 to 1) => lane_up(0 to 1),
      LINK_RESET_OUT => link_reset_out,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      M_AXI_RX_TDATA(0 to 63) => m_axi_rx_tdata(0 to 63),
      M_AXI_RX_TKEEP(0 to 7) => m_axi_rx_tkeep(0 to 7),
      M_AXI_RX_TLAST => m_axi_rx_tlast,
      M_AXI_RX_TVALID => m_axi_rx_tvalid,
      PLL_NOT_LOCKED => pll_not_locked,
      POWER_DOWN => power_down,
      RESET => reset,
      RXN(0 to 1) => rxn(0 to 1),
      RXP(0 to 1) => rxp(0 to 1),
      RX_RESETDONE_OUT => rx_resetdone_out,
      SOFT_ERR => soft_err,
      SYNC_CLK => sync_clk,
      S_AXI_TX_TDATA(0 to 63) => s_axi_tx_tdata(0 to 63),
      S_AXI_TX_TKEEP(0 to 7) => s_axi_tx_tkeep(0 to 7),
      S_AXI_TX_TLAST => s_axi_tx_tlast,
      S_AXI_TX_TREADY => s_axi_tx_tready,
      S_AXI_TX_TVALID => s_axi_tx_tvalid,
      TXN(0 to 1) => txn(0 to 1),
      TXP(0 to 1) => txp(0 to 1),
      TX_OUT_CLK => tx_out_clk,
      TX_RESETDONE_OUT => tx_resetdone_out,
      WARN_CC => warn_cc,
      drpclk_in => drpclk_in,
      gt0_qplllock_in => gt0_qplllock_in,
      gt0_qpllrefclklost_in => gt0_qpllrefclklost_in,
      gt0_qpllreset_out => gt0_qpllreset_out,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      init_clk_in => init_clk_in,
      sys_reset_out => sys_reset_out,
      tx_lock => tx_lock,
      user_clk => user_clk
    );
end STRUCTURE;
