$date
	Sun Oct 23 06:40:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#942712
b1100 !
1"
#942714
b1100 &
b1100 %
1$
#942715
0"
#942718
b110 &
b110 %
#942722
b11 &
b11 %
#942726
b1010 &
b1010 %
#942730
b101 &
b101 %
#942734
b10000 &
b10000 %
#942738
b1000 &
b1000 %
#942742
b100 &
b100 %
#942746
b10 &
b10 %
#942750
b1 &
1#
b1 %
#942754
b0 &
b0 %
0#
0$
#1949107
b1000 !
1"
#1949110
b1000 &
b1000 %
1$
#1949111
0"
#1949114
b100 &
b100 %
#1949118
b10 &
b10 %
#1949122
b1 &
b1 %
1#
#1949126
b0 &
0#
b0 %
0$
#2946987
b111 !
1"
#2946990
b111 &
b111 %
1$
#2946991
0"
#2946994
b10110 &
b10110 %
#2946998
b1011 &
b1011 %
#2947002
b100010 &
b100010 %
#2947006
b10001 &
b10001 %
#2947010
b110100 &
b110100 %
#2947014
b11010 &
b11010 %
#2947018
b1101 &
b1101 %
#2947022
b101000 &
b101000 %
#2947026
b10100 &
b10100 %
#2947030
b1010 &
b1010 %
#2947034
b101 &
b101 %
#2947038
b10000 &
b10000 %
#2947042
b1000 &
b1000 %
#2947046
b100 &
b100 %
#2947050
b10 &
b10 %
#2947054
b1 &
1#
b1 %
#2947058
b0 &
b0 %
0#
0$
#4500012
