{
	"version": "2.0.0",
	"tasks": [
		{
			"type": "shell",
			"label": "Run Verilog Testbench",
			"command": "iverilog",
			"args": [
				"-I", "rtl/verilog",
				"-o",
				"cpu_tb.out",
				"bench/cpu_tb.v",
				"rtl/verilog/or1200_cpu.v",
				"rtl/verilog/or1200_alu.v",
				"rtl/verilog/or1200_ctrl.v",
				"rtl/verilog/or1200_defines.v",
				"rtl/verilog/or1200_cfgr.v",
				"rtl/verilog/or1200_dc_fsm.v",
				"rtl/verilog/or1200_dc_ram.v",
				"rtl/verilog/or1200_dc_tag.v",
				"rtl/verilog/or1200_dc_top.v",
				"rtl/verilog/or1200_dmmu_tlb.v",
				"rtl/verilog/or1200_dmmu_top.v",
				"rtl/verilog/or1200_fpu.v",
				"rtl/verilog/or1200_lsu.v",
				"rtl/verilog/or1200_mult_mac.v",
				"rtl/verilog/or1200_operandmuxes.v",
				"rtl/verilog/or1200_rf.v",
				"rtl/verilog/or1200_sprs.v",
				"rtl/verilog/or1200_wbmux.v",
				"rtl/verilog/or1200_freeze.v",
				"rtl/verilog/or1200_except.v",
				"rtl/verilog/or1200_genpc.v",
				"rtl/verilog/or1200_if.v",
				"rtl/verilog/or1200_dpram.v",
				"rtl/verilog/or1200_gmultp2_32x32.v",
				"rtl/verilog/or1200_mem2reg.v",
				"rtl/verilog/or1200_reg2mem.v",
				"rtl/verilog/or1200_spram.v",
				"rtl/verilog/or1200_spram_32_bw.v",
				"rtl/verilog/timescale.v"
			],
			"isBackground": false,
			"problemMatcher": [],
			"group": "build"
		}
	]
}