Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -7049  -205483             72     2598        0              0
   <UDEF_clk0>           1                1    -7728  -213720             71     2447        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   9048                    110.522 
             clk0         clk0  <UDEF_clk0>           (auto) 2000            (0,1000)                   9727                    102.807 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           72       -7049    -205483             72        2598          0              0
             clk0            clk0         <UDEF_clk0>           71       -7728    -213720             71        2447          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           72       -7049    -205483             72        2598          0              0

Path 6:
   Slack (not met):                         -7049ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            927ps
   - Clock uncertainty:                       150ps
   = Required time:                          2777ps
   - Propagation time:                       8849ps (46.4% logic, 53.6% route, logic stage 7)
   - Delay of the launching clock:            977ps
   = Slack:                                 -7049ps

   Instance/Pin or Net Name                                           Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                CLOCK-PORT    -                      -     launch     r               0                                                                                     
   clk                                                                Clock net    94           (fanout=233)        977                     -                                                                                     
   RBB_18/CLK                                                         RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r             977                                                                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/BQ                                                          RBB_6L       18  [TILE 0 0, RBB 25 12]        800     r            1777     {inst121: $auto$ff.cc:266:slice$1837 (FDR,site=bff)}                            
   timer_inst.timer_counter[9]                                        Net         197             (fanout=2)       1383                     -                                                                                     
   RBB_18/D4                                                          RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r            3160                                                                                     
   RBB_18/DMUX                                                        RBB_6L       18  [TILE 0 0, RBB 25 12]        863     r            4023     {inst27: $abc$44408$lut$aiger44407$141 (LUT,site=dluto)}                        
   $techmap44430$abc$44408$lut$aiger44407$145.A[4]                    Net         122             (fanout=1)       1247                     -                                                                                     
   RBB_32/D5                                                          RBB_6L       32  [TILE 0 0, RBB 19 10]          -     r            5270                                                                                     
   RBB_32/D                                                           RBB_6L       32  [TILE 0 0, RBB 19 10]        632     r            5902     {inst28: $abc$44408$lut$aiger44407$145 (LUT,site=dlut)}                         
   $techmap44431$abc$44408$lut$auto$rtlil.cc:2660:NotGate$41490.A[5]  Net          18             (fanout=1)        922                     -                                                                                     
   RBB_32/C6                                                          RBB_6L       32  [TILE 0 0, RBB 19 10]          -     r            6824                                                                                     
   RBB_32/C                                                           RBB_6L       32  [TILE 0 0, RBB 19 10]        487     r            7311     {inst87: $abc$44408$lut$auto$rtlil.cc:2660:NotGate$41490 (LUT,site=clut,cluto)} 
   $abc$44408$auto$rtlil.cc:2660:NotGate$41490                        Net         164             (fanout=3)       1188                     -                                                                                     
   RBB_16/A6                                                          RBB_6L       16  [TILE 0 0, RBB 19 12]          -     r            8499                                                                                     
   RBB_16/SRout                                                       RBB_6L       16  [TILE 0 0, RBB 19 12]          2     r            8501                                                                                     
   $abc$44408$auto$rtlil.cc:2660:NotGate$41490                        Net         164             (fanout=3)          0                     -                                                                                     
   RBB_17/SRin                                                        RBB_6L       17  [TILE 0 0, RBB 22 12]          -     r            8501                                                                                     
   RBB_17/SRout                                                       RBB_6L       17  [TILE 0 0, RBB 22 12]          2     r            8503                                                                                     
   $abc$44408$auto$rtlil.cc:2660:NotGate$41490                        Net         164             (fanout=3)          0                     -                                                                                     
   RBB_18/SRin                                                        RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r            8503                                                                                     
   RBB_18/SRout                                                       RBB_6L       18  [TILE 0 0, RBB 25 12]          2     r            8505                                                                                     
   $abc$44408$auto$rtlil.cc:2660:NotGate$41490                        Net         164             (fanout=3)          0                     -                                                                                     
   RBB_19/SRin                                                        RBB_6L       19  [TILE 0 0, RBB 28 12]          -     r            8505     {<SR>inst127: $auto$ff.cc:266:slice$1843 (FDR,site=dff)}                        
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_19/CLK                                                         RBB_6L       19  [TILE 0 0, RBB 28 12]       1321     r            9826                                                                                     
   clk                                                                Clock net    94           (fanout=233)       -927                     -                                                                                     
   clk                                                                CLOCK-PORT    -                      -    capture     r            8899                                                                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (not met):                         -7023ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            951ps
   - Clock uncertainty:                       150ps
   = Required time:                          2801ps
   - Propagation time:                       8847ps (46.4% logic, 53.6% route, logic stage 6)
   - Delay of the launching clock:            977ps
   = Slack:                                 -7023ps

   Instance/Pin or Net Name                                           Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                CLOCK-PORT    -                      -     launch     r               0                                                                                     
   clk                                                                Clock net    94           (fanout=233)        977                     -                                                                                     
   RBB_18/CLK                                                         RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r             977                                                                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/BQ                                                          RBB_6L       18  [TILE 0 0, RBB 25 12]        800     r            1777     {inst121: $auto$ff.cc:266:slice$1837 (FDR,site=bff)}                            
   timer_inst.timer_counter[9]                                        Net         197             (fanout=2)       1383                     -                                                                                     
   RBB_18/D4                                                          RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r            3160                                                                                     
   RBB_18/DMUX                                                        RBB_6L       18  [TILE 0 0, RBB 25 12]        863     r            4023     {inst27: $abc$44408$lut$aiger44407$141 (LUT,site=dluto)}                        
   $techmap44430$abc$44408$lut$aiger44407$145.A[4]                    Net         122             (fanout=1)       1247                     -                                                                                     
   RBB_32/D5                                                          RBB_6L       32  [TILE 0 0, RBB 19 10]          -     r            5270                                                                                     
   RBB_32/D                                                           RBB_6L       32  [TILE 0 0, RBB 19 10]        632     r            5902     {inst28: $abc$44408$lut$aiger44407$145 (LUT,site=dlut)}                         
   $techmap44431$abc$44408$lut$auto$rtlil.cc:2660:NotGate$41490.A[5]  Net          18             (fanout=1)        922                     -                                                                                     
   RBB_32/C6                                                          RBB_6L       32  [TILE 0 0, RBB 19 10]          -     r            6824                                                                                     
   RBB_32/C                                                           RBB_6L       32  [TILE 0 0, RBB 19 10]        487     r            7311     {inst87: $abc$44408$lut$auto$rtlil.cc:2660:NotGate$41490 (LUT,site=clut,cluto)} 
   $abc$44408$auto$rtlil.cc:2660:NotGate$41490                        Net         164             (fanout=3)       1188                     -                                                                                     
   RBB_16/A6                                                          RBB_6L       16  [TILE 0 0, RBB 19 12]          -     r            8499                                                                                     
   RBB_16/SRout                                                       RBB_6L       16  [TILE 0 0, RBB 19 12]          2     r            8501                                                                                     
   $abc$44408$auto$rtlil.cc:2660:NotGate$41490                        Net         164             (fanout=3)          0                     -                                                                                     
   RBB_17/SRin                                                        RBB_6L       17  [TILE 0 0, RBB 22 12]          -     r            8501                                                                                     
   RBB_17/SRout                                                       RBB_6L       17  [TILE 0 0, RBB 22 12]          2     r            8503                                                                                     
   $abc$44408$auto$rtlil.cc:2660:NotGate$41490                        Net         164             (fanout=3)          0                     -                                                                                     
   RBB_18/SRin                                                        RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r            8503     {<SR>inst123: $auto$ff.cc:266:slice$1839 (FDR,site=dff)}                        
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CLK                                                         RBB_6L       18  [TILE 0 0, RBB 25 12]       1321     r            9824                                                                                     
   clk                                                                Clock net    94           (fanout=233)       -951                     -                                                                                     
   clk                                                                CLOCK-PORT    -                      -    capture     r            8873                                                                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (not met):                         -7015ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            957ps
   - Clock uncertainty:                       150ps
   = Required time:                          2807ps
   - Propagation time:                       8845ps (46.4% logic, 53.6% route, logic stage 5)
   - Delay of the launching clock:            977ps
   = Slack:                                 -7015ps

   Instance/Pin or Net Name                                           Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                CLOCK-PORT    -                      -     launch     r               0                                                                                     
   clk                                                                Clock net    94           (fanout=233)        977                     -                                                                                     
   RBB_18/CLK                                                         RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r             977                                                                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/BQ                                                          RBB_6L       18  [TILE 0 0, RBB 25 12]        800     r            1777     {inst121: $auto$ff.cc:266:slice$1837 (FDR,site=bff)}                            
   timer_inst.timer_counter[9]                                        Net         197             (fanout=2)       1383                     -                                                                                     
   RBB_18/D4                                                          RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r            3160                                                                                     
   RBB_18/DMUX                                                        RBB_6L       18  [TILE 0 0, RBB 25 12]        863     r            4023     {inst27: $abc$44408$lut$aiger44407$141 (LUT,site=dluto)}                        
   $techmap44430$abc$44408$lut$aiger44407$145.A[4]                    Net         122             (fanout=1)       1247                     -                                                                                     
   RBB_32/D5                                                          RBB_6L       32  [TILE 0 0, RBB 19 10]          -     r            5270                                                                                     
   RBB_32/D                                                           RBB_6L       32  [TILE 0 0, RBB 19 10]        632     r            5902     {inst28: $abc$44408$lut$aiger44407$145 (LUT,site=dlut)}                         
   $techmap44431$abc$44408$lut$auto$rtlil.cc:2660:NotGate$41490.A[5]  Net          18             (fanout=1)        922                     -                                                                                     
   RBB_32/C6                                                          RBB_6L       32  [TILE 0 0, RBB 19 10]          -     r            6824                                                                                     
   RBB_32/C                                                           RBB_6L       32  [TILE 0 0, RBB 19 10]        487     r            7311     {inst87: $abc$44408$lut$auto$rtlil.cc:2660:NotGate$41490 (LUT,site=clut,cluto)} 
   $abc$44408$auto$rtlil.cc:2660:NotGate$41490                        Net         164             (fanout=3)       1188                     -                                                                                     
   RBB_16/A6                                                          RBB_6L       16  [TILE 0 0, RBB 19 12]          -     r            8499                                                                                     
   RBB_16/SRout                                                       RBB_6L       16  [TILE 0 0, RBB 19 12]          2     r            8501                                                                                     
   $abc$44408$auto$rtlil.cc:2660:NotGate$41490                        Net         164             (fanout=3)          0                     -                                                                                     
   RBB_17/SRin                                                        RBB_6L       17  [TILE 0 0, RBB 22 12]          -     r            8501     {<SR>inst119: $auto$ff.cc:266:slice$1835 (FDR,site=dff)}                        
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/CLK                                                         RBB_6L       17  [TILE 0 0, RBB 22 12]       1321     r            9822                                                                                     
   clk                                                                Clock net    94           (fanout=233)       -957                     -                                                                                     
   clk                                                                CLOCK-PORT    -                      -    capture     r            8865                                                                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (met):                              2598ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            951ps
   + Propagation time:                       2774ps (65.2% logic, 34.8% route, logic stage 1)
   - Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2598ps

   Instance/Pin or Net Name      Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                           CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                    
   clk                           Clock net    94           (fanout=233)        951                     -                                                                                                                                                    
   RBB_18/CLK                    RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r             951                                                                                                                                                    
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CQ                     RBB_6L       18  [TILE 0 0, RBB 25 12]        800     r            1751     {inst122: $auto$ff.cc:266:slice$1838 (FDR,site=cff)}                                                                                           
   timer_inst.timer_counter[10]  Net         198             (fanout=2)        966                     -                                                                                                                                                    
   RBB_18/C3                     RBB_6L       18  [TILE 0 0, RBB 25 12]          -     r            2717     {inst107: $auto$alumacc.cc:485:replace_alu$1401.genblk1.slice[2].genblk1.carry4 (CARRY4)} {inst122: $auto$ff.cc:266:slice$1838 (FDR,site=cff)} 
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CLK                    RBB_6L       18  [TILE 0 0, RBB 25 12]       1008     r            3725                                                                                                                                                    
   clk                           Clock net    94           (fanout=233)       -977                     -                                                                                                                                                    
   clk                           CLOCK-PORT    -                      -    capture     r            2748                                                                                                                                                    
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 10:
   Slack (met):                              2604ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            977ps
   + Propagation time:                       2783ps (65.0% logic, 35.0% route, logic stage 1)
   - Delay of the capturing clock:           1006ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2604ps

   Instance/Pin or Net Name     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                          CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                    
   clk                          Clock net    94           (fanout=233)        977                     -                                                                                                                                                    
   RBB_16/CLK                   RBB_6L       16  [TILE 0 0, RBB 19 12]          -     r             977                                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/CQ                    RBB_6L       16  [TILE 0 0, RBB 19 12]        800     r            1777     {inst114: $auto$ff.cc:266:slice$1830 (FDR,site=cff)}                                                                                           
   timer_inst.timer_counter[2]  Net         206             (fanout=2)        975                     -                                                                                                                                                    
   RBB_16/C1                    RBB_6L       16  [TILE 0 0, RBB 19 12]          -     r            2752     {inst105: $auto$alumacc.cc:485:replace_alu$1401.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst114: $auto$ff.cc:266:slice$1830 (FDR,site=cff)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/CLK                   RBB_6L       16  [TILE 0 0, RBB 19 12]       1008     r            3760                                                                                                                                                    
   clk                          Clock net    94           (fanout=233)      -1006                     -                                                                                                                                                    
   clk                          CLOCK-PORT    -                      -    capture     r            2754                                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 11:
   Slack (met):                              2734ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            977ps
   + Propagation time:                       2913ps (62.6% logic, 37.4% route, logic stage 1)
   - Delay of the capturing clock:           1006ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2734ps

   Instance/Pin or Net Name     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                          CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                    
   clk                          Clock net    94           (fanout=233)        977                     -                                                                                                                                                    
   RBB_16/CLK                   RBB_6L       16  [TILE 0 0, RBB 19 12]          -     r             977                                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/DQ                    RBB_6L       16  [TILE 0 0, RBB 19 12]        800     r            1777     {inst115: $auto$ff.cc:266:slice$1831 (FDR,site=dff)}                                                                                           
   timer_inst.timer_counter[3]  Net         207             (fanout=2)       1090                     -                                                                                                                                                    
   RBB_16/D1                    RBB_6L       16  [TILE 0 0, RBB 19 12]          -     r            2867     {inst105: $auto$alumacc.cc:485:replace_alu$1401.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst115: $auto$ff.cc:266:slice$1831 (FDR,site=dff)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/CLK                   RBB_6L       16  [TILE 0 0, RBB 19 12]       1023     r            3890                                                                                                                                                    
   clk                          Clock net    94           (fanout=233)      -1006                     -                                                                                                                                                    
   clk                          CLOCK-PORT    -                      -    capture     r            2884                                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------






Timing Details for Clock Pair clk0 and clk0
===========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
             clk0            clk0         <UDEF_clk0>           71       -7728    -213720             71        2447          0              0

Path 12:
   Slack (not met):                         -7728ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                       9538ps (49.3% logic, 50.7% route, logic stage 5)
   - Delay of the launching clock:           1017ps
   = Slack:                                 -7728ps

   Instance/Pin or Net Name                         Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                       
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                             CLOCK-PORT    -                      -     launch     r               0                                                                                                                                             
   clk0                                             Clock net    67           (fanout=257)       1017                     -                                                                                                                                             
   RBB_20/CLK                                       RBB_6L       20  [TILE 0 0, RBB 25 24]          -     r            1017                                                                                                                                             
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_20/DQ                                        RBB_6L       20  [TILE 0 0, RBB 25 24]        800     r            1817     {inst140: $auto$ff.cc:266:slice$2362 (FD,site=dff)}                                                                                     
   address[7]                                       Net          82            (fanout=18)       1465                     -                                                                                                                                             
   RBB_25/A5                                        RBB_6L       25  [TILE 0 0, RBB 25 20]          -     r            3282                                                                                                                                             
   RBB_25/AMUX                                      RBB_6L       25  [TILE 0 0, RBB 25 20]       1047     r            4329     {inst32: $abc$44408$lut$aiger44407$196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 (MUXF,site=muxf7a)} 
   $techmap44423$abc$44408$lut$aiger44407$638.A[0]  Net          49             (fanout=3)        565                     -                                                                                                                                             
   RBB_25/D1                                        RBB_6L       25  [TILE 0 0, RBB 25 20]          -     r            4894                                                                                                                                             
   RBB_25/D                                         RBB_6L       25  [TILE 0 0, RBB 25 20]        694     r            5588     {inst65: $abc$44408$lut$aiger44407$638 (LUT,site=dlut)}                                                                                 
   $techmap44424$abc$44408$lut$aiger44407$679.A[4]  Net          28             (fanout=1)        612                     -                                                                                                                                             
   RBB_25/C5                                        RBB_6L       25  [TILE 0 0, RBB 25 20]          -     r            6200                                                                                                                                             
   RBB_25/C                                         RBB_6L       25  [TILE 0 0, RBB 25 20]        733     r            6933     {inst68: $abc$44408$lut$aiger44407$679 (LUT,site=clut)}                                                                                 
   $techmap44427$abc$44408$lut$procmux$1262_Y.A[4]  Net         110             (fanout=1)        860                     -                                                                                                                                             
   RBB_33/D5                                        RBB_6L       33  [TILE 0 0, RBB 25 16]          -     r            7793                                                                                                                                             
   RBB_33/D                                         RBB_6L       33  [TILE 0 0, RBB 25 16]        632     r            8425     {inst97: $abc$44408$lut$procmux$1262_Y (LUT,site=dlut,dluto)}                                                                           
   $abc$44408$procmux$1262_Y                        Net          63             (fanout=1)       1338                     -                                                                                                                                             
   RBB_3/O[0]                                       IOB           3   [TILE 0 0, RBB 31 8]          -     r            9763     {inst147: $auto$ff.cc:266:slice$2369 (FDE)} {(output_port) inst159: g_159_COL_Green_obuf (IO)}                                          
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_3/CLK                                        IOB           3   [TILE 0 0, RBB 31 8]        792     r           10555                                                                                                                                             
   clk0                                             Clock net    67           (fanout=257)       -977                     -                                                                                                                                             
   clk0                                             CLOCK-PORT    -                      -    capture     r            9578                                                                                                                                             
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 13:
   Slack (not met):                         -7081ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            985ps
   - Clock uncertainty:                       150ps
   = Required time:                          2835ps
   - Propagation time:                       8899ps (48.7% logic, 51.3% route, logic stage 5)
   - Delay of the launching clock:           1017ps
   = Slack:                                 -7081ps

   Instance/Pin or Net Name                                    Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                            
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                        CLOCK-PORT    -                      -     launch     r               0                                                                                                  
   clk0                                                        Clock net    67           (fanout=257)       1017                     -                                                                                                  
   RBB_20/CLK                                                  RBB_6L       20  [TILE 0 0, RBB 25 24]          -     r            1017                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_20/BQ                                                   RBB_6L       20  [TILE 0 0, RBB 25 24]        800     r            1817     {inst138: $auto$ff.cc:266:slice$2360 (FD,site=bff)}                                          
   address[5]                                                  Net          80            (fanout=31)       1391                     -                                                                                                  
   RBB_20/D3                                                   RBB_6L       20  [TILE 0 0, RBB 25 24]          -     r            3208                                                                                                  
   RBB_20/DMUX                                                 RBB_6L       20  [TILE 0 0, RBB 25 24]        863     r            4071     {inst33: $abc$44408$lut$aiger44407$197 (LUT,site=dluto)}                                     
   $techmap44419$abc$44408$lut$aiger44407$202.A[5]             Net          62             (fanout=1)        989                     -                                                                                                  
   RBB_34/D6                                                   RBB_6L       34  [TILE 0 0, RBB 25 22]          -     r            5060                                                                                                  
   RBB_34/D                                                    RBB_6L       34  [TILE 0 0, RBB 25 22]        468     r            5528     {inst34: $abc$44408$lut$aiger44407$202 (LUT,site=dlut,dluto)}                                
   $techmap44424$abc$44408$lut$aiger44407$679.A[3]             Net          30             (fanout=3)        611                     -                                                                                                  
   RBB_34/B3                                                   RBB_6L       34  [TILE 0 0, RBB 25 22]          -     r            6139                                                                                                  
   RBB_34/B                                                    RBB_6L       34  [TILE 0 0, RBB 25 22]        707     r            6846     {inst38: $abc$44408$lut$aiger44407$277 (LUT,site=blut)}                                      
   $techmap44441$auto$abc9_ops.cc:1550:reintegrate$44410.A[4]  Net         102             (fanout=1)        581                     -                                                                                                  
   RBB_34/A5                                                   RBB_6L       34  [TILE 0 0, RBB 25 22]          -     r            7427                                                                                                  
   RBB_34/A                                                    RBB_6L       34  [TILE 0 0, RBB 25 22]        706     r            8133     {inst98: $auto$abc9_ops.cc:1550:reintegrate$44410 (LUT,site=alut,aluto)}                     
   $abc$44408$procmux$1268_Y                                   Net          24             (fanout=1)        991                     -                                                                                                  
   RBB_8/O[0]                                                  IOB           8  [TILE 0 0, RBB 31 23]          -     r            9124     {inst146: $auto$ff.cc:266:slice$2368 (FDE)} {(output_port) inst161: g_161_COL_Red_obuf (IO)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/CLK                                                   IOB           8  [TILE 0 0, RBB 31 23]        792     r            9916                                                                                                  
   clk0                                                        Clock net    67           (fanout=257)       -985                     -                                                                                                  
   clk0                                                        CLOCK-PORT    -                      -    capture     r            8931                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -7017ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            976ps
   - Clock uncertainty:                       150ps
   = Required time:                          2826ps
   - Propagation time:                       8829ps (53.7% logic, 46.3% route, logic stage 4)
   - Delay of the launching clock:           1014ps
   = Slack:                                 -7017ps

   Instance/Pin or Net Name                                    Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                         
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                        CLOCK-PORT    -                      -     launch     r               0                                                                                               
   clk0                                                        Clock net    67           (fanout=257)       1014                     -                                                                                               
   RBB_14/CLK                                                  RBB_6L       14  [TILE 0 0, RBB 25 18]          -     r            1014                                                                                               
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/AQ                                                   RBB_6L       14  [TILE 0 0, RBB 25 18]        800     r            1814     {inst128: $auto$ff.cc:266:slice$2346 (FDE,site=aff)}                                      
   columnCounter[0]                                            Net          72             (fanout=5)       1045                     -                                                                                               
   RBB_14/A1                                                   RBB_6L       14  [TILE 0 0, RBB 25 18]          -     r            2859                                                                                               
   RBB_14/BMUX                                                 RBB_6L       14  [TILE 0 0, RBB 25 18]       1320     r            4179     {inst103: $auto$alumacc.cc:485:replace_alu$1398.genblk1.slice[0].genblk1.carry4 (CARRY4)} 
   $auto$alumacc.cc:485:replace_alu$1398.Y[1]                  Net         209             (fanout=2)       1340                     -                                                                                               
   RBB_24/B1                                                   RBB_6L       24  [TILE 0 0, RBB 22 24]          -     r            5519                                                                                               
   RBB_24/DMUX                                                 RBB_6L       24  [TILE 0 0, RBB 22 24]       1300     r            6819     {inst152: $auto$maccmap.cc:240:synth$2079.genblk1.slice[0].genblk1.carry4 (CARRY4)}       
   $techmap44435$auto$abc9_ops.cc:1550:reintegrate$44412.A[1]  Net          26             (fanout=2)        869                     -                                                                                               
   RBB_20/A2                                                   RBB_6L       20  [TILE 0 0, RBB 25 24]          -     r            7688                                                                                               
   RBB_20/A                                                    RBB_6L       20  [TILE 0 0, RBB 25 24]        763     r            8451     {inst100: $auto$abc9_ops.cc:1550:reintegrate$44412 (LUT,site=alut)}                       
   $auto$alumacc.cc:485:replace_alu$1404.Y[0]                  Net         185             (fanout=1)        832                     -                                                                                               
   RBB_25/D6                                                   RBB_6L       25  [TILE 0 0, RBB 25 20]          -     r            9283     {inst137: $auto$ff.cc:266:slice$2359 (FD,site=dff)}                                       
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_25/CLK                                                  RBB_6L       25  [TILE 0 0, RBB 25 20]        560     r            9843                                                                                               
   clk0                                                        Clock net    67           (fanout=257)       -976                     -                                                                                               
   clk0                                                        CLOCK-PORT    -                      -    capture     r            8867                                                                                               
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 14:
   Slack (met):                              2447ps
     Path type:                                HOLD
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

   + Delay of the launching clock:            979ps
   + Propagation time:                       2635ps (55.9% logic, 44.1% route, logic stage 1)
   - Delay of the capturing clock:           1017ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2447ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                    
   clk0                       Clock net    67           (fanout=257)        979                     -                                                                                                                    
   RBB_20/CLK                 RBB_6L       20  [TILE 0 0, RBB 25 24]          -     r             979                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_20/AQ                  RBB_6L       20  [TILE 0 0, RBB 25 24]        800     r            1779     {inst142: $auto$ff.cc:266:slice$2364 (FD,site=aff)}                                                            
   mat_CLOCK                  Net          68             (fanout=3)       1163                     -                                                                                                                    
   RBB_20/A3                  RBB_6L       20  [TILE 0 0, RBB 25 24]          -     r            2942     {inst94: $abc$44408$lut$not$aiger44407$7 (LUT,site=aluto)} {inst142: $auto$ff.cc:266:slice$2364 (FD,site=aff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_20/CLK                 RBB_6L       20  [TILE 0 0, RBB 25 24]        672     r            3614                                                                                                                    
   clk0                       Clock net    67           (fanout=257)      -1017                     -                                                                                                                    
   clk0                       CLOCK-PORT    -                      -    capture     r            2597                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 15:
   Slack (met):                              2592ps
     Path type:                                HOLD
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

   + Delay of the launching clock:            987ps
   + Propagation time:                       2775ps (65.2% logic, 34.8% route, logic stage 1)
   - Delay of the capturing clock:           1020ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2592ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                              
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                    
   clk0                       Clock net    67           (fanout=257)        987                     -                                                                                                                                                    
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 25 26]          -     r             987                                                                                                                                                    
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CQ                  RBB_6L       13  [TILE 0 0, RBB 25 26]        800     r            1787     {inst150: $auto$ff.cc:266:slice$2372 (FDE,site=cff)}                                                                                           
   rowCounter[2]              Net          76             (fanout=5)        967                     -                                                                                                                                                    
   RBB_13/C1                  RBB_6L       13  [TILE 0 0, RBB 25 26]          -     r            2754     {inst102: $auto$alumacc.cc:485:replace_alu$1392.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst150: $auto$ff.cc:266:slice$2372 (FDE,site=cff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 25 26]       1008     r            3762                                                                                                                                                    
   clk0                       Clock net    67           (fanout=257)      -1020                     -                                                                                                                                                    
   clk0                       CLOCK-PORT    -                      -    capture     r            2742                                                                                                                                                    
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 16:
   Slack (met):                              2597ps
     Path type:                                HOLD
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

   + Delay of the launching clock:            976ps
   + Propagation time:                       2785ps (62.5% logic, 37.5% route, logic stage 1)
   - Delay of the capturing clock:           1014ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2597ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                    
   clk0                       Clock net    67           (fanout=257)        976                     -                                                                                                                    
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 25 18]          -     r             976                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/AQ                  RBB_6L       14  [TILE 0 0, RBB 25 18]        800     r            1776     {inst128: $auto$ff.cc:266:slice$2346 (FDE,site=aff)}                                                           
   columnCounter[0]           Net          72             (fanout=5)       1045                     -                                                                                                                    
   RBB_14/A1                  RBB_6L       14  [TILE 0 0, RBB 25 18]          -     r            2821     {inst96: $abc$44408$lut$not$aiger44407$8 (LUT,site=alut)} {inst128: $auto$ff.cc:266:slice$2346 (FDE,site=aff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 25 18]        940     r            3761                                                                                                                    
   clk0                       Clock net    67           (fanout=257)      -1014                     -                                                                                                                    
   clk0                       CLOCK-PORT    -                      -    capture     r            2747                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













