# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../../cpu1-sv/write.sv" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
sv xil_defaultlib  "../../../../cpu1-sv/pc.sv" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
sv xil_defaultlib  "../../../../cpu1-sv/mem_ls.sv" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
sv xil_defaultlib  "../../../../cpu1-sv/alu.sv" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
sv xil_defaultlib  "../../../../cpu1-sv/uart_tx_7han.sv" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
sv xil_defaultlib  "../../../../cpu1-sv/fetch.sv" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
sv xil_defaultlib  "../../../../cpu1-sv/decode.sv" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
sv xil_defaultlib  "../../../../cpu1-sv/top.sv" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../../cpu1-sv/top_wrapper.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
sv xil_defaultlib  "../../../../cpu1-sv/fpu.sv" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../../cpu1-sv/fpu_wrapper.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_fpu_wrapper_0_0/sim/design_1_fpu_wrapper_0_0.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../cpu2.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib  "../../../cpu2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../cpu2.srcs/sources_1/bd/design_1/ipshared/100a"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
