<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › parisc › include › asm › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* asm/dma.h: Defines for using and allocating dma channels.</span>
<span class="cm"> * Written by Hennus Bergman, 1992.</span>
<span class="cm"> * High DMA channel support &amp; info by Hannu Savolainen</span>
<span class="cm"> * and John Boyd, Nov. 1992.</span>
<span class="cm"> * (c) Copyright 2000, Grant Grundler</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_DMA_H</span>
<span class="cp">#define _ASM_DMA_H</span>

<span class="cp">#include &lt;asm/io.h&gt;		</span><span class="cm">/* need byte IO */</span><span class="cp"></span>

<span class="cp">#define dma_outb	outb</span>
<span class="cp">#define dma_inb		inb</span>

<span class="cm">/*</span>
<span class="cm">** DMA_CHUNK_SIZE is used by the SCSI mid-layer to break up</span>
<span class="cm">** (or rather not merge) DMAs into manageable chunks.</span>
<span class="cm">** On parisc, this is more of the software/tuning constraint</span>
<span class="cm">** rather than the HW. I/O MMU allocation algorithms can be</span>
<span class="cm">** faster with smaller sizes (to some degree).</span>
<span class="cm">*/</span>
<span class="cp">#define DMA_CHUNK_SIZE	(BITS_PER_LONG*PAGE_SIZE)</span>

<span class="cm">/* The maximum address that we can perform a DMA transfer to on this platform</span>
<span class="cm">** New dynamic DMA interfaces should obsolete this....</span>
<span class="cm">*/</span>
<span class="cp">#define MAX_DMA_ADDRESS (~0UL)</span>

<span class="cm">/*</span>
<span class="cm">** We don&#39;t have DMA channels... well V-class does but the</span>
<span class="cm">** Dynamic DMA Mapping interface will support them... right? :^)</span>
<span class="cm">** Note: this is not relevant right now for PA-RISC, but we cannot </span>
<span class="cm">** leave this as undefined because some things (e.g. sound)</span>
<span class="cm">** won&#39;t compile :-(</span>
<span class="cm">*/</span>
<span class="cp">#define MAX_DMA_CHANNELS 8</span>
<span class="cp">#define DMA_MODE_READ	0x44	</span><span class="cm">/* I/O to memory, no autoinit, increment, single mode */</span><span class="cp"></span>
<span class="cp">#define DMA_MODE_WRITE	0x48	</span><span class="cm">/* memory to I/O, no autoinit, increment, single mode */</span><span class="cp"></span>
<span class="cp">#define DMA_MODE_CASCADE 0xC0	</span><span class="cm">/* pass thru DREQ-&gt;HRQ, DACK&lt;-HLDA only */</span><span class="cp"></span>

<span class="cp">#define DMA_AUTOINIT	0x10</span>

<span class="cm">/* 8237 DMA controllers */</span>
<span class="cp">#define IO_DMA1_BASE	0x00	</span><span class="cm">/* 8 bit slave DMA, channels 0..3 */</span><span class="cp"></span>
<span class="cp">#define IO_DMA2_BASE	0xC0	</span><span class="cm">/* 16 bit master DMA, ch 4(=slave input)..7 */</span><span class="cp"></span>

<span class="cm">/* DMA controller registers */</span>
<span class="cp">#define DMA1_CMD_REG		0x08	</span><span class="cm">/* command register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_STAT_REG		0x08	</span><span class="cm">/* status register (r) */</span><span class="cp"></span>
<span class="cp">#define DMA1_REQ_REG            0x09    </span><span class="cm">/* request register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_MASK_REG		0x0A	</span><span class="cm">/* single-channel mask (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_MODE_REG		0x0B	</span><span class="cm">/* mode register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_CLEAR_FF_REG	0x0C	</span><span class="cm">/* clear pointer flip-flop (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_TEMP_REG           0x0D    </span><span class="cm">/* Temporary Register (r) */</span><span class="cp"></span>
<span class="cp">#define DMA1_RESET_REG		0x0D	</span><span class="cm">/* Master Clear (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_CLR_MASK_REG       0x0E    </span><span class="cm">/* Clear Mask */</span><span class="cp"></span>
<span class="cp">#define DMA1_MASK_ALL_REG       0x0F    </span><span class="cm">/* all-channels mask (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_EXT_MODE_REG	(0x400 | DMA1_MODE_REG)</span>

<span class="cp">#define DMA2_CMD_REG		0xD0	</span><span class="cm">/* command register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_STAT_REG		0xD0	</span><span class="cm">/* status register (r) */</span><span class="cp"></span>
<span class="cp">#define DMA2_REQ_REG            0xD2    </span><span class="cm">/* request register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_MASK_REG		0xD4	</span><span class="cm">/* single-channel mask (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_MODE_REG		0xD6	</span><span class="cm">/* mode register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_CLEAR_FF_REG	0xD8	</span><span class="cm">/* clear pointer flip-flop (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_TEMP_REG           0xDA    </span><span class="cm">/* Temporary Register (r) */</span><span class="cp"></span>
<span class="cp">#define DMA2_RESET_REG		0xDA	</span><span class="cm">/* Master Clear (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_CLR_MASK_REG       0xDC    </span><span class="cm">/* Clear Mask */</span><span class="cp"></span>
<span class="cp">#define DMA2_MASK_ALL_REG       0xDE    </span><span class="cm">/* all-channels mask (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_EXT_MODE_REG	(0x400 | DMA2_MODE_REG)</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">claim_dma_lock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">release_dma_lock</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>


<span class="cm">/* Get DMA residue count. After a DMA transfer, this</span>
<span class="cm"> * should return zero. Reading this while a DMA transfer is</span>
<span class="cm"> * still in progress will return unpredictable results.</span>
<span class="cm"> * If called before the channel has been used, it may return 1.</span>
<span class="cm"> * Otherwise, it returns the number of _bytes_ left to transfer.</span>
<span class="cm"> *</span>
<span class="cm"> * Assumes DMA flip-flop is clear.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">get_dma_residue</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">io_port</span> <span class="o">=</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span><span class="o">?</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">IO_DMA1_BASE</span>
					 <span class="o">:</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">+</span> <span class="n">IO_DMA2_BASE</span><span class="p">;</span>

	<span class="cm">/* using short to get 16-bit wrap around */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">count</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">dma_inb</span><span class="p">(</span><span class="n">io_port</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">+=</span> <span class="n">dma_inb</span><span class="p">(</span><span class="n">io_port</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	
	<span class="k">return</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span><span class="o">?</span> <span class="n">count</span> <span class="o">:</span> <span class="p">(</span><span class="n">count</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* enable/disable a specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">enable_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SUPERIO</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="n">dmanr</span><span class="p">,</span>  <span class="n">DMA1_MASK_REG</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="n">dmanr</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">,</span>  <span class="n">DMA2_MASK_REG</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">disable_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SUPERIO</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="n">dmanr</span> <span class="o">|</span> <span class="mi">4</span><span class="p">,</span>  <span class="n">DMA1_MASK_REG</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dma_outb</span><span class="p">((</span><span class="n">dmanr</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="mi">4</span><span class="p">,</span>  <span class="n">DMA2_MASK_REG</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/* reserve a DMA channel */</span>
<span class="cp">#define request_dma(dmanr, device_id)	(0)</span>

<span class="cm">/* Clear the &#39;DMA Pointer Flip Flop&#39;.</span>
<span class="cm"> * Write 0 for LSB/MSB, 1 for MSB/LSB access.</span>
<span class="cm"> * Use this once to initialize the FF to a known state.</span>
<span class="cm"> * After that, keep track of it. :-)</span>
<span class="cm"> * --- In order to do that, the DMA routines below should ---</span>
<span class="cm"> * --- only be used while holding the DMA lock ! ---</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">clear_dma_ff</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/* set mode (above) for a specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">char</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/* Set only the page register bits of the transfer address.</span>
<span class="cm"> * This is used for successive transfers when we know the contents of</span>
<span class="cm"> * the lower 16 bits of the DMA current address register, but a 64k boundary</span>
<span class="cm"> * may have been crossed.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">char</span> <span class="n">pagenr</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>


<span class="cm">/* Set transfer address &amp; page bits for specific DMA channel.</span>
<span class="cm"> * Assumes dma flipflop is clear.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>


<span class="cm">/* Set transfer size (max 64k for DMA1..3, 128k for DMA5..7) for</span>
<span class="cm"> * a specific DMA channel.</span>
<span class="cm"> * You must ensure the parameters are valid.</span>
<span class="cm"> * NOTE: from a manual: &quot;the number of transfers is one more</span>
<span class="cm"> * than the initial word count&quot;! This is taken into account.</span>
<span class="cm"> * Assumes dma flip-flop is clear.</span>
<span class="cm"> * NOTE 2: &quot;count&quot; represents _bytes_ and must be even for channels 5-7.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_count</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>


<span class="cp">#define free_dma(dmanr)</span>

<span class="cp">#ifdef CONFIG_PCI</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">isa_dma_bridge_buggy</span><span class="p">;</span>
<span class="cp">#else</span>
<span class="cp">#define isa_dma_bridge_buggy 	(0)</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
