This is my final project in the course Verification Engineering at Cadence & SQLink.

The project is a verification environment for a round-robin arbiter.

The code was written in SystemVerilog and UVM.

The arbiter DUT isn't included, because it wasn't written by me.

Important Files:
* [Arbiter Description.pdf](Arbiter%20Description.pdf)
* [Arbiter Verification Plan.pdf](Arbiter%20Verification%20Plan.pdf)
