

================================================================
== Vivado HLS Report for 'cnn_2d_conv_d8x8_k5x5'
================================================================
* Date:           Thu Mar 18 13:56:00 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_2d_conv_d8x8_k5x5
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  109|  109|  110|  110|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    3|    3|         2|          1|          1|     3|    yes   |
        |- Loop 2  |   16|   16|         2|          1|          1|    16|    yes   |
        |- Loop 3  |   10|   10|         3|          1|          1|     9|    yes   |
        |- Loop 4  |   72|   72|        10|          1|          1|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2156|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|    100|    1024|   1704|
|Memory           |        6|      -|      64|      4|
|Multiplexer      |        -|      -|       -|    755|
|Register         |        -|      -|    2317|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        6|    100|    3405|   4621|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|     45|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------------------+---------+-------+------+------+
    |              Instance              |              Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------+----------------------------------+---------+-------+------+------+
    |cnn_2d_conv_d8x8_fYi_U0             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U1             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U2             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U3             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U4             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U5             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U6             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U7             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U8             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U9             |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U10            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U11            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U12            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U13            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U14            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U15            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U16            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U17            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U18            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U19            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U20            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U21            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U22            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U23            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_fYi_U24            |cnn_2d_conv_d8x8_fYi              |        0|      4|     0|     0|
    |cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U  |cnn_2d_conv_d8x8_k5x5_CTRL_s_axi  |        0|      0|  1024|  1704|
    +------------------------------------+----------------------------------+---------+-------+------+------+
    |Total                               |                                  |        0|    100|  1024|  1704|
    +------------------------------------+----------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |lineBuffer_0_U  |cnn_2d_conv_d8x8_bkb  |        0|  64|   4|     8|   32|     1|          256|
    |lineBuffer_1_U  |cnn_2d_conv_d8x8_cud  |        2|   0|   0|     8|   32|     1|          256|
    |lineBuffer_2_U  |cnn_2d_conv_d8x8_cud  |        2|   0|   0|     8|   32|     1|          256|
    |lineBuffer_3_U  |cnn_2d_conv_d8x8_cud  |        2|   0|   0|     8|   32|     1|          256|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                      |        6|  64|   4|    32|  128|     4|         1024|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next1_fu_1567_p2      |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next7_fu_1019_p2      |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_918_p2        |     +    |      0|  0|   5|           5|           1|
    |readCount_fu_1728_p2                 |     +    |      0|  0|  32|          32|           1|
    |tmp10_fu_2084_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp11_fu_2088_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp12_fu_2092_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_2097_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp14_fu_2161_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp15_fu_2103_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp16_fu_2107_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp17_fu_2112_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp18_fu_2116_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp19_fu_2121_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp20_fu_2053_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp21_fu_2127_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp22_fu_2131_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp23_fu_2059_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp24_fu_2135_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp25_fu_2140_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp26_fu_2146_p2                     |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_2047_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_2041_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_2065_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_2069_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_2073_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_2078_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp_data_V_2_fu_2165_p2              |     +    |      0|  0|  16|          32|          32|
    |tmp_s_fu_1107_p2                     |     +    |      0|  0|   3|           3|           2|
    |writeCount_fu_2155_p2                |     +    |      0|  0|  32|          32|           1|
    |x_1_fu_901_p2                        |     +    |      0|  0|   4|           4|           1|
    |x_2_fu_972_p2                        |     +    |      0|  0|   4|           4|           1|
    |x_3_fu_1120_p2                       |     +    |      0|  0|   3|           3|           1|
    |x_4_fu_1739_p2                       |     +    |      0|  0|   4|           4|           1|
    |y_1_fu_1039_p2                       |     +    |      0|  0|   3|           3|           1|
    |y_2_fu_1587_p2                       |     +    |      0|  0|   4|           4|           1|
    |y_s_fu_938_p2                        |     +    |      0|  0|   3|           3|           1|
    |ap_condition_995                     |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp10_fu_1007_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp11_fu_1189_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp12_fu_1201_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp13_fu_1213_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp15_fu_1225_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp16_fu_1237_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp17_fu_1249_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp18_mid1_fu_1085_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp3_fu_1166_p2                  |    and   |      0|  0|   1|           1|           1|
    |sel_tmp8_fu_1177_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_1150_p2                      |    and   |      0|  0|   1|           1|           1|
    |cond_fu_950_p2                       |   icmp   |      0|  0|   2|           3|           2|
    |cond_mid1_fu_944_p2                  |   icmp   |      0|  0|   2|           3|           2|
    |exitcond1_fu_895_p2                  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_1025_p2                 |   icmp   |      0|  0|   2|           3|           3|
    |exitcond3_fu_1573_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten1_fu_1561_p2         |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten8_fu_1013_p2         |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_flatten_fu_912_p2           |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_924_p2                   |   icmp   |      0|  0|   2|           4|           5|
    |icmp1_fu_1603_p2                     |   icmp   |      0|  0|   2|           3|           1|
    |icmp2_fu_1619_p2                     |   icmp   |      0|  0|   2|           3|           1|
    |icmp3_fu_1679_p2                     |   icmp   |      0|  0|   2|           3|           1|
    |icmp_fu_1722_p2                      |   icmp   |      0|  0|   9|          26|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp14_fu_1161_p2                 |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp16_mid1_fu_1073_p2            |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp17_mid1_fu_1079_p2            |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp2_fu_989_p2                   |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp2_mid1_fu_1059_p2             |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp4_fu_995_p2                   |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp5_fu_1001_p2                  |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp6_fu_1156_p2                  |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp7_fu_1140_p2                  |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp9_fu_1145_p2                  |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp_fu_983_p2                    |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp_mid1_fu_1045_p2              |   icmp   |      0|  0|   2|           3|           2|
    |tmp_1_i_fu_1685_p2                   |   icmp   |      0|  0|   2|           4|           3|
    |tmp_2_i_fu_1639_p2                   |   icmp   |      0|  0|   2|           4|           3|
    |tmp_2_i_mid1_fu_1633_p2              |   icmp   |      0|  0|   2|           4|           3|
    |tmp_last_V_fu_2171_p2                |   icmp   |      0|  0|  11|          32|           5|
    |ap_condition_2592                    |    or    |      0|  0|   1|           1|           1|
    |p_i_fu_1703_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp3_fu_1691_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp4_fu_1697_p2                      |    or    |      0|  0|   1|           1|           1|
    |cond_mid2_fu_956_p3                  |  select  |      0|  0|   1|           1|           1|
    |sel_tmp18_mid2_fu_1091_p3            |  select  |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_1126_p3                  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp2_mid2_fu_1065_p3             |  select  |      0|  0|   1|           1|           1|
    |sel_tmp_mid2_fu_1051_p3              |  select  |      0|  0|   1|           1|           1|
    |tmp_2_i_mid2_fu_1645_p3              |  select  |      0|  0|   1|           1|           1|
    |tmp_i_mid2_fu_1625_p3                |  select  |      0|  0|   1|           1|           1|
    |window_4_2_2_fu_1133_p3              |  select  |      0|  0|  32|           1|          32|
    |window_4_4_11_fu_1261_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_12_fu_1268_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_13_fu_1276_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_14_fu_1284_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_16_fu_1292_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_18_fu_1299_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_19_fu_1306_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_20_fu_1314_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_21_fu_1322_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_22_fu_1330_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_23_fu_1338_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_25_fu_1346_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_26_fu_1353_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_27_fu_1361_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_28_fu_1369_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_29_fu_1377_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_2_fu_1170_p3              |  select  |      0|  0|  32|           1|          32|
    |window_4_4_33_fu_1385_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_34_fu_1392_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_35_fu_1400_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_36_fu_1407_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_37_fu_1415_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_38_fu_1423_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_39_fu_1431_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_3_fu_1181_p3              |  select  |      0|  0|  32|           1|          32|
    |window_4_4_40_fu_1439_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_41_fu_1447_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_42_fu_1455_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_43_fu_1463_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_44_fu_1470_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_45_fu_1478_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_46_fu_1486_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_47_fu_1494_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_48_fu_1502_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_49_fu_1510_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_4_fu_1193_p3              |  select  |      0|  0|  32|           1|          32|
    |window_4_4_50_fu_1518_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_51_fu_1525_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_52_fu_1533_p3             |  select  |      0|  0|  32|           1|          32|
    |window_4_4_5_fu_1205_p3              |  select  |      0|  0|  32|           1|          32|
    |window_4_4_6_fu_1217_p3              |  select  |      0|  0|  32|           1|          32|
    |window_4_4_7_fu_1229_p3              |  select  |      0|  0|  32|           1|          32|
    |window_4_4_8_fu_1241_p3              |  select  |      0|  0|  32|           1|          32|
    |window_4_4_9_fu_1253_p3              |  select  |      0|  0|  32|           1|          32|
    |x1_mid2_fu_930_p3                    |  select  |      0|  0|   4|           1|           1|
    |x4_mid2_fu_1031_p3                   |  select  |      0|  0|   3|           1|           2|
    |x_assign_mid2_fu_1579_p3             |  select  |      0|  0|   4|           1|           1|
    |y3_mid2_fu_1099_p3                   |  select  |      0|  0|   3|           1|           3|
    |y_assign_mid2_fu_1653_p3             |  select  |      0|  0|   4|           1|           4|
    |y_mid2_fu_964_p3                     |  select  |      0|  0|   3|           1|           3|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|2156|        1114|        2381|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|         10|    1|         10|
    |ap_enable_reg_pp2_iter2        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter9        |   1|          2|    1|          2|
    |inStream_TDATA_blk_n           |   1|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |  32|          2|   32|         64|
    |inStream_V_data_V_0_state      |   2|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   2|          3|    2|          6|
    |indvar_flatten1_reg_759        |   7|          2|    7|         14|
    |indvar_flatten6_reg_630        |   4|          2|    4|          8|
    |indvar_flatten_reg_597         |   5|          2|    5|         10|
    |lineBuffer_1_address0          |   3|          4|    3|         12|
    |lineBuffer_2_address0          |   3|          4|    3|         12|
    |lineBuffer_3_address0          |   3|          4|    3|         12|
    |outStream_TDATA_blk_n          |   1|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |  32|          2|   32|         64|
    |outStream_V_data_V_1_state     |   2|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   2|          3|    2|          6|
    |outStream_V_id_V_1_state       |   2|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   2|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   1|          2|    1|          2|
    |outStream_V_last_V_1_state     |   2|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   2|          3|    2|          6|
    |outStream_V_user_V_1_state     |   2|          3|    2|          6|
    |readCount_1_fu_282             |  32|          2|   32|         64|
    |window_2_1_phi_fu_876_p4       |  32|          2|   32|         64|
    |window_2_1_reg_873             |  32|          2|   32|         64|
    |window_2_2_phi_fu_864_p4       |  32|          2|   32|         64|
    |window_2_2_reg_861             |  32|          2|   32|         64|
    |window_2_3_phi_fu_853_p4       |  32|          2|   32|         64|
    |window_2_3_reg_850             |  32|          2|   32|         64|
    |window_3_1_phi_fu_841_p4       |  32|          2|   32|         64|
    |window_3_1_reg_838             |  32|          2|   32|         64|
    |window_3_2_phi_fu_829_p4       |  32|          2|   32|         64|
    |window_3_2_reg_826             |  32|          2|   32|         64|
    |window_3_3_1_phi_fu_818_p4     |  32|          2|   32|         64|
    |window_3_3_1_reg_815           |  32|          2|   32|         64|
    |window_4_1_phi_fu_806_p4       |  32|          2|   32|         64|
    |window_4_1_reg_803             |  32|          2|   32|         64|
    |window_4_2_phi_fu_795_p4       |  32|          2|   32|         64|
    |window_4_2_reg_792             |  32|          2|   32|         64|
    |window_4_3_fu_274              |  32|          2|   32|         64|
    |writeCount_1_fu_278            |  32|          2|   32|         64|
    |x1_reg_619                     |   4|          2|    4|          8|
    |x4_reg_748                     |   3|          2|    3|          6|
    |x_assign_reg_781               |   4|          2|    4|          8|
    |x_phi_fu_589_p4                |   4|          2|    4|          8|
    |x_reg_585                      |   4|          2|    4|          8|
    |y3_reg_641                     |   3|          2|    3|          6|
    |y_assign_reg_770               |   4|          2|    4|          8|
    |y_reg_608                      |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 755|        127|  752|       1548|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9                                 |   1|   0|    1|          0|
    |ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251        |   1|   0|    1|          0|
    |ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243         |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519  |   3|   0|    3|          0|
    |cond_mid2_reg_2206                                      |   1|   0|    1|          0|
    |exitcond1_reg_2183                                      |   1|   0|    1|          0|
    |exitcond_flatten1_reg_2483                              |   1|   0|    1|          0|
    |exitcond_flatten8_reg_2226                              |   1|   0|    1|          0|
    |exitcond_flatten_reg_2192                               |   1|   0|    1|          0|
    |icmp_reg_2525                                           |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A                           |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B                           |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd                              |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr                              |   1|   0|    1|          0|
    |inStream_V_data_V_0_state                               |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state                               |   2|   0|    2|          0|
    |indvar_flatten1_reg_759                                 |   7|   0|    7|          0|
    |indvar_flatten6_reg_630                                 |   4|   0|    4|          0|
    |indvar_flatten_reg_597                                  |   5|   0|    5|          0|
    |lineBuffer_0_addr_reg_2501                              |   3|   0|    3|          0|
    |lineBuffer_1_addr_2_reg_2507                            |   3|   0|    3|          0|
    |lineBuffer_2_addr_2_reg_2513                            |   3|   0|    3|          0|
    |lineBuffer_3_addr_2_reg_2519                            |   3|   0|    3|          0|
    |outStream_V_data_V_1_payload_A                          |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B                          |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr                             |   1|   0|    1|          0|
    |outStream_V_data_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd                               |   1|   0|    1|          0|
    |outStream_V_id_V_1_state                                |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr                             |   1|   0|    1|          0|
    |outStream_V_last_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_user_V_1_state                              |   2|   0|    2|          0|
    |p_i_reg_2497                                            |   1|   0|    1|          0|
    |readCount_1_fu_282                                      |  32|   0|   32|          0|
    |sel_tmp14_reg_2316                                      |   1|   0|    1|          0|
    |sel_tmp18_mid2_reg_2259                                 |   1|   0|    1|          0|
    |sel_tmp2_mid2_reg_2251                                  |   1|   0|    1|          0|
    |sel_tmp6_reg_2309                                       |   1|   0|    1|          0|
    |sel_tmp_mid2_reg_2243                                   |   1|   0|    1|          0|
    |tmp13_reg_2865                                          |  32|   0|   32|          0|
    |tmp1_reg_2303                                           |   1|   0|    1|          0|
    |tmp20_reg_2850                                          |  32|   0|   32|          0|
    |tmp23_reg_2855                                          |  32|   0|   32|          0|
    |tmp26_reg_2870                                          |  32|   0|   32|          0|
    |tmp2_reg_2845                                           |  32|   0|   32|          0|
    |tmp5_reg_2840                                           |  32|   0|   32|          0|
    |tmp9_reg_2860                                           |  32|   0|   32|          0|
    |tmp_9_0_1_i_reg_2755                                    |  32|   0|   32|          0|
    |tmp_9_0_3_i_reg_2760                                    |  32|   0|   32|          0|
    |tmp_9_0_4_i_reg_2765                                    |  32|   0|   32|          0|
    |tmp_9_1_1_i_reg_2775                                    |  32|   0|   32|          0|
    |tmp_9_1_4_i_reg_2780                                    |  32|   0|   32|          0|
    |tmp_9_1_i_reg_2770                                      |  32|   0|   32|          0|
    |tmp_9_2_1_i_reg_2790                                    |  32|   0|   32|          0|
    |tmp_9_2_2_i_reg_2795                                    |  32|   0|   32|          0|
    |tmp_9_2_3_i_reg_2800                                    |  32|   0|   32|          0|
    |tmp_9_2_4_i_reg_2805                                    |  32|   0|   32|          0|
    |tmp_9_2_i_reg_2785                                      |  32|   0|   32|          0|
    |tmp_9_3_1_i_reg_2815                                    |  32|   0|   32|          0|
    |tmp_9_3_2_i_reg_2820                                    |  32|   0|   32|          0|
    |tmp_9_3_3_i_reg_2825                                    |  32|   0|   32|          0|
    |tmp_9_3_i_reg_2810                                      |  32|   0|   32|          0|
    |tmp_9_4_1_i_reg_2830                                    |  32|   0|   32|          0|
    |tmp_9_4_2_i_reg_2835                                    |  32|   0|   32|          0|
    |windowRightCol_2_reg_2745                               |  32|   0|   32|          0|
    |windowRightCol_3_reg_2750                               |  32|   0|   32|          0|
    |window_0_0_fu_214                                       |  32|   0|   32|          0|
    |window_0_0_read_as_fu_210                               |  32|   0|   32|          0|
    |window_0_1_fu_218                                       |  32|   0|   32|          0|
    |window_0_2_fu_222                                       |  32|   0|   32|          0|
    |window_0_3_fu_226                                       |  32|   0|   32|          0|
    |window_1_0_fu_234                                       |  32|   0|   32|          0|
    |window_1_0_read_as_fu_230                               |  32|   0|   32|          0|
    |window_1_1_fu_238                                       |  32|   0|   32|          0|
    |window_1_2_fu_242                                       |  32|   0|   32|          0|
    |window_1_3_fu_246                                       |  32|   0|   32|          0|
    |window_2_0_fu_254                                       |  32|   0|   32|          0|
    |window_2_0_read_as_fu_250                               |  32|   0|   32|          0|
    |window_2_1_reg_873                                      |  32|   0|   32|          0|
    |window_2_2_reg_861                                      |  32|   0|   32|          0|
    |window_2_3_reg_850                                      |  32|   0|   32|          0|
    |window_2_4_1_reg_712                                    |  32|   0|   32|          0|
    |window_3_0_fu_262                                       |  32|   0|   32|          0|
    |window_3_0_read_as_fu_258                               |  32|   0|   32|          0|
    |window_3_1_reg_838                                      |  32|   0|   32|          0|
    |window_3_2_reg_826                                      |  32|   0|   32|          0|
    |window_3_3_1_reg_815                                    |  32|   0|   32|          0|
    |window_4_0_fu_270                                       |  32|   0|   32|          0|
    |window_4_0_read_as_fu_266                               |  32|   0|   32|          0|
    |window_4_1_reg_803                                      |  32|   0|   32|          0|
    |window_4_2_2_reg_2290                                   |  32|   0|   32|          0|
    |window_4_2_reg_792                                      |  32|   0|   32|          0|
    |window_4_3_2_reg_2604                                   |  32|   0|   32|          0|
    |window_4_3_fu_274                                       |  32|   0|   32|          0|
    |window_4_4_10_reg_676                                   |  32|   0|   32|          0|
    |window_4_4_15_reg_688                                   |  32|   0|   32|          0|
    |window_4_4_17_reg_700                                   |  32|   0|   32|          0|
    |window_4_4_1_reg_664                                    |  32|   0|   32|          0|
    |window_4_4_24_reg_724                                   |  32|   0|   32|          0|
    |window_4_4_30_reg_736                                   |  32|   0|   32|          0|
    |window_4_4_32_reg_652                                   |  32|   0|   32|          0|
    |window_4_4_fu_206                                       |  32|   0|   32|          0|
    |writeCount_1_fu_278                                     |  32|   0|   32|          0|
    |x1_mid2_reg_2201                                        |   4|   0|    4|          0|
    |x1_reg_619                                              |   4|   0|    4|          0|
    |x4_mid2_reg_2235                                        |   3|   0|    3|          0|
    |x4_reg_748                                              |   3|   0|    3|          0|
    |x_1_reg_2187                                            |   4|   0|    4|          0|
    |x_assign_reg_781                                        |   4|   0|    4|          0|
    |x_reg_585                                               |   4|   0|    4|          0|
    |y3_reg_641                                              |   3|   0|    3|          0|
    |y_assign_reg_770                                        |   4|   0|    4|          0|
    |y_reg_608                                               |   3|   0|    3|          0|
    |exitcond_flatten1_reg_2483                              |   0|   1|    1|          0|
    |p_i_reg_2497                                            |   0|   1|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |2317|   2| 2319|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_AWADDR   |  in |    8|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_ARADDR   |  in |    8|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |          CTRL         |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs | cnn_2d_conv_d8x8_k5x5 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | cnn_2d_conv_d8x8_k5x5 | return value |
|interrupt           | out |    1| ap_ctrl_hs | cnn_2d_conv_d8x8_k5x5 | return value |
|inStream_TDATA      |  in |   32|    axis    |   inStream_V_data_V   |    pointer   |
|inStream_TVALID     |  in |    1|    axis    |   inStream_V_dest_V   |    pointer   |
|inStream_TREADY     | out |    1|    axis    |   inStream_V_dest_V   |    pointer   |
|inStream_TDEST      |  in |    6|    axis    |   inStream_V_dest_V   |    pointer   |
|inStream_TKEEP      |  in |    4|    axis    |   inStream_V_keep_V   |    pointer   |
|inStream_TSTRB      |  in |    4|    axis    |   inStream_V_strb_V   |    pointer   |
|inStream_TUSER      |  in |    2|    axis    |   inStream_V_user_V   |    pointer   |
|inStream_TLAST      |  in |    1|    axis    |   inStream_V_last_V   |    pointer   |
|inStream_TID        |  in |    5|    axis    |    inStream_V_id_V    |    pointer   |
|outStream_TDATA     | out |   32|    axis    |   outStream_V_data_V  |    pointer   |
|outStream_TVALID    | out |    1|    axis    |   outStream_V_dest_V  |    pointer   |
|outStream_TREADY    |  in |    1|    axis    |   outStream_V_dest_V  |    pointer   |
|outStream_TDEST     | out |    6|    axis    |   outStream_V_dest_V  |    pointer   |
|outStream_TKEEP     | out |    4|    axis    |   outStream_V_keep_V  |    pointer   |
|outStream_TSTRB     | out |    4|    axis    |   outStream_V_strb_V  |    pointer   |
|outStream_TUSER     | out |    2|    axis    |   outStream_V_user_V  |    pointer   |
|outStream_TLAST     | out |    1|    axis    |   outStream_V_last_V  |    pointer   |
|outStream_TID       | out |    5|    axis    |    outStream_V_id_V   |    pointer   |
+--------------------+-----+-----+------------+-----------------------+--------------+

