set NETLIST_CACHE(OneBit_Slice,cells) {{schematic RegFile /nfs/ug/homes-0/s/syedazaa/ECE451/git_folder/ece451/lab3/RegFile.sue} {schematic ALU /nfs/ug/homes-0/s/syedazaa/ECE451/git_folder/ece451/lab3/ALU.sue} {schematic OpSel /nfs/ug/homes-0/s/syedazaa/ECE451/git_folder/ece451/lab3/OpSel.sue}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(OneBit_Slice,globals) {gnd vdd}
set NETLIST_EXPLICIT_GLOBALS {}
set NETLIST_CACHE(OneBit_Slice,version) MMI_SUE5.5.4
set NETLIST_CACHE(OneBit_Slice) {{.SUBCKT OneBit_Slice ARdEn[0] ARdEn[1] ARdEn[2] ARdEn[3] BRdEn[0] } {+ BRdEn[1] BRdEn[2] BRdEn[3] D FBEn[0] FBEn[1] FBEn[2] FBEn[3] Fi } {+ In1Select0 In1Select1 In2Select0 In2Select1 L[0] L[1] L[2] L[3] M[0] } {+ M[1] M[2] M[3] N[0] N[1] N[2] N[3] Phi1 Phi2 RAMINi WriteEn[0] } {+ WriteEn[1] WriteEn[2] WriteEn[3] notCi notCi_1 notFBEn[0] notFBEn[1] } {+ notFBEn[2] notFBEn[3] notPhi1 } {XOpSel A In1Select0 gnd In2Select0 Si Phi1 net_2 notPhi1 OpSel } {XOpSel_1 B In1Select1 D In2Select1 Ri Phi1 net_1 notPhi1 OpSel } {XALU Fi L[0] L[1] L[2] L[3] M[0] M[1] M[2] M[3] N[0] N[1] N[2] N[3] Phi2 } {+ Ri Si notCi notCi_1 net_1 net_2 ALU } {XRegFile ARdEn[0] ARdEn[1] ARdEn[2] ARdEn[3] A BRdEn[0] BRdEn[1] } {+ BRdEn[2] BRdEn[3] B FBEn[0] FBEn[1] FBEn[2] FBEn[3] Phi1 RAMINi } {+ WriteEn[0] WriteEn[1] WriteEn[2] WriteEn[3] notFBEn[0] notFBEn[1] } {+ notFBEn[2] notFBEn[3] RegFile } {.ENDS	$ OneBit_Slice} {}}
set NETLIST_CACHE(OneBit_Slice,names) {{400 310 {0 XOpSel}} {690 360 {0 Si}} {790 380 {0 XALU}} {250 500 {0 In1Select1} {2 In1Select1}} {750 270 {0 L[3:0]}} {-170 370 {1 Phi1} {2 Phi1}} {810 260 {1 Phi2}} {110 370 {0 A}} {770 260 {1 M[3:0]}} {-70 550 {1 notFBEn[3:0]} {2 notFBEn[3:0]}} {250 350 {1 Phi1} {2 Phi1}} {250 270 {0 A}} {690 380 {0 net_2}} {810 270 {0 Phi2}} {240 250 {1 notPhi1}} {250 520 {0 D}} {230 460 {1 notPhi1}} {550 500 {0 net_1}} {770 270 {0 M[3:0]}} {-10 550 {1 ARdEn[3:0]} {2 ARdEn[3:0]}} {-170 390 {0 RAMINi}} {830 260 {1 N[3:0]}} {690 400 {0 net_1}} {110 390 {0 B}} {130 370 {1 A}} {790 260 {1 notCi_1}} {250 290 {0 In1Select0} {2 In1Select0}} {890 360 {0 Fi}} {830 270 {0 N[3:0]}} {-230 390 {1 RAMINi}} {250 540 {0 In2Select1} {2 In2Select1}} {250 460 {0 notPhi1}} {550 520 {0 Ri}} {790 270 {0 notCi_1}} {-30 550 {1 WriteEn[3:0]} {2 WriteEn[3:0]}} {980 360 {1 Fi}} {400 520 {0 XOpSel_1}} {250 310 {0 gnd}} {160 390 {1 B}} {-30 390 {0 XRegFile}} {690 340 {0 Ri}} {670 360 {1 Si}} {170 200 {1 gnd}} {890 380 {1 notCi} {2 notCi}} {550 290 {0 net_2}} {150 540 {1 D}} {630 340 {1 Ri}} {250 560 {1 Phi1} {2 Phi1}} {10 550 {1 BRdEn[3:0]} {2 BRdEn[3:0]}} {250 480 {0 B}} {750 260 {1 L[3:0]}} {-50 550 {1 FBEn[3:0]} {2 FBEn[3:0]}} {250 330 {0 In2Select0} {2 In2Select0}} {250 250 {0 notPhi1}} {550 310 {0 Si}}}
set NETLIST_CACHE(OneBit_Slice,wires) {{550 520 580 520 Ri} {660 310 660 360 Si} {550 500 640 500 net_1} {640 400 640 500 net_1} {580 340 580 520 Ri} {240 250 250 250 notPhi1} {230 460 250 460 notPhi1} {550 290 650 290 net_2} {750 260 750 270 L[3:0]} {810 260 810 270 Phi2} {830 260 830 270 N[3:0]} {770 260 770 270 M[3:0]} {550 310 660 310 Si} {640 400 690 400 net_1} {650 290 650 380 net_2} {650 380 690 380 net_2} {790 260 790 270 notCi_1} {-230 390 -170 390 RAMINi} {110 370 130 370 A} {130 370 150 370 A} {110 390 160 390 B} {160 390 180 390 B} {630 340 690 340 Ri} {580 340 630 340 Ri} {670 360 690 360 Si} {660 360 670 360 Si} {890 360 980 360 Fi} {170 310 250 310 gnd} {170 200 170 310 gnd} {150 270 250 270 A} {150 270 150 370 A} {150 520 150 540 D} {150 520 250 520 D} {180 390 180 480 B} {180 480 250 480 B}}
