
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.9.0
// timestamp : Fri Oct  7 11:55:36 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/reg/tools/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/reg/tools/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zfinx/fmadd.s.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32_Zfinx,RV32_Zdinx,RV64_Zfinx,RV64_Zdinx extension for the fmadd_b6 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx,RV32I_Zdinx,RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fmadd_b6)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==x30, rs2==x30, rs3==x29, rd==x31,fs1 == 0 and fe1 == 0x1b and fm1 == 0x079143 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x618104 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x6ed5fe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x30; op3:x29; dest:x31; op1val:0xd879143; op2val:0xd879143;
op3val:0xd6ed5fe; valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x30, x29, dyn, 0, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==x31, rs2==x29, rs3==x28, rd==x30,fs1 == 0 and fe1 == 0x1b and fm1 == 0x079143 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x618104 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x6ed5fe and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x31; op2:x29; op3:x28; dest:x30; op1val:0xd879143; op2val:0xbf618104;
op3val:0xd6ed5fe; valaddr_reg:x3; val_offset:3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x30, x31, x29, x28, dyn, 32, 0, x3, 3*FLEN/8, x4, x1, x2)

inst_2:
// rs1 == rs2 == rd != rs3, rs1==x28, rs2==x28, rs3==x31, rd==x28,fs1 == 0 and fe1 == 0x1b and fm1 == 0x079143 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x618104 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x6ed5fe and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x28; op2:x28; op3:x31; dest:x28; op1val:0xd879143; op2val:0xd879143;
op3val:0xd6ed5fe; valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x28, x28, x28, x31, dyn, 64, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_3:
// rd == rs2 == rs3 != rs1, rs1==x29, rs2==x27, rs3==x27, rd==x27,fs1 == 0 and fe1 == 0x1b and fm1 == 0x079143 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x618104 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x6ed5fe and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x29; op2:x27; op3:x27; dest:x27; op1val:0xd879143; op2val:0xbf618104;
op3val:0xbf618104; valaddr_reg:x3; val_offset:9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x27, x29, x27, x27, dyn, 96, 0, x3, 9*FLEN/8, x4, x1, x2)

inst_4:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==x27, rs2==x26, rs3==x26, rd==x29,fs1 == 0 and fe1 == 0x1b and fm1 == 0x079143 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x618104 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x6ed5fe and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x27; op2:x26; op3:x26; dest:x29; op1val:0xd879143; op2val:0xbf618104;
op3val:0xbf618104; valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x29, x27, x26, x26, dyn, 128, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_5:
// rs1 == rs2 == rs3 != rd, rs1==x25, rs2==x25, rs3==x25, rd==x26,fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x25; op2:x25; op3:x25; dest:x26; op1val:0xd595706; op2val:0xd595706;
op3val:0xd595706; valaddr_reg:x3; val_offset:15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x26, x25, x25, x25, dyn, 0, 0, x3, 15*FLEN/8, x4, x1, x2)

inst_6:
// rs1 == rs2 == rs3 == rd, rs1==x24, rs2==x24, rs3==x24, rd==x24,fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x24; op2:x24; op3:x24; dest:x24; op1val:0xd595706; op2val:0xd595706;
op3val:0xd595706; valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x24, x24, x24, x24, dyn, 32, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_7:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==x23, rs2==x31, rs3==x23, rd==x25,fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x23; op2:x31; op3:x23; dest:x25; op1val:0xd595706; op2val:0xbeeb90f4;
op3val:0xd595706; valaddr_reg:x3; val_offset:21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x25, x23, x31, x23, dyn, 64, 0, x3, 21*FLEN/8, x4, x1, x2)

inst_8:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==x22, rs2==x23, rs3==x30, rd==x22,fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x22; op2:x23; op3:x30; dest:x22; op1val:0xd595706; op2val:0xbeeb90f4;
op3val:0xcc7fdf3; valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x22, x22, x23, x30, dyn, 96, 0, x3, 24*FLEN/8, x4, x1, x2)

inst_9:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==x26, rs2==x21, rs3==x22, rd==x21,fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x26; op2:x21; op3:x22; dest:x21; op1val:0xd595706; op2val:0xbeeb90f4;
op3val:0xcc7fdf3; valaddr_reg:x3; val_offset:27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x21, x26, x21, x22, dyn, 128, 0, x3, 27*FLEN/8, x4, x1, x2)

inst_10:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==x21, rs2==x22, rs3==x20, rd==x20,fs1 == 0 and fe1 == 0x1a and fm1 == 0x44a3df and fs2 == 1 and fe2 == 0x7f and fm2 == 0x002e60 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x44eb1d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x21; op2:x22; op3:x20; dest:x20; op1val:0xd44a3df; op2val:0xbf802e60;
op3val:0xd44eb1d; valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x20, x21, x22, x20, dyn, 0, 0, x3, 30*FLEN/8, x4, x1, x2)

inst_11:
// rs1 == rd == rs3 != rs2, rs1==x19, rs2==x20, rs3==x19, rd==x19,fs1 == 0 and fe1 == 0x1a and fm1 == 0x44a3df and fs2 == 1 and fe2 == 0x7f and fm2 == 0x002e60 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x44eb1d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x19; op2:x20; op3:x19; dest:x19; op1val:0xd44a3df; op2val:0xbf802e60;
op3val:0xd44a3df; valaddr_reg:x3; val_offset:33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x19, x19, x20, x19, dyn, 32, 0, x3, 33*FLEN/8, x4, x1, x2)

inst_12:
// rs1==x20, rs2==x19, rs3==x21, rd==x23,fs1 == 0 and fe1 == 0x1a and fm1 == 0x44a3df and fs2 == 1 and fe2 == 0x7f and fm2 == 0x002e60 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x44eb1d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x20; op2:x19; op3:x21; dest:x23; op1val:0xd44a3df; op2val:0xbf802e60;
op3val:0xd44eb1d; valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x23, x20, x19, x21, dyn, 64, 0, x3, 36*FLEN/8, x4, x1, x2)

inst_13:
// rs1==x17, rs2==x16, rs3==x15, rd==x18,fs1 == 0 and fe1 == 0x1a and fm1 == 0x44a3df and fs2 == 1 and fe2 == 0x7f and fm2 == 0x002e60 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x44eb1d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x17; op2:x16; op3:x15; dest:x18; op1val:0xd44a3df; op2val:0xbf802e60;
op3val:0xd44eb1d; valaddr_reg:x3; val_offset:39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x18, x17, x16, x15, dyn, 96, 0, x3, 39*FLEN/8, x4, x1, x2)

inst_14:
// rs1==x15, rs2==x18, rs3==x16, rd==x17,fs1 == 0 and fe1 == 0x1a and fm1 == 0x44a3df and fs2 == 1 and fe2 == 0x7f and fm2 == 0x002e60 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x44eb1d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x15; op2:x18; op3:x16; dest:x17; op1val:0xd44a3df; op2val:0xbf802e60;
op3val:0xd44eb1d; valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x17, x15, x18, x16, dyn, 128, 0, x3, 42*FLEN/8, x4, x1, x2)

inst_15:
// rs1==x18, rs2==x15, rs3==x17, rd==x16,fs1 == 0 and fe1 == 0x1a and fm1 == 0x3c9c8a and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0b8632 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x4d97bc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x18; op2:x15; op3:x17; dest:x16; op1val:0xd3c9c8a; op2val:0xbe8b8632;
op3val:0xc4d97bc; valaddr_reg:x3; val_offset:45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x16, x18, x15, x17, dyn, 0, 0, x3, 45*FLEN/8, x4, x1, x2)

inst_16:
// rs1==x16, rs2==x17, rs3==x18, rd==x15,fs1 == 0 and fe1 == 0x1a and fm1 == 0x3c9c8a and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0b8632 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x4d97bc and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x16; op2:x17; op3:x18; dest:x15; op1val:0xd3c9c8a; op2val:0xbe8b8632;
op3val:0xc4d97bc; valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x15, x16, x17, x18, dyn, 32, 0, x3, 48*FLEN/8, x4, x1, x2)

inst_17:
// rs1==x13, rs2==x12, rs3==x11, rd==x14,fs1 == 0 and fe1 == 0x1a and fm1 == 0x3c9c8a and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0b8632 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x4d97bc and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x13; op2:x12; op3:x11; dest:x14; op1val:0xd3c9c8a; op2val:0xbe8b8632;
op3val:0xc4d97bc; valaddr_reg:x3; val_offset:51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x14, x13, x12, x11, dyn, 64, 0, x3, 51*FLEN/8, x4, x1, x2)

inst_18:
// rs1==x11, rs2==x14, rs3==x12, rd==x13,fs1 == 0 and fe1 == 0x1a and fm1 == 0x3c9c8a and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0b8632 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x4d97bc and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x11; op2:x14; op3:x12; dest:x13; op1val:0xd3c9c8a; op2val:0xbe8b8632;
op3val:0xc4d97bc; valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x13, x11, x14, x12, dyn, 96, 0, x3, 54*FLEN/8, x4, x1, x2)

inst_19:
// rs1==x14, rs2==x11, rs3==x13, rd==x12,fs1 == 0 and fe1 == 0x1a and fm1 == 0x3c9c8a and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0b8632 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x4d97bc and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x14; op2:x11; op3:x13; dest:x12; op1val:0xd3c9c8a; op2val:0xbe8b8632;
op3val:0xc4d97bc; valaddr_reg:x3; val_offset:57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x12, x14, x11, x13, dyn, 128, 0, x3, 57*FLEN/8, x4, x1, x2)

inst_20:
// rs1==x12, rs2==x13, rs3==x14, rd==x11,fs1 == 0 and fe1 == 0x1a and fm1 == 0x0bc2a2 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x69eca6 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x7f6ab0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x12; op2:x13; op3:x14; dest:x11; op1val:0xd0bc2a2; op2val:0xbf69eca6;
op3val:0xcff6ab0; valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x11, x12, x13, x14, dyn, 0, 0, x3, 60*FLEN/8, x4, x1, x2)

inst_21:
// rs1==x9, rs2==x8, rs3==x7, rd==x10,fs1 == 0 and fe1 == 0x1a and fm1 == 0x0bc2a2 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x69eca6 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x7f6ab0 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x9; op2:x8; op3:x7; dest:x10; op1val:0xd0bc2a2; op2val:0xbf69eca6;
op3val:0xcff6ab0; valaddr_reg:x3; val_offset:63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x10, x9, x8, x7, dyn, 32, 0, x3, 63*FLEN/8, x4, x1, x2)
RVTEST_VALBASEUPD(x13,test_dataset_1)
RVTEST_SIGBASE(x11,signature_x11_0)

inst_22:
// rs1==x7, rs2==x10, rs3==x8, rd==x9,fs1 == 0 and fe1 == 0x1a and fm1 == 0x0bc2a2 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x69eca6 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x7f6ab0 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x7; op2:x10; op3:x8; dest:x9; op1val:0xd0bc2a2; op2val:0xbf69eca6;
op3val:0xcff6ab0; valaddr_reg:x13; val_offset:0*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x9, x7, x10, x8, dyn, 64, 0, x13, 0*FLEN/8, x14, x11, x12)

inst_23:
// rs1==x10, rs2==x7, rs3==x9, rd==x8,fs1 == 0 and fe1 == 0x1a and fm1 == 0x0bc2a2 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x69eca6 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x7f6ab0 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x10; op2:x7; op3:x9; dest:x8; op1val:0xd0bc2a2; op2val:0xbf69eca6;
op3val:0xcff6ab0; valaddr_reg:x13; val_offset:3*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x8, x10, x7, x9, dyn, 96, 0, x13, 3*FLEN/8, x14, x11, x12)

inst_24:
// rs1==x8, rs2==x9, rs3==x10, rd==x7,fs1 == 0 and fe1 == 0x1a and fm1 == 0x0bc2a2 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x69eca6 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x7f6ab0 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x8; op2:x9; op3:x10; dest:x7; op1val:0xd0bc2a2; op2val:0xbf69eca6;
op3val:0xcff6ab0; valaddr_reg:x13; val_offset:6*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x7, x8, x9, x10, dyn, 128, 0, x13, 6*FLEN/8, x14, x11, x12)

inst_25:
// rs1==x5, rs2==x4, rs3==x3, rd==x6,fs1 == 0 and fe1 == 0x1a and fm1 == 0x6aa17e and fs2 == 1 and fe2 == 0x7f and fm2 == 0x301eb9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x216b30 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x5; op2:x4; op3:x3; dest:x6; op1val:0xd6aa17e; op2val:0xbfb01eb9;
op3val:0xda16b30; valaddr_reg:x13; val_offset:9*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x6, x5, x4, x3, dyn, 0, 0, x13, 9*FLEN/8, x14, x11, x12)

inst_26:
// rs1==x3, rs2==x6, rs3==x4, rd==x5,fs1 == 0 and fe1 == 0x1a and fm1 == 0x6aa17e and fs2 == 1 and fe2 == 0x7f and fm2 == 0x301eb9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x216b30 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x3; op2:x6; op3:x4; dest:x5; op1val:0xd6aa17e; op2val:0xbfb01eb9;
op3val:0xda16b30; valaddr_reg:x13; val_offset:12*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x5, x3, x6, x4, dyn, 32, 0, x13, 12*FLEN/8, x14, x11, x12)

inst_27:
// rs1==x6, rs2==x3, rs3==x5, rd==x4,fs1 == 0 and fe1 == 0x1a and fm1 == 0x6aa17e and fs2 == 1 and fe2 == 0x7f and fm2 == 0x301eb9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x216b30 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x6; op2:x3; op3:x5; dest:x4; op1val:0xd6aa17e; op2val:0xbfb01eb9;
op3val:0xda16b30; valaddr_reg:x13; val_offset:15*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x4, x6, x3, x5, dyn, 64, 0, x13, 15*FLEN/8, x14, x11, x12)

inst_28:
// rs1==x4, rs2==x5, rs3==x6, rd==x3,fs1 == 0 and fe1 == 0x1a and fm1 == 0x6aa17e and fs2 == 1 and fe2 == 0x7f and fm2 == 0x301eb9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x216b30 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x4; op2:x5; op3:x6; dest:x3; op1val:0xd6aa17e; op2val:0xbfb01eb9;
op3val:0xda16b30; valaddr_reg:x13; val_offset:18*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x3, x4, x5, x6, dyn, 96, 0, x13, 18*FLEN/8, x14, x11, x12)

inst_29:
// rs1==x2,fs1 == 0 and fe1 == 0x1a and fm1 == 0x6aa17e and fs2 == 1 and fe2 == 0x7f and fm2 == 0x301eb9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x216b30 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x2; op2:x30; op3:x29; dest:x31; op1val:0xd6aa17e; op2val:0xbfb01eb9;
op3val:0xda16b30; valaddr_reg:x13; val_offset:21*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x2, x30, x29, dyn, 128, 0, x13, 21*FLEN/8, x14, x11, x12)

inst_30:
// rs1==x1,fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a0c58 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x12bc19 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x309875 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x1; op2:x30; op3:x29; dest:x31; op1val:0xd9a0c58; op2val:0xbf12bc19;
op3val:0xd309875; valaddr_reg:x13; val_offset:24*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x1, x30, x29, dyn, 0, 0, x13, 24*FLEN/8, x14, x11, x12)

inst_31:
// rs1==x0,fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a0c58 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x12bc19 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x309875 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x0; op2:x30; op3:x29; dest:x31; op1val:0x0; op2val:0xbf12bc19;
op3val:0xd309875; valaddr_reg:x13; val_offset:27*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x0, x30, x29, dyn, 32, 0, x13, 27*FLEN/8, x14, x11, x12)

inst_32:
// rs2==x2,fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a0c58 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x12bc19 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x309875 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x2; op3:x29; dest:x31; op1val:0xd9a0c58; op2val:0xbf12bc19;
op3val:0xd309875; valaddr_reg:x13; val_offset:30*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x2, x29, dyn, 64, 0, x13, 30*FLEN/8, x14, x11, x12)

inst_33:
// rs2==x1,fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a0c58 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x12bc19 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x309875 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x1; op3:x29; dest:x31; op1val:0xd9a0c58; op2val:0xbf12bc19;
op3val:0xd309875; valaddr_reg:x13; val_offset:33*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x1, x29, dyn, 96, 0, x13, 33*FLEN/8, x14, x11, x12)

inst_34:
// rs2==x0,fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a0c58 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x12bc19 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x309875 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x0; op3:x29; dest:x31; op1val:0xd9a0c58; op2val:0x0;
op3val:0xd309875; valaddr_reg:x13; val_offset:36*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x0, x29, dyn, 128, 0, x13, 36*FLEN/8, x14, x11, x12)

inst_35:
// rs3==x2,fs1 == 0 and fe1 == 0x1a and fm1 == 0x105d0a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x1a5d46 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x2e1923 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x2; dest:x31; op1val:0xd105d0a; op2val:0xbf1a5d46;
op3val:0xcae1923; valaddr_reg:x13; val_offset:39*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x2, dyn, 0, 0, x13, 39*FLEN/8, x14, x11, x12)

inst_36:
// rs3==x1,fs1 == 0 and fe1 == 0x1a and fm1 == 0x105d0a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x1a5d46 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x2e1923 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x1; dest:x31; op1val:0xd105d0a; op2val:0xbf1a5d46;
op3val:0xcae1923; valaddr_reg:x13; val_offset:42*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x1, dyn, 32, 0, x13, 42*FLEN/8, x14, x11, x12)

inst_37:
// rs3==x0,fs1 == 0 and fe1 == 0x1a and fm1 == 0x105d0a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x1a5d46 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x2e1923 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x0; dest:x31; op1val:0xd105d0a; op2val:0xbf1a5d46;
op3val:0x0; valaddr_reg:x13; val_offset:45*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x0, dyn, 64, 0, x13, 45*FLEN/8, x14, x11, x12)

inst_38:
// rd==x2,fs1 == 0 and fe1 == 0x1a and fm1 == 0x105d0a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x1a5d46 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x2e1923 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x31; op2:x30; op3:x29; dest:x2; op1val:0xd105d0a; op2val:0xbf1a5d46;
op3val:0xcae1923; valaddr_reg:x13; val_offset:48*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x2, x31, x30, x29, dyn, 96, 0, x13, 48*FLEN/8, x14, x11, x12)

inst_39:
// rd==x1,fs1 == 0 and fe1 == 0x1a and fm1 == 0x105d0a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x1a5d46 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x2e1923 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x31; op2:x30; op3:x29; dest:x1; op1val:0xd105d0a; op2val:0xbf1a5d46;
op3val:0xcae1923; valaddr_reg:x13; val_offset:51*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x1, x31, x30, x29, dyn, 128, 0, x13, 51*FLEN/8, x14, x11, x12)

inst_40:
// rd==x0,fs1 == 0 and fe1 == 0x16 and fm1 == 0x3a879f and fs2 == 1 and fe2 == 0x7e and fm2 == 0x439313 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0e8078 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x31; op2:x30; op3:x29; dest:x0; op1val:0xb3a879f; op2val:0xbf439313;
op3val:0xb0e8078; valaddr_reg:x13; val_offset:54*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x0, x31, x30, x29, dyn, 0, 0, x13, 54*FLEN/8, x14, x11, x12)

inst_41:
// fs1 == 0 and fe1 == 0x16 and fm1 == 0x3a879f and fs2 == 1 and fe2 == 0x7e and fm2 == 0x439313 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0e8078 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xb3a879f; op2val:0xbf439313;
op3val:0xb0e8078; valaddr_reg:x13; val_offset:57*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 57*FLEN/8, x14, x11, x12)

inst_42:
// fs1 == 0 and fe1 == 0x16 and fm1 == 0x3a879f and fs2 == 1 and fe2 == 0x7e and fm2 == 0x439313 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0e8078 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xb3a879f; op2val:0xbf439313;
op3val:0xb0e8078; valaddr_reg:x13; val_offset:60*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 60*FLEN/8, x14, x11, x12)

inst_43:
// fs1 == 0 and fe1 == 0x16 and fm1 == 0x3a879f and fs2 == 1 and fe2 == 0x7e and fm2 == 0x439313 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0e8078 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xb3a879f; op2val:0xbf439313;
op3val:0xb0e8078; valaddr_reg:x13; val_offset:63*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 63*FLEN/8, x14, x11, x12)

inst_44:
// fs1 == 0 and fe1 == 0x16 and fm1 == 0x3a879f and fs2 == 1 and fe2 == 0x7e and fm2 == 0x439313 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0e8078 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xb3a879f; op2val:0xbf439313;
op3val:0xb0e8078; valaddr_reg:x13; val_offset:66*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 66*FLEN/8, x14, x11, x12)

inst_45:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x16ddde and fs2 == 1 and fe2 == 0x7e and fm2 == 0x2f5df8 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x4eb218 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd16ddde; op2val:0xbf2f5df8;
op3val:0xcceb218; valaddr_reg:x13; val_offset:69*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 69*FLEN/8, x14, x11, x12)

inst_46:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x16ddde and fs2 == 1 and fe2 == 0x7e and fm2 == 0x2f5df8 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x4eb218 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd16ddde; op2val:0xbf2f5df8;
op3val:0xcceb218; valaddr_reg:x13; val_offset:72*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 72*FLEN/8, x14, x11, x12)

inst_47:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x16ddde and fs2 == 1 and fe2 == 0x7e and fm2 == 0x2f5df8 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x4eb218 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd16ddde; op2val:0xbf2f5df8;
op3val:0xcceb218; valaddr_reg:x13; val_offset:75*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 75*FLEN/8, x14, x11, x12)

inst_48:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x16ddde and fs2 == 1 and fe2 == 0x7e and fm2 == 0x2f5df8 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x4eb218 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd16ddde; op2val:0xbf2f5df8;
op3val:0xcceb218; valaddr_reg:x13; val_offset:78*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 78*FLEN/8, x14, x11, x12)

inst_49:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x16ddde and fs2 == 1 and fe2 == 0x7e and fm2 == 0x2f5df8 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x4eb218 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd16ddde; op2val:0xbf2f5df8;
op3val:0xcceb218; valaddr_reg:x13; val_offset:81*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 81*FLEN/8, x14, x11, x12)

inst_50:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x76a4cf and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1630b2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x10b37c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcf6a4cf; op2val:0xc01630b2;
op3val:0xd90b37c; valaddr_reg:x13; val_offset:84*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 84*FLEN/8, x14, x11, x12)

inst_51:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x76a4cf and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1630b2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x10b37c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcf6a4cf; op2val:0xc01630b2;
op3val:0xd90b37c; valaddr_reg:x13; val_offset:87*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 87*FLEN/8, x14, x11, x12)

inst_52:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x76a4cf and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1630b2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x10b37c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcf6a4cf; op2val:0xc01630b2;
op3val:0xd90b37c; valaddr_reg:x13; val_offset:90*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 90*FLEN/8, x14, x11, x12)

inst_53:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x76a4cf and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1630b2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x10b37c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcf6a4cf; op2val:0xc01630b2;
op3val:0xd90b37c; valaddr_reg:x13; val_offset:93*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 93*FLEN/8, x14, x11, x12)

inst_54:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x76a4cf and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1630b2 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x10b37c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcf6a4cf; op2val:0xc01630b2;
op3val:0xd90b37c; valaddr_reg:x13; val_offset:96*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 96*FLEN/8, x14, x11, x12)

inst_55:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2a9dd4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x08764c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x35e561 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2a9dd4; op2val:0xbf88764c;
op3val:0xd35e561; valaddr_reg:x13; val_offset:99*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 99*FLEN/8, x14, x11, x12)

inst_56:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2a9dd4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x08764c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x35e561 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2a9dd4; op2val:0xbf88764c;
op3val:0xd35e561; valaddr_reg:x13; val_offset:102*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 102*FLEN/8, x14, x11, x12)

inst_57:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2a9dd4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x08764c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x35e561 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2a9dd4; op2val:0xbf88764c;
op3val:0xd35e561; valaddr_reg:x13; val_offset:105*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 105*FLEN/8, x14, x11, x12)

inst_58:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2a9dd4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x08764c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x35e561 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2a9dd4; op2val:0xbf88764c;
op3val:0xd35e561; valaddr_reg:x13; val_offset:108*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 108*FLEN/8, x14, x11, x12)

inst_59:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2a9dd4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x08764c and fs3 == 0 and fe3 == 0x1a and fm3 == 0x35e561 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2a9dd4; op2val:0xbf88764c;
op3val:0xd35e561; valaddr_reg:x13; val_offset:111*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 111*FLEN/8, x14, x11, x12)

inst_60:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1940ba and fs2 == 1 and fe2 == 0x7b and fm2 == 0x4eee6f and fs3 == 0 and fe3 == 0x15 and fm3 == 0x77c1a7 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xc9940ba; op2val:0xbdceee6f;
op3val:0xaf7c1a7; valaddr_reg:x13; val_offset:114*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 114*FLEN/8, x14, x11, x12)

inst_61:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1940ba and fs2 == 1 and fe2 == 0x7b and fm2 == 0x4eee6f and fs3 == 0 and fe3 == 0x15 and fm3 == 0x77c1a7 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xc9940ba; op2val:0xbdceee6f;
op3val:0xaf7c1a7; valaddr_reg:x13; val_offset:117*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 117*FLEN/8, x14, x11, x12)

inst_62:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1940ba and fs2 == 1 and fe2 == 0x7b and fm2 == 0x4eee6f and fs3 == 0 and fe3 == 0x15 and fm3 == 0x77c1a7 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xc9940ba; op2val:0xbdceee6f;
op3val:0xaf7c1a7; valaddr_reg:x13; val_offset:120*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 120*FLEN/8, x14, x11, x12)

inst_63:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1940ba and fs2 == 1 and fe2 == 0x7b and fm2 == 0x4eee6f and fs3 == 0 and fe3 == 0x15 and fm3 == 0x77c1a7 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xc9940ba; op2val:0xbdceee6f;
op3val:0xaf7c1a7; valaddr_reg:x13; val_offset:123*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 123*FLEN/8, x14, x11, x12)

inst_64:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1940ba and fs2 == 1 and fe2 == 0x7b and fm2 == 0x4eee6f and fs3 == 0 and fe3 == 0x15 and fm3 == 0x77c1a7 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xc9940ba; op2val:0xbdceee6f;
op3val:0xaf7c1a7; valaddr_reg:x13; val_offset:126*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 126*FLEN/8, x14, x11, x12)

inst_65:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x5307a2 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x57419d and fs3 == 0 and fe3 == 0x18 and fm3 == 0x317180 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcd307a2; op2val:0xbed7419d;
op3val:0xc317180; valaddr_reg:x13; val_offset:129*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 129*FLEN/8, x14, x11, x12)

inst_66:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x5307a2 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x57419d and fs3 == 0 and fe3 == 0x18 and fm3 == 0x317180 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcd307a2; op2val:0xbed7419d;
op3val:0xc317180; valaddr_reg:x13; val_offset:132*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 132*FLEN/8, x14, x11, x12)

inst_67:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x5307a2 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x57419d and fs3 == 0 and fe3 == 0x18 and fm3 == 0x317180 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcd307a2; op2val:0xbed7419d;
op3val:0xc317180; valaddr_reg:x13; val_offset:135*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 135*FLEN/8, x14, x11, x12)

inst_68:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x5307a2 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x57419d and fs3 == 0 and fe3 == 0x18 and fm3 == 0x317180 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcd307a2; op2val:0xbed7419d;
op3val:0xc317180; valaddr_reg:x13; val_offset:138*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 138*FLEN/8, x14, x11, x12)

inst_69:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x5307a2 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x57419d and fs3 == 0 and fe3 == 0x18 and fm3 == 0x317180 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xcd307a2; op2val:0xbed7419d;
op3val:0xc317180; valaddr_reg:x13; val_offset:141*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 141*FLEN/8, x14, x11, x12)

inst_70:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2593bd and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7a8a3f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x220bb1 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2593bd; op2val:0xbffa8a3f;
op3val:0xda20bb1; valaddr_reg:x13; val_offset:144*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 144*FLEN/8, x14, x11, x12)

inst_71:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2593bd and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7a8a3f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x220bb1 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2593bd; op2val:0xbffa8a3f;
op3val:0xda20bb1; valaddr_reg:x13; val_offset:147*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 147*FLEN/8, x14, x11, x12)

inst_72:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2593bd and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7a8a3f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x220bb1 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2593bd; op2val:0xbffa8a3f;
op3val:0xda20bb1; valaddr_reg:x13; val_offset:150*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 150*FLEN/8, x14, x11, x12)

inst_73:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2593bd and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7a8a3f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x220bb1 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2593bd; op2val:0xbffa8a3f;
op3val:0xda20bb1; valaddr_reg:x13; val_offset:153*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 153*FLEN/8, x14, x11, x12)

inst_74:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2593bd and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7a8a3f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x220bb1 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd2593bd; op2val:0xbffa8a3f;
op3val:0xda20bb1; valaddr_reg:x13; val_offset:156*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 156*FLEN/8, x14, x11, x12)

inst_75:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x5ae194 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0a09be and fs3 == 0 and fe3 == 0x18 and fm3 == 0x6c0bdd and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd5ae194; op2val:0xbe8a09be;
op3val:0xc6c0bdd; valaddr_reg:x13; val_offset:159*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 159*FLEN/8, x14, x11, x12)

inst_76:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x5ae194 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0a09be and fs3 == 0 and fe3 == 0x18 and fm3 == 0x6c0bdd and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd5ae194; op2val:0xbe8a09be;
op3val:0xc6c0bdd; valaddr_reg:x13; val_offset:162*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 162*FLEN/8, x14, x11, x12)

inst_77:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x5ae194 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0a09be and fs3 == 0 and fe3 == 0x18 and fm3 == 0x6c0bdd and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd5ae194; op2val:0xbe8a09be;
op3val:0xc6c0bdd; valaddr_reg:x13; val_offset:165*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 165*FLEN/8, x14, x11, x12)

inst_78:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x5ae194 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0a09be and fs3 == 0 and fe3 == 0x18 and fm3 == 0x6c0bdd and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd5ae194; op2val:0xbe8a09be;
op3val:0xc6c0bdd; valaddr_reg:x13; val_offset:168*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 168*FLEN/8, x14, x11, x12)

inst_79:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x5ae194 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x0a09be and fs3 == 0 and fe3 == 0x18 and fm3 == 0x6c0bdd and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd5ae194; op2val:0xbe8a09be;
op3val:0xc6c0bdd; valaddr_reg:x13; val_offset:171*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 171*FLEN/8, x14, x11, x12)

inst_80:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x10fd82 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x6443ad and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01481c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd90fd82; op2val:0xbf6443ad;
op3val:0xd81481c; valaddr_reg:x13; val_offset:174*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 174*FLEN/8, x14, x11, x12)

inst_81:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x10fd82 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x6443ad and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01481c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd90fd82; op2val:0xbf6443ad;
op3val:0xd81481c; valaddr_reg:x13; val_offset:177*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 177*FLEN/8, x14, x11, x12)

inst_82:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x10fd82 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x6443ad and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01481c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd90fd82; op2val:0xbf6443ad;
op3val:0xd81481c; valaddr_reg:x13; val_offset:180*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 180*FLEN/8, x14, x11, x12)

inst_83:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x10fd82 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x6443ad and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01481c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd90fd82; op2val:0xbf6443ad;
op3val:0xd81481c; valaddr_reg:x13; val_offset:183*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 183*FLEN/8, x14, x11, x12)

inst_84:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x10fd82 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x6443ad and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01481c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd90fd82; op2val:0xbf6443ad;
op3val:0xd81481c; valaddr_reg:x13; val_offset:186*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 186*FLEN/8, x14, x11, x12)

inst_85:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x6e53b4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x1e02f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x131a6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd6e53b4; op2val:0xbf9e02f8;
op3val:0xd931a6d; valaddr_reg:x13; val_offset:189*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 189*FLEN/8, x14, x11, x12)

inst_86:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x6e53b4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x1e02f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x131a6d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd6e53b4; op2val:0xbf9e02f8;
op3val:0xd931a6d; valaddr_reg:x13; val_offset:192*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 192*FLEN/8, x14, x11, x12)

inst_87:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x6e53b4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x1e02f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x131a6d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd6e53b4; op2val:0xbf9e02f8;
op3val:0xd931a6d; valaddr_reg:x13; val_offset:195*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 195*FLEN/8, x14, x11, x12)

inst_88:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x6e53b4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x1e02f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x131a6d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd6e53b4; op2val:0xbf9e02f8;
op3val:0xd931a6d; valaddr_reg:x13; val_offset:198*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 198*FLEN/8, x14, x11, x12)

inst_89:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x6e53b4 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x1e02f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x131a6d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd6e53b4; op2val:0xbf9e02f8;
op3val:0xd931a6d; valaddr_reg:x13; val_offset:201*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 201*FLEN/8, x14, x11, x12)

inst_90:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x77920b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x0481cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0024d5 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd77920b; op2val:0xbf8481cd;
op3val:0xd8024d5; valaddr_reg:x13; val_offset:204*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 204*FLEN/8, x14, x11, x12)

inst_91:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x77920b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x0481cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0024d5 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd77920b; op2val:0xbf8481cd;
op3val:0xd8024d5; valaddr_reg:x13; val_offset:207*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 207*FLEN/8, x14, x11, x12)

inst_92:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x77920b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x0481cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0024d5 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd77920b; op2val:0xbf8481cd;
op3val:0xd8024d5; valaddr_reg:x13; val_offset:210*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 210*FLEN/8, x14, x11, x12)

inst_93:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x77920b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x0481cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0024d5 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd77920b; op2val:0xbf8481cd;
op3val:0xd8024d5; valaddr_reg:x13; val_offset:213*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 213*FLEN/8, x14, x11, x12)

inst_94:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x77920b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x0481cd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0024d5 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd77920b; op2val:0xbf8481cd;
op3val:0xd8024d5; valaddr_reg:x13; val_offset:216*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 216*FLEN/8, x14, x11, x12)

inst_95:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x659ef1 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x31755f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1f2c2c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce59ef1; op2val:0xc031755f;
op3val:0xd9f2c2c; valaddr_reg:x13; val_offset:219*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 219*FLEN/8, x14, x11, x12)

inst_96:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x659ef1 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x31755f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1f2c2c and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce59ef1; op2val:0xc031755f;
op3val:0xd9f2c2c; valaddr_reg:x13; val_offset:222*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 222*FLEN/8, x14, x11, x12)

inst_97:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x659ef1 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x31755f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1f2c2c and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce59ef1; op2val:0xc031755f;
op3val:0xd9f2c2c; valaddr_reg:x13; val_offset:225*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 225*FLEN/8, x14, x11, x12)

inst_98:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x659ef1 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x31755f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1f2c2c and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce59ef1; op2val:0xc031755f;
op3val:0xd9f2c2c; valaddr_reg:x13; val_offset:228*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 228*FLEN/8, x14, x11, x12)

inst_99:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x659ef1 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x31755f and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1f2c2c and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce59ef1; op2val:0xc031755f;
op3val:0xd9f2c2c; valaddr_reg:x13; val_offset:231*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 231*FLEN/8, x14, x11, x12)

inst_100:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1c13cd and fs2 == 1 and fe2 == 0x7c and fm2 == 0x2b972c and fs3 == 0 and fe3 == 0x18 and fm3 == 0x513ac9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd9c13cd; op2val:0xbe2b972c;
op3val:0xc513ac9; valaddr_reg:x13; val_offset:234*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 234*FLEN/8, x14, x11, x12)

inst_101:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1c13cd and fs2 == 1 and fe2 == 0x7c and fm2 == 0x2b972c and fs3 == 0 and fe3 == 0x18 and fm3 == 0x513ac9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd9c13cd; op2val:0xbe2b972c;
op3val:0xc513ac9; valaddr_reg:x13; val_offset:237*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 237*FLEN/8, x14, x11, x12)

inst_102:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1c13cd and fs2 == 1 and fe2 == 0x7c and fm2 == 0x2b972c and fs3 == 0 and fe3 == 0x18 and fm3 == 0x513ac9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd9c13cd; op2val:0xbe2b972c;
op3val:0xc513ac9; valaddr_reg:x13; val_offset:240*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 240*FLEN/8, x14, x11, x12)

inst_103:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1c13cd and fs2 == 1 and fe2 == 0x7c and fm2 == 0x2b972c and fs3 == 0 and fe3 == 0x18 and fm3 == 0x513ac9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd9c13cd; op2val:0xbe2b972c;
op3val:0xc513ac9; valaddr_reg:x13; val_offset:243*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 243*FLEN/8, x14, x11, x12)

inst_104:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1c13cd and fs2 == 1 and fe2 == 0x7c and fm2 == 0x2b972c and fs3 == 0 and fe3 == 0x18 and fm3 == 0x513ac9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd9c13cd; op2val:0xbe2b972c;
op3val:0xc513ac9; valaddr_reg:x13; val_offset:246*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 246*FLEN/8, x14, x11, x12)

inst_105:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x74b035 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x72cefc and fs3 == 0 and fe3 == 0x1a and fm3 == 0x681469 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd74b035; op2val:0xbf72cefc;
op3val:0xd681469; valaddr_reg:x13; val_offset:249*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 249*FLEN/8, x14, x11, x12)

inst_106:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x74b035 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x72cefc and fs3 == 0 and fe3 == 0x1a and fm3 == 0x681469 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd74b035; op2val:0xbf72cefc;
op3val:0xd681469; valaddr_reg:x13; val_offset:252*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 252*FLEN/8, x14, x11, x12)

inst_107:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x74b035 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x72cefc and fs3 == 0 and fe3 == 0x1a and fm3 == 0x681469 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd74b035; op2val:0xbf72cefc;
op3val:0xd681469; valaddr_reg:x13; val_offset:255*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 255*FLEN/8, x14, x11, x12)

inst_108:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x74b035 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x72cefc and fs3 == 0 and fe3 == 0x1a and fm3 == 0x681469 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd74b035; op2val:0xbf72cefc;
op3val:0xd681469; valaddr_reg:x13; val_offset:258*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 258*FLEN/8, x14, x11, x12)

inst_109:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x74b035 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x72cefc and fs3 == 0 and fe3 == 0x1a and fm3 == 0x681469 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd74b035; op2val:0xbf72cefc;
op3val:0xd681469; valaddr_reg:x13; val_offset:261*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 261*FLEN/8, x14, x11, x12)

inst_110:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x15bc2b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x132098 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2c1c3a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd15bc2b; op2val:0xbf932098;
op3val:0xd2c1c3a; valaddr_reg:x13; val_offset:264*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 264*FLEN/8, x14, x11, x12)

inst_111:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x15bc2b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x132098 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2c1c3a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd15bc2b; op2val:0xbf932098;
op3val:0xd2c1c3a; valaddr_reg:x13; val_offset:267*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 267*FLEN/8, x14, x11, x12)

inst_112:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x15bc2b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x132098 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2c1c3a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd15bc2b; op2val:0xbf932098;
op3val:0xd2c1c3a; valaddr_reg:x13; val_offset:270*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 270*FLEN/8, x14, x11, x12)

inst_113:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x15bc2b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x132098 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2c1c3a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd15bc2b; op2val:0xbf932098;
op3val:0xd2c1c3a; valaddr_reg:x13; val_offset:273*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 273*FLEN/8, x14, x11, x12)

inst_114:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x15bc2b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x132098 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2c1c3a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd15bc2b; op2val:0xbf932098;
op3val:0xd2c1c3a; valaddr_reg:x13; val_offset:276*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 276*FLEN/8, x14, x11, x12)

inst_115:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1f04c3 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7194f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x161005 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd1f04c3; op2val:0xbff194f8;
op3val:0xd961005; valaddr_reg:x13; val_offset:279*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 279*FLEN/8, x14, x11, x12)

inst_116:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1f04c3 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7194f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x161005 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd1f04c3; op2val:0xbff194f8;
op3val:0xd961005; valaddr_reg:x13; val_offset:282*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 282*FLEN/8, x14, x11, x12)

inst_117:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1f04c3 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7194f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x161005 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd1f04c3; op2val:0xbff194f8;
op3val:0xd961005; valaddr_reg:x13; val_offset:285*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 285*FLEN/8, x14, x11, x12)

inst_118:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1f04c3 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7194f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x161005 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd1f04c3; op2val:0xbff194f8;
op3val:0xd961005; valaddr_reg:x13; val_offset:288*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 288*FLEN/8, x14, x11, x12)

inst_119:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1f04c3 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x7194f8 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x161005 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd1f04c3; op2val:0xbff194f8;
op3val:0xd961005; valaddr_reg:x13; val_offset:291*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 291*FLEN/8, x14, x11, x12)

inst_120:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22883f and fs2 == 1 and fe2 == 0x7f and fm2 == 0x548346 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x06ec2d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd22883f; op2val:0xbfd48346;
op3val:0xd86ec2d; valaddr_reg:x13; val_offset:294*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 294*FLEN/8, x14, x11, x12)

inst_121:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22883f and fs2 == 1 and fe2 == 0x7f and fm2 == 0x548346 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x06ec2d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd22883f; op2val:0xbfd48346;
op3val:0xd86ec2d; valaddr_reg:x13; val_offset:297*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 297*FLEN/8, x14, x11, x12)

inst_122:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22883f and fs2 == 1 and fe2 == 0x7f and fm2 == 0x548346 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x06ec2d and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd22883f; op2val:0xbfd48346;
op3val:0xd86ec2d; valaddr_reg:x13; val_offset:300*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 300*FLEN/8, x14, x11, x12)

inst_123:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22883f and fs2 == 1 and fe2 == 0x7f and fm2 == 0x548346 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x06ec2d and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd22883f; op2val:0xbfd48346;
op3val:0xd86ec2d; valaddr_reg:x13; val_offset:303*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 303*FLEN/8, x14, x11, x12)

inst_124:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22883f and fs2 == 1 and fe2 == 0x7f and fm2 == 0x548346 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x06ec2d and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd22883f; op2val:0xbfd48346;
op3val:0xd86ec2d; valaddr_reg:x13; val_offset:306*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 306*FLEN/8, x14, x11, x12)

inst_125:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x65b5be and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1fa549 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f4031 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce5b5be; op2val:0xc01fa549;
op3val:0xd8f4031; valaddr_reg:x13; val_offset:309*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 309*FLEN/8, x14, x11, x12)

inst_126:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x65b5be and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1fa549 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f4031 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce5b5be; op2val:0xc01fa549;
op3val:0xd8f4031; valaddr_reg:x13; val_offset:312*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 312*FLEN/8, x14, x11, x12)

inst_127:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x65b5be and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1fa549 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f4031 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce5b5be; op2val:0xc01fa549;
op3val:0xd8f4031; valaddr_reg:x13; val_offset:315*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 315*FLEN/8, x14, x11, x12)

inst_128:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x65b5be and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1fa549 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f4031 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce5b5be; op2val:0xc01fa549;
op3val:0xd8f4031; valaddr_reg:x13; val_offset:318*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 318*FLEN/8, x14, x11, x12)

inst_129:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x65b5be and fs2 == 1 and fe2 == 0x80 and fm2 == 0x1fa549 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f4031 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xce5b5be; op2val:0xc01fa549;
op3val:0xd8f4031; valaddr_reg:x13; val_offset:321*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 321*FLEN/8, x14, x11, x12)

inst_130:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11fc19 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x032d0d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x159b64 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd91fc19; op2val:0xbf032d0d;
op3val:0xd159b64; valaddr_reg:x13; val_offset:324*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 324*FLEN/8, x14, x11, x12)

inst_131:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11fc19 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x032d0d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x159b64 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd91fc19; op2val:0xbf032d0d;
op3val:0xd159b64; valaddr_reg:x13; val_offset:327*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 327*FLEN/8, x14, x11, x12)

inst_132:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11fc19 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x032d0d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x159b64 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd91fc19; op2val:0xbf032d0d;
op3val:0xd159b64; valaddr_reg:x13; val_offset:330*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 330*FLEN/8, x14, x11, x12)

inst_133:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11fc19 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x032d0d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x159b64 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd91fc19; op2val:0xbf032d0d;
op3val:0xd159b64; valaddr_reg:x13; val_offset:333*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 333*FLEN/8, x14, x11, x12)

inst_134:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11fc19 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x032d0d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x159b64 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd91fc19; op2val:0xbf032d0d;
op3val:0xd159b64; valaddr_reg:x13; val_offset:336*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 336*FLEN/8, x14, x11, x12)

inst_135:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x383b17 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x4f8193 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155507 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd383b17; op2val:0xbfcf8193;
op3val:0xd955507; valaddr_reg:x13; val_offset:339*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 339*FLEN/8, x14, x11, x12)

inst_136:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x383b17 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x4f8193 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155507 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd383b17; op2val:0xbfcf8193;
op3val:0xd955507; valaddr_reg:x13; val_offset:342*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 342*FLEN/8, x14, x11, x12)

inst_137:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x383b17 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x4f8193 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155507 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd383b17; op2val:0xbfcf8193;
op3val:0xd955507; valaddr_reg:x13; val_offset:345*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 345*FLEN/8, x14, x11, x12)

inst_138:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x383b17 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x4f8193 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155507 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd383b17; op2val:0xbfcf8193;
op3val:0xd955507; valaddr_reg:x13; val_offset:348*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 348*FLEN/8, x14, x11, x12)

inst_139:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x383b17 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x4f8193 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x155507 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd383b17; op2val:0xbfcf8193;
op3val:0xd955507; valaddr_reg:x13; val_offset:351*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 351*FLEN/8, x14, x11, x12)

inst_140:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x079143 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x618104 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x6ed5fe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd879143; op2val:0xbf618104;
op3val:0xd6ed5fe; valaddr_reg:x13; val_offset:354*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 354*FLEN/8, x14, x11, x12)

inst_141:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x079143 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x618104 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x6ed5fe and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd879143; op2val:0xbf618104;
op3val:0xd6ed5fe; valaddr_reg:x13; val_offset:357*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 357*FLEN/8, x14, x11, x12)

inst_142:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x079143 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x618104 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x6ed5fe and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd879143; op2val:0xbf618104;
op3val:0xd6ed5fe; valaddr_reg:x13; val_offset:360*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 360*FLEN/8, x14, x11, x12)

inst_143:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x079143 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x618104 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x6ed5fe and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd879143; op2val:0xbf618104;
op3val:0xd6ed5fe; valaddr_reg:x13; val_offset:363*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 363*FLEN/8, x14, x11, x12)

inst_144:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd595706; op2val:0xbeeb90f4;
op3val:0xcc7fdf3; valaddr_reg:x13; val_offset:366*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 366*FLEN/8, x14, x11, x12)

inst_145:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd595706; op2val:0xbeeb90f4;
op3val:0xcc7fdf3; valaddr_reg:x13; val_offset:369*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 369*FLEN/8, x14, x11, x12)

inst_146:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd595706; op2val:0xbeeb90f4;
op3val:0xcc7fdf3; valaddr_reg:x13; val_offset:372*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 372*FLEN/8, x14, x11, x12)

inst_147:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd595706; op2val:0xbeeb90f4;
op3val:0xcc7fdf3; valaddr_reg:x13; val_offset:375*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:96 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 96, 0, x13, 375*FLEN/8, x14, x11, x12)

inst_148:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x595706 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x6b90f4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x47fdf3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd595706; op2val:0xbeeb90f4;
op3val:0xcc7fdf3; valaddr_reg:x13; val_offset:378*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 378*FLEN/8, x14, x11, x12)

inst_149:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x44a3df and fs2 == 1 and fe2 == 0x7f and fm2 == 0x002e60 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x44eb1d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd44a3df; op2val:0xbf802e60;
op3val:0xd44eb1d; valaddr_reg:x13; val_offset:381*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 381*FLEN/8, x14, x11, x12)
RVTEST_SIGBASE(x11,signature_x11_1)

inst_150:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x44a3df and fs2 == 1 and fe2 == 0x7f and fm2 == 0x002e60 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x44eb1d and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd44a3df; op2val:0xbf802e60;
op3val:0xd44eb1d; valaddr_reg:x13; val_offset:384*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 384*FLEN/8, x14, x11, x12)

inst_151:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a0c58 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x12bc19 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x309875 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd9a0c58; op2val:0xbf12bc19;
op3val:0xd309875; valaddr_reg:x13; val_offset:387*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:32 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 32, 0, x13, 387*FLEN/8, x14, x11, x12)

inst_152:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1a0c58 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x12bc19 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x309875 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd9a0c58; op2val:0xbf12bc19;
op3val:0xd309875; valaddr_reg:x13; val_offset:390*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:128 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 128, 0, x13, 390*FLEN/8, x14, x11, x12)

inst_153:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x105d0a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x1a5d46 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x2e1923 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xd105d0a; op2val:0xbf1a5d46;
op3val:0xcae1923; valaddr_reg:x13; val_offset:393*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:64 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 64, 0, x13, 393*FLEN/8, x14, x11, x12)

inst_154:
// fs1 == 0 and fe1 == 0x16 and fm1 == 0x3a879f and fs2 == 1 and fe2 == 0x7e and fm2 == 0x439313 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0e8078 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0xb3a879f; op2val:0xbf439313;
op3val:0xb0e8078; valaddr_reg:x13; val_offset:396*FLEN/8; rmval:dyn;
testreg:x12; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, x31, x30, x29, x28, dyn, 0, 0, x13, 396*FLEN/8, x14, x11, x12)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(225367550,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(3210838276,32,FLEN)
NAN_BOXED(225367550,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(225367550,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(3210838276,32,FLEN)
NAN_BOXED(3210838276,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(3210838276,32,FLEN)
NAN_BOXED(3210838276,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(3203109108,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(3203109108,32,FLEN)
NAN_BOXED(214433267,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(3203109108,32,FLEN)
NAN_BOXED(214433267,32,FLEN)
NAN_BOXED(222602207,32,FLEN)
NAN_BOXED(3212848736,32,FLEN)
NAN_BOXED(222620445,32,FLEN)
NAN_BOXED(222602207,32,FLEN)
NAN_BOXED(3212848736,32,FLEN)
NAN_BOXED(222602207,32,FLEN)
NAN_BOXED(222602207,32,FLEN)
NAN_BOXED(3212848736,32,FLEN)
NAN_BOXED(222620445,32,FLEN)
NAN_BOXED(222602207,32,FLEN)
NAN_BOXED(3212848736,32,FLEN)
NAN_BOXED(222620445,32,FLEN)
NAN_BOXED(222602207,32,FLEN)
NAN_BOXED(3212848736,32,FLEN)
NAN_BOXED(222620445,32,FLEN)
NAN_BOXED(222076042,32,FLEN)
NAN_BOXED(3196814898,32,FLEN)
NAN_BOXED(206411708,32,FLEN)
NAN_BOXED(222076042,32,FLEN)
NAN_BOXED(3196814898,32,FLEN)
NAN_BOXED(206411708,32,FLEN)
NAN_BOXED(222076042,32,FLEN)
NAN_BOXED(3196814898,32,FLEN)
NAN_BOXED(206411708,32,FLEN)
NAN_BOXED(222076042,32,FLEN)
NAN_BOXED(3196814898,32,FLEN)
NAN_BOXED(206411708,32,FLEN)
NAN_BOXED(222076042,32,FLEN)
NAN_BOXED(3196814898,32,FLEN)
NAN_BOXED(206411708,32,FLEN)
NAN_BOXED(218874530,32,FLEN)
NAN_BOXED(3211390118,32,FLEN)
NAN_BOXED(218065584,32,FLEN)
NAN_BOXED(218874530,32,FLEN)
NAN_BOXED(3211390118,32,FLEN)
NAN_BOXED(218065584,32,FLEN)
test_dataset_1:
NAN_BOXED(218874530,32,FLEN)
NAN_BOXED(3211390118,32,FLEN)
NAN_BOXED(218065584,32,FLEN)
NAN_BOXED(218874530,32,FLEN)
NAN_BOXED(3211390118,32,FLEN)
NAN_BOXED(218065584,32,FLEN)
NAN_BOXED(218874530,32,FLEN)
NAN_BOXED(3211390118,32,FLEN)
NAN_BOXED(218065584,32,FLEN)
NAN_BOXED(225091966,32,FLEN)
NAN_BOXED(3215990457,32,FLEN)
NAN_BOXED(228682544,32,FLEN)
NAN_BOXED(225091966,32,FLEN)
NAN_BOXED(3215990457,32,FLEN)
NAN_BOXED(228682544,32,FLEN)
NAN_BOXED(225091966,32,FLEN)
NAN_BOXED(3215990457,32,FLEN)
NAN_BOXED(228682544,32,FLEN)
NAN_BOXED(225091966,32,FLEN)
NAN_BOXED(3215990457,32,FLEN)
NAN_BOXED(228682544,32,FLEN)
NAN_BOXED(225091966,32,FLEN)
NAN_BOXED(3215990457,32,FLEN)
NAN_BOXED(228682544,32,FLEN)
NAN_BOXED(228199512,32,FLEN)
NAN_BOXED(3205676057,32,FLEN)
NAN_BOXED(221288565,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3205676057,32,FLEN)
NAN_BOXED(221288565,32,FLEN)
NAN_BOXED(228199512,32,FLEN)
NAN_BOXED(3205676057,32,FLEN)
NAN_BOXED(221288565,32,FLEN)
NAN_BOXED(228199512,32,FLEN)
NAN_BOXED(3205676057,32,FLEN)
NAN_BOXED(221288565,32,FLEN)
NAN_BOXED(228199512,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(221288565,32,FLEN)
NAN_BOXED(219176202,32,FLEN)
NAN_BOXED(3206176070,32,FLEN)
NAN_BOXED(212736291,32,FLEN)
NAN_BOXED(219176202,32,FLEN)
NAN_BOXED(3206176070,32,FLEN)
NAN_BOXED(212736291,32,FLEN)
NAN_BOXED(219176202,32,FLEN)
NAN_BOXED(3206176070,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(219176202,32,FLEN)
NAN_BOXED(3206176070,32,FLEN)
NAN_BOXED(212736291,32,FLEN)
NAN_BOXED(219176202,32,FLEN)
NAN_BOXED(3206176070,32,FLEN)
NAN_BOXED(212736291,32,FLEN)
NAN_BOXED(188385183,32,FLEN)
NAN_BOXED(3208876819,32,FLEN)
NAN_BOXED(185499768,32,FLEN)
NAN_BOXED(188385183,32,FLEN)
NAN_BOXED(3208876819,32,FLEN)
NAN_BOXED(185499768,32,FLEN)
NAN_BOXED(188385183,32,FLEN)
NAN_BOXED(3208876819,32,FLEN)
NAN_BOXED(185499768,32,FLEN)
NAN_BOXED(188385183,32,FLEN)
NAN_BOXED(3208876819,32,FLEN)
NAN_BOXED(185499768,32,FLEN)
NAN_BOXED(188385183,32,FLEN)
NAN_BOXED(3208876819,32,FLEN)
NAN_BOXED(185499768,32,FLEN)
NAN_BOXED(219602398,32,FLEN)
NAN_BOXED(3207552504,32,FLEN)
NAN_BOXED(214872600,32,FLEN)
NAN_BOXED(219602398,32,FLEN)
NAN_BOXED(3207552504,32,FLEN)
NAN_BOXED(214872600,32,FLEN)
NAN_BOXED(219602398,32,FLEN)
NAN_BOXED(3207552504,32,FLEN)
NAN_BOXED(214872600,32,FLEN)
NAN_BOXED(219602398,32,FLEN)
NAN_BOXED(3207552504,32,FLEN)
NAN_BOXED(214872600,32,FLEN)
NAN_BOXED(219602398,32,FLEN)
NAN_BOXED(3207552504,32,FLEN)
NAN_BOXED(214872600,32,FLEN)
NAN_BOXED(217490639,32,FLEN)
NAN_BOXED(3222679730,32,FLEN)
NAN_BOXED(227586940,32,FLEN)
NAN_BOXED(217490639,32,FLEN)
NAN_BOXED(3222679730,32,FLEN)
NAN_BOXED(227586940,32,FLEN)
NAN_BOXED(217490639,32,FLEN)
NAN_BOXED(3222679730,32,FLEN)
NAN_BOXED(227586940,32,FLEN)
NAN_BOXED(217490639,32,FLEN)
NAN_BOXED(3222679730,32,FLEN)
NAN_BOXED(227586940,32,FLEN)
NAN_BOXED(217490639,32,FLEN)
NAN_BOXED(3222679730,32,FLEN)
NAN_BOXED(227586940,32,FLEN)
NAN_BOXED(220896724,32,FLEN)
NAN_BOXED(3213391436,32,FLEN)
NAN_BOXED(221635937,32,FLEN)
NAN_BOXED(220896724,32,FLEN)
NAN_BOXED(3213391436,32,FLEN)
NAN_BOXED(221635937,32,FLEN)
NAN_BOXED(220896724,32,FLEN)
NAN_BOXED(3213391436,32,FLEN)
NAN_BOXED(221635937,32,FLEN)
NAN_BOXED(220896724,32,FLEN)
NAN_BOXED(3213391436,32,FLEN)
NAN_BOXED(221635937,32,FLEN)
NAN_BOXED(220896724,32,FLEN)
NAN_BOXED(3213391436,32,FLEN)
NAN_BOXED(221635937,32,FLEN)
NAN_BOXED(211370170,32,FLEN)
NAN_BOXED(3184455279,32,FLEN)
NAN_BOXED(184009127,32,FLEN)
NAN_BOXED(211370170,32,FLEN)
NAN_BOXED(3184455279,32,FLEN)
NAN_BOXED(184009127,32,FLEN)
NAN_BOXED(211370170,32,FLEN)
NAN_BOXED(3184455279,32,FLEN)
NAN_BOXED(184009127,32,FLEN)
NAN_BOXED(211370170,32,FLEN)
NAN_BOXED(3184455279,32,FLEN)
NAN_BOXED(184009127,32,FLEN)
NAN_BOXED(211370170,32,FLEN)
NAN_BOXED(3184455279,32,FLEN)
NAN_BOXED(184009127,32,FLEN)
NAN_BOXED(215156642,32,FLEN)
NAN_BOXED(3201778077,32,FLEN)
NAN_BOXED(204566912,32,FLEN)
NAN_BOXED(215156642,32,FLEN)
NAN_BOXED(3201778077,32,FLEN)
NAN_BOXED(204566912,32,FLEN)
NAN_BOXED(215156642,32,FLEN)
NAN_BOXED(3201778077,32,FLEN)
NAN_BOXED(204566912,32,FLEN)
NAN_BOXED(215156642,32,FLEN)
NAN_BOXED(3201778077,32,FLEN)
NAN_BOXED(204566912,32,FLEN)
NAN_BOXED(215156642,32,FLEN)
NAN_BOXED(3201778077,32,FLEN)
NAN_BOXED(204566912,32,FLEN)
NAN_BOXED(220566461,32,FLEN)
NAN_BOXED(3220867647,32,FLEN)
NAN_BOXED(228723633,32,FLEN)
NAN_BOXED(220566461,32,FLEN)
NAN_BOXED(3220867647,32,FLEN)
NAN_BOXED(228723633,32,FLEN)
NAN_BOXED(220566461,32,FLEN)
NAN_BOXED(3220867647,32,FLEN)
NAN_BOXED(228723633,32,FLEN)
NAN_BOXED(220566461,32,FLEN)
NAN_BOXED(3220867647,32,FLEN)
NAN_BOXED(228723633,32,FLEN)
NAN_BOXED(220566461,32,FLEN)
NAN_BOXED(3220867647,32,FLEN)
NAN_BOXED(228723633,32,FLEN)
NAN_BOXED(224059796,32,FLEN)
NAN_BOXED(3196717502,32,FLEN)
NAN_BOXED(208407517,32,FLEN)
NAN_BOXED(224059796,32,FLEN)
NAN_BOXED(3196717502,32,FLEN)
NAN_BOXED(208407517,32,FLEN)
NAN_BOXED(224059796,32,FLEN)
NAN_BOXED(3196717502,32,FLEN)
NAN_BOXED(208407517,32,FLEN)
NAN_BOXED(224059796,32,FLEN)
NAN_BOXED(3196717502,32,FLEN)
NAN_BOXED(208407517,32,FLEN)
NAN_BOXED(224059796,32,FLEN)
NAN_BOXED(3196717502,32,FLEN)
NAN_BOXED(208407517,32,FLEN)
NAN_BOXED(227605890,32,FLEN)
NAN_BOXED(3211019181,32,FLEN)
NAN_BOXED(226576412,32,FLEN)
NAN_BOXED(227605890,32,FLEN)
NAN_BOXED(3211019181,32,FLEN)
NAN_BOXED(226576412,32,FLEN)
NAN_BOXED(227605890,32,FLEN)
NAN_BOXED(3211019181,32,FLEN)
NAN_BOXED(226576412,32,FLEN)
NAN_BOXED(227605890,32,FLEN)
NAN_BOXED(3211019181,32,FLEN)
NAN_BOXED(226576412,32,FLEN)
NAN_BOXED(227605890,32,FLEN)
NAN_BOXED(3211019181,32,FLEN)
NAN_BOXED(226576412,32,FLEN)
NAN_BOXED(225334196,32,FLEN)
NAN_BOXED(3214803704,32,FLEN)
NAN_BOXED(227744365,32,FLEN)
NAN_BOXED(225334196,32,FLEN)
NAN_BOXED(3214803704,32,FLEN)
NAN_BOXED(227744365,32,FLEN)
NAN_BOXED(225334196,32,FLEN)
NAN_BOXED(3214803704,32,FLEN)
NAN_BOXED(227744365,32,FLEN)
NAN_BOXED(225334196,32,FLEN)
NAN_BOXED(3214803704,32,FLEN)
NAN_BOXED(227744365,32,FLEN)
NAN_BOXED(225334196,32,FLEN)
NAN_BOXED(3214803704,32,FLEN)
NAN_BOXED(227744365,32,FLEN)
NAN_BOXED(225939979,32,FLEN)
NAN_BOXED(3213132237,32,FLEN)
NAN_BOXED(226501845,32,FLEN)
NAN_BOXED(225939979,32,FLEN)
NAN_BOXED(3213132237,32,FLEN)
NAN_BOXED(226501845,32,FLEN)
NAN_BOXED(225939979,32,FLEN)
NAN_BOXED(3213132237,32,FLEN)
NAN_BOXED(226501845,32,FLEN)
NAN_BOXED(225939979,32,FLEN)
NAN_BOXED(3213132237,32,FLEN)
NAN_BOXED(226501845,32,FLEN)
NAN_BOXED(225939979,32,FLEN)
NAN_BOXED(3213132237,32,FLEN)
NAN_BOXED(226501845,32,FLEN)
NAN_BOXED(216375025,32,FLEN)
NAN_BOXED(3224466783,32,FLEN)
NAN_BOXED(228535340,32,FLEN)
NAN_BOXED(216375025,32,FLEN)
NAN_BOXED(3224466783,32,FLEN)
NAN_BOXED(228535340,32,FLEN)
NAN_BOXED(216375025,32,FLEN)
NAN_BOXED(3224466783,32,FLEN)
NAN_BOXED(228535340,32,FLEN)
NAN_BOXED(216375025,32,FLEN)
NAN_BOXED(3224466783,32,FLEN)
NAN_BOXED(228535340,32,FLEN)
NAN_BOXED(216375025,32,FLEN)
NAN_BOXED(3224466783,32,FLEN)
NAN_BOXED(228535340,32,FLEN)
NAN_BOXED(228332493,32,FLEN)
NAN_BOXED(3190527788,32,FLEN)
NAN_BOXED(206650057,32,FLEN)
NAN_BOXED(228332493,32,FLEN)
NAN_BOXED(3190527788,32,FLEN)
NAN_BOXED(206650057,32,FLEN)
NAN_BOXED(228332493,32,FLEN)
NAN_BOXED(3190527788,32,FLEN)
NAN_BOXED(206650057,32,FLEN)
NAN_BOXED(228332493,32,FLEN)
NAN_BOXED(3190527788,32,FLEN)
NAN_BOXED(206650057,32,FLEN)
NAN_BOXED(228332493,32,FLEN)
NAN_BOXED(3190527788,32,FLEN)
NAN_BOXED(206650057,32,FLEN)
NAN_BOXED(225751093,32,FLEN)
NAN_BOXED(3211972348,32,FLEN)
NAN_BOXED(224924777,32,FLEN)
NAN_BOXED(225751093,32,FLEN)
NAN_BOXED(3211972348,32,FLEN)
NAN_BOXED(224924777,32,FLEN)
NAN_BOXED(225751093,32,FLEN)
NAN_BOXED(3211972348,32,FLEN)
NAN_BOXED(224924777,32,FLEN)
NAN_BOXED(225751093,32,FLEN)
NAN_BOXED(3211972348,32,FLEN)
NAN_BOXED(224924777,32,FLEN)
NAN_BOXED(225751093,32,FLEN)
NAN_BOXED(3211972348,32,FLEN)
NAN_BOXED(224924777,32,FLEN)
NAN_BOXED(219528235,32,FLEN)
NAN_BOXED(3214090392,32,FLEN)
NAN_BOXED(220994618,32,FLEN)
NAN_BOXED(219528235,32,FLEN)
NAN_BOXED(3214090392,32,FLEN)
NAN_BOXED(220994618,32,FLEN)
NAN_BOXED(219528235,32,FLEN)
NAN_BOXED(3214090392,32,FLEN)
NAN_BOXED(220994618,32,FLEN)
NAN_BOXED(219528235,32,FLEN)
NAN_BOXED(3214090392,32,FLEN)
NAN_BOXED(220994618,32,FLEN)
NAN_BOXED(219528235,32,FLEN)
NAN_BOXED(3214090392,32,FLEN)
NAN_BOXED(220994618,32,FLEN)
NAN_BOXED(220136643,32,FLEN)
NAN_BOXED(3220280568,32,FLEN)
NAN_BOXED(227938309,32,FLEN)
NAN_BOXED(220136643,32,FLEN)
NAN_BOXED(3220280568,32,FLEN)
NAN_BOXED(227938309,32,FLEN)
NAN_BOXED(220136643,32,FLEN)
NAN_BOXED(3220280568,32,FLEN)
NAN_BOXED(227938309,32,FLEN)
NAN_BOXED(220136643,32,FLEN)
NAN_BOXED(3220280568,32,FLEN)
NAN_BOXED(227938309,32,FLEN)
NAN_BOXED(220136643,32,FLEN)
NAN_BOXED(3220280568,32,FLEN)
NAN_BOXED(227938309,32,FLEN)
NAN_BOXED(220366911,32,FLEN)
NAN_BOXED(3218375494,32,FLEN)
NAN_BOXED(226946093,32,FLEN)
NAN_BOXED(220366911,32,FLEN)
NAN_BOXED(3218375494,32,FLEN)
NAN_BOXED(226946093,32,FLEN)
NAN_BOXED(220366911,32,FLEN)
NAN_BOXED(3218375494,32,FLEN)
NAN_BOXED(226946093,32,FLEN)
NAN_BOXED(220366911,32,FLEN)
NAN_BOXED(3218375494,32,FLEN)
NAN_BOXED(226946093,32,FLEN)
NAN_BOXED(220366911,32,FLEN)
NAN_BOXED(3218375494,32,FLEN)
NAN_BOXED(226946093,32,FLEN)
NAN_BOXED(216380862,32,FLEN)
NAN_BOXED(3223299401,32,FLEN)
NAN_BOXED(227491889,32,FLEN)
NAN_BOXED(216380862,32,FLEN)
NAN_BOXED(3223299401,32,FLEN)
NAN_BOXED(227491889,32,FLEN)
NAN_BOXED(216380862,32,FLEN)
NAN_BOXED(3223299401,32,FLEN)
NAN_BOXED(227491889,32,FLEN)
NAN_BOXED(216380862,32,FLEN)
NAN_BOXED(3223299401,32,FLEN)
NAN_BOXED(227491889,32,FLEN)
NAN_BOXED(216380862,32,FLEN)
NAN_BOXED(3223299401,32,FLEN)
NAN_BOXED(227491889,32,FLEN)
NAN_BOXED(227671065,32,FLEN)
NAN_BOXED(3204656397,32,FLEN)
NAN_BOXED(219519844,32,FLEN)
NAN_BOXED(227671065,32,FLEN)
NAN_BOXED(3204656397,32,FLEN)
NAN_BOXED(219519844,32,FLEN)
NAN_BOXED(227671065,32,FLEN)
NAN_BOXED(3204656397,32,FLEN)
NAN_BOXED(219519844,32,FLEN)
NAN_BOXED(227671065,32,FLEN)
NAN_BOXED(3204656397,32,FLEN)
NAN_BOXED(219519844,32,FLEN)
NAN_BOXED(227671065,32,FLEN)
NAN_BOXED(3204656397,32,FLEN)
NAN_BOXED(219519844,32,FLEN)
NAN_BOXED(221788951,32,FLEN)
NAN_BOXED(3218047379,32,FLEN)
NAN_BOXED(227890439,32,FLEN)
NAN_BOXED(221788951,32,FLEN)
NAN_BOXED(3218047379,32,FLEN)
NAN_BOXED(227890439,32,FLEN)
NAN_BOXED(221788951,32,FLEN)
NAN_BOXED(3218047379,32,FLEN)
NAN_BOXED(227890439,32,FLEN)
NAN_BOXED(221788951,32,FLEN)
NAN_BOXED(3218047379,32,FLEN)
NAN_BOXED(227890439,32,FLEN)
NAN_BOXED(221788951,32,FLEN)
NAN_BOXED(3218047379,32,FLEN)
NAN_BOXED(227890439,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(3210838276,32,FLEN)
NAN_BOXED(225367550,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(3210838276,32,FLEN)
NAN_BOXED(225367550,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(3210838276,32,FLEN)
NAN_BOXED(225367550,32,FLEN)
NAN_BOXED(226988355,32,FLEN)
NAN_BOXED(3210838276,32,FLEN)
NAN_BOXED(225367550,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(3203109108,32,FLEN)
NAN_BOXED(214433267,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(3203109108,32,FLEN)
NAN_BOXED(214433267,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(3203109108,32,FLEN)
NAN_BOXED(214433267,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(3203109108,32,FLEN)
NAN_BOXED(214433267,32,FLEN)
NAN_BOXED(223958790,32,FLEN)
NAN_BOXED(3203109108,32,FLEN)
NAN_BOXED(214433267,32,FLEN)
NAN_BOXED(222602207,32,FLEN)
NAN_BOXED(3212848736,32,FLEN)
NAN_BOXED(222620445,32,FLEN)
NAN_BOXED(222602207,32,FLEN)
NAN_BOXED(3212848736,32,FLEN)
NAN_BOXED(222620445,32,FLEN)
NAN_BOXED(228199512,32,FLEN)
NAN_BOXED(3205676057,32,FLEN)
NAN_BOXED(221288565,32,FLEN)
NAN_BOXED(228199512,32,FLEN)
NAN_BOXED(3205676057,32,FLEN)
NAN_BOXED(221288565,32,FLEN)
NAN_BOXED(219176202,32,FLEN)
NAN_BOXED(3206176070,32,FLEN)
NAN_BOXED(212736291,32,FLEN)
NAN_BOXED(188385183,32,FLEN)
NAN_BOXED(3208876819,32,FLEN)
NAN_BOXED(185499768,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 44*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x11_1:
    .fill 10*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

RVMODEL_DATA_END
