INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/week10/week10.srcs/sources_1/new/my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/week10/week10.srcs/sources_1/new/pe_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_controller
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [C:/Users/yeap98/Desktop/4-1/lab/week10/week10.srcs/sources_1/new/pe_controller.v:116]
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [C:/Users/yeap98/Desktop/4-1/lab/week10/week10.srcs/sources_1/new/pe_controller.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/week10/week10.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
