INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/reports/link
	Log files: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.xclbin.link_summary, at Sun Sep 24 15:38:13 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Sep 24 15:38:13 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:38:17] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_kernels/Hardware/build/kernel_stage0.xo -keep --config /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int --temp_dir /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Sep 24 15:38:19 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_kernels/Hardware/build/kernel_stage0.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:38:20] build_xd_ip_db started: /opt/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/hw.hpfm -clkid 0 -ip /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_kernel_stage0_1_0,kernel_stage0 -o /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:38:24] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.113 ; gain = 0.000 ; free physical = 131405 ; free virtual = 177694
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:38:25] cfgen started: /opt/Xilinx/Vitis/2021.2/bin/cfgen  -nk kernel_stage0:1:kernel_stage0_1 -dmclkid 0 -r /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: kernel_stage0, num: 1  {kernel_stage0_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.X_data to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.X_conv to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.X_dwnorm to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.msp_filter to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.msp_bias to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.dw_filter to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.dw_bias to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.mean to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.var to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.gamma to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.beta to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.X_pad to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.X_dwconv to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.Y_msp to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument kernel_stage0_1.Y_dwact to HBM[0]
INFO: [SYSTEM_LINK 82-37] [15:38:28] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.113 ; gain = 0.000 ; free physical = 131405 ; free virtual = 177694
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:38:28] cf2bd started: /opt/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd --temp_dir /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link --output_dir /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:38:31] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2148.113 ; gain = 0.000 ; free physical = 131396 ; free virtual = 177688
INFO: [v++ 60-1441] [15:38:31] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2137.855 ; gain = 0.000 ; free physical = 131438 ; free virtual = 177731
INFO: [v++ 60-1443] [15:38:31] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -rtd /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw.rtd -nofilter /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw_full.rtd -xclbin /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -o /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [15:38:33] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2137.855 ; gain = 0.000 ; free physical = 131441 ; free virtual = 177735
INFO: [v++ 60-1443] [15:38:33] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [15:38:34] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2137.855 ; gain = 0.000 ; free physical = 131430 ; free virtual = 177724
INFO: [v++ 60-1443] [15:38:34] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/.ipcache -s --output_dir /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int --log_dir /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/logs/link --report_dir /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/reports/link --config /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/vplConfig.ini -k /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link --no-info --iprepo /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_kernel_stage0_1_0 --messageDb /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/run_link/vpl.pb /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform
[15:39:04] Run vpl: Step create_project: Started
Creating Vivado project.
[15:39:10] Run vpl: Step create_project: Completed
[15:39:10] Run vpl: Step create_bd: Started
[15:40:15] Run vpl: Step create_bd: Completed
[15:40:15] Run vpl: Step update_bd: Started
[15:40:16] Run vpl: Step update_bd: Completed
[15:40:16] Run vpl: Step generate_target: Started
[15:41:31] Run vpl: Step generate_target: Completed
[15:41:31] Run vpl: Step config_hw_runs: Started
[15:41:35] Run vpl: Step config_hw_runs: Completed
[15:41:35] Run vpl: Step synth: Started
[15:42:09] Block-level synthesis in progress, 0 of 7 jobs complete, 6 jobs running.
[15:42:41] Block-level synthesis in progress, 0 of 7 jobs complete, 6 jobs running.
[15:43:13] Block-level synthesis in progress, 0 of 7 jobs complete, 6 jobs running.
[15:43:44] Block-level synthesis in progress, 4 of 7 jobs complete, 2 jobs running.
[15:44:15] Block-level synthesis in progress, 5 of 7 jobs complete, 2 jobs running.
[15:44:46] Block-level synthesis in progress, 5 of 7 jobs complete, 2 jobs running.
[15:45:17] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:45:47] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:46:18] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:46:49] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:47:20] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:47:51] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:48:22] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:48:53] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:49:24] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:49:55] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:50:25] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:50:56] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:51:27] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:51:58] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:52:29] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:53:00] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:53:31] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:54:02] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:54:33] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:55:04] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:55:35] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:56:06] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:56:37] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:57:08] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:57:39] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:58:10] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[15:58:41] Top-level synthesis in progress.
[15:59:12] Top-level synthesis in progress.
[15:59:43] Top-level synthesis in progress.
[15:59:48] Run vpl: Step synth: Completed
[15:59:48] Run vpl: Step impl: Started
[16:07:01] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 28m 25s 

[16:07:01] Starting logic optimization..
[16:08:03] Phase 1 Retarget
[16:08:03] Phase 2 Constant propagation
[16:08:34] Phase 3 Sweep
[16:09:05] Phase 4 BUFG optimization
[16:09:05] Phase 5 Shift Register Optimization
[16:09:36] Phase 6 Post Processing Netlist
[16:11:40] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 39s 

[16:11:40] Starting logic placement..
[16:12:12] Phase 1 Placer Initialization
[16:12:12] Phase 1.1 Placer Initialization Netlist Sorting
[16:14:47] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[16:15:49] Phase 1.3 Build Placer Netlist Model
[16:17:22] Phase 1.4 Constrain Clocks/Macros
[16:17:53] Phase 2 Global Placement
[16:17:53] Phase 2.1 Floorplanning
[16:18:24] Phase 2.1.1 Partition Driven Placement
[16:18:24] Phase 2.1.1.1 PBP: Partition Driven Placement
[16:19:27] Phase 2.1.1.2 PBP: Clock Region Placement
[16:19:58] Phase 2.1.1.3 PBP: Compute Congestion
[16:19:58] Phase 2.1.1.4 PBP: UpdateTiming
[16:20:29] Phase 2.1.1.5 PBP: Add part constraints
[16:20:29] Phase 2.2 Physical Synthesis After Floorplan
[16:21:00] Phase 2.3 Update Timing before SLR Path Opt
[16:21:00] Phase 2.4 Post-Processing in Floorplanning
[16:21:31] Phase 2.5 Global Placement Core
[16:29:20] Phase 2.5.1 Physical Synthesis In Placer
[16:32:35] Phase 3 Detail Placement
[16:32:35] Phase 3.1 Commit Multi Column Macros
[16:32:35] Phase 3.2 Commit Most Macros & LUTRAMs
[16:34:10] Phase 3.3 Small Shape DP
[16:34:10] Phase 3.3.1 Small Shape Clustering
[16:34:10] Phase 3.3.2 Flow Legalize Slice Clusters
[16:34:10] Phase 3.3.3 Slice Area Swap
[16:35:45] Phase 3.4 Place Remaining
[16:35:45] Phase 3.5 Re-assign LUT pins
[16:36:17] Phase 3.6 Pipeline Register Optimization
[16:36:17] Phase 3.7 Fast Optimization
[16:38:22] Phase 4 Post Placement Optimization and Clean-Up
[16:38:22] Phase 4.1 Post Commit Optimization
[16:39:25] Phase 4.1.1 Post Placement Optimization
[16:39:25] Phase 4.1.1.1 BUFG Insertion
[16:39:25] Phase 1 Physical Synthesis Initialization
[16:39:57] Phase 4.1.1.2 BUFG Replication
[16:39:57] Phase 4.1.1.3 Post Placement Timing Optimization
[16:44:39] Phase 4.1.1.4 Replication
[16:46:13] Phase 4.2 Post Placement Cleanup
[16:46:13] Phase 4.3 Placer Reporting
[16:46:13] Phase 4.3.1 Print Estimated Congestion
[16:46:13] Phase 4.4 Final Placement Cleanup
[16:57:09] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 45m 28s 

[16:57:09] Starting logic routing..
[16:58:11] Phase 1 Build RT Design
[16:59:44] Phase 2 Router Initialization
[16:59:44] Phase 2.1 Fix Topology Constraints
[17:00:48] Phase 2.2 Pre Route Cleanup
[17:01:20] Phase 2.3 Global Clock Net Routing
[17:01:20] Phase 2.4 Update Timing
[17:03:59] Phase 2.5 Update Timing for Bus Skew
[17:03:59] Phase 2.5.1 Update Timing
[17:04:31] Phase 3 Initial Routing
[17:04:31] Phase 3.1 Global Routing
[17:07:11] Phase 4 Rip-up And Reroute
[17:07:11] Phase 4.1 Global Iteration 0
[17:16:10] Phase 4.2 Global Iteration 1
[17:18:17] Phase 4.3 Global Iteration 2
[17:21:27] Phase 4.4 Global Iteration 3
[17:23:34] Phase 4.5 Global Iteration 4
[17:25:09] Phase 4.6 Global Iteration 5
[17:27:48] Phase 4.7 Global Iteration 6
[17:29:23] Phase 5 Delay and Skew Optimization
[17:29:23] Phase 5.1 Delay CleanUp
[17:29:23] Phase 5.1.1 Update Timing
[17:30:26] Phase 5.1.2 Update Timing
[17:30:58] Phase 5.2 Clock Skew Optimization
[17:31:30] Phase 6 Post Hold Fix
[17:31:30] Phase 6.1 Hold Fix Iter
[17:31:30] Phase 6.1.1 Update Timing
[17:32:33] Phase 7 Leaf Clock Prog Delay Opt
[17:34:40] Phase 7.1 Delay CleanUp
[17:34:40] Phase 7.1.1 Update Timing
[17:35:43] Phase 7.1.2 Update Timing
[17:36:15] Phase 7.2 Hold Fix Iter
[17:36:15] Phase 7.2.1 Update Timing
[17:38:54] Phase 8 Route finalize
[17:38:54] Phase 9 Verifying routed nets
[17:39:26] Phase 10 Depositing Routes
[17:39:57] Phase 11 Resolve XTalk
[17:39:57] Phase 12 Post Router Timing
[17:41:01] Phase 13 Physical Synthesis in Router
[17:41:01] Phase 13.1 Physical Synthesis Initialization
[17:42:36] Phase 13.2 Critical Path Optimization
[17:43:07] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 45m 58s 

[17:43:07] Starting bitstream generation..
[17:54:15] Creating bitmap...
[17:58:29] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[17:58:29] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 15m 21s 
[17:59:06] Run vpl: Step impl: Completed
[17:59:08] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [17:59:09] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:14 ; elapsed = 02:20:36 . Memory (MB): peak = 2137.855 ; gain = 0.000 ; free physical = 128097 ; free virtual = 177625
INFO: [v++ 60-1443] [17:59:09] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 360, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 220
INFO: [v++ 60-1453] Command Line: cf2sw -a /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/address_map.xml -sdsl /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -xclbin /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -rtd /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd -o /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [17:59:12] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2137.855 ; gain = 0.000 ; free physical = 128096 ; free virtual = 177625
INFO: [v++ 60-1443] [17:59:12] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd --append-section :JSON:/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd --add-section BUILD_METADATA:JSON:/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml --add-section SYSTEM_METADATA:RAW:/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-09 05:06:49
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 36968176 bytes
Format : RAW
File   : '/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4660 bytes
Format : JSON
File   : '/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 13377 bytes
Format : RAW
File   : '/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 23012 bytes
Format : RAW
File   : '/users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (37041088 bytes) to the output file: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [17:59:13] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2137.855 ; gain = 0.000 ; free physical = 128090 ; free virtual = 177622
INFO: [v++ 60-1443] [17:59:13] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.xclbin.info --input /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [17:59:13] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2137.855 ; gain = 0.000 ; free physical = 128087 ; free virtual = 177620
INFO: [v++ 60-1443] [17:59:13] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [17:59:13] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2137.855 ; gain = 0.000 ; free physical = 128087 ; free virtual = 177620
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/reports/link/system_estimate_binary_container_1.xtxt
INFO: [v++ 60-586] Created /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.ltx
INFO: [v++ 60-586] Created binary_container_1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Timing Report: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/logs/link/vivado.log
	Steps Log File: /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /users/student/mr111/lthuang22/Vitis/functional_stage0/stage0_system_hw_link/Hardware/binary_container_1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 21m 15s
INFO: [v++ 60-1653] Closing dispatch client.
