#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd836e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd83360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xda6ac0 .functor NOT 1, L_0xdcfbc0, C4<0>, C4<0>, C4<0>;
L_0xdcf9a0 .functor XOR 2, L_0xdcf7d0, L_0xdcf900, C4<00>, C4<00>;
L_0xdcfab0 .functor XOR 2, L_0xdcf9a0, L_0xdcfa10, C4<00>, C4<00>;
v0xdcd580_0 .net "Y1_dut", 0 0, L_0xdcedd0;  1 drivers
v0xdcd640_0 .net "Y1_ref", 0 0, L_0xd87a50;  1 drivers
v0xdcd6e0_0 .net "Y3_dut", 0 0, L_0xdcf5d0;  1 drivers
v0xdcd7b0_0 .net "Y3_ref", 0 0, L_0xdceb90;  1 drivers
v0xdcd880_0 .net *"_ivl_10", 1 0, L_0xdcfa10;  1 drivers
v0xdcd970_0 .net *"_ivl_12", 1 0, L_0xdcfab0;  1 drivers
v0xdcda10_0 .net *"_ivl_2", 1 0, L_0xdcf730;  1 drivers
v0xdcdad0_0 .net *"_ivl_4", 1 0, L_0xdcf7d0;  1 drivers
v0xdcdbb0_0 .net *"_ivl_6", 1 0, L_0xdcf900;  1 drivers
v0xdcdd20_0 .net *"_ivl_8", 1 0, L_0xdcf9a0;  1 drivers
v0xdcde00_0 .var "clk", 0 0;
v0xdcdea0_0 .var/2u "stats1", 223 0;
v0xdcdf60_0 .var/2u "strobe", 0 0;
v0xdce020_0 .net "tb_match", 0 0, L_0xdcfbc0;  1 drivers
v0xdce0f0_0 .net "tb_mismatch", 0 0, L_0xda6ac0;  1 drivers
v0xdce190_0 .net "w", 0 0, v0xdcc2c0_0;  1 drivers
v0xdce230_0 .net "y", 5 0, v0xdcc360_0;  1 drivers
L_0xdcf730 .concat [ 1 1 0 0], L_0xdceb90, L_0xd87a50;
L_0xdcf7d0 .concat [ 1 1 0 0], L_0xdceb90, L_0xd87a50;
L_0xdcf900 .concat [ 1 1 0 0], L_0xdcf5d0, L_0xdcedd0;
L_0xdcfa10 .concat [ 1 1 0 0], L_0xdceb90, L_0xd87a50;
L_0xdcfbc0 .cmp/eeq 2, L_0xdcf730, L_0xdcfab0;
S_0xd9b700 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xd83360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xd87a50 .functor AND 1, L_0xdce340, v0xdcc2c0_0, C4<1>, C4<1>;
L_0xd9c3d0 .functor OR 1, L_0xdce500, L_0xdce5a0, C4<0>, C4<0>;
L_0xda6b30 .functor OR 1, L_0xd9c3d0, L_0xdce6c0, C4<0>, C4<0>;
L_0xdce9e0 .functor OR 1, L_0xda6b30, L_0xdce830, C4<0>, C4<0>;
L_0xdceb20 .functor NOT 1, v0xdcc2c0_0, C4<0>, C4<0>, C4<0>;
L_0xdceb90 .functor AND 1, L_0xdce9e0, L_0xdceb20, C4<1>, C4<1>;
v0xda6c30_0 .net "Y1", 0 0, L_0xd87a50;  alias, 1 drivers
v0xda6cd0_0 .net "Y3", 0 0, L_0xdceb90;  alias, 1 drivers
v0xd87b60_0 .net *"_ivl_1", 0 0, L_0xdce340;  1 drivers
v0xd87c30_0 .net *"_ivl_11", 0 0, L_0xdce6c0;  1 drivers
v0xdcb2d0_0 .net *"_ivl_12", 0 0, L_0xda6b30;  1 drivers
v0xdcb400_0 .net *"_ivl_15", 0 0, L_0xdce830;  1 drivers
v0xdcb4e0_0 .net *"_ivl_16", 0 0, L_0xdce9e0;  1 drivers
v0xdcb5c0_0 .net *"_ivl_18", 0 0, L_0xdceb20;  1 drivers
v0xdcb6a0_0 .net *"_ivl_5", 0 0, L_0xdce500;  1 drivers
v0xdcb810_0 .net *"_ivl_7", 0 0, L_0xdce5a0;  1 drivers
v0xdcb8f0_0 .net *"_ivl_8", 0 0, L_0xd9c3d0;  1 drivers
v0xdcb9d0_0 .net "w", 0 0, v0xdcc2c0_0;  alias, 1 drivers
v0xdcba90_0 .net "y", 5 0, v0xdcc360_0;  alias, 1 drivers
L_0xdce340 .part v0xdcc360_0, 0, 1;
L_0xdce500 .part v0xdcc360_0, 1, 1;
L_0xdce5a0 .part v0xdcc360_0, 2, 1;
L_0xdce6c0 .part v0xdcc360_0, 4, 1;
L_0xdce830 .part v0xdcc360_0, 5, 1;
S_0xdcbbf0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xd83360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xdcbe50_0 .net "clk", 0 0, v0xdcde00_0;  1 drivers
v0xdcbf30_0 .var/2s "errored1", 31 0;
v0xdcc010_0 .var/2s "onehot_error", 31 0;
v0xdcc0d0_0 .net "tb_match", 0 0, L_0xdcfbc0;  alias, 1 drivers
v0xdcc190_0 .var/2s "temp", 31 0;
v0xdcc2c0_0 .var "w", 0 0;
v0xdcc360_0 .var "y", 5 0;
E_0xd95c50/0 .event negedge, v0xdcbe50_0;
E_0xd95c50/1 .event posedge, v0xdcbe50_0;
E_0xd95c50 .event/or E_0xd95c50/0, E_0xd95c50/1;
S_0xdcc460 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xd83360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xdcedd0 .functor AND 1, L_0xdced30, v0xdcc2c0_0, C4<1>, C4<1>;
L_0xdcf020 .functor OR 1, L_0xdceee0, L_0xdcef80, C4<0>, C4<0>;
L_0xdcf200 .functor OR 1, L_0xdcf020, L_0xdcf130, C4<0>, C4<0>;
L_0xdcf3b0 .functor OR 1, L_0xdcf200, L_0xdcf310, C4<0>, C4<0>;
L_0xdcf5d0 .functor AND 1, L_0xdcf3b0, L_0xdcf4f0, C4<1>, C4<1>;
v0xdcc700_0 .net "Y1", 0 0, L_0xdcedd0;  alias, 1 drivers
v0xdcc7c0_0 .net "Y3", 0 0, L_0xdcf5d0;  alias, 1 drivers
v0xdcc880_0 .net *"_ivl_1", 0 0, L_0xdced30;  1 drivers
v0xdcc970_0 .net *"_ivl_11", 0 0, L_0xdcf130;  1 drivers
v0xdcca50_0 .net *"_ivl_12", 0 0, L_0xdcf200;  1 drivers
v0xdccb80_0 .net *"_ivl_15", 0 0, L_0xdcf310;  1 drivers
v0xdccc60_0 .net *"_ivl_16", 0 0, L_0xdcf3b0;  1 drivers
v0xdccd40_0 .net *"_ivl_19", 0 0, L_0xdcf4f0;  1 drivers
v0xdcce00_0 .net *"_ivl_5", 0 0, L_0xdceee0;  1 drivers
v0xdccf70_0 .net *"_ivl_7", 0 0, L_0xdcef80;  1 drivers
v0xdcd050_0 .net *"_ivl_8", 0 0, L_0xdcf020;  1 drivers
v0xdcd130_0 .net "w", 0 0, v0xdcc2c0_0;  alias, 1 drivers
v0xdcd1d0_0 .net "y", 5 0, v0xdcc360_0;  alias, 1 drivers
L_0xdced30 .part v0xdcc360_0, 0, 1;
L_0xdceee0 .part v0xdcc360_0, 1, 1;
L_0xdcef80 .part v0xdcc360_0, 2, 1;
L_0xdcf130 .part v0xdcc360_0, 4, 1;
L_0xdcf310 .part v0xdcc360_0, 5, 1;
L_0xdcf4f0 .reduce/nor v0xdcc2c0_0;
S_0xdcd360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xd83360;
 .timescale -12 -12;
E_0xd957a0 .event anyedge, v0xdcdf60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdcdf60_0;
    %nor/r;
    %assign/vec4 v0xdcdf60_0, 0;
    %wait E_0xd957a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdcbbf0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdcbf30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdcc010_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xdcbbf0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd95c50;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xdcc360_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xdcc2c0_0, 0;
    %load/vec4 v0xdcc0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdcc010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xdcc010_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdcbf30_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd95c50;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xdcc190_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xdcc190_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xdcc190_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xdcc190_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xdcc190_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xdcc190_0;
    %pad/s 6;
    %assign/vec4 v0xdcc360_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xdcc2c0_0, 0;
    %load/vec4 v0xdcc0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdcbf30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xdcbf30_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xdcc010_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xdcbf30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xdcc010_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xdcbf30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xd83360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcde00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcdf60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd83360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xdcde00_0;
    %inv;
    %store/vec4 v0xdcde00_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xd83360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdcbe50_0, v0xdce0f0_0, v0xdce230_0, v0xdce190_0, v0xdcd640_0, v0xdcd580_0, v0xdcd7b0_0, v0xdcd6e0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd83360;
T_6 ;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xd83360;
T_7 ;
    %wait E_0xd95c50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdcdea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdcdea0_0, 4, 32;
    %load/vec4 v0xdce020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdcdea0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdcdea0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdcdea0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xdcd640_0;
    %load/vec4 v0xdcd640_0;
    %load/vec4 v0xdcd580_0;
    %xor;
    %load/vec4 v0xdcd640_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdcdea0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdcdea0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xdcd7b0_0;
    %load/vec4 v0xdcd7b0_0;
    %load/vec4 v0xdcd6e0_0;
    %xor;
    %load/vec4 v0xdcd7b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdcdea0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xdcdea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdcdea0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/2012_q2b/iter0/response22/top_module.sv";
