

================================================================
== Vivado HLS Report for 'FFT0'
================================================================
* Date:           Sun Dec 27 16:41:06 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        FFT32float
* Solution:       z7float32
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      305|      305| 3.050 us | 3.050 us |  305|  305|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label1  |      304|      304|        19|          -|          -|    16|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    546|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1392|   2844|    -|
|Memory           |        0|      -|      64|     16|    -|
|Multiplexer      |        -|      -|       -|    293|    -|
|Register         |        -|      -|     758|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    2214|   3699|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |FFT_fadd_32ns_32ndEe_U3  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fadd_32ns_32ndEe_U4  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_faddfsub_32nscud_U2  |FFT_faddfsub_32nscud  |        0|      2|  205|  390|    0|
    |FFT_fmul_32ns_32neOg_U5  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U6  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U7  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U8  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fsub_32ns_32nbkb_U1  |FFT_fsub_32ns_32nbkb  |        0|      2|  205|  390|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     20| 1392| 2844|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |W_M_imag_U  |FFT0_W_M_imag  |        0|  32|   8|    0|    16|   32|     1|          512|
    |W_M_real_U  |FFT0_W_M_real  |        0|  32|   8|    0|    16|   32|     1|          512|
    +------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |               |        0|  64|  16|    0|    32|   64|     2|         1024|
    +------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+-----+------------+------------+
    |Llimit_fu_389_p2            |     +    |      0|  0|   39|          32|          32|
    |Ulimit_fu_337_p2            |     +    |      0|  0|   39|          32|          32|
    |add_ln33_fu_291_p2          |     +    |      0|  0|   15|           2|           5|
    |add_ln35_fu_305_p2          |     +    |      0|  0|   15|           2|           5|
    |butterfly_pass_fu_359_p2    |     +    |      0|  0|   39|          32|           1|
    |butterfly_span_fu_348_p2    |     +    |      0|  0|   39|          32|           1|
    |i_fu_321_p2                 |     +    |      0|  0|   15|           5|           1|
    |icmp_ln26_fu_315_p2         |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln33_fu_343_p2         |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln35_fu_354_p2         |   icmp   |      0|  0|   18|          32|          32|
    |butterfly_pass_1_fu_365_p3  |  select  |      0|  0|   32|           1|          32|
    |butterfly_pass_2_fu_381_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln33_fu_373_p3       |  select  |      0|  0|   32|           1|          32|
    |index_fu_327_p2             |    shl   |      0|  0|  101|          32|          32|
    |shl_ln28_fu_332_p2          |    shl   |      0|  0|  101|          32|          32|
    +----------------------------+----------+-------+---+-----+------------+------------+
    |Total                       |          |      0|  0|  546|         273|         307|
    +----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  101|         21|    1|         21|
    |butterfly_pass_0_reg_191  |    9|          2|   32|         64|
    |butterfly_span_0_reg_180  |    9|          2|   32|         64|
    |data_IN_M_imag_address0   |   15|          3|    5|         15|
    |data_IN_M_real_address0   |   15|          3|    5|         15|
    |data_OUT_M_imag_address0  |   15|          3|    5|         15|
    |data_OUT_M_imag_d0        |   15|          3|   32|         96|
    |data_OUT_M_real_address0  |   15|          3|    5|         15|
    |data_OUT_M_real_d0        |   15|          3|   32|         96|
    |grp_fu_213_p0             |   15|          3|   32|         96|
    |grp_fu_213_p1             |   15|          3|   32|         96|
    |grp_fu_217_opcode         |   15|          3|    2|          6|
    |grp_fu_217_p0             |   15|          3|   32|         96|
    |grp_fu_217_p1             |   15|          3|   32|         96|
    |i_0_reg_202               |    9|          2|    5|         10|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  293|         60|  284|        801|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |FFT_stage_cast1_reg_419        |   6|   0|   32|         26|
    |Ulimit_reg_447                 |  32|   0|   32|          0|
    |ap_CS_fsm                      |  20|   0|   20|          0|
    |butterfly_pass_0_reg_191       |  32|   0|   32|          0|
    |butterfly_pass_2_reg_458       |  32|   0|   32|          0|
    |butterfly_span_0_reg_180       |  32|   0|   32|          0|
    |complex_M_imag_writ_1_reg_542  |  32|   0|   32|          0|
    |complex_M_real_writ_1_reg_537  |  32|   0|   32|          0|
    |i_0_reg_202                    |   5|   0|    5|          0|
    |i_reg_437                      |   5|   0|    5|          0|
    |index_reg_442                  |  32|   0|   32|          0|
    |index_shift_cast_reg_414       |   4|   0|   32|         28|
    |p_r_M_imag_reg_495             |  32|   0|   32|          0|
    |p_r_M_real_reg_489             |  32|   0|   32|          0|
    |pass_shift_cast_reg_409        |   4|   0|   32|         28|
    |reg_245                        |  32|   0|   32|          0|
    |reg_253                        |  32|   0|   32|          0|
    |reg_261                        |  32|   0|   32|          0|
    |reg_268                        |  32|   0|   32|          0|
    |select_ln33_reg_453            |  32|   0|   32|          0|
    |sext_ln30_1_reg_473            |  64|   0|   64|          0|
    |sext_ln31_reg_521              |  64|   0|   64|          0|
    |tmp_3_i_i_reg_506              |  32|   0|   32|          0|
    |tmp_5_i_i_reg_511              |  32|   0|   32|          0|
    |tmp_6_i_i_reg_516              |  32|   0|   32|          0|
    |tmp_i_i_reg_501                |  32|   0|   32|          0|
    |zext_ln33_reg_424              |   5|   0|   32|         27|
    |zext_ln35_reg_429              |   5|   0|   32|         27|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 758|   0|  894|        136|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       FFT0      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       FFT0      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       FFT0      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       FFT0      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       FFT0      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       FFT0      | return value |
|FFT_stage                 |  in |    6|   ap_none  |    FFT_stage    |    scalar    |
|pass_check                |  in |    6|   ap_none  |    pass_check   |    scalar    |
|index_shift               |  in |    4|   ap_none  |   index_shift   |    scalar    |
|pass_shift                |  in |    4|   ap_none  |    pass_shift   |    scalar    |
|data_IN_M_real_address0   | out |    5|  ap_memory |  data_IN_M_real |     array    |
|data_IN_M_real_ce0        | out |    1|  ap_memory |  data_IN_M_real |     array    |
|data_IN_M_real_q0         |  in |   32|  ap_memory |  data_IN_M_real |     array    |
|data_IN_M_imag_address0   | out |    5|  ap_memory |  data_IN_M_imag |     array    |
|data_IN_M_imag_ce0        | out |    1|  ap_memory |  data_IN_M_imag |     array    |
|data_IN_M_imag_q0         |  in |   32|  ap_memory |  data_IN_M_imag |     array    |
|data_OUT_M_real_address0  | out |    5|  ap_memory | data_OUT_M_real |     array    |
|data_OUT_M_real_ce0       | out |    1|  ap_memory | data_OUT_M_real |     array    |
|data_OUT_M_real_we0       | out |    1|  ap_memory | data_OUT_M_real |     array    |
|data_OUT_M_real_d0        | out |   32|  ap_memory | data_OUT_M_real |     array    |
|data_OUT_M_imag_address0  | out |    5|  ap_memory | data_OUT_M_imag |     array    |
|data_OUT_M_imag_ce0       | out |    1|  ap_memory | data_OUT_M_imag |     array    |
|data_OUT_M_imag_we0       | out |    1|  ap_memory | data_OUT_M_imag |     array    |
|data_OUT_M_imag_d0        | out |   32|  ap_memory | data_OUT_M_imag |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pass_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %pass_shift)"   --->   Operation 21 'read' 'pass_shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%index_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %index_shift)"   --->   Operation 22 'read' 'index_shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pass_check_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %pass_check)"   --->   Operation 23 'read' 'pass_check_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%FFT_stage_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %FFT_stage)"   --->   Operation 24 'read' 'FFT_stage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pass_shift_cast = zext i4 %pass_shift_read to i32"   --->   Operation 25 'zext' 'pass_shift_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%index_shift_cast = zext i4 %index_shift_read to i32"   --->   Operation 26 'zext' 'index_shift_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%FFT_stage_cast1 = zext i6 %FFT_stage_read to i32"   --->   Operation 27 'zext' 'FFT_stage_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i6 %FFT_stage_read to i5" [../vhls/fixed/fft.cpp:33]   --->   Operation 28 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.78ns)   --->   "%add_ln33 = add i5 -1, %trunc_ln33" [../vhls/fixed/fft.cpp:33]   --->   Operation 29 'add' 'add_ln33' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %add_ln33 to i32" [../vhls/fixed/fft.cpp:33]   --->   Operation 30 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i6 %pass_check_read to i5" [../vhls/fixed/fft.cpp:35]   --->   Operation 31 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln35 = add i5 -1, %trunc_ln35" [../vhls/fixed/fft.cpp:35]   --->   Operation 32 'add' 'add_ln35' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %add_ln35 to i32" [../vhls/fixed/fft.cpp:35]   --->   Operation 33 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [../vhls/fixed/fft.cpp:26]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.42>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%butterfly_span_0 = phi i32 [ 0, %0 ], [ %select_ln33, %_ifconv ]" [../vhls/fixed/fft.cpp:33]   --->   Operation 35 'phi' 'butterfly_span_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%butterfly_pass_0 = phi i32 [ 0, %0 ], [ %butterfly_pass_2, %_ifconv ]"   --->   Operation 36 'phi' 'butterfly_pass_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %_ifconv ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../vhls/fixed/fft.cpp:26]   --->   Operation 38 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../vhls/fixed/fft.cpp:26]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %2, label %_ifconv" [../vhls/fixed/fft.cpp:26]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (4.42ns)   --->   "%index = shl i32 %butterfly_span_0, %index_shift_cast" [../vhls/fixed/fft.cpp:27]   --->   Operation 42 'shl' 'index' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node Ulimit)   --->   "%shl_ln28 = shl i32 %butterfly_pass_0, %pass_shift_cast" [../vhls/fixed/fft.cpp:28]   --->   Operation 43 'shl' 'shl_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (4.42ns) (out node of the LUT)   --->   "%Ulimit = add nsw i32 %butterfly_span_0, %shl_ln28" [../vhls/fixed/fft.cpp:28]   --->   Operation 44 'add' 'Ulimit' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp slt i32 %butterfly_span_0, %zext_ln33" [../vhls/fixed/fft.cpp:33]   --->   Operation 45 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.55ns)   --->   "%butterfly_span = add nsw i32 %butterfly_span_0, 1" [../vhls/fixed/fft.cpp:34]   --->   Operation 46 'add' 'butterfly_span' <Predicate = (!icmp_ln26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp slt i32 %butterfly_pass_0, %zext_ln35" [../vhls/fixed/fft.cpp:35]   --->   Operation 47 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%butterfly_pass = add nsw i32 %butterfly_pass_0, 1" [../vhls/fixed/fft.cpp:36]   --->   Operation 48 'add' 'butterfly_pass' <Predicate = (!icmp_ln26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node butterfly_pass_2)   --->   "%butterfly_pass_1 = select i1 %icmp_ln35, i32 %butterfly_pass, i32 0" [../vhls/fixed/fft.cpp:35]   --->   Operation 49 'select' 'butterfly_pass_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i32 %butterfly_span, i32 0" [../vhls/fixed/fft.cpp:33]   --->   Operation 50 'select' 'select_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.69ns) (out node of the LUT)   --->   "%butterfly_pass_2 = select i1 %icmp_ln33, i32 %butterfly_pass_0, i32 %butterfly_pass_1" [../vhls/fixed/fft.cpp:33]   --->   Operation 51 'select' 'butterfly_pass_2' <Predicate = (!icmp_ln26)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [../vhls/fixed/fft.cpp:41]   --->   Operation 52 'ret' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%Llimit = add nsw i32 %Ulimit, %FFT_stage_cast1" [../vhls/fixed/fft.cpp:29]   --->   Operation 53 'add' 'Llimit' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i32 %index to i64" [../vhls/fixed/fft.cpp:30]   --->   Operation 54 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%W_M_real_addr = getelementptr [16 x float]* @W_M_real, i64 0, i64 %sext_ln30" [../vhls/fixed/fft.cpp:30]   --->   Operation 55 'getelementptr' 'W_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%W_M_imag_addr = getelementptr [16 x float]* @W_M_imag, i64 0, i64 %sext_ln30" [../vhls/fixed/fft.cpp:30]   --->   Operation 56 'getelementptr' 'W_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i32 %Llimit to i64" [../vhls/fixed/fft.cpp:30]   --->   Operation 57 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %sext_ln30_1" [../vhls/fixed/fft.cpp:30]   --->   Operation 58 'getelementptr' 'data_IN_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %sext_ln30_1" [../vhls/fixed/fft.cpp:30]   --->   Operation 59 'getelementptr' 'data_IN_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%p_r_M_real = load float* %W_M_real_addr, align 4" [../vhls/fixed/fft.cpp:30]   --->   Operation 60 'load' 'p_r_M_real' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%p_r_M_imag = load float* %W_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:30]   --->   Operation 61 'load' 'p_r_M_imag' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%p_t_real = load float* %data_IN_M_real_addr, align 4" [../vhls/fixed/fft.cpp:30]   --->   Operation 62 'load' 'p_t_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%p_t_imag = load float* %data_IN_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:30]   --->   Operation 63 'load' 'p_t_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 64 [1/2] (3.25ns)   --->   "%p_r_M_real = load float* %W_M_real_addr, align 4" [../vhls/fixed/fft.cpp:30]   --->   Operation 64 'load' 'p_r_M_real' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 65 [1/2] (3.25ns)   --->   "%p_r_M_imag = load float* %W_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:30]   --->   Operation 65 'load' 'p_r_M_imag' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%p_t_real = load float* %data_IN_M_real_addr, align 4" [../vhls/fixed/fft.cpp:30]   --->   Operation 66 'load' 'p_t_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%p_t_imag = load float* %data_IN_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:30]   --->   Operation 67 'load' 'p_t_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 68 [4/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [../vhls/fixed/fft.cpp:30]   --->   Operation 68 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [4/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %p_r_M_imag, %p_t_imag" [../vhls/fixed/fft.cpp:30]   --->   Operation 69 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [4/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag, %p_t_real" [../vhls/fixed/fft.cpp:30]   --->   Operation 70 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [4/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real, %p_t_imag" [../vhls/fixed/fft.cpp:30]   --->   Operation 71 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 72 [3/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [../vhls/fixed/fft.cpp:30]   --->   Operation 72 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [3/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %p_r_M_imag, %p_t_imag" [../vhls/fixed/fft.cpp:30]   --->   Operation 73 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [3/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag, %p_t_real" [../vhls/fixed/fft.cpp:30]   --->   Operation 74 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [3/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real, %p_t_imag" [../vhls/fixed/fft.cpp:30]   --->   Operation 75 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 76 [2/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [../vhls/fixed/fft.cpp:30]   --->   Operation 76 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [2/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %p_r_M_imag, %p_t_imag" [../vhls/fixed/fft.cpp:30]   --->   Operation 77 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [2/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag, %p_t_real" [../vhls/fixed/fft.cpp:30]   --->   Operation 78 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [2/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real, %p_t_imag" [../vhls/fixed/fft.cpp:30]   --->   Operation 79 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 80 [1/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %p_t_real" [../vhls/fixed/fft.cpp:30]   --->   Operation 80 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %p_r_M_imag, %p_t_imag" [../vhls/fixed/fft.cpp:30]   --->   Operation 81 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag, %p_t_real" [../vhls/fixed/fft.cpp:30]   --->   Operation 82 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real, %p_t_imag" [../vhls/fixed/fft.cpp:30]   --->   Operation 83 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 84 [5/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 84 'fsub' 'Product_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [5/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 85 'fadd' 'Product_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 86 [4/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 86 'fsub' 'Product_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [4/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 87 'fadd' 'Product_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 88 [3/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 88 'fsub' 'Product_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [3/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 89 'fadd' 'Product_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 90 [2/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 90 'fsub' 'Product_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [2/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 91 'fadd' 'Product_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i32 %Ulimit to i64" [../vhls/fixed/fft.cpp:31]   --->   Operation 92 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_1 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %sext_ln31" [../vhls/fixed/fft.cpp:31]   --->   Operation 93 'getelementptr' 'data_IN_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_1 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %sext_ln31" [../vhls/fixed/fft.cpp:31]   --->   Operation 94 'getelementptr' 'data_IN_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [2/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %data_IN_M_real_addr_1, align 4" [../vhls/fixed/fft.cpp:31]   --->   Operation 95 'load' 'p_r_M_real_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 96 [2/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %data_IN_M_imag_addr_1, align 4" [../vhls/fixed/fft.cpp:31]   --->   Operation 96 'load' 'p_r_M_imag_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 97 [1/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i, %tmp_3_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 97 'fsub' 'Product_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i, %tmp_6_i_i" [../vhls/fixed/fft.cpp:30]   --->   Operation 98 'fadd' 'Product_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %data_IN_M_real_addr_1, align 4" [../vhls/fixed/fft.cpp:31]   --->   Operation 99 'load' 'p_r_M_real_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 100 [1/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %data_IN_M_imag_addr_1, align 4" [../vhls/fixed/fft.cpp:31]   --->   Operation 100 'load' 'p_r_M_imag_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 101 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:31]   --->   Operation 101 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:31]   --->   Operation 102 'fsub' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [5/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:32]   --->   Operation 103 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:32]   --->   Operation 104 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 105 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:31]   --->   Operation 105 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:31]   --->   Operation 106 'fsub' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [4/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:32]   --->   Operation 107 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:32]   --->   Operation 108 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 109 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:31]   --->   Operation 109 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:31]   --->   Operation 110 'fsub' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [3/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:32]   --->   Operation 111 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:32]   --->   Operation 112 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 113 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:31]   --->   Operation 113 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 114 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:31]   --->   Operation 114 'fsub' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 115 [2/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:32]   --->   Operation 115 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:32]   --->   Operation 116 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 117 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:31]   --->   Operation 117 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:31]   --->   Operation 118 'fsub' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 119 [1/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_1, %Product_M_real" [../vhls/fixed/fft.cpp:32]   --->   Operation 119 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %p_r_M_imag_1, %Product_M_imag" [../vhls/fixed/fft.cpp:32]   --->   Operation 120 'fadd' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 %sext_ln30_1" [../vhls/fixed/fft.cpp:31]   --->   Operation 121 'getelementptr' 'data_OUT_M_real_add' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ, float* %data_OUT_M_real_add, align 4" [../vhls/fixed/fft.cpp:31]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 %sext_ln30_1" [../vhls/fixed/fft.cpp:31]   --->   Operation 123 'getelementptr' 'data_OUT_M_imag_add' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ, float* %data_OUT_M_imag_add, align 4" [../vhls/fixed/fft.cpp:31]   --->   Operation 124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [../vhls/fixed/fft.cpp:26]   --->   Operation 125 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add_1 = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 %sext_ln31" [../vhls/fixed/fft.cpp:32]   --->   Operation 126 'getelementptr' 'data_OUT_M_real_add_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ_1, float* %data_OUT_M_real_add_1, align 4" [../vhls/fixed/fft.cpp:32]   --->   Operation 127 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add_1 = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 %sext_ln31" [../vhls/fixed/fft.cpp:32]   --->   Operation 128 'getelementptr' 'data_OUT_M_imag_add_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ_1, float* %data_OUT_M_imag_add_1, align 4" [../vhls/fixed/fft.cpp:32]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "br label %1" [../vhls/fixed/fft.cpp:26]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FFT_stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pass_check]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ index_shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pass_shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_IN_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_IN_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ W_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pass_shift_read       (read             ) [ 000000000000000000000]
index_shift_read      (read             ) [ 000000000000000000000]
pass_check_read       (read             ) [ 000000000000000000000]
FFT_stage_read        (read             ) [ 000000000000000000000]
pass_shift_cast       (zext             ) [ 001111111111111111111]
index_shift_cast      (zext             ) [ 001111111111111111111]
FFT_stage_cast1       (zext             ) [ 001111111111111111111]
trunc_ln33            (trunc            ) [ 000000000000000000000]
add_ln33              (add              ) [ 000000000000000000000]
zext_ln33             (zext             ) [ 001111111111111111111]
trunc_ln35            (trunc            ) [ 000000000000000000000]
add_ln35              (add              ) [ 000000000000000000000]
zext_ln35             (zext             ) [ 001111111111111111111]
br_ln26               (br               ) [ 011111111111111111111]
butterfly_span_0      (phi              ) [ 001000000000000000000]
butterfly_pass_0      (phi              ) [ 001000000000000000000]
i_0                   (phi              ) [ 001000000000000000000]
icmp_ln26             (icmp             ) [ 001111111111111111111]
empty                 (speclooptripcount) [ 000000000000000000000]
i                     (add              ) [ 011111111111111111111]
br_ln26               (br               ) [ 000000000000000000000]
index                 (shl              ) [ 000100000000000000000]
shl_ln28              (shl              ) [ 000000000000000000000]
Ulimit                (add              ) [ 000111111111100000000]
icmp_ln33             (icmp             ) [ 000000000000000000000]
butterfly_span        (add              ) [ 000000000000000000000]
icmp_ln35             (icmp             ) [ 000000000000000000000]
butterfly_pass        (add              ) [ 000000000000000000000]
butterfly_pass_1      (select           ) [ 000000000000000000000]
select_ln33           (select           ) [ 011111111111111111111]
butterfly_pass_2      (select           ) [ 011111111111111111111]
ret_ln41              (ret              ) [ 000000000000000000000]
Llimit                (add              ) [ 000000000000000000000]
sext_ln30             (sext             ) [ 000000000000000000000]
W_M_real_addr         (getelementptr    ) [ 000010000000000000000]
W_M_imag_addr         (getelementptr    ) [ 000010000000000000000]
sext_ln30_1           (sext             ) [ 000011111111111111110]
data_IN_M_real_addr   (getelementptr    ) [ 000010000000000000000]
data_IN_M_imag_addr   (getelementptr    ) [ 000010000000000000000]
p_r_M_real            (load             ) [ 000001111000000000000]
p_r_M_imag            (load             ) [ 000001111000000000000]
p_t_real              (load             ) [ 000001111000000000000]
p_t_imag              (load             ) [ 000001111000000000000]
tmp_i_i               (fmul             ) [ 000000000111110000000]
tmp_3_i_i             (fmul             ) [ 000000000111110000000]
tmp_5_i_i             (fmul             ) [ 000000000111110000000]
tmp_6_i_i             (fmul             ) [ 000000000111110000000]
sext_ln31             (sext             ) [ 000000000000011111111]
data_IN_M_real_addr_1 (getelementptr    ) [ 000000000000010000000]
data_IN_M_imag_addr_1 (getelementptr    ) [ 000000000000010000000]
Product_M_real        (fsub             ) [ 000000000000001111100]
Product_M_imag        (fadd             ) [ 000000000000001111100]
p_r_M_real_1          (load             ) [ 000000000000001111100]
p_r_M_imag_1          (load             ) [ 000000000000001111100]
complex_M_real_writ   (fsub             ) [ 000000000000000000010]
complex_M_imag_writ   (fsub             ) [ 000000000000000000010]
complex_M_real_writ_1 (fadd             ) [ 000000000000000000011]
complex_M_imag_writ_1 (fadd             ) [ 000000000000000000011]
data_OUT_M_real_add   (getelementptr    ) [ 000000000000000000000]
store_ln31            (store            ) [ 000000000000000000000]
data_OUT_M_imag_add   (getelementptr    ) [ 000000000000000000000]
store_ln31            (store            ) [ 000000000000000000000]
specloopname_ln26     (specloopname     ) [ 000000000000000000000]
data_OUT_M_real_add_1 (getelementptr    ) [ 000000000000000000000]
store_ln32            (store            ) [ 000000000000000000000]
data_OUT_M_imag_add_1 (getelementptr    ) [ 000000000000000000000]
store_ln32            (store            ) [ 000000000000000000000]
br_ln26               (br               ) [ 011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FFT_stage">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_stage"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pass_check">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_check"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="index_shift">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_shift"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pass_shift">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_shift"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_IN_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_IN_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_OUT_M_real">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_OUT_M_imag">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_M_real">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_M_imag">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="pass_shift_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pass_shift_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="index_shift_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_shift_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="pass_check_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pass_check_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="FFT_stage_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FFT_stage_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="W_M_real_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_M_real_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="W_M_imag_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_IN_M_real_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="data_IN_M_imag_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t_real/3 p_r_M_real_1/12 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t_imag/3 p_r_M_imag_1/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_IN_M_real_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_addr_1/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="data_IN_M_imag_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_addr_1/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_OUT_M_real_add_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="16"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_real_add/19 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/19 store_ln32/20 "/>
</bind>
</comp>

<comp id="151" class="1004" name="data_OUT_M_imag_add_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="16"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_imag_add/19 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/19 store_ln32/20 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_OUT_M_real_add_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="8"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_real_add_1/20 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_OUT_M_imag_add_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="8"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_imag_add_1/20 "/>
</bind>
</comp>

<comp id="180" class="1005" name="butterfly_span_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="butterfly_span_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="butterfly_span_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="butterfly_span_0/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="butterfly_pass_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="butterfly_pass_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="butterfly_pass_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="butterfly_pass_0/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="Product_M_real/9 complex_M_real_writ/14 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="Product_M_imag/9 complex_M_imag_writ/14 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_real_writ_1/14 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_1/14 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3_i_i/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i_i/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i_i/5 "/>
</bind>
</comp>

<comp id="245" class="1005" name="reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real p_r_M_real_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag p_r_M_imag_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Product_M_real complex_M_real_writ "/>
</bind>
</comp>

<comp id="268" class="1005" name="reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Product_M_imag complex_M_imag_writ "/>
</bind>
</comp>

<comp id="275" class="1004" name="pass_shift_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pass_shift_cast/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="index_shift_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_shift_cast/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="FFT_stage_cast1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="FFT_stage_cast1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln33_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln33_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln33_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln35_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln35_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln35_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln26_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="index_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="1"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="shl_ln28_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="1"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="Ulimit_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ulimit/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln33_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="butterfly_span_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_span/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln35_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="butterfly_pass_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_pass/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="butterfly_pass_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="32" slack="0"/>
<pin id="369" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln33_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="32" slack="0"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="butterfly_pass_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_2/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="Llimit_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="0" index="1" bw="6" slack="2"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Llimit/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln30_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln30_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln31_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="10"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/12 "/>
</bind>
</comp>

<comp id="409" class="1005" name="pass_shift_cast_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pass_shift_cast "/>
</bind>
</comp>

<comp id="414" class="1005" name="index_shift_cast_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_shift_cast "/>
</bind>
</comp>

<comp id="419" class="1005" name="FFT_stage_cast1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="FFT_stage_cast1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="zext_ln33_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="429" class="1005" name="zext_ln35_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="442" class="1005" name="index_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="447" class="1005" name="Ulimit_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ulimit "/>
</bind>
</comp>

<comp id="453" class="1005" name="select_ln33_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="458" class="1005" name="butterfly_pass_2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="butterfly_pass_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="W_M_real_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="W_M_real_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="W_M_imag_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="1"/>
<pin id="470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="W_M_imag_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="sext_ln30_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="16"/>
<pin id="475" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="sext_ln30_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="data_IN_M_real_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="1"/>
<pin id="481" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="data_IN_M_imag_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_r_M_real_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="495" class="1005" name="p_r_M_imag_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_i_i_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_3_i_i_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_5_i_i_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_6_i_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i "/>
</bind>
</comp>

<comp id="521" class="1005" name="sext_ln31_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="8"/>
<pin id="523" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="sext_ln31 "/>
</bind>
</comp>

<comp id="527" class="1005" name="data_IN_M_real_addr_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="1"/>
<pin id="529" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_addr_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="data_IN_M_imag_addr_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="1"/>
<pin id="534" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="complex_M_real_writ_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="2"/>
<pin id="539" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="complex_M_imag_writ_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="2"/>
<pin id="544" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="70" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="77" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="84" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="91" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="122" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="137"><net_src comp="129" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="248"><net_src comp="110" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="256"><net_src comp="116" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="264"><net_src comp="213" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="271"><net_src comp="217" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="278"><net_src comp="46" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="52" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="64" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="64" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="58" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="206" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="206" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="184" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="195" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="184" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="184" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="184" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="195" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="195" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="354" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="343" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="348" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="343" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="195" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="365" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="412"><net_src comp="275" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="417"><net_src comp="279" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="422"><net_src comp="283" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="427"><net_src comp="297" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="432"><net_src comp="311" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="440"><net_src comp="321" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="445"><net_src comp="327" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="450"><net_src comp="337" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="456"><net_src comp="373" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="461"><net_src comp="381" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="466"><net_src comp="70" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="471"><net_src comp="77" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="476"><net_src comp="398" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="482"><net_src comp="84" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="487"><net_src comp="91" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="492"><net_src comp="98" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="498"><net_src comp="104" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="504"><net_src comp="229" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="509"><net_src comp="233" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="514"><net_src comp="237" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="519"><net_src comp="241" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="524"><net_src comp="404" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="530"><net_src comp="122" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="535"><net_src comp="129" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="540"><net_src comp="221" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="545"><net_src comp="225" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="158" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_IN_M_real | {}
	Port: data_IN_M_imag | {}
	Port: data_OUT_M_real | {19 20 }
	Port: data_OUT_M_imag | {19 20 }
	Port: W_M_real | {}
	Port: W_M_imag | {}
 - Input state : 
	Port: FFT0 : FFT_stage | {1 }
	Port: FFT0 : pass_check | {1 }
	Port: FFT0 : index_shift | {1 }
	Port: FFT0 : pass_shift | {1 }
	Port: FFT0 : data_IN_M_real | {3 4 12 13 }
	Port: FFT0 : data_IN_M_imag | {3 4 12 13 }
	Port: FFT0 : data_OUT_M_real | {}
	Port: FFT0 : data_OUT_M_imag | {}
	Port: FFT0 : W_M_real | {3 4 }
	Port: FFT0 : W_M_imag | {3 4 }
  - Chain level:
	State 1
		add_ln33 : 1
		zext_ln33 : 2
		add_ln35 : 1
		zext_ln35 : 2
	State 2
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		index : 1
		shl_ln28 : 1
		Ulimit : 2
		icmp_ln33 : 1
		butterfly_span : 1
		icmp_ln35 : 1
		butterfly_pass : 1
		butterfly_pass_1 : 2
		select_ln33 : 2
		butterfly_pass_2 : 3
	State 3
		W_M_real_addr : 1
		W_M_imag_addr : 1
		sext_ln30_1 : 1
		data_IN_M_real_addr : 2
		data_IN_M_imag_addr : 2
		p_r_M_real : 2
		p_r_M_imag : 2
		p_t_real : 3
		p_t_imag : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		data_IN_M_real_addr_1 : 1
		data_IN_M_imag_addr_1 : 1
		p_r_M_real_1 : 2
		p_r_M_imag_1 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln31 : 1
		store_ln31 : 1
	State 20
		store_ln32 : 1
		store_ln32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_213         |    2    |   205   |   390   |
|   fadd   |          grp_fu_217         |    2    |   205   |   390   |
|          |          grp_fu_221         |    2    |   205   |   390   |
|          |          grp_fu_225         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_229         |    3    |   143   |   321   |
|   fmul   |          grp_fu_233         |    3    |   143   |   321   |
|          |          grp_fu_237         |    3    |   143   |   321   |
|          |          grp_fu_241         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |         index_fu_327        |    0    |    0    |   101   |
|          |       shl_ln28_fu_332       |    0    |    0    |   101   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln33_fu_291       |    0    |    0    |    15   |
|          |       add_ln35_fu_305       |    0    |    0    |    15   |
|          |           i_fu_321          |    0    |    0    |    15   |
|    add   |        Ulimit_fu_337        |    0    |    0    |    39   |
|          |    butterfly_span_fu_348    |    0    |    0    |    39   |
|          |    butterfly_pass_fu_359    |    0    |    0    |    39   |
|          |        Llimit_fu_389        |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |   butterfly_pass_1_fu_365   |    0    |    0    |    32   |
|  select  |      select_ln33_fu_373     |    0    |    0    |    32   |
|          |   butterfly_pass_2_fu_381   |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln26_fu_315      |    0    |    0    |    11   |
|   icmp   |       icmp_ln33_fu_343      |    0    |    0    |    18   |
|          |       icmp_ln35_fu_354      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |  pass_shift_read_read_fu_46 |    0    |    0    |    0    |
|   read   | index_shift_read_read_fu_52 |    0    |    0    |    0    |
|          |  pass_check_read_read_fu_58 |    0    |    0    |    0    |
|          |  FFT_stage_read_read_fu_64  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    pass_shift_cast_fu_275   |    0    |    0    |    0    |
|          |   index_shift_cast_fu_279   |    0    |    0    |    0    |
|   zext   |    FFT_stage_cast1_fu_283   |    0    |    0    |    0    |
|          |       zext_ln33_fu_297      |    0    |    0    |    0    |
|          |       zext_ln35_fu_311      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln33_fu_287      |    0    |    0    |    0    |
|          |      trunc_ln35_fu_301      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln30_fu_393      |    0    |    0    |    0    |
|   sext   |      sext_ln30_1_fu_398     |    0    |    0    |    0    |
|          |       sext_ln31_fu_404      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    20   |   1392  |   3390  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   FFT_stage_cast1_reg_419   |   32   |
|        Ulimit_reg_447       |   32   |
|    W_M_imag_addr_reg_468    |    4   |
|    W_M_real_addr_reg_463    |    4   |
|   butterfly_pass_0_reg_191  |   32   |
|   butterfly_pass_2_reg_458  |   32   |
|   butterfly_span_0_reg_180  |   32   |
|complex_M_imag_writ_1_reg_542|   32   |
|complex_M_real_writ_1_reg_537|   32   |
|data_IN_M_imag_addr_1_reg_532|    5   |
| data_IN_M_imag_addr_reg_484 |    5   |
|data_IN_M_real_addr_1_reg_527|    5   |
| data_IN_M_real_addr_reg_479 |    5   |
|         i_0_reg_202         |    5   |
|          i_reg_437          |    5   |
|        index_reg_442        |   32   |
|   index_shift_cast_reg_414  |   32   |
|      p_r_M_imag_reg_495     |   32   |
|      p_r_M_real_reg_489     |   32   |
|   pass_shift_cast_reg_409   |   32   |
|           reg_245           |   32   |
|           reg_253           |   32   |
|           reg_261           |   32   |
|           reg_268           |   32   |
|     select_ln33_reg_453     |   32   |
|     sext_ln30_1_reg_473     |   64   |
|      sext_ln31_reg_521      |   64   |
|      tmp_3_i_i_reg_506      |   32   |
|      tmp_5_i_i_reg_511      |   32   |
|      tmp_6_i_i_reg_516      |   32   |
|       tmp_i_i_reg_501       |   32   |
|      zext_ln33_reg_424      |   32   |
|      zext_ln35_reg_429      |   32   |
+-----------------------------+--------+
|            Total            |   902  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_98 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_104 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_110 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_116 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_145 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_145 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_158 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_213    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_213    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_217    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_217    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   460  ||  21.411 ||   132   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1392  |  3390  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   132  |
|  Register |    -   |    -   |   902  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   21   |  2294  |  3522  |
+-----------+--------+--------+--------+--------+
