
*** Running vivado
    with args -log delay_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source delay_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source delay_0.tcl -notrace
Command: synth_design -top delay_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 357.398 ; gain = 100.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'delay_0' [c:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/synth/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/src/delay.v:23]
	Parameter DELAY bound to: 168 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_block' [c:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_block' (1#1) [c:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [c:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_0' (3#1) [c:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/synth/delay_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 409.992 ; gain = 153.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 409.992 ; gain = 153.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 735.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 735.230 ; gain = 478.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 735.230 ; gain = 478.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 735.230 ; gain = 478.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 735.230 ; gain = 478.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 840   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 735.230 ; gain = 478.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 735.230 ; gain = 478.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 735.230 ; gain = 478.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 748.965 ; gain = 492.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 748.965 ; gain = 492.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 748.965 ; gain = 492.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 748.965 ; gain = 492.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 748.965 ; gain = 492.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 748.965 ; gain = 492.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 748.965 ; gain = 492.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|delay_0     | inst/(null)[167].(null)[0].reg_i_j/val_reg | 168    | 5     | NO           | YES                | YES               | 0      | 30      | 
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |SRLC32E |    30|
|2     |FDRE    |    10|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------+---------------+------+
|      |Instance                            |Module         |Cells |
+------+------------------------------------+---------------+------+
|1     |top                                 |               |    40|
|2     |  inst                              |delay          |    40|
|3     |    \(null)[0].(null)[0].reg_i_j    |delay_block    |     1|
|4     |    \(null)[0].(null)[1].reg_i_j    |delay_block_0  |     1|
|5     |    \(null)[0].(null)[2].reg_i_j    |delay_block_1  |     1|
|6     |    \(null)[0].(null)[3].reg_i_j    |delay_block_2  |     1|
|7     |    \(null)[0].(null)[4].reg_i_j    |delay_block_3  |     1|
|8     |    \(null)[128].(null)[0].reg_i_j  |delay_block_4  |     1|
|9     |    \(null)[128].(null)[1].reg_i_j  |delay_block_5  |     1|
|10    |    \(null)[128].(null)[2].reg_i_j  |delay_block_6  |     1|
|11    |    \(null)[128].(null)[3].reg_i_j  |delay_block_7  |     1|
|12    |    \(null)[128].(null)[4].reg_i_j  |delay_block_8  |     1|
|13    |    \(null)[160].(null)[0].reg_i_j  |delay_block_9  |     1|
|14    |    \(null)[160].(null)[1].reg_i_j  |delay_block_10 |     1|
|15    |    \(null)[160].(null)[2].reg_i_j  |delay_block_11 |     1|
|16    |    \(null)[160].(null)[3].reg_i_j  |delay_block_12 |     1|
|17    |    \(null)[160].(null)[4].reg_i_j  |delay_block_13 |     1|
|18    |    \(null)[166].(null)[0].reg_i_j  |delay_block_14 |     1|
|19    |    \(null)[166].(null)[1].reg_i_j  |delay_block_15 |     1|
|20    |    \(null)[166].(null)[2].reg_i_j  |delay_block_16 |     1|
|21    |    \(null)[166].(null)[3].reg_i_j  |delay_block_17 |     1|
|22    |    \(null)[166].(null)[4].reg_i_j  |delay_block_18 |     1|
|23    |    \(null)[167].(null)[0].reg_i_j  |delay_block_19 |     1|
|24    |    \(null)[167].(null)[1].reg_i_j  |delay_block_20 |     1|
|25    |    \(null)[167].(null)[2].reg_i_j  |delay_block_21 |     1|
|26    |    \(null)[167].(null)[3].reg_i_j  |delay_block_22 |     1|
|27    |    \(null)[167].(null)[4].reg_i_j  |delay_block_23 |     1|
|28    |    \(null)[32].(null)[0].reg_i_j   |delay_block_24 |     1|
|29    |    \(null)[32].(null)[1].reg_i_j   |delay_block_25 |     1|
|30    |    \(null)[32].(null)[2].reg_i_j   |delay_block_26 |     1|
|31    |    \(null)[32].(null)[3].reg_i_j   |delay_block_27 |     1|
|32    |    \(null)[32].(null)[4].reg_i_j   |delay_block_28 |     1|
|33    |    \(null)[64].(null)[0].reg_i_j   |delay_block_29 |     1|
|34    |    \(null)[64].(null)[1].reg_i_j   |delay_block_30 |     1|
|35    |    \(null)[64].(null)[2].reg_i_j   |delay_block_31 |     1|
|36    |    \(null)[64].(null)[3].reg_i_j   |delay_block_32 |     1|
|37    |    \(null)[64].(null)[4].reg_i_j   |delay_block_33 |     1|
|38    |    \(null)[96].(null)[0].reg_i_j   |delay_block_34 |     1|
|39    |    \(null)[96].(null)[1].reg_i_j   |delay_block_35 |     1|
|40    |    \(null)[96].(null)[2].reg_i_j   |delay_block_36 |     1|
|41    |    \(null)[96].(null)[3].reg_i_j   |delay_block_37 |     1|
|42    |    \(null)[96].(null)[4].reg_i_j   |delay_block_38 |     1|
+------+------------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 748.965 ; gain = 492.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 748.965 ; gain = 167.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 748.965 ; gain = 492.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 752.547 ; gain = 507.402
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/median5x5/median5x5.runs/delay_0_synth_1/delay_0.dcp' has been generated.
