<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>Bayer_Interpolation</name><vendor>Microsemi</vendor><library>SolutionCore</library><version>4.7.0</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>Stimulus\Bayer_Interpolation_tb.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>Stimulus\CFA_in.txt</name><userFileType>TXT</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>Encrypted\Bayer_Interpolation.vhd</name><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>