[INF:CM0023] Creating log file ../../build/tests/PortWildcard/slpp_all/surelog.log.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../build/tests/PortWildcard/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
Running: cd ../../build/tests/PortWildcard/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<159> s<158> l<3:1> el<1:5>
n<> u<1> t<Module_keyword> p<81> s<2> l<3:1> el<3:7>
n<rvdff> u<2> t<StringConst> p<81> s<15> l<3:8> el<3:13>
n<> u<3> t<Data_type_or_implicit> p<13> s<12> l<3:27> el<3:27>
n<WIDTH> u<4> t<StringConst> p<11> s<10> l<3:27> el<3:32>
n<1> u<5> t<IntConst> p<6> l<3:33> el<3:34>
n<> u<6> t<Primary_literal> p<7> c<5> l<3:33> el<3:34>
n<> u<7> t<Constant_primary> p<8> c<6> l<3:33> el<3:34>
n<> u<8> t<Constant_expression> p<9> c<7> l<3:33> el<3:34>
n<> u<9> t<Constant_mintypmax_expression> p<10> c<8> l<3:33> el<3:34>
n<> u<10> t<Constant_param_expression> p<11> c<9> l<3:33> el<3:34>
n<> u<11> t<Param_assignment> p<12> c<4> l<3:27> el<3:34>
n<> u<12> t<List_of_param_assignments> p<13> c<11> l<3:27> el<3:34>
n<> u<13> t<Parameter_declaration> p<14> c<3> l<3:17> el<3:34>
n<> u<14> t<Parameter_port_declaration> p<15> c<13> l<3:17> el<3:34>
n<> u<15> t<Parameter_port_list> p<81> c<14> s<80> l<3:14> el<3:36>
n<> u<16> t<PortDir_Inp> p<37> s<36> l<5:6> el<5:11>
n<> u<17> t<IntVec_TypeLogic> p<34> s<33> l<5:12> el<5:17>
n<WIDTH> u<18> t<StringConst> p<19> l<5:19> el<5:24>
n<> u<19> t<Primary_literal> p<20> c<18> l<5:19> el<5:24>
n<> u<20> t<Constant_primary> p<21> c<19> l<5:19> el<5:24>
n<> u<21> t<Constant_expression> p<27> c<20> s<26> l<5:19> el<5:24>
n<1> u<22> t<IntConst> p<23> l<5:25> el<5:26>
n<> u<23> t<Primary_literal> p<24> c<22> l<5:25> el<5:26>
n<> u<24> t<Constant_primary> p<25> c<23> l<5:25> el<5:26>
n<> u<25> t<Constant_expression> p<27> c<24> l<5:25> el<5:26>
n<> u<26> t<BinOp_Minus> p<27> s<25> l<5:24> el<5:25>
n<> u<27> t<Constant_expression> p<32> c<21> s<31> l<5:19> el<5:26>
n<0> u<28> t<IntConst> p<29> l<5:27> el<5:28>
n<> u<29> t<Primary_literal> p<30> c<28> l<5:27> el<5:28>
n<> u<30> t<Constant_primary> p<31> c<29> l<5:27> el<5:28>
n<> u<31> t<Constant_expression> p<32> c<30> l<5:27> el<5:28>
n<> u<32> t<Constant_range> p<33> c<27> l<5:19> el<5:28>
n<> u<33> t<Packed_dimension> p<34> c<32> l<5:18> el<5:29>
n<> u<34> t<Data_type> p<35> c<17> l<5:12> el<5:29>
n<> u<35> t<Data_type_or_implicit> p<36> c<34> l<5:12> el<5:29>
n<> u<36> t<Net_port_type> p<37> c<35> l<5:12> el<5:29>
n<> u<37> t<Net_port_header> p<39> c<16> s<38> l<5:6> el<5:29>
n<din> u<38> t<StringConst> p<39> l<5:30> el<5:33>
n<> u<39> t<Ansi_port_declaration> p<80> c<37> s<47> l<5:6> el<5:33>
n<> u<40> t<PortDir_Inp> p<45> s<44> l<6:6> el<6:11>
n<> u<41> t<IntVec_TypeLogic> p<42> l<6:12> el<6:17>
n<> u<42> t<Data_type> p<43> c<41> l<6:12> el<6:17>
n<> u<43> t<Data_type_or_implicit> p<44> c<42> l<6:12> el<6:17>
n<> u<44> t<Net_port_type> p<45> c<43> l<6:12> el<6:17>
n<> u<45> t<Net_port_header> p<47> c<40> s<46> l<6:6> el<6:17>
n<clk> u<46> t<StringConst> p<47> l<6:28> el<6:31>
n<> u<47> t<Ansi_port_declaration> p<80> c<45> s<55> l<6:6> el<6:31>
n<> u<48> t<PortDir_Inp> p<53> s<52> l<7:6> el<7:11>
n<> u<49> t<IntVec_TypeLogic> p<50> l<7:12> el<7:17>
n<> u<50> t<Data_type> p<51> c<49> l<7:12> el<7:17>
n<> u<51> t<Data_type_or_implicit> p<52> c<50> l<7:12> el<7:17>
n<> u<52> t<Net_port_type> p<53> c<51> l<7:12> el<7:17>
n<> u<53> t<Net_port_header> p<55> c<48> s<54> l<7:6> el<7:17>
n<rst_l> u<54> t<StringConst> p<55> l<7:36> el<7:41>
n<> u<55> t<Ansi_port_declaration> p<80> c<53> s<79> l<7:6> el<7:41>
n<> u<56> t<PortDir_Out> p<77> s<76> l<9:6> el<9:12>
n<> u<57> t<IntVec_TypeLogic> p<74> s<73> l<9:13> el<9:18>
n<WIDTH> u<58> t<StringConst> p<59> l<9:20> el<9:25>
n<> u<59> t<Primary_literal> p<60> c<58> l<9:20> el<9:25>
n<> u<60> t<Constant_primary> p<61> c<59> l<9:20> el<9:25>
n<> u<61> t<Constant_expression> p<67> c<60> s<66> l<9:20> el<9:25>
n<1> u<62> t<IntConst> p<63> l<9:26> el<9:27>
n<> u<63> t<Primary_literal> p<64> c<62> l<9:26> el<9:27>
n<> u<64> t<Constant_primary> p<65> c<63> l<9:26> el<9:27>
n<> u<65> t<Constant_expression> p<67> c<64> l<9:26> el<9:27>
n<> u<66> t<BinOp_Minus> p<67> s<65> l<9:25> el<9:26>
n<> u<67> t<Constant_expression> p<72> c<61> s<71> l<9:20> el<9:27>
n<0> u<68> t<IntConst> p<69> l<9:28> el<9:29>
n<> u<69> t<Primary_literal> p<70> c<68> l<9:28> el<9:29>
n<> u<70> t<Constant_primary> p<71> c<69> l<9:28> el<9:29>
n<> u<71> t<Constant_expression> p<72> c<70> l<9:28> el<9:29>
n<> u<72> t<Constant_range> p<73> c<67> l<9:20> el<9:29>
n<> u<73> t<Packed_dimension> p<74> c<72> l<9:19> el<9:30>
n<> u<74> t<Data_type> p<75> c<57> l<9:13> el<9:30>
n<> u<75> t<Data_type_or_implicit> p<76> c<74> l<9:13> el<9:30>
n<> u<76> t<Net_port_type> p<77> c<75> l<9:13> el<9:30>
n<> u<77> t<Net_port_header> p<79> c<56> s<78> l<9:6> el<9:30>
n<dout> u<78> t<StringConst> p<79> l<9:31> el<9:35>
n<> u<79> t<Ansi_port_declaration> p<80> c<77> l<9:6> el<9:35>
n<> u<80> t<List_of_port_declarations> p<81> c<39> l<4:4> el<10:7>
n<> u<81> t<Module_ansi_header> p<82> c<1> l<3:1> el<10:8>
n<> u<82> t<Module_declaration> p<83> c<81> l<3:1> el<13:10>
n<> u<83> t<Description> p<158> c<82> s<157> l<3:1> el<13:10>
n<> u<84> t<Module_keyword> p<88> s<85> l<15:1> el<15:7>
n<dut> u<85> t<StringConst> p<88> s<87> l<15:8> el<15:11>
n<> u<86> t<Port> p<87> l<15:12> el<15:12>
n<> u<87> t<List_of_ports> p<88> c<86> l<15:11> el<15:13>
n<> u<88> t<Module_nonansi_header> p<156> c<84> s<97> l<15:1> el<15:14>
n<> u<89> t<IntVec_TypeLogic> p<90> l<16:7> el<16:12>
n<> u<90> t<Data_type> p<91> c<89> l<16:7> el<16:12>
n<> u<91> t<Data_type_or_implicit> p<92> c<90> l<16:7> el<16:12>
n<> u<92> t<Net_port_type> p<95> c<91> s<94> l<16:7> el<16:12>
n<rst_l> u<93> t<StringConst> p<94> l<16:31> el<16:36>
n<> u<94> t<List_of_port_identifiers> p<95> c<93> l<16:31> el<16:36>
n<> u<95> t<Input_declaration> p<96> c<92> l<16:1> el<16:36>
n<> u<96> t<Port_declaration> p<97> c<95> l<16:1> el<16:36>
n<> u<97> t<Module_item> p<156> c<96> s<155> l<16:1> el<16:37>
n<rvdff> u<98> t<StringConst> p<152> s<107> l<17:3> el<17:8>
n<2> u<99> t<IntConst> p<100> l<17:11> el<17:12>
n<> u<100> t<Primary_literal> p<101> c<99> l<17:11> el<17:12>
n<> u<101> t<Primary> p<102> c<100> l<17:11> el<17:12>
n<> u<102> t<Expression> p<103> c<101> l<17:11> el<17:12>
n<> u<103> t<Mintypmax_expression> p<104> c<102> l<17:11> el<17:12>
n<> u<104> t<Param_expression> p<105> c<103> l<17:11> el<17:12>
n<> u<105> t<Ordered_parameter_assignment> p<106> c<104> l<17:11> el<17:12>
n<> u<106> t<List_of_parameter_assignments> p<107> c<105> l<17:11> el<17:12>
n<> u<107> t<Parameter_value_assignment> p<152> c<106> s<151> l<17:9> el<17:13>
n<freezerfpc_ff> u<108> t<StringConst> p<109> l<17:15> el<17:28>
n<> u<109> t<Name_of_instance> p<151> c<108> s<150> l<17:15> el<17:28>
n<> u<110> t<DotStar> p<111> l<17:30> el<17:32>
n<> u<111> t<Named_port_connection> p<150> c<110> s<119> l<17:30> el<17:32>
n<clk> u<112> t<StringConst> p<119> s<117> l<17:36> el<17:39>
n<free_clk> u<113> t<StringConst> p<114> l<17:40> el<17:48>
n<> u<114> t<Primary_literal> p<115> c<113> l<17:40> el<17:48>
n<> u<115> t<Primary> p<116> c<114> l<17:40> el<17:48>
n<> u<116> t<Expression> p<119> c<115> s<118> l<17:40> el<17:48>
n<> u<117> t<OpenParens> p<119> s<116> l<17:39> el<17:40>
n<> u<118> t<CloseParens> p<119> l<17:48> el<17:49>
n<> u<119> t<Named_port_connection> p<150> c<112> s<134> l<17:35> el<17:49>
n<din> u<120> t<StringConst> p<134> s<132> l<18:34> el<18:37>
n<rfpc_postsync_in> u<121> t<StringConst> p<122> l<18:39> el<18:55>
n<> u<122> t<Primary_literal> p<123> c<121> l<18:39> el<18:55>
n<> u<123> t<Primary> p<124> c<122> l<18:39> el<18:55>
n<> u<124> t<Expression> p<129> c<123> s<128> l<18:39> el<18:55>
n<dma_mem_dccm_req> u<125> t<StringConst> p<126> l<18:57> el<18:73>
n<> u<126> t<Primary_literal> p<127> c<125> l<18:57> el<18:73>
n<> u<127> t<Primary> p<128> c<126> l<18:57> el<18:73>
n<> u<128> t<Expression> p<129> c<127> l<18:57> el<18:73>
n<> u<129> t<Concatenation> p<130> c<124> l<18:38> el<18:74>
n<> u<130> t<Primary> p<131> c<129> l<18:38> el<18:74>
n<> u<131> t<Expression> p<134> c<130> s<133> l<18:38> el<18:74>
n<> u<132> t<OpenParens> p<134> s<131> l<18:37> el<18:38>
n<> u<133> t<CloseParens> p<134> l<18:74> el<18:75>
n<> u<134> t<Named_port_connection> p<150> c<120> s<149> l<18:33> el<18:75>
n<dout> u<135> t<StringConst> p<149> s<147> l<19:34> el<19:38>
n<rfpc_postsync> u<136> t<StringConst> p<137> l<19:40> el<19:53>
n<> u<137> t<Primary_literal> p<138> c<136> l<19:40> el<19:53>
n<> u<138> t<Primary> p<139> c<137> l<19:40> el<19:53>
n<> u<139> t<Expression> p<144> c<138> s<143> l<19:40> el<19:53>
n<dma_mem_dccm_req_f> u<140> t<StringConst> p<141> l<19:55> el<19:73>
n<> u<141> t<Primary_literal> p<142> c<140> l<19:55> el<19:73>
n<> u<142> t<Primary> p<143> c<141> l<19:55> el<19:73>
n<> u<143> t<Expression> p<144> c<142> l<19:55> el<19:73>
n<> u<144> t<Concatenation> p<145> c<139> l<19:39> el<19:74>
n<> u<145> t<Primary> p<146> c<144> l<19:39> el<19:74>
n<> u<146> t<Expression> p<149> c<145> s<148> l<19:39> el<19:74>
n<> u<147> t<OpenParens> p<149> s<146> l<19:38> el<19:39>
n<> u<148> t<CloseParens> p<149> l<19:74> el<19:75>
n<> u<149> t<Named_port_connection> p<150> c<135> l<19:33> el<19:75>
n<> u<150> t<List_of_port_connections> p<151> c<111> l<17:30> el<19:75>
n<> u<151> t<Hierarchical_instance> p<152> c<109> l<17:15> el<19:76>
n<> u<152> t<Module_instantiation> p<153> c<98> l<17:3> el<19:77>
n<> u<153> t<Module_or_generate_item> p<154> c<152> l<17:3> el<19:77>
n<> u<154> t<Non_port_module_item> p<155> c<153> l<17:3> el<19:77>
n<> u<155> t<Module_item> p<156> c<154> l<17:3> el<19:77>
n<> u<156> t<Module_declaration> p<157> c<88> l<15:1> el<21:10>
n<> u<157> t<Description> p<158> c<156> l<15:1> el<21:10>
n<> u<158> t<Source_text> p<159> c<83> l<3:1> el<21:10>
n<> u<159> t<Top_level_rule> l<3:1> el<22:1>
[WRN:PA0205] dut.sv:3: No timescale set for "rvdff".

[WRN:PA0205] dut.sv:15: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:15: Compile module "work@dut".

[INF:CP0303] dut.sv:3: Compile module "work@rvdff".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:15: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/PortWildcard/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/PortWildcard/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/PortWildcard/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@dut
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@dut
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@dut
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@dut
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_logic_var: 
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@dut
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@dut
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:15:1: , endln:21:10, parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (rst_l), line:16:31, parent:work@dut
    |vpiName:rst_l
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.rst_l), line:16:31, parent:work@dut
        |vpiName:rst_l
        |vpiFullName:work@dut.rst_l
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.rst_l), line:16:31, parent:work@dut
|uhdmallModules:
\_module: work@rvdff (work@rvdff) dut.sv:3:1: , endln:13:10, parent:work@dut
  |vpiDefName:work@rvdff
  |vpiFullName:work@rvdff
  |vpiPort:
  \_port: (din), line:5:30, parent:work@rvdff
    |vpiName:din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rvdff.din), line:5:30, parent:work@rvdff
        |vpiName:din
        |vpiFullName:work@rvdff.din
        |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:6:28, parent:work@rvdff
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rvdff.clk), line:6:28, parent:work@rvdff
        |vpiName:clk
        |vpiFullName:work@rvdff.clk
        |vpiNetType:36
  |vpiPort:
  \_port: (rst_l), line:7:36, parent:work@rvdff
    |vpiName:rst_l
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rvdff.rst_l), line:7:36, parent:work@rvdff
        |vpiName:rst_l
        |vpiFullName:work@rvdff.rst_l
        |vpiNetType:36
  |vpiPort:
  \_port: (dout), line:9:31, parent:work@rvdff
    |vpiName:dout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rvdff.dout), line:9:31, parent:work@rvdff
        |vpiName:dout
        |vpiFullName:work@rvdff.dout
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rvdff.din), line:5:30, parent:work@rvdff
  |vpiNet:
  \_logic_net: (work@rvdff.clk), line:6:28, parent:work@rvdff
  |vpiNet:
  \_logic_net: (work@rvdff.rst_l), line:7:36, parent:work@rvdff
  |vpiNet:
  \_logic_net: (work@rvdff.dout), line:9:31, parent:work@rvdff
  |vpiParamAssign:
  \_param_assign: , line:3:27, endln:3:34, parent:work@rvdff
    |vpiRhs:
    \_constant: , line:3:33, endln:3:34
      |vpiConstType:9
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
    |vpiLhs:
    \_parameter: (work@rvdff.WIDTH), line:3:27, endln:3:34, parent:work@rvdff
      |vpiName:WIDTH
      |vpiFullName:work@rvdff.WIDTH
      |UINT:1
  |vpiParameter:
  \_parameter: (work@rvdff.WIDTH), line:3:27, endln:3:34, parent:work@rvdff
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:15:1: , endln:21:10
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiPort:
  \_port: (rst_l), line:16:31, endln:16:36, parent:work@dut
    |vpiName:rst_l
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36, parent:work@dut
        |vpiName:rst_l
        |vpiFullName:work@dut.rst_l
        |vpiNetType:36
  |vpiModule:
  \_module: work@rvdff (work@dut.freezerfpc_ff) dut.sv:17: , parent:work@dut
    |vpiDefName:work@rvdff
    |vpiName:freezerfpc_ff
    |vpiFullName:work@dut.freezerfpc_ff
    |vpiPort:
    \_port: (din), line:5:30, endln:5:33, parent:work@dut.freezerfpc_ff
      |vpiName:din
      |vpiDirection:1
      |vpiHighConn:
      \_operation: , line:18:38, endln:18:74
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (rfpc_postsync_in), line:18:39, endln:18:55
          |vpiName:rfpc_postsync_in
        |vpiOperand:
        \_ref_obj: (dma_mem_dccm_req), line:18:57, endln:18:73
          |vpiName:dma_mem_dccm_req
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@dut.freezerfpc_ff.din), line:5:30, endln:5:33, parent:work@dut.freezerfpc_ff
          |vpiName:din
          |vpiFullName:work@dut.freezerfpc_ff.din
          |vpiNetType:36
          |vpiRange:
          \_range: , line:5:19, endln:5:28
            |vpiLeftRange:
            \_constant: , line:5:19, endln:5:24
              |vpiConstType:7
              |vpiDecompile:1
              |vpiSize:64
              |INT:1
            |vpiRightRange:
            \_constant: , line:5:27, endln:5:28
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiPort:
    \_port: (clk), line:6:28, endln:6:31, parent:work@dut.freezerfpc_ff
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (free_clk), line:17:40, endln:17:48
        |vpiName:free_clk
        |vpiActual:
        \_logic_net: (work@dut.free_clk), parent:work@dut
          |vpiName:free_clk
          |vpiFullName:work@dut.free_clk
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@dut.freezerfpc_ff.clk), line:6:28, endln:6:31, parent:work@dut.freezerfpc_ff
          |vpiName:clk
          |vpiFullName:work@dut.freezerfpc_ff.clk
          |vpiNetType:36
    |vpiPort:
    \_port: (rst_l), line:7:36, endln:7:41, parent:work@dut.freezerfpc_ff
      |vpiName:rst_l
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (rst_l), line:17:30, endln:17:31
        |vpiName:rst_l
        |vpiActual:
        \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36, parent:work@dut
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@dut.freezerfpc_ff.rst_l), line:7:36, endln:7:41, parent:work@dut.freezerfpc_ff
          |vpiName:rst_l
          |vpiFullName:work@dut.freezerfpc_ff.rst_l
          |vpiNetType:36
    |vpiPort:
    \_port: (dout), line:9:31, endln:9:35, parent:work@dut.freezerfpc_ff
      |vpiName:dout
      |vpiDirection:2
      |vpiHighConn:
      \_operation: , line:19:39, endln:19:74
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (rfpc_postsync), line:19:40, endln:19:53
          |vpiName:rfpc_postsync
        |vpiOperand:
        \_ref_obj: (dma_mem_dccm_req_f), line:19:55, endln:19:73
          |vpiName:dma_mem_dccm_req_f
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@dut.freezerfpc_ff.dout), line:9:31, endln:9:35, parent:work@dut.freezerfpc_ff
          |vpiName:dout
          |vpiFullName:work@dut.freezerfpc_ff.dout
          |vpiNetType:36
          |vpiRange:
          \_range: , line:9:20, endln:9:29
            |vpiLeftRange:
            \_constant: , line:9:20, endln:9:25
              |vpiConstType:7
              |vpiDecompile:1
              |vpiSize:64
              |INT:1
            |vpiRightRange:
            \_constant: , line:9:28, endln:9:29
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiNet:
    \_logic_net: (work@dut.freezerfpc_ff.din), line:5:30, endln:5:33, parent:work@dut.freezerfpc_ff
    |vpiNet:
    \_logic_net: (work@dut.freezerfpc_ff.clk), line:6:28, endln:6:31, parent:work@dut.freezerfpc_ff
    |vpiNet:
    \_logic_net: (work@dut.freezerfpc_ff.rst_l), line:7:36, endln:7:41, parent:work@dut.freezerfpc_ff
    |vpiNet:
    \_logic_net: (work@dut.freezerfpc_ff.dout), line:9:31, endln:9:35, parent:work@dut.freezerfpc_ff
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:15:1: , endln:21:10
    |vpiParamAssign:
    \_param_assign: , line:3:27, endln:3:34, parent:work@dut.freezerfpc_ff
      |vpiRhs:
      \_constant: , line:3:33, endln:3:34
        |vpiConstType:9
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
      |vpiLhs:
      \_parameter: (work@dut.freezerfpc_ff.WIDTH), line:3:27, endln:3:34, parent:work@dut.freezerfpc_ff
        |vpiName:WIDTH
        |vpiFullName:work@dut.freezerfpc_ff.WIDTH
        |UINT:1
    |vpiParameter:
    \_parameter: (work@dut.freezerfpc_ff.WIDTH), line:3:27, endln:3:34, parent:work@dut.freezerfpc_ff
  |vpiNet:
  \_logic_net: (work@dut.rst_l), line:16:31, endln:16:36, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.free_clk), parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

