
*** Running vivado
    with args -log design_1_calc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_calc_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_calc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/lab3-with-ip/lab3-vivado-HLS/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_calc_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 843.996 ; gain = 177.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_calc_0_0' [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ip/design_1_calc_0_0_1/synth/design_1_calc_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'calc' [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 83'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 83'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 83'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 83'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 83'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 83'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 83'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 83'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 83'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 83'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 83'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 83'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 83'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 83'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 83'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 83'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 83'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 83'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 83'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 83'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 83'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 83'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 83'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 83'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 83'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 83'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 83'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 83'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 83'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 83'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 83'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 83'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 83'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 83'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 83'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 83'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 83'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 83'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 83'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 83'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 83'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 83'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 83'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 83'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 83'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 83'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 83'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 83'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 83'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 83'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 83'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 83'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 83'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 83'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 83'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 83'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 83'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 83'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 83'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 83'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 83'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 83'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:150]
INFO: [Synth 8-6157] synthesizing module 'calc_AXILiteS_s_axi' [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 10'b0000000000 
	Parameter ADDR_GIE bound to: 10'b0000000100 
	Parameter ADDR_IER bound to: 10'b0000001000 
	Parameter ADDR_ISR bound to: 10'b0000001100 
	Parameter ADDR_A_BASE bound to: 10'b0100000000 
	Parameter ADDR_A_HIGH bound to: 10'b0111111111 
	Parameter ADDR_B_BASE bound to: 10'b1000000000 
	Parameter ADDR_B_HIGH bound to: 10'b1011111111 
	Parameter ADDR_RESULT_BASE bound to: 10'b1100000000 
	Parameter ADDR_RESULT_HIGH bound to: 10'b1111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_AXILiteS_s_axi_ram' [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_AXILiteS_s_axi.v:558]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_AXILiteS_s_axi_ram' (1#1) [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_AXILiteS_s_axi.v:558]
INFO: [Synth 8-155] case statement is not full and has no default [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_AXILiteS_s_axi.v:312]
INFO: [Synth 8-6155] done synthesizing module 'calc_AXILiteS_s_axi' (2#1) [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'calc_tmp' [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_tmp.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_tmp_ram' [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_tmp.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_tmp.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calc_tmp_ram' (3#1) [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_tmp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calc_tmp' (4#1) [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc_tmp.v:58]
INFO: [Synth 8-6155] done synthesizing module 'calc' (5#1) [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_calc_0_0' (6#1) [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ip/design_1_calc_0_0_1/synth/design_1_calc_0_0.v:58]
WARNING: [Synth 8-3331] design calc_tmp has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 912.543 ; gain = 245.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 912.543 ; gain = 245.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 912.543 ; gain = 245.824
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ip/design_1_calc_0_0_1/constraints/calc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ip/design_1_calc_0_0_1/constraints/calc_ooc.xdc] for cell 'inst'
Parsing XDC File [H:/lab4/lab4-vivado/lab1.runs/design_1_calc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/lab4/lab4-vivado/lab1.runs/design_1_calc_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1065.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1078.797 ; gain = 13.410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.797 ; gain = 412.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.797 ; gain = 412.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  H:/lab4/lab4-vivado/lab1.runs/design_1_calc_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.797 ; gain = 412.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'calc_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'calc_AXILiteS_s_axi'
INFO: [Synth 8-4471] merging register 'shl_ln1_reg_3172_reg[2:0]' into 'shl_ln_reg_2592_reg[2:0]' [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2844]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:1800]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:1798]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:1796]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:746]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "calc_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'calc_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'calc_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal "calc_tmp_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1078.797 ; gain = 412.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 9     
	   2 Input     32 Bit       Adders := 16    
	   4 Input     32 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               83 Bit    Registers := 1     
	               32 Bit    Registers := 174   
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Multipliers : 
	                32x32  Multipliers := 64    
+---RAMs : 
	               2K Bit         RAMs := 4     
+---Muxes : 
	   3 Input     83 Bit        Muxes := 1     
	  84 Input     83 Bit        Muxes := 1     
	   3 Input     74 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 51    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calc_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module calc_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module calc_tmp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module calc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 9     
	   2 Input     32 Bit       Adders := 16    
	   4 Input     32 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               83 Bit    Registers := 1     
	               32 Bit    Registers := 165   
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                32x32  Multipliers := 64    
+---Muxes : 
	   3 Input     83 Bit        Muxes := 1     
	  84 Input     83 Bit        Muxes := 1     
	   3 Input     74 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2820]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2822]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2788]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2810]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2744]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2766]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2828]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2722]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2728]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2730]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2724]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2726]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2718]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2720]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2714]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2716]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2762]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2764]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2758]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2760]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2754]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2756]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2750]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2752]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2798]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2800]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2794]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2796]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2790]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2792]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2784]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2786]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2710]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2712]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2706]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2708]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2702]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2704]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2824]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2826]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2746]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2748]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2740]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2742]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2736]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2738]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2732]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2734]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2780]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2782]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2776]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2778]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2772]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2774]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2768]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2770]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2816]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2818]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2812]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2814]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2806]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2808]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2802]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/lab4/lab4-vivado/lab1.srcs/sources_1/bd/design_1/ipshared/e4a8/hdl/verilog/calc.v:2804]
DSP Report: Generating DSP mul_ln20_6_fu_1599_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: Generating DSP mul_ln20_6_reg_3003_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_6_reg_3003_reg is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: Generating DSP mul_ln20_6_fu_1599_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: Generating DSP mul_ln20_6_reg_3003_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_6_reg_3003_reg is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: register mul_ln20_6_reg_3003_reg is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: Generating DSP mul_ln20_7_fu_1671_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: Generating DSP mul_ln20_7_reg_3083_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_7_reg_3083_reg is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: Generating DSP mul_ln20_7_fu_1671_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: register mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: Generating DSP mul_ln20_7_reg_3083_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_7_reg_3083_reg is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: register mul_ln20_7_reg_3083_reg is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: Generating DSP mul_ln20_4_fu_1427_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: Generating DSP mul_ln20_4_reg_2863_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_4_reg_2863_reg is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: Generating DSP mul_ln20_4_fu_1427_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: register mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: Generating DSP mul_ln20_4_reg_2863_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_4_reg_2863_reg is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: register mul_ln20_4_reg_2863_reg is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: Generating DSP mul_ln20_5_fu_1549_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: Generating DSP mul_ln20_5_reg_2953_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_5_reg_2953_reg is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: Generating DSP mul_ln20_5_fu_1549_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: register mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: Generating DSP mul_ln20_5_reg_2953_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_5_reg_2953_reg is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: register mul_ln20_5_reg_2953_reg is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: Generating DSP mul_ln20_2_fu_1295_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: Generating DSP mul_ln20_2_reg_2723_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_2_reg_2723_reg is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: Generating DSP mul_ln20_2_fu_1295_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: register mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: Generating DSP mul_ln20_2_reg_2723_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_2_reg_2723_reg is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: register mul_ln20_2_reg_2723_reg is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: Generating DSP mul_ln20_3_fu_1377_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: Generating DSP mul_ln20_3_reg_2813_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_3_reg_2813_reg is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: Generating DSP mul_ln20_3_fu_1377_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: register mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: Generating DSP mul_ln20_3_reg_2813_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_3_reg_2813_reg is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: register mul_ln20_3_reg_2813_reg is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: Generating DSP mul_ln20_fu_1195_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: Generating DSP mul_ln20_reg_2623_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_reg_2623_reg is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: Generating DSP mul_ln20_fu_1195_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: register mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: Generating DSP mul_ln20_reg_2623_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_reg_2623_reg is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: register mul_ln20_reg_2623_reg is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: Generating DSP mul_ln20_1_fu_1245_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: Generating DSP mul_ln20_1_reg_2673_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_1_reg_2673_reg is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: Generating DSP mul_ln20_1_fu_1245_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: register mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: Generating DSP mul_ln20_1_reg_2673_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_1_reg_2673_reg is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: register mul_ln20_1_reg_2673_reg is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: Generating DSP mul_ln20_22_fu_1617_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: Generating DSP mul_ln20_22_reg_3023_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_22_reg_3023_reg is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: Generating DSP mul_ln20_22_fu_1617_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: register mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: Generating DSP mul_ln20_22_reg_3023_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_22_reg_3023_reg is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: register mul_ln20_22_reg_3023_reg is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: Generating DSP mul_ln20_23_fu_1681_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: Generating DSP mul_ln20_23_reg_3093_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_23_reg_3093_reg is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: Generating DSP mul_ln20_23_fu_1681_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: register mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: Generating DSP mul_ln20_23_reg_3093_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_23_reg_3093_reg is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: register mul_ln20_23_reg_3093_reg is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: Generating DSP mul_ln20_20_fu_1465_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: Generating DSP mul_ln20_20_reg_2893_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_20_reg_2893_reg is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: Generating DSP mul_ln20_20_fu_1465_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: register mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: Generating DSP mul_ln20_20_reg_2893_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_20_reg_2893_reg is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: register mul_ln20_20_reg_2893_reg is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: Generating DSP mul_ln20_21_fu_1569_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: Generating DSP mul_ln20_21_reg_2973_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_21_reg_2973_reg is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: Generating DSP mul_ln20_21_fu_1569_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: register mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: Generating DSP mul_ln20_21_reg_2973_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_21_reg_2973_reg is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: register mul_ln20_21_reg_2973_reg is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: Generating DSP mul_ln20_18_fu_1323_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: Generating DSP mul_ln20_18_reg_2753_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_18_reg_2753_reg is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: Generating DSP mul_ln20_18_fu_1323_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: register mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: Generating DSP mul_ln20_18_reg_2753_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_18_reg_2753_reg is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: register mul_ln20_18_reg_2753_reg is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: Generating DSP mul_ln20_19_fu_1397_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: Generating DSP mul_ln20_19_reg_2833_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_19_reg_2833_reg is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: Generating DSP mul_ln20_19_fu_1397_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: register mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: Generating DSP mul_ln20_19_reg_2833_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_19_reg_2833_reg is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: register mul_ln20_19_reg_2833_reg is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: Generating DSP mul_ln20_16_fu_1215_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: Generating DSP mul_ln20_16_reg_2643_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_16_reg_2643_reg is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: Generating DSP mul_ln20_16_fu_1215_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: register mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: Generating DSP mul_ln20_16_reg_2643_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_16_reg_2643_reg is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: register mul_ln20_16_reg_2643_reg is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: Generating DSP mul_ln20_17_fu_1265_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: Generating DSP mul_ln20_17_reg_2693_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_17_reg_2693_reg is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: Generating DSP mul_ln20_17_fu_1265_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: register mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: Generating DSP mul_ln20_17_reg_2693_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_17_reg_2693_reg is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: register mul_ln20_17_reg_2693_reg is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: Generating DSP mul_ln20_38_fu_1635_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: Generating DSP mul_ln20_38_reg_3043_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_38_reg_3043_reg is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: Generating DSP mul_ln20_38_fu_1635_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: register mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: Generating DSP mul_ln20_38_reg_3043_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_38_reg_3043_reg is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: register mul_ln20_38_reg_3043_reg is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: Generating DSP mul_ln20_39_fu_1691_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: Generating DSP mul_ln20_39_reg_3103_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_39_reg_3103_reg is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: Generating DSP mul_ln20_39_fu_1691_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: register mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: Generating DSP mul_ln20_39_reg_3103_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_39_reg_3103_reg is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: register mul_ln20_39_reg_3103_reg is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: Generating DSP mul_ln20_36_fu_1493_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: Generating DSP mul_ln20_36_reg_2913_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_36_reg_2913_reg is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: Generating DSP mul_ln20_36_fu_1493_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: register mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: Generating DSP mul_ln20_36_reg_2913_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_36_reg_2913_reg is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: register mul_ln20_36_reg_2913_reg is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: Generating DSP mul_ln20_37_fu_1579_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: Generating DSP mul_ln20_37_reg_2983_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_37_reg_2983_reg is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: Generating DSP mul_ln20_37_fu_1579_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: register mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: Generating DSP mul_ln20_37_reg_2983_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_37_reg_2983_reg is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: register mul_ln20_37_reg_2983_reg is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: Generating DSP mul_ln20_34_fu_1341_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: Generating DSP mul_ln20_34_reg_2773_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_34_reg_2773_reg is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: Generating DSP mul_ln20_34_fu_1341_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: register mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: Generating DSP mul_ln20_34_reg_2773_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_34_reg_2773_reg is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: register mul_ln20_34_reg_2773_reg is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: Generating DSP mul_ln20_35_fu_1407_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: Generating DSP mul_ln20_35_reg_2843_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_35_reg_2843_reg is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: Generating DSP mul_ln20_35_fu_1407_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: register mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: Generating DSP mul_ln20_35_reg_2843_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_35_reg_2843_reg is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: register mul_ln20_35_reg_2843_reg is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: Generating DSP mul_ln20_32_fu_1225_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: Generating DSP mul_ln20_32_reg_2653_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_32_reg_2653_reg is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: Generating DSP mul_ln20_32_fu_1225_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: register mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: Generating DSP mul_ln20_32_reg_2653_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_32_reg_2653_reg is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: register mul_ln20_32_reg_2653_reg is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: Generating DSP mul_ln20_33_fu_1275_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: Generating DSP mul_ln20_33_reg_2703_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_33_reg_2703_reg is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: Generating DSP mul_ln20_33_fu_1275_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: register mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: Generating DSP mul_ln20_33_reg_2703_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_33_reg_2703_reg is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: register mul_ln20_33_reg_2703_reg is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: Generating DSP mul_ln20_54_fu_1653_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: Generating DSP mul_ln20_54_reg_3063_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_54_reg_3063_reg is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: Generating DSP mul_ln20_54_fu_1653_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: register mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: Generating DSP mul_ln20_54_reg_3063_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_54_reg_3063_reg is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: register mul_ln20_54_reg_3063_reg is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: Generating DSP mul_ln20_55_fu_1701_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: Generating DSP mul_ln20_55_reg_3113_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_55_reg_3113_reg is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: Generating DSP mul_ln20_55_fu_1701_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: register mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: Generating DSP mul_ln20_55_reg_3113_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_55_reg_3113_reg is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: register mul_ln20_55_reg_3113_reg is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: Generating DSP mul_ln20_52_fu_1521_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: Generating DSP mul_ln20_52_reg_2933_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_52_reg_2933_reg is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: Generating DSP mul_ln20_52_fu_1521_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: register mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: Generating DSP mul_ln20_52_reg_2933_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_52_reg_2933_reg is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: register mul_ln20_52_reg_2933_reg is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: Generating DSP mul_ln20_53_fu_1589_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: Generating DSP mul_ln20_53_reg_2993_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_53_reg_2993_reg is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: Generating DSP mul_ln20_53_fu_1589_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: register mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: Generating DSP mul_ln20_53_reg_2993_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_53_reg_2993_reg is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: register mul_ln20_53_reg_2993_reg is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: Generating DSP mul_ln20_50_fu_1359_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: Generating DSP mul_ln20_50_reg_2793_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_50_reg_2793_reg is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: Generating DSP mul_ln20_50_fu_1359_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: register mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: Generating DSP mul_ln20_50_reg_2793_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_50_reg_2793_reg is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: register mul_ln20_50_reg_2793_reg is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: Generating DSP mul_ln20_51_fu_1417_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: Generating DSP mul_ln20_51_reg_2853_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_51_reg_2853_reg is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: Generating DSP mul_ln20_51_fu_1417_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: register mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: Generating DSP mul_ln20_51_reg_2853_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_51_reg_2853_reg is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: register mul_ln20_51_reg_2853_reg is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: Generating DSP mul_ln20_48_fu_1235_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: Generating DSP mul_ln20_48_reg_2663_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_48_reg_2663_reg is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: Generating DSP mul_ln20_48_fu_1235_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: register mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: Generating DSP mul_ln20_48_reg_2663_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_48_reg_2663_reg is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: register mul_ln20_48_reg_2663_reg is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: Generating DSP mul_ln20_49_fu_1285_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: Generating DSP mul_ln20_49_reg_2713_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_49_reg_2713_reg is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: Generating DSP mul_ln20_49_fu_1285_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: register mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: Generating DSP mul_ln20_49_reg_2713_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_49_reg_2713_reg is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: register mul_ln20_49_reg_2713_reg is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: Generating DSP mul_ln20_14_fu_1608_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: Generating DSP mul_ln20_14_reg_3013_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_14_reg_3013_reg is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: Generating DSP mul_ln20_14_fu_1608_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: register mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: Generating DSP mul_ln20_14_reg_3013_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_14_reg_3013_reg is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: register mul_ln20_14_reg_3013_reg is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: Generating DSP mul_ln20_15_fu_1676_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: Generating DSP mul_ln20_15_reg_3088_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_15_reg_3088_reg is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: Generating DSP mul_ln20_15_fu_1676_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: register mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: Generating DSP mul_ln20_15_reg_3088_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_15_reg_3088_reg is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: register mul_ln20_15_reg_3088_reg is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: Generating DSP mul_ln20_12_fu_1451_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: Generating DSP mul_ln20_12_reg_2883_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_12_reg_2883_reg is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: Generating DSP mul_ln20_12_fu_1451_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: register mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: Generating DSP mul_ln20_12_reg_2883_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_12_reg_2883_reg is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: register mul_ln20_12_reg_2883_reg is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: Generating DSP mul_ln20_13_fu_1564_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: Generating DSP mul_ln20_13_reg_2968_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_13_reg_2968_reg is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: Generating DSP mul_ln20_13_fu_1564_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: register mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: Generating DSP mul_ln20_13_reg_2968_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_13_reg_2968_reg is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: register mul_ln20_13_reg_2968_reg is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: Generating DSP mul_ln20_10_fu_1314_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: Generating DSP mul_ln20_10_reg_2743_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_10_reg_2743_reg is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: Generating DSP mul_ln20_10_fu_1314_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: register mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: Generating DSP mul_ln20_10_reg_2743_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_10_reg_2743_reg is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: register mul_ln20_10_reg_2743_reg is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: Generating DSP mul_ln20_11_fu_1392_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: Generating DSP mul_ln20_11_reg_2828_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_11_reg_2828_reg is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: Generating DSP mul_ln20_11_fu_1392_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: register mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: Generating DSP mul_ln20_11_reg_2828_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_11_reg_2828_reg is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: register mul_ln20_11_reg_2828_reg is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: Generating DSP mul_ln20_8_fu_1210_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: Generating DSP mul_ln20_8_reg_2638_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_8_reg_2638_reg is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: Generating DSP mul_ln20_8_fu_1210_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: register mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: Generating DSP mul_ln20_8_reg_2638_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_8_reg_2638_reg is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: register mul_ln20_8_reg_2638_reg is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: Generating DSP mul_ln20_9_fu_1260_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: Generating DSP mul_ln20_9_reg_2688_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_9_reg_2688_reg is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: Generating DSP mul_ln20_9_fu_1260_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: register mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: Generating DSP mul_ln20_9_reg_2688_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_9_reg_2688_reg is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: register mul_ln20_9_reg_2688_reg is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: Generating DSP mul_ln20_30_fu_1626_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: Generating DSP mul_ln20_30_reg_3033_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_30_reg_3033_reg is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: Generating DSP mul_ln20_30_fu_1626_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: register mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: Generating DSP mul_ln20_30_reg_3033_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_30_reg_3033_reg is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: register mul_ln20_30_reg_3033_reg is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: Generating DSP mul_ln20_31_fu_1686_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: Generating DSP mul_ln20_31_reg_3098_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_31_reg_3098_reg is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: Generating DSP mul_ln20_31_fu_1686_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: register mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: Generating DSP mul_ln20_31_reg_3098_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_31_reg_3098_reg is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: register mul_ln20_31_reg_3098_reg is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: Generating DSP mul_ln20_28_fu_1479_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: Generating DSP mul_ln20_28_reg_2903_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_28_reg_2903_reg is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: Generating DSP mul_ln20_28_fu_1479_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: register mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: Generating DSP mul_ln20_28_reg_2903_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_28_reg_2903_reg is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: register mul_ln20_28_reg_2903_reg is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: Generating DSP mul_ln20_29_fu_1574_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: Generating DSP mul_ln20_29_reg_2978_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_29_reg_2978_reg is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: Generating DSP mul_ln20_29_fu_1574_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: register mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: Generating DSP mul_ln20_29_reg_2978_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_29_reg_2978_reg is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: register mul_ln20_29_reg_2978_reg is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: Generating DSP mul_ln20_26_fu_1332_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: Generating DSP mul_ln20_26_reg_2763_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_26_reg_2763_reg is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: Generating DSP mul_ln20_26_fu_1332_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: register mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: Generating DSP mul_ln20_26_reg_2763_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_26_reg_2763_reg is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: register mul_ln20_26_reg_2763_reg is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: Generating DSP mul_ln20_27_fu_1402_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: Generating DSP mul_ln20_27_reg_2838_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_27_reg_2838_reg is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: Generating DSP mul_ln20_27_fu_1402_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: register mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: Generating DSP mul_ln20_27_reg_2838_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_27_reg_2838_reg is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: register mul_ln20_27_reg_2838_reg is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: Generating DSP mul_ln20_24_fu_1220_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: Generating DSP mul_ln20_24_reg_2648_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_24_reg_2648_reg is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: Generating DSP mul_ln20_24_fu_1220_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: register mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: Generating DSP mul_ln20_24_reg_2648_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_24_reg_2648_reg is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: register mul_ln20_24_reg_2648_reg is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: Generating DSP mul_ln20_25_fu_1270_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: Generating DSP mul_ln20_25_reg_2698_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_25_reg_2698_reg is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: Generating DSP mul_ln20_25_fu_1270_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: register mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: Generating DSP mul_ln20_25_reg_2698_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_25_reg_2698_reg is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: register mul_ln20_25_reg_2698_reg is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: Generating DSP mul_ln20_46_fu_1644_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: Generating DSP mul_ln20_46_reg_3053_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_46_reg_3053_reg is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: Generating DSP mul_ln20_46_fu_1644_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: register mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: Generating DSP mul_ln20_46_reg_3053_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_46_reg_3053_reg is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: register mul_ln20_46_reg_3053_reg is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: Generating DSP mul_ln20_47_fu_1696_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: Generating DSP mul_ln20_47_reg_3108_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_47_reg_3108_reg is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: Generating DSP mul_ln20_47_fu_1696_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: register mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: Generating DSP mul_ln20_47_reg_3108_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_47_reg_3108_reg is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: register mul_ln20_47_reg_3108_reg is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: Generating DSP mul_ln20_44_fu_1507_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: Generating DSP mul_ln20_44_reg_2923_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_44_reg_2923_reg is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: Generating DSP mul_ln20_44_fu_1507_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: register mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: Generating DSP mul_ln20_44_reg_2923_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_44_reg_2923_reg is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: register mul_ln20_44_reg_2923_reg is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: Generating DSP mul_ln20_45_fu_1584_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: Generating DSP mul_ln20_45_reg_2988_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_45_reg_2988_reg is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: Generating DSP mul_ln20_45_fu_1584_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: register mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: Generating DSP mul_ln20_45_reg_2988_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_45_reg_2988_reg is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: register mul_ln20_45_reg_2988_reg is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: Generating DSP mul_ln20_42_fu_1350_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: Generating DSP mul_ln20_42_reg_2783_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_42_reg_2783_reg is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: Generating DSP mul_ln20_42_fu_1350_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: register mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: Generating DSP mul_ln20_42_reg_2783_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_42_reg_2783_reg is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: register mul_ln20_42_reg_2783_reg is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: Generating DSP mul_ln20_43_fu_1412_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: Generating DSP mul_ln20_43_reg_2848_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_43_reg_2848_reg is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: Generating DSP mul_ln20_43_fu_1412_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: register mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: Generating DSP mul_ln20_43_reg_2848_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_43_reg_2848_reg is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: register mul_ln20_43_reg_2848_reg is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: Generating DSP mul_ln20_40_fu_1230_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: Generating DSP mul_ln20_40_reg_2658_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_40_reg_2658_reg is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: Generating DSP mul_ln20_40_fu_1230_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: register mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: Generating DSP mul_ln20_40_reg_2658_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_40_reg_2658_reg is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: register mul_ln20_40_reg_2658_reg is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: Generating DSP mul_ln20_41_fu_1280_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: Generating DSP mul_ln20_41_reg_2708_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_41_reg_2708_reg is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: Generating DSP mul_ln20_41_fu_1280_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: register mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: Generating DSP mul_ln20_41_reg_2708_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_41_reg_2708_reg is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: register mul_ln20_41_reg_2708_reg is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: Generating DSP mul_ln20_62_fu_1662_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: Generating DSP mul_ln20_62_reg_3073_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_62_reg_3073_reg is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: Generating DSP mul_ln20_62_fu_1662_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: register mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: Generating DSP mul_ln20_62_reg_3073_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_62_reg_3073_reg is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: register mul_ln20_62_reg_3073_reg is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: Generating DSP mul_ln20_63_fu_1706_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: Generating DSP mul_ln20_63_reg_3118_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_63_reg_3118_reg is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: Generating DSP mul_ln20_63_fu_1706_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: register mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: Generating DSP mul_ln20_63_reg_3118_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_63_reg_3118_reg is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: register mul_ln20_63_reg_3118_reg is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: Generating DSP mul_ln20_60_fu_1535_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: Generating DSP mul_ln20_60_reg_2943_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_60_reg_2943_reg is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: Generating DSP mul_ln20_60_fu_1535_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: register mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: Generating DSP mul_ln20_60_reg_2943_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_60_reg_2943_reg is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: register mul_ln20_60_reg_2943_reg is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: Generating DSP mul_ln20_61_fu_1594_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: Generating DSP mul_ln20_61_reg_2998_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_61_reg_2998_reg is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: Generating DSP mul_ln20_61_fu_1594_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: register mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: Generating DSP mul_ln20_61_reg_2998_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_61_reg_2998_reg is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: register mul_ln20_61_reg_2998_reg is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: Generating DSP mul_ln20_58_fu_1368_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: Generating DSP mul_ln20_58_reg_2803_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_58_reg_2803_reg is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: Generating DSP mul_ln20_58_fu_1368_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: register mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: Generating DSP mul_ln20_58_reg_2803_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_58_reg_2803_reg is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: register mul_ln20_58_reg_2803_reg is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: Generating DSP mul_ln20_59_fu_1422_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: Generating DSP mul_ln20_59_reg_2858_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_59_reg_2858_reg is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: Generating DSP mul_ln20_59_fu_1422_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: register mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: Generating DSP mul_ln20_59_reg_2858_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_59_reg_2858_reg is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: register mul_ln20_59_reg_2858_reg is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: Generating DSP mul_ln20_56_fu_1240_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: Generating DSP mul_ln20_56_reg_2668_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_56_reg_2668_reg is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: Generating DSP mul_ln20_56_fu_1240_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: register mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: Generating DSP mul_ln20_56_reg_2668_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_56_reg_2668_reg is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: register mul_ln20_56_reg_2668_reg is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: Generating DSP mul_ln20_57_fu_1290_p2, operation Mode is: A2*B.
DSP Report: register mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: Generating DSP mul_ln20_57_reg_2718_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln20_57_reg_2718_reg is absorbed into DSP mul_ln20_57_reg_2718_reg.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_reg_2718_reg.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_reg_2718_reg.
DSP Report: Generating DSP mul_ln20_57_fu_1290_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: register mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: Generating DSP mul_ln20_57_reg_2718_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_57_reg_2718_reg is absorbed into DSP mul_ln20_57_reg_2718_reg.
DSP Report: register mul_ln20_57_reg_2718_reg is absorbed into DSP mul_ln20_57_reg_2718_reg.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_reg_2718_reg.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_reg_2718_reg.
INFO: [Synth 8-3971] The signal "inst/calc_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/calc_AXILiteS_s_axi_U/int_result/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/tmp_U/calc_tmp_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/zext_ln20_reg_2603_reg[3]' (FDE) to 'inst/shl_ln_reg_2592_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln20_reg_2603_reg[4]' (FDE) to 'inst/shl_ln_reg_2592_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln20_reg_2603_reg[5]' (FDE) to 'inst/shl_ln_reg_2592_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_1_reg_2613_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_3_reg_2678_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_5_reg_2818_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_7_reg_2958_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_1_reg_2613_pp0_iter1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_3_reg_2678_pp0_iter1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_5_reg_2818_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_7_reg_2958_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_1_reg_2613_pp0_iter1_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_3_reg_2678_pp0_iter1_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_5_reg_2818_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_7_reg_2958_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_reg_2603_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_2_reg_2628_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_4_reg_2728_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_6_reg_2868_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_reg_2603_pp0_iter1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_2_reg_2628_pp0_iter1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_4_reg_2728_pp0_iter1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_6_reg_2868_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_reg_2603_pp0_iter1_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln20_2_reg_2628_pp0_iter1_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_4_reg_2728_pp0_iter1_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln20_6_reg_2868_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\shl_ln_reg_2592_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\shl_ln_reg_2592_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\shl_ln_reg_2592_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_reg_3182_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_1_reg_3197_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_2_reg_3213_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_3_reg_3224_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_4_reg_3240_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_5_reg_3251_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_6_reg_3272_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_7_reg_3283_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_reg_3182_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_1_reg_3197_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_2_reg_3213_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_3_reg_3224_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_4_reg_3240_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_5_reg_3251_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_6_reg_3272_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_7_reg_3283_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_reg_3182_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_1_reg_3197_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_2_reg_3213_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln31_3_reg_3224_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_4_reg_3240_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_5_reg_3251_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_6_reg_3272_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln31_7_reg_3283_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_reg_3182_reg[3]' (FDE) to 'inst/zext_ln31_1_reg_3197_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_2_reg_3213_reg[3]' (FDE) to 'inst/zext_ln31_3_reg_3224_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_4_reg_3240_reg[3]' (FDE) to 'inst/zext_ln31_5_reg_3251_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_6_reg_3272_reg[3]' (FDE) to 'inst/zext_ln31_7_reg_3283_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_reg_3182_reg[4]' (FDE) to 'inst/zext_ln31_1_reg_3197_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_2_reg_3213_reg[4]' (FDE) to 'inst/zext_ln31_3_reg_3224_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_4_reg_3240_reg[4]' (FDE) to 'inst/zext_ln31_5_reg_3251_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_6_reg_3272_reg[4]' (FDE) to 'inst/zext_ln31_7_reg_3283_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_reg_3182_reg[5]' (FDE) to 'inst/zext_ln31_1_reg_3197_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_2_reg_3213_reg[5]' (FDE) to 'inst/zext_ln31_3_reg_3224_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_4_reg_3240_reg[5]' (FDE) to 'inst/zext_ln31_5_reg_3251_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln31_6_reg_3272_reg[5]' (FDE) to 'inst/zext_ln31_7_reg_3283_reg[5]'
WARNING: [Synth 8-3332] Sequential element (i_1_0) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_2) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_4) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_6) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_8) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_10) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_12) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_14) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_16) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_18) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_20) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_22) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_24) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_26) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_28) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_30) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_32) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_34) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_36) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_38) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_40) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_42) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_44) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_46) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_48) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_50) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_52) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_54) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_56) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_58) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_60) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_62) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_1_64) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module calc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[47]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[46]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[45]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[44]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[43]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[42]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[41]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[40]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[39]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[38]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[37]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[36]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[35]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[34]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[33]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[32]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[31]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[30]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[29]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[28]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[27]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[26]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[25]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[24]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[23]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[22]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[21]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[20]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[19]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[18]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[17]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[16]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[15]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[47]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[46]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[45]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[44]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[43]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[42]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[41]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[40]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[39]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[38]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[37]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[36]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[35]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[34]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[33]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[32]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[31]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[30]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[29]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[28]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[27]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[26]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[25]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[24]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[23]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[22]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[21]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[20]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[19]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[18]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_6_reg_3003_reg[17]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mul_ln20_7_reg_3083_reg[47]) is unused and will be removed from module calc.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/shl_ln1_reg_3172_reg[3]' (FDE) to 'inst/zext_ln31_1_reg_3197_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln1_reg_3172_reg[4]' (FDE) to 'inst/zext_ln31_1_reg_3197_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln1_reg_3172_reg[5]' (FDE) to 'inst/zext_ln31_1_reg_3197_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1078.797 ; gain = 412.078
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 256, Available = 240. Use report_utilization command for details.
DSP Report: Generating DSP mul_ln20_6_fu_1599_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_fu_1599_p2.
DSP Report: Generating DSP mul_ln20_6_reg_3003_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_6_reg_3003_reg is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: register mul_ln20_6_reg_3003_reg is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: operator mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_6_reg_3003_reg.
DSP Report: Generating DSP mul_ln20_7_fu_1671_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: register mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_fu_1671_p2.
DSP Report: Generating DSP mul_ln20_7_reg_3083_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_7_reg_3083_reg is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: register mul_ln20_7_reg_3083_reg is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: operator mul_ln20_7_fu_1671_p2 is absorbed into DSP mul_ln20_7_reg_3083_reg.
DSP Report: Generating DSP mul_ln20_4_fu_1427_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: Generating DSP mul_ln20_4_fu_1427_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: register mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_fu_1427_p2.
DSP Report: Generating DSP mul_ln20_4_reg_2863_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_4_reg_2863_reg is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: register mul_ln20_4_reg_2863_reg is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: operator mul_ln20_4_fu_1427_p2 is absorbed into DSP mul_ln20_4_reg_2863_reg.
DSP Report: Generating DSP mul_ln20_5_fu_1549_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: Generating DSP mul_ln20_5_fu_1549_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: register mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_fu_1549_p2.
DSP Report: Generating DSP mul_ln20_5_reg_2953_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_5_reg_2953_reg is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: register mul_ln20_5_reg_2953_reg is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: operator mul_ln20_5_fu_1549_p2 is absorbed into DSP mul_ln20_5_reg_2953_reg.
DSP Report: Generating DSP mul_ln20_2_fu_1295_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: Generating DSP mul_ln20_2_fu_1295_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: register mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_fu_1295_p2.
DSP Report: Generating DSP mul_ln20_2_reg_2723_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_2_reg_2723_reg is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: register mul_ln20_2_reg_2723_reg is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: operator mul_ln20_2_fu_1295_p2 is absorbed into DSP mul_ln20_2_reg_2723_reg.
DSP Report: Generating DSP mul_ln20_3_fu_1377_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: Generating DSP mul_ln20_3_fu_1377_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: register mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_fu_1377_p2.
DSP Report: Generating DSP mul_ln20_3_reg_2813_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_3_reg_2813_reg is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: register mul_ln20_3_reg_2813_reg is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: operator mul_ln20_3_fu_1377_p2 is absorbed into DSP mul_ln20_3_reg_2813_reg.
DSP Report: Generating DSP mul_ln20_fu_1195_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: register mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_fu_1195_p2.
DSP Report: Generating DSP mul_ln20_reg_2623_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_reg_2623_reg is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: register mul_ln20_reg_2623_reg is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: operator mul_ln20_fu_1195_p2 is absorbed into DSP mul_ln20_reg_2623_reg.
DSP Report: Generating DSP mul_ln20_1_fu_1245_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: Generating DSP mul_ln20_1_fu_1245_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: register mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_fu_1245_p2.
DSP Report: Generating DSP mul_ln20_1_reg_2673_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_1_reg_2673_reg is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: register mul_ln20_1_reg_2673_reg is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: operator mul_ln20_1_fu_1245_p2 is absorbed into DSP mul_ln20_1_reg_2673_reg.
DSP Report: Generating DSP mul_ln20_22_fu_1617_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: Generating DSP mul_ln20_22_fu_1617_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: register mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_fu_1617_p2.
DSP Report: Generating DSP mul_ln20_22_reg_3023_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_22_reg_3023_reg is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: register mul_ln20_22_reg_3023_reg is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: operator mul_ln20_22_fu_1617_p2 is absorbed into DSP mul_ln20_22_reg_3023_reg.
DSP Report: Generating DSP mul_ln20_23_fu_1681_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: Generating DSP mul_ln20_23_fu_1681_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: register mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_fu_1681_p2.
DSP Report: Generating DSP mul_ln20_23_reg_3093_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_23_reg_3093_reg is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: register mul_ln20_23_reg_3093_reg is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: operator mul_ln20_23_fu_1681_p2 is absorbed into DSP mul_ln20_23_reg_3093_reg.
DSP Report: Generating DSP mul_ln20_20_fu_1465_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: Generating DSP mul_ln20_20_fu_1465_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: register mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_fu_1465_p2.
DSP Report: Generating DSP mul_ln20_20_reg_2893_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_20_reg_2893_reg is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: register mul_ln20_20_reg_2893_reg is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: operator mul_ln20_20_fu_1465_p2 is absorbed into DSP mul_ln20_20_reg_2893_reg.
DSP Report: Generating DSP mul_ln20_21_fu_1569_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: Generating DSP mul_ln20_21_fu_1569_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: register mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_fu_1569_p2.
DSP Report: Generating DSP mul_ln20_21_reg_2973_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_21_reg_2973_reg is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: register mul_ln20_21_reg_2973_reg is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: operator mul_ln20_21_fu_1569_p2 is absorbed into DSP mul_ln20_21_reg_2973_reg.
DSP Report: Generating DSP mul_ln20_18_fu_1323_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: Generating DSP mul_ln20_18_fu_1323_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: register mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_fu_1323_p2.
DSP Report: Generating DSP mul_ln20_18_reg_2753_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_18_reg_2753_reg is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: register mul_ln20_18_reg_2753_reg is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: operator mul_ln20_18_fu_1323_p2 is absorbed into DSP mul_ln20_18_reg_2753_reg.
DSP Report: Generating DSP mul_ln20_19_fu_1397_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: Generating DSP mul_ln20_19_fu_1397_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: register mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_fu_1397_p2.
DSP Report: Generating DSP mul_ln20_19_reg_2833_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_19_reg_2833_reg is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: register mul_ln20_19_reg_2833_reg is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: operator mul_ln20_19_fu_1397_p2 is absorbed into DSP mul_ln20_19_reg_2833_reg.
DSP Report: Generating DSP mul_ln20_16_fu_1215_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: Generating DSP mul_ln20_16_fu_1215_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: register mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_fu_1215_p2.
DSP Report: Generating DSP mul_ln20_16_reg_2643_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_16_reg_2643_reg is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: register mul_ln20_16_reg_2643_reg is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: operator mul_ln20_16_fu_1215_p2 is absorbed into DSP mul_ln20_16_reg_2643_reg.
DSP Report: Generating DSP mul_ln20_17_fu_1265_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: Generating DSP mul_ln20_17_fu_1265_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: register mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_fu_1265_p2.
DSP Report: Generating DSP mul_ln20_17_reg_2693_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_17_reg_2693_reg is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: register mul_ln20_17_reg_2693_reg is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: operator mul_ln20_17_fu_1265_p2 is absorbed into DSP mul_ln20_17_reg_2693_reg.
DSP Report: Generating DSP mul_ln20_38_fu_1635_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: Generating DSP mul_ln20_38_fu_1635_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: register mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_fu_1635_p2.
DSP Report: Generating DSP mul_ln20_38_reg_3043_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_38_reg_3043_reg is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: register mul_ln20_38_reg_3043_reg is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: operator mul_ln20_38_fu_1635_p2 is absorbed into DSP mul_ln20_38_reg_3043_reg.
DSP Report: Generating DSP mul_ln20_39_fu_1691_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: Generating DSP mul_ln20_39_fu_1691_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: register mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_fu_1691_p2.
DSP Report: Generating DSP mul_ln20_39_reg_3103_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_39_reg_3103_reg is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: register mul_ln20_39_reg_3103_reg is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: operator mul_ln20_39_fu_1691_p2 is absorbed into DSP mul_ln20_39_reg_3103_reg.
DSP Report: Generating DSP mul_ln20_36_fu_1493_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: Generating DSP mul_ln20_36_fu_1493_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: register mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_fu_1493_p2.
DSP Report: Generating DSP mul_ln20_36_reg_2913_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_36_reg_2913_reg is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: register mul_ln20_36_reg_2913_reg is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: operator mul_ln20_36_fu_1493_p2 is absorbed into DSP mul_ln20_36_reg_2913_reg.
DSP Report: Generating DSP mul_ln20_37_fu_1579_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: Generating DSP mul_ln20_37_fu_1579_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: register mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_fu_1579_p2.
DSP Report: Generating DSP mul_ln20_37_reg_2983_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_37_reg_2983_reg is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: register mul_ln20_37_reg_2983_reg is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: operator mul_ln20_37_fu_1579_p2 is absorbed into DSP mul_ln20_37_reg_2983_reg.
DSP Report: Generating DSP mul_ln20_34_fu_1341_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: Generating DSP mul_ln20_34_fu_1341_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: register mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_fu_1341_p2.
DSP Report: Generating DSP mul_ln20_34_reg_2773_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_34_reg_2773_reg is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: register mul_ln20_34_reg_2773_reg is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: operator mul_ln20_34_fu_1341_p2 is absorbed into DSP mul_ln20_34_reg_2773_reg.
DSP Report: Generating DSP mul_ln20_35_fu_1407_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: Generating DSP mul_ln20_35_fu_1407_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: register mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_fu_1407_p2.
DSP Report: Generating DSP mul_ln20_35_reg_2843_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_35_reg_2843_reg is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: register mul_ln20_35_reg_2843_reg is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: operator mul_ln20_35_fu_1407_p2 is absorbed into DSP mul_ln20_35_reg_2843_reg.
DSP Report: Generating DSP mul_ln20_32_fu_1225_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: Generating DSP mul_ln20_32_fu_1225_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: register mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_fu_1225_p2.
DSP Report: Generating DSP mul_ln20_32_reg_2653_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_32_reg_2653_reg is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: register mul_ln20_32_reg_2653_reg is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: operator mul_ln20_32_fu_1225_p2 is absorbed into DSP mul_ln20_32_reg_2653_reg.
DSP Report: Generating DSP mul_ln20_33_fu_1275_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: Generating DSP mul_ln20_33_fu_1275_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: register mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_fu_1275_p2.
DSP Report: Generating DSP mul_ln20_33_reg_2703_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_33_reg_2703_reg is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: register mul_ln20_33_reg_2703_reg is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: operator mul_ln20_33_fu_1275_p2 is absorbed into DSP mul_ln20_33_reg_2703_reg.
DSP Report: Generating DSP mul_ln20_54_fu_1653_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: Generating DSP mul_ln20_54_fu_1653_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: register mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_fu_1653_p2.
DSP Report: Generating DSP mul_ln20_54_reg_3063_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_54_reg_3063_reg is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: register mul_ln20_54_reg_3063_reg is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: operator mul_ln20_54_fu_1653_p2 is absorbed into DSP mul_ln20_54_reg_3063_reg.
DSP Report: Generating DSP mul_ln20_55_fu_1701_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: Generating DSP mul_ln20_55_fu_1701_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: register mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_fu_1701_p2.
DSP Report: Generating DSP mul_ln20_55_reg_3113_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_55_reg_3113_reg is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: register mul_ln20_55_reg_3113_reg is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: operator mul_ln20_55_fu_1701_p2 is absorbed into DSP mul_ln20_55_reg_3113_reg.
DSP Report: Generating DSP mul_ln20_52_fu_1521_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: Generating DSP mul_ln20_52_fu_1521_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: register mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_fu_1521_p2.
DSP Report: Generating DSP mul_ln20_52_reg_2933_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_52_reg_2933_reg is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: register mul_ln20_52_reg_2933_reg is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: operator mul_ln20_52_fu_1521_p2 is absorbed into DSP mul_ln20_52_reg_2933_reg.
DSP Report: Generating DSP mul_ln20_53_fu_1589_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: Generating DSP mul_ln20_53_fu_1589_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: register mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_fu_1589_p2.
DSP Report: Generating DSP mul_ln20_53_reg_2993_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_53_reg_2993_reg is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: register mul_ln20_53_reg_2993_reg is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: operator mul_ln20_53_fu_1589_p2 is absorbed into DSP mul_ln20_53_reg_2993_reg.
DSP Report: Generating DSP mul_ln20_50_fu_1359_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: Generating DSP mul_ln20_50_fu_1359_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: register mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_fu_1359_p2.
DSP Report: Generating DSP mul_ln20_50_reg_2793_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_50_reg_2793_reg is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: register mul_ln20_50_reg_2793_reg is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: operator mul_ln20_50_fu_1359_p2 is absorbed into DSP mul_ln20_50_reg_2793_reg.
DSP Report: Generating DSP mul_ln20_51_fu_1417_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: Generating DSP mul_ln20_51_fu_1417_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: register mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_fu_1417_p2.
DSP Report: Generating DSP mul_ln20_51_reg_2853_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_51_reg_2853_reg is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: register mul_ln20_51_reg_2853_reg is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: operator mul_ln20_51_fu_1417_p2 is absorbed into DSP mul_ln20_51_reg_2853_reg.
DSP Report: Generating DSP mul_ln20_48_fu_1235_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: Generating DSP mul_ln20_48_fu_1235_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: register mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_fu_1235_p2.
DSP Report: Generating DSP mul_ln20_48_reg_2663_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_48_reg_2663_reg is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: register mul_ln20_48_reg_2663_reg is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: operator mul_ln20_48_fu_1235_p2 is absorbed into DSP mul_ln20_48_reg_2663_reg.
DSP Report: Generating DSP mul_ln20_49_fu_1285_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: Generating DSP mul_ln20_49_fu_1285_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: register mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_fu_1285_p2.
DSP Report: Generating DSP mul_ln20_49_reg_2713_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_49_reg_2713_reg is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: register mul_ln20_49_reg_2713_reg is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: operator mul_ln20_49_fu_1285_p2 is absorbed into DSP mul_ln20_49_reg_2713_reg.
DSP Report: Generating DSP mul_ln20_14_fu_1608_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: Generating DSP mul_ln20_14_fu_1608_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: register mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_fu_1608_p2.
DSP Report: Generating DSP mul_ln20_14_reg_3013_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_14_reg_3013_reg is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: register mul_ln20_14_reg_3013_reg is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: operator mul_ln20_14_fu_1608_p2 is absorbed into DSP mul_ln20_14_reg_3013_reg.
DSP Report: Generating DSP mul_ln20_15_fu_1676_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: Generating DSP mul_ln20_15_fu_1676_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: register mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_fu_1676_p2.
DSP Report: Generating DSP mul_ln20_15_reg_3088_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_15_reg_3088_reg is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: register mul_ln20_15_reg_3088_reg is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: operator mul_ln20_15_fu_1676_p2 is absorbed into DSP mul_ln20_15_reg_3088_reg.
DSP Report: Generating DSP mul_ln20_12_fu_1451_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: Generating DSP mul_ln20_12_fu_1451_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: register mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_fu_1451_p2.
DSP Report: Generating DSP mul_ln20_12_reg_2883_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_12_reg_2883_reg is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: register mul_ln20_12_reg_2883_reg is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: operator mul_ln20_12_fu_1451_p2 is absorbed into DSP mul_ln20_12_reg_2883_reg.
DSP Report: Generating DSP mul_ln20_13_fu_1564_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: Generating DSP mul_ln20_13_fu_1564_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: register mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_fu_1564_p2.
DSP Report: Generating DSP mul_ln20_13_reg_2968_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_13_reg_2968_reg is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: register mul_ln20_13_reg_2968_reg is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: operator mul_ln20_13_fu_1564_p2 is absorbed into DSP mul_ln20_13_reg_2968_reg.
DSP Report: Generating DSP mul_ln20_10_fu_1314_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: Generating DSP mul_ln20_10_fu_1314_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: register mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_fu_1314_p2.
DSP Report: Generating DSP mul_ln20_10_reg_2743_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_10_reg_2743_reg is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: register mul_ln20_10_reg_2743_reg is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: operator mul_ln20_10_fu_1314_p2 is absorbed into DSP mul_ln20_10_reg_2743_reg.
DSP Report: Generating DSP mul_ln20_11_fu_1392_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: Generating DSP mul_ln20_11_fu_1392_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: register mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_fu_1392_p2.
DSP Report: Generating DSP mul_ln20_11_reg_2828_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_11_reg_2828_reg is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: register mul_ln20_11_reg_2828_reg is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: operator mul_ln20_11_fu_1392_p2 is absorbed into DSP mul_ln20_11_reg_2828_reg.
DSP Report: Generating DSP mul_ln20_8_fu_1210_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: register mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_fu_1210_p2.
DSP Report: Generating DSP mul_ln20_8_reg_2638_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_8_reg_2638_reg is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: register mul_ln20_8_reg_2638_reg is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: operator mul_ln20_8_fu_1210_p2 is absorbed into DSP mul_ln20_8_reg_2638_reg.
DSP Report: Generating DSP mul_ln20_9_fu_1260_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: register mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_fu_1260_p2.
DSP Report: Generating DSP mul_ln20_9_reg_2688_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_9_reg_2688_reg is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: register mul_ln20_9_reg_2688_reg is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: operator mul_ln20_9_fu_1260_p2 is absorbed into DSP mul_ln20_9_reg_2688_reg.
DSP Report: Generating DSP mul_ln20_30_fu_1626_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: Generating DSP mul_ln20_30_fu_1626_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: register mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_fu_1626_p2.
DSP Report: Generating DSP mul_ln20_30_reg_3033_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_30_reg_3033_reg is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: register mul_ln20_30_reg_3033_reg is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: operator mul_ln20_30_fu_1626_p2 is absorbed into DSP mul_ln20_30_reg_3033_reg.
DSP Report: Generating DSP mul_ln20_31_fu_1686_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: Generating DSP mul_ln20_31_fu_1686_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: register mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_fu_1686_p2.
DSP Report: Generating DSP mul_ln20_31_reg_3098_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_31_reg_3098_reg is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: register mul_ln20_31_reg_3098_reg is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: operator mul_ln20_31_fu_1686_p2 is absorbed into DSP mul_ln20_31_reg_3098_reg.
DSP Report: Generating DSP mul_ln20_28_fu_1479_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: Generating DSP mul_ln20_28_fu_1479_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: register mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_fu_1479_p2.
DSP Report: Generating DSP mul_ln20_28_reg_2903_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_28_reg_2903_reg is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: register mul_ln20_28_reg_2903_reg is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: operator mul_ln20_28_fu_1479_p2 is absorbed into DSP mul_ln20_28_reg_2903_reg.
DSP Report: Generating DSP mul_ln20_29_fu_1574_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: Generating DSP mul_ln20_29_fu_1574_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: register mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_fu_1574_p2.
DSP Report: Generating DSP mul_ln20_29_reg_2978_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_29_reg_2978_reg is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: register mul_ln20_29_reg_2978_reg is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: operator mul_ln20_29_fu_1574_p2 is absorbed into DSP mul_ln20_29_reg_2978_reg.
DSP Report: Generating DSP mul_ln20_26_fu_1332_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: Generating DSP mul_ln20_26_fu_1332_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: register mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_fu_1332_p2.
DSP Report: Generating DSP mul_ln20_26_reg_2763_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_26_reg_2763_reg is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: register mul_ln20_26_reg_2763_reg is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: operator mul_ln20_26_fu_1332_p2 is absorbed into DSP mul_ln20_26_reg_2763_reg.
DSP Report: Generating DSP mul_ln20_27_fu_1402_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: Generating DSP mul_ln20_27_fu_1402_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: register mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_fu_1402_p2.
DSP Report: Generating DSP mul_ln20_27_reg_2838_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_27_reg_2838_reg is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: register mul_ln20_27_reg_2838_reg is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: operator mul_ln20_27_fu_1402_p2 is absorbed into DSP mul_ln20_27_reg_2838_reg.
DSP Report: Generating DSP mul_ln20_24_fu_1220_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: Generating DSP mul_ln20_24_fu_1220_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: register mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_fu_1220_p2.
DSP Report: Generating DSP mul_ln20_24_reg_2648_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_24_reg_2648_reg is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: register mul_ln20_24_reg_2648_reg is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: operator mul_ln20_24_fu_1220_p2 is absorbed into DSP mul_ln20_24_reg_2648_reg.
DSP Report: Generating DSP mul_ln20_25_fu_1270_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: Generating DSP mul_ln20_25_fu_1270_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: register mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_fu_1270_p2.
DSP Report: Generating DSP mul_ln20_25_reg_2698_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_25_reg_2698_reg is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: register mul_ln20_25_reg_2698_reg is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: operator mul_ln20_25_fu_1270_p2 is absorbed into DSP mul_ln20_25_reg_2698_reg.
DSP Report: Generating DSP mul_ln20_46_fu_1644_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: Generating DSP mul_ln20_46_fu_1644_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: register mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_fu_1644_p2.
DSP Report: Generating DSP mul_ln20_46_reg_3053_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_46_reg_3053_reg is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: register mul_ln20_46_reg_3053_reg is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: operator mul_ln20_46_fu_1644_p2 is absorbed into DSP mul_ln20_46_reg_3053_reg.
DSP Report: Generating DSP mul_ln20_47_fu_1696_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: Generating DSP mul_ln20_47_fu_1696_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: register mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_fu_1696_p2.
DSP Report: Generating DSP mul_ln20_47_reg_3108_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_47_reg_3108_reg is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: register mul_ln20_47_reg_3108_reg is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: operator mul_ln20_47_fu_1696_p2 is absorbed into DSP mul_ln20_47_reg_3108_reg.
DSP Report: Generating DSP mul_ln20_44_fu_1507_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: Generating DSP mul_ln20_44_fu_1507_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: register mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_fu_1507_p2.
DSP Report: Generating DSP mul_ln20_44_reg_2923_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_44_reg_2923_reg is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: register mul_ln20_44_reg_2923_reg is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: operator mul_ln20_44_fu_1507_p2 is absorbed into DSP mul_ln20_44_reg_2923_reg.
DSP Report: Generating DSP mul_ln20_45_fu_1584_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: Generating DSP mul_ln20_45_fu_1584_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: register mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_fu_1584_p2.
DSP Report: Generating DSP mul_ln20_45_reg_2988_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_45_reg_2988_reg is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: register mul_ln20_45_reg_2988_reg is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: operator mul_ln20_45_fu_1584_p2 is absorbed into DSP mul_ln20_45_reg_2988_reg.
DSP Report: Generating DSP mul_ln20_42_fu_1350_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: Generating DSP mul_ln20_42_fu_1350_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: register mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_fu_1350_p2.
DSP Report: Generating DSP mul_ln20_42_reg_2783_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_42_reg_2783_reg is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: register mul_ln20_42_reg_2783_reg is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: operator mul_ln20_42_fu_1350_p2 is absorbed into DSP mul_ln20_42_reg_2783_reg.
DSP Report: Generating DSP mul_ln20_43_fu_1412_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: Generating DSP mul_ln20_43_fu_1412_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: register mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_fu_1412_p2.
DSP Report: Generating DSP mul_ln20_43_reg_2848_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_43_reg_2848_reg is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: register mul_ln20_43_reg_2848_reg is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: operator mul_ln20_43_fu_1412_p2 is absorbed into DSP mul_ln20_43_reg_2848_reg.
DSP Report: Generating DSP mul_ln20_40_fu_1230_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: Generating DSP mul_ln20_40_fu_1230_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: register mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_fu_1230_p2.
DSP Report: Generating DSP mul_ln20_40_reg_2658_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_40_reg_2658_reg is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: register mul_ln20_40_reg_2658_reg is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: operator mul_ln20_40_fu_1230_p2 is absorbed into DSP mul_ln20_40_reg_2658_reg.
DSP Report: Generating DSP mul_ln20_41_fu_1280_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: Generating DSP mul_ln20_41_fu_1280_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: register mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_fu_1280_p2.
DSP Report: Generating DSP mul_ln20_41_reg_2708_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_41_reg_2708_reg is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: register mul_ln20_41_reg_2708_reg is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: operator mul_ln20_41_fu_1280_p2 is absorbed into DSP mul_ln20_41_reg_2708_reg.
DSP Report: Generating DSP mul_ln20_62_fu_1662_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: register mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_fu_1662_p2.
DSP Report: Generating DSP mul_ln20_62_reg_3073_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_62_reg_3073_reg is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: register mul_ln20_62_reg_3073_reg is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: operator mul_ln20_62_fu_1662_p2 is absorbed into DSP mul_ln20_62_reg_3073_reg.
DSP Report: Generating DSP mul_ln20_63_fu_1706_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: register mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_fu_1706_p2.
DSP Report: Generating DSP mul_ln20_63_reg_3118_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_63_reg_3118_reg is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: register mul_ln20_63_reg_3118_reg is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: operator mul_ln20_63_fu_1706_p2 is absorbed into DSP mul_ln20_63_reg_3118_reg.
DSP Report: Generating DSP mul_ln20_60_fu_1535_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: Generating DSP mul_ln20_60_fu_1535_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: register mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_fu_1535_p2.
DSP Report: Generating DSP mul_ln20_60_reg_2943_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_60_reg_2943_reg is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: register mul_ln20_60_reg_2943_reg is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: operator mul_ln20_60_fu_1535_p2 is absorbed into DSP mul_ln20_60_reg_2943_reg.
DSP Report: Generating DSP mul_ln20_61_fu_1594_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: register mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_fu_1594_p2.
DSP Report: Generating DSP mul_ln20_61_reg_2998_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_61_reg_2998_reg is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: register mul_ln20_61_reg_2998_reg is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: operator mul_ln20_61_fu_1594_p2 is absorbed into DSP mul_ln20_61_reg_2998_reg.
DSP Report: Generating DSP mul_ln20_58_fu_1368_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: Generating DSP mul_ln20_58_fu_1368_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: register mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_fu_1368_p2.
DSP Report: Generating DSP mul_ln20_58_reg_2803_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_58_reg_2803_reg is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: register mul_ln20_58_reg_2803_reg is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: operator mul_ln20_58_fu_1368_p2 is absorbed into DSP mul_ln20_58_reg_2803_reg.
DSP Report: Generating DSP mul_ln20_59_fu_1422_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: Generating DSP mul_ln20_59_fu_1422_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: register mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_fu_1422_p2.
DSP Report: Generating DSP mul_ln20_59_reg_2858_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_59_reg_2858_reg is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: register mul_ln20_59_reg_2858_reg is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: operator mul_ln20_59_fu_1422_p2 is absorbed into DSP mul_ln20_59_reg_2858_reg.
DSP Report: Generating DSP mul_ln20_56_fu_1240_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: Generating DSP mul_ln20_56_fu_1240_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: register mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_fu_1240_p2.
DSP Report: Generating DSP mul_ln20_56_reg_2668_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_56_reg_2668_reg is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: register mul_ln20_56_reg_2668_reg is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: operator mul_ln20_56_fu_1240_p2 is absorbed into DSP mul_ln20_56_reg_2668_reg.
DSP Report: Generating DSP mul_ln20_57_fu_1290_p2, operation Mode is (post resource management): A*B2.
DSP Report: register mul_ln20_6_fu_1599_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: Generating DSP mul_ln20_57_fu_1290_p2, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: register mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_fu_1290_p2.
DSP Report: Generating DSP mul_ln20_57_reg_2718_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_ln20_57_reg_2718_reg is absorbed into DSP mul_ln20_57_reg_2718_reg.
DSP Report: register mul_ln20_57_reg_2718_reg is absorbed into DSP mul_ln20_57_reg_2718_reg.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_reg_2718_reg.
DSP Report: operator mul_ln20_57_fu_1290_p2 is absorbed into DSP mul_ln20_57_reg_2718_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|calc_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|calc_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|calc_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|calc_tmp_ram:            | ram_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/i_1_1/int_A/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/i_1_1/int_A/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/i_1_2/int_B/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/i_1_2/int_B/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_result/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/i_1_3/int_result/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_0/tmp_U/calc_tmp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_0/tmp_U/calc_tmp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1089.852 ; gain = 423.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1194.262 ; gain = 527.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|calc_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|calc_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|calc_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|calc_tmp_ram:            | ram_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/calc_AXILiteS_s_axi_U/int_result/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tmp_U/calc_tmp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tmp_U/calc_tmp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1276.242 ; gain = 609.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_1_322 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_323 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_324 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_325 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_326 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_327 is driving 112 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net B_q0[31] is driving 112 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1280.742 ; gain = 614.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1280.742 ; gain = 614.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1280.742 ; gain = 614.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1280.742 ; gain = 614.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1280.742 ; gain = 614.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1280.742 ; gain = 614.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   728|
|2     |DSP48E1   |    64|
|3     |DSP48E1_1 |   120|
|4     |LUT1      |    33|
|5     |LUT2      |  2044|
|6     |LUT3      |   986|
|7     |LUT4      |   481|
|8     |LUT5      |   496|
|9     |LUT6      |  1142|
|10    |RAMB36E1  |     4|
|11    |FDRE      |  2883|
|12    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------+--------------------------+------+
|      |Instance                  |Module                    |Cells |
+------+--------------------------+--------------------------+------+
|1     |top                       |                          |  8982|
|2     |  inst                    |calc                      |  8982|
|3     |    calc_AXILiteS_s_axi_U |calc_AXILiteS_s_axi       |   757|
|4     |      int_A               |calc_AXILiteS_s_axi_ram   |   116|
|5     |      int_B               |calc_AXILiteS_s_axi_ram_0 |   394|
|6     |      int_result          |calc_AXILiteS_s_axi_ram_1 |   132|
|7     |    tmp_U                 |calc_tmp                  |   269|
|8     |      calc_tmp_ram_U      |calc_tmp_ram              |   269|
+------+--------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1280.742 ; gain = 614.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1280.742 ; gain = 447.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1280.742 ; gain = 614.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 916 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_calc_0_0' is not ideal for floorplanning, since the cellview 'calc' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1280.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
205 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1280.742 ; gain = 869.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1280.742 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/lab4/lab4-vivado/lab1.runs/design_1_calc_0_0_synth_1/design_1_calc_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_calc_0_0, cache-ID = 41059f652f10ac1c
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1280.742 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/lab4/lab4-vivado/lab1.runs/design_1_calc_0_0_synth_1/design_1_calc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_calc_0_0_utilization_synth.rpt -pb design_1_calc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 27 12:05:02 2025...
