// Seed: 3827933845
module module_0;
  initial begin : LABEL_0
    $signed(4);
    ;
  end
endmodule
module module_1 #(
    parameter id_1  = 32'd25,
    parameter id_10 = 32'd42
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  output uwire id_11;
  input wire _id_10;
  output logic [7:0] id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout tri id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire _id_1;
  assign id_9[-1 :-1'h0] = {id_3 == 1, -1};
  wire id_12;
  integer id_13;
  ;
  parameter id_14 = 1;
  assign id_3  = -1'b0;
  assign id_11 = 1'b0;
  wire [id_10  ==  id_1 : -1] id_15;
  assign id_13[(1)] = -1;
endmodule
