// Seed: 1651893458
module module_0;
  wire id_1;
  wire id_2;
  wire id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  assign id_3 = 1;
  or primCall (id_3, id_4, id_5, id_6, id_7, id_8);
  always @(*);
  always @(posedge id_1 or negedge 1);
  module_0 modCall_1 ();
  assign id_8 = id_8;
  wire id_9;
endmodule
