C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/25/2021 15:41:19 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: C:\SiliconLabs\SimplicityStudio\v5\developer\toolchains\keil_8051\9.60\BIN\C51.exe C:\Users\minef\S
                    -implicityStudio\v5_workspace\test\src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVEL(2) FLOATFUZZY(3
                    -) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\Users\minef\SimplicityStudio\v5_workspace\tes
                    -t\inc;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/shared/si8051Base;C:/SiliconLabs/SimplicityS
                    -tudio/v5/developer/sdks/8051/v4.2.1//Device/EFM8BB1/inc) PRINT(.\src\InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) 
                    -OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        WDT_0_enter_DefaultMode_from_RESET ();
  27   1        PORTS_1_enter_DefaultMode_from_RESET ();
  28   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  29   1        ADC_0_enter_DefaultMode_from_RESET ();
  30   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  31   1        INTERRUPT_0_enter_DefaultMode_from_RESET ();
  32   1        // [Config Calls]$
  33   1      
  34   1      }
  35          
  36          extern void
  37          WDT_0_enter_DefaultMode_from_RESET (void)
  38          {
  39   1        // $[Watchdog Timer Init Variable Declarations]
  40   1        uint32_t i;
  41   1        bool ea;
  42   1        // [Watchdog Timer Init Variable Declarations]$
  43   1      
  44   1        // $[WDTCN - Watchdog Timer Control]
  45   1        // Deprecated
  46   1        // [WDTCN - Watchdog Timer Control]$
  47   1      
  48   1        // $[WDTCN_2 - Watchdog Timer Control]
  49   1      
  50   1        // Feed WDT timer before disabling (Erratum WDT_E102)
  51   1        WDTCN = 0xA5;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/25/2021 15:41:19 PAGE 2   

  52   1      
  53   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  54   1        for (i = 0; i < (2 * 3062500UL) / (10000 * 3); i++)
  55   1          {
  56   2            NOP ();
  57   2          }
  58   1      
  59   1        // Disable WDT
  60   1        ea = IE_EA;
  61   1        IE_EA = 0;
  62   1        WDTCN = 0xDE;
  63   1        WDTCN = 0xAD;
  64   1        IE_EA = ea;
  65   1      
  66   1        // [WDTCN_2 - Watchdog Timer Control]$
  67   1      
  68   1      }
  69          
  70          extern void
  71          PORTS_1_enter_DefaultMode_from_RESET (void)
  72          {
  73   1        // $[P1 - Port 1 Pin Latch]
  74   1        // [P1 - Port 1 Pin Latch]$
  75   1      
  76   1        // $[P1MDOUT - Port 1 Output Mode]
  77   1        // [P1MDOUT - Port 1 Output Mode]$
  78   1      
  79   1        // $[P1MDIN - Port 1 Input Mode]
  80   1        /***********************************************************************
  81   1         - P1.0 pin is configured for digital mode
  82   1         - P1.1 pin is configured for digital mode
  83   1         - P1.2 pin is configured for digital mode
  84   1         - P1.3 pin is configured for analog mode
  85   1         - P1.4 pin is configured for digital mode
  86   1         - P1.5 pin is configured for digital mode
  87   1         - P1.6 pin is configured for digital mode
  88   1         - P1.7 pin is configured for digital mode
  89   1         ***********************************************************************/
  90   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
  91   1            | P1MDIN_B3__ANALOG | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
  92   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
  93   1        // [P1MDIN - Port 1 Input Mode]$
  94   1      
  95   1        // $[P1SKIP - Port 1 Skip]
  96   1        /***********************************************************************
  97   1         - P1.0 pin is not skipped by the crossbar
  98   1         - P1.1 pin is not skipped by the crossbar
  99   1         - P1.2 pin is not skipped by the crossbar
 100   1         - P1.3 pin is skipped by the crossbar
 101   1         - P1.4 pin is not skipped by the crossbar
 102   1         - P1.5 pin is not skipped by the crossbar
 103   1         - P1.6 pin is not skipped by the crossbar
 104   1         - P1.7 pin is not skipped by the crossbar
 105   1         ***********************************************************************/
 106   1        P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__NOT_SKIPPED
 107   1            | P1SKIP_B2__NOT_SKIPPED | P1SKIP_B3__SKIPPED | P1SKIP_B4__NOT_SKIPPED
 108   1            | P1SKIP_B5__NOT_SKIPPED | P1SKIP_B6__NOT_SKIPPED
 109   1            | P1SKIP_B7__NOT_SKIPPED;
 110   1        // [P1SKIP - Port 1 Skip]$
 111   1      
 112   1        // $[P1MASK - Port 1 Mask]
 113   1        // [P1MASK - Port 1 Mask]$
 114   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/25/2021 15:41:19 PAGE 3   

 115   1        // $[P1MAT - Port 1 Match]
 116   1        // [P1MAT - Port 1 Match]$
 117   1      
 118   1      }
 119          
 120          extern void
 121          PBCFG_0_enter_DefaultMode_from_RESET (void)
 122          {
 123   1        // $[XBR2 - Port I/O Crossbar 2]
 124   1        /***********************************************************************
 125   1         - Weak Pullups enabled 
 126   1         - Crossbar enabled
 127   1         ***********************************************************************/
 128   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
 129   1        // [XBR2 - Port I/O Crossbar 2]$
 130   1      
 131   1        // $[PRTDRV - Port Drive Strength]
 132   1        // [PRTDRV - Port Drive Strength]$
 133   1      
 134   1        // $[XBR0 - Port I/O Crossbar 0]
 135   1        // [XBR0 - Port I/O Crossbar 0]$
 136   1      
 137   1        // $[XBR1 - Port I/O Crossbar 1]
 138   1        // [XBR1 - Port I/O Crossbar 1]$
 139   1      
 140   1      }
 141          
 142          extern void
 143          ADC_0_enter_DefaultMode_from_RESET (void)
 144          {
 145   1        // $[ADC0CN1 - ADC0 Control 1]
 146   1        // [ADC0CN1 - ADC0 Control 1]$
 147   1      
 148   1        // $[ADC0MX - ADC0 Multiplexer Selection]
 149   1        /***********************************************************************
 150   1         - Select ADC0.11
 151   1         ***********************************************************************/
 152   1        ADC0MX = ADC0MX_ADC0MX__ADC0P11;
 153   1        // [ADC0MX - ADC0 Multiplexer Selection]$
 154   1      
 155   1        // $[ADC0CF - ADC0 Configuration]
 156   1        /***********************************************************************
 157   1         - SAR Clock Divider = 0x18
 158   1         - ADC0 operates in 10-bit or 12-bit mode 
 159   1         - The on-chip PGA gain is 1
 160   1         - Normal Track Mode
 161   1         ***********************************************************************/
 162   1        ADC0CF = (0x18 << ADC0CF_ADSC__SHIFT) | ADC0CF_AD8BE__NORMAL
 163   1            | ADC0CF_ADGN__GAIN_1 | ADC0CF_ADTM__TRACK_NORMAL;
 164   1        // [ADC0CF - ADC0 Configuration]$
 165   1      
 166   1        // $[ADC0AC - ADC0 Accumulator Configuration]
 167   1        /***********************************************************************
 168   1         - Right justified. No shifting applied
 169   1         - Enable 12-bit mode
 170   1         - ADC0H:ADC0L contain the result of the latest conversion when Burst
 171   1         Mode is disabled
 172   1         - Perform and Accumulate 4 conversions 
 173   1         ***********************************************************************/
 174   1        ADC0AC = ADC0AC_ADSJST__RIGHT_NO_SHIFT | ADC0AC_AD12BE__12_BIT_ENABLED
 175   1            | ADC0AC_ADAE__ACC_DISABLED | ADC0AC_ADRPT__ACC_4;
 176   1        // [ADC0AC - ADC0 Accumulator Configuration]$
 177   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/25/2021 15:41:19 PAGE 4   

 178   1        // $[ADC0TK - ADC0 Burst Mode Track Time]
 179   1        // [ADC0TK - ADC0 Burst Mode Track Time]$
 180   1      
 181   1        // $[ADC0PWR - ADC0 Power Control]
 182   1        // [ADC0PWR - ADC0 Power Control]$
 183   1      
 184   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 185   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 186   1      
 187   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 188   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 189   1      
 190   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 191   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 192   1      
 193   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 194   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 195   1      
 196   1        // $[ADC0CN0 - ADC0 Control 0]
 197   1        /***********************************************************************
 198   1         - Enable ADC0 
 199   1         - Enable ADC0 burst mode
 200   1         - ADC0 conversion initiated on overflow of Timer 0
 201   1         ***********************************************************************/
 202   1        ADC0CN0 &= ~ADC0CN0_ADCM__FMASK;
 203   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED | ADC0CN0_ADBMEN__BURST_ENABLED
 204   1            | ADC0CN0_ADCM__TIMER0;
 205   1        // [ADC0CN0 - ADC0 Control 0]$
 206   1      
 207   1      }
 208          
 209          extern void
 210          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 211          {
 212   1        // $[CKCON0 - Clock Control 0]
 213   1        /***********************************************************************
 214   1         - System clock divided by 12
 215   1         - Counter/Timer 0 uses the system clock
 216   1         - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 217   1         - Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
 218   1         - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 219   1         - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 220   1         - Timer 1 uses the clock defined by the prescale field, SCA
 221   1         ***********************************************************************/
 222   1        CKCON0 = CKCON0_SCA__SYSCLK_DIV_12 | CKCON0_T0M__SYSCLK
 223   1            | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 224   1            | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 225   1            | CKCON0_T1M__PRESCALE;
 226   1        // [CKCON0 - Clock Control 0]$
 227   1      
 228   1        // $[TMOD - Timer 0/1 Mode]
 229   1        // [TMOD - Timer 0/1 Mode]$
 230   1      
 231   1        // $[TCON - Timer 0/1 Control]
 232   1        /***********************************************************************
 233   1         - Start Timer 0 running
 234   1         ***********************************************************************/
 235   1        TCON |= TCON_TR0__RUN;
 236   1        // [TCON - Timer 0/1 Control]$
 237   1      
 238   1      }
 239          
 240          extern void
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/25/2021 15:41:19 PAGE 5   

 241          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 242          {
 243   1        // $[EIE1 - Extended Interrupt Enable 1]
 244   1        /***********************************************************************
 245   1         - Enable interrupt requests generated by the ADINT flag
 246   1         - Disable ADC0 Window Comparison interrupt
 247   1         - Disable CP0 interrupts
 248   1         - Disable CP1 interrupts
 249   1         - Disable all Port Match interrupts
 250   1         - Disable all PCA0 interrupts
 251   1         - Disable all SMB0 interrupts
 252   1         - Disable Timer 3 interrupts
 253   1         ***********************************************************************/
 254   1        EIE1 = EIE1_EADC0__ENABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 255   1            | EIE1_ECP1__DISABLED | EIE1_EMAT__DISABLED | EIE1_EPCA0__DISABLED
 256   1            | EIE1_ESMB0__DISABLED | EIE1_ET3__DISABLED;
 257   1        // [EIE1 - Extended Interrupt Enable 1]$
 258   1      
 259   1        // $[EIP1 - Extended Interrupt Priority 1]
 260   1        // [EIP1 - Extended Interrupt Priority 1]$
 261   1      
 262   1        // $[IE - Interrupt Enable]
 263   1        /***********************************************************************
 264   1         - Enable each interrupt according to its individual mask setting
 265   1         - Disable external interrupt 0
 266   1         - Disable external interrupt 1
 267   1         - Disable all SPI0 interrupts
 268   1         - Disable all Timer 0 interrupt
 269   1         - Disable all Timer 1 interrupt
 270   1         - Disable Timer 2 interrupt
 271   1         - Disable UART0 interrupt
 272   1         ***********************************************************************/
 273   1        IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__DISABLED
 274   1            | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__DISABLED
 275   1            | IE_ES0__DISABLED;
 276   1        // [IE - Interrupt Enable]$
 277   1      
 278   1        // $[IP - Interrupt Priority]
 279   1        // [IP - Interrupt Priority]$
 280   1      
 281   1      }
 282          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    132    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       4
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       1
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
