// Seed: 4226964624
module module_0;
  id_1 :
  assert property (@(id_1 or posedge id_1 or 1 & -1 or posedge -1'b0 or negedge id_1) -1'b0)
    if (1) begin : LABEL_0
      begin : LABEL_1
        @(*) id_1 = id_1;
        @(posedge id_1) id_1 <= id_1;
      end
      id_1 = 1 ^ 1;
    end
  logic id_2 = id_1;
  reg id_3, id_4;
  assign id_3 = 1;
  wire id_5, id_6;
  assign id_4 = -1;
  assign id_3 = id_5 - id_6 | id_5;
  wire id_7, id_8, id_9;
  always_latch id_3 = id_5;
endmodule
module module_1 #(
    parameter id_19 = 32'd30,
    parameter id_28 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11[-1 :-1'b0],
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire _id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output logic [7:0] id_13;
  output wire id_12;
  output logic [7:0] id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output reg id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_25 = id_10;
  wire [1 : 1] _id_28;
  always id_4 = -1'b0;
  assign id_13[-1] = 'h0;
  wire [-1 'b0 : id_19  +  -1] id_29;
  assign id_24 = id_18;
  parameter id_30 = 1;
  wire [id_28 : id_19  <->  -1] id_31, id_32;
  assign id_12 = id_18;
  logic id_33;
  parameter id_34 = id_30;
  wire id_35, id_36;
  wire id_37, id_38;
  assign id_15 = id_30;
  wire  id_39;
  logic id_40;
  ;
endmodule
