sim_seconds                             ,    0.525735                 ,     # Number of seconds simulated
sim_ticks                               ,525735036000                 ,     # Number of ticks simulated
sim_insts                               ,   619374513                 ,     # Number of instructions simulated
sim_ops                                 ,   702261213                 ,     # Number of ops (including micro ops) simulated
host_inst_rate                          ,     1756827                 ,     # Simulator instruction rate (inst/s)
system.cpu0.numCycles                   ,  1051470072                 ,     # number of cpu cycles simulated
system.cpu1.numCycles                   ,  1051470072                 ,     # number of cpu cycles simulated
system.cpu0.committedInsts              ,   444776882                 ,     # Number of instructions committed
system.cpu1.committedInsts              ,   174597631                 ,     # Number of instructions committed
system.cpu0.committedOps                ,   505607192                 ,     # Number of ops (including micro ops) committed
system.cpu1.committedOps                ,   196654021                 ,     # Number of ops (including micro ops) committed
system.cpu0.dcache.overall_hits::total  ,    67120456                 ,     # number of overall hits
system.cpu1.dcache.overall_hits::total  ,    28737061                 ,     # number of overall hits
system.cpu0.dcache.overall_misses::total,      108849                 ,     # number of overall misses
system.cpu1.dcache.overall_misses::total,       74787                 ,     # number of overall misses
system.l20.overall_hits::total          ,      110895                 ,     # number of overall hits
system.l21.overall_hits::total          ,       31117                 ,     # number of overall hits
system.l20.overall_misses::total        ,       65307                 ,     # number of overall misses
system.l21.overall_misses::total        ,       43824                 ,     # number of overall misses
system.l3.overall_hits::total           ,       12267                 ,     # number of overall hits
system.l3.overall_misses::total         ,       51208                 ,     # number of overall misses
system.cpu0.dcache.writebacks::writebacks  ,     93115                ,      # number of writebacks
system.cpu0.dcache.writebacks::total       ,    93115                 ,     # number of writebacks
system.cpu0.icache.writebacks::writebacks  ,     66846                ,      # number of writebacks
system.cpu0.icache.writebacks::total       ,    66846                 ,     # number of writebacks
system.cpu1.dcache.writebacks::writebacks  ,     48635                ,      # number of writebacks
system.cpu1.dcache.writebacks::total       ,    48635                 ,     # number of writebacks
system.l20.tags.occ_blocks::writebacks     ,12.242557                 ,     # Average occupied blocks per requestor
system.l20.tags.occ_percent::writebacks    , 0.000374                 ,     # Average percentage of cache occupancy
system.l20.WritebackDirty_hits::writebacks ,      93115               ,       # number of WritebackDirty hits
system.l20.WritebackDirty_hits::total      ,    93115                 ,     # number of WritebackDirty hits
system.l20.WritebackClean_hits::writebacks ,      66835               ,       # number of WritebackClean hits
system.l20.WritebackClean_hits::total      ,    66835                 ,     # number of WritebackClean hits
system.l20.WritebackDirty_accesses::writebacks,       93115           ,           # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackDirty_accesses::total     ,  93115                ,      # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackClean_accesses::writebacks,       66835           ,           # number of WritebackClean accesses(hits+misses)
system.l20.WritebackClean_accesses::total     ,  66835                ,      # number of WritebackClean accesses(hits+misses)
system.l20.writebacks::writebacks             , 21022                 ,     # number of writebacks
system.l20.writebacks::total                  , 21022                 ,     # number of writebacks
system.l21.WritebackDirty_hits::writebacks    ,   48635               ,       # number of WritebackDirty hits
system.l21.WritebackDirty_hits::total         , 48635                 ,     # number of WritebackDirty hits
system.l21.WritebackDirty_accesses::writebacks,       48635           ,           # number of WritebackDirty accesses(hits+misses)
system.l21.WritebackDirty_accesses::total     ,  48635                ,      # number of WritebackDirty accesses(hits+misses)
system.l21.writebacks::writebacks             ,    95                 ,     # number of writebacks
system.l21.writebacks::total                  ,    95                 ,     # number of writebacks
system.l3.WritebackDirty_hits::writebacks     ,  21116                ,      # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          , 21116                 ,     # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::writebacks ,      21116            ,          # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      , 21116                 ,     # number of WritebackDirty accesses(hits+misses)
*********Additional data************
system.mem_ctrls.avgRdBW                      ,  6.23                 ,     # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   ,  6.23                 ,     # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      ,  0.00                 ,     # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   ,  0.00                 ,     # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                    , 12800.00                 ,     # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.pageHitRate               ,    28.86                 ,     # Row buffer hit rate, read and write combined
system.mem_ctrls.bytes_read::cpu0.inst     ,    68672                 ,     # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst     ,     3712                 ,     # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data     ,  2670144                 ,     # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data     ,   534656                 ,     # Number of bytes read from this memory
system.cpu0.num_int_insts                  ,460688723                 ,     # number of integer instructions
system.cpu1.num_int_insts                  ,178531704                 ,     # number of integer instructions
system.cpu0.num_fp_insts                   ,       16                 ,     # number of float instructions
system.cpu1.num_fp_insts                   ,        0                 ,     # number of float instructions
system.cpu0.num_vec_insts                  ,        0                 ,     # number of vector instructions
system.cpu1.num_vec_insts                  ,        0                 ,     # number of vector instructions
system.cpu0.Branches                       , 77938381                 ,     # Number of branches fetched
system.cpu1.Branches                       , 30546551                 ,     # Number of branches fetched
system.cpu0.dcache.ReadReq_hits::total     , 30861817                 ,     # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     , 14358807                 ,     # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::total    , 36258639                 ,     # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total    , 14378254                 ,     # number of WriteReq hits
system.cpu0.dcache.ReadReq_misses::total   ,    50535                 ,     # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total   ,    49900                 ,     # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::total  ,     58314                ,      # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total  ,     24887                ,      # number of WriteReq misses
