INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/temp/lab1_1/lab1_1.srcs/sources_1/new/lab1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/temp/lab1_1/lab1_1.srcs/sim_1/new/lab1_1_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1_test
