var searchData=
[
  ['o_20operation_20functions_0',['I/O operation functions',['../group___d_m_a___exported___functions___group2.html',1,'']]],
  ['oar1_1',['OAR1',['../struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_2',['OAR2',['../struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ob_5fbootaddr_5faxim_5fflash_3',['OB_BOOTADDR_AXIM_FLASH',['../group___f_l_a_s_h_ex___boot___address.html#ga71dbc64420d7b5cd38400bd654755a79',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbootaddr_5fdtcm_5fram_4',['OB_BOOTADDR_DTCM_RAM',['../group___f_l_a_s_h_ex___boot___address.html#ga92bac256ef970f2311497027287c6512',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbootaddr_5fitcm_5fflash_5',['OB_BOOTADDR_ITCM_FLASH',['../group___f_l_a_s_h_ex___boot___address.html#gaea77a4354df992be1506926df57c2874',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbootaddr_5fitcm_5fram_6',['OB_BOOTADDR_ITCM_RAM',['../group___f_l_a_s_h_ex___boot___address.html#gae797c2f1d768d2510c0e65a099fc3ae5',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbootaddr_5fsram1_7',['OB_BOOTADDR_SRAM1',['../group___f_l_a_s_h_ex___boot___address.html#ga09357310fe2e2fa07325c97d3b8f5fda',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbootaddr_5fsram2_8',['OB_BOOTADDR_SRAM2',['../group___f_l_a_s_h_ex___boot___address.html#ga3d8f5bea60a549c9daf4340d47193c09',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbootaddr_5fsystem_9',['OB_BOOTADDR_SYSTEM',['../group___f_l_a_s_h_ex___boot___address.html#ga8d50c2bc93901d6a9f5aefa39222a214',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel1_10',['OB_BOR_LEVEL1',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#ga3a888b788e75f0bc1f9add85c9ccd9d6',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel2_11',['OB_BOR_LEVEL2',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#gad678e849fcf817f6ed2d837538e8ebc2',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel3_12',['OB_BOR_LEVEL3',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#ga3132b8202c0a345e9dd33d136714b046',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fbor_5foff_13',['OB_BOR_OFF',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#gaabc231cb1d05a94fe860f67bb5a37b12',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_14',['OB_IWDG_HW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fstdby_5factive_15',['OB_IWDG_STDBY_ACTIVE',['../group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_a_n_d_b_y.html#gac371d40c19dd808bdcf77c77a07e2944',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_16',['OB_IWDG_STDBY_FREEZE',['../group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fstop_5factive_17',['OB_IWDG_STOP_ACTIVE',['../group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_t_o_p.html#gacbec0b12f9a0cebadcba12ed53891a2c',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_18',['OB_IWDG_STOP_FREEZE',['../group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_19',['OB_IWDG_SW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2_20',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5fno_5frst_21',['OB_STDBY_NO_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#gad776ed7b3b9a98013aac9976eedb7e94',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst_22',['OB_STDBY_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fno_5frst_23',['OB_STOP_NO_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#ga7344fe0ec25c5eb2d11db7c855325436',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_24',['OB_STOP_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fdisable_25',['OB_WRPSTATE_DISABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_26',['OB_WRPSTATE_ENABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fwwdg_5fhw_27',['OB_WWDG_HW',['../group___f_l_a_s_h_ex___option___bytes___w_watchdog.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ob_5fwwdg_5fsw_28',['OB_WWDG_SW',['../group___f_l_a_s_h_ex___option___bytes___w_watchdog.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32f7xx_hal_flash_ex.h']]],
  ['ocfastmode_29',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#a4c4203c5ed779ac86fb793bb9d628e55',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_30',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#ace3e2b76ca2fca0f4961585ed9ebecf5',1,'TIM_OC_InitTypeDef::OCIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_31',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#ae5faa1cba0b3f1ab6179cc54e1015ee8',1,'TIM_OC_InitTypeDef::OCMode'],['../struct_t_i_m___one_pulse___init_type_def.html#af127f01162853e39ae616b43cc52b674',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_32',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a0d70cc51990d7433fd76cc6ed1d06237',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a37bc0a680d53458bf4c42ebb277b0c2c',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_33',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a21922d8e2fee659d081c4be4c500d1d4',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a00deac6c3347b0482955d936351c6388',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocolr_34',['OCOLR',['../struct_d_m_a2_d___type_def.html#a07566e4390ac1c55a3fd7f58dd6e33c6',1,'DMA2D_TypeDef']]],
  ['ocpolarity_35',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a556b7137d041aceed3e45c87cbfb39cd',1,'TIM_OC_InitTypeDef::OCPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a3028787ad41698072cbf70ddf1b6c984',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['odr_36',['ODR',['../struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['of_20stop_20bits_37',['UART Number of Stop Bits',['../group___u_a_r_t___stop___bits.html',1,'']]],
  ['of_20view_38',['I2C Transfer Direction Master Point of View',['../group___i2_c___x_f_e_r_d_i_r_e_c_t_i_o_n.html',1,'']]],
  ['offstate_20selection_20for_20idle_20mode_20state_39',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_40',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['offstateidlemode_41',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a49f39e31ac019b9b7a20751bfd01c6c4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_42',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a5e97751b5e397414e2a5120eb5cef7c6',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['omar_43',['OMAR',['../struct_d_m_a2_d___type_def.html#a4ecac7187f1a8fcd108b14abdfb4934d',1,'DMA2D_TypeDef']]],
  ['on_20rx_20error_44',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['one_20bit_20sampling_20method_45',['UART One Bit Sampling Method',['../group___u_a_r_t___one_bit___sampling.html',1,'']]],
  ['one_20pulse_20functions_46',['One Pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_47',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['onebitsampling_48',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#a1662b82dc43d9137c3a4485794c94388',1,'UART_InitTypeDef']]],
  ['oor_49',['OOR',['../struct_d_m_a2_d___type_def.html#a118208b8645815a2aa670e92d6277199',1,'DMA2D_TypeDef']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_50',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_51',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'']]],
  ['operation_20functions_52',['operation functions',['../group___d_m_a___exported___functions___group2.html',1,'I/O operation functions'],['../group___i2_c___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___e_x_t_i___exported___functions___group2.html',1,'IO operation functions'],['../group___u_a_r_t___exported___functions___group2.html',1,'IO operation functions']]],
  ['opfccr_53',['OPFCCR',['../struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded',1,'DMA2D_TypeDef']]],
  ['optcr_54',['OPTCR',['../struct_f_l_a_s_h___type_def.html#a54026c3b5bc2059f1b187acb6c4817ac',1,'FLASH_TypeDef']]],
  ['optcr1_55',['OPTCR1',['../struct_f_l_a_s_h___type_def.html#a180354afdf5ff27d04befd794c46156d',1,'FLASH_TypeDef']]],
  ['optcr_5fbyte1_5faddress_56',['OPTCR_BYTE1_ADDRESS',['../group___f_l_a_s_h___private___constants.html#ga3c08568a9b3a9d213a70eff8e87117ac',1,'stm32f7xx_hal_flash.h']]],
  ['option_20bytes_20iwatchdog_57',['FLASH Option Bytes IWatchdog',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html',1,'']]],
  ['option_20bytes_20nrst_5fstdby_58',['FLASH Option Bytes nRST_STDBY',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html',1,'']]],
  ['option_20bytes_20nrst_5fstop_59',['FLASH Option Bytes nRST_STOP',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20bytes_20read_20protection_60',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html',1,'']]],
  ['option_20bytes_20wwatchdog_61',['FLASH Option Bytes WWatchdog',['../group___f_l_a_s_h_ex___option___bytes___w_watchdog.html',1,'']]],
  ['option_20type_62',['FLASH Option Type',['../group___f_l_a_s_h_ex___option___type.html',1,'']]],
  ['optionbyte_5fbootaddr_5f0_63',['OPTIONBYTE_BOOTADDR_0',['../group___f_l_a_s_h_ex___option___type.html#ga03ee3781fbf2279180d834686d0a7da2',1,'stm32f7xx_hal_flash_ex.h']]],
  ['optionbyte_5fbootaddr_5f1_64',['OPTIONBYTE_BOOTADDR_1',['../group___f_l_a_s_h_ex___option___type.html#gaca9eaa745fec9591ebe3b2b06feffa18',1,'stm32f7xx_hal_flash_ex.h']]],
  ['optionbyte_5fbor_65',['OPTIONBYTE_BOR',['../group___f_l_a_s_h_ex___option___type.html#gaf4063216c8386467d187663190936c07',1,'stm32f7xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp_66',['OPTIONBYTE_RDP',['../group___f_l_a_s_h_ex___option___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32f7xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_67',['OPTIONBYTE_USER',['../group___f_l_a_s_h_ex___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32f7xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_68',['OPTIONBYTE_WRP',['../group___f_l_a_s_h_ex___option___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32f7xx_hal_flash_ex.h']]],
  ['options_69',['I2C Sequential Transfer Options',['../group___i2_c___x_f_e_r_o_p_t_i_o_n_s.html',1,'']]],
  ['optiontype_70',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_71',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['or_72',['OR',['../struct_r_t_c___type_def.html#ac4ec213226146fa48aa9b29e0e80b3ad',1,'RTC_TypeDef::OR'],['../struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef::OR']]],
  ['or_203_73',['TIM Group Channel 5 and Channel 1, 2 or 3',['../group___t_i_m___group___channel5.html',1,'']]],
  ['or_20stop_20mode_74',['I2C Start or Stop Mode',['../group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e.html',1,'']]],
  ['oscillator_20type_75',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_76',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_77',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_78',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_79',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['otg_5ffs_5firqn_80',['OTG_FS_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'stm32f746xx.h']]],
  ['otg_5ffs_5fwkup_5firqn_81',['OTG_FS_WKUP_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'stm32f746xx.h']]],
  ['otg_5fhs_5fep1_5fin_5firqn_82',['OTG_HS_EP1_IN_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'stm32f746xx.h']]],
  ['otg_5fhs_5fep1_5fout_5firqn_83',['OTG_HS_EP1_OUT_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'stm32f746xx.h']]],
  ['otg_5fhs_5firqn_84',['OTG_HS_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'stm32f746xx.h']]],
  ['otg_5fhs_5fwkup_5firqn_85',['OTG_HS_WKUP_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'stm32f746xx.h']]],
  ['otyper_86',['OTYPER',['../struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['out_20value_87',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['output_20compare_20and_20pwm_20modes_88',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['output_20compare_20functions_89',['Output Compare functions',['../group___t_i_m_ex___exported___functions___group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group___t_i_m___exported___functions___group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_90',['Output Compare Idle State',['../group___t_i_m___output___compare___n___idle___state.html',1,'TIM Complementary Output Compare Idle State'],['../group___t_i_m___output___compare___idle___state.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_91',['Output Compare Polarity',['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_92',['Output Compare State',['../group___t_i_m___output___compare___n___state.html',1,'TIM Complementary Output Compare State'],['../group___t_i_m___output___compare___state.html',1,'TIM Output Compare State']]],
  ['output_20enable_93',['TIM Automatic Output Enable',['../group___t_i_m___a_o_e___bit___set___reset.html',1,'']]],
  ['output_20fast_20state_94',['TIM Output Fast State',['../group___t_i_m___output___fast___state.html',1,'']]],
  ['output_20operation_20functions_95',['Input and Output operation functions',['../group___i2_c___exported___functions___group2.html',1,'']]],
  ['over_20sampling_96',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['over_20under_20drive_20flag_97',['PWREx Over Under Drive Flag',['../group___p_w_r_ex___over___under___drive___flag.html',1,'']]],
  ['overrun_20disable_98',['UART Advanced Feature Overrun Disable',['../group___u_a_r_t___overrun___disable.html',1,'']]],
  ['overrundisable_99',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#af2079d3cf82744589352950855551bbb',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_100',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]],
  ['own_20address2_20masks_101',['I2C Own Address2 Masks',['../group___i2_c___o_w_n___a_d_d_r_e_s_s2___m_a_s_k_s.html',1,'']]],
  ['ownaddress1_102',['OwnAddress1',['../struct_i2_c___init_type_def.html#abfb610317ea08e85c8feece82ccc9e16',1,'I2C_InitTypeDef']]],
  ['ownaddress2_103',['OwnAddress2',['../struct_i2_c___init_type_def.html#a8165caf61b7b52f903edd7517ddaa06b',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_104',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a2ac60d8926224856693f49c068533ae1',1,'I2C_InitTypeDef']]]
];
