// SPDX-License-Identifier: BSD-3-Clause
/*
 * Copyright (c) 2023, MediaTek Inc. All rights reserved.
 *
 * Author: Weijie Gao <weijie.gao@mediatek.com>
 */

#include <errno.h>
#include <inttypes.h>

#include <plat_private.h>

#include <common/debug.h>
#include <drivers/io/io_driver.h>
#include <drivers/io/io_ubi.h>
#include <drivers/nand.h>
#include <ecnt_spi_nand_flash.h>

#ifdef OVERRIDE_UBI_START_ADDR
#define UBI_START_ADDR			OVERRIDE_UBI_START_ADDR
#ifdef OVERRIDE_UBI_END_ADDR
#define UBI_END_ADDR			OVERRIDE_UBI_END_ADDR
#else
#define UBI_END_ADDR			0
#endif
#else
#define UBI_START_ADDR			0x20000
#define UBI_END_ADDR			0
#endif

#define SCRATCH_BUF_OFFSET 0x95000000
#define BAD_BLOCK_RAW (0)
extern int nandflash_init(int rom_base);
extern int nandflash_read(unsigned long from, unsigned long len, u32 *retlen, unsigned char *buf, SPI_NAND_FLASH_RTN_T *status);
extern int nandflash_read_range(unsigned long from, unsigned long len,
				unsigned char *buf);
extern int nandflash_read_oob(unsigned long from, unsigned long len,
			      unsigned char *buf);
extern int nandflash_write(unsigned long to, unsigned long len, u32 *retlen, unsigned char *buf);
extern int nandflash_erase(unsigned long offset, unsigned long len);
extern int en7512_nand_check_block_bad(u32 offset, u32 bmt_block);
extern int mtk_plat_nand_setup(size_t *page_size, size_t *block_size, uint32_t *size);
size_t page_size, block_size;
uint32_t nand_size;

static int nand_ubispl_is_bad_block(uint32_t pnum)
{
	unsigned char marker;
	int ret;

	/* SPI-NAND exposes the factory bad-block marker through its page cache. */
	ret = nandflash_read_oob((unsigned long)pnum * block_size, 1, &marker);
	if (!ret)
		return marker == 0xff ? 0 : -EIO;

	ret = en7512_nand_check_block_bad(pnum * block_size, BAD_BLOCK_RAW);
	if (ret)
		return -EIO;

	return 0;
}

static int nand_ubispl_read(uint32_t pnum, unsigned long offset,
			    unsigned long len, void *dst)
{
	SPI_NAND_FLASH_RTN_T status = SPI_NAND_FLASH_RTN_NO_ERROR;
	size_t len_read;
	uint32_t addr;
	int ret;

	addr = (uint32_t)pnum * block_size + offset;

	/* UBI headers fit within the first ECC sector of their NAND page. */
	ret = nandflash_read_range(addr, len, dst);
	if (!ret)
		return 0;

	ret = nandflash_read(addr, len, &len_read, dst, &status);
	if (ret) {
		ERROR("nand_read(%" PRIu32 ") failed with %d. %zu bytes read\n",
		      addr, ret, len_read);
		return ret;
	}

	return 0;
}

static io_ubi_dev_spec_t nand_ubi_dev_spec = {
	.ubi = (struct ubi_scan_info *)SCRATCH_BUF_OFFSET,
	.is_bad_peb = nand_ubispl_is_bad_block,
	.read = nand_ubispl_read,
	.fastmap = 1,
};

static const io_ubi_spec_t ubi_dev_fip_spec = {
	.vol_id = -1,
	.vol_name = "fip",
};

int mtk_fip_image_setup(uintptr_t *dev_handle, uintptr_t *image_spec)
{
	const io_dev_connector_t *dev_con;
	int ret;

	ret = mtk_plat_nand_setup(&page_size, &block_size, &nand_size);
	if (ret)
		return ret;

	nand_ubi_dev_spec.peb_size = block_size;
	nand_ubi_dev_spec.peb_offset = UBI_START_ADDR / block_size;
	nand_ubi_dev_spec.peb_count = ((UBI_END_ADDR ?: nand_size) - UBI_START_ADDR) /
				      block_size;
	nand_ubi_dev_spec.vid_offset = page_size;
	nand_ubi_dev_spec.leb_start = page_size * 2;

	ret = register_io_dev_ubi(&dev_con);
	if (ret)
		return ret;

	ret = io_dev_open(dev_con, (uintptr_t)&nand_ubi_dev_spec, dev_handle);
	if (ret)
		return ret;

	*image_spec = (uintptr_t)&ubi_dev_fip_spec;

	return 0;
}
