28df1500f538 ("clk: tegra: Replace kstrdup() + strreplace() with kstrdup_and_replace()")
b1bc04a2ac5b ("clk: tegra: Support runtime PM and power domain")
0ac65fc946d3 ("clk: tegra: Implement Tegra210 EMC clock")
ed1a2459e20c ("clk: tegra: Add Tegra20/30 EMC clock implementation")
d14ce174ca02 ("clk: tegra20: Check whether direct PLLM sourcing is turned off for EMC")
514fddba845e ("clk: tegra20: Turn EMC clock gate into divider")
5d797111afe1 ("clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20")
2dcabf053c6e ("clk: tegra: Mark HCLK, SCLK and EMC as critical")
d80a32fe98b7 ("clk: tegra: Bump SCLK clock rate to 216 MHz")
