{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701304813842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701304813843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 21:40:13 2023 " "Processing started: Wed Nov 29 21:40:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701304813843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304813843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304813843 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304814846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701304815311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701304815312 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "audio_nios.qsys " "Elaborating Platform Designer system entity \"audio_nios.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304830745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:36 Progress: Loading DE10_Standard_Audio_2/audio_nios.qsys " "2023.11.29.22:40:36 Progress: Loading DE10_Standard_Audio_2/audio_nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304836989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:37 Progress: Reading input file " "2023.11.29.22:40:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304837538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:37 Progress: Adding clk_50 \[clock_source 18.1\] " "2023.11.29.22:40:37 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304837794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Parameterizing module clk_50 " "2023.11.29.22:40:39 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2023.11.29.22:40:39 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Parameterizing module jtag_uart " "2023.11.29.22:40:39 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2023.11.29.22:40:39 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Parameterizing module nios2_gen2_0 " "2023.11.29.22:40:39 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Adding nios2_gen_0 \[altera_nios2_gen2 18.1\] " "2023.11.29.22:40:39 Progress: Adding nios2_gen_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Parameterizing module nios2_gen_0 " "2023.11.29.22:40:39 Progress: Parameterizing module nios2_gen_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\] " "2023.11.29.22:40:39 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Parameterizing module onchip_memory2 " "2023.11.29.22:40:39 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.11.29.22:40:39 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Parameterizing module onchip_memory_0 " "2023.11.29.22:40:39 Progress: Parameterizing module onchip_memory_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Building connections " "2023.11.29.22:40:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Parameterizing connections " "2023.11.29.22:40:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:39 Progress: Validating " "2023.11.29.22:40:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304839976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.22:40:41 Progress: Done reading input file " "2023.11.29.22:40:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304841966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Audio_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304842466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios: Generating audio_nios \"audio_nios\" for QUARTUS_SYNTH " "Audio_nios: Generating audio_nios \"audio_nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304843383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304852088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=/tmp/alt9691_7237720727246504725.dir/0002_jtag_uart_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9691_7237720727246504725.dir/0002_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=/tmp/alt9691_7237720727246504725.dir/0002_jtag_uart_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9691_7237720727246504725.dir/0002_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304852088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart' " "Jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304852284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"audio_nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"audio_nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304852289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304852392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen_0\" " "Nios2_gen_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304852536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'audio_nios_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'audio_nios_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304852546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory2 --dir=/tmp/alt9691_7237720727246504725.dir/0003_onchip_memory2_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9691_7237720727246504725.dir/0003_onchip_memory2_gen//audio_nios_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory2 --dir=/tmp/alt9691_7237720727246504725.dir/0003_onchip_memory2_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9691_7237720727246504725.dir/0003_onchip_memory2_gen//audio_nios_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304852546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'audio_nios_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'audio_nios_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304853125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304853135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Starting RTL generation for module 'audio_nios_onchip_memory_0' " "Onchip_memory_0: Starting RTL generation for module 'audio_nios_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304853145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory_0 --dir=/tmp/alt9691_7237720727246504725.dir/0004_onchip_memory_0_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9691_7237720727246504725.dir/0004_onchip_memory_0_gen//audio_nios_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_0:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory_0 --dir=/tmp/alt9691_7237720727246504725.dir/0004_onchip_memory_0_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9691_7237720727246504725.dir/0004_onchip_memory_0_gen//audio_nios_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304853145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Done RTL generation for module 'audio_nios_onchip_memory_0' " "Onchip_memory_0: Done RTL generation for module 'audio_nios_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304853658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\" " "Onchip_memory_0: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304853664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304855084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304855273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304855364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304855525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304855561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"audio_nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"audio_nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304856609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"audio_nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"audio_nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304856617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"audio_nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"audio_nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304856619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304856629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen2_0_cpu --dir=/tmp/alt9691_7237720727246504725.dir/0007_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9691_7237720727246504725.dir/0007_cpu_gen//audio_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen2_0_cpu --dir=/tmp/alt9691_7237720727246504725.dir/0007_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9691_7237720727246504725.dir/0007_cpu_gen//audio_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304856629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:56 (*) Starting Nios II generation " "Cpu: # 2023.11.29 21:40:56 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:56 (*)   Checking for plaintext license. " "Cpu: # 2023.11.29 21:40:56 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:57 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.29 21:40:57 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.29 21:40:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:57 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.29 21:40:57 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:57 (*)   Plaintext license not found. " "Cpu: # 2023.11.29 21:40:57 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:57 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.11.29 21:40:57 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.29 21:40:58 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.29 21:40:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.29 21:40:58 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.11.29 21:40:58 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.11.29 21:40:58 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)   Creating all objects for CPU " "Cpu: # 2023.11.29 21:40:58 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)     Testbench " "Cpu: # 2023.11.29 21:40:58 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)     Instruction decoding " "Cpu: # 2023.11.29 21:40:58 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)       Instruction fields " "Cpu: # 2023.11.29 21:40:58 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:58 (*)       Instruction decodes " "Cpu: # 2023.11.29 21:40:58 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:59 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.11.29 21:40:59 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:59 (*)       Instruction controls " "Cpu: # 2023.11.29 21:40:59 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:59 (*)     Pipeline frontend " "Cpu: # 2023.11.29 21:40:59 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:40:59 (*)     Pipeline backend " "Cpu: # 2023.11.29 21:40:59 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:00 (*)   Generating RTL from CPU objects " "Cpu: # 2023.11.29 21:41:00 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:01 (*)   Creating encrypted RTL " "Cpu: # 2023.11.29 21:41:01 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:03 (*) Done Nios II generation " "Cpu: # 2023.11.29 21:41:03 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'audio_nios_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'audio_nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen_0_cpu' " "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen_0_cpu --dir=/tmp/alt9691_7237720727246504725.dir/0008_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9691_7237720727246504725.dir/0008_cpu_gen//audio_nios_nios2_gen_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen_0_cpu --dir=/tmp/alt9691_7237720727246504725.dir/0008_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9691_7237720727246504725.dir/0008_cpu_gen//audio_nios_nios2_gen_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304863387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:03 (*) Starting Nios II generation " "Cpu: # 2023.11.29 21:41:03 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:03 (*)   Checking for plaintext license. " "Cpu: # 2023.11.29 21:41:03 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.29 21:41:04 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.29 21:41:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.29 21:41:04 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   Plaintext license not found. " "Cpu: # 2023.11.29 21:41:04 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.11.29 21:41:04 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.29 21:41:04 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.29 21:41:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.29 21:41:04 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.11.29 21:41:04 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.11.29 21:41:04 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)   Creating all objects for CPU " "Cpu: # 2023.11.29 21:41:04 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)     Testbench " "Cpu: # 2023.11.29 21:41:04 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)     Instruction decoding " "Cpu: # 2023.11.29 21:41:04 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)       Instruction fields " "Cpu: # 2023.11.29 21:41:04 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:04 (*)       Instruction decodes " "Cpu: # 2023.11.29 21:41:04 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:05 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.11.29 21:41:05 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:05 (*)       Instruction controls " "Cpu: # 2023.11.29 21:41:05 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:05 (*)     Pipeline frontend " "Cpu: # 2023.11.29 21:41:05 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:05 (*)     Pipeline backend " "Cpu: # 2023.11.29 21:41:05 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:07 (*)   Generating RTL from CPU objects " "Cpu: # 2023.11.29 21:41:07 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:08 (*)   Creating encrypted RTL " "Cpu: # 2023.11.29 21:41:08 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 21:41:09 (*) Done Nios II generation " "Cpu: # 2023.11.29 21:41:09 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'audio_nios_nios2_gen_0_cpu' " "Cpu: Done RTL generation for module 'audio_nios_nios2_gen_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios: Done \"audio_nios\" with 35 modules, 69 files " "Audio_nios: Done \"audio_nios\" with 35 modules, 69 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304869714 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "audio_nios.qsys " "Finished elaborating Platform Designer system entity \"audio_nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304870939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/audio_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/audio_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios " "Found entity 1: audio_nios" {  } { { "audio_nios/synthesis/audio_nios.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "audio_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "audio_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_irq_mapper " "Found entity 1: audio_nios_irq_mapper" {  } { { "audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0 " "Found entity 1: audio_nios_mm_interconnect_0" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_mux_002 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_mux_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871227 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_mux " "Found entity 1: audio_nios_mm_interconnect_0_rsp_mux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_mux_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_mux " "Found entity 1: audio_nios_mm_interconnect_0_cmd_mux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_demux_002 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_demux_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_demux " "Found entity 1: audio_nios_mm_interconnect_0_cmd_demux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871247 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_008_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_008_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871256 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_008 " "Found entity 2: audio_nios_mm_interconnect_0_router_008" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_006_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_006_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871258 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_006 " "Found entity 2: audio_nios_mm_interconnect_0_router_006" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_005_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_005_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871260 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_005 " "Found entity 2: audio_nios_mm_interconnect_0_router_005" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_004_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871262 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_004 " "Found entity 2: audio_nios_mm_interconnect_0_router_004" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_003_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871265 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_003 " "Found entity 2: audio_nios_mm_interconnect_0_router_003" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_002_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871268 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_002 " "Found entity 2: audio_nios_mm_interconnect_0_router_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_001_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871271 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_001 " "Found entity 2: audio_nios_mm_interconnect_0_router_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701304871272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871273 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router " "Found entity 2: audio_nios_mm_interconnect_0_router" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "audio_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "audio_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_onchip_memory_0 " "Found entity 1: audio_nios_onchip_memory_0" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_onchip_memory2 " "Found entity 1: audio_nios_onchip_memory2" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0 " "Found entity 1: audio_nios_nios2_gen_0" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_debug_slave_tck " "Found entity 1: audio_nios_nios2_gen_0_cpu_debug_slave_tck" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_test_bench " "Found entity 1: audio_nios_nios2_gen_0_cpu_test_bench" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_debug_slave_wrapper " "Found entity 1: audio_nios_nios2_gen_0_cpu_debug_slave_wrapper" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_mult_cell " "Found entity 1: audio_nios_nios2_gen_0_cpu_mult_cell" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304871330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304871330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_ic_data_module " "Found entity 1: audio_nios_nios2_gen_0_cpu_ic_data_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_nios2_gen_0_cpu_ic_tag_module " "Found entity 2: audio_nios_nios2_gen_0_cpu_ic_tag_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_nios2_gen_0_cpu_bht_module " "Found entity 3: audio_nios_nios2_gen_0_cpu_bht_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_nios2_gen_0_cpu_register_bank_a_module " "Found entity 4: audio_nios_nios2_gen_0_cpu_register_bank_a_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_nios2_gen_0_cpu_register_bank_b_module " "Found entity 5: audio_nios_nios2_gen_0_cpu_register_bank_b_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_nios_nios2_gen_0_cpu_dc_tag_module " "Found entity 6: audio_nios_nios2_gen_0_cpu_dc_tag_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_nios_nios2_gen_0_cpu_dc_data_module " "Found entity 7: audio_nios_nios2_gen_0_cpu_dc_data_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_nios_nios2_gen_0_cpu_dc_victim_module " "Found entity 8: audio_nios_nios2_gen_0_cpu_dc_victim_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_nios_nios2_gen_0_cpu_nios2_oci_debug " "Found entity 9: audio_nios_nios2_gen_0_cpu_nios2_oci_debug" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_nios_nios2_gen_0_cpu_nios2_oci_break " "Found entity 10: audio_nios_nios2_gen_0_cpu_nios2_oci_break" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk " "Found entity 11: audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk " "Found entity 12: audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_nios_nios2_gen_0_cpu_nios2_oci_itrace " "Found entity 13: audio_nios_nios2_gen_0_cpu_nios2_oci_itrace" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode " "Found entity 14: audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace " "Found entity 15: audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_nios_nios2_gen_0_cpu_nios2_oci_fifo " "Found entity 19: audio_nios_nios2_gen_0_cpu_nios2_oci_fifo" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_nios_nios2_gen_0_cpu_nios2_oci_pib " "Found entity 20: audio_nios_nios2_gen_0_cpu_nios2_oci_pib" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_nios_nios2_gen_0_cpu_nios2_oci_im " "Found entity 21: audio_nios_nios2_gen_0_cpu_nios2_oci_im" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "22 audio_nios_nios2_gen_0_cpu_nios2_performance_monitors " "Found entity 22: audio_nios_nios2_gen_0_cpu_nios2_performance_monitors" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "23 audio_nios_nios2_gen_0_cpu_nios2_avalon_reg " "Found entity 23: audio_nios_nios2_gen_0_cpu_nios2_avalon_reg" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "24 audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module " "Found entity 24: audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "25 audio_nios_nios2_gen_0_cpu_nios2_ocimem " "Found entity 25: audio_nios_nios2_gen_0_cpu_nios2_ocimem" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "26 audio_nios_nios2_gen_0_cpu_nios2_oci " "Found entity 26: audio_nios_nios2_gen_0_cpu_nios2_oci" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""} { "Info" "ISGN_ENTITY_NAME" "27 audio_nios_nios2_gen_0_cpu " "Found entity 27: audio_nios_nios2_gen_0_cpu" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_debug_slave_sysclk " "Found entity 1: audio_nios_nios2_gen_0_cpu_debug_slave_sysclk" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0 " "Found entity 1: audio_nios_nios2_gen2_0" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_mult_cell " "Found entity 1: audio_nios_nios2_gen2_0_cpu_mult_cell" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: audio_nios_nios2_gen2_0_cpu_test_bench" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: audio_nios_nios2_gen2_0_cpu_ic_data_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: audio_nios_nios2_gen2_0_cpu_ic_tag_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_nios2_gen2_0_cpu_bht_module " "Found entity 3: audio_nios_nios2_gen2_0_cpu_bht_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: audio_nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: audio_nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_nios_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: audio_nios_nios2_gen2_0_cpu_dc_tag_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_nios_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: audio_nios_nios2_gen2_0_cpu_dc_data_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_nios_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: audio_nios_nios2_gen2_0_cpu_dc_victim_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: audio_nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: audio_nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "22 audio_nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: audio_nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "23 audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "24 audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "25 audio_nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: audio_nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "26 audio_nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: audio_nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""} { "Info" "ISGN_ENTITY_NAME" "27 audio_nios_nios2_gen2_0_cpu " "Found entity 27: audio_nios_nios2_gen2_0_cpu" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_jtag_uart_sim_scfifo_w " "Found entity 1: audio_nios_jtag_uart_sim_scfifo_w" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872816 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_jtag_uart_scfifo_w " "Found entity 2: audio_nios_jtag_uart_scfifo_w" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872816 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_jtag_uart_sim_scfifo_r " "Found entity 3: audio_nios_jtag_uart_sim_scfifo_r" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872816 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_jtag_uart_scfifo_r " "Found entity 4: audio_nios_jtag_uart_scfifo_r" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872816 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_jtag_uart " "Found entity 5: audio_nios_jtag_uart" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872816 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_Standard_Audio.v(114) " "Verilog HDL Module Instantiation warning at DE10_Standard_Audio.v(114): ignored dangling comma in List of Port Connections" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 114 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701304872818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Standard_Audio.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_Standard_Audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_Audio " "Found entity 1: DE10_Standard_Audio" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304872819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872819 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/audio_nios.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/audio_nios.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872822 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872822 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872823 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872823 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872824 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_master_agent.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_master_agent.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872824 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_master_translator.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_master_translator.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872825 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872825 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872826 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872826 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872827 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_controller.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_reset_controller.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872827 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_synchronizer.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_reset_synchronizer.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872828 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872828 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872831 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872835 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872835 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872835 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872836 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872836 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872837 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872837 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872837 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872838 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872838 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872841 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872890 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872890 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872890 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872893 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872941 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872943 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v " "File \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v\" is a duplicate of already analyzed file \"/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701304872943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304872943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_Audio " "Elaborating entity \"DE10_Standard_Audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701304873124 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_Standard_Audio.v(21) " "Output port \"LEDR\" at DE10_Standard_Audio.v(21) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873151 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_Standard_Audio.v(24) " "Output port \"HEX0\" at DE10_Standard_Audio.v(24) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_Standard_Audio.v(25) " "Output port \"HEX1\" at DE10_Standard_Audio.v(25) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_Standard_Audio.v(26) " "Output port \"HEX2\" at DE10_Standard_Audio.v(26) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_Standard_Audio.v(27) " "Output port \"HEX3\" at DE10_Standard_Audio.v(27) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_Standard_Audio.v(28) " "Output port \"HEX4\" at DE10_Standard_Audio.v(28) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_Standard_Audio.v(29) " "Output port \"HEX5\" at DE10_Standard_Audio.v(29) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_Standard_Audio.v(32) " "Output port \"DRAM_ADDR\" at DE10_Standard_Audio.v(32) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_Standard_Audio.v(33) " "Output port \"DRAM_BA\" at DE10_Standard_Audio.v(33) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_Standard_Audio.v(53) " "Output port \"VGA_B\" at DE10_Standard_Audio.v(53) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_Standard_Audio.v(55) " "Output port \"VGA_G\" at DE10_Standard_Audio.v(55) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_Standard_Audio.v(57) " "Output port \"VGA_R\" at DE10_Standard_Audio.v(57) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_Standard_Audio.v(34) " "Output port \"DRAM_CAS_N\" at DE10_Standard_Audio.v(34) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_Standard_Audio.v(35) " "Output port \"DRAM_CKE\" at DE10_Standard_Audio.v(35) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_Standard_Audio.v(36) " "Output port \"DRAM_CLK\" at DE10_Standard_Audio.v(36) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_Standard_Audio.v(37) " "Output port \"DRAM_CS_N\" at DE10_Standard_Audio.v(37) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_Standard_Audio.v(39) " "Output port \"DRAM_LDQM\" at DE10_Standard_Audio.v(39) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_Standard_Audio.v(40) " "Output port \"DRAM_RAS_N\" at DE10_Standard_Audio.v(40) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_Standard_Audio.v(41) " "Output port \"DRAM_UDQM\" at DE10_Standard_Audio.v(41) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_Standard_Audio.v(42) " "Output port \"DRAM_WE_N\" at DE10_Standard_Audio.v(42) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE10_Standard_Audio.v(48) " "Output port \"TD_RESET_N\" at DE10_Standard_Audio.v(48) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE10_Standard_Audio.v(52) " "Output port \"VGA_BLANK_N\" at DE10_Standard_Audio.v(52) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE10_Standard_Audio.v(54) " "Output port \"VGA_CLK\" at DE10_Standard_Audio.v(54) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_Standard_Audio.v(56) " "Output port \"VGA_HS\" at DE10_Standard_Audio.v(56) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE10_Standard_Audio.v(58) " "Output port \"VGA_SYNC_N\" at DE10_Standard_Audio.v(58) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_Standard_Audio.v(59) " "Output port \"VGA_VS\" at DE10_Standard_Audio.v(59) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE10_Standard_Audio.v(65) " "Output port \"AUD_DACDAT\" at DE10_Standard_Audio.v(65) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE10_Standard_Audio.v(67) " "Output port \"AUD_XCK\" at DE10_Standard_Audio.v(67) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873152 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE10_Standard_Audio.v(76) " "Output port \"ADC_CONVST\" at DE10_Standard_Audio.v(76) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873153 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE10_Standard_Audio.v(77) " "Output port \"ADC_DIN\" at DE10_Standard_Audio.v(77) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873153 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE10_Standard_Audio.v(79) " "Output port \"ADC_SCLK\" at DE10_Standard_Audio.v(79) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873153 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE10_Standard_Audio.v(82) " "Output port \"FPGA_I2C_SCLK\" at DE10_Standard_Audio.v(82) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873153 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE10_Standard_Audio.v(88) " "Output port \"IRDA_TXD\" at DE10_Standard_Audio.v(88) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701304873153 "|DE10_Standard_Audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios audio_nios:u0 " "Elaborating entity \"audio_nios\" for hierarchy \"audio_nios:u0\"" {  } { { "DE10_Standard_Audio.v" "u0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart audio_nios:u0\|audio_nios_jtag_uart:jtag_uart " "Elaborating entity \"audio_nios_jtag_uart\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\"" {  } { { "audio_nios/synthesis/audio_nios.v" "jtag_uart" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_w audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w " "Elaborating entity \"audio_nios_jtag_uart_scfifo_w\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_w" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "wfifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304873617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304873617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304873617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304873617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304873617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304873617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304873617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304873617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304873617 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701304873617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304873683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304873683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304873701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304873701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304873716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304873716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304873779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304873779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304873902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304873902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304873977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304873977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_r audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r " "Elaborating entity \"audio_nios_jtag_uart_scfifo_r\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_r" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304873990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "audio_nios_jtag_uart_alt_jtag_atlantic" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304874295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304874310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304874310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304874310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304874310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304874310 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701304874310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304875050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304875248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"audio_nios_nios2_gen2_0\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "audio_nios/synthesis/audio_nios.v" "nios2_gen2_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304875332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" "cpu" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304875391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_test_bench audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_test_bench:the_audio_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_test_bench:the_audio_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_test_bench" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304875848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ic_data_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ic_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304875914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304875974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304876043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304876043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ic_tag_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ic_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgj1 " "Found entity 1: altsyncram_vgj1" {  } { { "db/altsyncram_vgj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_vgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304876202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304876202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated " "Elaborating entity \"altsyncram_vgj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_bht_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_bht_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_bht" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304876339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304876339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_register_bank_a_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_register_bank_a" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304876486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304876486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_register_bank_b_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_register_bank_b" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_mult_cell audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_mult_cell" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304876746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304876746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304876952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304877364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_tag_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pi1 " "Found entity 1: altsyncram_7pi1" {  } { { "db/altsyncram_7pi1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_7pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304878181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304878181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pi1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated " "Elaborating entity \"altsyncram_7pi1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_data_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304878373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304878373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_victim_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_victim" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304878562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304878562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_debug audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_break audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304878951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_pib audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_im audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_ocimem audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304879693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304879693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_tck audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "audio_nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0 audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0 " "Elaborating entity \"audio_nios_nios2_gen_0\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\"" {  } { { "audio_nios/synthesis/audio_nios.v" "nios2_gen_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304879952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu " "Elaborating entity \"audio_nios_nios2_gen_0_cpu\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0.v" "cpu" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_test_bench audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_test_bench:the_audio_nios_nios2_gen_0_cpu_test_bench " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_test_bench\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_test_bench:the_audio_nios_nios2_gen_0_cpu_test_bench\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_test_bench" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_ic_data_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_data_module:audio_nios_nios2_gen_0_cpu_ic_data " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_ic_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_data_module:audio_nios_nios2_gen_0_cpu_ic_data\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_ic_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_ic_tag_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_tag_module:audio_nios_nios2_gen_0_cpu_ic_tag " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_ic_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_tag_module:audio_nios_nios2_gen_0_cpu_ic_tag\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_ic_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_tag_module:audio_nios_nios2_gen_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_tag_module:audio_nios_nios2_gen_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304880752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304880752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_tag_module:audio_nios_nios2_gen_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_tag_module:audio_nios_nios2_gen_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_bht_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_bht_module:audio_nios_nios2_gen_0_cpu_bht " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_bht_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_bht_module:audio_nios_nios2_gen_0_cpu_bht\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_bht" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_register_bank_a_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_register_bank_a_module:audio_nios_nios2_gen_0_cpu_register_bank_a " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_register_bank_a_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_register_bank_a_module:audio_nios_nios2_gen_0_cpu_register_bank_a\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_register_bank_a" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_register_bank_b_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_register_bank_b_module:audio_nios_nios2_gen_0_cpu_register_bank_b " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_register_bank_b_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_register_bank_b_module:audio_nios_nios2_gen_0_cpu_register_bank_b\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_register_bank_b" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_mult_cell audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_mult_cell:the_audio_nios_nios2_gen_0_cpu_mult_cell " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_mult_cell\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_mult_cell:the_audio_nios_nios2_gen_0_cpu_mult_cell\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_mult_cell" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304880982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_dc_tag_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_tag_module:audio_nios_nios2_gen_0_cpu_dc_tag " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_dc_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_tag_module:audio_nios_nios2_gen_0_cpu_dc_tag\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_dc_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304881943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_dc_data_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_data_module:audio_nios_nios2_gen_0_cpu_dc_data " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_dc_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_data_module:audio_nios_nios2_gen_0_cpu_dc_data\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_dc_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_dc_victim_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_victim_module:audio_nios_nios2_gen_0_cpu_dc_victim " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_dc_victim_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_victim_module:audio_nios_nios2_gen_0_cpu_dc_victim\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_dc_victim" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_debug audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_debug\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_break audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen_0_cpu_nios2_oci_break " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_break\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen_0_cpu_nios2_oci_break\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_break" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_itrace audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_itrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_fifo audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304882947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_pib audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen_0_cpu_nios2_oci_pib " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_pib\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen_0_cpu_nios2_oci_pib\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_pib" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_im audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen_0_cpu_nios2_oci_im " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_im\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen_0_cpu_nios2_oci_im\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_im" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_avalon_reg audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen_0_cpu_nios2_avalon_reg " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_avalon_reg\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen_0_cpu_nios2_avalon_reg\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_avalon_reg" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_ocimem audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen_0_cpu_nios2_ocimem " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_ocimem\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen_0_cpu_nios2_ocimem\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_ocimem" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen_0_cpu_nios2_ocimem\|audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen_0_cpu_ociram_sp_ram " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen_0_cpu_nios2_ocimem\|audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen_0_cpu_ociram_sp_ram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_ociram_sp_ram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_debug_slave_wrapper audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_debug_slave_tck audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen_0_cpu_debug_slave_tck " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_debug_slave_tck\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen_0_cpu_debug_slave_tck\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen_0_cpu_debug_slave_tck" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_debug_slave_sysclk audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen_0_cpu_debug_slave_sysclk " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_debug_slave_sysclk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen_0_cpu_debug_slave_sysclk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen_0_cpu_debug_slave_sysclk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_onchip_memory2 audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2 " "Elaborating entity \"audio_nios_onchip_memory2\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\"" {  } { { "audio_nios/synthesis/audio_nios.v" "onchip_memory2" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_onchip_memory2.hex " "Parameter \"init_file\" = \"audio_nios_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304883542 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701304883542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hjn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hjn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hjn1 " "Found entity 1: altsyncram_hjn1" {  } { { "db/altsyncram_hjn1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_hjn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304883647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304883647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hjn1 audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated " "Elaborating entity \"altsyncram_hjn1\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304883649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304884820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304884820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_hjn1.tdf" "decode3" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_hjn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304884823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304884906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304884906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_hjn1.tdf" "mux2" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_hjn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304884908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_onchip_memory_0 audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0 " "Elaborating entity \"audio_nios_onchip_memory_0\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\"" {  } { { "audio_nios/synthesis/audio_nios.v" "onchip_memory_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304885005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304885017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304885026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_onchip_memory_0.hex " "Parameter \"init_file\" = \"audio_nios_onchip_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701304885027 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_onchip_memory_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701304885027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emn1 " "Found entity 1: altsyncram_emn1" {  } { { "db/altsyncram_emn1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_emn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304885110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304885110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emn1 audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_emn1:auto_generated " "Elaborating entity \"altsyncram_emn1\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_emn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304885112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"audio_nios_mm_interconnect_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "audio_nios/synthesis/audio_nios.v" "mm_interconnect_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen_0_instruction_master_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen_0_instruction_master_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen_0_data_master_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen_0_data_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen_0_instruction_master_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen_0_instruction_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router " "Elaborating entity \"audio_nios_mm_interconnect_0_router\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_001_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_002_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_003 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_003\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_003:router_003\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_003" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_003_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_003:router_003\|audio_nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_003:router_003\|audio_nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_004 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_004\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_004:router_004\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_004" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_004_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_004:router_004\|audio_nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_004:router_004\|audio_nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_005 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_005\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_005" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_005_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_005_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_006 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_006\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_006:router_006\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_006" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_006_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_006:router_006\|audio_nios_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_006_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_006:router_006\|audio_nios_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_008 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_008\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_008:router_008\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_008" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_008_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_008:router_008\|audio_nios_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_008_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_008:router_008\|audio_nios_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_demux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cmd_demux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_demux_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_demux_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cmd_demux_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_mux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cmd_mux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_mux_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cmd_mux_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304886991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_mux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "rsp_mux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_mux_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_mux_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "rsp_mux_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_irq_mapper audio_nios:u0\|audio_nios_irq_mapper:irq_mapper " "Elaborating entity \"audio_nios_irq_mapper\" for hierarchy \"audio_nios:u0\|audio_nios_irq_mapper:irq_mapper\"" {  } { { "audio_nios/synthesis/audio_nios.v" "irq_mapper" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rst_controller" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "audio_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "audio_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rst_controller_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rst_controller_003" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/audio_nios.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304887134 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701304889046 "|DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen_0:nios2_gen_0|audio_nios_nios2_gen_0_cpu:cpu|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci|audio_nios_nios2_gen_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701304889134 "|DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701304890158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.29.22:41:36 Progress: Loading slde122abf7/alt_sld_fab_wrapper_hw.tcl " "2023.11.29.22:41:36 Progress: Loading slde122abf7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304896609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304899915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304900110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304901461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304901639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304901866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304902064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304902072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304902073 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701304902736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde122abf7/alt_sld_fab.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304903020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304903020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304903152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304903152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304903154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304903154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304903245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304903245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304903362 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304903362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304903362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701304903468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304903468 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1701304910911 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1701304910911 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701304911001 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701304911001 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1701304911001 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1701304911001 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1701304911001 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1701304911001 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701304911044 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701304911263 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701304911263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701304915984 "|DE10_Standard_Audio|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701304915984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304916598 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701304921400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304921857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304922316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/output_files/DE10_Standard_Audio.map.smsg " "Generated suppressed messages file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/output_files/DE10_Standard_Audio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304923042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701304925690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701304925690 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701304926549 "|DE10_Standard_Audio|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701304926549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7594 " "Implemented 7594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701304926572 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701304926572 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701304926573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6634 " "Implemented 6634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701304926573 ""} { "Info" "ICUT_CUT_TM_RAMS" "781 " "Implemented 781 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701304926573 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701304926573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701304926572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1305 " "Peak virtual memory: 1305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701304926673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 21:42:06 2023 " "Processing ended: Wed Nov 29 21:42:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701304926673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701304926673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701304926673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701304926673 ""}
