$date
	Thu Apr 17 08:59:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module apb_slave_tb $end
$var wire 1 ! pready $end
$var wire 16 " prdata [15:0] $end
$var reg 8 # paddr [7:0] $end
$var reg 1 $ pclk $end
$var reg 1 % penable $end
$var reg 1 & psel $end
$var reg 16 ' pwdata [15:0] $end
$var reg 1 ( pwrite $end
$var reg 1 ) rst $end
$scope module uut $end
$var wire 8 * paddr [7:0] $end
$var wire 1 $ pclk $end
$var wire 1 % penable $end
$var wire 1 ! pready $end
$var wire 1 & psel $end
$var wire 16 + pwdata [15:0] $end
$var wire 1 ( pwrite $end
$var wire 1 ) rst $end
$var reg 1 , acc_ena $end
$var reg 3 - cst [2:0] $end
$var reg 3 . nxt [2:0] $end
$var reg 16 / prdata [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
b1 .
b1 -
0,
b0 +
b0 *
1)
0(
b0 '
0&
0%
0$
b0 #
bx "
1!
$end
#5
1$
#10
b10 .
0$
b1010010110100101 '
b1010010110100101 +
b10000 #
b10000 *
1(
1&
0)
#15
b10 -
1$
#20
b100 .
0$
1%
#25
b10 .
1,
b100 -
1$
#30
1,
0$
b0 '
b0 +
0(
1&
0%
#35
0,
b10 -
1$
#40
b100 .
0$
1%
#45
b10 .
1,
b100 -
1$
#50
b1 .
1,
0$
0&
0%
#55
0,
b1 -
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
