
test_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a254  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  0800a3f8  0800a3f8  0000b3f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a918  0800a918  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a918  0800a918  0000b918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a920  0800a920  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a920  0800a920  0000b920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a924  0800a924  0000b924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a928  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000425c  200001d8  0800ab00  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004434  0800ab00  0000c434  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016638  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003257  00000000  00000000  00022840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  00025a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd2  00000000  00000000  00026ed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019601  00000000  00000000  00027ea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018f26  00000000  00000000  000414a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009aa64  00000000  00000000  0005a3c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4e2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ad4  00000000  00000000  000f4e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000fb944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a3dc 	.word	0x0800a3dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800a3dc 	.word	0x0800a3dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <as5600_read>:

#define AS5600_REG_ANGLE_H   0x0E
#define AS5600_REG_ANGLE_L   0x0F

static bool as5600_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6039      	str	r1, [r7, #0]
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(&hi2c3, (AS5600_I2C_ADDR << 1), &reg, 1, 5) != HAL_OK)
 8001004:	1dfa      	adds	r2, r7, #7
 8001006:	2305      	movs	r3, #5
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	2301      	movs	r3, #1
 800100c:	216c      	movs	r1, #108	@ 0x6c
 800100e:	480d      	ldr	r0, [pc, #52]	@ (8001044 <as5600_read+0x50>)
 8001010:	f001 f96a 	bl	80022e8 <HAL_I2C_Master_Transmit>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <as5600_read+0x2a>
        return false;
 800101a:	2300      	movs	r3, #0
 800101c:	e00d      	b.n	800103a <as5600_read+0x46>

    if (HAL_I2C_Master_Receive(&hi2c3, (AS5600_I2C_ADDR << 1), buf, len, 5) != HAL_OK)
 800101e:	88bb      	ldrh	r3, [r7, #4]
 8001020:	2205      	movs	r2, #5
 8001022:	9200      	str	r2, [sp, #0]
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	216c      	movs	r1, #108	@ 0x6c
 8001028:	4806      	ldr	r0, [pc, #24]	@ (8001044 <as5600_read+0x50>)
 800102a:	f001 fa5b 	bl	80024e4 <HAL_I2C_Master_Receive>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <as5600_read+0x44>
        return false;
 8001034:	2300      	movs	r3, #0
 8001036:	e000      	b.n	800103a <as5600_read+0x46>

    return true;
 8001038:	2301      	movs	r3, #1
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000494 	.word	0x20000494

08001048 <AS5600_ReadRaw12>:

bool AS5600_ReadRaw12(uint16_t *raw12)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
    uint8_t data[2];
    if (!as5600_read(AS5600_REG_ANGLE_H, data, 2))
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	2202      	movs	r2, #2
 8001056:	4619      	mov	r1, r3
 8001058:	200e      	movs	r0, #14
 800105a:	f7ff ffcb 	bl	8000ff4 <as5600_read>
 800105e:	4603      	mov	r3, r0
 8001060:	f083 0301 	eor.w	r3, r3, #1
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <AS5600_ReadRaw12+0x26>
        return false;
 800106a:	2300      	movs	r3, #0
 800106c:	e00d      	b.n	800108a <AS5600_ReadRaw12+0x42>

    *raw12 = ((uint16_t)data[0] << 8 | data[1]) & 0x0FFF;
 800106e:	7b3b      	ldrb	r3, [r7, #12]
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21b      	sxth	r3, r3
 800107c:	b29b      	uxth	r3, r3
 800107e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001082:	b29a      	uxth	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	801a      	strh	r2, [r3, #0]
    return true;
 8001088:	2301      	movs	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <raw2angle>:
	ret_val = (int)(angle_deg*4096/360)%4096;
	return ret_val;
}

float raw2angle(uint16_t raw)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	80fb      	strh	r3, [r7, #6]
	return (float)(raw*360/4096.0);
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 80010a4:	fb02 f303 	mul.w	r3, r2, r3
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fa43 	bl	8000534 <__aeabi_i2d>
 80010ae:	f04f 0200 	mov.w	r2, #0
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <raw2angle+0x40>)
 80010b4:	f7ff fbd2 	bl	800085c <__aeabi_ddiv>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4610      	mov	r0, r2
 80010be:	4619      	mov	r1, r3
 80010c0:	f7ff fd9a 	bl	8000bf8 <__aeabi_d2f>
 80010c4:	4603      	mov	r3, r0
 80010c6:	ee07 3a90 	vmov	s15, r3
}
 80010ca:	eeb0 0a67 	vmov.f32	s0, s15
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40b00000 	.word	0x40b00000

080010d8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010d8:	b480      	push	{r7}
 80010da:	b085      	sub	sp, #20
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4a07      	ldr	r2, [pc, #28]	@ (8001104 <vApplicationGetIdleTaskMemory+0x2c>)
 80010e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	4a06      	ldr	r2, [pc, #24]	@ (8001108 <vApplicationGetIdleTaskMemory+0x30>)
 80010ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2280      	movs	r2, #128	@ 0x80
 80010f4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010f6:	bf00      	nop
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	200001f4 	.word	0x200001f4
 8001108:	20000294 	.word	0x20000294

0800110c <_write>:
osThreadId ENCODER_taskHandle;
/* USER CODE BEGIN PV */
uint16_t raw;
float angle;
int _write(int file, char *ptr, int len)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	b29a      	uxth	r2, r3
 800111c:	f04f 33ff 	mov.w	r3, #4294967295
 8001120:	68b9      	ldr	r1, [r7, #8]
 8001122:	4804      	ldr	r0, [pc, #16]	@ (8001134 <_write+0x28>)
 8001124:	f002 fede 	bl	8003ee4 <HAL_UART_Transmit>
    return len;
 8001128:	687b      	ldr	r3, [r7, #4]
}
 800112a:	4618      	mov	r0, r3
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200004e8 	.word	0x200004e8

08001138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001138:	b5b0      	push	{r4, r5, r7, lr}
 800113a:	b09c      	sub	sp, #112	@ 0x70
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113e:	f000 fcb3 	bl	8001aa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001142:	f000 f869 	bl	8001218 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001146:	f000 f929 	bl	800139c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800114a:	f000 f8fd 	bl	8001348 <MX_USART2_UART_Init>
  MX_I2C3_Init();
 800114e:	f000 f8cd 	bl	80012ec <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  printf("\rSTART\n\r");
 8001152:	4828      	ldr	r0, [pc, #160]	@ (80011f4 <main+0xbc>)
 8001154:	f005 fc42 	bl	80069dc <iprintf>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001158:	4b27      	ldr	r3, [pc, #156]	@ (80011f8 <main+0xc0>)
 800115a:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800115e:	461d      	mov	r5, r3
 8001160:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001162:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001164:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001168:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800116c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001170:	2100      	movs	r1, #0
 8001172:	4618      	mov	r0, r3
 8001174:	f003 fa91 	bl	800469a <osThreadCreate>
 8001178:	4603      	mov	r3, r0
 800117a:	4a20      	ldr	r2, [pc, #128]	@ (80011fc <main+0xc4>)
 800117c:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_task */
  osThreadDef(UART_task, Start_UART_task, osPriorityIdle, 0, 128);
 800117e:	4b20      	ldr	r3, [pc, #128]	@ (8001200 <main+0xc8>)
 8001180:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001184:	461d      	mov	r5, r3
 8001186:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001188:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800118a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800118e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UART_taskHandle = osThreadCreate(osThread(UART_task), NULL);
 8001192:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f003 fa7e 	bl	800469a <osThreadCreate>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a18      	ldr	r2, [pc, #96]	@ (8001204 <main+0xcc>)
 80011a2:	6013      	str	r3, [r2, #0]

  /* definition and creation of STEPPER_task */
  osThreadDef(STEPPER_task, Start_STEPPER_task, osPriorityIdle, 0, 128);
 80011a4:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <main+0xd0>)
 80011a6:	f107 041c 	add.w	r4, r7, #28
 80011aa:	461d      	mov	r5, r3
 80011ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  STEPPER_taskHandle = osThreadCreate(osThread(STEPPER_task), NULL);
 80011b8:	f107 031c 	add.w	r3, r7, #28
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fa6b 	bl	800469a <osThreadCreate>
 80011c4:	4603      	mov	r3, r0
 80011c6:	4a11      	ldr	r2, [pc, #68]	@ (800120c <main+0xd4>)
 80011c8:	6013      	str	r3, [r2, #0]

  /* definition and creation of ENCODER_task */
  osThreadDef(ENCODER_task, Start_ENCODER_task, osPriorityIdle, 0, 128);
 80011ca:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <main+0xd8>)
 80011cc:	463c      	mov	r4, r7
 80011ce:	461d      	mov	r5, r3
 80011d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ENCODER_taskHandle = osThreadCreate(osThread(ENCODER_task), NULL);
 80011dc:	463b      	mov	r3, r7
 80011de:	2100      	movs	r1, #0
 80011e0:	4618      	mov	r0, r3
 80011e2:	f003 fa5a 	bl	800469a <osThreadCreate>
 80011e6:	4603      	mov	r3, r0
 80011e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <main+0xdc>)
 80011ea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80011ec:	f003 fa4e 	bl	800468c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <main+0xb8>
 80011f4:	0800a3f8 	.word	0x0800a3f8
 80011f8:	0800a410 	.word	0x0800a410
 80011fc:	20000530 	.word	0x20000530
 8001200:	0800a438 	.word	0x0800a438
 8001204:	20000534 	.word	0x20000534
 8001208:	0800a464 	.word	0x0800a464
 800120c:	20000538 	.word	0x20000538
 8001210:	0800a490 	.word	0x0800a490
 8001214:	2000053c 	.word	0x2000053c

08001218 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b094      	sub	sp, #80	@ 0x50
 800121c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800121e:	f107 0320 	add.w	r3, r7, #32
 8001222:	2230      	movs	r2, #48	@ 0x30
 8001224:	2100      	movs	r1, #0
 8001226:	4618      	mov	r0, r3
 8001228:	f005 fd40 	bl	8006cac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800122c:	f107 030c 	add.w	r3, r7, #12
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800123c:	2300      	movs	r3, #0
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	4b28      	ldr	r3, [pc, #160]	@ (80012e4 <SystemClock_Config+0xcc>)
 8001242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001244:	4a27      	ldr	r2, [pc, #156]	@ (80012e4 <SystemClock_Config+0xcc>)
 8001246:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800124a:	6413      	str	r3, [r2, #64]	@ 0x40
 800124c:	4b25      	ldr	r3, [pc, #148]	@ (80012e4 <SystemClock_Config+0xcc>)
 800124e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001254:	60bb      	str	r3, [r7, #8]
 8001256:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001258:	2300      	movs	r3, #0
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	4b22      	ldr	r3, [pc, #136]	@ (80012e8 <SystemClock_Config+0xd0>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001264:	4a20      	ldr	r2, [pc, #128]	@ (80012e8 <SystemClock_Config+0xd0>)
 8001266:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800126a:	6013      	str	r3, [r2, #0]
 800126c:	4b1e      	ldr	r3, [pc, #120]	@ (80012e8 <SystemClock_Config+0xd0>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001278:	2302      	movs	r3, #2
 800127a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800127c:	2301      	movs	r3, #1
 800127e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001280:	2310      	movs	r3, #16
 8001282:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001284:	2302      	movs	r3, #2
 8001286:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001288:	2300      	movs	r3, #0
 800128a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800128c:	2308      	movs	r3, #8
 800128e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001290:	2354      	movs	r3, #84	@ 0x54
 8001292:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001294:	2302      	movs	r3, #2
 8001296:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001298:	2304      	movs	r3, #4
 800129a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800129c:	f107 0320 	add.w	r3, r7, #32
 80012a0:	4618      	mov	r0, r3
 80012a2:	f001 fed7 	bl	8003054 <HAL_RCC_OscConfig>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80012ac:	f000 f99a 	bl	80015e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b0:	230f      	movs	r3, #15
 80012b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012b4:	2302      	movs	r3, #2
 80012b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012c6:	f107 030c 	add.w	r3, r7, #12
 80012ca:	2102      	movs	r1, #2
 80012cc:	4618      	mov	r0, r3
 80012ce:	f002 f939 	bl	8003544 <HAL_RCC_ClockConfig>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80012d8:	f000 f984 	bl	80015e4 <Error_Handler>
  }
}
 80012dc:	bf00      	nop
 80012de:	3750      	adds	r7, #80	@ 0x50
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40023800 	.word	0x40023800
 80012e8:	40007000 	.word	0x40007000

080012ec <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <MX_I2C3_Init+0x50>)
 80012f2:	4a13      	ldr	r2, [pc, #76]	@ (8001340 <MX_I2C3_Init+0x54>)
 80012f4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80012f6:	4b11      	ldr	r3, [pc, #68]	@ (800133c <MX_I2C3_Init+0x50>)
 80012f8:	4a12      	ldr	r2, [pc, #72]	@ (8001344 <MX_I2C3_Init+0x58>)
 80012fa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012fc:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <MX_I2C3_Init+0x50>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001302:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <MX_I2C3_Init+0x50>)
 8001304:	2200      	movs	r2, #0
 8001306:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001308:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <MX_I2C3_Init+0x50>)
 800130a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800130e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001310:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <MX_I2C3_Init+0x50>)
 8001312:	2200      	movs	r2, #0
 8001314:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <MX_I2C3_Init+0x50>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800131c:	4b07      	ldr	r3, [pc, #28]	@ (800133c <MX_I2C3_Init+0x50>)
 800131e:	2200      	movs	r2, #0
 8001320:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001322:	4b06      	ldr	r3, [pc, #24]	@ (800133c <MX_I2C3_Init+0x50>)
 8001324:	2200      	movs	r2, #0
 8001326:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001328:	4804      	ldr	r0, [pc, #16]	@ (800133c <MX_I2C3_Init+0x50>)
 800132a:	f000 fe99 	bl	8002060 <HAL_I2C_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001334:	f000 f956 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000494 	.word	0x20000494
 8001340:	40005c00 	.word	0x40005c00
 8001344:	000186a0 	.word	0x000186a0

08001348 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 800134e:	4a12      	ldr	r2, [pc, #72]	@ (8001398 <MX_USART2_UART_Init+0x50>)
 8001350:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001354:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001358:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800135a:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001360:	4b0c      	ldr	r3, [pc, #48]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001366:	4b0b      	ldr	r3, [pc, #44]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800136c:	4b09      	ldr	r3, [pc, #36]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 800136e:	220c      	movs	r2, #12
 8001370:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001372:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001378:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 800137a:	2200      	movs	r2, #0
 800137c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800137e:	4805      	ldr	r0, [pc, #20]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001380:	f002 fd60 	bl	8003e44 <HAL_UART_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800138a:	f000 f92b 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200004e8 	.word	0x200004e8
 8001398:	40004400 	.word	0x40004400

0800139c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b088      	sub	sp, #32
 80013a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
 80013b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	60bb      	str	r3, [r7, #8]
 80013b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001460 <MX_GPIO_Init+0xc4>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	4a29      	ldr	r2, [pc, #164]	@ (8001460 <MX_GPIO_Init+0xc4>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c2:	4b27      	ldr	r3, [pc, #156]	@ (8001460 <MX_GPIO_Init+0xc4>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	4b23      	ldr	r3, [pc, #140]	@ (8001460 <MX_GPIO_Init+0xc4>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	4a22      	ldr	r2, [pc, #136]	@ (8001460 <MX_GPIO_Init+0xc4>)
 80013d8:	f043 0304 	orr.w	r3, r3, #4
 80013dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013de:	4b20      	ldr	r3, [pc, #128]	@ (8001460 <MX_GPIO_Init+0xc4>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	f003 0304 	and.w	r3, r3, #4
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	603b      	str	r3, [r7, #0]
 80013ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <MX_GPIO_Init+0xc4>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001460 <MX_GPIO_Init+0xc4>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fa:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <MX_GPIO_Init+0xc4>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	603b      	str	r3, [r7, #0]
 8001404:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|ENG_ENABLE_Pin|STEP_Pin, GPIO_PIN_RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 800140c:	4815      	ldr	r0, [pc, #84]	@ (8001464 <MX_GPIO_Init+0xc8>)
 800140e:	f000 fdf3 	bl	8001ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 8001412:	2200      	movs	r2, #0
 8001414:	2110      	movs	r1, #16
 8001416:	4814      	ldr	r0, [pc, #80]	@ (8001468 <MX_GPIO_Init+0xcc>)
 8001418:	f000 fdee 	bl	8001ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin ENG_ENABLE_Pin STEP_Pin */
  GPIO_InitStruct.Pin = LED_Pin|ENG_ENABLE_Pin|STEP_Pin;
 800141c:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8001420:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001422:	2301      	movs	r3, #1
 8001424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	4619      	mov	r1, r3
 8001434:	480b      	ldr	r0, [pc, #44]	@ (8001464 <MX_GPIO_Init+0xc8>)
 8001436:	f000 fc5b 	bl	8001cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_Pin */
  GPIO_InitStruct.Pin = DIR_Pin;
 800143a:	2310      	movs	r3, #16
 800143c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143e:	2301      	movs	r3, #1
 8001440:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	4619      	mov	r1, r3
 8001450:	4805      	ldr	r0, [pc, #20]	@ (8001468 <MX_GPIO_Init+0xcc>)
 8001452:	f000 fc4d 	bl	8001cf0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001456:	bf00      	nop
 8001458:	3720      	adds	r7, #32
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40023800 	.word	0x40023800
 8001464:	40020000 	.word	0x40020000
 8001468:	40020400 	.word	0x40020400

0800146c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001474:	2001      	movs	r0, #1
 8001476:	f003 f95c 	bl	8004732 <osDelay>
 800147a:	e7fb      	b.n	8001474 <StartDefaultTask+0x8>

0800147c <Start_UART_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_UART_task */
void Start_UART_task(void const * argument)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_UART_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 8001484:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001488:	f003 f953 	bl	8004732 <osDelay>
 800148c:	e7fa      	b.n	8001484 <Start_UART_task+0x8>
	...

08001490 <Start_STEPPER_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_STEPPER_task */
void Start_STEPPER_task(void const * argument)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_STEPPER_task */
  /* Infinite loop */
	HAL_GPIO_WritePin(ENG_ENABLE_GPIO_Port, ENG_ENABLE_Pin, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800149e:	4830      	ldr	r0, [pc, #192]	@ (8001560 <Start_STEPPER_task+0xd0>)
 80014a0:	f000 fdaa 	bl	8001ff8 <HAL_GPIO_WritePin>
  for(;;)
  {
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, DIR_CW);
 80014a4:	2200      	movs	r2, #0
 80014a6:	2110      	movs	r1, #16
 80014a8:	482e      	ldr	r0, [pc, #184]	@ (8001564 <Start_STEPPER_task+0xd4>)
 80014aa:	f000 fda5 	bl	8001ff8 <HAL_GPIO_WritePin>
	printf("CW\n\r");
 80014ae:	482e      	ldr	r0, [pc, #184]	@ (8001568 <Start_STEPPER_task+0xd8>)
 80014b0:	f005 fa94 	bl	80069dc <iprintf>
	osDelay(1000);
 80014b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014b8:	f003 f93b 	bl	8004732 <osDelay>
	for(int s=0;s<200;s++)
 80014bc:	2300      	movs	r3, #0
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	e01b      	b.n	80014fa <Start_STEPPER_task+0x6a>
	{
		for(int i=0;i<32;i++)
 80014c2:	2300      	movs	r3, #0
 80014c4:	613b      	str	r3, [r7, #16]
 80014c6:	e012      	b.n	80014ee <Start_STEPPER_task+0x5e>
		{
			// One step
			osDelay(2);
 80014c8:	2002      	movs	r0, #2
 80014ca:	f003 f932 	bl	8004732 <osDelay>
			HAL_GPIO_TogglePin(STEP_GPIO_Port, STEP_Pin);
 80014ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014d2:	4823      	ldr	r0, [pc, #140]	@ (8001560 <Start_STEPPER_task+0xd0>)
 80014d4:	f000 fda9 	bl	800202a <HAL_GPIO_TogglePin>
			osDelay(2);
 80014d8:	2002      	movs	r0, #2
 80014da:	f003 f92a 	bl	8004732 <osDelay>
			HAL_GPIO_TogglePin(STEP_GPIO_Port, STEP_Pin);
 80014de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014e2:	481f      	ldr	r0, [pc, #124]	@ (8001560 <Start_STEPPER_task+0xd0>)
 80014e4:	f000 fda1 	bl	800202a <HAL_GPIO_TogglePin>
		for(int i=0;i<32;i++)
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	3301      	adds	r3, #1
 80014ec:	613b      	str	r3, [r7, #16]
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	2b1f      	cmp	r3, #31
 80014f2:	dde9      	ble.n	80014c8 <Start_STEPPER_task+0x38>
	for(int s=0;s<200;s++)
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	3301      	adds	r3, #1
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	2bc7      	cmp	r3, #199	@ 0xc7
 80014fe:	dde0      	ble.n	80014c2 <Start_STEPPER_task+0x32>
		}
	}
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, DIR_CCW);
 8001500:	2201      	movs	r2, #1
 8001502:	2110      	movs	r1, #16
 8001504:	4817      	ldr	r0, [pc, #92]	@ (8001564 <Start_STEPPER_task+0xd4>)
 8001506:	f000 fd77 	bl	8001ff8 <HAL_GPIO_WritePin>
	printf("CCW\n\r");
 800150a:	4818      	ldr	r0, [pc, #96]	@ (800156c <Start_STEPPER_task+0xdc>)
 800150c:	f005 fa66 	bl	80069dc <iprintf>
	osDelay(1000);
 8001510:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001514:	f003 f90d 	bl	8004732 <osDelay>
	for(int s=0;s<200;s++)
 8001518:	2300      	movs	r3, #0
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	e01b      	b.n	8001556 <Start_STEPPER_task+0xc6>
	{
		for(int i=0;i<32;i++)
 800151e:	2300      	movs	r3, #0
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	e012      	b.n	800154a <Start_STEPPER_task+0xba>
		{
			// One step
			osDelay(2);
 8001524:	2002      	movs	r0, #2
 8001526:	f003 f904 	bl	8004732 <osDelay>
			HAL_GPIO_TogglePin(STEP_GPIO_Port, STEP_Pin);
 800152a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800152e:	480c      	ldr	r0, [pc, #48]	@ (8001560 <Start_STEPPER_task+0xd0>)
 8001530:	f000 fd7b 	bl	800202a <HAL_GPIO_TogglePin>
			osDelay(2);
 8001534:	2002      	movs	r0, #2
 8001536:	f003 f8fc 	bl	8004732 <osDelay>
			HAL_GPIO_TogglePin(STEP_GPIO_Port, STEP_Pin);
 800153a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800153e:	4808      	ldr	r0, [pc, #32]	@ (8001560 <Start_STEPPER_task+0xd0>)
 8001540:	f000 fd73 	bl	800202a <HAL_GPIO_TogglePin>
		for(int i=0;i<32;i++)
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	3301      	adds	r3, #1
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	2b1f      	cmp	r3, #31
 800154e:	dde9      	ble.n	8001524 <Start_STEPPER_task+0x94>
	for(int s=0;s<200;s++)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	3301      	adds	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	2bc7      	cmp	r3, #199	@ 0xc7
 800155a:	dde0      	ble.n	800151e <Start_STEPPER_task+0x8e>
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, DIR_CW);
 800155c:	e7a2      	b.n	80014a4 <Start_STEPPER_task+0x14>
 800155e:	bf00      	nop
 8001560:	40020000 	.word	0x40020000
 8001564:	40020400 	.word	0x40020400
 8001568:	0800a4ac 	.word	0x0800a4ac
 800156c:	0800a4b4 	.word	0x0800a4b4

08001570 <Start_ENCODER_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_ENCODER_task */
void Start_ENCODER_task(void const * argument)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_ENCODER_task */
  /* Infinite loop */
  for(;;)
  {
	  if (AS5600_ReadRaw12(&raw))
 8001578:	480e      	ldr	r0, [pc, #56]	@ (80015b4 <Start_ENCODER_task+0x44>)
 800157a:	f7ff fd65 	bl	8001048 <AS5600_ReadRaw12>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d00f      	beq.n	80015a4 <Start_ENCODER_task+0x34>
	  {
//		  printf("%u\r\n", raw);  // wypisz sam warto surow
		  printf("%f\r\n", raw2angle(raw));
 8001584:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <Start_ENCODER_task+0x44>)
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fd83 	bl	8001094 <raw2angle>
 800158e:	ee10 3a10 	vmov	r3, s0
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ffe0 	bl	8000558 <__aeabi_f2d>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4806      	ldr	r0, [pc, #24]	@ (80015b8 <Start_ENCODER_task+0x48>)
 800159e:	f005 fa1d 	bl	80069dc <iprintf>
 80015a2:	e002      	b.n	80015aa <Start_ENCODER_task+0x3a>
	  }
	  else
	  {
		  printf("error\r\n");
 80015a4:	4805      	ldr	r0, [pc, #20]	@ (80015bc <Start_ENCODER_task+0x4c>)
 80015a6:	f005 fa81 	bl	8006aac <puts>
	  }
	  osDelay(200);
 80015aa:	20c8      	movs	r0, #200	@ 0xc8
 80015ac:	f003 f8c1 	bl	8004732 <osDelay>
	  if (AS5600_ReadRaw12(&raw))
 80015b0:	e7e2      	b.n	8001578 <Start_ENCODER_task+0x8>
 80015b2:	bf00      	nop
 80015b4:	20000540 	.word	0x20000540
 80015b8:	0800a4bc 	.word	0x0800a4bc
 80015bc:	0800a4c4 	.word	0x0800a4c4

080015c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d101      	bne.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015d2:	f000 fa8b 	bl	8001aec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40014800 	.word	0x40014800

080015e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e8:	b672      	cpsid	i
}
 80015ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <Error_Handler+0x8>

080015f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	607b      	str	r3, [r7, #4]
 80015fa:	4b12      	ldr	r3, [pc, #72]	@ (8001644 <HAL_MspInit+0x54>)
 80015fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015fe:	4a11      	ldr	r2, [pc, #68]	@ (8001644 <HAL_MspInit+0x54>)
 8001600:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001604:	6453      	str	r3, [r2, #68]	@ 0x44
 8001606:	4b0f      	ldr	r3, [pc, #60]	@ (8001644 <HAL_MspInit+0x54>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
 8001616:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <HAL_MspInit+0x54>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	4a0a      	ldr	r2, [pc, #40]	@ (8001644 <HAL_MspInit+0x54>)
 800161c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001620:	6413      	str	r3, [r2, #64]	@ 0x40
 8001622:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <HAL_MspInit+0x54>)
 8001624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800162a:	603b      	str	r3, [r7, #0]
 800162c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800162e:	2200      	movs	r2, #0
 8001630:	210f      	movs	r1, #15
 8001632:	f06f 0001 	mvn.w	r0, #1
 8001636:	f000 fb31 	bl	8001c9c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800

08001648 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08a      	sub	sp, #40	@ 0x28
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a29      	ldr	r2, [pc, #164]	@ (800170c <HAL_I2C_MspInit+0xc4>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d14b      	bne.n	8001702 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	4b28      	ldr	r3, [pc, #160]	@ (8001710 <HAL_I2C_MspInit+0xc8>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	4a27      	ldr	r2, [pc, #156]	@ (8001710 <HAL_I2C_MspInit+0xc8>)
 8001674:	f043 0304 	orr.w	r3, r3, #4
 8001678:	6313      	str	r3, [r2, #48]	@ 0x30
 800167a:	4b25      	ldr	r3, [pc, #148]	@ (8001710 <HAL_I2C_MspInit+0xc8>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	f003 0304 	and.w	r3, r3, #4
 8001682:	613b      	str	r3, [r7, #16]
 8001684:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	4b21      	ldr	r3, [pc, #132]	@ (8001710 <HAL_I2C_MspInit+0xc8>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	4a20      	ldr	r2, [pc, #128]	@ (8001710 <HAL_I2C_MspInit+0xc8>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6313      	str	r3, [r2, #48]	@ 0x30
 8001696:	4b1e      	ldr	r3, [pc, #120]	@ (8001710 <HAL_I2C_MspInit+0xc8>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016a8:	2312      	movs	r3, #18
 80016aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ac:	2301      	movs	r3, #1
 80016ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b0:	2303      	movs	r3, #3
 80016b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80016b4:	2304      	movs	r3, #4
 80016b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	4619      	mov	r1, r3
 80016be:	4815      	ldr	r0, [pc, #84]	@ (8001714 <HAL_I2C_MspInit+0xcc>)
 80016c0:	f000 fb16 	bl	8001cf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80016c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ca:	2312      	movs	r3, #18
 80016cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ce:	2301      	movs	r3, #1
 80016d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d2:	2303      	movs	r3, #3
 80016d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80016d6:	2304      	movs	r3, #4
 80016d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	480d      	ldr	r0, [pc, #52]	@ (8001718 <HAL_I2C_MspInit+0xd0>)
 80016e2:	f000 fb05 	bl	8001cf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60bb      	str	r3, [r7, #8]
 80016ea:	4b09      	ldr	r3, [pc, #36]	@ (8001710 <HAL_I2C_MspInit+0xc8>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	4a08      	ldr	r2, [pc, #32]	@ (8001710 <HAL_I2C_MspInit+0xc8>)
 80016f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80016f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f6:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <HAL_I2C_MspInit+0xc8>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001702:	bf00      	nop
 8001704:	3728      	adds	r7, #40	@ 0x28
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40005c00 	.word	0x40005c00
 8001710:	40023800 	.word	0x40023800
 8001714:	40020800 	.word	0x40020800
 8001718:	40020000 	.word	0x40020000

0800171c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08a      	sub	sp, #40	@ 0x28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a19      	ldr	r2, [pc, #100]	@ (80017a0 <HAL_UART_MspInit+0x84>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d12b      	bne.n	8001796 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	4b18      	ldr	r3, [pc, #96]	@ (80017a4 <HAL_UART_MspInit+0x88>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	4a17      	ldr	r2, [pc, #92]	@ (80017a4 <HAL_UART_MspInit+0x88>)
 8001748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800174c:	6413      	str	r3, [r2, #64]	@ 0x40
 800174e:	4b15      	ldr	r3, [pc, #84]	@ (80017a4 <HAL_UART_MspInit+0x88>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	4b11      	ldr	r3, [pc, #68]	@ (80017a4 <HAL_UART_MspInit+0x88>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	4a10      	ldr	r2, [pc, #64]	@ (80017a4 <HAL_UART_MspInit+0x88>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6313      	str	r3, [r2, #48]	@ 0x30
 800176a:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <HAL_UART_MspInit+0x88>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001776:	230c      	movs	r3, #12
 8001778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2302      	movs	r3, #2
 800177c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001782:	2303      	movs	r3, #3
 8001784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001786:	2307      	movs	r3, #7
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178a:	f107 0314 	add.w	r3, r7, #20
 800178e:	4619      	mov	r1, r3
 8001790:	4805      	ldr	r0, [pc, #20]	@ (80017a8 <HAL_UART_MspInit+0x8c>)
 8001792:	f000 faad 	bl	8001cf0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001796:	bf00      	nop
 8001798:	3728      	adds	r7, #40	@ 0x28
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40004400 	.word	0x40004400
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40020000 	.word	0x40020000

080017ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08c      	sub	sp, #48	@ 0x30
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80017b4:	2300      	movs	r3, #0
 80017b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80017b8:	2300      	movs	r3, #0
 80017ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 80017bc:	2300      	movs	r3, #0
 80017be:	60bb      	str	r3, [r7, #8]
 80017c0:	4b2e      	ldr	r3, [pc, #184]	@ (800187c <HAL_InitTick+0xd0>)
 80017c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c4:	4a2d      	ldr	r2, [pc, #180]	@ (800187c <HAL_InitTick+0xd0>)
 80017c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80017cc:	4b2b      	ldr	r3, [pc, #172]	@ (800187c <HAL_InitTick+0xd0>)
 80017ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017d4:	60bb      	str	r3, [r7, #8]
 80017d6:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017d8:	f107 020c 	add.w	r2, r7, #12
 80017dc:	f107 0310 	add.w	r3, r7, #16
 80017e0:	4611      	mov	r1, r2
 80017e2:	4618      	mov	r0, r3
 80017e4:	f002 f88e 	bl	8003904 <HAL_RCC_GetClockConfig>
  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80017e8:	f002 f878 	bl	80038dc <HAL_RCC_GetPCLK2Freq>
 80017ec:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017f0:	4a23      	ldr	r2, [pc, #140]	@ (8001880 <HAL_InitTick+0xd4>)
 80017f2:	fba2 2303 	umull	r2, r3, r2, r3
 80017f6:	0c9b      	lsrs	r3, r3, #18
 80017f8:	3b01      	subs	r3, #1
 80017fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 80017fc:	4b21      	ldr	r3, [pc, #132]	@ (8001884 <HAL_InitTick+0xd8>)
 80017fe:	4a22      	ldr	r2, [pc, #136]	@ (8001888 <HAL_InitTick+0xdc>)
 8001800:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8001802:	4b20      	ldr	r3, [pc, #128]	@ (8001884 <HAL_InitTick+0xd8>)
 8001804:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001808:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 800180a:	4a1e      	ldr	r2, [pc, #120]	@ (8001884 <HAL_InitTick+0xd8>)
 800180c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180e:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8001810:	4b1c      	ldr	r3, [pc, #112]	@ (8001884 <HAL_InitTick+0xd8>)
 8001812:	2200      	movs	r2, #0
 8001814:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001816:	4b1b      	ldr	r3, [pc, #108]	@ (8001884 <HAL_InitTick+0xd8>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800181c:	4b19      	ldr	r3, [pc, #100]	@ (8001884 <HAL_InitTick+0xd8>)
 800181e:	2200      	movs	r2, #0
 8001820:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8001822:	4818      	ldr	r0, [pc, #96]	@ (8001884 <HAL_InitTick+0xd8>)
 8001824:	f002 f8a0 	bl	8003968 <HAL_TIM_Base_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800182e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001832:	2b00      	cmp	r3, #0
 8001834:	d11b      	bne.n	800186e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8001836:	4813      	ldr	r0, [pc, #76]	@ (8001884 <HAL_InitTick+0xd8>)
 8001838:	f002 f8f0 	bl	8003a1c <HAL_TIM_Base_Start_IT>
 800183c:	4603      	mov	r3, r0
 800183e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001842:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001846:	2b00      	cmp	r3, #0
 8001848:	d111      	bne.n	800186e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800184a:	201a      	movs	r0, #26
 800184c:	f000 fa42 	bl	8001cd4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b0f      	cmp	r3, #15
 8001854:	d808      	bhi.n	8001868 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8001856:	2200      	movs	r2, #0
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	201a      	movs	r0, #26
 800185c:	f000 fa1e 	bl	8001c9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001860:	4a0a      	ldr	r2, [pc, #40]	@ (800188c <HAL_InitTick+0xe0>)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6013      	str	r3, [r2, #0]
 8001866:	e002      	b.n	800186e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800186e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001872:	4618      	mov	r0, r3
 8001874:	3730      	adds	r7, #48	@ 0x30
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40023800 	.word	0x40023800
 8001880:	431bde83 	.word	0x431bde83
 8001884:	20000544 	.word	0x20000544
 8001888:	40014800 	.word	0x40014800
 800188c:	20000004 	.word	0x20000004

08001890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <NMI_Handler+0x4>

08001898 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <HardFault_Handler+0x4>

080018a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <MemManage_Handler+0x4>

080018a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <BusFault_Handler+0x4>

080018b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b4:	bf00      	nop
 80018b6:	e7fd      	b.n	80018b4 <UsageFault_Handler+0x4>

080018b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80018cc:	4802      	ldr	r0, [pc, #8]	@ (80018d8 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80018ce:	f002 f907 	bl	8003ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20000544 	.word	0x20000544

080018dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  return 1;
 80018e0:	2301      	movs	r3, #1
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_kill>:

int _kill(int pid, int sig)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018f6:	f005 fa81 	bl	8006dfc <__errno>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2216      	movs	r2, #22
 80018fe:	601a      	str	r2, [r3, #0]
  return -1;
 8001900:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001904:	4618      	mov	r0, r3
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <_exit>:

void _exit (int status)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001914:	f04f 31ff 	mov.w	r1, #4294967295
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff ffe7 	bl	80018ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800191e:	bf00      	nop
 8001920:	e7fd      	b.n	800191e <_exit+0x12>

08001922 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b086      	sub	sp, #24
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	e00a      	b.n	800194a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001934:	f3af 8000 	nop.w
 8001938:	4601      	mov	r1, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	1c5a      	adds	r2, r3, #1
 800193e:	60ba      	str	r2, [r7, #8]
 8001940:	b2ca      	uxtb	r2, r1
 8001942:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	3301      	adds	r3, #1
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	429a      	cmp	r2, r3
 8001950:	dbf0      	blt.n	8001934 <_read+0x12>
  }

  return len;
 8001952:	687b      	ldr	r3, [r7, #4]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <_close>:
  }
  return len;
}

int _close(int file)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001964:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001984:	605a      	str	r2, [r3, #4]
  return 0;
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <_isatty>:

int _isatty(int file)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800199c:	2301      	movs	r3, #1
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b085      	sub	sp, #20
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019cc:	4a14      	ldr	r2, [pc, #80]	@ (8001a20 <_sbrk+0x5c>)
 80019ce:	4b15      	ldr	r3, [pc, #84]	@ (8001a24 <_sbrk+0x60>)
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019d8:	4b13      	ldr	r3, [pc, #76]	@ (8001a28 <_sbrk+0x64>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d102      	bne.n	80019e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019e0:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <_sbrk+0x64>)
 80019e2:	4a12      	ldr	r2, [pc, #72]	@ (8001a2c <_sbrk+0x68>)
 80019e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019e6:	4b10      	ldr	r3, [pc, #64]	@ (8001a28 <_sbrk+0x64>)
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4413      	add	r3, r2
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d207      	bcs.n	8001a04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019f4:	f005 fa02 	bl	8006dfc <__errno>
 80019f8:	4603      	mov	r3, r0
 80019fa:	220c      	movs	r2, #12
 80019fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001a02:	e009      	b.n	8001a18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a04:	4b08      	ldr	r3, [pc, #32]	@ (8001a28 <_sbrk+0x64>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a0a:	4b07      	ldr	r3, [pc, #28]	@ (8001a28 <_sbrk+0x64>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	4a05      	ldr	r2, [pc, #20]	@ (8001a28 <_sbrk+0x64>)
 8001a14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a16:	68fb      	ldr	r3, [r7, #12]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20018000 	.word	0x20018000
 8001a24:	00000400 	.word	0x00000400
 8001a28:	2000058c 	.word	0x2000058c
 8001a2c:	20004438 	.word	0x20004438

08001a30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a34:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <SystemInit+0x20>)
 8001a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a3a:	4a05      	ldr	r2, [pc, #20]	@ (8001a50 <SystemInit+0x20>)
 8001a3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a8c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a58:	f7ff ffea 	bl	8001a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a5c:	480c      	ldr	r0, [pc, #48]	@ (8001a90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a5e:	490d      	ldr	r1, [pc, #52]	@ (8001a94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a60:	4a0d      	ldr	r2, [pc, #52]	@ (8001a98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a64:	e002      	b.n	8001a6c <LoopCopyDataInit>

08001a66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a6a:	3304      	adds	r3, #4

08001a6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a70:	d3f9      	bcc.n	8001a66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a72:	4a0a      	ldr	r2, [pc, #40]	@ (8001a9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a74:	4c0a      	ldr	r4, [pc, #40]	@ (8001aa0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a78:	e001      	b.n	8001a7e <LoopFillZerobss>

08001a7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a7c:	3204      	adds	r2, #4

08001a7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a80:	d3fb      	bcc.n	8001a7a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001a82:	f005 f9c1 	bl	8006e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a86:	f7ff fb57 	bl	8001138 <main>
  bx  lr    
 8001a8a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a8c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a94:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001a98:	0800a928 	.word	0x0800a928
  ldr r2, =_sbss
 8001a9c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001aa0:	20004434 	.word	0x20004434

08001aa4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001aa4:	e7fe      	b.n	8001aa4 <ADC_IRQHandler>
	...

08001aa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001aac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <HAL_Init+0x40>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae8 <HAL_Init+0x40>)
 8001ab2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ab6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae8 <HAL_Init+0x40>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae8 <HAL_Init+0x40>)
 8001abe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ac2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <HAL_Init+0x40>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a07      	ldr	r2, [pc, #28]	@ (8001ae8 <HAL_Init+0x40>)
 8001aca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ace:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	f000 f8d8 	bl	8001c86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ad6:	200f      	movs	r0, #15
 8001ad8:	f7ff fe68 	bl	80017ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001adc:	f7ff fd88 	bl	80015f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40023c00 	.word	0x40023c00

08001aec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001af0:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <HAL_IncTick+0x20>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	461a      	mov	r2, r3
 8001af6:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_IncTick+0x24>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4413      	add	r3, r2
 8001afc:	4a04      	ldr	r2, [pc, #16]	@ (8001b10 <HAL_IncTick+0x24>)
 8001afe:	6013      	str	r3, [r2, #0]
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000008 	.word	0x20000008
 8001b10:	20000590 	.word	0x20000590

08001b14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  return uwTick;
 8001b18:	4b03      	ldr	r3, [pc, #12]	@ (8001b28 <HAL_GetTick+0x14>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	20000590 	.word	0x20000590

08001b2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <__NVIC_SetPriorityGrouping+0x44>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b48:	4013      	ands	r3, r2
 8001b4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5e:	4a04      	ldr	r2, [pc, #16]	@ (8001b70 <__NVIC_SetPriorityGrouping+0x44>)
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	60d3      	str	r3, [r2, #12]
}
 8001b64:	bf00      	nop
 8001b66:	3714      	adds	r7, #20
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000ed00 	.word	0xe000ed00

08001b74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b78:	4b04      	ldr	r3, [pc, #16]	@ (8001b8c <__NVIC_GetPriorityGrouping+0x18>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	0a1b      	lsrs	r3, r3, #8
 8001b7e:	f003 0307 	and.w	r3, r3, #7
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	db0b      	blt.n	8001bba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	f003 021f 	and.w	r2, r3, #31
 8001ba8:	4907      	ldr	r1, [pc, #28]	@ (8001bc8 <__NVIC_EnableIRQ+0x38>)
 8001baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bae:	095b      	lsrs	r3, r3, #5
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bba:	bf00      	nop
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000e100 	.word	0xe000e100

08001bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	6039      	str	r1, [r7, #0]
 8001bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	db0a      	blt.n	8001bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	490c      	ldr	r1, [pc, #48]	@ (8001c18 <__NVIC_SetPriority+0x4c>)
 8001be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bea:	0112      	lsls	r2, r2, #4
 8001bec:	b2d2      	uxtb	r2, r2
 8001bee:	440b      	add	r3, r1
 8001bf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf4:	e00a      	b.n	8001c0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	b2da      	uxtb	r2, r3
 8001bfa:	4908      	ldr	r1, [pc, #32]	@ (8001c1c <__NVIC_SetPriority+0x50>)
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	f003 030f 	and.w	r3, r3, #15
 8001c02:	3b04      	subs	r3, #4
 8001c04:	0112      	lsls	r2, r2, #4
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	440b      	add	r3, r1
 8001c0a:	761a      	strb	r2, [r3, #24]
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	e000e100 	.word	0xe000e100
 8001c1c:	e000ed00 	.word	0xe000ed00

08001c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b089      	sub	sp, #36	@ 0x24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	f1c3 0307 	rsb	r3, r3, #7
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	bf28      	it	cs
 8001c3e:	2304      	movcs	r3, #4
 8001c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	3304      	adds	r3, #4
 8001c46:	2b06      	cmp	r3, #6
 8001c48:	d902      	bls.n	8001c50 <NVIC_EncodePriority+0x30>
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	3b03      	subs	r3, #3
 8001c4e:	e000      	b.n	8001c52 <NVIC_EncodePriority+0x32>
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c54:	f04f 32ff 	mov.w	r2, #4294967295
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	43da      	mvns	r2, r3
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	401a      	ands	r2, r3
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c68:	f04f 31ff 	mov.w	r1, #4294967295
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c72:	43d9      	mvns	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c78:	4313      	orrs	r3, r2
         );
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3724      	adds	r7, #36	@ 0x24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ff4c 	bl	8001b2c <__NVIC_SetPriorityGrouping>
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cae:	f7ff ff61 	bl	8001b74 <__NVIC_GetPriorityGrouping>
 8001cb2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	68b9      	ldr	r1, [r7, #8]
 8001cb8:	6978      	ldr	r0, [r7, #20]
 8001cba:	f7ff ffb1 	bl	8001c20 <NVIC_EncodePriority>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff ff80 	bl	8001bcc <__NVIC_SetPriority>
}
 8001ccc:	bf00      	nop
 8001cce:	3718      	adds	r7, #24
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff ff54 	bl	8001b90 <__NVIC_EnableIRQ>
}
 8001ce8:	bf00      	nop
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b089      	sub	sp, #36	@ 0x24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
 8001d0a:	e159      	b.n	8001fc0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	f040 8148 	bne.w	8001fba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f003 0303 	and.w	r3, r3, #3
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d005      	beq.n	8001d42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d130      	bne.n	8001da4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	2203      	movs	r2, #3
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43db      	mvns	r3, r3
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	4013      	ands	r3, r2
 8001d58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d78:	2201      	movs	r2, #1
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	091b      	lsrs	r3, r3, #4
 8001d8e:	f003 0201 	and.w	r2, r3, #1
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f003 0303 	and.w	r3, r3, #3
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d017      	beq.n	8001de0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	2203      	movs	r2, #3
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 0303 	and.w	r3, r3, #3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d123      	bne.n	8001e34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	08da      	lsrs	r2, r3, #3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3208      	adds	r2, #8
 8001df4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	220f      	movs	r2, #15
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	691a      	ldr	r2, [r3, #16]
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	08da      	lsrs	r2, r3, #3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	3208      	adds	r2, #8
 8001e2e:	69b9      	ldr	r1, [r7, #24]
 8001e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	2203      	movs	r2, #3
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	43db      	mvns	r3, r3
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f003 0203 	and.w	r2, r3, #3
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	f000 80a2 	beq.w	8001fba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	4b57      	ldr	r3, [pc, #348]	@ (8001fd8 <HAL_GPIO_Init+0x2e8>)
 8001e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e7e:	4a56      	ldr	r2, [pc, #344]	@ (8001fd8 <HAL_GPIO_Init+0x2e8>)
 8001e80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e86:	4b54      	ldr	r3, [pc, #336]	@ (8001fd8 <HAL_GPIO_Init+0x2e8>)
 8001e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e8e:	60fb      	str	r3, [r7, #12]
 8001e90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e92:	4a52      	ldr	r2, [pc, #328]	@ (8001fdc <HAL_GPIO_Init+0x2ec>)
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	089b      	lsrs	r3, r3, #2
 8001e98:	3302      	adds	r3, #2
 8001e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	220f      	movs	r2, #15
 8001eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a49      	ldr	r2, [pc, #292]	@ (8001fe0 <HAL_GPIO_Init+0x2f0>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d019      	beq.n	8001ef2 <HAL_GPIO_Init+0x202>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a48      	ldr	r2, [pc, #288]	@ (8001fe4 <HAL_GPIO_Init+0x2f4>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d013      	beq.n	8001eee <HAL_GPIO_Init+0x1fe>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a47      	ldr	r2, [pc, #284]	@ (8001fe8 <HAL_GPIO_Init+0x2f8>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d00d      	beq.n	8001eea <HAL_GPIO_Init+0x1fa>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a46      	ldr	r2, [pc, #280]	@ (8001fec <HAL_GPIO_Init+0x2fc>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d007      	beq.n	8001ee6 <HAL_GPIO_Init+0x1f6>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a45      	ldr	r2, [pc, #276]	@ (8001ff0 <HAL_GPIO_Init+0x300>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d101      	bne.n	8001ee2 <HAL_GPIO_Init+0x1f2>
 8001ede:	2304      	movs	r3, #4
 8001ee0:	e008      	b.n	8001ef4 <HAL_GPIO_Init+0x204>
 8001ee2:	2307      	movs	r3, #7
 8001ee4:	e006      	b.n	8001ef4 <HAL_GPIO_Init+0x204>
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e004      	b.n	8001ef4 <HAL_GPIO_Init+0x204>
 8001eea:	2302      	movs	r3, #2
 8001eec:	e002      	b.n	8001ef4 <HAL_GPIO_Init+0x204>
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e000      	b.n	8001ef4 <HAL_GPIO_Init+0x204>
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	69fa      	ldr	r2, [r7, #28]
 8001ef6:	f002 0203 	and.w	r2, r2, #3
 8001efa:	0092      	lsls	r2, r2, #2
 8001efc:	4093      	lsls	r3, r2
 8001efe:	69ba      	ldr	r2, [r7, #24]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f04:	4935      	ldr	r1, [pc, #212]	@ (8001fdc <HAL_GPIO_Init+0x2ec>)
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	089b      	lsrs	r3, r3, #2
 8001f0a:	3302      	adds	r3, #2
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f12:	4b38      	ldr	r3, [pc, #224]	@ (8001ff4 <HAL_GPIO_Init+0x304>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	43db      	mvns	r3, r3
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d003      	beq.n	8001f36 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f2e:	69ba      	ldr	r2, [r7, #24]
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f36:	4a2f      	ldr	r2, [pc, #188]	@ (8001ff4 <HAL_GPIO_Init+0x304>)
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f3c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ff4 <HAL_GPIO_Init+0x304>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	43db      	mvns	r3, r3
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d003      	beq.n	8001f60 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f60:	4a24      	ldr	r2, [pc, #144]	@ (8001ff4 <HAL_GPIO_Init+0x304>)
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f66:	4b23      	ldr	r3, [pc, #140]	@ (8001ff4 <HAL_GPIO_Init+0x304>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	4013      	ands	r3, r2
 8001f74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f8a:	4a1a      	ldr	r2, [pc, #104]	@ (8001ff4 <HAL_GPIO_Init+0x304>)
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f90:	4b18      	ldr	r3, [pc, #96]	@ (8001ff4 <HAL_GPIO_Init+0x304>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d003      	beq.n	8001fb4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fb4:	4a0f      	ldr	r2, [pc, #60]	@ (8001ff4 <HAL_GPIO_Init+0x304>)
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	61fb      	str	r3, [r7, #28]
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	2b0f      	cmp	r3, #15
 8001fc4:	f67f aea2 	bls.w	8001d0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fc8:	bf00      	nop
 8001fca:	bf00      	nop
 8001fcc:	3724      	adds	r7, #36	@ 0x24
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40013800 	.word	0x40013800
 8001fe0:	40020000 	.word	0x40020000
 8001fe4:	40020400 	.word	0x40020400
 8001fe8:	40020800 	.word	0x40020800
 8001fec:	40020c00 	.word	0x40020c00
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	40013c00 	.word	0x40013c00

08001ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	460b      	mov	r3, r1
 8002002:	807b      	strh	r3, [r7, #2]
 8002004:	4613      	mov	r3, r2
 8002006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002008:	787b      	ldrb	r3, [r7, #1]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d003      	beq.n	8002016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800200e:	887a      	ldrh	r2, [r7, #2]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002014:	e003      	b.n	800201e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002016:	887b      	ldrh	r3, [r7, #2]
 8002018:	041a      	lsls	r2, r3, #16
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	619a      	str	r2, [r3, #24]
}
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800202a:	b480      	push	{r7}
 800202c:	b085      	sub	sp, #20
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	460b      	mov	r3, r1
 8002034:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800203c:	887a      	ldrh	r2, [r7, #2]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	4013      	ands	r3, r2
 8002042:	041a      	lsls	r2, r3, #16
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	43d9      	mvns	r1, r3
 8002048:	887b      	ldrh	r3, [r7, #2]
 800204a:	400b      	ands	r3, r1
 800204c:	431a      	orrs	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	619a      	str	r2, [r3, #24]
}
 8002052:	bf00      	nop
 8002054:	3714      	adds	r7, #20
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
	...

08002060 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e12b      	b.n	80022ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002078:	b2db      	uxtb	r3, r3
 800207a:	2b00      	cmp	r3, #0
 800207c:	d106      	bne.n	800208c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f7ff fade 	bl	8001648 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2224      	movs	r2, #36	@ 0x24
 8002090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f022 0201 	bic.w	r2, r2, #1
 80020a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020c4:	f001 fbf6 	bl	80038b4 <HAL_RCC_GetPCLK1Freq>
 80020c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	4a81      	ldr	r2, [pc, #516]	@ (80022d4 <HAL_I2C_Init+0x274>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d807      	bhi.n	80020e4 <HAL_I2C_Init+0x84>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4a80      	ldr	r2, [pc, #512]	@ (80022d8 <HAL_I2C_Init+0x278>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	bf94      	ite	ls
 80020dc:	2301      	movls	r3, #1
 80020de:	2300      	movhi	r3, #0
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	e006      	b.n	80020f2 <HAL_I2C_Init+0x92>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	4a7d      	ldr	r2, [pc, #500]	@ (80022dc <HAL_I2C_Init+0x27c>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	bf94      	ite	ls
 80020ec:	2301      	movls	r3, #1
 80020ee:	2300      	movhi	r3, #0
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e0e7      	b.n	80022ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	4a78      	ldr	r2, [pc, #480]	@ (80022e0 <HAL_I2C_Init+0x280>)
 80020fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002102:	0c9b      	lsrs	r3, r3, #18
 8002104:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	430a      	orrs	r2, r1
 8002118:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	4a6a      	ldr	r2, [pc, #424]	@ (80022d4 <HAL_I2C_Init+0x274>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d802      	bhi.n	8002134 <HAL_I2C_Init+0xd4>
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	3301      	adds	r3, #1
 8002132:	e009      	b.n	8002148 <HAL_I2C_Init+0xe8>
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800213a:	fb02 f303 	mul.w	r3, r2, r3
 800213e:	4a69      	ldr	r2, [pc, #420]	@ (80022e4 <HAL_I2C_Init+0x284>)
 8002140:	fba2 2303 	umull	r2, r3, r2, r3
 8002144:	099b      	lsrs	r3, r3, #6
 8002146:	3301      	adds	r3, #1
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	6812      	ldr	r2, [r2, #0]
 800214c:	430b      	orrs	r3, r1
 800214e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800215a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	495c      	ldr	r1, [pc, #368]	@ (80022d4 <HAL_I2C_Init+0x274>)
 8002164:	428b      	cmp	r3, r1
 8002166:	d819      	bhi.n	800219c <HAL_I2C_Init+0x13c>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	1e59      	subs	r1, r3, #1
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	fbb1 f3f3 	udiv	r3, r1, r3
 8002176:	1c59      	adds	r1, r3, #1
 8002178:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800217c:	400b      	ands	r3, r1
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00a      	beq.n	8002198 <HAL_I2C_Init+0x138>
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	1e59      	subs	r1, r3, #1
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002190:	3301      	adds	r3, #1
 8002192:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002196:	e051      	b.n	800223c <HAL_I2C_Init+0x1dc>
 8002198:	2304      	movs	r3, #4
 800219a:	e04f      	b.n	800223c <HAL_I2C_Init+0x1dc>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d111      	bne.n	80021c8 <HAL_I2C_Init+0x168>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	1e58      	subs	r0, r3, #1
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6859      	ldr	r1, [r3, #4]
 80021ac:	460b      	mov	r3, r1
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	440b      	add	r3, r1
 80021b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021b6:	3301      	adds	r3, #1
 80021b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021bc:	2b00      	cmp	r3, #0
 80021be:	bf0c      	ite	eq
 80021c0:	2301      	moveq	r3, #1
 80021c2:	2300      	movne	r3, #0
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	e012      	b.n	80021ee <HAL_I2C_Init+0x18e>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	1e58      	subs	r0, r3, #1
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6859      	ldr	r1, [r3, #4]
 80021d0:	460b      	mov	r3, r1
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	440b      	add	r3, r1
 80021d6:	0099      	lsls	r1, r3, #2
 80021d8:	440b      	add	r3, r1
 80021da:	fbb0 f3f3 	udiv	r3, r0, r3
 80021de:	3301      	adds	r3, #1
 80021e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	bf0c      	ite	eq
 80021e8:	2301      	moveq	r3, #1
 80021ea:	2300      	movne	r3, #0
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <HAL_I2C_Init+0x196>
 80021f2:	2301      	movs	r3, #1
 80021f4:	e022      	b.n	800223c <HAL_I2C_Init+0x1dc>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d10e      	bne.n	800221c <HAL_I2C_Init+0x1bc>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	1e58      	subs	r0, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6859      	ldr	r1, [r3, #4]
 8002206:	460b      	mov	r3, r1
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	440b      	add	r3, r1
 800220c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002210:	3301      	adds	r3, #1
 8002212:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002216:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800221a:	e00f      	b.n	800223c <HAL_I2C_Init+0x1dc>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	1e58      	subs	r0, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6859      	ldr	r1, [r3, #4]
 8002224:	460b      	mov	r3, r1
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	440b      	add	r3, r1
 800222a:	0099      	lsls	r1, r3, #2
 800222c:	440b      	add	r3, r1
 800222e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002232:	3301      	adds	r3, #1
 8002234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002238:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	6809      	ldr	r1, [r1, #0]
 8002240:	4313      	orrs	r3, r2
 8002242:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	69da      	ldr	r2, [r3, #28]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	430a      	orrs	r2, r1
 800225e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800226a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	6911      	ldr	r1, [r2, #16]
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	68d2      	ldr	r2, [r2, #12]
 8002276:	4311      	orrs	r1, r2
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	6812      	ldr	r2, [r2, #0]
 800227c:	430b      	orrs	r3, r1
 800227e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	695a      	ldr	r2, [r3, #20]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	430a      	orrs	r2, r1
 800229a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f042 0201 	orr.w	r2, r2, #1
 80022aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2220      	movs	r2, #32
 80022b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	000186a0 	.word	0x000186a0
 80022d8:	001e847f 	.word	0x001e847f
 80022dc:	003d08ff 	.word	0x003d08ff
 80022e0:	431bde83 	.word	0x431bde83
 80022e4:	10624dd3 	.word	0x10624dd3

080022e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b088      	sub	sp, #32
 80022ec:	af02      	add	r7, sp, #8
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	607a      	str	r2, [r7, #4]
 80022f2:	461a      	mov	r2, r3
 80022f4:	460b      	mov	r3, r1
 80022f6:	817b      	strh	r3, [r7, #10]
 80022f8:	4613      	mov	r3, r2
 80022fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022fc:	f7ff fc0a 	bl	8001b14 <HAL_GetTick>
 8002300:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b20      	cmp	r3, #32
 800230c:	f040 80e0 	bne.w	80024d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	2319      	movs	r3, #25
 8002316:	2201      	movs	r2, #1
 8002318:	4970      	ldr	r1, [pc, #448]	@ (80024dc <HAL_I2C_Master_Transmit+0x1f4>)
 800231a:	68f8      	ldr	r0, [r7, #12]
 800231c:	f000 fc64 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002326:	2302      	movs	r3, #2
 8002328:	e0d3      	b.n	80024d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002330:	2b01      	cmp	r3, #1
 8002332:	d101      	bne.n	8002338 <HAL_I2C_Master_Transmit+0x50>
 8002334:	2302      	movs	r3, #2
 8002336:	e0cc      	b.n	80024d2 <HAL_I2C_Master_Transmit+0x1ea>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b01      	cmp	r3, #1
 800234c:	d007      	beq.n	800235e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f042 0201 	orr.w	r2, r2, #1
 800235c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800236c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2221      	movs	r2, #33	@ 0x21
 8002372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2210      	movs	r2, #16
 800237a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2200      	movs	r2, #0
 8002382:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	893a      	ldrh	r2, [r7, #8]
 800238e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002394:	b29a      	uxth	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	4a50      	ldr	r2, [pc, #320]	@ (80024e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800239e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80023a0:	8979      	ldrh	r1, [r7, #10]
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	6a3a      	ldr	r2, [r7, #32]
 80023a6:	68f8      	ldr	r0, [r7, #12]
 80023a8:	f000 face 	bl	8002948 <I2C_MasterRequestWrite>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e08d      	b.n	80024d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023b6:	2300      	movs	r3, #0
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	613b      	str	r3, [r7, #16]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	613b      	str	r3, [r7, #16]
 80023ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80023cc:	e066      	b.n	800249c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	6a39      	ldr	r1, [r7, #32]
 80023d2:	68f8      	ldr	r0, [r7, #12]
 80023d4:	f000 fd22 	bl	8002e1c <I2C_WaitOnTXEFlagUntilTimeout>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00d      	beq.n	80023fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	2b04      	cmp	r3, #4
 80023e4:	d107      	bne.n	80023f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e06b      	b.n	80024d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fe:	781a      	ldrb	r2, [r3, #0]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240a:	1c5a      	adds	r2, r3, #1
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002414:	b29b      	uxth	r3, r3
 8002416:	3b01      	subs	r3, #1
 8002418:	b29a      	uxth	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002422:	3b01      	subs	r3, #1
 8002424:	b29a      	uxth	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	695b      	ldr	r3, [r3, #20]
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	2b04      	cmp	r3, #4
 8002436:	d11b      	bne.n	8002470 <HAL_I2C_Master_Transmit+0x188>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800243c:	2b00      	cmp	r3, #0
 800243e:	d017      	beq.n	8002470 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002444:	781a      	ldrb	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002450:	1c5a      	adds	r2, r3, #1
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800245a:	b29b      	uxth	r3, r3
 800245c:	3b01      	subs	r3, #1
 800245e:	b29a      	uxth	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002468:	3b01      	subs	r3, #1
 800246a:	b29a      	uxth	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	6a39      	ldr	r1, [r7, #32]
 8002474:	68f8      	ldr	r0, [r7, #12]
 8002476:	f000 fd19 	bl	8002eac <I2C_WaitOnBTFFlagUntilTimeout>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d00d      	beq.n	800249c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002484:	2b04      	cmp	r3, #4
 8002486:	d107      	bne.n	8002498 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002496:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e01a      	b.n	80024d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d194      	bne.n	80023ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2220      	movs	r2, #32
 80024b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	e000      	b.n	80024d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80024d0:	2302      	movs	r3, #2
  }
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	00100002 	.word	0x00100002
 80024e0:	ffff0000 	.word	0xffff0000

080024e4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08c      	sub	sp, #48	@ 0x30
 80024e8:	af02      	add	r7, sp, #8
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	607a      	str	r2, [r7, #4]
 80024ee:	461a      	mov	r2, r3
 80024f0:	460b      	mov	r3, r1
 80024f2:	817b      	strh	r3, [r7, #10]
 80024f4:	4613      	mov	r3, r2
 80024f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024f8:	f7ff fb0c 	bl	8001b14 <HAL_GetTick>
 80024fc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b20      	cmp	r3, #32
 8002508:	f040 8217 	bne.w	800293a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	2319      	movs	r3, #25
 8002512:	2201      	movs	r2, #1
 8002514:	497c      	ldr	r1, [pc, #496]	@ (8002708 <HAL_I2C_Master_Receive+0x224>)
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	f000 fb66 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002522:	2302      	movs	r3, #2
 8002524:	e20a      	b.n	800293c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800252c:	2b01      	cmp	r3, #1
 800252e:	d101      	bne.n	8002534 <HAL_I2C_Master_Receive+0x50>
 8002530:	2302      	movs	r3, #2
 8002532:	e203      	b.n	800293c <HAL_I2C_Master_Receive+0x458>
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	2b01      	cmp	r3, #1
 8002548:	d007      	beq.n	800255a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f042 0201 	orr.w	r2, r2, #1
 8002558:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002568:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2222      	movs	r2, #34	@ 0x22
 800256e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2210      	movs	r2, #16
 8002576:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	893a      	ldrh	r2, [r7, #8]
 800258a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002590:	b29a      	uxth	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	4a5c      	ldr	r2, [pc, #368]	@ (800270c <HAL_I2C_Master_Receive+0x228>)
 800259a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800259c:	8979      	ldrh	r1, [r7, #10]
 800259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 fa52 	bl	8002a4c <I2C_MasterRequestRead>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e1c4      	b.n	800293c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d113      	bne.n	80025e2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025ba:	2300      	movs	r3, #0
 80025bc:	623b      	str	r3, [r7, #32]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	623b      	str	r3, [r7, #32]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	623b      	str	r3, [r7, #32]
 80025ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	e198      	b.n	8002914 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d11b      	bne.n	8002622 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025fa:	2300      	movs	r3, #0
 80025fc:	61fb      	str	r3, [r7, #28]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	695b      	ldr	r3, [r3, #20]
 8002604:	61fb      	str	r3, [r7, #28]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	61fb      	str	r3, [r7, #28]
 800260e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	e178      	b.n	8002914 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002626:	2b02      	cmp	r3, #2
 8002628:	d11b      	bne.n	8002662 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002638:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002648:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800264a:	2300      	movs	r3, #0
 800264c:	61bb      	str	r3, [r7, #24]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	695b      	ldr	r3, [r3, #20]
 8002654:	61bb      	str	r3, [r7, #24]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	61bb      	str	r3, [r7, #24]
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	e158      	b.n	8002914 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002670:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002672:	2300      	movs	r3, #0
 8002674:	617b      	str	r3, [r7, #20]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	617b      	str	r3, [r7, #20]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002688:	e144      	b.n	8002914 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800268e:	2b03      	cmp	r3, #3
 8002690:	f200 80f1 	bhi.w	8002876 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002698:	2b01      	cmp	r3, #1
 800269a:	d123      	bne.n	80026e4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800269c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800269e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f000 fc4b 	bl	8002f3c <I2C_WaitOnRXNEFlagUntilTimeout>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e145      	b.n	800293c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	691a      	ldr	r2, [r3, #16]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c2:	1c5a      	adds	r2, r3, #1
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026cc:	3b01      	subs	r3, #1
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026d8:	b29b      	uxth	r3, r3
 80026da:	3b01      	subs	r3, #1
 80026dc:	b29a      	uxth	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80026e2:	e117      	b.n	8002914 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d14e      	bne.n	800278a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026f2:	2200      	movs	r2, #0
 80026f4:	4906      	ldr	r1, [pc, #24]	@ (8002710 <HAL_I2C_Master_Receive+0x22c>)
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 fa76 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d008      	beq.n	8002714 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e11a      	b.n	800293c <HAL_I2C_Master_Receive+0x458>
 8002706:	bf00      	nop
 8002708:	00100002 	.word	0x00100002
 800270c:	ffff0000 	.word	0xffff0000
 8002710:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002722:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	691a      	ldr	r2, [r3, #16]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	1c5a      	adds	r2, r3, #1
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002740:	3b01      	subs	r3, #1
 8002742:	b29a      	uxth	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800274c:	b29b      	uxth	r3, r3
 800274e:	3b01      	subs	r3, #1
 8002750:	b29a      	uxth	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	691a      	ldr	r2, [r3, #16]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002760:	b2d2      	uxtb	r2, r2
 8002762:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002768:	1c5a      	adds	r2, r3, #1
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002772:	3b01      	subs	r3, #1
 8002774:	b29a      	uxth	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800277e:	b29b      	uxth	r3, r3
 8002780:	3b01      	subs	r3, #1
 8002782:	b29a      	uxth	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002788:	e0c4      	b.n	8002914 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800278a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002790:	2200      	movs	r2, #0
 8002792:	496c      	ldr	r1, [pc, #432]	@ (8002944 <HAL_I2C_Master_Receive+0x460>)
 8002794:	68f8      	ldr	r0, [r7, #12]
 8002796:	f000 fa27 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e0cb      	b.n	800293c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	691a      	ldr	r2, [r3, #16]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027be:	b2d2      	uxtb	r2, r2
 80027c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c6:	1c5a      	adds	r2, r3, #1
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027d0:	3b01      	subs	r3, #1
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027dc:	b29b      	uxth	r3, r3
 80027de:	3b01      	subs	r3, #1
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ec:	2200      	movs	r2, #0
 80027ee:	4955      	ldr	r1, [pc, #340]	@ (8002944 <HAL_I2C_Master_Receive+0x460>)
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f000 f9f9 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e09d      	b.n	800293c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800280e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	691a      	ldr	r2, [r3, #16]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281a:	b2d2      	uxtb	r2, r2
 800281c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002822:	1c5a      	adds	r2, r3, #1
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800282c:	3b01      	subs	r3, #1
 800282e:	b29a      	uxth	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002838:	b29b      	uxth	r3, r3
 800283a:	3b01      	subs	r3, #1
 800283c:	b29a      	uxth	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	691a      	ldr	r2, [r3, #16]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284c:	b2d2      	uxtb	r2, r2
 800284e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002854:	1c5a      	adds	r2, r3, #1
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800285e:	3b01      	subs	r3, #1
 8002860:	b29a      	uxth	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800286a:	b29b      	uxth	r3, r3
 800286c:	3b01      	subs	r3, #1
 800286e:	b29a      	uxth	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002874:	e04e      	b.n	8002914 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002878:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f000 fb5e 	bl	8002f3c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e058      	b.n	800293c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	691a      	ldr	r2, [r3, #16]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289c:	1c5a      	adds	r2, r3, #1
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028a6:	3b01      	subs	r3, #1
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	3b01      	subs	r3, #1
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	f003 0304 	and.w	r3, r3, #4
 80028c6:	2b04      	cmp	r3, #4
 80028c8:	d124      	bne.n	8002914 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ce:	2b03      	cmp	r3, #3
 80028d0:	d107      	bne.n	80028e2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028e0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	691a      	ldr	r2, [r3, #16]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ec:	b2d2      	uxtb	r2, r2
 80028ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	1c5a      	adds	r2, r3, #1
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028fe:	3b01      	subs	r3, #1
 8002900:	b29a      	uxth	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800290a:	b29b      	uxth	r3, r3
 800290c:	3b01      	subs	r3, #1
 800290e:	b29a      	uxth	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002918:	2b00      	cmp	r3, #0
 800291a:	f47f aeb6 	bne.w	800268a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2220      	movs	r2, #32
 8002922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002936:	2300      	movs	r3, #0
 8002938:	e000      	b.n	800293c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800293a:	2302      	movs	r3, #2
  }
}
 800293c:	4618      	mov	r0, r3
 800293e:	3728      	adds	r7, #40	@ 0x28
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	00010004 	.word	0x00010004

08002948 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b088      	sub	sp, #32
 800294c:	af02      	add	r7, sp, #8
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	607a      	str	r2, [r7, #4]
 8002952:	603b      	str	r3, [r7, #0]
 8002954:	460b      	mov	r3, r1
 8002956:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800295c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	2b08      	cmp	r3, #8
 8002962:	d006      	beq.n	8002972 <I2C_MasterRequestWrite+0x2a>
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d003      	beq.n	8002972 <I2C_MasterRequestWrite+0x2a>
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002970:	d108      	bne.n	8002984 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	e00b      	b.n	800299c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002988:	2b12      	cmp	r3, #18
 800298a:	d107      	bne.n	800299c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800299a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 f91d 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00d      	beq.n	80029d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029c2:	d103      	bne.n	80029cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e035      	b.n	8002a3c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029d8:	d108      	bne.n	80029ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80029da:	897b      	ldrh	r3, [r7, #10]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	461a      	mov	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80029e8:	611a      	str	r2, [r3, #16]
 80029ea:	e01b      	b.n	8002a24 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80029ec:	897b      	ldrh	r3, [r7, #10]
 80029ee:	11db      	asrs	r3, r3, #7
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	f003 0306 	and.w	r3, r3, #6
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	f063 030f 	orn	r3, r3, #15
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	490e      	ldr	r1, [pc, #56]	@ (8002a44 <I2C_MasterRequestWrite+0xfc>)
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 f966 	bl	8002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e010      	b.n	8002a3c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a1a:	897b      	ldrh	r3, [r7, #10]
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	4907      	ldr	r1, [pc, #28]	@ (8002a48 <I2C_MasterRequestWrite+0x100>)
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f956 	bl	8002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3718      	adds	r7, #24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	00010008 	.word	0x00010008
 8002a48:	00010002 	.word	0x00010002

08002a4c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b088      	sub	sp, #32
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	607a      	str	r2, [r7, #4]
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	460b      	mov	r3, r1
 8002a5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a60:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002a70:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	2b08      	cmp	r3, #8
 8002a76:	d006      	beq.n	8002a86 <I2C_MasterRequestRead+0x3a>
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d003      	beq.n	8002a86 <I2C_MasterRequestRead+0x3a>
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a84:	d108      	bne.n	8002a98 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	e00b      	b.n	8002ab0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9c:	2b11      	cmp	r3, #17
 8002a9e:	d107      	bne.n	8002ab0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002aae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f000 f893 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d00d      	beq.n	8002ae4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ad6:	d103      	bne.n	8002ae0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ade:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e079      	b.n	8002bd8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002aec:	d108      	bne.n	8002b00 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002aee:	897b      	ldrh	r3, [r7, #10]
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	f043 0301 	orr.w	r3, r3, #1
 8002af6:	b2da      	uxtb	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	611a      	str	r2, [r3, #16]
 8002afe:	e05f      	b.n	8002bc0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b00:	897b      	ldrh	r3, [r7, #10]
 8002b02:	11db      	asrs	r3, r3, #7
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	f003 0306 	and.w	r3, r3, #6
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	f063 030f 	orn	r3, r3, #15
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	4930      	ldr	r1, [pc, #192]	@ (8002be0 <I2C_MasterRequestRead+0x194>)
 8002b1e:	68f8      	ldr	r0, [r7, #12]
 8002b20:	f000 f8dc 	bl	8002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e054      	b.n	8002bd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b2e:	897b      	ldrh	r3, [r7, #10]
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	4929      	ldr	r1, [pc, #164]	@ (8002be4 <I2C_MasterRequestRead+0x198>)
 8002b3e:	68f8      	ldr	r0, [r7, #12]
 8002b40:	f000 f8cc 	bl	8002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e044      	b.n	8002bd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b4e:	2300      	movs	r3, #0
 8002b50:	613b      	str	r3, [r7, #16]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	613b      	str	r3, [r7, #16]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	613b      	str	r3, [r7, #16]
 8002b62:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b72:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b80:	68f8      	ldr	r0, [r7, #12]
 8002b82:	f000 f831 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00d      	beq.n	8002ba8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b9a:	d103      	bne.n	8002ba4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ba2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e017      	b.n	8002bd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002ba8:	897b      	ldrh	r3, [r7, #10]
 8002baa:	11db      	asrs	r3, r3, #7
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	f003 0306 	and.w	r3, r3, #6
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	f063 030e 	orn	r3, r3, #14
 8002bb8:	b2da      	uxtb	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	4907      	ldr	r1, [pc, #28]	@ (8002be4 <I2C_MasterRequestRead+0x198>)
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 f888 	bl	8002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e000      	b.n	8002bd8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	00010008 	.word	0x00010008
 8002be4:	00010002 	.word	0x00010002

08002be8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	603b      	str	r3, [r7, #0]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bf8:	e048      	b.n	8002c8c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c00:	d044      	beq.n	8002c8c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c02:	f7fe ff87 	bl	8001b14 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d302      	bcc.n	8002c18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d139      	bne.n	8002c8c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	0c1b      	lsrs	r3, r3, #16
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d10d      	bne.n	8002c3e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	695b      	ldr	r3, [r3, #20]
 8002c28:	43da      	mvns	r2, r3
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	bf0c      	ite	eq
 8002c34:	2301      	moveq	r3, #1
 8002c36:	2300      	movne	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	e00c      	b.n	8002c58 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	43da      	mvns	r2, r3
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	bf0c      	ite	eq
 8002c50:	2301      	moveq	r3, #1
 8002c52:	2300      	movne	r3, #0
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	461a      	mov	r2, r3
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d116      	bne.n	8002c8c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2220      	movs	r2, #32
 8002c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c78:	f043 0220 	orr.w	r2, r3, #32
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e023      	b.n	8002cd4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	0c1b      	lsrs	r3, r3, #16
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d10d      	bne.n	8002cb2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	43da      	mvns	r2, r3
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	bf0c      	ite	eq
 8002ca8:	2301      	moveq	r3, #1
 8002caa:	2300      	movne	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	461a      	mov	r2, r3
 8002cb0:	e00c      	b.n	8002ccc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	43da      	mvns	r2, r3
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf0c      	ite	eq
 8002cc4:	2301      	moveq	r3, #1
 8002cc6:	2300      	movne	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	461a      	mov	r2, r3
 8002ccc:	79fb      	ldrb	r3, [r7, #7]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d093      	beq.n	8002bfa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cea:	e071      	b.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cfa:	d123      	bne.n	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d0a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2220      	movs	r2, #32
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	f043 0204 	orr.w	r2, r3, #4
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e067      	b.n	8002e14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d4a:	d041      	beq.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d4c:	f7fe fee2 	bl	8001b14 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d302      	bcc.n	8002d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d136      	bne.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	0c1b      	lsrs	r3, r3, #16
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d10c      	bne.n	8002d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	43da      	mvns	r2, r3
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	4013      	ands	r3, r2
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	bf14      	ite	ne
 8002d7e:	2301      	movne	r3, #1
 8002d80:	2300      	moveq	r3, #0
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	e00b      	b.n	8002d9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	43da      	mvns	r2, r3
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	4013      	ands	r3, r2
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bf14      	ite	ne
 8002d98:	2301      	movne	r3, #1
 8002d9a:	2300      	moveq	r3, #0
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d016      	beq.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2220      	movs	r2, #32
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbc:	f043 0220 	orr.w	r2, r3, #32
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e021      	b.n	8002e14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	0c1b      	lsrs	r3, r3, #16
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d10c      	bne.n	8002df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	43da      	mvns	r2, r3
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	4013      	ands	r3, r2
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	bf14      	ite	ne
 8002dec:	2301      	movne	r3, #1
 8002dee:	2300      	moveq	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	e00b      	b.n	8002e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	43da      	mvns	r2, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	bf14      	ite	ne
 8002e06:	2301      	movne	r3, #1
 8002e08:	2300      	moveq	r3, #0
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f47f af6d 	bne.w	8002cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e28:	e034      	b.n	8002e94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f8e3 	bl	8002ff6 <I2C_IsAcknowledgeFailed>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e034      	b.n	8002ea4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e40:	d028      	beq.n	8002e94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e42:	f7fe fe67 	bl	8001b14 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d302      	bcc.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d11d      	bne.n	8002e94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e62:	2b80      	cmp	r3, #128	@ 0x80
 8002e64:	d016      	beq.n	8002e94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2220      	movs	r2, #32
 8002e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e80:	f043 0220 	orr.w	r2, r3, #32
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e007      	b.n	8002ea4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e9e:	2b80      	cmp	r3, #128	@ 0x80
 8002ea0:	d1c3      	bne.n	8002e2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002eb8:	e034      	b.n	8002f24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f000 f89b 	bl	8002ff6 <I2C_IsAcknowledgeFailed>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e034      	b.n	8002f34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed0:	d028      	beq.n	8002f24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ed2:	f7fe fe1f 	bl	8001b14 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	68ba      	ldr	r2, [r7, #8]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d302      	bcc.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d11d      	bne.n	8002f24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	f003 0304 	and.w	r3, r3, #4
 8002ef2:	2b04      	cmp	r3, #4
 8002ef4:	d016      	beq.n	8002f24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2220      	movs	r2, #32
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	f043 0220 	orr.w	r2, r3, #32
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e007      	b.n	8002f34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	695b      	ldr	r3, [r3, #20]
 8002f2a:	f003 0304 	and.w	r3, r3, #4
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d1c3      	bne.n	8002eba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3710      	adds	r7, #16
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f48:	e049      	b.n	8002fde <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	695b      	ldr	r3, [r3, #20]
 8002f50:	f003 0310 	and.w	r3, r3, #16
 8002f54:	2b10      	cmp	r3, #16
 8002f56:	d119      	bne.n	8002f8c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f06f 0210 	mvn.w	r2, #16
 8002f60:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e030      	b.n	8002fee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f8c:	f7fe fdc2 	bl	8001b14 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	68ba      	ldr	r2, [r7, #8]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d302      	bcc.n	8002fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d11d      	bne.n	8002fde <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fac:	2b40      	cmp	r3, #64	@ 0x40
 8002fae:	d016      	beq.n	8002fde <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fca:	f043 0220 	orr.w	r2, r3, #32
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e007      	b.n	8002fee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe8:	2b40      	cmp	r3, #64	@ 0x40
 8002fea:	d1ae      	bne.n	8002f4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800300c:	d11b      	bne.n	8003046 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003016:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2220      	movs	r2, #32
 8003022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	f043 0204 	orr.w	r2, r3, #4
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e000      	b.n	8003048 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e267      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d075      	beq.n	800315e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003072:	4b88      	ldr	r3, [pc, #544]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	f003 030c 	and.w	r3, r3, #12
 800307a:	2b04      	cmp	r3, #4
 800307c:	d00c      	beq.n	8003098 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800307e:	4b85      	ldr	r3, [pc, #532]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003086:	2b08      	cmp	r3, #8
 8003088:	d112      	bne.n	80030b0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800308a:	4b82      	ldr	r3, [pc, #520]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003092:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003096:	d10b      	bne.n	80030b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003098:	4b7e      	ldr	r3, [pc, #504]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d05b      	beq.n	800315c <HAL_RCC_OscConfig+0x108>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d157      	bne.n	800315c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e242      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030b8:	d106      	bne.n	80030c8 <HAL_RCC_OscConfig+0x74>
 80030ba:	4b76      	ldr	r3, [pc, #472]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a75      	ldr	r2, [pc, #468]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	e01d      	b.n	8003104 <HAL_RCC_OscConfig+0xb0>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030d0:	d10c      	bne.n	80030ec <HAL_RCC_OscConfig+0x98>
 80030d2:	4b70      	ldr	r3, [pc, #448]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a6f      	ldr	r2, [pc, #444]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030dc:	6013      	str	r3, [r2, #0]
 80030de:	4b6d      	ldr	r3, [pc, #436]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a6c      	ldr	r2, [pc, #432]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	e00b      	b.n	8003104 <HAL_RCC_OscConfig+0xb0>
 80030ec:	4b69      	ldr	r3, [pc, #420]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a68      	ldr	r2, [pc, #416]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030f6:	6013      	str	r3, [r2, #0]
 80030f8:	4b66      	ldr	r3, [pc, #408]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a65      	ldr	r2, [pc, #404]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80030fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d013      	beq.n	8003134 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310c:	f7fe fd02 	bl	8001b14 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003114:	f7fe fcfe 	bl	8001b14 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b64      	cmp	r3, #100	@ 0x64
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e207      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003126:	4b5b      	ldr	r3, [pc, #364]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0f0      	beq.n	8003114 <HAL_RCC_OscConfig+0xc0>
 8003132:	e014      	b.n	800315e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003134:	f7fe fcee 	bl	8001b14 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800313c:	f7fe fcea 	bl	8001b14 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b64      	cmp	r3, #100	@ 0x64
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e1f3      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314e:	4b51      	ldr	r3, [pc, #324]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1f0      	bne.n	800313c <HAL_RCC_OscConfig+0xe8>
 800315a:	e000      	b.n	800315e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800315c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d063      	beq.n	8003232 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800316a:	4b4a      	ldr	r3, [pc, #296]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00b      	beq.n	800318e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003176:	4b47      	ldr	r3, [pc, #284]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800317e:	2b08      	cmp	r3, #8
 8003180:	d11c      	bne.n	80031bc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003182:	4b44      	ldr	r3, [pc, #272]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d116      	bne.n	80031bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800318e:	4b41      	ldr	r3, [pc, #260]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d005      	beq.n	80031a6 <HAL_RCC_OscConfig+0x152>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d001      	beq.n	80031a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e1c7      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	00db      	lsls	r3, r3, #3
 80031b4:	4937      	ldr	r1, [pc, #220]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ba:	e03a      	b.n	8003232 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d020      	beq.n	8003206 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031c4:	4b34      	ldr	r3, [pc, #208]	@ (8003298 <HAL_RCC_OscConfig+0x244>)
 80031c6:	2201      	movs	r2, #1
 80031c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ca:	f7fe fca3 	bl	8001b14 <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031d0:	e008      	b.n	80031e4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031d2:	f7fe fc9f 	bl	8001b14 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e1a8      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0f0      	beq.n	80031d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f0:	4b28      	ldr	r3, [pc, #160]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	4925      	ldr	r1, [pc, #148]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003200:	4313      	orrs	r3, r2
 8003202:	600b      	str	r3, [r1, #0]
 8003204:	e015      	b.n	8003232 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003206:	4b24      	ldr	r3, [pc, #144]	@ (8003298 <HAL_RCC_OscConfig+0x244>)
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800320c:	f7fe fc82 	bl	8001b14 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003214:	f7fe fc7e 	bl	8001b14 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b02      	cmp	r3, #2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e187      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003226:	4b1b      	ldr	r3, [pc, #108]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0308 	and.w	r3, r3, #8
 800323a:	2b00      	cmp	r3, #0
 800323c:	d036      	beq.n	80032ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d016      	beq.n	8003274 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003246:	4b15      	ldr	r3, [pc, #84]	@ (800329c <HAL_RCC_OscConfig+0x248>)
 8003248:	2201      	movs	r2, #1
 800324a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800324c:	f7fe fc62 	bl	8001b14 <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003254:	f7fe fc5e 	bl	8001b14 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e167      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003266:	4b0b      	ldr	r3, [pc, #44]	@ (8003294 <HAL_RCC_OscConfig+0x240>)
 8003268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f0      	beq.n	8003254 <HAL_RCC_OscConfig+0x200>
 8003272:	e01b      	b.n	80032ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003274:	4b09      	ldr	r3, [pc, #36]	@ (800329c <HAL_RCC_OscConfig+0x248>)
 8003276:	2200      	movs	r2, #0
 8003278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800327a:	f7fe fc4b 	bl	8001b14 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003280:	e00e      	b.n	80032a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003282:	f7fe fc47 	bl	8001b14 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b02      	cmp	r3, #2
 800328e:	d907      	bls.n	80032a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e150      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
 8003294:	40023800 	.word	0x40023800
 8003298:	42470000 	.word	0x42470000
 800329c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032a0:	4b88      	ldr	r3, [pc, #544]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80032a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1ea      	bne.n	8003282 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0304 	and.w	r3, r3, #4
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	f000 8097 	beq.w	80033e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ba:	2300      	movs	r3, #0
 80032bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032be:	4b81      	ldr	r3, [pc, #516]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10f      	bne.n	80032ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	60bb      	str	r3, [r7, #8]
 80032ce:	4b7d      	ldr	r3, [pc, #500]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d2:	4a7c      	ldr	r2, [pc, #496]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80032d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80032da:	4b7a      	ldr	r3, [pc, #488]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e2:	60bb      	str	r3, [r7, #8]
 80032e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032e6:	2301      	movs	r3, #1
 80032e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ea:	4b77      	ldr	r3, [pc, #476]	@ (80034c8 <HAL_RCC_OscConfig+0x474>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d118      	bne.n	8003328 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032f6:	4b74      	ldr	r3, [pc, #464]	@ (80034c8 <HAL_RCC_OscConfig+0x474>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a73      	ldr	r2, [pc, #460]	@ (80034c8 <HAL_RCC_OscConfig+0x474>)
 80032fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003300:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003302:	f7fe fc07 	bl	8001b14 <HAL_GetTick>
 8003306:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003308:	e008      	b.n	800331c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800330a:	f7fe fc03 	bl	8001b14 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e10c      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800331c:	4b6a      	ldr	r3, [pc, #424]	@ (80034c8 <HAL_RCC_OscConfig+0x474>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003324:	2b00      	cmp	r3, #0
 8003326:	d0f0      	beq.n	800330a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d106      	bne.n	800333e <HAL_RCC_OscConfig+0x2ea>
 8003330:	4b64      	ldr	r3, [pc, #400]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003334:	4a63      	ldr	r2, [pc, #396]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003336:	f043 0301 	orr.w	r3, r3, #1
 800333a:	6713      	str	r3, [r2, #112]	@ 0x70
 800333c:	e01c      	b.n	8003378 <HAL_RCC_OscConfig+0x324>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	2b05      	cmp	r3, #5
 8003344:	d10c      	bne.n	8003360 <HAL_RCC_OscConfig+0x30c>
 8003346:	4b5f      	ldr	r3, [pc, #380]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334a:	4a5e      	ldr	r2, [pc, #376]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 800334c:	f043 0304 	orr.w	r3, r3, #4
 8003350:	6713      	str	r3, [r2, #112]	@ 0x70
 8003352:	4b5c      	ldr	r3, [pc, #368]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003356:	4a5b      	ldr	r2, [pc, #364]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003358:	f043 0301 	orr.w	r3, r3, #1
 800335c:	6713      	str	r3, [r2, #112]	@ 0x70
 800335e:	e00b      	b.n	8003378 <HAL_RCC_OscConfig+0x324>
 8003360:	4b58      	ldr	r3, [pc, #352]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003364:	4a57      	ldr	r2, [pc, #348]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003366:	f023 0301 	bic.w	r3, r3, #1
 800336a:	6713      	str	r3, [r2, #112]	@ 0x70
 800336c:	4b55      	ldr	r3, [pc, #340]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 800336e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003370:	4a54      	ldr	r2, [pc, #336]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003372:	f023 0304 	bic.w	r3, r3, #4
 8003376:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d015      	beq.n	80033ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003380:	f7fe fbc8 	bl	8001b14 <HAL_GetTick>
 8003384:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003386:	e00a      	b.n	800339e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003388:	f7fe fbc4 	bl	8001b14 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003396:	4293      	cmp	r3, r2
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e0cb      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800339e:	4b49      	ldr	r3, [pc, #292]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80033a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d0ee      	beq.n	8003388 <HAL_RCC_OscConfig+0x334>
 80033aa:	e014      	b.n	80033d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033ac:	f7fe fbb2 	bl	8001b14 <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033b2:	e00a      	b.n	80033ca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b4:	f7fe fbae 	bl	8001b14 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d901      	bls.n	80033ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e0b5      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ca:	4b3e      	ldr	r3, [pc, #248]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80033cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1ee      	bne.n	80033b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033d6:	7dfb      	ldrb	r3, [r7, #23]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d105      	bne.n	80033e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033dc:	4b39      	ldr	r3, [pc, #228]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80033de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e0:	4a38      	ldr	r2, [pc, #224]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80033e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	f000 80a1 	beq.w	8003534 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033f2:	4b34      	ldr	r3, [pc, #208]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f003 030c 	and.w	r3, r3, #12
 80033fa:	2b08      	cmp	r3, #8
 80033fc:	d05c      	beq.n	80034b8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	2b02      	cmp	r3, #2
 8003404:	d141      	bne.n	800348a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003406:	4b31      	ldr	r3, [pc, #196]	@ (80034cc <HAL_RCC_OscConfig+0x478>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800340c:	f7fe fb82 	bl	8001b14 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003414:	f7fe fb7e 	bl	8001b14 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e087      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003426:	4b27      	ldr	r3, [pc, #156]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f0      	bne.n	8003414 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69da      	ldr	r2, [r3, #28]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	431a      	orrs	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003440:	019b      	lsls	r3, r3, #6
 8003442:	431a      	orrs	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003448:	085b      	lsrs	r3, r3, #1
 800344a:	3b01      	subs	r3, #1
 800344c:	041b      	lsls	r3, r3, #16
 800344e:	431a      	orrs	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003454:	061b      	lsls	r3, r3, #24
 8003456:	491b      	ldr	r1, [pc, #108]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 8003458:	4313      	orrs	r3, r2
 800345a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800345c:	4b1b      	ldr	r3, [pc, #108]	@ (80034cc <HAL_RCC_OscConfig+0x478>)
 800345e:	2201      	movs	r2, #1
 8003460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003462:	f7fe fb57 	bl	8001b14 <HAL_GetTick>
 8003466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003468:	e008      	b.n	800347c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346a:	f7fe fb53 	bl	8001b14 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e05c      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800347c:	4b11      	ldr	r3, [pc, #68]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0f0      	beq.n	800346a <HAL_RCC_OscConfig+0x416>
 8003488:	e054      	b.n	8003534 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800348a:	4b10      	ldr	r3, [pc, #64]	@ (80034cc <HAL_RCC_OscConfig+0x478>)
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003490:	f7fe fb40 	bl	8001b14 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003498:	f7fe fb3c 	bl	8001b14 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e045      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034aa:	4b06      	ldr	r3, [pc, #24]	@ (80034c4 <HAL_RCC_OscConfig+0x470>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1f0      	bne.n	8003498 <HAL_RCC_OscConfig+0x444>
 80034b6:	e03d      	b.n	8003534 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d107      	bne.n	80034d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e038      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
 80034c4:	40023800 	.word	0x40023800
 80034c8:	40007000 	.word	0x40007000
 80034cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003540 <HAL_RCC_OscConfig+0x4ec>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d028      	beq.n	8003530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d121      	bne.n	8003530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d11a      	bne.n	8003530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003500:	4013      	ands	r3, r2
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003506:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003508:	4293      	cmp	r3, r2
 800350a:	d111      	bne.n	8003530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003516:	085b      	lsrs	r3, r3, #1
 8003518:	3b01      	subs	r3, #1
 800351a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800351c:	429a      	cmp	r2, r3
 800351e:	d107      	bne.n	8003530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800352c:	429a      	cmp	r2, r3
 800352e:	d001      	beq.n	8003534 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e000      	b.n	8003536 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3718      	adds	r7, #24
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	40023800 	.word	0x40023800

08003544 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0cc      	b.n	80036f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003558:	4b68      	ldr	r3, [pc, #416]	@ (80036fc <HAL_RCC_ClockConfig+0x1b8>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0307 	and.w	r3, r3, #7
 8003560:	683a      	ldr	r2, [r7, #0]
 8003562:	429a      	cmp	r2, r3
 8003564:	d90c      	bls.n	8003580 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003566:	4b65      	ldr	r3, [pc, #404]	@ (80036fc <HAL_RCC_ClockConfig+0x1b8>)
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	b2d2      	uxtb	r2, r2
 800356c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800356e:	4b63      	ldr	r3, [pc, #396]	@ (80036fc <HAL_RCC_ClockConfig+0x1b8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	683a      	ldr	r2, [r7, #0]
 8003578:	429a      	cmp	r2, r3
 800357a:	d001      	beq.n	8003580 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e0b8      	b.n	80036f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d020      	beq.n	80035ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0304 	and.w	r3, r3, #4
 8003594:	2b00      	cmp	r3, #0
 8003596:	d005      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003598:	4b59      	ldr	r3, [pc, #356]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	4a58      	ldr	r2, [pc, #352]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 800359e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80035a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0308 	and.w	r3, r3, #8
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d005      	beq.n	80035bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035b0:	4b53      	ldr	r3, [pc, #332]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	4a52      	ldr	r2, [pc, #328]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 80035b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80035ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035bc:	4b50      	ldr	r3, [pc, #320]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	494d      	ldr	r1, [pc, #308]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d044      	beq.n	8003664 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d107      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035e2:	4b47      	ldr	r3, [pc, #284]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d119      	bne.n	8003622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e07f      	b.n	80036f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d003      	beq.n	8003602 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035fe:	2b03      	cmp	r3, #3
 8003600:	d107      	bne.n	8003612 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003602:	4b3f      	ldr	r3, [pc, #252]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d109      	bne.n	8003622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e06f      	b.n	80036f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003612:	4b3b      	ldr	r3, [pc, #236]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e067      	b.n	80036f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003622:	4b37      	ldr	r3, [pc, #220]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f023 0203 	bic.w	r2, r3, #3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	4934      	ldr	r1, [pc, #208]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 8003630:	4313      	orrs	r3, r2
 8003632:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003634:	f7fe fa6e 	bl	8001b14 <HAL_GetTick>
 8003638:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800363a:	e00a      	b.n	8003652 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800363c:	f7fe fa6a 	bl	8001b14 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800364a:	4293      	cmp	r3, r2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e04f      	b.n	80036f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003652:	4b2b      	ldr	r3, [pc, #172]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f003 020c 	and.w	r2, r3, #12
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	429a      	cmp	r2, r3
 8003662:	d1eb      	bne.n	800363c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003664:	4b25      	ldr	r3, [pc, #148]	@ (80036fc <HAL_RCC_ClockConfig+0x1b8>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d20c      	bcs.n	800368c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003672:	4b22      	ldr	r3, [pc, #136]	@ (80036fc <HAL_RCC_ClockConfig+0x1b8>)
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800367a:	4b20      	ldr	r3, [pc, #128]	@ (80036fc <HAL_RCC_ClockConfig+0x1b8>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	429a      	cmp	r2, r3
 8003686:	d001      	beq.n	800368c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e032      	b.n	80036f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0304 	and.w	r3, r3, #4
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003698:	4b19      	ldr	r3, [pc, #100]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	4916      	ldr	r1, [pc, #88]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0308 	and.w	r3, r3, #8
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d009      	beq.n	80036ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036b6:	4b12      	ldr	r3, [pc, #72]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	490e      	ldr	r1, [pc, #56]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036ca:	f000 f821 	bl	8003710 <HAL_RCC_GetSysClockFreq>
 80036ce:	4602      	mov	r2, r0
 80036d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003700 <HAL_RCC_ClockConfig+0x1bc>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	091b      	lsrs	r3, r3, #4
 80036d6:	f003 030f 	and.w	r3, r3, #15
 80036da:	490a      	ldr	r1, [pc, #40]	@ (8003704 <HAL_RCC_ClockConfig+0x1c0>)
 80036dc:	5ccb      	ldrb	r3, [r1, r3]
 80036de:	fa22 f303 	lsr.w	r3, r2, r3
 80036e2:	4a09      	ldr	r2, [pc, #36]	@ (8003708 <HAL_RCC_ClockConfig+0x1c4>)
 80036e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80036e6:	4b09      	ldr	r3, [pc, #36]	@ (800370c <HAL_RCC_ClockConfig+0x1c8>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7fe f85e 	bl	80017ac <HAL_InitTick>

  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	40023c00 	.word	0x40023c00
 8003700:	40023800 	.word	0x40023800
 8003704:	0800a4d4 	.word	0x0800a4d4
 8003708:	20000000 	.word	0x20000000
 800370c:	20000004 	.word	0x20000004

08003710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003714:	b090      	sub	sp, #64	@ 0x40
 8003716:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003718:	2300      	movs	r3, #0
 800371a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800371c:	2300      	movs	r3, #0
 800371e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003724:	2300      	movs	r3, #0
 8003726:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003728:	4b59      	ldr	r3, [pc, #356]	@ (8003890 <HAL_RCC_GetSysClockFreq+0x180>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 030c 	and.w	r3, r3, #12
 8003730:	2b08      	cmp	r3, #8
 8003732:	d00d      	beq.n	8003750 <HAL_RCC_GetSysClockFreq+0x40>
 8003734:	2b08      	cmp	r3, #8
 8003736:	f200 80a1 	bhi.w	800387c <HAL_RCC_GetSysClockFreq+0x16c>
 800373a:	2b00      	cmp	r3, #0
 800373c:	d002      	beq.n	8003744 <HAL_RCC_GetSysClockFreq+0x34>
 800373e:	2b04      	cmp	r3, #4
 8003740:	d003      	beq.n	800374a <HAL_RCC_GetSysClockFreq+0x3a>
 8003742:	e09b      	b.n	800387c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003744:	4b53      	ldr	r3, [pc, #332]	@ (8003894 <HAL_RCC_GetSysClockFreq+0x184>)
 8003746:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003748:	e09b      	b.n	8003882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800374a:	4b53      	ldr	r3, [pc, #332]	@ (8003898 <HAL_RCC_GetSysClockFreq+0x188>)
 800374c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800374e:	e098      	b.n	8003882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003750:	4b4f      	ldr	r3, [pc, #316]	@ (8003890 <HAL_RCC_GetSysClockFreq+0x180>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003758:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800375a:	4b4d      	ldr	r3, [pc, #308]	@ (8003890 <HAL_RCC_GetSysClockFreq+0x180>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d028      	beq.n	80037b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003766:	4b4a      	ldr	r3, [pc, #296]	@ (8003890 <HAL_RCC_GetSysClockFreq+0x180>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	099b      	lsrs	r3, r3, #6
 800376c:	2200      	movs	r2, #0
 800376e:	623b      	str	r3, [r7, #32]
 8003770:	627a      	str	r2, [r7, #36]	@ 0x24
 8003772:	6a3b      	ldr	r3, [r7, #32]
 8003774:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003778:	2100      	movs	r1, #0
 800377a:	4b47      	ldr	r3, [pc, #284]	@ (8003898 <HAL_RCC_GetSysClockFreq+0x188>)
 800377c:	fb03 f201 	mul.w	r2, r3, r1
 8003780:	2300      	movs	r3, #0
 8003782:	fb00 f303 	mul.w	r3, r0, r3
 8003786:	4413      	add	r3, r2
 8003788:	4a43      	ldr	r2, [pc, #268]	@ (8003898 <HAL_RCC_GetSysClockFreq+0x188>)
 800378a:	fba0 1202 	umull	r1, r2, r0, r2
 800378e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003790:	460a      	mov	r2, r1
 8003792:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003794:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003796:	4413      	add	r3, r2
 8003798:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800379a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800379c:	2200      	movs	r2, #0
 800379e:	61bb      	str	r3, [r7, #24]
 80037a0:	61fa      	str	r2, [r7, #28]
 80037a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80037aa:	f7fd fa75 	bl	8000c98 <__aeabi_uldivmod>
 80037ae:	4602      	mov	r2, r0
 80037b0:	460b      	mov	r3, r1
 80037b2:	4613      	mov	r3, r2
 80037b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037b6:	e053      	b.n	8003860 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037b8:	4b35      	ldr	r3, [pc, #212]	@ (8003890 <HAL_RCC_GetSysClockFreq+0x180>)
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	099b      	lsrs	r3, r3, #6
 80037be:	2200      	movs	r2, #0
 80037c0:	613b      	str	r3, [r7, #16]
 80037c2:	617a      	str	r2, [r7, #20]
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80037ca:	f04f 0b00 	mov.w	fp, #0
 80037ce:	4652      	mov	r2, sl
 80037d0:	465b      	mov	r3, fp
 80037d2:	f04f 0000 	mov.w	r0, #0
 80037d6:	f04f 0100 	mov.w	r1, #0
 80037da:	0159      	lsls	r1, r3, #5
 80037dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037e0:	0150      	lsls	r0, r2, #5
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	ebb2 080a 	subs.w	r8, r2, sl
 80037ea:	eb63 090b 	sbc.w	r9, r3, fp
 80037ee:	f04f 0200 	mov.w	r2, #0
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80037fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80037fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003802:	ebb2 0408 	subs.w	r4, r2, r8
 8003806:	eb63 0509 	sbc.w	r5, r3, r9
 800380a:	f04f 0200 	mov.w	r2, #0
 800380e:	f04f 0300 	mov.w	r3, #0
 8003812:	00eb      	lsls	r3, r5, #3
 8003814:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003818:	00e2      	lsls	r2, r4, #3
 800381a:	4614      	mov	r4, r2
 800381c:	461d      	mov	r5, r3
 800381e:	eb14 030a 	adds.w	r3, r4, sl
 8003822:	603b      	str	r3, [r7, #0]
 8003824:	eb45 030b 	adc.w	r3, r5, fp
 8003828:	607b      	str	r3, [r7, #4]
 800382a:	f04f 0200 	mov.w	r2, #0
 800382e:	f04f 0300 	mov.w	r3, #0
 8003832:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003836:	4629      	mov	r1, r5
 8003838:	028b      	lsls	r3, r1, #10
 800383a:	4621      	mov	r1, r4
 800383c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003840:	4621      	mov	r1, r4
 8003842:	028a      	lsls	r2, r1, #10
 8003844:	4610      	mov	r0, r2
 8003846:	4619      	mov	r1, r3
 8003848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800384a:	2200      	movs	r2, #0
 800384c:	60bb      	str	r3, [r7, #8]
 800384e:	60fa      	str	r2, [r7, #12]
 8003850:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003854:	f7fd fa20 	bl	8000c98 <__aeabi_uldivmod>
 8003858:	4602      	mov	r2, r0
 800385a:	460b      	mov	r3, r1
 800385c:	4613      	mov	r3, r2
 800385e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003860:	4b0b      	ldr	r3, [pc, #44]	@ (8003890 <HAL_RCC_GetSysClockFreq+0x180>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	0c1b      	lsrs	r3, r3, #16
 8003866:	f003 0303 	and.w	r3, r3, #3
 800386a:	3301      	adds	r3, #1
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003870:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003874:	fbb2 f3f3 	udiv	r3, r2, r3
 8003878:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800387a:	e002      	b.n	8003882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800387c:	4b05      	ldr	r3, [pc, #20]	@ (8003894 <HAL_RCC_GetSysClockFreq+0x184>)
 800387e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003880:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003884:	4618      	mov	r0, r3
 8003886:	3740      	adds	r7, #64	@ 0x40
 8003888:	46bd      	mov	sp, r7
 800388a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800388e:	bf00      	nop
 8003890:	40023800 	.word	0x40023800
 8003894:	00f42400 	.word	0x00f42400
 8003898:	017d7840 	.word	0x017d7840

0800389c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038a0:	4b03      	ldr	r3, [pc, #12]	@ (80038b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80038a2:	681b      	ldr	r3, [r3, #0]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	20000000 	.word	0x20000000

080038b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038b8:	f7ff fff0 	bl	800389c <HAL_RCC_GetHCLKFreq>
 80038bc:	4602      	mov	r2, r0
 80038be:	4b05      	ldr	r3, [pc, #20]	@ (80038d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	0a9b      	lsrs	r3, r3, #10
 80038c4:	f003 0307 	and.w	r3, r3, #7
 80038c8:	4903      	ldr	r1, [pc, #12]	@ (80038d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038ca:	5ccb      	ldrb	r3, [r1, r3]
 80038cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40023800 	.word	0x40023800
 80038d8:	0800a4e4 	.word	0x0800a4e4

080038dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038e0:	f7ff ffdc 	bl	800389c <HAL_RCC_GetHCLKFreq>
 80038e4:	4602      	mov	r2, r0
 80038e6:	4b05      	ldr	r3, [pc, #20]	@ (80038fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	0b5b      	lsrs	r3, r3, #13
 80038ec:	f003 0307 	and.w	r3, r3, #7
 80038f0:	4903      	ldr	r1, [pc, #12]	@ (8003900 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038f2:	5ccb      	ldrb	r3, [r1, r3]
 80038f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40023800 	.word	0x40023800
 8003900:	0800a4e4 	.word	0x0800a4e4

08003904 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	220f      	movs	r2, #15
 8003912:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003914:	4b12      	ldr	r3, [pc, #72]	@ (8003960 <HAL_RCC_GetClockConfig+0x5c>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f003 0203 	and.w	r2, r3, #3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003920:	4b0f      	ldr	r3, [pc, #60]	@ (8003960 <HAL_RCC_GetClockConfig+0x5c>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800392c:	4b0c      	ldr	r3, [pc, #48]	@ (8003960 <HAL_RCC_GetClockConfig+0x5c>)
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003938:	4b09      	ldr	r3, [pc, #36]	@ (8003960 <HAL_RCC_GetClockConfig+0x5c>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	08db      	lsrs	r3, r3, #3
 800393e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003946:	4b07      	ldr	r3, [pc, #28]	@ (8003964 <HAL_RCC_GetClockConfig+0x60>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0207 	and.w	r2, r3, #7
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	601a      	str	r2, [r3, #0]
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	40023800 	.word	0x40023800
 8003964:	40023c00 	.word	0x40023c00

08003968 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e041      	b.n	80039fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d106      	bne.n	8003994 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f839 	bl	8003a06 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	3304      	adds	r3, #4
 80039a4:	4619      	mov	r1, r3
 80039a6:	4610      	mov	r0, r2
 80039a8:	f000 f9b2 	bl	8003d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3708      	adds	r7, #8
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003a0e:	bf00      	nop
 8003a10:	370c      	adds	r7, #12
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
	...

08003a1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d001      	beq.n	8003a34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e044      	b.n	8003abe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2202      	movs	r2, #2
 8003a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68da      	ldr	r2, [r3, #12]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f042 0201 	orr.w	r2, r2, #1
 8003a4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a1e      	ldr	r2, [pc, #120]	@ (8003acc <HAL_TIM_Base_Start_IT+0xb0>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d018      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x6c>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a5e:	d013      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x6c>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a1a      	ldr	r2, [pc, #104]	@ (8003ad0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d00e      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x6c>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a19      	ldr	r2, [pc, #100]	@ (8003ad4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d009      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x6c>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a17      	ldr	r2, [pc, #92]	@ (8003ad8 <HAL_TIM_Base_Start_IT+0xbc>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d004      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x6c>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a16      	ldr	r2, [pc, #88]	@ (8003adc <HAL_TIM_Base_Start_IT+0xc0>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d111      	bne.n	8003aac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2b06      	cmp	r3, #6
 8003a98:	d010      	beq.n	8003abc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f042 0201 	orr.w	r2, r2, #1
 8003aa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aaa:	e007      	b.n	8003abc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0201 	orr.w	r2, r2, #1
 8003aba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3714      	adds	r7, #20
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	40010000 	.word	0x40010000
 8003ad0:	40000400 	.word	0x40000400
 8003ad4:	40000800 	.word	0x40000800
 8003ad8:	40000c00 	.word	0x40000c00
 8003adc:	40014000 	.word	0x40014000

08003ae0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d020      	beq.n	8003b44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d01b      	beq.n	8003b44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f06f 0202 	mvn.w	r2, #2
 8003b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	f003 0303 	and.w	r3, r3, #3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f8d2 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003b30:	e005      	b.n	8003b3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f8c4 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f8d5 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f003 0304 	and.w	r3, r3, #4
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d020      	beq.n	8003b90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d01b      	beq.n	8003b90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f06f 0204 	mvn.w	r2, #4
 8003b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2202      	movs	r2, #2
 8003b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f8ac 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003b7c:	e005      	b.n	8003b8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f89e 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 f8af 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f003 0308 	and.w	r3, r3, #8
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d020      	beq.n	8003bdc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f003 0308 	and.w	r3, r3, #8
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d01b      	beq.n	8003bdc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f06f 0208 	mvn.w	r2, #8
 8003bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2204      	movs	r2, #4
 8003bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	69db      	ldr	r3, [r3, #28]
 8003bba:	f003 0303 	and.w	r3, r3, #3
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d003      	beq.n	8003bca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 f886 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003bc8:	e005      	b.n	8003bd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f878 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f000 f889 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f003 0310 	and.w	r3, r3, #16
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d020      	beq.n	8003c28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f003 0310 	and.w	r3, r3, #16
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d01b      	beq.n	8003c28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f06f 0210 	mvn.w	r2, #16
 8003bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2208      	movs	r2, #8
 8003bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 f860 	bl	8003cd4 <HAL_TIM_IC_CaptureCallback>
 8003c14:	e005      	b.n	8003c22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f852 	bl	8003cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 f863 	bl	8003ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00c      	beq.n	8003c4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f003 0301 	and.w	r3, r3, #1
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d007      	beq.n	8003c4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f06f 0201 	mvn.w	r2, #1
 8003c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f7fd fcba 	bl	80015c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00c      	beq.n	8003c70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d007      	beq.n	8003c70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 f8e0 	bl	8003e30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00c      	beq.n	8003c94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d007      	beq.n	8003c94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f834 	bl	8003cfc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	f003 0320 	and.w	r3, r3, #32
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00c      	beq.n	8003cb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f003 0320 	and.w	r3, r3, #32
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d007      	beq.n	8003cb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f06f 0220 	mvn.w	r2, #32
 8003cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 f8b2 	bl	8003e1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cb8:	bf00      	nop
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a37      	ldr	r2, [pc, #220]	@ (8003e00 <TIM_Base_SetConfig+0xf0>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d00f      	beq.n	8003d48 <TIM_Base_SetConfig+0x38>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d2e:	d00b      	beq.n	8003d48 <TIM_Base_SetConfig+0x38>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a34      	ldr	r2, [pc, #208]	@ (8003e04 <TIM_Base_SetConfig+0xf4>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d007      	beq.n	8003d48 <TIM_Base_SetConfig+0x38>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a33      	ldr	r2, [pc, #204]	@ (8003e08 <TIM_Base_SetConfig+0xf8>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d003      	beq.n	8003d48 <TIM_Base_SetConfig+0x38>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a32      	ldr	r2, [pc, #200]	@ (8003e0c <TIM_Base_SetConfig+0xfc>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d108      	bne.n	8003d5a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a28      	ldr	r2, [pc, #160]	@ (8003e00 <TIM_Base_SetConfig+0xf0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d01b      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d68:	d017      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a25      	ldr	r2, [pc, #148]	@ (8003e04 <TIM_Base_SetConfig+0xf4>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d013      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a24      	ldr	r2, [pc, #144]	@ (8003e08 <TIM_Base_SetConfig+0xf8>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d00f      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a23      	ldr	r2, [pc, #140]	@ (8003e0c <TIM_Base_SetConfig+0xfc>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d00b      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a22      	ldr	r2, [pc, #136]	@ (8003e10 <TIM_Base_SetConfig+0x100>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d007      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a21      	ldr	r2, [pc, #132]	@ (8003e14 <TIM_Base_SetConfig+0x104>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d003      	beq.n	8003d9a <TIM_Base_SetConfig+0x8a>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a20      	ldr	r2, [pc, #128]	@ (8003e18 <TIM_Base_SetConfig+0x108>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d108      	bne.n	8003dac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	689a      	ldr	r2, [r3, #8]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a0c      	ldr	r2, [pc, #48]	@ (8003e00 <TIM_Base_SetConfig+0xf0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d103      	bne.n	8003dda <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	691a      	ldr	r2, [r3, #16]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f043 0204 	orr.w	r2, r3, #4
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	601a      	str	r2, [r3, #0]
}
 8003df2:	bf00      	nop
 8003df4:	3714      	adds	r7, #20
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	40010000 	.word	0x40010000
 8003e04:	40000400 	.word	0x40000400
 8003e08:	40000800 	.word	0x40000800
 8003e0c:	40000c00 	.word	0x40000c00
 8003e10:	40014000 	.word	0x40014000
 8003e14:	40014400 	.word	0x40014400
 8003e18:	40014800 	.word	0x40014800

08003e1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e042      	b.n	8003edc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d106      	bne.n	8003e70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7fd fc56 	bl	800171c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2224      	movs	r2, #36	@ 0x24
 8003e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68da      	ldr	r2, [r3, #12]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 f973 	bl	8004174 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	691a      	ldr	r2, [r3, #16]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	695a      	ldr	r2, [r3, #20]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003eac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ebc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3708      	adds	r7, #8
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b08a      	sub	sp, #40	@ 0x28
 8003ee8:	af02      	add	r7, sp, #8
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	603b      	str	r3, [r7, #0]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b20      	cmp	r3, #32
 8003f02:	d175      	bne.n	8003ff0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d002      	beq.n	8003f10 <HAL_UART_Transmit+0x2c>
 8003f0a:	88fb      	ldrh	r3, [r7, #6]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e06e      	b.n	8003ff2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2221      	movs	r2, #33	@ 0x21
 8003f1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f22:	f7fd fdf7 	bl	8001b14 <HAL_GetTick>
 8003f26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	88fa      	ldrh	r2, [r7, #6]
 8003f2c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	88fa      	ldrh	r2, [r7, #6]
 8003f32:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f3c:	d108      	bne.n	8003f50 <HAL_UART_Transmit+0x6c>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d104      	bne.n	8003f50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f46:	2300      	movs	r3, #0
 8003f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	61bb      	str	r3, [r7, #24]
 8003f4e:	e003      	b.n	8003f58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f58:	e02e      	b.n	8003fb8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	2200      	movs	r2, #0
 8003f62:	2180      	movs	r1, #128	@ 0x80
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 f848 	bl	8003ffa <UART_WaitOnFlagUntilTimeout>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d005      	beq.n	8003f7c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2220      	movs	r2, #32
 8003f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e03a      	b.n	8003ff2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d10b      	bne.n	8003f9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	881b      	ldrh	r3, [r3, #0]
 8003f86:	461a      	mov	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	3302      	adds	r3, #2
 8003f96:	61bb      	str	r3, [r7, #24]
 8003f98:	e007      	b.n	8003faa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	781a      	ldrb	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1cb      	bne.n	8003f5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	2140      	movs	r1, #64	@ 0x40
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f000 f814 	bl	8003ffa <UART_WaitOnFlagUntilTimeout>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d005      	beq.n	8003fe4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e006      	b.n	8003ff2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003fec:	2300      	movs	r3, #0
 8003fee:	e000      	b.n	8003ff2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003ff0:	2302      	movs	r3, #2
  }
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3720      	adds	r7, #32
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b086      	sub	sp, #24
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	60b9      	str	r1, [r7, #8]
 8004004:	603b      	str	r3, [r7, #0]
 8004006:	4613      	mov	r3, r2
 8004008:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800400a:	e03b      	b.n	8004084 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800400c:	6a3b      	ldr	r3, [r7, #32]
 800400e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004012:	d037      	beq.n	8004084 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004014:	f7fd fd7e 	bl	8001b14 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	6a3a      	ldr	r2, [r7, #32]
 8004020:	429a      	cmp	r2, r3
 8004022:	d302      	bcc.n	800402a <UART_WaitOnFlagUntilTimeout+0x30>
 8004024:	6a3b      	ldr	r3, [r7, #32]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e03a      	b.n	80040a4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d023      	beq.n	8004084 <UART_WaitOnFlagUntilTimeout+0x8a>
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	2b80      	cmp	r3, #128	@ 0x80
 8004040:	d020      	beq.n	8004084 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	2b40      	cmp	r3, #64	@ 0x40
 8004046:	d01d      	beq.n	8004084 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0308 	and.w	r3, r3, #8
 8004052:	2b08      	cmp	r3, #8
 8004054:	d116      	bne.n	8004084 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004056:	2300      	movs	r3, #0
 8004058:	617b      	str	r3, [r7, #20]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	617b      	str	r3, [r7, #20]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	617b      	str	r3, [r7, #20]
 800406a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f000 f81d 	bl	80040ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2208      	movs	r2, #8
 8004076:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e00f      	b.n	80040a4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	4013      	ands	r3, r2
 800408e:	68ba      	ldr	r2, [r7, #8]
 8004090:	429a      	cmp	r2, r3
 8004092:	bf0c      	ite	eq
 8004094:	2301      	moveq	r3, #1
 8004096:	2300      	movne	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	79fb      	ldrb	r3, [r7, #7]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d0b4      	beq.n	800400c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3718      	adds	r7, #24
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b095      	sub	sp, #84	@ 0x54
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	330c      	adds	r3, #12
 80040ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040be:	e853 3f00 	ldrex	r3, [r3]
 80040c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80040c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	330c      	adds	r3, #12
 80040d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040d4:	643a      	str	r2, [r7, #64]	@ 0x40
 80040d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80040da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80040dc:	e841 2300 	strex	r3, r2, [r1]
 80040e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80040e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1e5      	bne.n	80040b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	3314      	adds	r3, #20
 80040ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f0:	6a3b      	ldr	r3, [r7, #32]
 80040f2:	e853 3f00 	ldrex	r3, [r3]
 80040f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	f023 0301 	bic.w	r3, r3, #1
 80040fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	3314      	adds	r3, #20
 8004106:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004108:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800410a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800410e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004110:	e841 2300 	strex	r3, r2, [r1]
 8004114:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1e5      	bne.n	80040e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004120:	2b01      	cmp	r3, #1
 8004122:	d119      	bne.n	8004158 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	330c      	adds	r3, #12
 800412a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	e853 3f00 	ldrex	r3, [r3]
 8004132:	60bb      	str	r3, [r7, #8]
   return(result);
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	f023 0310 	bic.w	r3, r3, #16
 800413a:	647b      	str	r3, [r7, #68]	@ 0x44
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	330c      	adds	r3, #12
 8004142:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004144:	61ba      	str	r2, [r7, #24]
 8004146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004148:	6979      	ldr	r1, [r7, #20]
 800414a:	69ba      	ldr	r2, [r7, #24]
 800414c:	e841 2300 	strex	r3, r2, [r1]
 8004150:	613b      	str	r3, [r7, #16]
   return(result);
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1e5      	bne.n	8004124 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2220      	movs	r2, #32
 800415c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004166:	bf00      	nop
 8004168:	3754      	adds	r7, #84	@ 0x54
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
	...

08004174 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004174:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004178:	b0c0      	sub	sp, #256	@ 0x100
 800417a:	af00      	add	r7, sp, #0
 800417c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800418c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004190:	68d9      	ldr	r1, [r3, #12]
 8004192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	ea40 0301 	orr.w	r3, r0, r1
 800419c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800419e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041a2:	689a      	ldr	r2, [r3, #8]
 80041a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	431a      	orrs	r2, r3
 80041ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	431a      	orrs	r2, r3
 80041b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041b8:	69db      	ldr	r3, [r3, #28]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80041c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80041cc:	f021 010c 	bic.w	r1, r1, #12
 80041d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80041da:	430b      	orrs	r3, r1
 80041dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80041ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041ee:	6999      	ldr	r1, [r3, #24]
 80041f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	ea40 0301 	orr.w	r3, r0, r1
 80041fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	4b8f      	ldr	r3, [pc, #572]	@ (8004440 <UART_SetConfig+0x2cc>)
 8004204:	429a      	cmp	r2, r3
 8004206:	d005      	beq.n	8004214 <UART_SetConfig+0xa0>
 8004208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	4b8d      	ldr	r3, [pc, #564]	@ (8004444 <UART_SetConfig+0x2d0>)
 8004210:	429a      	cmp	r2, r3
 8004212:	d104      	bne.n	800421e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004214:	f7ff fb62 	bl	80038dc <HAL_RCC_GetPCLK2Freq>
 8004218:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800421c:	e003      	b.n	8004226 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800421e:	f7ff fb49 	bl	80038b4 <HAL_RCC_GetPCLK1Freq>
 8004222:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800422a:	69db      	ldr	r3, [r3, #28]
 800422c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004230:	f040 810c 	bne.w	800444c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004234:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004238:	2200      	movs	r2, #0
 800423a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800423e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004242:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004246:	4622      	mov	r2, r4
 8004248:	462b      	mov	r3, r5
 800424a:	1891      	adds	r1, r2, r2
 800424c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800424e:	415b      	adcs	r3, r3
 8004250:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004252:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004256:	4621      	mov	r1, r4
 8004258:	eb12 0801 	adds.w	r8, r2, r1
 800425c:	4629      	mov	r1, r5
 800425e:	eb43 0901 	adc.w	r9, r3, r1
 8004262:	f04f 0200 	mov.w	r2, #0
 8004266:	f04f 0300 	mov.w	r3, #0
 800426a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800426e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004272:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004276:	4690      	mov	r8, r2
 8004278:	4699      	mov	r9, r3
 800427a:	4623      	mov	r3, r4
 800427c:	eb18 0303 	adds.w	r3, r8, r3
 8004280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004284:	462b      	mov	r3, r5
 8004286:	eb49 0303 	adc.w	r3, r9, r3
 800428a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800428e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800429a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800429e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042a2:	460b      	mov	r3, r1
 80042a4:	18db      	adds	r3, r3, r3
 80042a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80042a8:	4613      	mov	r3, r2
 80042aa:	eb42 0303 	adc.w	r3, r2, r3
 80042ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80042b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80042b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80042b8:	f7fc fcee 	bl	8000c98 <__aeabi_uldivmod>
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	4b61      	ldr	r3, [pc, #388]	@ (8004448 <UART_SetConfig+0x2d4>)
 80042c2:	fba3 2302 	umull	r2, r3, r3, r2
 80042c6:	095b      	lsrs	r3, r3, #5
 80042c8:	011c      	lsls	r4, r3, #4
 80042ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042ce:	2200      	movs	r2, #0
 80042d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80042d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80042dc:	4642      	mov	r2, r8
 80042de:	464b      	mov	r3, r9
 80042e0:	1891      	adds	r1, r2, r2
 80042e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80042e4:	415b      	adcs	r3, r3
 80042e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80042ec:	4641      	mov	r1, r8
 80042ee:	eb12 0a01 	adds.w	sl, r2, r1
 80042f2:	4649      	mov	r1, r9
 80042f4:	eb43 0b01 	adc.w	fp, r3, r1
 80042f8:	f04f 0200 	mov.w	r2, #0
 80042fc:	f04f 0300 	mov.w	r3, #0
 8004300:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004304:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004308:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800430c:	4692      	mov	sl, r2
 800430e:	469b      	mov	fp, r3
 8004310:	4643      	mov	r3, r8
 8004312:	eb1a 0303 	adds.w	r3, sl, r3
 8004316:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800431a:	464b      	mov	r3, r9
 800431c:	eb4b 0303 	adc.w	r3, fp, r3
 8004320:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004330:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004334:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004338:	460b      	mov	r3, r1
 800433a:	18db      	adds	r3, r3, r3
 800433c:	643b      	str	r3, [r7, #64]	@ 0x40
 800433e:	4613      	mov	r3, r2
 8004340:	eb42 0303 	adc.w	r3, r2, r3
 8004344:	647b      	str	r3, [r7, #68]	@ 0x44
 8004346:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800434a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800434e:	f7fc fca3 	bl	8000c98 <__aeabi_uldivmod>
 8004352:	4602      	mov	r2, r0
 8004354:	460b      	mov	r3, r1
 8004356:	4611      	mov	r1, r2
 8004358:	4b3b      	ldr	r3, [pc, #236]	@ (8004448 <UART_SetConfig+0x2d4>)
 800435a:	fba3 2301 	umull	r2, r3, r3, r1
 800435e:	095b      	lsrs	r3, r3, #5
 8004360:	2264      	movs	r2, #100	@ 0x64
 8004362:	fb02 f303 	mul.w	r3, r2, r3
 8004366:	1acb      	subs	r3, r1, r3
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800436e:	4b36      	ldr	r3, [pc, #216]	@ (8004448 <UART_SetConfig+0x2d4>)
 8004370:	fba3 2302 	umull	r2, r3, r3, r2
 8004374:	095b      	lsrs	r3, r3, #5
 8004376:	005b      	lsls	r3, r3, #1
 8004378:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800437c:	441c      	add	r4, r3
 800437e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004382:	2200      	movs	r2, #0
 8004384:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004388:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800438c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004390:	4642      	mov	r2, r8
 8004392:	464b      	mov	r3, r9
 8004394:	1891      	adds	r1, r2, r2
 8004396:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004398:	415b      	adcs	r3, r3
 800439a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800439c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80043a0:	4641      	mov	r1, r8
 80043a2:	1851      	adds	r1, r2, r1
 80043a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80043a6:	4649      	mov	r1, r9
 80043a8:	414b      	adcs	r3, r1
 80043aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80043ac:	f04f 0200 	mov.w	r2, #0
 80043b0:	f04f 0300 	mov.w	r3, #0
 80043b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80043b8:	4659      	mov	r1, fp
 80043ba:	00cb      	lsls	r3, r1, #3
 80043bc:	4651      	mov	r1, sl
 80043be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043c2:	4651      	mov	r1, sl
 80043c4:	00ca      	lsls	r2, r1, #3
 80043c6:	4610      	mov	r0, r2
 80043c8:	4619      	mov	r1, r3
 80043ca:	4603      	mov	r3, r0
 80043cc:	4642      	mov	r2, r8
 80043ce:	189b      	adds	r3, r3, r2
 80043d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043d4:	464b      	mov	r3, r9
 80043d6:	460a      	mov	r2, r1
 80043d8:	eb42 0303 	adc.w	r3, r2, r3
 80043dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80043ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80043f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80043f4:	460b      	mov	r3, r1
 80043f6:	18db      	adds	r3, r3, r3
 80043f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043fa:	4613      	mov	r3, r2
 80043fc:	eb42 0303 	adc.w	r3, r2, r3
 8004400:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004402:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004406:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800440a:	f7fc fc45 	bl	8000c98 <__aeabi_uldivmod>
 800440e:	4602      	mov	r2, r0
 8004410:	460b      	mov	r3, r1
 8004412:	4b0d      	ldr	r3, [pc, #52]	@ (8004448 <UART_SetConfig+0x2d4>)
 8004414:	fba3 1302 	umull	r1, r3, r3, r2
 8004418:	095b      	lsrs	r3, r3, #5
 800441a:	2164      	movs	r1, #100	@ 0x64
 800441c:	fb01 f303 	mul.w	r3, r1, r3
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	00db      	lsls	r3, r3, #3
 8004424:	3332      	adds	r3, #50	@ 0x32
 8004426:	4a08      	ldr	r2, [pc, #32]	@ (8004448 <UART_SetConfig+0x2d4>)
 8004428:	fba2 2303 	umull	r2, r3, r2, r3
 800442c:	095b      	lsrs	r3, r3, #5
 800442e:	f003 0207 	and.w	r2, r3, #7
 8004432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4422      	add	r2, r4
 800443a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800443c:	e106      	b.n	800464c <UART_SetConfig+0x4d8>
 800443e:	bf00      	nop
 8004440:	40011000 	.word	0x40011000
 8004444:	40011400 	.word	0x40011400
 8004448:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800444c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004450:	2200      	movs	r2, #0
 8004452:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004456:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800445a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800445e:	4642      	mov	r2, r8
 8004460:	464b      	mov	r3, r9
 8004462:	1891      	adds	r1, r2, r2
 8004464:	6239      	str	r1, [r7, #32]
 8004466:	415b      	adcs	r3, r3
 8004468:	627b      	str	r3, [r7, #36]	@ 0x24
 800446a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800446e:	4641      	mov	r1, r8
 8004470:	1854      	adds	r4, r2, r1
 8004472:	4649      	mov	r1, r9
 8004474:	eb43 0501 	adc.w	r5, r3, r1
 8004478:	f04f 0200 	mov.w	r2, #0
 800447c:	f04f 0300 	mov.w	r3, #0
 8004480:	00eb      	lsls	r3, r5, #3
 8004482:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004486:	00e2      	lsls	r2, r4, #3
 8004488:	4614      	mov	r4, r2
 800448a:	461d      	mov	r5, r3
 800448c:	4643      	mov	r3, r8
 800448e:	18e3      	adds	r3, r4, r3
 8004490:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004494:	464b      	mov	r3, r9
 8004496:	eb45 0303 	adc.w	r3, r5, r3
 800449a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800449e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80044aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80044ae:	f04f 0200 	mov.w	r2, #0
 80044b2:	f04f 0300 	mov.w	r3, #0
 80044b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80044ba:	4629      	mov	r1, r5
 80044bc:	008b      	lsls	r3, r1, #2
 80044be:	4621      	mov	r1, r4
 80044c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044c4:	4621      	mov	r1, r4
 80044c6:	008a      	lsls	r2, r1, #2
 80044c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80044cc:	f7fc fbe4 	bl	8000c98 <__aeabi_uldivmod>
 80044d0:	4602      	mov	r2, r0
 80044d2:	460b      	mov	r3, r1
 80044d4:	4b60      	ldr	r3, [pc, #384]	@ (8004658 <UART_SetConfig+0x4e4>)
 80044d6:	fba3 2302 	umull	r2, r3, r3, r2
 80044da:	095b      	lsrs	r3, r3, #5
 80044dc:	011c      	lsls	r4, r3, #4
 80044de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044e2:	2200      	movs	r2, #0
 80044e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80044e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80044ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80044f0:	4642      	mov	r2, r8
 80044f2:	464b      	mov	r3, r9
 80044f4:	1891      	adds	r1, r2, r2
 80044f6:	61b9      	str	r1, [r7, #24]
 80044f8:	415b      	adcs	r3, r3
 80044fa:	61fb      	str	r3, [r7, #28]
 80044fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004500:	4641      	mov	r1, r8
 8004502:	1851      	adds	r1, r2, r1
 8004504:	6139      	str	r1, [r7, #16]
 8004506:	4649      	mov	r1, r9
 8004508:	414b      	adcs	r3, r1
 800450a:	617b      	str	r3, [r7, #20]
 800450c:	f04f 0200 	mov.w	r2, #0
 8004510:	f04f 0300 	mov.w	r3, #0
 8004514:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004518:	4659      	mov	r1, fp
 800451a:	00cb      	lsls	r3, r1, #3
 800451c:	4651      	mov	r1, sl
 800451e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004522:	4651      	mov	r1, sl
 8004524:	00ca      	lsls	r2, r1, #3
 8004526:	4610      	mov	r0, r2
 8004528:	4619      	mov	r1, r3
 800452a:	4603      	mov	r3, r0
 800452c:	4642      	mov	r2, r8
 800452e:	189b      	adds	r3, r3, r2
 8004530:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004534:	464b      	mov	r3, r9
 8004536:	460a      	mov	r2, r1
 8004538:	eb42 0303 	adc.w	r3, r2, r3
 800453c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	67bb      	str	r3, [r7, #120]	@ 0x78
 800454a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800454c:	f04f 0200 	mov.w	r2, #0
 8004550:	f04f 0300 	mov.w	r3, #0
 8004554:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004558:	4649      	mov	r1, r9
 800455a:	008b      	lsls	r3, r1, #2
 800455c:	4641      	mov	r1, r8
 800455e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004562:	4641      	mov	r1, r8
 8004564:	008a      	lsls	r2, r1, #2
 8004566:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800456a:	f7fc fb95 	bl	8000c98 <__aeabi_uldivmod>
 800456e:	4602      	mov	r2, r0
 8004570:	460b      	mov	r3, r1
 8004572:	4611      	mov	r1, r2
 8004574:	4b38      	ldr	r3, [pc, #224]	@ (8004658 <UART_SetConfig+0x4e4>)
 8004576:	fba3 2301 	umull	r2, r3, r3, r1
 800457a:	095b      	lsrs	r3, r3, #5
 800457c:	2264      	movs	r2, #100	@ 0x64
 800457e:	fb02 f303 	mul.w	r3, r2, r3
 8004582:	1acb      	subs	r3, r1, r3
 8004584:	011b      	lsls	r3, r3, #4
 8004586:	3332      	adds	r3, #50	@ 0x32
 8004588:	4a33      	ldr	r2, [pc, #204]	@ (8004658 <UART_SetConfig+0x4e4>)
 800458a:	fba2 2303 	umull	r2, r3, r2, r3
 800458e:	095b      	lsrs	r3, r3, #5
 8004590:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004594:	441c      	add	r4, r3
 8004596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800459a:	2200      	movs	r2, #0
 800459c:	673b      	str	r3, [r7, #112]	@ 0x70
 800459e:	677a      	str	r2, [r7, #116]	@ 0x74
 80045a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80045a4:	4642      	mov	r2, r8
 80045a6:	464b      	mov	r3, r9
 80045a8:	1891      	adds	r1, r2, r2
 80045aa:	60b9      	str	r1, [r7, #8]
 80045ac:	415b      	adcs	r3, r3
 80045ae:	60fb      	str	r3, [r7, #12]
 80045b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045b4:	4641      	mov	r1, r8
 80045b6:	1851      	adds	r1, r2, r1
 80045b8:	6039      	str	r1, [r7, #0]
 80045ba:	4649      	mov	r1, r9
 80045bc:	414b      	adcs	r3, r1
 80045be:	607b      	str	r3, [r7, #4]
 80045c0:	f04f 0200 	mov.w	r2, #0
 80045c4:	f04f 0300 	mov.w	r3, #0
 80045c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80045cc:	4659      	mov	r1, fp
 80045ce:	00cb      	lsls	r3, r1, #3
 80045d0:	4651      	mov	r1, sl
 80045d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045d6:	4651      	mov	r1, sl
 80045d8:	00ca      	lsls	r2, r1, #3
 80045da:	4610      	mov	r0, r2
 80045dc:	4619      	mov	r1, r3
 80045de:	4603      	mov	r3, r0
 80045e0:	4642      	mov	r2, r8
 80045e2:	189b      	adds	r3, r3, r2
 80045e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80045e6:	464b      	mov	r3, r9
 80045e8:	460a      	mov	r2, r1
 80045ea:	eb42 0303 	adc.w	r3, r2, r3
 80045ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80045f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80045fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80045fc:	f04f 0200 	mov.w	r2, #0
 8004600:	f04f 0300 	mov.w	r3, #0
 8004604:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004608:	4649      	mov	r1, r9
 800460a:	008b      	lsls	r3, r1, #2
 800460c:	4641      	mov	r1, r8
 800460e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004612:	4641      	mov	r1, r8
 8004614:	008a      	lsls	r2, r1, #2
 8004616:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800461a:	f7fc fb3d 	bl	8000c98 <__aeabi_uldivmod>
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4b0d      	ldr	r3, [pc, #52]	@ (8004658 <UART_SetConfig+0x4e4>)
 8004624:	fba3 1302 	umull	r1, r3, r3, r2
 8004628:	095b      	lsrs	r3, r3, #5
 800462a:	2164      	movs	r1, #100	@ 0x64
 800462c:	fb01 f303 	mul.w	r3, r1, r3
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	011b      	lsls	r3, r3, #4
 8004634:	3332      	adds	r3, #50	@ 0x32
 8004636:	4a08      	ldr	r2, [pc, #32]	@ (8004658 <UART_SetConfig+0x4e4>)
 8004638:	fba2 2303 	umull	r2, r3, r2, r3
 800463c:	095b      	lsrs	r3, r3, #5
 800463e:	f003 020f 	and.w	r2, r3, #15
 8004642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4422      	add	r2, r4
 800464a:	609a      	str	r2, [r3, #8]
}
 800464c:	bf00      	nop
 800464e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004652:	46bd      	mov	sp, r7
 8004654:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004658:	51eb851f 	.word	0x51eb851f

0800465c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	4603      	mov	r3, r0
 8004664:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004666:	2300      	movs	r3, #0
 8004668:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800466a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800466e:	2b84      	cmp	r3, #132	@ 0x84
 8004670:	d005      	beq.n	800467e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004672:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	4413      	add	r3, r2
 800467a:	3303      	adds	r3, #3
 800467c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800467e:	68fb      	ldr	r3, [r7, #12]
}
 8004680:	4618      	mov	r0, r3
 8004682:	3714      	adds	r7, #20
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004690:	f000 ff00 	bl	8005494 <vTaskStartScheduler>
  
  return osOK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	bd80      	pop	{r7, pc}

0800469a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800469a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800469c:	b089      	sub	sp, #36	@ 0x24
 800469e:	af04      	add	r7, sp, #16
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d020      	beq.n	80046ee <osThreadCreate+0x54>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01c      	beq.n	80046ee <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685c      	ldr	r4, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	691e      	ldr	r6, [r3, #16]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff ffc8 	bl	800465c <makeFreeRtosPriority>
 80046cc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046d6:	9202      	str	r2, [sp, #8]
 80046d8:	9301      	str	r3, [sp, #4]
 80046da:	9100      	str	r1, [sp, #0]
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	4632      	mov	r2, r6
 80046e0:	4629      	mov	r1, r5
 80046e2:	4620      	mov	r0, r4
 80046e4:	f000 fcf0 	bl	80050c8 <xTaskCreateStatic>
 80046e8:	4603      	mov	r3, r0
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	e01c      	b.n	8004728 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685c      	ldr	r4, [r3, #4]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046fa:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004702:	4618      	mov	r0, r3
 8004704:	f7ff ffaa 	bl	800465c <makeFreeRtosPriority>
 8004708:	4602      	mov	r2, r0
 800470a:	f107 030c 	add.w	r3, r7, #12
 800470e:	9301      	str	r3, [sp, #4]
 8004710:	9200      	str	r2, [sp, #0]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	4632      	mov	r2, r6
 8004716:	4629      	mov	r1, r5
 8004718:	4620      	mov	r0, r4
 800471a:	f000 fd35 	bl	8005188 <xTaskCreate>
 800471e:	4603      	mov	r3, r0
 8004720:	2b01      	cmp	r3, #1
 8004722:	d001      	beq.n	8004728 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004724:	2300      	movs	r3, #0
 8004726:	e000      	b.n	800472a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004728:	68fb      	ldr	r3, [r7, #12]
}
 800472a:	4618      	mov	r0, r3
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004732 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b084      	sub	sp, #16
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <osDelay+0x16>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	e000      	b.n	800474a <osDelay+0x18>
 8004748:	2301      	movs	r3, #1
 800474a:	4618      	mov	r0, r3
 800474c:	f000 fe6c 	bl	8005428 <vTaskDelay>
  
  return osOK;
 8004750:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
	...

0800475c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b08a      	sub	sp, #40	@ 0x28
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004764:	2300      	movs	r3, #0
 8004766:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004768:	f000 fefe 	bl	8005568 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800476c:	4b5c      	ldr	r3, [pc, #368]	@ (80048e0 <pvPortMalloc+0x184>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d101      	bne.n	8004778 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004774:	f000 f924 	bl	80049c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004778:	4b5a      	ldr	r3, [pc, #360]	@ (80048e4 <pvPortMalloc+0x188>)
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4013      	ands	r3, r2
 8004780:	2b00      	cmp	r3, #0
 8004782:	f040 8095 	bne.w	80048b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d01e      	beq.n	80047ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800478c:	2208      	movs	r2, #8
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4413      	add	r3, r2
 8004792:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	2b00      	cmp	r3, #0
 800479c:	d015      	beq.n	80047ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f023 0307 	bic.w	r3, r3, #7
 80047a4:	3308      	adds	r3, #8
 80047a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f003 0307 	and.w	r3, r3, #7
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00b      	beq.n	80047ca <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80047b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b6:	f383 8811 	msr	BASEPRI, r3
 80047ba:	f3bf 8f6f 	isb	sy
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80047c4:	bf00      	nop
 80047c6:	bf00      	nop
 80047c8:	e7fd      	b.n	80047c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d06f      	beq.n	80048b0 <pvPortMalloc+0x154>
 80047d0:	4b45      	ldr	r3, [pc, #276]	@ (80048e8 <pvPortMalloc+0x18c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d86a      	bhi.n	80048b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80047da:	4b44      	ldr	r3, [pc, #272]	@ (80048ec <pvPortMalloc+0x190>)
 80047dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80047de:	4b43      	ldr	r3, [pc, #268]	@ (80048ec <pvPortMalloc+0x190>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047e4:	e004      	b.n	80047f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80047e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80047ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d903      	bls.n	8004802 <pvPortMalloc+0xa6>
 80047fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1f1      	bne.n	80047e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004802:	4b37      	ldr	r3, [pc, #220]	@ (80048e0 <pvPortMalloc+0x184>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004808:	429a      	cmp	r2, r3
 800480a:	d051      	beq.n	80048b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2208      	movs	r2, #8
 8004812:	4413      	add	r3, r2
 8004814:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	6a3b      	ldr	r3, [r7, #32]
 800481c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800481e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004820:	685a      	ldr	r2, [r3, #4]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	1ad2      	subs	r2, r2, r3
 8004826:	2308      	movs	r3, #8
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	429a      	cmp	r2, r3
 800482c:	d920      	bls.n	8004870 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800482e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4413      	add	r3, r2
 8004834:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	2b00      	cmp	r3, #0
 800483e:	d00b      	beq.n	8004858 <pvPortMalloc+0xfc>
	__asm volatile
 8004840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004844:	f383 8811 	msr	BASEPRI, r3
 8004848:	f3bf 8f6f 	isb	sy
 800484c:	f3bf 8f4f 	dsb	sy
 8004850:	613b      	str	r3, [r7, #16]
}
 8004852:	bf00      	nop
 8004854:	bf00      	nop
 8004856:	e7fd      	b.n	8004854 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	1ad2      	subs	r2, r2, r3
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800486a:	69b8      	ldr	r0, [r7, #24]
 800486c:	f000 f90a 	bl	8004a84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004870:	4b1d      	ldr	r3, [pc, #116]	@ (80048e8 <pvPortMalloc+0x18c>)
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	4a1b      	ldr	r2, [pc, #108]	@ (80048e8 <pvPortMalloc+0x18c>)
 800487c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800487e:	4b1a      	ldr	r3, [pc, #104]	@ (80048e8 <pvPortMalloc+0x18c>)
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	4b1b      	ldr	r3, [pc, #108]	@ (80048f0 <pvPortMalloc+0x194>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	429a      	cmp	r2, r3
 8004888:	d203      	bcs.n	8004892 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800488a:	4b17      	ldr	r3, [pc, #92]	@ (80048e8 <pvPortMalloc+0x18c>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a18      	ldr	r2, [pc, #96]	@ (80048f0 <pvPortMalloc+0x194>)
 8004890:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	4b13      	ldr	r3, [pc, #76]	@ (80048e4 <pvPortMalloc+0x188>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	431a      	orrs	r2, r3
 800489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80048a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a2:	2200      	movs	r2, #0
 80048a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80048a6:	4b13      	ldr	r3, [pc, #76]	@ (80048f4 <pvPortMalloc+0x198>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	3301      	adds	r3, #1
 80048ac:	4a11      	ldr	r2, [pc, #68]	@ (80048f4 <pvPortMalloc+0x198>)
 80048ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80048b0:	f000 fe68 	bl	8005584 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	f003 0307 	and.w	r3, r3, #7
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00b      	beq.n	80048d6 <pvPortMalloc+0x17a>
	__asm volatile
 80048be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c2:	f383 8811 	msr	BASEPRI, r3
 80048c6:	f3bf 8f6f 	isb	sy
 80048ca:	f3bf 8f4f 	dsb	sy
 80048ce:	60fb      	str	r3, [r7, #12]
}
 80048d0:	bf00      	nop
 80048d2:	bf00      	nop
 80048d4:	e7fd      	b.n	80048d2 <pvPortMalloc+0x176>
	return pvReturn;
 80048d6:	69fb      	ldr	r3, [r7, #28]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3728      	adds	r7, #40	@ 0x28
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	2000419c 	.word	0x2000419c
 80048e4:	200041b0 	.word	0x200041b0
 80048e8:	200041a0 	.word	0x200041a0
 80048ec:	20004194 	.word	0x20004194
 80048f0:	200041a4 	.word	0x200041a4
 80048f4:	200041a8 	.word	0x200041a8

080048f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d04f      	beq.n	80049aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800490a:	2308      	movs	r3, #8
 800490c:	425b      	negs	r3, r3
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	4413      	add	r3, r2
 8004912:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	4b25      	ldr	r3, [pc, #148]	@ (80049b4 <vPortFree+0xbc>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4013      	ands	r3, r2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10b      	bne.n	800493e <vPortFree+0x46>
	__asm volatile
 8004926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800492a:	f383 8811 	msr	BASEPRI, r3
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	f3bf 8f4f 	dsb	sy
 8004936:	60fb      	str	r3, [r7, #12]
}
 8004938:	bf00      	nop
 800493a:	bf00      	nop
 800493c:	e7fd      	b.n	800493a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00b      	beq.n	800495e <vPortFree+0x66>
	__asm volatile
 8004946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800494a:	f383 8811 	msr	BASEPRI, r3
 800494e:	f3bf 8f6f 	isb	sy
 8004952:	f3bf 8f4f 	dsb	sy
 8004956:	60bb      	str	r3, [r7, #8]
}
 8004958:	bf00      	nop
 800495a:	bf00      	nop
 800495c:	e7fd      	b.n	800495a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	4b14      	ldr	r3, [pc, #80]	@ (80049b4 <vPortFree+0xbc>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4013      	ands	r3, r2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d01e      	beq.n	80049aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d11a      	bne.n	80049aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	4b0e      	ldr	r3, [pc, #56]	@ (80049b4 <vPortFree+0xbc>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	43db      	mvns	r3, r3
 800497e:	401a      	ands	r2, r3
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004984:	f000 fdf0 	bl	8005568 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	685a      	ldr	r2, [r3, #4]
 800498c:	4b0a      	ldr	r3, [pc, #40]	@ (80049b8 <vPortFree+0xc0>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4413      	add	r3, r2
 8004992:	4a09      	ldr	r2, [pc, #36]	@ (80049b8 <vPortFree+0xc0>)
 8004994:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004996:	6938      	ldr	r0, [r7, #16]
 8004998:	f000 f874 	bl	8004a84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800499c:	4b07      	ldr	r3, [pc, #28]	@ (80049bc <vPortFree+0xc4>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	3301      	adds	r3, #1
 80049a2:	4a06      	ldr	r2, [pc, #24]	@ (80049bc <vPortFree+0xc4>)
 80049a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80049a6:	f000 fded 	bl	8005584 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049aa:	bf00      	nop
 80049ac:	3718      	adds	r7, #24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	200041b0 	.word	0x200041b0
 80049b8:	200041a0 	.word	0x200041a0
 80049bc:	200041ac 	.word	0x200041ac

080049c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80049ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049cc:	4b27      	ldr	r3, [pc, #156]	@ (8004a6c <prvHeapInit+0xac>)
 80049ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f003 0307 	and.w	r3, r3, #7
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00c      	beq.n	80049f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	3307      	adds	r3, #7
 80049de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f023 0307 	bic.w	r3, r3, #7
 80049e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	4a1f      	ldr	r2, [pc, #124]	@ (8004a6c <prvHeapInit+0xac>)
 80049f0:	4413      	add	r3, r2
 80049f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80049f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004a70 <prvHeapInit+0xb0>)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80049fe:	4b1c      	ldr	r3, [pc, #112]	@ (8004a70 <prvHeapInit+0xb0>)
 8004a00:	2200      	movs	r2, #0
 8004a02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	4413      	add	r3, r2
 8004a0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004a0c:	2208      	movs	r2, #8
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	1a9b      	subs	r3, r3, r2
 8004a12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f023 0307 	bic.w	r3, r3, #7
 8004a1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	4a15      	ldr	r2, [pc, #84]	@ (8004a74 <prvHeapInit+0xb4>)
 8004a20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a22:	4b14      	ldr	r3, [pc, #80]	@ (8004a74 <prvHeapInit+0xb4>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2200      	movs	r2, #0
 8004a28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a2a:	4b12      	ldr	r3, [pc, #72]	@ (8004a74 <prvHeapInit+0xb4>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	1ad2      	subs	r2, r2, r3
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a40:	4b0c      	ldr	r3, [pc, #48]	@ (8004a74 <prvHeapInit+0xb4>)
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	4a0a      	ldr	r2, [pc, #40]	@ (8004a78 <prvHeapInit+0xb8>)
 8004a4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	4a09      	ldr	r2, [pc, #36]	@ (8004a7c <prvHeapInit+0xbc>)
 8004a56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a58:	4b09      	ldr	r3, [pc, #36]	@ (8004a80 <prvHeapInit+0xc0>)
 8004a5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004a5e:	601a      	str	r2, [r3, #0]
}
 8004a60:	bf00      	nop
 8004a62:	3714      	adds	r7, #20
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	20000594 	.word	0x20000594
 8004a70:	20004194 	.word	0x20004194
 8004a74:	2000419c 	.word	0x2000419c
 8004a78:	200041a4 	.word	0x200041a4
 8004a7c:	200041a0 	.word	0x200041a0
 8004a80:	200041b0 	.word	0x200041b0

08004a84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a8c:	4b28      	ldr	r3, [pc, #160]	@ (8004b30 <prvInsertBlockIntoFreeList+0xac>)
 8004a8e:	60fb      	str	r3, [r7, #12]
 8004a90:	e002      	b.n	8004a98 <prvInsertBlockIntoFreeList+0x14>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	60fb      	str	r3, [r7, #12]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d8f7      	bhi.n	8004a92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	4413      	add	r3, r2
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d108      	bne.n	8004ac6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	685a      	ldr	r2, [r3, #4]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	441a      	add	r2, r3
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	441a      	add	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d118      	bne.n	8004b0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	4b15      	ldr	r3, [pc, #84]	@ (8004b34 <prvInsertBlockIntoFreeList+0xb0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d00d      	beq.n	8004b02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	441a      	add	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	e008      	b.n	8004b14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b02:	4b0c      	ldr	r3, [pc, #48]	@ (8004b34 <prvInsertBlockIntoFreeList+0xb0>)
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	601a      	str	r2, [r3, #0]
 8004b0a:	e003      	b.n	8004b14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d002      	beq.n	8004b22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b22:	bf00      	nop
 8004b24:	3714      	adds	r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	20004194 	.word	0x20004194
 8004b34:	2000419c 	.word	0x2000419c

08004b38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f103 0208 	add.w	r2, r3, #8
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f103 0208 	add.w	r2, r3, #8
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f103 0208 	add.w	r2, r3, #8
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b6c:	bf00      	nop
 8004b6e:	370c      	adds	r7, #12
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr

08004b78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b86:	bf00      	nop
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b92:	b480      	push	{r7}
 8004b94:	b085      	sub	sp, #20
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
 8004b9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	689a      	ldr	r2, [r3, #8]
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	683a      	ldr	r2, [r7, #0]
 8004bbc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	1c5a      	adds	r2, r3, #1
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	601a      	str	r2, [r3, #0]
}
 8004bce:	bf00      	nop
 8004bd0:	3714      	adds	r7, #20
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b085      	sub	sp, #20
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
 8004be2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf0:	d103      	bne.n	8004bfa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	60fb      	str	r3, [r7, #12]
 8004bf8:	e00c      	b.n	8004c14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	3308      	adds	r3, #8
 8004bfe:	60fb      	str	r3, [r7, #12]
 8004c00:	e002      	b.n	8004c08 <vListInsert+0x2e>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68ba      	ldr	r2, [r7, #8]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d2f6      	bcs.n	8004c02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	685a      	ldr	r2, [r3, #4]
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	1c5a      	adds	r2, r3, #1
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	601a      	str	r2, [r3, #0]
}
 8004c40:	bf00      	nop
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	6892      	ldr	r2, [r2, #8]
 8004c62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	6852      	ldr	r2, [r2, #4]
 8004c6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d103      	bne.n	8004c80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689a      	ldr	r2, [r3, #8]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	1e5a      	subs	r2, r3, #1
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3714      	adds	r7, #20
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	3b04      	subs	r3, #4
 8004cb0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004cb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	3b04      	subs	r3, #4
 8004cbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	f023 0201 	bic.w	r2, r3, #1
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	3b04      	subs	r3, #4
 8004cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004cd0:	4a0c      	ldr	r2, [pc, #48]	@ (8004d04 <pxPortInitialiseStack+0x64>)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	3b14      	subs	r3, #20
 8004cda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	3b04      	subs	r3, #4
 8004ce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f06f 0202 	mvn.w	r2, #2
 8004cee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	3b20      	subs	r3, #32
 8004cf4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3714      	adds	r7, #20
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr
 8004d04:	08004d09 	.word	0x08004d09

08004d08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004d12:	4b13      	ldr	r3, [pc, #76]	@ (8004d60 <prvTaskExitError+0x58>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d1a:	d00b      	beq.n	8004d34 <prvTaskExitError+0x2c>
	__asm volatile
 8004d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d20:	f383 8811 	msr	BASEPRI, r3
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	60fb      	str	r3, [r7, #12]
}
 8004d2e:	bf00      	nop
 8004d30:	bf00      	nop
 8004d32:	e7fd      	b.n	8004d30 <prvTaskExitError+0x28>
	__asm volatile
 8004d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d38:	f383 8811 	msr	BASEPRI, r3
 8004d3c:	f3bf 8f6f 	isb	sy
 8004d40:	f3bf 8f4f 	dsb	sy
 8004d44:	60bb      	str	r3, [r7, #8]
}
 8004d46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d48:	bf00      	nop
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0fc      	beq.n	8004d4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d50:	bf00      	nop
 8004d52:	bf00      	nop
 8004d54:	3714      	adds	r7, #20
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	2000000c 	.word	0x2000000c
	...

08004d70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d70:	4b07      	ldr	r3, [pc, #28]	@ (8004d90 <pxCurrentTCBConst2>)
 8004d72:	6819      	ldr	r1, [r3, #0]
 8004d74:	6808      	ldr	r0, [r1, #0]
 8004d76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d7a:	f380 8809 	msr	PSP, r0
 8004d7e:	f3bf 8f6f 	isb	sy
 8004d82:	f04f 0000 	mov.w	r0, #0
 8004d86:	f380 8811 	msr	BASEPRI, r0
 8004d8a:	4770      	bx	lr
 8004d8c:	f3af 8000 	nop.w

08004d90 <pxCurrentTCBConst2>:
 8004d90:	200041bc 	.word	0x200041bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004d94:	bf00      	nop
 8004d96:	bf00      	nop

08004d98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004d98:	4808      	ldr	r0, [pc, #32]	@ (8004dbc <prvPortStartFirstTask+0x24>)
 8004d9a:	6800      	ldr	r0, [r0, #0]
 8004d9c:	6800      	ldr	r0, [r0, #0]
 8004d9e:	f380 8808 	msr	MSP, r0
 8004da2:	f04f 0000 	mov.w	r0, #0
 8004da6:	f380 8814 	msr	CONTROL, r0
 8004daa:	b662      	cpsie	i
 8004dac:	b661      	cpsie	f
 8004dae:	f3bf 8f4f 	dsb	sy
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	df00      	svc	0
 8004db8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004dba:	bf00      	nop
 8004dbc:	e000ed08 	.word	0xe000ed08

08004dc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b086      	sub	sp, #24
 8004dc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004dc6:	4b47      	ldr	r3, [pc, #284]	@ (8004ee4 <xPortStartScheduler+0x124>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a47      	ldr	r2, [pc, #284]	@ (8004ee8 <xPortStartScheduler+0x128>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d10b      	bne.n	8004de8 <xPortStartScheduler+0x28>
	__asm volatile
 8004dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	613b      	str	r3, [r7, #16]
}
 8004de2:	bf00      	nop
 8004de4:	bf00      	nop
 8004de6:	e7fd      	b.n	8004de4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004de8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ee4 <xPortStartScheduler+0x124>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a3f      	ldr	r2, [pc, #252]	@ (8004eec <xPortStartScheduler+0x12c>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d10b      	bne.n	8004e0a <xPortStartScheduler+0x4a>
	__asm volatile
 8004df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df6:	f383 8811 	msr	BASEPRI, r3
 8004dfa:	f3bf 8f6f 	isb	sy
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	60fb      	str	r3, [r7, #12]
}
 8004e04:	bf00      	nop
 8004e06:	bf00      	nop
 8004e08:	e7fd      	b.n	8004e06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004e0a:	4b39      	ldr	r3, [pc, #228]	@ (8004ef0 <xPortStartScheduler+0x130>)
 8004e0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	22ff      	movs	r2, #255	@ 0xff
 8004e1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e24:	78fb      	ldrb	r3, [r7, #3]
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e2c:	b2da      	uxtb	r2, r3
 8004e2e:	4b31      	ldr	r3, [pc, #196]	@ (8004ef4 <xPortStartScheduler+0x134>)
 8004e30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e32:	4b31      	ldr	r3, [pc, #196]	@ (8004ef8 <xPortStartScheduler+0x138>)
 8004e34:	2207      	movs	r2, #7
 8004e36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e38:	e009      	b.n	8004e4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004e3a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ef8 <xPortStartScheduler+0x138>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	4a2d      	ldr	r2, [pc, #180]	@ (8004ef8 <xPortStartScheduler+0x138>)
 8004e42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e44:	78fb      	ldrb	r3, [r7, #3]
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	005b      	lsls	r3, r3, #1
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e4e:	78fb      	ldrb	r3, [r7, #3]
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e56:	2b80      	cmp	r3, #128	@ 0x80
 8004e58:	d0ef      	beq.n	8004e3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e5a:	4b27      	ldr	r3, [pc, #156]	@ (8004ef8 <xPortStartScheduler+0x138>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f1c3 0307 	rsb	r3, r3, #7
 8004e62:	2b04      	cmp	r3, #4
 8004e64:	d00b      	beq.n	8004e7e <xPortStartScheduler+0xbe>
	__asm volatile
 8004e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e6a:	f383 8811 	msr	BASEPRI, r3
 8004e6e:	f3bf 8f6f 	isb	sy
 8004e72:	f3bf 8f4f 	dsb	sy
 8004e76:	60bb      	str	r3, [r7, #8]
}
 8004e78:	bf00      	nop
 8004e7a:	bf00      	nop
 8004e7c:	e7fd      	b.n	8004e7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ef8 <xPortStartScheduler+0x138>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	4a1c      	ldr	r2, [pc, #112]	@ (8004ef8 <xPortStartScheduler+0x138>)
 8004e86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e88:	4b1b      	ldr	r3, [pc, #108]	@ (8004ef8 <xPortStartScheduler+0x138>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e90:	4a19      	ldr	r2, [pc, #100]	@ (8004ef8 <xPortStartScheduler+0x138>)
 8004e92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	b2da      	uxtb	r2, r3
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e9c:	4b17      	ldr	r3, [pc, #92]	@ (8004efc <xPortStartScheduler+0x13c>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a16      	ldr	r2, [pc, #88]	@ (8004efc <xPortStartScheduler+0x13c>)
 8004ea2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004ea6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004ea8:	4b14      	ldr	r3, [pc, #80]	@ (8004efc <xPortStartScheduler+0x13c>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a13      	ldr	r2, [pc, #76]	@ (8004efc <xPortStartScheduler+0x13c>)
 8004eae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004eb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004eb4:	f000 f8da 	bl	800506c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004eb8:	4b11      	ldr	r3, [pc, #68]	@ (8004f00 <xPortStartScheduler+0x140>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ebe:	f000 f8f9 	bl	80050b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ec2:	4b10      	ldr	r3, [pc, #64]	@ (8004f04 <xPortStartScheduler+0x144>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a0f      	ldr	r2, [pc, #60]	@ (8004f04 <xPortStartScheduler+0x144>)
 8004ec8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004ecc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ece:	f7ff ff63 	bl	8004d98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ed2:	f000 fcaf 	bl	8005834 <vTaskSwitchContext>
	prvTaskExitError();
 8004ed6:	f7ff ff17 	bl	8004d08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3718      	adds	r7, #24
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	e000ed00 	.word	0xe000ed00
 8004ee8:	410fc271 	.word	0x410fc271
 8004eec:	410fc270 	.word	0x410fc270
 8004ef0:	e000e400 	.word	0xe000e400
 8004ef4:	200041b4 	.word	0x200041b4
 8004ef8:	200041b8 	.word	0x200041b8
 8004efc:	e000ed20 	.word	0xe000ed20
 8004f00:	2000000c 	.word	0x2000000c
 8004f04:	e000ef34 	.word	0xe000ef34

08004f08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f12:	f383 8811 	msr	BASEPRI, r3
 8004f16:	f3bf 8f6f 	isb	sy
 8004f1a:	f3bf 8f4f 	dsb	sy
 8004f1e:	607b      	str	r3, [r7, #4]
}
 8004f20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f22:	4b10      	ldr	r3, [pc, #64]	@ (8004f64 <vPortEnterCritical+0x5c>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	3301      	adds	r3, #1
 8004f28:	4a0e      	ldr	r2, [pc, #56]	@ (8004f64 <vPortEnterCritical+0x5c>)
 8004f2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f64 <vPortEnterCritical+0x5c>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d110      	bne.n	8004f56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f34:	4b0c      	ldr	r3, [pc, #48]	@ (8004f68 <vPortEnterCritical+0x60>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00b      	beq.n	8004f56 <vPortEnterCritical+0x4e>
	__asm volatile
 8004f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f42:	f383 8811 	msr	BASEPRI, r3
 8004f46:	f3bf 8f6f 	isb	sy
 8004f4a:	f3bf 8f4f 	dsb	sy
 8004f4e:	603b      	str	r3, [r7, #0]
}
 8004f50:	bf00      	nop
 8004f52:	bf00      	nop
 8004f54:	e7fd      	b.n	8004f52 <vPortEnterCritical+0x4a>
	}
}
 8004f56:	bf00      	nop
 8004f58:	370c      	adds	r7, #12
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	2000000c 	.word	0x2000000c
 8004f68:	e000ed04 	.word	0xe000ed04

08004f6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f72:	4b12      	ldr	r3, [pc, #72]	@ (8004fbc <vPortExitCritical+0x50>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d10b      	bne.n	8004f92 <vPortExitCritical+0x26>
	__asm volatile
 8004f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f7e:	f383 8811 	msr	BASEPRI, r3
 8004f82:	f3bf 8f6f 	isb	sy
 8004f86:	f3bf 8f4f 	dsb	sy
 8004f8a:	607b      	str	r3, [r7, #4]
}
 8004f8c:	bf00      	nop
 8004f8e:	bf00      	nop
 8004f90:	e7fd      	b.n	8004f8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004f92:	4b0a      	ldr	r3, [pc, #40]	@ (8004fbc <vPortExitCritical+0x50>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	3b01      	subs	r3, #1
 8004f98:	4a08      	ldr	r2, [pc, #32]	@ (8004fbc <vPortExitCritical+0x50>)
 8004f9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004f9c:	4b07      	ldr	r3, [pc, #28]	@ (8004fbc <vPortExitCritical+0x50>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d105      	bne.n	8004fb0 <vPortExitCritical+0x44>
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004fae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr
 8004fbc:	2000000c 	.word	0x2000000c

08004fc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004fc0:	f3ef 8009 	mrs	r0, PSP
 8004fc4:	f3bf 8f6f 	isb	sy
 8004fc8:	4b15      	ldr	r3, [pc, #84]	@ (8005020 <pxCurrentTCBConst>)
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	f01e 0f10 	tst.w	lr, #16
 8004fd0:	bf08      	it	eq
 8004fd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004fd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fda:	6010      	str	r0, [r2, #0]
 8004fdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004fe0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004fe4:	f380 8811 	msr	BASEPRI, r0
 8004fe8:	f3bf 8f4f 	dsb	sy
 8004fec:	f3bf 8f6f 	isb	sy
 8004ff0:	f000 fc20 	bl	8005834 <vTaskSwitchContext>
 8004ff4:	f04f 0000 	mov.w	r0, #0
 8004ff8:	f380 8811 	msr	BASEPRI, r0
 8004ffc:	bc09      	pop	{r0, r3}
 8004ffe:	6819      	ldr	r1, [r3, #0]
 8005000:	6808      	ldr	r0, [r1, #0]
 8005002:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005006:	f01e 0f10 	tst.w	lr, #16
 800500a:	bf08      	it	eq
 800500c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005010:	f380 8809 	msr	PSP, r0
 8005014:	f3bf 8f6f 	isb	sy
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	f3af 8000 	nop.w

08005020 <pxCurrentTCBConst>:
 8005020:	200041bc 	.word	0x200041bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005024:	bf00      	nop
 8005026:	bf00      	nop

08005028 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
	__asm volatile
 800502e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005032:	f383 8811 	msr	BASEPRI, r3
 8005036:	f3bf 8f6f 	isb	sy
 800503a:	f3bf 8f4f 	dsb	sy
 800503e:	607b      	str	r3, [r7, #4]
}
 8005040:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005042:	f000 fb3d 	bl	80056c0 <xTaskIncrementTick>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d003      	beq.n	8005054 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800504c:	4b06      	ldr	r3, [pc, #24]	@ (8005068 <SysTick_Handler+0x40>)
 800504e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005052:	601a      	str	r2, [r3, #0]
 8005054:	2300      	movs	r3, #0
 8005056:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	f383 8811 	msr	BASEPRI, r3
}
 800505e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005060:	bf00      	nop
 8005062:	3708      	adds	r7, #8
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	e000ed04 	.word	0xe000ed04

0800506c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005070:	4b0b      	ldr	r3, [pc, #44]	@ (80050a0 <vPortSetupTimerInterrupt+0x34>)
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005076:	4b0b      	ldr	r3, [pc, #44]	@ (80050a4 <vPortSetupTimerInterrupt+0x38>)
 8005078:	2200      	movs	r2, #0
 800507a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800507c:	4b0a      	ldr	r3, [pc, #40]	@ (80050a8 <vPortSetupTimerInterrupt+0x3c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a0a      	ldr	r2, [pc, #40]	@ (80050ac <vPortSetupTimerInterrupt+0x40>)
 8005082:	fba2 2303 	umull	r2, r3, r2, r3
 8005086:	099b      	lsrs	r3, r3, #6
 8005088:	4a09      	ldr	r2, [pc, #36]	@ (80050b0 <vPortSetupTimerInterrupt+0x44>)
 800508a:	3b01      	subs	r3, #1
 800508c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800508e:	4b04      	ldr	r3, [pc, #16]	@ (80050a0 <vPortSetupTimerInterrupt+0x34>)
 8005090:	2207      	movs	r2, #7
 8005092:	601a      	str	r2, [r3, #0]
}
 8005094:	bf00      	nop
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	e000e010 	.word	0xe000e010
 80050a4:	e000e018 	.word	0xe000e018
 80050a8:	20000000 	.word	0x20000000
 80050ac:	10624dd3 	.word	0x10624dd3
 80050b0:	e000e014 	.word	0xe000e014

080050b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80050b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80050c4 <vPortEnableVFP+0x10>
 80050b8:	6801      	ldr	r1, [r0, #0]
 80050ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80050be:	6001      	str	r1, [r0, #0]
 80050c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80050c2:	bf00      	nop
 80050c4:	e000ed88 	.word	0xe000ed88

080050c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b08e      	sub	sp, #56	@ 0x38
 80050cc:	af04      	add	r7, sp, #16
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
 80050d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80050d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10b      	bne.n	80050f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80050dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e0:	f383 8811 	msr	BASEPRI, r3
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	623b      	str	r3, [r7, #32]
}
 80050ee:	bf00      	nop
 80050f0:	bf00      	nop
 80050f2:	e7fd      	b.n	80050f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80050f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10b      	bne.n	8005112 <xTaskCreateStatic+0x4a>
	__asm volatile
 80050fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050fe:	f383 8811 	msr	BASEPRI, r3
 8005102:	f3bf 8f6f 	isb	sy
 8005106:	f3bf 8f4f 	dsb	sy
 800510a:	61fb      	str	r3, [r7, #28]
}
 800510c:	bf00      	nop
 800510e:	bf00      	nop
 8005110:	e7fd      	b.n	800510e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005112:	23a0      	movs	r3, #160	@ 0xa0
 8005114:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	2ba0      	cmp	r3, #160	@ 0xa0
 800511a:	d00b      	beq.n	8005134 <xTaskCreateStatic+0x6c>
	__asm volatile
 800511c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005120:	f383 8811 	msr	BASEPRI, r3
 8005124:	f3bf 8f6f 	isb	sy
 8005128:	f3bf 8f4f 	dsb	sy
 800512c:	61bb      	str	r3, [r7, #24]
}
 800512e:	bf00      	nop
 8005130:	bf00      	nop
 8005132:	e7fd      	b.n	8005130 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005134:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005138:	2b00      	cmp	r3, #0
 800513a:	d01e      	beq.n	800517a <xTaskCreateStatic+0xb2>
 800513c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800513e:	2b00      	cmp	r3, #0
 8005140:	d01b      	beq.n	800517a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005144:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005148:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800514a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800514c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514e:	2202      	movs	r2, #2
 8005150:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005154:	2300      	movs	r3, #0
 8005156:	9303      	str	r3, [sp, #12]
 8005158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515a:	9302      	str	r3, [sp, #8]
 800515c:	f107 0314 	add.w	r3, r7, #20
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	68b9      	ldr	r1, [r7, #8]
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 f851 	bl	8005214 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005172:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005174:	f000 f8ee 	bl	8005354 <prvAddNewTaskToReadyList>
 8005178:	e001      	b.n	800517e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800517a:	2300      	movs	r3, #0
 800517c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800517e:	697b      	ldr	r3, [r7, #20]
	}
 8005180:	4618      	mov	r0, r3
 8005182:	3728      	adds	r7, #40	@ 0x28
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005188:	b580      	push	{r7, lr}
 800518a:	b08c      	sub	sp, #48	@ 0x30
 800518c:	af04      	add	r7, sp, #16
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	603b      	str	r3, [r7, #0]
 8005194:	4613      	mov	r3, r2
 8005196:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005198:	88fb      	ldrh	r3, [r7, #6]
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	4618      	mov	r0, r3
 800519e:	f7ff fadd 	bl	800475c <pvPortMalloc>
 80051a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00e      	beq.n	80051c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051aa:	20a0      	movs	r0, #160	@ 0xa0
 80051ac:	f7ff fad6 	bl	800475c <pvPortMalloc>
 80051b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80051be:	e005      	b.n	80051cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051c0:	6978      	ldr	r0, [r7, #20]
 80051c2:	f7ff fb99 	bl	80048f8 <vPortFree>
 80051c6:	e001      	b.n	80051cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051c8:	2300      	movs	r3, #0
 80051ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d017      	beq.n	8005202 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80051da:	88fa      	ldrh	r2, [r7, #6]
 80051dc:	2300      	movs	r3, #0
 80051de:	9303      	str	r3, [sp, #12]
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	9302      	str	r3, [sp, #8]
 80051e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e6:	9301      	str	r3, [sp, #4]
 80051e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ea:	9300      	str	r3, [sp, #0]
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	68b9      	ldr	r1, [r7, #8]
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f000 f80f 	bl	8005214 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051f6:	69f8      	ldr	r0, [r7, #28]
 80051f8:	f000 f8ac 	bl	8005354 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80051fc:	2301      	movs	r3, #1
 80051fe:	61bb      	str	r3, [r7, #24]
 8005200:	e002      	b.n	8005208 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005202:	f04f 33ff 	mov.w	r3, #4294967295
 8005206:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005208:	69bb      	ldr	r3, [r7, #24]
	}
 800520a:	4618      	mov	r0, r3
 800520c:	3720      	adds	r7, #32
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
	...

08005214 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b088      	sub	sp, #32
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	607a      	str	r2, [r7, #4]
 8005220:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005224:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800522c:	3b01      	subs	r3, #1
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005234:	69bb      	ldr	r3, [r7, #24]
 8005236:	f023 0307 	bic.w	r3, r3, #7
 800523a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	f003 0307 	and.w	r3, r3, #7
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00b      	beq.n	800525e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800524a:	f383 8811 	msr	BASEPRI, r3
 800524e:	f3bf 8f6f 	isb	sy
 8005252:	f3bf 8f4f 	dsb	sy
 8005256:	617b      	str	r3, [r7, #20]
}
 8005258:	bf00      	nop
 800525a:	bf00      	nop
 800525c:	e7fd      	b.n	800525a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d01f      	beq.n	80052a4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005264:	2300      	movs	r3, #0
 8005266:	61fb      	str	r3, [r7, #28]
 8005268:	e012      	b.n	8005290 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	4413      	add	r3, r2
 8005270:	7819      	ldrb	r1, [r3, #0]
 8005272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	4413      	add	r3, r2
 8005278:	3334      	adds	r3, #52	@ 0x34
 800527a:	460a      	mov	r2, r1
 800527c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	69fb      	ldr	r3, [r7, #28]
 8005282:	4413      	add	r3, r2
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d006      	beq.n	8005298 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	3301      	adds	r3, #1
 800528e:	61fb      	str	r3, [r7, #28]
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	2b0f      	cmp	r3, #15
 8005294:	d9e9      	bls.n	800526a <prvInitialiseNewTask+0x56>
 8005296:	e000      	b.n	800529a <prvInitialiseNewTask+0x86>
			{
				break;
 8005298:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800529a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529c:	2200      	movs	r2, #0
 800529e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052a2:	e003      	b.n	80052ac <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ae:	2b06      	cmp	r3, #6
 80052b0:	d901      	bls.n	80052b6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052b2:	2306      	movs	r3, #6
 80052b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052c0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80052c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c4:	2200      	movs	r2, #0
 80052c6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ca:	3304      	adds	r3, #4
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7ff fc53 	bl	8004b78 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d4:	3318      	adds	r3, #24
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7ff fc4e 	bl	8004b78 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80052dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e4:	f1c3 0207 	rsb	r2, r3, #7
 80052e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80052ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052f0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	2200      	movs	r2, #0
 80052f6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80052fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005304:	334c      	adds	r3, #76	@ 0x4c
 8005306:	224c      	movs	r2, #76	@ 0x4c
 8005308:	2100      	movs	r1, #0
 800530a:	4618      	mov	r0, r3
 800530c:	f001 fcce 	bl	8006cac <memset>
 8005310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005312:	4a0d      	ldr	r2, [pc, #52]	@ (8005348 <prvInitialiseNewTask+0x134>)
 8005314:	651a      	str	r2, [r3, #80]	@ 0x50
 8005316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005318:	4a0c      	ldr	r2, [pc, #48]	@ (800534c <prvInitialiseNewTask+0x138>)
 800531a:	655a      	str	r2, [r3, #84]	@ 0x54
 800531c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800531e:	4a0c      	ldr	r2, [pc, #48]	@ (8005350 <prvInitialiseNewTask+0x13c>)
 8005320:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005322:	683a      	ldr	r2, [r7, #0]
 8005324:	68f9      	ldr	r1, [r7, #12]
 8005326:	69b8      	ldr	r0, [r7, #24]
 8005328:	f7ff fcba 	bl	8004ca0 <pxPortInitialiseStack>
 800532c:	4602      	mov	r2, r0
 800532e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005330:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005334:	2b00      	cmp	r3, #0
 8005336:	d002      	beq.n	800533e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800533a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800533c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800533e:	bf00      	nop
 8005340:	3720      	adds	r7, #32
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	200042e8 	.word	0x200042e8
 800534c:	20004350 	.word	0x20004350
 8005350:	200043b8 	.word	0x200043b8

08005354 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800535c:	f7ff fdd4 	bl	8004f08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005360:	4b2a      	ldr	r3, [pc, #168]	@ (800540c <prvAddNewTaskToReadyList+0xb8>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	3301      	adds	r3, #1
 8005366:	4a29      	ldr	r2, [pc, #164]	@ (800540c <prvAddNewTaskToReadyList+0xb8>)
 8005368:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800536a:	4b29      	ldr	r3, [pc, #164]	@ (8005410 <prvAddNewTaskToReadyList+0xbc>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d109      	bne.n	8005386 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005372:	4a27      	ldr	r2, [pc, #156]	@ (8005410 <prvAddNewTaskToReadyList+0xbc>)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005378:	4b24      	ldr	r3, [pc, #144]	@ (800540c <prvAddNewTaskToReadyList+0xb8>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2b01      	cmp	r3, #1
 800537e:	d110      	bne.n	80053a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005380:	f000 fad4 	bl	800592c <prvInitialiseTaskLists>
 8005384:	e00d      	b.n	80053a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005386:	4b23      	ldr	r3, [pc, #140]	@ (8005414 <prvAddNewTaskToReadyList+0xc0>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d109      	bne.n	80053a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800538e:	4b20      	ldr	r3, [pc, #128]	@ (8005410 <prvAddNewTaskToReadyList+0xbc>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005398:	429a      	cmp	r2, r3
 800539a:	d802      	bhi.n	80053a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800539c:	4a1c      	ldr	r2, [pc, #112]	@ (8005410 <prvAddNewTaskToReadyList+0xbc>)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053a2:	4b1d      	ldr	r3, [pc, #116]	@ (8005418 <prvAddNewTaskToReadyList+0xc4>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	3301      	adds	r3, #1
 80053a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005418 <prvAddNewTaskToReadyList+0xc4>)
 80053aa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b0:	2201      	movs	r2, #1
 80053b2:	409a      	lsls	r2, r3
 80053b4:	4b19      	ldr	r3, [pc, #100]	@ (800541c <prvAddNewTaskToReadyList+0xc8>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	4a18      	ldr	r2, [pc, #96]	@ (800541c <prvAddNewTaskToReadyList+0xc8>)
 80053bc:	6013      	str	r3, [r2, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c2:	4613      	mov	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4a15      	ldr	r2, [pc, #84]	@ (8005420 <prvAddNewTaskToReadyList+0xcc>)
 80053cc:	441a      	add	r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	3304      	adds	r3, #4
 80053d2:	4619      	mov	r1, r3
 80053d4:	4610      	mov	r0, r2
 80053d6:	f7ff fbdc 	bl	8004b92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053da:	f7ff fdc7 	bl	8004f6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053de:	4b0d      	ldr	r3, [pc, #52]	@ (8005414 <prvAddNewTaskToReadyList+0xc0>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00e      	beq.n	8005404 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80053e6:	4b0a      	ldr	r3, [pc, #40]	@ (8005410 <prvAddNewTaskToReadyList+0xbc>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d207      	bcs.n	8005404 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80053f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005424 <prvAddNewTaskToReadyList+0xd0>)
 80053f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053fa:	601a      	str	r2, [r3, #0]
 80053fc:	f3bf 8f4f 	dsb	sy
 8005400:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005404:	bf00      	nop
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}
 800540c:	200042bc 	.word	0x200042bc
 8005410:	200041bc 	.word	0x200041bc
 8005414:	200042c8 	.word	0x200042c8
 8005418:	200042d8 	.word	0x200042d8
 800541c:	200042c4 	.word	0x200042c4
 8005420:	200041c0 	.word	0x200041c0
 8005424:	e000ed04 	.word	0xe000ed04

08005428 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005430:	2300      	movs	r3, #0
 8005432:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d018      	beq.n	800546c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800543a:	4b14      	ldr	r3, [pc, #80]	@ (800548c <vTaskDelay+0x64>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00b      	beq.n	800545a <vTaskDelay+0x32>
	__asm volatile
 8005442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005446:	f383 8811 	msr	BASEPRI, r3
 800544a:	f3bf 8f6f 	isb	sy
 800544e:	f3bf 8f4f 	dsb	sy
 8005452:	60bb      	str	r3, [r7, #8]
}
 8005454:	bf00      	nop
 8005456:	bf00      	nop
 8005458:	e7fd      	b.n	8005456 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800545a:	f000 f885 	bl	8005568 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800545e:	2100      	movs	r1, #0
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 fb27 	bl	8005ab4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005466:	f000 f88d 	bl	8005584 <xTaskResumeAll>
 800546a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d107      	bne.n	8005482 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005472:	4b07      	ldr	r3, [pc, #28]	@ (8005490 <vTaskDelay+0x68>)
 8005474:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005478:	601a      	str	r2, [r3, #0]
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005482:	bf00      	nop
 8005484:	3710      	adds	r7, #16
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	200042e4 	.word	0x200042e4
 8005490:	e000ed04 	.word	0xe000ed04

08005494 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b08a      	sub	sp, #40	@ 0x28
 8005498:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800549a:	2300      	movs	r3, #0
 800549c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800549e:	2300      	movs	r3, #0
 80054a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054a2:	463a      	mov	r2, r7
 80054a4:	1d39      	adds	r1, r7, #4
 80054a6:	f107 0308 	add.w	r3, r7, #8
 80054aa:	4618      	mov	r0, r3
 80054ac:	f7fb fe14 	bl	80010d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054b0:	6839      	ldr	r1, [r7, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	68ba      	ldr	r2, [r7, #8]
 80054b6:	9202      	str	r2, [sp, #8]
 80054b8:	9301      	str	r3, [sp, #4]
 80054ba:	2300      	movs	r3, #0
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	2300      	movs	r3, #0
 80054c0:	460a      	mov	r2, r1
 80054c2:	4921      	ldr	r1, [pc, #132]	@ (8005548 <vTaskStartScheduler+0xb4>)
 80054c4:	4821      	ldr	r0, [pc, #132]	@ (800554c <vTaskStartScheduler+0xb8>)
 80054c6:	f7ff fdff 	bl	80050c8 <xTaskCreateStatic>
 80054ca:	4603      	mov	r3, r0
 80054cc:	4a20      	ldr	r2, [pc, #128]	@ (8005550 <vTaskStartScheduler+0xbc>)
 80054ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054d0:	4b1f      	ldr	r3, [pc, #124]	@ (8005550 <vTaskStartScheduler+0xbc>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d002      	beq.n	80054de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80054d8:	2301      	movs	r3, #1
 80054da:	617b      	str	r3, [r7, #20]
 80054dc:	e001      	b.n	80054e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80054de:	2300      	movs	r3, #0
 80054e0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d11b      	bne.n	8005520 <vTaskStartScheduler+0x8c>
	__asm volatile
 80054e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ec:	f383 8811 	msr	BASEPRI, r3
 80054f0:	f3bf 8f6f 	isb	sy
 80054f4:	f3bf 8f4f 	dsb	sy
 80054f8:	613b      	str	r3, [r7, #16]
}
 80054fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80054fc:	4b15      	ldr	r3, [pc, #84]	@ (8005554 <vTaskStartScheduler+0xc0>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	334c      	adds	r3, #76	@ 0x4c
 8005502:	4a15      	ldr	r2, [pc, #84]	@ (8005558 <vTaskStartScheduler+0xc4>)
 8005504:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005506:	4b15      	ldr	r3, [pc, #84]	@ (800555c <vTaskStartScheduler+0xc8>)
 8005508:	f04f 32ff 	mov.w	r2, #4294967295
 800550c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800550e:	4b14      	ldr	r3, [pc, #80]	@ (8005560 <vTaskStartScheduler+0xcc>)
 8005510:	2201      	movs	r2, #1
 8005512:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005514:	4b13      	ldr	r3, [pc, #76]	@ (8005564 <vTaskStartScheduler+0xd0>)
 8005516:	2200      	movs	r2, #0
 8005518:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800551a:	f7ff fc51 	bl	8004dc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800551e:	e00f      	b.n	8005540 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005526:	d10b      	bne.n	8005540 <vTaskStartScheduler+0xac>
	__asm volatile
 8005528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552c:	f383 8811 	msr	BASEPRI, r3
 8005530:	f3bf 8f6f 	isb	sy
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	60fb      	str	r3, [r7, #12]
}
 800553a:	bf00      	nop
 800553c:	bf00      	nop
 800553e:	e7fd      	b.n	800553c <vTaskStartScheduler+0xa8>
}
 8005540:	bf00      	nop
 8005542:	3718      	adds	r7, #24
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	0800a4cc 	.word	0x0800a4cc
 800554c:	080058fd 	.word	0x080058fd
 8005550:	200042e0 	.word	0x200042e0
 8005554:	200041bc 	.word	0x200041bc
 8005558:	2000001c 	.word	0x2000001c
 800555c:	200042dc 	.word	0x200042dc
 8005560:	200042c8 	.word	0x200042c8
 8005564:	200042c0 	.word	0x200042c0

08005568 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800556c:	4b04      	ldr	r3, [pc, #16]	@ (8005580 <vTaskSuspendAll+0x18>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	3301      	adds	r3, #1
 8005572:	4a03      	ldr	r2, [pc, #12]	@ (8005580 <vTaskSuspendAll+0x18>)
 8005574:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005576:	bf00      	nop
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	200042e4 	.word	0x200042e4

08005584 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800558a:	2300      	movs	r3, #0
 800558c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800558e:	2300      	movs	r3, #0
 8005590:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005592:	4b42      	ldr	r3, [pc, #264]	@ (800569c <xTaskResumeAll+0x118>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10b      	bne.n	80055b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800559a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559e:	f383 8811 	msr	BASEPRI, r3
 80055a2:	f3bf 8f6f 	isb	sy
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	603b      	str	r3, [r7, #0]
}
 80055ac:	bf00      	nop
 80055ae:	bf00      	nop
 80055b0:	e7fd      	b.n	80055ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055b2:	f7ff fca9 	bl	8004f08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055b6:	4b39      	ldr	r3, [pc, #228]	@ (800569c <xTaskResumeAll+0x118>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	4a37      	ldr	r2, [pc, #220]	@ (800569c <xTaskResumeAll+0x118>)
 80055be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055c0:	4b36      	ldr	r3, [pc, #216]	@ (800569c <xTaskResumeAll+0x118>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d161      	bne.n	800568c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055c8:	4b35      	ldr	r3, [pc, #212]	@ (80056a0 <xTaskResumeAll+0x11c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d05d      	beq.n	800568c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055d0:	e02e      	b.n	8005630 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055d2:	4b34      	ldr	r3, [pc, #208]	@ (80056a4 <xTaskResumeAll+0x120>)
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	3318      	adds	r3, #24
 80055de:	4618      	mov	r0, r3
 80055e0:	f7ff fb34 	bl	8004c4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	3304      	adds	r3, #4
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff fb2f 	bl	8004c4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f2:	2201      	movs	r2, #1
 80055f4:	409a      	lsls	r2, r3
 80055f6:	4b2c      	ldr	r3, [pc, #176]	@ (80056a8 <xTaskResumeAll+0x124>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	4a2a      	ldr	r2, [pc, #168]	@ (80056a8 <xTaskResumeAll+0x124>)
 80055fe:	6013      	str	r3, [r2, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005604:	4613      	mov	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4413      	add	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4a27      	ldr	r2, [pc, #156]	@ (80056ac <xTaskResumeAll+0x128>)
 800560e:	441a      	add	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	3304      	adds	r3, #4
 8005614:	4619      	mov	r1, r3
 8005616:	4610      	mov	r0, r2
 8005618:	f7ff fabb 	bl	8004b92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005620:	4b23      	ldr	r3, [pc, #140]	@ (80056b0 <xTaskResumeAll+0x12c>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005626:	429a      	cmp	r2, r3
 8005628:	d302      	bcc.n	8005630 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800562a:	4b22      	ldr	r3, [pc, #136]	@ (80056b4 <xTaskResumeAll+0x130>)
 800562c:	2201      	movs	r2, #1
 800562e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005630:	4b1c      	ldr	r3, [pc, #112]	@ (80056a4 <xTaskResumeAll+0x120>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1cc      	bne.n	80055d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800563e:	f000 fa19 	bl	8005a74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005642:	4b1d      	ldr	r3, [pc, #116]	@ (80056b8 <xTaskResumeAll+0x134>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d010      	beq.n	8005670 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800564e:	f000 f837 	bl	80056c0 <xTaskIncrementTick>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d002      	beq.n	800565e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005658:	4b16      	ldr	r3, [pc, #88]	@ (80056b4 <xTaskResumeAll+0x130>)
 800565a:	2201      	movs	r2, #1
 800565c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	3b01      	subs	r3, #1
 8005662:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1f1      	bne.n	800564e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800566a:	4b13      	ldr	r3, [pc, #76]	@ (80056b8 <xTaskResumeAll+0x134>)
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005670:	4b10      	ldr	r3, [pc, #64]	@ (80056b4 <xTaskResumeAll+0x130>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d009      	beq.n	800568c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005678:	2301      	movs	r3, #1
 800567a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800567c:	4b0f      	ldr	r3, [pc, #60]	@ (80056bc <xTaskResumeAll+0x138>)
 800567e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005682:	601a      	str	r2, [r3, #0]
 8005684:	f3bf 8f4f 	dsb	sy
 8005688:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800568c:	f7ff fc6e 	bl	8004f6c <vPortExitCritical>

	return xAlreadyYielded;
 8005690:	68bb      	ldr	r3, [r7, #8]
}
 8005692:	4618      	mov	r0, r3
 8005694:	3710      	adds	r7, #16
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	200042e4 	.word	0x200042e4
 80056a0:	200042bc 	.word	0x200042bc
 80056a4:	2000427c 	.word	0x2000427c
 80056a8:	200042c4 	.word	0x200042c4
 80056ac:	200041c0 	.word	0x200041c0
 80056b0:	200041bc 	.word	0x200041bc
 80056b4:	200042d0 	.word	0x200042d0
 80056b8:	200042cc 	.word	0x200042cc
 80056bc:	e000ed04 	.word	0xe000ed04

080056c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b086      	sub	sp, #24
 80056c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80056c6:	2300      	movs	r3, #0
 80056c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005808 <xTaskIncrementTick+0x148>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f040 808f 	bne.w	80057f2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80056d4:	4b4d      	ldr	r3, [pc, #308]	@ (800580c <xTaskIncrementTick+0x14c>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	3301      	adds	r3, #1
 80056da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80056dc:	4a4b      	ldr	r2, [pc, #300]	@ (800580c <xTaskIncrementTick+0x14c>)
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d121      	bne.n	800572c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80056e8:	4b49      	ldr	r3, [pc, #292]	@ (8005810 <xTaskIncrementTick+0x150>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00b      	beq.n	800570a <xTaskIncrementTick+0x4a>
	__asm volatile
 80056f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f6:	f383 8811 	msr	BASEPRI, r3
 80056fa:	f3bf 8f6f 	isb	sy
 80056fe:	f3bf 8f4f 	dsb	sy
 8005702:	603b      	str	r3, [r7, #0]
}
 8005704:	bf00      	nop
 8005706:	bf00      	nop
 8005708:	e7fd      	b.n	8005706 <xTaskIncrementTick+0x46>
 800570a:	4b41      	ldr	r3, [pc, #260]	@ (8005810 <xTaskIncrementTick+0x150>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	60fb      	str	r3, [r7, #12]
 8005710:	4b40      	ldr	r3, [pc, #256]	@ (8005814 <xTaskIncrementTick+0x154>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a3e      	ldr	r2, [pc, #248]	@ (8005810 <xTaskIncrementTick+0x150>)
 8005716:	6013      	str	r3, [r2, #0]
 8005718:	4a3e      	ldr	r2, [pc, #248]	@ (8005814 <xTaskIncrementTick+0x154>)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6013      	str	r3, [r2, #0]
 800571e:	4b3e      	ldr	r3, [pc, #248]	@ (8005818 <xTaskIncrementTick+0x158>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	3301      	adds	r3, #1
 8005724:	4a3c      	ldr	r2, [pc, #240]	@ (8005818 <xTaskIncrementTick+0x158>)
 8005726:	6013      	str	r3, [r2, #0]
 8005728:	f000 f9a4 	bl	8005a74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800572c:	4b3b      	ldr	r3, [pc, #236]	@ (800581c <xTaskIncrementTick+0x15c>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	429a      	cmp	r2, r3
 8005734:	d348      	bcc.n	80057c8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005736:	4b36      	ldr	r3, [pc, #216]	@ (8005810 <xTaskIncrementTick+0x150>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d104      	bne.n	800574a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005740:	4b36      	ldr	r3, [pc, #216]	@ (800581c <xTaskIncrementTick+0x15c>)
 8005742:	f04f 32ff 	mov.w	r2, #4294967295
 8005746:	601a      	str	r2, [r3, #0]
					break;
 8005748:	e03e      	b.n	80057c8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800574a:	4b31      	ldr	r3, [pc, #196]	@ (8005810 <xTaskIncrementTick+0x150>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	429a      	cmp	r2, r3
 8005760:	d203      	bcs.n	800576a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005762:	4a2e      	ldr	r2, [pc, #184]	@ (800581c <xTaskIncrementTick+0x15c>)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005768:	e02e      	b.n	80057c8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	3304      	adds	r3, #4
 800576e:	4618      	mov	r0, r3
 8005770:	f7ff fa6c 	bl	8004c4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005778:	2b00      	cmp	r3, #0
 800577a:	d004      	beq.n	8005786 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	3318      	adds	r3, #24
 8005780:	4618      	mov	r0, r3
 8005782:	f7ff fa63 	bl	8004c4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800578a:	2201      	movs	r2, #1
 800578c:	409a      	lsls	r2, r3
 800578e:	4b24      	ldr	r3, [pc, #144]	@ (8005820 <xTaskIncrementTick+0x160>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4313      	orrs	r3, r2
 8005794:	4a22      	ldr	r2, [pc, #136]	@ (8005820 <xTaskIncrementTick+0x160>)
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800579c:	4613      	mov	r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	4413      	add	r3, r2
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	4a1f      	ldr	r2, [pc, #124]	@ (8005824 <xTaskIncrementTick+0x164>)
 80057a6:	441a      	add	r2, r3
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	3304      	adds	r3, #4
 80057ac:	4619      	mov	r1, r3
 80057ae:	4610      	mov	r0, r2
 80057b0:	f7ff f9ef 	bl	8004b92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b8:	4b1b      	ldr	r3, [pc, #108]	@ (8005828 <xTaskIncrementTick+0x168>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057be:	429a      	cmp	r2, r3
 80057c0:	d3b9      	bcc.n	8005736 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80057c2:	2301      	movs	r3, #1
 80057c4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057c6:	e7b6      	b.n	8005736 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80057c8:	4b17      	ldr	r3, [pc, #92]	@ (8005828 <xTaskIncrementTick+0x168>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ce:	4915      	ldr	r1, [pc, #84]	@ (8005824 <xTaskIncrementTick+0x164>)
 80057d0:	4613      	mov	r3, r2
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	4413      	add	r3, r2
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	440b      	add	r3, r1
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d901      	bls.n	80057e4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80057e0:	2301      	movs	r3, #1
 80057e2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80057e4:	4b11      	ldr	r3, [pc, #68]	@ (800582c <xTaskIncrementTick+0x16c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d007      	beq.n	80057fc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80057ec:	2301      	movs	r3, #1
 80057ee:	617b      	str	r3, [r7, #20]
 80057f0:	e004      	b.n	80057fc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80057f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005830 <xTaskIncrementTick+0x170>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	3301      	adds	r3, #1
 80057f8:	4a0d      	ldr	r2, [pc, #52]	@ (8005830 <xTaskIncrementTick+0x170>)
 80057fa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80057fc:	697b      	ldr	r3, [r7, #20]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3718      	adds	r7, #24
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	200042e4 	.word	0x200042e4
 800580c:	200042c0 	.word	0x200042c0
 8005810:	20004274 	.word	0x20004274
 8005814:	20004278 	.word	0x20004278
 8005818:	200042d4 	.word	0x200042d4
 800581c:	200042dc 	.word	0x200042dc
 8005820:	200042c4 	.word	0x200042c4
 8005824:	200041c0 	.word	0x200041c0
 8005828:	200041bc 	.word	0x200041bc
 800582c:	200042d0 	.word	0x200042d0
 8005830:	200042cc 	.word	0x200042cc

08005834 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005834:	b480      	push	{r7}
 8005836:	b087      	sub	sp, #28
 8005838:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800583a:	4b2a      	ldr	r3, [pc, #168]	@ (80058e4 <vTaskSwitchContext+0xb0>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005842:	4b29      	ldr	r3, [pc, #164]	@ (80058e8 <vTaskSwitchContext+0xb4>)
 8005844:	2201      	movs	r2, #1
 8005846:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005848:	e045      	b.n	80058d6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800584a:	4b27      	ldr	r3, [pc, #156]	@ (80058e8 <vTaskSwitchContext+0xb4>)
 800584c:	2200      	movs	r2, #0
 800584e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005850:	4b26      	ldr	r3, [pc, #152]	@ (80058ec <vTaskSwitchContext+0xb8>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	fab3 f383 	clz	r3, r3
 800585c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800585e:	7afb      	ldrb	r3, [r7, #11]
 8005860:	f1c3 031f 	rsb	r3, r3, #31
 8005864:	617b      	str	r3, [r7, #20]
 8005866:	4922      	ldr	r1, [pc, #136]	@ (80058f0 <vTaskSwitchContext+0xbc>)
 8005868:	697a      	ldr	r2, [r7, #20]
 800586a:	4613      	mov	r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	440b      	add	r3, r1
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10b      	bne.n	8005892 <vTaskSwitchContext+0x5e>
	__asm volatile
 800587a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587e:	f383 8811 	msr	BASEPRI, r3
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	f3bf 8f4f 	dsb	sy
 800588a:	607b      	str	r3, [r7, #4]
}
 800588c:	bf00      	nop
 800588e:	bf00      	nop
 8005890:	e7fd      	b.n	800588e <vTaskSwitchContext+0x5a>
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	4613      	mov	r3, r2
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	4413      	add	r3, r2
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4a14      	ldr	r2, [pc, #80]	@ (80058f0 <vTaskSwitchContext+0xbc>)
 800589e:	4413      	add	r3, r2
 80058a0:	613b      	str	r3, [r7, #16]
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	605a      	str	r2, [r3, #4]
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	3308      	adds	r3, #8
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d104      	bne.n	80058c2 <vTaskSwitchContext+0x8e>
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	685a      	ldr	r2, [r3, #4]
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	605a      	str	r2, [r3, #4]
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	4a0a      	ldr	r2, [pc, #40]	@ (80058f4 <vTaskSwitchContext+0xc0>)
 80058ca:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80058cc:	4b09      	ldr	r3, [pc, #36]	@ (80058f4 <vTaskSwitchContext+0xc0>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	334c      	adds	r3, #76	@ 0x4c
 80058d2:	4a09      	ldr	r2, [pc, #36]	@ (80058f8 <vTaskSwitchContext+0xc4>)
 80058d4:	6013      	str	r3, [r2, #0]
}
 80058d6:	bf00      	nop
 80058d8:	371c      	adds	r7, #28
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	200042e4 	.word	0x200042e4
 80058e8:	200042d0 	.word	0x200042d0
 80058ec:	200042c4 	.word	0x200042c4
 80058f0:	200041c0 	.word	0x200041c0
 80058f4:	200041bc 	.word	0x200041bc
 80058f8:	2000001c 	.word	0x2000001c

080058fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005904:	f000 f852 	bl	80059ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005908:	4b06      	ldr	r3, [pc, #24]	@ (8005924 <prvIdleTask+0x28>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b01      	cmp	r3, #1
 800590e:	d9f9      	bls.n	8005904 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005910:	4b05      	ldr	r3, [pc, #20]	@ (8005928 <prvIdleTask+0x2c>)
 8005912:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005916:	601a      	str	r2, [r3, #0]
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005920:	e7f0      	b.n	8005904 <prvIdleTask+0x8>
 8005922:	bf00      	nop
 8005924:	200041c0 	.word	0x200041c0
 8005928:	e000ed04 	.word	0xe000ed04

0800592c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005932:	2300      	movs	r3, #0
 8005934:	607b      	str	r3, [r7, #4]
 8005936:	e00c      	b.n	8005952 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	4613      	mov	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	4413      	add	r3, r2
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	4a12      	ldr	r2, [pc, #72]	@ (800598c <prvInitialiseTaskLists+0x60>)
 8005944:	4413      	add	r3, r2
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff f8f6 	bl	8004b38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	3301      	adds	r3, #1
 8005950:	607b      	str	r3, [r7, #4]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2b06      	cmp	r3, #6
 8005956:	d9ef      	bls.n	8005938 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005958:	480d      	ldr	r0, [pc, #52]	@ (8005990 <prvInitialiseTaskLists+0x64>)
 800595a:	f7ff f8ed 	bl	8004b38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800595e:	480d      	ldr	r0, [pc, #52]	@ (8005994 <prvInitialiseTaskLists+0x68>)
 8005960:	f7ff f8ea 	bl	8004b38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005964:	480c      	ldr	r0, [pc, #48]	@ (8005998 <prvInitialiseTaskLists+0x6c>)
 8005966:	f7ff f8e7 	bl	8004b38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800596a:	480c      	ldr	r0, [pc, #48]	@ (800599c <prvInitialiseTaskLists+0x70>)
 800596c:	f7ff f8e4 	bl	8004b38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005970:	480b      	ldr	r0, [pc, #44]	@ (80059a0 <prvInitialiseTaskLists+0x74>)
 8005972:	f7ff f8e1 	bl	8004b38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005976:	4b0b      	ldr	r3, [pc, #44]	@ (80059a4 <prvInitialiseTaskLists+0x78>)
 8005978:	4a05      	ldr	r2, [pc, #20]	@ (8005990 <prvInitialiseTaskLists+0x64>)
 800597a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800597c:	4b0a      	ldr	r3, [pc, #40]	@ (80059a8 <prvInitialiseTaskLists+0x7c>)
 800597e:	4a05      	ldr	r2, [pc, #20]	@ (8005994 <prvInitialiseTaskLists+0x68>)
 8005980:	601a      	str	r2, [r3, #0]
}
 8005982:	bf00      	nop
 8005984:	3708      	adds	r7, #8
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	200041c0 	.word	0x200041c0
 8005990:	2000424c 	.word	0x2000424c
 8005994:	20004260 	.word	0x20004260
 8005998:	2000427c 	.word	0x2000427c
 800599c:	20004290 	.word	0x20004290
 80059a0:	200042a8 	.word	0x200042a8
 80059a4:	20004274 	.word	0x20004274
 80059a8:	20004278 	.word	0x20004278

080059ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059b2:	e019      	b.n	80059e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80059b4:	f7ff faa8 	bl	8004f08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059b8:	4b10      	ldr	r3, [pc, #64]	@ (80059fc <prvCheckTasksWaitingTermination+0x50>)
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	3304      	adds	r3, #4
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7ff f941 	bl	8004c4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80059ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005a00 <prvCheckTasksWaitingTermination+0x54>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	3b01      	subs	r3, #1
 80059d0:	4a0b      	ldr	r2, [pc, #44]	@ (8005a00 <prvCheckTasksWaitingTermination+0x54>)
 80059d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80059d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a04 <prvCheckTasksWaitingTermination+0x58>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	3b01      	subs	r3, #1
 80059da:	4a0a      	ldr	r2, [pc, #40]	@ (8005a04 <prvCheckTasksWaitingTermination+0x58>)
 80059dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80059de:	f7ff fac5 	bl	8004f6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f810 	bl	8005a08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059e8:	4b06      	ldr	r3, [pc, #24]	@ (8005a04 <prvCheckTasksWaitingTermination+0x58>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1e1      	bne.n	80059b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80059f0:	bf00      	nop
 80059f2:	bf00      	nop
 80059f4:	3708      	adds	r7, #8
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	20004290 	.word	0x20004290
 8005a00:	200042bc 	.word	0x200042bc
 8005a04:	200042a4 	.word	0x200042a4

08005a08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	334c      	adds	r3, #76	@ 0x4c
 8005a14:	4618      	mov	r0, r3
 8005a16:	f001 f965 	bl	8006ce4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d108      	bne.n	8005a36 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f7fe ff65 	bl	80048f8 <vPortFree>
				vPortFree( pxTCB );
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7fe ff62 	bl	80048f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a34:	e019      	b.n	8005a6a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d103      	bne.n	8005a48 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f7fe ff59 	bl	80048f8 <vPortFree>
	}
 8005a46:	e010      	b.n	8005a6a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d00b      	beq.n	8005a6a <prvDeleteTCB+0x62>
	__asm volatile
 8005a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a56:	f383 8811 	msr	BASEPRI, r3
 8005a5a:	f3bf 8f6f 	isb	sy
 8005a5e:	f3bf 8f4f 	dsb	sy
 8005a62:	60fb      	str	r3, [r7, #12]
}
 8005a64:	bf00      	nop
 8005a66:	bf00      	nop
 8005a68:	e7fd      	b.n	8005a66 <prvDeleteTCB+0x5e>
	}
 8005a6a:	bf00      	nop
 8005a6c:	3710      	adds	r7, #16
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
	...

08005a74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8005aac <prvResetNextTaskUnblockTime+0x38>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d104      	bne.n	8005a8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a84:	4b0a      	ldr	r3, [pc, #40]	@ (8005ab0 <prvResetNextTaskUnblockTime+0x3c>)
 8005a86:	f04f 32ff 	mov.w	r2, #4294967295
 8005a8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a8c:	e008      	b.n	8005aa0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a8e:	4b07      	ldr	r3, [pc, #28]	@ (8005aac <prvResetNextTaskUnblockTime+0x38>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	4a04      	ldr	r2, [pc, #16]	@ (8005ab0 <prvResetNextTaskUnblockTime+0x3c>)
 8005a9e:	6013      	str	r3, [r2, #0]
}
 8005aa0:	bf00      	nop
 8005aa2:	370c      	adds	r7, #12
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr
 8005aac:	20004274 	.word	0x20004274
 8005ab0:	200042dc 	.word	0x200042dc

08005ab4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005abe:	4b29      	ldr	r3, [pc, #164]	@ (8005b64 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ac4:	4b28      	ldr	r3, [pc, #160]	@ (8005b68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	3304      	adds	r3, #4
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7ff f8be 	bl	8004c4c <uxListRemove>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10b      	bne.n	8005aee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005ad6:	4b24      	ldr	r3, [pc, #144]	@ (8005b68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005adc:	2201      	movs	r2, #1
 8005ade:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae2:	43da      	mvns	r2, r3
 8005ae4:	4b21      	ldr	r3, [pc, #132]	@ (8005b6c <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4013      	ands	r3, r2
 8005aea:	4a20      	ldr	r2, [pc, #128]	@ (8005b6c <prvAddCurrentTaskToDelayedList+0xb8>)
 8005aec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005af4:	d10a      	bne.n	8005b0c <prvAddCurrentTaskToDelayedList+0x58>
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d007      	beq.n	8005b0c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005afc:	4b1a      	ldr	r3, [pc, #104]	@ (8005b68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	3304      	adds	r3, #4
 8005b02:	4619      	mov	r1, r3
 8005b04:	481a      	ldr	r0, [pc, #104]	@ (8005b70 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005b06:	f7ff f844 	bl	8004b92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005b0a:	e026      	b.n	8005b5a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4413      	add	r3, r2
 8005b12:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005b14:	4b14      	ldr	r3, [pc, #80]	@ (8005b68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d209      	bcs.n	8005b38 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b24:	4b13      	ldr	r3, [pc, #76]	@ (8005b74 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	4b0f      	ldr	r3, [pc, #60]	@ (8005b68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	4619      	mov	r1, r3
 8005b30:	4610      	mov	r0, r2
 8005b32:	f7ff f852 	bl	8004bda <vListInsert>
}
 8005b36:	e010      	b.n	8005b5a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b38:	4b0f      	ldr	r3, [pc, #60]	@ (8005b78 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005b68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	3304      	adds	r3, #4
 8005b42:	4619      	mov	r1, r3
 8005b44:	4610      	mov	r0, r2
 8005b46:	f7ff f848 	bl	8004bda <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8005b7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68ba      	ldr	r2, [r7, #8]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d202      	bcs.n	8005b5a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005b54:	4a09      	ldr	r2, [pc, #36]	@ (8005b7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	6013      	str	r3, [r2, #0]
}
 8005b5a:	bf00      	nop
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	200042c0 	.word	0x200042c0
 8005b68:	200041bc 	.word	0x200041bc
 8005b6c:	200042c4 	.word	0x200042c4
 8005b70:	200042a8 	.word	0x200042a8
 8005b74:	20004278 	.word	0x20004278
 8005b78:	20004274 	.word	0x20004274
 8005b7c:	200042dc 	.word	0x200042dc

08005b80 <__cvt>:
 8005b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b84:	ec57 6b10 	vmov	r6, r7, d0
 8005b88:	2f00      	cmp	r7, #0
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	463b      	mov	r3, r7
 8005b90:	bfbb      	ittet	lt
 8005b92:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005b96:	461f      	movlt	r7, r3
 8005b98:	2300      	movge	r3, #0
 8005b9a:	232d      	movlt	r3, #45	@ 0x2d
 8005b9c:	700b      	strb	r3, [r1, #0]
 8005b9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ba0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005ba4:	4691      	mov	r9, r2
 8005ba6:	f023 0820 	bic.w	r8, r3, #32
 8005baa:	bfbc      	itt	lt
 8005bac:	4632      	movlt	r2, r6
 8005bae:	4616      	movlt	r6, r2
 8005bb0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005bb4:	d005      	beq.n	8005bc2 <__cvt+0x42>
 8005bb6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005bba:	d100      	bne.n	8005bbe <__cvt+0x3e>
 8005bbc:	3401      	adds	r4, #1
 8005bbe:	2102      	movs	r1, #2
 8005bc0:	e000      	b.n	8005bc4 <__cvt+0x44>
 8005bc2:	2103      	movs	r1, #3
 8005bc4:	ab03      	add	r3, sp, #12
 8005bc6:	9301      	str	r3, [sp, #4]
 8005bc8:	ab02      	add	r3, sp, #8
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	ec47 6b10 	vmov	d0, r6, r7
 8005bd0:	4653      	mov	r3, sl
 8005bd2:	4622      	mov	r2, r4
 8005bd4:	f001 f9dc 	bl	8006f90 <_dtoa_r>
 8005bd8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005bdc:	4605      	mov	r5, r0
 8005bde:	d119      	bne.n	8005c14 <__cvt+0x94>
 8005be0:	f019 0f01 	tst.w	r9, #1
 8005be4:	d00e      	beq.n	8005c04 <__cvt+0x84>
 8005be6:	eb00 0904 	add.w	r9, r0, r4
 8005bea:	2200      	movs	r2, #0
 8005bec:	2300      	movs	r3, #0
 8005bee:	4630      	mov	r0, r6
 8005bf0:	4639      	mov	r1, r7
 8005bf2:	f7fa ff71 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bf6:	b108      	cbz	r0, 8005bfc <__cvt+0x7c>
 8005bf8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005bfc:	2230      	movs	r2, #48	@ 0x30
 8005bfe:	9b03      	ldr	r3, [sp, #12]
 8005c00:	454b      	cmp	r3, r9
 8005c02:	d31e      	bcc.n	8005c42 <__cvt+0xc2>
 8005c04:	9b03      	ldr	r3, [sp, #12]
 8005c06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c08:	1b5b      	subs	r3, r3, r5
 8005c0a:	4628      	mov	r0, r5
 8005c0c:	6013      	str	r3, [r2, #0]
 8005c0e:	b004      	add	sp, #16
 8005c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c18:	eb00 0904 	add.w	r9, r0, r4
 8005c1c:	d1e5      	bne.n	8005bea <__cvt+0x6a>
 8005c1e:	7803      	ldrb	r3, [r0, #0]
 8005c20:	2b30      	cmp	r3, #48	@ 0x30
 8005c22:	d10a      	bne.n	8005c3a <__cvt+0xba>
 8005c24:	2200      	movs	r2, #0
 8005c26:	2300      	movs	r3, #0
 8005c28:	4630      	mov	r0, r6
 8005c2a:	4639      	mov	r1, r7
 8005c2c:	f7fa ff54 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c30:	b918      	cbnz	r0, 8005c3a <__cvt+0xba>
 8005c32:	f1c4 0401 	rsb	r4, r4, #1
 8005c36:	f8ca 4000 	str.w	r4, [sl]
 8005c3a:	f8da 3000 	ldr.w	r3, [sl]
 8005c3e:	4499      	add	r9, r3
 8005c40:	e7d3      	b.n	8005bea <__cvt+0x6a>
 8005c42:	1c59      	adds	r1, r3, #1
 8005c44:	9103      	str	r1, [sp, #12]
 8005c46:	701a      	strb	r2, [r3, #0]
 8005c48:	e7d9      	b.n	8005bfe <__cvt+0x7e>

08005c4a <__exponent>:
 8005c4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c4c:	2900      	cmp	r1, #0
 8005c4e:	bfba      	itte	lt
 8005c50:	4249      	neglt	r1, r1
 8005c52:	232d      	movlt	r3, #45	@ 0x2d
 8005c54:	232b      	movge	r3, #43	@ 0x2b
 8005c56:	2909      	cmp	r1, #9
 8005c58:	7002      	strb	r2, [r0, #0]
 8005c5a:	7043      	strb	r3, [r0, #1]
 8005c5c:	dd29      	ble.n	8005cb2 <__exponent+0x68>
 8005c5e:	f10d 0307 	add.w	r3, sp, #7
 8005c62:	461d      	mov	r5, r3
 8005c64:	270a      	movs	r7, #10
 8005c66:	461a      	mov	r2, r3
 8005c68:	fbb1 f6f7 	udiv	r6, r1, r7
 8005c6c:	fb07 1416 	mls	r4, r7, r6, r1
 8005c70:	3430      	adds	r4, #48	@ 0x30
 8005c72:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005c76:	460c      	mov	r4, r1
 8005c78:	2c63      	cmp	r4, #99	@ 0x63
 8005c7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c7e:	4631      	mov	r1, r6
 8005c80:	dcf1      	bgt.n	8005c66 <__exponent+0x1c>
 8005c82:	3130      	adds	r1, #48	@ 0x30
 8005c84:	1e94      	subs	r4, r2, #2
 8005c86:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c8a:	1c41      	adds	r1, r0, #1
 8005c8c:	4623      	mov	r3, r4
 8005c8e:	42ab      	cmp	r3, r5
 8005c90:	d30a      	bcc.n	8005ca8 <__exponent+0x5e>
 8005c92:	f10d 0309 	add.w	r3, sp, #9
 8005c96:	1a9b      	subs	r3, r3, r2
 8005c98:	42ac      	cmp	r4, r5
 8005c9a:	bf88      	it	hi
 8005c9c:	2300      	movhi	r3, #0
 8005c9e:	3302      	adds	r3, #2
 8005ca0:	4403      	add	r3, r0
 8005ca2:	1a18      	subs	r0, r3, r0
 8005ca4:	b003      	add	sp, #12
 8005ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ca8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005cac:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005cb0:	e7ed      	b.n	8005c8e <__exponent+0x44>
 8005cb2:	2330      	movs	r3, #48	@ 0x30
 8005cb4:	3130      	adds	r1, #48	@ 0x30
 8005cb6:	7083      	strb	r3, [r0, #2]
 8005cb8:	70c1      	strb	r1, [r0, #3]
 8005cba:	1d03      	adds	r3, r0, #4
 8005cbc:	e7f1      	b.n	8005ca2 <__exponent+0x58>
	...

08005cc0 <_printf_float>:
 8005cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cc4:	b08d      	sub	sp, #52	@ 0x34
 8005cc6:	460c      	mov	r4, r1
 8005cc8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ccc:	4616      	mov	r6, r2
 8005cce:	461f      	mov	r7, r3
 8005cd0:	4605      	mov	r5, r0
 8005cd2:	f000 fff3 	bl	8006cbc <_localeconv_r>
 8005cd6:	6803      	ldr	r3, [r0, #0]
 8005cd8:	9304      	str	r3, [sp, #16]
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f7fa fad0 	bl	8000280 <strlen>
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ce4:	f8d8 3000 	ldr.w	r3, [r8]
 8005ce8:	9005      	str	r0, [sp, #20]
 8005cea:	3307      	adds	r3, #7
 8005cec:	f023 0307 	bic.w	r3, r3, #7
 8005cf0:	f103 0208 	add.w	r2, r3, #8
 8005cf4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005cf8:	f8d4 b000 	ldr.w	fp, [r4]
 8005cfc:	f8c8 2000 	str.w	r2, [r8]
 8005d00:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d04:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005d08:	9307      	str	r3, [sp, #28]
 8005d0a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005d0e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005d12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d16:	4b9c      	ldr	r3, [pc, #624]	@ (8005f88 <_printf_float+0x2c8>)
 8005d18:	f04f 32ff 	mov.w	r2, #4294967295
 8005d1c:	f7fa ff0e 	bl	8000b3c <__aeabi_dcmpun>
 8005d20:	bb70      	cbnz	r0, 8005d80 <_printf_float+0xc0>
 8005d22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d26:	4b98      	ldr	r3, [pc, #608]	@ (8005f88 <_printf_float+0x2c8>)
 8005d28:	f04f 32ff 	mov.w	r2, #4294967295
 8005d2c:	f7fa fee8 	bl	8000b00 <__aeabi_dcmple>
 8005d30:	bb30      	cbnz	r0, 8005d80 <_printf_float+0xc0>
 8005d32:	2200      	movs	r2, #0
 8005d34:	2300      	movs	r3, #0
 8005d36:	4640      	mov	r0, r8
 8005d38:	4649      	mov	r1, r9
 8005d3a:	f7fa fed7 	bl	8000aec <__aeabi_dcmplt>
 8005d3e:	b110      	cbz	r0, 8005d46 <_printf_float+0x86>
 8005d40:	232d      	movs	r3, #45	@ 0x2d
 8005d42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d46:	4a91      	ldr	r2, [pc, #580]	@ (8005f8c <_printf_float+0x2cc>)
 8005d48:	4b91      	ldr	r3, [pc, #580]	@ (8005f90 <_printf_float+0x2d0>)
 8005d4a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005d4e:	bf94      	ite	ls
 8005d50:	4690      	movls	r8, r2
 8005d52:	4698      	movhi	r8, r3
 8005d54:	2303      	movs	r3, #3
 8005d56:	6123      	str	r3, [r4, #16]
 8005d58:	f02b 0304 	bic.w	r3, fp, #4
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	f04f 0900 	mov.w	r9, #0
 8005d62:	9700      	str	r7, [sp, #0]
 8005d64:	4633      	mov	r3, r6
 8005d66:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005d68:	4621      	mov	r1, r4
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	f000 f9d2 	bl	8006114 <_printf_common>
 8005d70:	3001      	adds	r0, #1
 8005d72:	f040 808d 	bne.w	8005e90 <_printf_float+0x1d0>
 8005d76:	f04f 30ff 	mov.w	r0, #4294967295
 8005d7a:	b00d      	add	sp, #52	@ 0x34
 8005d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d80:	4642      	mov	r2, r8
 8005d82:	464b      	mov	r3, r9
 8005d84:	4640      	mov	r0, r8
 8005d86:	4649      	mov	r1, r9
 8005d88:	f7fa fed8 	bl	8000b3c <__aeabi_dcmpun>
 8005d8c:	b140      	cbz	r0, 8005da0 <_printf_float+0xe0>
 8005d8e:	464b      	mov	r3, r9
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	bfbc      	itt	lt
 8005d94:	232d      	movlt	r3, #45	@ 0x2d
 8005d96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d9a:	4a7e      	ldr	r2, [pc, #504]	@ (8005f94 <_printf_float+0x2d4>)
 8005d9c:	4b7e      	ldr	r3, [pc, #504]	@ (8005f98 <_printf_float+0x2d8>)
 8005d9e:	e7d4      	b.n	8005d4a <_printf_float+0x8a>
 8005da0:	6863      	ldr	r3, [r4, #4]
 8005da2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005da6:	9206      	str	r2, [sp, #24]
 8005da8:	1c5a      	adds	r2, r3, #1
 8005daa:	d13b      	bne.n	8005e24 <_printf_float+0x164>
 8005dac:	2306      	movs	r3, #6
 8005dae:	6063      	str	r3, [r4, #4]
 8005db0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005db4:	2300      	movs	r3, #0
 8005db6:	6022      	str	r2, [r4, #0]
 8005db8:	9303      	str	r3, [sp, #12]
 8005dba:	ab0a      	add	r3, sp, #40	@ 0x28
 8005dbc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005dc0:	ab09      	add	r3, sp, #36	@ 0x24
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	6861      	ldr	r1, [r4, #4]
 8005dc6:	ec49 8b10 	vmov	d0, r8, r9
 8005dca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005dce:	4628      	mov	r0, r5
 8005dd0:	f7ff fed6 	bl	8005b80 <__cvt>
 8005dd4:	9b06      	ldr	r3, [sp, #24]
 8005dd6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005dd8:	2b47      	cmp	r3, #71	@ 0x47
 8005dda:	4680      	mov	r8, r0
 8005ddc:	d129      	bne.n	8005e32 <_printf_float+0x172>
 8005dde:	1cc8      	adds	r0, r1, #3
 8005de0:	db02      	blt.n	8005de8 <_printf_float+0x128>
 8005de2:	6863      	ldr	r3, [r4, #4]
 8005de4:	4299      	cmp	r1, r3
 8005de6:	dd41      	ble.n	8005e6c <_printf_float+0x1ac>
 8005de8:	f1aa 0a02 	sub.w	sl, sl, #2
 8005dec:	fa5f fa8a 	uxtb.w	sl, sl
 8005df0:	3901      	subs	r1, #1
 8005df2:	4652      	mov	r2, sl
 8005df4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005df8:	9109      	str	r1, [sp, #36]	@ 0x24
 8005dfa:	f7ff ff26 	bl	8005c4a <__exponent>
 8005dfe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e00:	1813      	adds	r3, r2, r0
 8005e02:	2a01      	cmp	r2, #1
 8005e04:	4681      	mov	r9, r0
 8005e06:	6123      	str	r3, [r4, #16]
 8005e08:	dc02      	bgt.n	8005e10 <_printf_float+0x150>
 8005e0a:	6822      	ldr	r2, [r4, #0]
 8005e0c:	07d2      	lsls	r2, r2, #31
 8005e0e:	d501      	bpl.n	8005e14 <_printf_float+0x154>
 8005e10:	3301      	adds	r3, #1
 8005e12:	6123      	str	r3, [r4, #16]
 8005e14:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d0a2      	beq.n	8005d62 <_printf_float+0xa2>
 8005e1c:	232d      	movs	r3, #45	@ 0x2d
 8005e1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e22:	e79e      	b.n	8005d62 <_printf_float+0xa2>
 8005e24:	9a06      	ldr	r2, [sp, #24]
 8005e26:	2a47      	cmp	r2, #71	@ 0x47
 8005e28:	d1c2      	bne.n	8005db0 <_printf_float+0xf0>
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1c0      	bne.n	8005db0 <_printf_float+0xf0>
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e7bd      	b.n	8005dae <_printf_float+0xee>
 8005e32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e36:	d9db      	bls.n	8005df0 <_printf_float+0x130>
 8005e38:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005e3c:	d118      	bne.n	8005e70 <_printf_float+0x1b0>
 8005e3e:	2900      	cmp	r1, #0
 8005e40:	6863      	ldr	r3, [r4, #4]
 8005e42:	dd0b      	ble.n	8005e5c <_printf_float+0x19c>
 8005e44:	6121      	str	r1, [r4, #16]
 8005e46:	b913      	cbnz	r3, 8005e4e <_printf_float+0x18e>
 8005e48:	6822      	ldr	r2, [r4, #0]
 8005e4a:	07d0      	lsls	r0, r2, #31
 8005e4c:	d502      	bpl.n	8005e54 <_printf_float+0x194>
 8005e4e:	3301      	adds	r3, #1
 8005e50:	440b      	add	r3, r1
 8005e52:	6123      	str	r3, [r4, #16]
 8005e54:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e56:	f04f 0900 	mov.w	r9, #0
 8005e5a:	e7db      	b.n	8005e14 <_printf_float+0x154>
 8005e5c:	b913      	cbnz	r3, 8005e64 <_printf_float+0x1a4>
 8005e5e:	6822      	ldr	r2, [r4, #0]
 8005e60:	07d2      	lsls	r2, r2, #31
 8005e62:	d501      	bpl.n	8005e68 <_printf_float+0x1a8>
 8005e64:	3302      	adds	r3, #2
 8005e66:	e7f4      	b.n	8005e52 <_printf_float+0x192>
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e7f2      	b.n	8005e52 <_printf_float+0x192>
 8005e6c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005e70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e72:	4299      	cmp	r1, r3
 8005e74:	db05      	blt.n	8005e82 <_printf_float+0x1c2>
 8005e76:	6823      	ldr	r3, [r4, #0]
 8005e78:	6121      	str	r1, [r4, #16]
 8005e7a:	07d8      	lsls	r0, r3, #31
 8005e7c:	d5ea      	bpl.n	8005e54 <_printf_float+0x194>
 8005e7e:	1c4b      	adds	r3, r1, #1
 8005e80:	e7e7      	b.n	8005e52 <_printf_float+0x192>
 8005e82:	2900      	cmp	r1, #0
 8005e84:	bfd4      	ite	le
 8005e86:	f1c1 0202 	rsble	r2, r1, #2
 8005e8a:	2201      	movgt	r2, #1
 8005e8c:	4413      	add	r3, r2
 8005e8e:	e7e0      	b.n	8005e52 <_printf_float+0x192>
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	055a      	lsls	r2, r3, #21
 8005e94:	d407      	bmi.n	8005ea6 <_printf_float+0x1e6>
 8005e96:	6923      	ldr	r3, [r4, #16]
 8005e98:	4642      	mov	r2, r8
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b8      	blx	r7
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	d12b      	bne.n	8005efc <_printf_float+0x23c>
 8005ea4:	e767      	b.n	8005d76 <_printf_float+0xb6>
 8005ea6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005eaa:	f240 80dd 	bls.w	8006068 <_printf_float+0x3a8>
 8005eae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	f7fa fe0f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005eba:	2800      	cmp	r0, #0
 8005ebc:	d033      	beq.n	8005f26 <_printf_float+0x266>
 8005ebe:	4a37      	ldr	r2, [pc, #220]	@ (8005f9c <_printf_float+0x2dc>)
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	47b8      	blx	r7
 8005ec8:	3001      	adds	r0, #1
 8005eca:	f43f af54 	beq.w	8005d76 <_printf_float+0xb6>
 8005ece:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005ed2:	4543      	cmp	r3, r8
 8005ed4:	db02      	blt.n	8005edc <_printf_float+0x21c>
 8005ed6:	6823      	ldr	r3, [r4, #0]
 8005ed8:	07d8      	lsls	r0, r3, #31
 8005eda:	d50f      	bpl.n	8005efc <_printf_float+0x23c>
 8005edc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ee0:	4631      	mov	r1, r6
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	47b8      	blx	r7
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	f43f af45 	beq.w	8005d76 <_printf_float+0xb6>
 8005eec:	f04f 0900 	mov.w	r9, #0
 8005ef0:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ef4:	f104 0a1a 	add.w	sl, r4, #26
 8005ef8:	45c8      	cmp	r8, r9
 8005efa:	dc09      	bgt.n	8005f10 <_printf_float+0x250>
 8005efc:	6823      	ldr	r3, [r4, #0]
 8005efe:	079b      	lsls	r3, r3, #30
 8005f00:	f100 8103 	bmi.w	800610a <_printf_float+0x44a>
 8005f04:	68e0      	ldr	r0, [r4, #12]
 8005f06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f08:	4298      	cmp	r0, r3
 8005f0a:	bfb8      	it	lt
 8005f0c:	4618      	movlt	r0, r3
 8005f0e:	e734      	b.n	8005d7a <_printf_float+0xba>
 8005f10:	2301      	movs	r3, #1
 8005f12:	4652      	mov	r2, sl
 8005f14:	4631      	mov	r1, r6
 8005f16:	4628      	mov	r0, r5
 8005f18:	47b8      	blx	r7
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	f43f af2b 	beq.w	8005d76 <_printf_float+0xb6>
 8005f20:	f109 0901 	add.w	r9, r9, #1
 8005f24:	e7e8      	b.n	8005ef8 <_printf_float+0x238>
 8005f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	dc39      	bgt.n	8005fa0 <_printf_float+0x2e0>
 8005f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8005f9c <_printf_float+0x2dc>)
 8005f2e:	2301      	movs	r3, #1
 8005f30:	4631      	mov	r1, r6
 8005f32:	4628      	mov	r0, r5
 8005f34:	47b8      	blx	r7
 8005f36:	3001      	adds	r0, #1
 8005f38:	f43f af1d 	beq.w	8005d76 <_printf_float+0xb6>
 8005f3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005f40:	ea59 0303 	orrs.w	r3, r9, r3
 8005f44:	d102      	bne.n	8005f4c <_printf_float+0x28c>
 8005f46:	6823      	ldr	r3, [r4, #0]
 8005f48:	07d9      	lsls	r1, r3, #31
 8005f4a:	d5d7      	bpl.n	8005efc <_printf_float+0x23c>
 8005f4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f50:	4631      	mov	r1, r6
 8005f52:	4628      	mov	r0, r5
 8005f54:	47b8      	blx	r7
 8005f56:	3001      	adds	r0, #1
 8005f58:	f43f af0d 	beq.w	8005d76 <_printf_float+0xb6>
 8005f5c:	f04f 0a00 	mov.w	sl, #0
 8005f60:	f104 0b1a 	add.w	fp, r4, #26
 8005f64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f66:	425b      	negs	r3, r3
 8005f68:	4553      	cmp	r3, sl
 8005f6a:	dc01      	bgt.n	8005f70 <_printf_float+0x2b0>
 8005f6c:	464b      	mov	r3, r9
 8005f6e:	e793      	b.n	8005e98 <_printf_float+0x1d8>
 8005f70:	2301      	movs	r3, #1
 8005f72:	465a      	mov	r2, fp
 8005f74:	4631      	mov	r1, r6
 8005f76:	4628      	mov	r0, r5
 8005f78:	47b8      	blx	r7
 8005f7a:	3001      	adds	r0, #1
 8005f7c:	f43f aefb 	beq.w	8005d76 <_printf_float+0xb6>
 8005f80:	f10a 0a01 	add.w	sl, sl, #1
 8005f84:	e7ee      	b.n	8005f64 <_printf_float+0x2a4>
 8005f86:	bf00      	nop
 8005f88:	7fefffff 	.word	0x7fefffff
 8005f8c:	0800a4ec 	.word	0x0800a4ec
 8005f90:	0800a4f0 	.word	0x0800a4f0
 8005f94:	0800a4f4 	.word	0x0800a4f4
 8005f98:	0800a4f8 	.word	0x0800a4f8
 8005f9c:	0800a4fc 	.word	0x0800a4fc
 8005fa0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005fa2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005fa6:	4553      	cmp	r3, sl
 8005fa8:	bfa8      	it	ge
 8005faa:	4653      	movge	r3, sl
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	4699      	mov	r9, r3
 8005fb0:	dc36      	bgt.n	8006020 <_printf_float+0x360>
 8005fb2:	f04f 0b00 	mov.w	fp, #0
 8005fb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fba:	f104 021a 	add.w	r2, r4, #26
 8005fbe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005fc0:	9306      	str	r3, [sp, #24]
 8005fc2:	eba3 0309 	sub.w	r3, r3, r9
 8005fc6:	455b      	cmp	r3, fp
 8005fc8:	dc31      	bgt.n	800602e <_printf_float+0x36e>
 8005fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fcc:	459a      	cmp	sl, r3
 8005fce:	dc3a      	bgt.n	8006046 <_printf_float+0x386>
 8005fd0:	6823      	ldr	r3, [r4, #0]
 8005fd2:	07da      	lsls	r2, r3, #31
 8005fd4:	d437      	bmi.n	8006046 <_printf_float+0x386>
 8005fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fd8:	ebaa 0903 	sub.w	r9, sl, r3
 8005fdc:	9b06      	ldr	r3, [sp, #24]
 8005fde:	ebaa 0303 	sub.w	r3, sl, r3
 8005fe2:	4599      	cmp	r9, r3
 8005fe4:	bfa8      	it	ge
 8005fe6:	4699      	movge	r9, r3
 8005fe8:	f1b9 0f00 	cmp.w	r9, #0
 8005fec:	dc33      	bgt.n	8006056 <_printf_float+0x396>
 8005fee:	f04f 0800 	mov.w	r8, #0
 8005ff2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ff6:	f104 0b1a 	add.w	fp, r4, #26
 8005ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ffc:	ebaa 0303 	sub.w	r3, sl, r3
 8006000:	eba3 0309 	sub.w	r3, r3, r9
 8006004:	4543      	cmp	r3, r8
 8006006:	f77f af79 	ble.w	8005efc <_printf_float+0x23c>
 800600a:	2301      	movs	r3, #1
 800600c:	465a      	mov	r2, fp
 800600e:	4631      	mov	r1, r6
 8006010:	4628      	mov	r0, r5
 8006012:	47b8      	blx	r7
 8006014:	3001      	adds	r0, #1
 8006016:	f43f aeae 	beq.w	8005d76 <_printf_float+0xb6>
 800601a:	f108 0801 	add.w	r8, r8, #1
 800601e:	e7ec      	b.n	8005ffa <_printf_float+0x33a>
 8006020:	4642      	mov	r2, r8
 8006022:	4631      	mov	r1, r6
 8006024:	4628      	mov	r0, r5
 8006026:	47b8      	blx	r7
 8006028:	3001      	adds	r0, #1
 800602a:	d1c2      	bne.n	8005fb2 <_printf_float+0x2f2>
 800602c:	e6a3      	b.n	8005d76 <_printf_float+0xb6>
 800602e:	2301      	movs	r3, #1
 8006030:	4631      	mov	r1, r6
 8006032:	4628      	mov	r0, r5
 8006034:	9206      	str	r2, [sp, #24]
 8006036:	47b8      	blx	r7
 8006038:	3001      	adds	r0, #1
 800603a:	f43f ae9c 	beq.w	8005d76 <_printf_float+0xb6>
 800603e:	9a06      	ldr	r2, [sp, #24]
 8006040:	f10b 0b01 	add.w	fp, fp, #1
 8006044:	e7bb      	b.n	8005fbe <_printf_float+0x2fe>
 8006046:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800604a:	4631      	mov	r1, r6
 800604c:	4628      	mov	r0, r5
 800604e:	47b8      	blx	r7
 8006050:	3001      	adds	r0, #1
 8006052:	d1c0      	bne.n	8005fd6 <_printf_float+0x316>
 8006054:	e68f      	b.n	8005d76 <_printf_float+0xb6>
 8006056:	9a06      	ldr	r2, [sp, #24]
 8006058:	464b      	mov	r3, r9
 800605a:	4442      	add	r2, r8
 800605c:	4631      	mov	r1, r6
 800605e:	4628      	mov	r0, r5
 8006060:	47b8      	blx	r7
 8006062:	3001      	adds	r0, #1
 8006064:	d1c3      	bne.n	8005fee <_printf_float+0x32e>
 8006066:	e686      	b.n	8005d76 <_printf_float+0xb6>
 8006068:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800606c:	f1ba 0f01 	cmp.w	sl, #1
 8006070:	dc01      	bgt.n	8006076 <_printf_float+0x3b6>
 8006072:	07db      	lsls	r3, r3, #31
 8006074:	d536      	bpl.n	80060e4 <_printf_float+0x424>
 8006076:	2301      	movs	r3, #1
 8006078:	4642      	mov	r2, r8
 800607a:	4631      	mov	r1, r6
 800607c:	4628      	mov	r0, r5
 800607e:	47b8      	blx	r7
 8006080:	3001      	adds	r0, #1
 8006082:	f43f ae78 	beq.w	8005d76 <_printf_float+0xb6>
 8006086:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800608a:	4631      	mov	r1, r6
 800608c:	4628      	mov	r0, r5
 800608e:	47b8      	blx	r7
 8006090:	3001      	adds	r0, #1
 8006092:	f43f ae70 	beq.w	8005d76 <_printf_float+0xb6>
 8006096:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800609a:	2200      	movs	r2, #0
 800609c:	2300      	movs	r3, #0
 800609e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80060a2:	f7fa fd19 	bl	8000ad8 <__aeabi_dcmpeq>
 80060a6:	b9c0      	cbnz	r0, 80060da <_printf_float+0x41a>
 80060a8:	4653      	mov	r3, sl
 80060aa:	f108 0201 	add.w	r2, r8, #1
 80060ae:	4631      	mov	r1, r6
 80060b0:	4628      	mov	r0, r5
 80060b2:	47b8      	blx	r7
 80060b4:	3001      	adds	r0, #1
 80060b6:	d10c      	bne.n	80060d2 <_printf_float+0x412>
 80060b8:	e65d      	b.n	8005d76 <_printf_float+0xb6>
 80060ba:	2301      	movs	r3, #1
 80060bc:	465a      	mov	r2, fp
 80060be:	4631      	mov	r1, r6
 80060c0:	4628      	mov	r0, r5
 80060c2:	47b8      	blx	r7
 80060c4:	3001      	adds	r0, #1
 80060c6:	f43f ae56 	beq.w	8005d76 <_printf_float+0xb6>
 80060ca:	f108 0801 	add.w	r8, r8, #1
 80060ce:	45d0      	cmp	r8, sl
 80060d0:	dbf3      	blt.n	80060ba <_printf_float+0x3fa>
 80060d2:	464b      	mov	r3, r9
 80060d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80060d8:	e6df      	b.n	8005e9a <_printf_float+0x1da>
 80060da:	f04f 0800 	mov.w	r8, #0
 80060de:	f104 0b1a 	add.w	fp, r4, #26
 80060e2:	e7f4      	b.n	80060ce <_printf_float+0x40e>
 80060e4:	2301      	movs	r3, #1
 80060e6:	4642      	mov	r2, r8
 80060e8:	e7e1      	b.n	80060ae <_printf_float+0x3ee>
 80060ea:	2301      	movs	r3, #1
 80060ec:	464a      	mov	r2, r9
 80060ee:	4631      	mov	r1, r6
 80060f0:	4628      	mov	r0, r5
 80060f2:	47b8      	blx	r7
 80060f4:	3001      	adds	r0, #1
 80060f6:	f43f ae3e 	beq.w	8005d76 <_printf_float+0xb6>
 80060fa:	f108 0801 	add.w	r8, r8, #1
 80060fe:	68e3      	ldr	r3, [r4, #12]
 8006100:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006102:	1a5b      	subs	r3, r3, r1
 8006104:	4543      	cmp	r3, r8
 8006106:	dcf0      	bgt.n	80060ea <_printf_float+0x42a>
 8006108:	e6fc      	b.n	8005f04 <_printf_float+0x244>
 800610a:	f04f 0800 	mov.w	r8, #0
 800610e:	f104 0919 	add.w	r9, r4, #25
 8006112:	e7f4      	b.n	80060fe <_printf_float+0x43e>

08006114 <_printf_common>:
 8006114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006118:	4616      	mov	r6, r2
 800611a:	4698      	mov	r8, r3
 800611c:	688a      	ldr	r2, [r1, #8]
 800611e:	690b      	ldr	r3, [r1, #16]
 8006120:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006124:	4293      	cmp	r3, r2
 8006126:	bfb8      	it	lt
 8006128:	4613      	movlt	r3, r2
 800612a:	6033      	str	r3, [r6, #0]
 800612c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006130:	4607      	mov	r7, r0
 8006132:	460c      	mov	r4, r1
 8006134:	b10a      	cbz	r2, 800613a <_printf_common+0x26>
 8006136:	3301      	adds	r3, #1
 8006138:	6033      	str	r3, [r6, #0]
 800613a:	6823      	ldr	r3, [r4, #0]
 800613c:	0699      	lsls	r1, r3, #26
 800613e:	bf42      	ittt	mi
 8006140:	6833      	ldrmi	r3, [r6, #0]
 8006142:	3302      	addmi	r3, #2
 8006144:	6033      	strmi	r3, [r6, #0]
 8006146:	6825      	ldr	r5, [r4, #0]
 8006148:	f015 0506 	ands.w	r5, r5, #6
 800614c:	d106      	bne.n	800615c <_printf_common+0x48>
 800614e:	f104 0a19 	add.w	sl, r4, #25
 8006152:	68e3      	ldr	r3, [r4, #12]
 8006154:	6832      	ldr	r2, [r6, #0]
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	42ab      	cmp	r3, r5
 800615a:	dc26      	bgt.n	80061aa <_printf_common+0x96>
 800615c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006160:	6822      	ldr	r2, [r4, #0]
 8006162:	3b00      	subs	r3, #0
 8006164:	bf18      	it	ne
 8006166:	2301      	movne	r3, #1
 8006168:	0692      	lsls	r2, r2, #26
 800616a:	d42b      	bmi.n	80061c4 <_printf_common+0xb0>
 800616c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006170:	4641      	mov	r1, r8
 8006172:	4638      	mov	r0, r7
 8006174:	47c8      	blx	r9
 8006176:	3001      	adds	r0, #1
 8006178:	d01e      	beq.n	80061b8 <_printf_common+0xa4>
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	6922      	ldr	r2, [r4, #16]
 800617e:	f003 0306 	and.w	r3, r3, #6
 8006182:	2b04      	cmp	r3, #4
 8006184:	bf02      	ittt	eq
 8006186:	68e5      	ldreq	r5, [r4, #12]
 8006188:	6833      	ldreq	r3, [r6, #0]
 800618a:	1aed      	subeq	r5, r5, r3
 800618c:	68a3      	ldr	r3, [r4, #8]
 800618e:	bf0c      	ite	eq
 8006190:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006194:	2500      	movne	r5, #0
 8006196:	4293      	cmp	r3, r2
 8006198:	bfc4      	itt	gt
 800619a:	1a9b      	subgt	r3, r3, r2
 800619c:	18ed      	addgt	r5, r5, r3
 800619e:	2600      	movs	r6, #0
 80061a0:	341a      	adds	r4, #26
 80061a2:	42b5      	cmp	r5, r6
 80061a4:	d11a      	bne.n	80061dc <_printf_common+0xc8>
 80061a6:	2000      	movs	r0, #0
 80061a8:	e008      	b.n	80061bc <_printf_common+0xa8>
 80061aa:	2301      	movs	r3, #1
 80061ac:	4652      	mov	r2, sl
 80061ae:	4641      	mov	r1, r8
 80061b0:	4638      	mov	r0, r7
 80061b2:	47c8      	blx	r9
 80061b4:	3001      	adds	r0, #1
 80061b6:	d103      	bne.n	80061c0 <_printf_common+0xac>
 80061b8:	f04f 30ff 	mov.w	r0, #4294967295
 80061bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061c0:	3501      	adds	r5, #1
 80061c2:	e7c6      	b.n	8006152 <_printf_common+0x3e>
 80061c4:	18e1      	adds	r1, r4, r3
 80061c6:	1c5a      	adds	r2, r3, #1
 80061c8:	2030      	movs	r0, #48	@ 0x30
 80061ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061ce:	4422      	add	r2, r4
 80061d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061d8:	3302      	adds	r3, #2
 80061da:	e7c7      	b.n	800616c <_printf_common+0x58>
 80061dc:	2301      	movs	r3, #1
 80061de:	4622      	mov	r2, r4
 80061e0:	4641      	mov	r1, r8
 80061e2:	4638      	mov	r0, r7
 80061e4:	47c8      	blx	r9
 80061e6:	3001      	adds	r0, #1
 80061e8:	d0e6      	beq.n	80061b8 <_printf_common+0xa4>
 80061ea:	3601      	adds	r6, #1
 80061ec:	e7d9      	b.n	80061a2 <_printf_common+0x8e>
	...

080061f0 <_printf_i>:
 80061f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061f4:	7e0f      	ldrb	r7, [r1, #24]
 80061f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80061f8:	2f78      	cmp	r7, #120	@ 0x78
 80061fa:	4691      	mov	r9, r2
 80061fc:	4680      	mov	r8, r0
 80061fe:	460c      	mov	r4, r1
 8006200:	469a      	mov	sl, r3
 8006202:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006206:	d807      	bhi.n	8006218 <_printf_i+0x28>
 8006208:	2f62      	cmp	r7, #98	@ 0x62
 800620a:	d80a      	bhi.n	8006222 <_printf_i+0x32>
 800620c:	2f00      	cmp	r7, #0
 800620e:	f000 80d2 	beq.w	80063b6 <_printf_i+0x1c6>
 8006212:	2f58      	cmp	r7, #88	@ 0x58
 8006214:	f000 80b9 	beq.w	800638a <_printf_i+0x19a>
 8006218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800621c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006220:	e03a      	b.n	8006298 <_printf_i+0xa8>
 8006222:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006226:	2b15      	cmp	r3, #21
 8006228:	d8f6      	bhi.n	8006218 <_printf_i+0x28>
 800622a:	a101      	add	r1, pc, #4	@ (adr r1, 8006230 <_printf_i+0x40>)
 800622c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006230:	08006289 	.word	0x08006289
 8006234:	0800629d 	.word	0x0800629d
 8006238:	08006219 	.word	0x08006219
 800623c:	08006219 	.word	0x08006219
 8006240:	08006219 	.word	0x08006219
 8006244:	08006219 	.word	0x08006219
 8006248:	0800629d 	.word	0x0800629d
 800624c:	08006219 	.word	0x08006219
 8006250:	08006219 	.word	0x08006219
 8006254:	08006219 	.word	0x08006219
 8006258:	08006219 	.word	0x08006219
 800625c:	0800639d 	.word	0x0800639d
 8006260:	080062c7 	.word	0x080062c7
 8006264:	08006357 	.word	0x08006357
 8006268:	08006219 	.word	0x08006219
 800626c:	08006219 	.word	0x08006219
 8006270:	080063bf 	.word	0x080063bf
 8006274:	08006219 	.word	0x08006219
 8006278:	080062c7 	.word	0x080062c7
 800627c:	08006219 	.word	0x08006219
 8006280:	08006219 	.word	0x08006219
 8006284:	0800635f 	.word	0x0800635f
 8006288:	6833      	ldr	r3, [r6, #0]
 800628a:	1d1a      	adds	r2, r3, #4
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	6032      	str	r2, [r6, #0]
 8006290:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006294:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006298:	2301      	movs	r3, #1
 800629a:	e09d      	b.n	80063d8 <_printf_i+0x1e8>
 800629c:	6833      	ldr	r3, [r6, #0]
 800629e:	6820      	ldr	r0, [r4, #0]
 80062a0:	1d19      	adds	r1, r3, #4
 80062a2:	6031      	str	r1, [r6, #0]
 80062a4:	0606      	lsls	r6, r0, #24
 80062a6:	d501      	bpl.n	80062ac <_printf_i+0xbc>
 80062a8:	681d      	ldr	r5, [r3, #0]
 80062aa:	e003      	b.n	80062b4 <_printf_i+0xc4>
 80062ac:	0645      	lsls	r5, r0, #25
 80062ae:	d5fb      	bpl.n	80062a8 <_printf_i+0xb8>
 80062b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062b4:	2d00      	cmp	r5, #0
 80062b6:	da03      	bge.n	80062c0 <_printf_i+0xd0>
 80062b8:	232d      	movs	r3, #45	@ 0x2d
 80062ba:	426d      	negs	r5, r5
 80062bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062c0:	4859      	ldr	r0, [pc, #356]	@ (8006428 <_printf_i+0x238>)
 80062c2:	230a      	movs	r3, #10
 80062c4:	e011      	b.n	80062ea <_printf_i+0xfa>
 80062c6:	6821      	ldr	r1, [r4, #0]
 80062c8:	6833      	ldr	r3, [r6, #0]
 80062ca:	0608      	lsls	r0, r1, #24
 80062cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80062d0:	d402      	bmi.n	80062d8 <_printf_i+0xe8>
 80062d2:	0649      	lsls	r1, r1, #25
 80062d4:	bf48      	it	mi
 80062d6:	b2ad      	uxthmi	r5, r5
 80062d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80062da:	4853      	ldr	r0, [pc, #332]	@ (8006428 <_printf_i+0x238>)
 80062dc:	6033      	str	r3, [r6, #0]
 80062de:	bf14      	ite	ne
 80062e0:	230a      	movne	r3, #10
 80062e2:	2308      	moveq	r3, #8
 80062e4:	2100      	movs	r1, #0
 80062e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062ea:	6866      	ldr	r6, [r4, #4]
 80062ec:	60a6      	str	r6, [r4, #8]
 80062ee:	2e00      	cmp	r6, #0
 80062f0:	bfa2      	ittt	ge
 80062f2:	6821      	ldrge	r1, [r4, #0]
 80062f4:	f021 0104 	bicge.w	r1, r1, #4
 80062f8:	6021      	strge	r1, [r4, #0]
 80062fa:	b90d      	cbnz	r5, 8006300 <_printf_i+0x110>
 80062fc:	2e00      	cmp	r6, #0
 80062fe:	d04b      	beq.n	8006398 <_printf_i+0x1a8>
 8006300:	4616      	mov	r6, r2
 8006302:	fbb5 f1f3 	udiv	r1, r5, r3
 8006306:	fb03 5711 	mls	r7, r3, r1, r5
 800630a:	5dc7      	ldrb	r7, [r0, r7]
 800630c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006310:	462f      	mov	r7, r5
 8006312:	42bb      	cmp	r3, r7
 8006314:	460d      	mov	r5, r1
 8006316:	d9f4      	bls.n	8006302 <_printf_i+0x112>
 8006318:	2b08      	cmp	r3, #8
 800631a:	d10b      	bne.n	8006334 <_printf_i+0x144>
 800631c:	6823      	ldr	r3, [r4, #0]
 800631e:	07df      	lsls	r7, r3, #31
 8006320:	d508      	bpl.n	8006334 <_printf_i+0x144>
 8006322:	6923      	ldr	r3, [r4, #16]
 8006324:	6861      	ldr	r1, [r4, #4]
 8006326:	4299      	cmp	r1, r3
 8006328:	bfde      	ittt	le
 800632a:	2330      	movle	r3, #48	@ 0x30
 800632c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006330:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006334:	1b92      	subs	r2, r2, r6
 8006336:	6122      	str	r2, [r4, #16]
 8006338:	f8cd a000 	str.w	sl, [sp]
 800633c:	464b      	mov	r3, r9
 800633e:	aa03      	add	r2, sp, #12
 8006340:	4621      	mov	r1, r4
 8006342:	4640      	mov	r0, r8
 8006344:	f7ff fee6 	bl	8006114 <_printf_common>
 8006348:	3001      	adds	r0, #1
 800634a:	d14a      	bne.n	80063e2 <_printf_i+0x1f2>
 800634c:	f04f 30ff 	mov.w	r0, #4294967295
 8006350:	b004      	add	sp, #16
 8006352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006356:	6823      	ldr	r3, [r4, #0]
 8006358:	f043 0320 	orr.w	r3, r3, #32
 800635c:	6023      	str	r3, [r4, #0]
 800635e:	4833      	ldr	r0, [pc, #204]	@ (800642c <_printf_i+0x23c>)
 8006360:	2778      	movs	r7, #120	@ 0x78
 8006362:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	6831      	ldr	r1, [r6, #0]
 800636a:	061f      	lsls	r7, r3, #24
 800636c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006370:	d402      	bmi.n	8006378 <_printf_i+0x188>
 8006372:	065f      	lsls	r7, r3, #25
 8006374:	bf48      	it	mi
 8006376:	b2ad      	uxthmi	r5, r5
 8006378:	6031      	str	r1, [r6, #0]
 800637a:	07d9      	lsls	r1, r3, #31
 800637c:	bf44      	itt	mi
 800637e:	f043 0320 	orrmi.w	r3, r3, #32
 8006382:	6023      	strmi	r3, [r4, #0]
 8006384:	b11d      	cbz	r5, 800638e <_printf_i+0x19e>
 8006386:	2310      	movs	r3, #16
 8006388:	e7ac      	b.n	80062e4 <_printf_i+0xf4>
 800638a:	4827      	ldr	r0, [pc, #156]	@ (8006428 <_printf_i+0x238>)
 800638c:	e7e9      	b.n	8006362 <_printf_i+0x172>
 800638e:	6823      	ldr	r3, [r4, #0]
 8006390:	f023 0320 	bic.w	r3, r3, #32
 8006394:	6023      	str	r3, [r4, #0]
 8006396:	e7f6      	b.n	8006386 <_printf_i+0x196>
 8006398:	4616      	mov	r6, r2
 800639a:	e7bd      	b.n	8006318 <_printf_i+0x128>
 800639c:	6833      	ldr	r3, [r6, #0]
 800639e:	6825      	ldr	r5, [r4, #0]
 80063a0:	6961      	ldr	r1, [r4, #20]
 80063a2:	1d18      	adds	r0, r3, #4
 80063a4:	6030      	str	r0, [r6, #0]
 80063a6:	062e      	lsls	r6, r5, #24
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	d501      	bpl.n	80063b0 <_printf_i+0x1c0>
 80063ac:	6019      	str	r1, [r3, #0]
 80063ae:	e002      	b.n	80063b6 <_printf_i+0x1c6>
 80063b0:	0668      	lsls	r0, r5, #25
 80063b2:	d5fb      	bpl.n	80063ac <_printf_i+0x1bc>
 80063b4:	8019      	strh	r1, [r3, #0]
 80063b6:	2300      	movs	r3, #0
 80063b8:	6123      	str	r3, [r4, #16]
 80063ba:	4616      	mov	r6, r2
 80063bc:	e7bc      	b.n	8006338 <_printf_i+0x148>
 80063be:	6833      	ldr	r3, [r6, #0]
 80063c0:	1d1a      	adds	r2, r3, #4
 80063c2:	6032      	str	r2, [r6, #0]
 80063c4:	681e      	ldr	r6, [r3, #0]
 80063c6:	6862      	ldr	r2, [r4, #4]
 80063c8:	2100      	movs	r1, #0
 80063ca:	4630      	mov	r0, r6
 80063cc:	f7f9 ff08 	bl	80001e0 <memchr>
 80063d0:	b108      	cbz	r0, 80063d6 <_printf_i+0x1e6>
 80063d2:	1b80      	subs	r0, r0, r6
 80063d4:	6060      	str	r0, [r4, #4]
 80063d6:	6863      	ldr	r3, [r4, #4]
 80063d8:	6123      	str	r3, [r4, #16]
 80063da:	2300      	movs	r3, #0
 80063dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063e0:	e7aa      	b.n	8006338 <_printf_i+0x148>
 80063e2:	6923      	ldr	r3, [r4, #16]
 80063e4:	4632      	mov	r2, r6
 80063e6:	4649      	mov	r1, r9
 80063e8:	4640      	mov	r0, r8
 80063ea:	47d0      	blx	sl
 80063ec:	3001      	adds	r0, #1
 80063ee:	d0ad      	beq.n	800634c <_printf_i+0x15c>
 80063f0:	6823      	ldr	r3, [r4, #0]
 80063f2:	079b      	lsls	r3, r3, #30
 80063f4:	d413      	bmi.n	800641e <_printf_i+0x22e>
 80063f6:	68e0      	ldr	r0, [r4, #12]
 80063f8:	9b03      	ldr	r3, [sp, #12]
 80063fa:	4298      	cmp	r0, r3
 80063fc:	bfb8      	it	lt
 80063fe:	4618      	movlt	r0, r3
 8006400:	e7a6      	b.n	8006350 <_printf_i+0x160>
 8006402:	2301      	movs	r3, #1
 8006404:	4632      	mov	r2, r6
 8006406:	4649      	mov	r1, r9
 8006408:	4640      	mov	r0, r8
 800640a:	47d0      	blx	sl
 800640c:	3001      	adds	r0, #1
 800640e:	d09d      	beq.n	800634c <_printf_i+0x15c>
 8006410:	3501      	adds	r5, #1
 8006412:	68e3      	ldr	r3, [r4, #12]
 8006414:	9903      	ldr	r1, [sp, #12]
 8006416:	1a5b      	subs	r3, r3, r1
 8006418:	42ab      	cmp	r3, r5
 800641a:	dcf2      	bgt.n	8006402 <_printf_i+0x212>
 800641c:	e7eb      	b.n	80063f6 <_printf_i+0x206>
 800641e:	2500      	movs	r5, #0
 8006420:	f104 0619 	add.w	r6, r4, #25
 8006424:	e7f5      	b.n	8006412 <_printf_i+0x222>
 8006426:	bf00      	nop
 8006428:	0800a4fe 	.word	0x0800a4fe
 800642c:	0800a50f 	.word	0x0800a50f

08006430 <_scanf_float>:
 8006430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006434:	b087      	sub	sp, #28
 8006436:	4617      	mov	r7, r2
 8006438:	9303      	str	r3, [sp, #12]
 800643a:	688b      	ldr	r3, [r1, #8]
 800643c:	1e5a      	subs	r2, r3, #1
 800643e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006442:	bf81      	itttt	hi
 8006444:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006448:	eb03 0b05 	addhi.w	fp, r3, r5
 800644c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006450:	608b      	strhi	r3, [r1, #8]
 8006452:	680b      	ldr	r3, [r1, #0]
 8006454:	460a      	mov	r2, r1
 8006456:	f04f 0500 	mov.w	r5, #0
 800645a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800645e:	f842 3b1c 	str.w	r3, [r2], #28
 8006462:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006466:	4680      	mov	r8, r0
 8006468:	460c      	mov	r4, r1
 800646a:	bf98      	it	ls
 800646c:	f04f 0b00 	movls.w	fp, #0
 8006470:	9201      	str	r2, [sp, #4]
 8006472:	4616      	mov	r6, r2
 8006474:	46aa      	mov	sl, r5
 8006476:	46a9      	mov	r9, r5
 8006478:	9502      	str	r5, [sp, #8]
 800647a:	68a2      	ldr	r2, [r4, #8]
 800647c:	b152      	cbz	r2, 8006494 <_scanf_float+0x64>
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	2b4e      	cmp	r3, #78	@ 0x4e
 8006484:	d864      	bhi.n	8006550 <_scanf_float+0x120>
 8006486:	2b40      	cmp	r3, #64	@ 0x40
 8006488:	d83c      	bhi.n	8006504 <_scanf_float+0xd4>
 800648a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800648e:	b2c8      	uxtb	r0, r1
 8006490:	280e      	cmp	r0, #14
 8006492:	d93a      	bls.n	800650a <_scanf_float+0xda>
 8006494:	f1b9 0f00 	cmp.w	r9, #0
 8006498:	d003      	beq.n	80064a2 <_scanf_float+0x72>
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064a6:	f1ba 0f01 	cmp.w	sl, #1
 80064aa:	f200 8117 	bhi.w	80066dc <_scanf_float+0x2ac>
 80064ae:	9b01      	ldr	r3, [sp, #4]
 80064b0:	429e      	cmp	r6, r3
 80064b2:	f200 8108 	bhi.w	80066c6 <_scanf_float+0x296>
 80064b6:	2001      	movs	r0, #1
 80064b8:	b007      	add	sp, #28
 80064ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064be:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80064c2:	2a0d      	cmp	r2, #13
 80064c4:	d8e6      	bhi.n	8006494 <_scanf_float+0x64>
 80064c6:	a101      	add	r1, pc, #4	@ (adr r1, 80064cc <_scanf_float+0x9c>)
 80064c8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80064cc:	08006613 	.word	0x08006613
 80064d0:	08006495 	.word	0x08006495
 80064d4:	08006495 	.word	0x08006495
 80064d8:	08006495 	.word	0x08006495
 80064dc:	08006673 	.word	0x08006673
 80064e0:	0800664b 	.word	0x0800664b
 80064e4:	08006495 	.word	0x08006495
 80064e8:	08006495 	.word	0x08006495
 80064ec:	08006621 	.word	0x08006621
 80064f0:	08006495 	.word	0x08006495
 80064f4:	08006495 	.word	0x08006495
 80064f8:	08006495 	.word	0x08006495
 80064fc:	08006495 	.word	0x08006495
 8006500:	080065d9 	.word	0x080065d9
 8006504:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006508:	e7db      	b.n	80064c2 <_scanf_float+0x92>
 800650a:	290e      	cmp	r1, #14
 800650c:	d8c2      	bhi.n	8006494 <_scanf_float+0x64>
 800650e:	a001      	add	r0, pc, #4	@ (adr r0, 8006514 <_scanf_float+0xe4>)
 8006510:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006514:	080065c9 	.word	0x080065c9
 8006518:	08006495 	.word	0x08006495
 800651c:	080065c9 	.word	0x080065c9
 8006520:	0800665f 	.word	0x0800665f
 8006524:	08006495 	.word	0x08006495
 8006528:	08006571 	.word	0x08006571
 800652c:	080065af 	.word	0x080065af
 8006530:	080065af 	.word	0x080065af
 8006534:	080065af 	.word	0x080065af
 8006538:	080065af 	.word	0x080065af
 800653c:	080065af 	.word	0x080065af
 8006540:	080065af 	.word	0x080065af
 8006544:	080065af 	.word	0x080065af
 8006548:	080065af 	.word	0x080065af
 800654c:	080065af 	.word	0x080065af
 8006550:	2b6e      	cmp	r3, #110	@ 0x6e
 8006552:	d809      	bhi.n	8006568 <_scanf_float+0x138>
 8006554:	2b60      	cmp	r3, #96	@ 0x60
 8006556:	d8b2      	bhi.n	80064be <_scanf_float+0x8e>
 8006558:	2b54      	cmp	r3, #84	@ 0x54
 800655a:	d07b      	beq.n	8006654 <_scanf_float+0x224>
 800655c:	2b59      	cmp	r3, #89	@ 0x59
 800655e:	d199      	bne.n	8006494 <_scanf_float+0x64>
 8006560:	2d07      	cmp	r5, #7
 8006562:	d197      	bne.n	8006494 <_scanf_float+0x64>
 8006564:	2508      	movs	r5, #8
 8006566:	e02c      	b.n	80065c2 <_scanf_float+0x192>
 8006568:	2b74      	cmp	r3, #116	@ 0x74
 800656a:	d073      	beq.n	8006654 <_scanf_float+0x224>
 800656c:	2b79      	cmp	r3, #121	@ 0x79
 800656e:	e7f6      	b.n	800655e <_scanf_float+0x12e>
 8006570:	6821      	ldr	r1, [r4, #0]
 8006572:	05c8      	lsls	r0, r1, #23
 8006574:	d51b      	bpl.n	80065ae <_scanf_float+0x17e>
 8006576:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800657a:	6021      	str	r1, [r4, #0]
 800657c:	f109 0901 	add.w	r9, r9, #1
 8006580:	f1bb 0f00 	cmp.w	fp, #0
 8006584:	d003      	beq.n	800658e <_scanf_float+0x15e>
 8006586:	3201      	adds	r2, #1
 8006588:	f10b 3bff 	add.w	fp, fp, #4294967295
 800658c:	60a2      	str	r2, [r4, #8]
 800658e:	68a3      	ldr	r3, [r4, #8]
 8006590:	3b01      	subs	r3, #1
 8006592:	60a3      	str	r3, [r4, #8]
 8006594:	6923      	ldr	r3, [r4, #16]
 8006596:	3301      	adds	r3, #1
 8006598:	6123      	str	r3, [r4, #16]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	3b01      	subs	r3, #1
 800659e:	2b00      	cmp	r3, #0
 80065a0:	607b      	str	r3, [r7, #4]
 80065a2:	f340 8087 	ble.w	80066b4 <_scanf_float+0x284>
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	3301      	adds	r3, #1
 80065aa:	603b      	str	r3, [r7, #0]
 80065ac:	e765      	b.n	800647a <_scanf_float+0x4a>
 80065ae:	eb1a 0105 	adds.w	r1, sl, r5
 80065b2:	f47f af6f 	bne.w	8006494 <_scanf_float+0x64>
 80065b6:	6822      	ldr	r2, [r4, #0]
 80065b8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80065bc:	6022      	str	r2, [r4, #0]
 80065be:	460d      	mov	r5, r1
 80065c0:	468a      	mov	sl, r1
 80065c2:	f806 3b01 	strb.w	r3, [r6], #1
 80065c6:	e7e2      	b.n	800658e <_scanf_float+0x15e>
 80065c8:	6822      	ldr	r2, [r4, #0]
 80065ca:	0610      	lsls	r0, r2, #24
 80065cc:	f57f af62 	bpl.w	8006494 <_scanf_float+0x64>
 80065d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80065d4:	6022      	str	r2, [r4, #0]
 80065d6:	e7f4      	b.n	80065c2 <_scanf_float+0x192>
 80065d8:	f1ba 0f00 	cmp.w	sl, #0
 80065dc:	d10e      	bne.n	80065fc <_scanf_float+0x1cc>
 80065de:	f1b9 0f00 	cmp.w	r9, #0
 80065e2:	d10e      	bne.n	8006602 <_scanf_float+0x1d2>
 80065e4:	6822      	ldr	r2, [r4, #0]
 80065e6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80065ea:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80065ee:	d108      	bne.n	8006602 <_scanf_float+0x1d2>
 80065f0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80065f4:	6022      	str	r2, [r4, #0]
 80065f6:	f04f 0a01 	mov.w	sl, #1
 80065fa:	e7e2      	b.n	80065c2 <_scanf_float+0x192>
 80065fc:	f1ba 0f02 	cmp.w	sl, #2
 8006600:	d055      	beq.n	80066ae <_scanf_float+0x27e>
 8006602:	2d01      	cmp	r5, #1
 8006604:	d002      	beq.n	800660c <_scanf_float+0x1dc>
 8006606:	2d04      	cmp	r5, #4
 8006608:	f47f af44 	bne.w	8006494 <_scanf_float+0x64>
 800660c:	3501      	adds	r5, #1
 800660e:	b2ed      	uxtb	r5, r5
 8006610:	e7d7      	b.n	80065c2 <_scanf_float+0x192>
 8006612:	f1ba 0f01 	cmp.w	sl, #1
 8006616:	f47f af3d 	bne.w	8006494 <_scanf_float+0x64>
 800661a:	f04f 0a02 	mov.w	sl, #2
 800661e:	e7d0      	b.n	80065c2 <_scanf_float+0x192>
 8006620:	b97d      	cbnz	r5, 8006642 <_scanf_float+0x212>
 8006622:	f1b9 0f00 	cmp.w	r9, #0
 8006626:	f47f af38 	bne.w	800649a <_scanf_float+0x6a>
 800662a:	6822      	ldr	r2, [r4, #0]
 800662c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006630:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006634:	f040 8108 	bne.w	8006848 <_scanf_float+0x418>
 8006638:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800663c:	6022      	str	r2, [r4, #0]
 800663e:	2501      	movs	r5, #1
 8006640:	e7bf      	b.n	80065c2 <_scanf_float+0x192>
 8006642:	2d03      	cmp	r5, #3
 8006644:	d0e2      	beq.n	800660c <_scanf_float+0x1dc>
 8006646:	2d05      	cmp	r5, #5
 8006648:	e7de      	b.n	8006608 <_scanf_float+0x1d8>
 800664a:	2d02      	cmp	r5, #2
 800664c:	f47f af22 	bne.w	8006494 <_scanf_float+0x64>
 8006650:	2503      	movs	r5, #3
 8006652:	e7b6      	b.n	80065c2 <_scanf_float+0x192>
 8006654:	2d06      	cmp	r5, #6
 8006656:	f47f af1d 	bne.w	8006494 <_scanf_float+0x64>
 800665a:	2507      	movs	r5, #7
 800665c:	e7b1      	b.n	80065c2 <_scanf_float+0x192>
 800665e:	6822      	ldr	r2, [r4, #0]
 8006660:	0591      	lsls	r1, r2, #22
 8006662:	f57f af17 	bpl.w	8006494 <_scanf_float+0x64>
 8006666:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800666a:	6022      	str	r2, [r4, #0]
 800666c:	f8cd 9008 	str.w	r9, [sp, #8]
 8006670:	e7a7      	b.n	80065c2 <_scanf_float+0x192>
 8006672:	6822      	ldr	r2, [r4, #0]
 8006674:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006678:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800667c:	d006      	beq.n	800668c <_scanf_float+0x25c>
 800667e:	0550      	lsls	r0, r2, #21
 8006680:	f57f af08 	bpl.w	8006494 <_scanf_float+0x64>
 8006684:	f1b9 0f00 	cmp.w	r9, #0
 8006688:	f000 80de 	beq.w	8006848 <_scanf_float+0x418>
 800668c:	0591      	lsls	r1, r2, #22
 800668e:	bf58      	it	pl
 8006690:	9902      	ldrpl	r1, [sp, #8]
 8006692:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006696:	bf58      	it	pl
 8006698:	eba9 0101 	subpl.w	r1, r9, r1
 800669c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80066a0:	bf58      	it	pl
 80066a2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80066a6:	6022      	str	r2, [r4, #0]
 80066a8:	f04f 0900 	mov.w	r9, #0
 80066ac:	e789      	b.n	80065c2 <_scanf_float+0x192>
 80066ae:	f04f 0a03 	mov.w	sl, #3
 80066b2:	e786      	b.n	80065c2 <_scanf_float+0x192>
 80066b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80066b8:	4639      	mov	r1, r7
 80066ba:	4640      	mov	r0, r8
 80066bc:	4798      	blx	r3
 80066be:	2800      	cmp	r0, #0
 80066c0:	f43f aedb 	beq.w	800647a <_scanf_float+0x4a>
 80066c4:	e6e6      	b.n	8006494 <_scanf_float+0x64>
 80066c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80066ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80066ce:	463a      	mov	r2, r7
 80066d0:	4640      	mov	r0, r8
 80066d2:	4798      	blx	r3
 80066d4:	6923      	ldr	r3, [r4, #16]
 80066d6:	3b01      	subs	r3, #1
 80066d8:	6123      	str	r3, [r4, #16]
 80066da:	e6e8      	b.n	80064ae <_scanf_float+0x7e>
 80066dc:	1e6b      	subs	r3, r5, #1
 80066de:	2b06      	cmp	r3, #6
 80066e0:	d824      	bhi.n	800672c <_scanf_float+0x2fc>
 80066e2:	2d02      	cmp	r5, #2
 80066e4:	d836      	bhi.n	8006754 <_scanf_float+0x324>
 80066e6:	9b01      	ldr	r3, [sp, #4]
 80066e8:	429e      	cmp	r6, r3
 80066ea:	f67f aee4 	bls.w	80064b6 <_scanf_float+0x86>
 80066ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80066f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80066f6:	463a      	mov	r2, r7
 80066f8:	4640      	mov	r0, r8
 80066fa:	4798      	blx	r3
 80066fc:	6923      	ldr	r3, [r4, #16]
 80066fe:	3b01      	subs	r3, #1
 8006700:	6123      	str	r3, [r4, #16]
 8006702:	e7f0      	b.n	80066e6 <_scanf_float+0x2b6>
 8006704:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006708:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800670c:	463a      	mov	r2, r7
 800670e:	4640      	mov	r0, r8
 8006710:	4798      	blx	r3
 8006712:	6923      	ldr	r3, [r4, #16]
 8006714:	3b01      	subs	r3, #1
 8006716:	6123      	str	r3, [r4, #16]
 8006718:	f10a 3aff 	add.w	sl, sl, #4294967295
 800671c:	fa5f fa8a 	uxtb.w	sl, sl
 8006720:	f1ba 0f02 	cmp.w	sl, #2
 8006724:	d1ee      	bne.n	8006704 <_scanf_float+0x2d4>
 8006726:	3d03      	subs	r5, #3
 8006728:	b2ed      	uxtb	r5, r5
 800672a:	1b76      	subs	r6, r6, r5
 800672c:	6823      	ldr	r3, [r4, #0]
 800672e:	05da      	lsls	r2, r3, #23
 8006730:	d530      	bpl.n	8006794 <_scanf_float+0x364>
 8006732:	055b      	lsls	r3, r3, #21
 8006734:	d511      	bpl.n	800675a <_scanf_float+0x32a>
 8006736:	9b01      	ldr	r3, [sp, #4]
 8006738:	429e      	cmp	r6, r3
 800673a:	f67f aebc 	bls.w	80064b6 <_scanf_float+0x86>
 800673e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006742:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006746:	463a      	mov	r2, r7
 8006748:	4640      	mov	r0, r8
 800674a:	4798      	blx	r3
 800674c:	6923      	ldr	r3, [r4, #16]
 800674e:	3b01      	subs	r3, #1
 8006750:	6123      	str	r3, [r4, #16]
 8006752:	e7f0      	b.n	8006736 <_scanf_float+0x306>
 8006754:	46aa      	mov	sl, r5
 8006756:	46b3      	mov	fp, r6
 8006758:	e7de      	b.n	8006718 <_scanf_float+0x2e8>
 800675a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800675e:	6923      	ldr	r3, [r4, #16]
 8006760:	2965      	cmp	r1, #101	@ 0x65
 8006762:	f103 33ff 	add.w	r3, r3, #4294967295
 8006766:	f106 35ff 	add.w	r5, r6, #4294967295
 800676a:	6123      	str	r3, [r4, #16]
 800676c:	d00c      	beq.n	8006788 <_scanf_float+0x358>
 800676e:	2945      	cmp	r1, #69	@ 0x45
 8006770:	d00a      	beq.n	8006788 <_scanf_float+0x358>
 8006772:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006776:	463a      	mov	r2, r7
 8006778:	4640      	mov	r0, r8
 800677a:	4798      	blx	r3
 800677c:	6923      	ldr	r3, [r4, #16]
 800677e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006782:	3b01      	subs	r3, #1
 8006784:	1eb5      	subs	r5, r6, #2
 8006786:	6123      	str	r3, [r4, #16]
 8006788:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800678c:	463a      	mov	r2, r7
 800678e:	4640      	mov	r0, r8
 8006790:	4798      	blx	r3
 8006792:	462e      	mov	r6, r5
 8006794:	6822      	ldr	r2, [r4, #0]
 8006796:	f012 0210 	ands.w	r2, r2, #16
 800679a:	d001      	beq.n	80067a0 <_scanf_float+0x370>
 800679c:	2000      	movs	r0, #0
 800679e:	e68b      	b.n	80064b8 <_scanf_float+0x88>
 80067a0:	7032      	strb	r2, [r6, #0]
 80067a2:	6823      	ldr	r3, [r4, #0]
 80067a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80067a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067ac:	d11c      	bne.n	80067e8 <_scanf_float+0x3b8>
 80067ae:	9b02      	ldr	r3, [sp, #8]
 80067b0:	454b      	cmp	r3, r9
 80067b2:	eba3 0209 	sub.w	r2, r3, r9
 80067b6:	d123      	bne.n	8006800 <_scanf_float+0x3d0>
 80067b8:	9901      	ldr	r1, [sp, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	4640      	mov	r0, r8
 80067be:	f002 fd5f 	bl	8009280 <_strtod_r>
 80067c2:	9b03      	ldr	r3, [sp, #12]
 80067c4:	6821      	ldr	r1, [r4, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f011 0f02 	tst.w	r1, #2
 80067cc:	ec57 6b10 	vmov	r6, r7, d0
 80067d0:	f103 0204 	add.w	r2, r3, #4
 80067d4:	d01f      	beq.n	8006816 <_scanf_float+0x3e6>
 80067d6:	9903      	ldr	r1, [sp, #12]
 80067d8:	600a      	str	r2, [r1, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	e9c3 6700 	strd	r6, r7, [r3]
 80067e0:	68e3      	ldr	r3, [r4, #12]
 80067e2:	3301      	adds	r3, #1
 80067e4:	60e3      	str	r3, [r4, #12]
 80067e6:	e7d9      	b.n	800679c <_scanf_float+0x36c>
 80067e8:	9b04      	ldr	r3, [sp, #16]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0e4      	beq.n	80067b8 <_scanf_float+0x388>
 80067ee:	9905      	ldr	r1, [sp, #20]
 80067f0:	230a      	movs	r3, #10
 80067f2:	3101      	adds	r1, #1
 80067f4:	4640      	mov	r0, r8
 80067f6:	f002 fdc3 	bl	8009380 <_strtol_r>
 80067fa:	9b04      	ldr	r3, [sp, #16]
 80067fc:	9e05      	ldr	r6, [sp, #20]
 80067fe:	1ac2      	subs	r2, r0, r3
 8006800:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006804:	429e      	cmp	r6, r3
 8006806:	bf28      	it	cs
 8006808:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800680c:	4910      	ldr	r1, [pc, #64]	@ (8006850 <_scanf_float+0x420>)
 800680e:	4630      	mov	r0, r6
 8006810:	f000 f954 	bl	8006abc <siprintf>
 8006814:	e7d0      	b.n	80067b8 <_scanf_float+0x388>
 8006816:	f011 0f04 	tst.w	r1, #4
 800681a:	9903      	ldr	r1, [sp, #12]
 800681c:	600a      	str	r2, [r1, #0]
 800681e:	d1dc      	bne.n	80067da <_scanf_float+0x3aa>
 8006820:	681d      	ldr	r5, [r3, #0]
 8006822:	4632      	mov	r2, r6
 8006824:	463b      	mov	r3, r7
 8006826:	4630      	mov	r0, r6
 8006828:	4639      	mov	r1, r7
 800682a:	f7fa f987 	bl	8000b3c <__aeabi_dcmpun>
 800682e:	b128      	cbz	r0, 800683c <_scanf_float+0x40c>
 8006830:	4808      	ldr	r0, [pc, #32]	@ (8006854 <_scanf_float+0x424>)
 8006832:	f000 fb1f 	bl	8006e74 <nanf>
 8006836:	ed85 0a00 	vstr	s0, [r5]
 800683a:	e7d1      	b.n	80067e0 <_scanf_float+0x3b0>
 800683c:	4630      	mov	r0, r6
 800683e:	4639      	mov	r1, r7
 8006840:	f7fa f9da 	bl	8000bf8 <__aeabi_d2f>
 8006844:	6028      	str	r0, [r5, #0]
 8006846:	e7cb      	b.n	80067e0 <_scanf_float+0x3b0>
 8006848:	f04f 0900 	mov.w	r9, #0
 800684c:	e629      	b.n	80064a2 <_scanf_float+0x72>
 800684e:	bf00      	nop
 8006850:	0800a520 	.word	0x0800a520
 8006854:	0800a8b5 	.word	0x0800a8b5

08006858 <std>:
 8006858:	2300      	movs	r3, #0
 800685a:	b510      	push	{r4, lr}
 800685c:	4604      	mov	r4, r0
 800685e:	e9c0 3300 	strd	r3, r3, [r0]
 8006862:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006866:	6083      	str	r3, [r0, #8]
 8006868:	8181      	strh	r1, [r0, #12]
 800686a:	6643      	str	r3, [r0, #100]	@ 0x64
 800686c:	81c2      	strh	r2, [r0, #14]
 800686e:	6183      	str	r3, [r0, #24]
 8006870:	4619      	mov	r1, r3
 8006872:	2208      	movs	r2, #8
 8006874:	305c      	adds	r0, #92	@ 0x5c
 8006876:	f000 fa19 	bl	8006cac <memset>
 800687a:	4b0d      	ldr	r3, [pc, #52]	@ (80068b0 <std+0x58>)
 800687c:	6263      	str	r3, [r4, #36]	@ 0x24
 800687e:	4b0d      	ldr	r3, [pc, #52]	@ (80068b4 <std+0x5c>)
 8006880:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006882:	4b0d      	ldr	r3, [pc, #52]	@ (80068b8 <std+0x60>)
 8006884:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006886:	4b0d      	ldr	r3, [pc, #52]	@ (80068bc <std+0x64>)
 8006888:	6323      	str	r3, [r4, #48]	@ 0x30
 800688a:	4b0d      	ldr	r3, [pc, #52]	@ (80068c0 <std+0x68>)
 800688c:	6224      	str	r4, [r4, #32]
 800688e:	429c      	cmp	r4, r3
 8006890:	d006      	beq.n	80068a0 <std+0x48>
 8006892:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006896:	4294      	cmp	r4, r2
 8006898:	d002      	beq.n	80068a0 <std+0x48>
 800689a:	33d0      	adds	r3, #208	@ 0xd0
 800689c:	429c      	cmp	r4, r3
 800689e:	d105      	bne.n	80068ac <std+0x54>
 80068a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80068a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068a8:	f000 bad2 	b.w	8006e50 <__retarget_lock_init_recursive>
 80068ac:	bd10      	pop	{r4, pc}
 80068ae:	bf00      	nop
 80068b0:	08006afd 	.word	0x08006afd
 80068b4:	08006b1f 	.word	0x08006b1f
 80068b8:	08006b57 	.word	0x08006b57
 80068bc:	08006b7b 	.word	0x08006b7b
 80068c0:	200042e8 	.word	0x200042e8

080068c4 <stdio_exit_handler>:
 80068c4:	4a02      	ldr	r2, [pc, #8]	@ (80068d0 <stdio_exit_handler+0xc>)
 80068c6:	4903      	ldr	r1, [pc, #12]	@ (80068d4 <stdio_exit_handler+0x10>)
 80068c8:	4803      	ldr	r0, [pc, #12]	@ (80068d8 <stdio_exit_handler+0x14>)
 80068ca:	f000 b869 	b.w	80069a0 <_fwalk_sglue>
 80068ce:	bf00      	nop
 80068d0:	20000010 	.word	0x20000010
 80068d4:	080099c1 	.word	0x080099c1
 80068d8:	20000020 	.word	0x20000020

080068dc <cleanup_stdio>:
 80068dc:	6841      	ldr	r1, [r0, #4]
 80068de:	4b0c      	ldr	r3, [pc, #48]	@ (8006910 <cleanup_stdio+0x34>)
 80068e0:	4299      	cmp	r1, r3
 80068e2:	b510      	push	{r4, lr}
 80068e4:	4604      	mov	r4, r0
 80068e6:	d001      	beq.n	80068ec <cleanup_stdio+0x10>
 80068e8:	f003 f86a 	bl	80099c0 <_fflush_r>
 80068ec:	68a1      	ldr	r1, [r4, #8]
 80068ee:	4b09      	ldr	r3, [pc, #36]	@ (8006914 <cleanup_stdio+0x38>)
 80068f0:	4299      	cmp	r1, r3
 80068f2:	d002      	beq.n	80068fa <cleanup_stdio+0x1e>
 80068f4:	4620      	mov	r0, r4
 80068f6:	f003 f863 	bl	80099c0 <_fflush_r>
 80068fa:	68e1      	ldr	r1, [r4, #12]
 80068fc:	4b06      	ldr	r3, [pc, #24]	@ (8006918 <cleanup_stdio+0x3c>)
 80068fe:	4299      	cmp	r1, r3
 8006900:	d004      	beq.n	800690c <cleanup_stdio+0x30>
 8006902:	4620      	mov	r0, r4
 8006904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006908:	f003 b85a 	b.w	80099c0 <_fflush_r>
 800690c:	bd10      	pop	{r4, pc}
 800690e:	bf00      	nop
 8006910:	200042e8 	.word	0x200042e8
 8006914:	20004350 	.word	0x20004350
 8006918:	200043b8 	.word	0x200043b8

0800691c <global_stdio_init.part.0>:
 800691c:	b510      	push	{r4, lr}
 800691e:	4b0b      	ldr	r3, [pc, #44]	@ (800694c <global_stdio_init.part.0+0x30>)
 8006920:	4c0b      	ldr	r4, [pc, #44]	@ (8006950 <global_stdio_init.part.0+0x34>)
 8006922:	4a0c      	ldr	r2, [pc, #48]	@ (8006954 <global_stdio_init.part.0+0x38>)
 8006924:	601a      	str	r2, [r3, #0]
 8006926:	4620      	mov	r0, r4
 8006928:	2200      	movs	r2, #0
 800692a:	2104      	movs	r1, #4
 800692c:	f7ff ff94 	bl	8006858 <std>
 8006930:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006934:	2201      	movs	r2, #1
 8006936:	2109      	movs	r1, #9
 8006938:	f7ff ff8e 	bl	8006858 <std>
 800693c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006940:	2202      	movs	r2, #2
 8006942:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006946:	2112      	movs	r1, #18
 8006948:	f7ff bf86 	b.w	8006858 <std>
 800694c:	20004420 	.word	0x20004420
 8006950:	200042e8 	.word	0x200042e8
 8006954:	080068c5 	.word	0x080068c5

08006958 <__sfp_lock_acquire>:
 8006958:	4801      	ldr	r0, [pc, #4]	@ (8006960 <__sfp_lock_acquire+0x8>)
 800695a:	f000 ba7a 	b.w	8006e52 <__retarget_lock_acquire_recursive>
 800695e:	bf00      	nop
 8006960:	20004429 	.word	0x20004429

08006964 <__sfp_lock_release>:
 8006964:	4801      	ldr	r0, [pc, #4]	@ (800696c <__sfp_lock_release+0x8>)
 8006966:	f000 ba75 	b.w	8006e54 <__retarget_lock_release_recursive>
 800696a:	bf00      	nop
 800696c:	20004429 	.word	0x20004429

08006970 <__sinit>:
 8006970:	b510      	push	{r4, lr}
 8006972:	4604      	mov	r4, r0
 8006974:	f7ff fff0 	bl	8006958 <__sfp_lock_acquire>
 8006978:	6a23      	ldr	r3, [r4, #32]
 800697a:	b11b      	cbz	r3, 8006984 <__sinit+0x14>
 800697c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006980:	f7ff bff0 	b.w	8006964 <__sfp_lock_release>
 8006984:	4b04      	ldr	r3, [pc, #16]	@ (8006998 <__sinit+0x28>)
 8006986:	6223      	str	r3, [r4, #32]
 8006988:	4b04      	ldr	r3, [pc, #16]	@ (800699c <__sinit+0x2c>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1f5      	bne.n	800697c <__sinit+0xc>
 8006990:	f7ff ffc4 	bl	800691c <global_stdio_init.part.0>
 8006994:	e7f2      	b.n	800697c <__sinit+0xc>
 8006996:	bf00      	nop
 8006998:	080068dd 	.word	0x080068dd
 800699c:	20004420 	.word	0x20004420

080069a0 <_fwalk_sglue>:
 80069a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069a4:	4607      	mov	r7, r0
 80069a6:	4688      	mov	r8, r1
 80069a8:	4614      	mov	r4, r2
 80069aa:	2600      	movs	r6, #0
 80069ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069b0:	f1b9 0901 	subs.w	r9, r9, #1
 80069b4:	d505      	bpl.n	80069c2 <_fwalk_sglue+0x22>
 80069b6:	6824      	ldr	r4, [r4, #0]
 80069b8:	2c00      	cmp	r4, #0
 80069ba:	d1f7      	bne.n	80069ac <_fwalk_sglue+0xc>
 80069bc:	4630      	mov	r0, r6
 80069be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069c2:	89ab      	ldrh	r3, [r5, #12]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d907      	bls.n	80069d8 <_fwalk_sglue+0x38>
 80069c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069cc:	3301      	adds	r3, #1
 80069ce:	d003      	beq.n	80069d8 <_fwalk_sglue+0x38>
 80069d0:	4629      	mov	r1, r5
 80069d2:	4638      	mov	r0, r7
 80069d4:	47c0      	blx	r8
 80069d6:	4306      	orrs	r6, r0
 80069d8:	3568      	adds	r5, #104	@ 0x68
 80069da:	e7e9      	b.n	80069b0 <_fwalk_sglue+0x10>

080069dc <iprintf>:
 80069dc:	b40f      	push	{r0, r1, r2, r3}
 80069de:	b507      	push	{r0, r1, r2, lr}
 80069e0:	4906      	ldr	r1, [pc, #24]	@ (80069fc <iprintf+0x20>)
 80069e2:	ab04      	add	r3, sp, #16
 80069e4:	6808      	ldr	r0, [r1, #0]
 80069e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80069ea:	6881      	ldr	r1, [r0, #8]
 80069ec:	9301      	str	r3, [sp, #4]
 80069ee:	f002 fe4b 	bl	8009688 <_vfiprintf_r>
 80069f2:	b003      	add	sp, #12
 80069f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80069f8:	b004      	add	sp, #16
 80069fa:	4770      	bx	lr
 80069fc:	2000001c 	.word	0x2000001c

08006a00 <_puts_r>:
 8006a00:	6a03      	ldr	r3, [r0, #32]
 8006a02:	b570      	push	{r4, r5, r6, lr}
 8006a04:	6884      	ldr	r4, [r0, #8]
 8006a06:	4605      	mov	r5, r0
 8006a08:	460e      	mov	r6, r1
 8006a0a:	b90b      	cbnz	r3, 8006a10 <_puts_r+0x10>
 8006a0c:	f7ff ffb0 	bl	8006970 <__sinit>
 8006a10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a12:	07db      	lsls	r3, r3, #31
 8006a14:	d405      	bmi.n	8006a22 <_puts_r+0x22>
 8006a16:	89a3      	ldrh	r3, [r4, #12]
 8006a18:	0598      	lsls	r0, r3, #22
 8006a1a:	d402      	bmi.n	8006a22 <_puts_r+0x22>
 8006a1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a1e:	f000 fa18 	bl	8006e52 <__retarget_lock_acquire_recursive>
 8006a22:	89a3      	ldrh	r3, [r4, #12]
 8006a24:	0719      	lsls	r1, r3, #28
 8006a26:	d502      	bpl.n	8006a2e <_puts_r+0x2e>
 8006a28:	6923      	ldr	r3, [r4, #16]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d135      	bne.n	8006a9a <_puts_r+0x9a>
 8006a2e:	4621      	mov	r1, r4
 8006a30:	4628      	mov	r0, r5
 8006a32:	f000 f8e5 	bl	8006c00 <__swsetup_r>
 8006a36:	b380      	cbz	r0, 8006a9a <_puts_r+0x9a>
 8006a38:	f04f 35ff 	mov.w	r5, #4294967295
 8006a3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a3e:	07da      	lsls	r2, r3, #31
 8006a40:	d405      	bmi.n	8006a4e <_puts_r+0x4e>
 8006a42:	89a3      	ldrh	r3, [r4, #12]
 8006a44:	059b      	lsls	r3, r3, #22
 8006a46:	d402      	bmi.n	8006a4e <_puts_r+0x4e>
 8006a48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a4a:	f000 fa03 	bl	8006e54 <__retarget_lock_release_recursive>
 8006a4e:	4628      	mov	r0, r5
 8006a50:	bd70      	pop	{r4, r5, r6, pc}
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	da04      	bge.n	8006a60 <_puts_r+0x60>
 8006a56:	69a2      	ldr	r2, [r4, #24]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	dc17      	bgt.n	8006a8c <_puts_r+0x8c>
 8006a5c:	290a      	cmp	r1, #10
 8006a5e:	d015      	beq.n	8006a8c <_puts_r+0x8c>
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	1c5a      	adds	r2, r3, #1
 8006a64:	6022      	str	r2, [r4, #0]
 8006a66:	7019      	strb	r1, [r3, #0]
 8006a68:	68a3      	ldr	r3, [r4, #8]
 8006a6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	60a3      	str	r3, [r4, #8]
 8006a72:	2900      	cmp	r1, #0
 8006a74:	d1ed      	bne.n	8006a52 <_puts_r+0x52>
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	da11      	bge.n	8006a9e <_puts_r+0x9e>
 8006a7a:	4622      	mov	r2, r4
 8006a7c:	210a      	movs	r1, #10
 8006a7e:	4628      	mov	r0, r5
 8006a80:	f000 f87f 	bl	8006b82 <__swbuf_r>
 8006a84:	3001      	adds	r0, #1
 8006a86:	d0d7      	beq.n	8006a38 <_puts_r+0x38>
 8006a88:	250a      	movs	r5, #10
 8006a8a:	e7d7      	b.n	8006a3c <_puts_r+0x3c>
 8006a8c:	4622      	mov	r2, r4
 8006a8e:	4628      	mov	r0, r5
 8006a90:	f000 f877 	bl	8006b82 <__swbuf_r>
 8006a94:	3001      	adds	r0, #1
 8006a96:	d1e7      	bne.n	8006a68 <_puts_r+0x68>
 8006a98:	e7ce      	b.n	8006a38 <_puts_r+0x38>
 8006a9a:	3e01      	subs	r6, #1
 8006a9c:	e7e4      	b.n	8006a68 <_puts_r+0x68>
 8006a9e:	6823      	ldr	r3, [r4, #0]
 8006aa0:	1c5a      	adds	r2, r3, #1
 8006aa2:	6022      	str	r2, [r4, #0]
 8006aa4:	220a      	movs	r2, #10
 8006aa6:	701a      	strb	r2, [r3, #0]
 8006aa8:	e7ee      	b.n	8006a88 <_puts_r+0x88>
	...

08006aac <puts>:
 8006aac:	4b02      	ldr	r3, [pc, #8]	@ (8006ab8 <puts+0xc>)
 8006aae:	4601      	mov	r1, r0
 8006ab0:	6818      	ldr	r0, [r3, #0]
 8006ab2:	f7ff bfa5 	b.w	8006a00 <_puts_r>
 8006ab6:	bf00      	nop
 8006ab8:	2000001c 	.word	0x2000001c

08006abc <siprintf>:
 8006abc:	b40e      	push	{r1, r2, r3}
 8006abe:	b500      	push	{lr}
 8006ac0:	b09c      	sub	sp, #112	@ 0x70
 8006ac2:	ab1d      	add	r3, sp, #116	@ 0x74
 8006ac4:	9002      	str	r0, [sp, #8]
 8006ac6:	9006      	str	r0, [sp, #24]
 8006ac8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006acc:	4809      	ldr	r0, [pc, #36]	@ (8006af4 <siprintf+0x38>)
 8006ace:	9107      	str	r1, [sp, #28]
 8006ad0:	9104      	str	r1, [sp, #16]
 8006ad2:	4909      	ldr	r1, [pc, #36]	@ (8006af8 <siprintf+0x3c>)
 8006ad4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ad8:	9105      	str	r1, [sp, #20]
 8006ada:	6800      	ldr	r0, [r0, #0]
 8006adc:	9301      	str	r3, [sp, #4]
 8006ade:	a902      	add	r1, sp, #8
 8006ae0:	f002 fcac 	bl	800943c <_svfiprintf_r>
 8006ae4:	9b02      	ldr	r3, [sp, #8]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	701a      	strb	r2, [r3, #0]
 8006aea:	b01c      	add	sp, #112	@ 0x70
 8006aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8006af0:	b003      	add	sp, #12
 8006af2:	4770      	bx	lr
 8006af4:	2000001c 	.word	0x2000001c
 8006af8:	ffff0208 	.word	0xffff0208

08006afc <__sread>:
 8006afc:	b510      	push	{r4, lr}
 8006afe:	460c      	mov	r4, r1
 8006b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b04:	f000 f956 	bl	8006db4 <_read_r>
 8006b08:	2800      	cmp	r0, #0
 8006b0a:	bfab      	itete	ge
 8006b0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006b0e:	89a3      	ldrhlt	r3, [r4, #12]
 8006b10:	181b      	addge	r3, r3, r0
 8006b12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006b16:	bfac      	ite	ge
 8006b18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006b1a:	81a3      	strhlt	r3, [r4, #12]
 8006b1c:	bd10      	pop	{r4, pc}

08006b1e <__swrite>:
 8006b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b22:	461f      	mov	r7, r3
 8006b24:	898b      	ldrh	r3, [r1, #12]
 8006b26:	05db      	lsls	r3, r3, #23
 8006b28:	4605      	mov	r5, r0
 8006b2a:	460c      	mov	r4, r1
 8006b2c:	4616      	mov	r6, r2
 8006b2e:	d505      	bpl.n	8006b3c <__swrite+0x1e>
 8006b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b34:	2302      	movs	r3, #2
 8006b36:	2200      	movs	r2, #0
 8006b38:	f000 f92a 	bl	8006d90 <_lseek_r>
 8006b3c:	89a3      	ldrh	r3, [r4, #12]
 8006b3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b46:	81a3      	strh	r3, [r4, #12]
 8006b48:	4632      	mov	r2, r6
 8006b4a:	463b      	mov	r3, r7
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b52:	f000 b941 	b.w	8006dd8 <_write_r>

08006b56 <__sseek>:
 8006b56:	b510      	push	{r4, lr}
 8006b58:	460c      	mov	r4, r1
 8006b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b5e:	f000 f917 	bl	8006d90 <_lseek_r>
 8006b62:	1c43      	adds	r3, r0, #1
 8006b64:	89a3      	ldrh	r3, [r4, #12]
 8006b66:	bf15      	itete	ne
 8006b68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006b6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006b6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006b72:	81a3      	strheq	r3, [r4, #12]
 8006b74:	bf18      	it	ne
 8006b76:	81a3      	strhne	r3, [r4, #12]
 8006b78:	bd10      	pop	{r4, pc}

08006b7a <__sclose>:
 8006b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b7e:	f000 b8a1 	b.w	8006cc4 <_close_r>

08006b82 <__swbuf_r>:
 8006b82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b84:	460e      	mov	r6, r1
 8006b86:	4614      	mov	r4, r2
 8006b88:	4605      	mov	r5, r0
 8006b8a:	b118      	cbz	r0, 8006b94 <__swbuf_r+0x12>
 8006b8c:	6a03      	ldr	r3, [r0, #32]
 8006b8e:	b90b      	cbnz	r3, 8006b94 <__swbuf_r+0x12>
 8006b90:	f7ff feee 	bl	8006970 <__sinit>
 8006b94:	69a3      	ldr	r3, [r4, #24]
 8006b96:	60a3      	str	r3, [r4, #8]
 8006b98:	89a3      	ldrh	r3, [r4, #12]
 8006b9a:	071a      	lsls	r2, r3, #28
 8006b9c:	d501      	bpl.n	8006ba2 <__swbuf_r+0x20>
 8006b9e:	6923      	ldr	r3, [r4, #16]
 8006ba0:	b943      	cbnz	r3, 8006bb4 <__swbuf_r+0x32>
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	f000 f82b 	bl	8006c00 <__swsetup_r>
 8006baa:	b118      	cbz	r0, 8006bb4 <__swbuf_r+0x32>
 8006bac:	f04f 37ff 	mov.w	r7, #4294967295
 8006bb0:	4638      	mov	r0, r7
 8006bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bb4:	6823      	ldr	r3, [r4, #0]
 8006bb6:	6922      	ldr	r2, [r4, #16]
 8006bb8:	1a98      	subs	r0, r3, r2
 8006bba:	6963      	ldr	r3, [r4, #20]
 8006bbc:	b2f6      	uxtb	r6, r6
 8006bbe:	4283      	cmp	r3, r0
 8006bc0:	4637      	mov	r7, r6
 8006bc2:	dc05      	bgt.n	8006bd0 <__swbuf_r+0x4e>
 8006bc4:	4621      	mov	r1, r4
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	f002 fefa 	bl	80099c0 <_fflush_r>
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	d1ed      	bne.n	8006bac <__swbuf_r+0x2a>
 8006bd0:	68a3      	ldr	r3, [r4, #8]
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	60a3      	str	r3, [r4, #8]
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	1c5a      	adds	r2, r3, #1
 8006bda:	6022      	str	r2, [r4, #0]
 8006bdc:	701e      	strb	r6, [r3, #0]
 8006bde:	6962      	ldr	r2, [r4, #20]
 8006be0:	1c43      	adds	r3, r0, #1
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d004      	beq.n	8006bf0 <__swbuf_r+0x6e>
 8006be6:	89a3      	ldrh	r3, [r4, #12]
 8006be8:	07db      	lsls	r3, r3, #31
 8006bea:	d5e1      	bpl.n	8006bb0 <__swbuf_r+0x2e>
 8006bec:	2e0a      	cmp	r6, #10
 8006bee:	d1df      	bne.n	8006bb0 <__swbuf_r+0x2e>
 8006bf0:	4621      	mov	r1, r4
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	f002 fee4 	bl	80099c0 <_fflush_r>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d0d9      	beq.n	8006bb0 <__swbuf_r+0x2e>
 8006bfc:	e7d6      	b.n	8006bac <__swbuf_r+0x2a>
	...

08006c00 <__swsetup_r>:
 8006c00:	b538      	push	{r3, r4, r5, lr}
 8006c02:	4b29      	ldr	r3, [pc, #164]	@ (8006ca8 <__swsetup_r+0xa8>)
 8006c04:	4605      	mov	r5, r0
 8006c06:	6818      	ldr	r0, [r3, #0]
 8006c08:	460c      	mov	r4, r1
 8006c0a:	b118      	cbz	r0, 8006c14 <__swsetup_r+0x14>
 8006c0c:	6a03      	ldr	r3, [r0, #32]
 8006c0e:	b90b      	cbnz	r3, 8006c14 <__swsetup_r+0x14>
 8006c10:	f7ff feae 	bl	8006970 <__sinit>
 8006c14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c18:	0719      	lsls	r1, r3, #28
 8006c1a:	d422      	bmi.n	8006c62 <__swsetup_r+0x62>
 8006c1c:	06da      	lsls	r2, r3, #27
 8006c1e:	d407      	bmi.n	8006c30 <__swsetup_r+0x30>
 8006c20:	2209      	movs	r2, #9
 8006c22:	602a      	str	r2, [r5, #0]
 8006c24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c28:	81a3      	strh	r3, [r4, #12]
 8006c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c2e:	e033      	b.n	8006c98 <__swsetup_r+0x98>
 8006c30:	0758      	lsls	r0, r3, #29
 8006c32:	d512      	bpl.n	8006c5a <__swsetup_r+0x5a>
 8006c34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c36:	b141      	cbz	r1, 8006c4a <__swsetup_r+0x4a>
 8006c38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c3c:	4299      	cmp	r1, r3
 8006c3e:	d002      	beq.n	8006c46 <__swsetup_r+0x46>
 8006c40:	4628      	mov	r0, r5
 8006c42:	f000 ff69 	bl	8007b18 <_free_r>
 8006c46:	2300      	movs	r3, #0
 8006c48:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c4a:	89a3      	ldrh	r3, [r4, #12]
 8006c4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c50:	81a3      	strh	r3, [r4, #12]
 8006c52:	2300      	movs	r3, #0
 8006c54:	6063      	str	r3, [r4, #4]
 8006c56:	6923      	ldr	r3, [r4, #16]
 8006c58:	6023      	str	r3, [r4, #0]
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	f043 0308 	orr.w	r3, r3, #8
 8006c60:	81a3      	strh	r3, [r4, #12]
 8006c62:	6923      	ldr	r3, [r4, #16]
 8006c64:	b94b      	cbnz	r3, 8006c7a <__swsetup_r+0x7a>
 8006c66:	89a3      	ldrh	r3, [r4, #12]
 8006c68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006c6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c70:	d003      	beq.n	8006c7a <__swsetup_r+0x7a>
 8006c72:	4621      	mov	r1, r4
 8006c74:	4628      	mov	r0, r5
 8006c76:	f002 fef1 	bl	8009a5c <__smakebuf_r>
 8006c7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c7e:	f013 0201 	ands.w	r2, r3, #1
 8006c82:	d00a      	beq.n	8006c9a <__swsetup_r+0x9a>
 8006c84:	2200      	movs	r2, #0
 8006c86:	60a2      	str	r2, [r4, #8]
 8006c88:	6962      	ldr	r2, [r4, #20]
 8006c8a:	4252      	negs	r2, r2
 8006c8c:	61a2      	str	r2, [r4, #24]
 8006c8e:	6922      	ldr	r2, [r4, #16]
 8006c90:	b942      	cbnz	r2, 8006ca4 <__swsetup_r+0xa4>
 8006c92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006c96:	d1c5      	bne.n	8006c24 <__swsetup_r+0x24>
 8006c98:	bd38      	pop	{r3, r4, r5, pc}
 8006c9a:	0799      	lsls	r1, r3, #30
 8006c9c:	bf58      	it	pl
 8006c9e:	6962      	ldrpl	r2, [r4, #20]
 8006ca0:	60a2      	str	r2, [r4, #8]
 8006ca2:	e7f4      	b.n	8006c8e <__swsetup_r+0x8e>
 8006ca4:	2000      	movs	r0, #0
 8006ca6:	e7f7      	b.n	8006c98 <__swsetup_r+0x98>
 8006ca8:	2000001c 	.word	0x2000001c

08006cac <memset>:
 8006cac:	4402      	add	r2, r0
 8006cae:	4603      	mov	r3, r0
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d100      	bne.n	8006cb6 <memset+0xa>
 8006cb4:	4770      	bx	lr
 8006cb6:	f803 1b01 	strb.w	r1, [r3], #1
 8006cba:	e7f9      	b.n	8006cb0 <memset+0x4>

08006cbc <_localeconv_r>:
 8006cbc:	4800      	ldr	r0, [pc, #0]	@ (8006cc0 <_localeconv_r+0x4>)
 8006cbe:	4770      	bx	lr
 8006cc0:	2000015c 	.word	0x2000015c

08006cc4 <_close_r>:
 8006cc4:	b538      	push	{r3, r4, r5, lr}
 8006cc6:	4d06      	ldr	r5, [pc, #24]	@ (8006ce0 <_close_r+0x1c>)
 8006cc8:	2300      	movs	r3, #0
 8006cca:	4604      	mov	r4, r0
 8006ccc:	4608      	mov	r0, r1
 8006cce:	602b      	str	r3, [r5, #0]
 8006cd0:	f7fa fe44 	bl	800195c <_close>
 8006cd4:	1c43      	adds	r3, r0, #1
 8006cd6:	d102      	bne.n	8006cde <_close_r+0x1a>
 8006cd8:	682b      	ldr	r3, [r5, #0]
 8006cda:	b103      	cbz	r3, 8006cde <_close_r+0x1a>
 8006cdc:	6023      	str	r3, [r4, #0]
 8006cde:	bd38      	pop	{r3, r4, r5, pc}
 8006ce0:	20004424 	.word	0x20004424

08006ce4 <_reclaim_reent>:
 8006ce4:	4b29      	ldr	r3, [pc, #164]	@ (8006d8c <_reclaim_reent+0xa8>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4283      	cmp	r3, r0
 8006cea:	b570      	push	{r4, r5, r6, lr}
 8006cec:	4604      	mov	r4, r0
 8006cee:	d04b      	beq.n	8006d88 <_reclaim_reent+0xa4>
 8006cf0:	69c3      	ldr	r3, [r0, #28]
 8006cf2:	b1ab      	cbz	r3, 8006d20 <_reclaim_reent+0x3c>
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	b16b      	cbz	r3, 8006d14 <_reclaim_reent+0x30>
 8006cf8:	2500      	movs	r5, #0
 8006cfa:	69e3      	ldr	r3, [r4, #28]
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	5959      	ldr	r1, [r3, r5]
 8006d00:	2900      	cmp	r1, #0
 8006d02:	d13b      	bne.n	8006d7c <_reclaim_reent+0x98>
 8006d04:	3504      	adds	r5, #4
 8006d06:	2d80      	cmp	r5, #128	@ 0x80
 8006d08:	d1f7      	bne.n	8006cfa <_reclaim_reent+0x16>
 8006d0a:	69e3      	ldr	r3, [r4, #28]
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	68d9      	ldr	r1, [r3, #12]
 8006d10:	f000 ff02 	bl	8007b18 <_free_r>
 8006d14:	69e3      	ldr	r3, [r4, #28]
 8006d16:	6819      	ldr	r1, [r3, #0]
 8006d18:	b111      	cbz	r1, 8006d20 <_reclaim_reent+0x3c>
 8006d1a:	4620      	mov	r0, r4
 8006d1c:	f000 fefc 	bl	8007b18 <_free_r>
 8006d20:	6961      	ldr	r1, [r4, #20]
 8006d22:	b111      	cbz	r1, 8006d2a <_reclaim_reent+0x46>
 8006d24:	4620      	mov	r0, r4
 8006d26:	f000 fef7 	bl	8007b18 <_free_r>
 8006d2a:	69e1      	ldr	r1, [r4, #28]
 8006d2c:	b111      	cbz	r1, 8006d34 <_reclaim_reent+0x50>
 8006d2e:	4620      	mov	r0, r4
 8006d30:	f000 fef2 	bl	8007b18 <_free_r>
 8006d34:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006d36:	b111      	cbz	r1, 8006d3e <_reclaim_reent+0x5a>
 8006d38:	4620      	mov	r0, r4
 8006d3a:	f000 feed 	bl	8007b18 <_free_r>
 8006d3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d40:	b111      	cbz	r1, 8006d48 <_reclaim_reent+0x64>
 8006d42:	4620      	mov	r0, r4
 8006d44:	f000 fee8 	bl	8007b18 <_free_r>
 8006d48:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006d4a:	b111      	cbz	r1, 8006d52 <_reclaim_reent+0x6e>
 8006d4c:	4620      	mov	r0, r4
 8006d4e:	f000 fee3 	bl	8007b18 <_free_r>
 8006d52:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006d54:	b111      	cbz	r1, 8006d5c <_reclaim_reent+0x78>
 8006d56:	4620      	mov	r0, r4
 8006d58:	f000 fede 	bl	8007b18 <_free_r>
 8006d5c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006d5e:	b111      	cbz	r1, 8006d66 <_reclaim_reent+0x82>
 8006d60:	4620      	mov	r0, r4
 8006d62:	f000 fed9 	bl	8007b18 <_free_r>
 8006d66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006d68:	b111      	cbz	r1, 8006d70 <_reclaim_reent+0x8c>
 8006d6a:	4620      	mov	r0, r4
 8006d6c:	f000 fed4 	bl	8007b18 <_free_r>
 8006d70:	6a23      	ldr	r3, [r4, #32]
 8006d72:	b14b      	cbz	r3, 8006d88 <_reclaim_reent+0xa4>
 8006d74:	4620      	mov	r0, r4
 8006d76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006d7a:	4718      	bx	r3
 8006d7c:	680e      	ldr	r6, [r1, #0]
 8006d7e:	4620      	mov	r0, r4
 8006d80:	f000 feca 	bl	8007b18 <_free_r>
 8006d84:	4631      	mov	r1, r6
 8006d86:	e7bb      	b.n	8006d00 <_reclaim_reent+0x1c>
 8006d88:	bd70      	pop	{r4, r5, r6, pc}
 8006d8a:	bf00      	nop
 8006d8c:	2000001c 	.word	0x2000001c

08006d90 <_lseek_r>:
 8006d90:	b538      	push	{r3, r4, r5, lr}
 8006d92:	4d07      	ldr	r5, [pc, #28]	@ (8006db0 <_lseek_r+0x20>)
 8006d94:	4604      	mov	r4, r0
 8006d96:	4608      	mov	r0, r1
 8006d98:	4611      	mov	r1, r2
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	602a      	str	r2, [r5, #0]
 8006d9e:	461a      	mov	r2, r3
 8006da0:	f7fa fe03 	bl	80019aa <_lseek>
 8006da4:	1c43      	adds	r3, r0, #1
 8006da6:	d102      	bne.n	8006dae <_lseek_r+0x1e>
 8006da8:	682b      	ldr	r3, [r5, #0]
 8006daa:	b103      	cbz	r3, 8006dae <_lseek_r+0x1e>
 8006dac:	6023      	str	r3, [r4, #0]
 8006dae:	bd38      	pop	{r3, r4, r5, pc}
 8006db0:	20004424 	.word	0x20004424

08006db4 <_read_r>:
 8006db4:	b538      	push	{r3, r4, r5, lr}
 8006db6:	4d07      	ldr	r5, [pc, #28]	@ (8006dd4 <_read_r+0x20>)
 8006db8:	4604      	mov	r4, r0
 8006dba:	4608      	mov	r0, r1
 8006dbc:	4611      	mov	r1, r2
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	602a      	str	r2, [r5, #0]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	f7fa fdad 	bl	8001922 <_read>
 8006dc8:	1c43      	adds	r3, r0, #1
 8006dca:	d102      	bne.n	8006dd2 <_read_r+0x1e>
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	b103      	cbz	r3, 8006dd2 <_read_r+0x1e>
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	bd38      	pop	{r3, r4, r5, pc}
 8006dd4:	20004424 	.word	0x20004424

08006dd8 <_write_r>:
 8006dd8:	b538      	push	{r3, r4, r5, lr}
 8006dda:	4d07      	ldr	r5, [pc, #28]	@ (8006df8 <_write_r+0x20>)
 8006ddc:	4604      	mov	r4, r0
 8006dde:	4608      	mov	r0, r1
 8006de0:	4611      	mov	r1, r2
 8006de2:	2200      	movs	r2, #0
 8006de4:	602a      	str	r2, [r5, #0]
 8006de6:	461a      	mov	r2, r3
 8006de8:	f7fa f990 	bl	800110c <_write>
 8006dec:	1c43      	adds	r3, r0, #1
 8006dee:	d102      	bne.n	8006df6 <_write_r+0x1e>
 8006df0:	682b      	ldr	r3, [r5, #0]
 8006df2:	b103      	cbz	r3, 8006df6 <_write_r+0x1e>
 8006df4:	6023      	str	r3, [r4, #0]
 8006df6:	bd38      	pop	{r3, r4, r5, pc}
 8006df8:	20004424 	.word	0x20004424

08006dfc <__errno>:
 8006dfc:	4b01      	ldr	r3, [pc, #4]	@ (8006e04 <__errno+0x8>)
 8006dfe:	6818      	ldr	r0, [r3, #0]
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	2000001c 	.word	0x2000001c

08006e08 <__libc_init_array>:
 8006e08:	b570      	push	{r4, r5, r6, lr}
 8006e0a:	4d0d      	ldr	r5, [pc, #52]	@ (8006e40 <__libc_init_array+0x38>)
 8006e0c:	4c0d      	ldr	r4, [pc, #52]	@ (8006e44 <__libc_init_array+0x3c>)
 8006e0e:	1b64      	subs	r4, r4, r5
 8006e10:	10a4      	asrs	r4, r4, #2
 8006e12:	2600      	movs	r6, #0
 8006e14:	42a6      	cmp	r6, r4
 8006e16:	d109      	bne.n	8006e2c <__libc_init_array+0x24>
 8006e18:	4d0b      	ldr	r5, [pc, #44]	@ (8006e48 <__libc_init_array+0x40>)
 8006e1a:	4c0c      	ldr	r4, [pc, #48]	@ (8006e4c <__libc_init_array+0x44>)
 8006e1c:	f003 fade 	bl	800a3dc <_init>
 8006e20:	1b64      	subs	r4, r4, r5
 8006e22:	10a4      	asrs	r4, r4, #2
 8006e24:	2600      	movs	r6, #0
 8006e26:	42a6      	cmp	r6, r4
 8006e28:	d105      	bne.n	8006e36 <__libc_init_array+0x2e>
 8006e2a:	bd70      	pop	{r4, r5, r6, pc}
 8006e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e30:	4798      	blx	r3
 8006e32:	3601      	adds	r6, #1
 8006e34:	e7ee      	b.n	8006e14 <__libc_init_array+0xc>
 8006e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e3a:	4798      	blx	r3
 8006e3c:	3601      	adds	r6, #1
 8006e3e:	e7f2      	b.n	8006e26 <__libc_init_array+0x1e>
 8006e40:	0800a920 	.word	0x0800a920
 8006e44:	0800a920 	.word	0x0800a920
 8006e48:	0800a920 	.word	0x0800a920
 8006e4c:	0800a924 	.word	0x0800a924

08006e50 <__retarget_lock_init_recursive>:
 8006e50:	4770      	bx	lr

08006e52 <__retarget_lock_acquire_recursive>:
 8006e52:	4770      	bx	lr

08006e54 <__retarget_lock_release_recursive>:
 8006e54:	4770      	bx	lr

08006e56 <memcpy>:
 8006e56:	440a      	add	r2, r1
 8006e58:	4291      	cmp	r1, r2
 8006e5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e5e:	d100      	bne.n	8006e62 <memcpy+0xc>
 8006e60:	4770      	bx	lr
 8006e62:	b510      	push	{r4, lr}
 8006e64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e6c:	4291      	cmp	r1, r2
 8006e6e:	d1f9      	bne.n	8006e64 <memcpy+0xe>
 8006e70:	bd10      	pop	{r4, pc}
	...

08006e74 <nanf>:
 8006e74:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006e7c <nanf+0x8>
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	7fc00000 	.word	0x7fc00000

08006e80 <quorem>:
 8006e80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e84:	6903      	ldr	r3, [r0, #16]
 8006e86:	690c      	ldr	r4, [r1, #16]
 8006e88:	42a3      	cmp	r3, r4
 8006e8a:	4607      	mov	r7, r0
 8006e8c:	db7e      	blt.n	8006f8c <quorem+0x10c>
 8006e8e:	3c01      	subs	r4, #1
 8006e90:	f101 0814 	add.w	r8, r1, #20
 8006e94:	00a3      	lsls	r3, r4, #2
 8006e96:	f100 0514 	add.w	r5, r0, #20
 8006e9a:	9300      	str	r3, [sp, #0]
 8006e9c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ea0:	9301      	str	r3, [sp, #4]
 8006ea2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ea6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006eaa:	3301      	adds	r3, #1
 8006eac:	429a      	cmp	r2, r3
 8006eae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006eb2:	fbb2 f6f3 	udiv	r6, r2, r3
 8006eb6:	d32e      	bcc.n	8006f16 <quorem+0x96>
 8006eb8:	f04f 0a00 	mov.w	sl, #0
 8006ebc:	46c4      	mov	ip, r8
 8006ebe:	46ae      	mov	lr, r5
 8006ec0:	46d3      	mov	fp, sl
 8006ec2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ec6:	b298      	uxth	r0, r3
 8006ec8:	fb06 a000 	mla	r0, r6, r0, sl
 8006ecc:	0c02      	lsrs	r2, r0, #16
 8006ece:	0c1b      	lsrs	r3, r3, #16
 8006ed0:	fb06 2303 	mla	r3, r6, r3, r2
 8006ed4:	f8de 2000 	ldr.w	r2, [lr]
 8006ed8:	b280      	uxth	r0, r0
 8006eda:	b292      	uxth	r2, r2
 8006edc:	1a12      	subs	r2, r2, r0
 8006ede:	445a      	add	r2, fp
 8006ee0:	f8de 0000 	ldr.w	r0, [lr]
 8006ee4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006eee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006ef2:	b292      	uxth	r2, r2
 8006ef4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006ef8:	45e1      	cmp	r9, ip
 8006efa:	f84e 2b04 	str.w	r2, [lr], #4
 8006efe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006f02:	d2de      	bcs.n	8006ec2 <quorem+0x42>
 8006f04:	9b00      	ldr	r3, [sp, #0]
 8006f06:	58eb      	ldr	r3, [r5, r3]
 8006f08:	b92b      	cbnz	r3, 8006f16 <quorem+0x96>
 8006f0a:	9b01      	ldr	r3, [sp, #4]
 8006f0c:	3b04      	subs	r3, #4
 8006f0e:	429d      	cmp	r5, r3
 8006f10:	461a      	mov	r2, r3
 8006f12:	d32f      	bcc.n	8006f74 <quorem+0xf4>
 8006f14:	613c      	str	r4, [r7, #16]
 8006f16:	4638      	mov	r0, r7
 8006f18:	f001 f9c2 	bl	80082a0 <__mcmp>
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	db25      	blt.n	8006f6c <quorem+0xec>
 8006f20:	4629      	mov	r1, r5
 8006f22:	2000      	movs	r0, #0
 8006f24:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f28:	f8d1 c000 	ldr.w	ip, [r1]
 8006f2c:	fa1f fe82 	uxth.w	lr, r2
 8006f30:	fa1f f38c 	uxth.w	r3, ip
 8006f34:	eba3 030e 	sub.w	r3, r3, lr
 8006f38:	4403      	add	r3, r0
 8006f3a:	0c12      	lsrs	r2, r2, #16
 8006f3c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006f40:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f4a:	45c1      	cmp	r9, r8
 8006f4c:	f841 3b04 	str.w	r3, [r1], #4
 8006f50:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f54:	d2e6      	bcs.n	8006f24 <quorem+0xa4>
 8006f56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f5e:	b922      	cbnz	r2, 8006f6a <quorem+0xea>
 8006f60:	3b04      	subs	r3, #4
 8006f62:	429d      	cmp	r5, r3
 8006f64:	461a      	mov	r2, r3
 8006f66:	d30b      	bcc.n	8006f80 <quorem+0x100>
 8006f68:	613c      	str	r4, [r7, #16]
 8006f6a:	3601      	adds	r6, #1
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	b003      	add	sp, #12
 8006f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f74:	6812      	ldr	r2, [r2, #0]
 8006f76:	3b04      	subs	r3, #4
 8006f78:	2a00      	cmp	r2, #0
 8006f7a:	d1cb      	bne.n	8006f14 <quorem+0x94>
 8006f7c:	3c01      	subs	r4, #1
 8006f7e:	e7c6      	b.n	8006f0e <quorem+0x8e>
 8006f80:	6812      	ldr	r2, [r2, #0]
 8006f82:	3b04      	subs	r3, #4
 8006f84:	2a00      	cmp	r2, #0
 8006f86:	d1ef      	bne.n	8006f68 <quorem+0xe8>
 8006f88:	3c01      	subs	r4, #1
 8006f8a:	e7ea      	b.n	8006f62 <quorem+0xe2>
 8006f8c:	2000      	movs	r0, #0
 8006f8e:	e7ee      	b.n	8006f6e <quorem+0xee>

08006f90 <_dtoa_r>:
 8006f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f94:	69c7      	ldr	r7, [r0, #28]
 8006f96:	b099      	sub	sp, #100	@ 0x64
 8006f98:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006f9c:	ec55 4b10 	vmov	r4, r5, d0
 8006fa0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006fa2:	9109      	str	r1, [sp, #36]	@ 0x24
 8006fa4:	4683      	mov	fp, r0
 8006fa6:	920e      	str	r2, [sp, #56]	@ 0x38
 8006fa8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006faa:	b97f      	cbnz	r7, 8006fcc <_dtoa_r+0x3c>
 8006fac:	2010      	movs	r0, #16
 8006fae:	f000 fdfd 	bl	8007bac <malloc>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	f8cb 001c 	str.w	r0, [fp, #28]
 8006fb8:	b920      	cbnz	r0, 8006fc4 <_dtoa_r+0x34>
 8006fba:	4ba7      	ldr	r3, [pc, #668]	@ (8007258 <_dtoa_r+0x2c8>)
 8006fbc:	21ef      	movs	r1, #239	@ 0xef
 8006fbe:	48a7      	ldr	r0, [pc, #668]	@ (800725c <_dtoa_r+0x2cc>)
 8006fc0:	f002 fdee 	bl	8009ba0 <__assert_func>
 8006fc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006fc8:	6007      	str	r7, [r0, #0]
 8006fca:	60c7      	str	r7, [r0, #12]
 8006fcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006fd0:	6819      	ldr	r1, [r3, #0]
 8006fd2:	b159      	cbz	r1, 8006fec <_dtoa_r+0x5c>
 8006fd4:	685a      	ldr	r2, [r3, #4]
 8006fd6:	604a      	str	r2, [r1, #4]
 8006fd8:	2301      	movs	r3, #1
 8006fda:	4093      	lsls	r3, r2
 8006fdc:	608b      	str	r3, [r1, #8]
 8006fde:	4658      	mov	r0, fp
 8006fe0:	f000 feda 	bl	8007d98 <_Bfree>
 8006fe4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	601a      	str	r2, [r3, #0]
 8006fec:	1e2b      	subs	r3, r5, #0
 8006fee:	bfb9      	ittee	lt
 8006ff0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006ff4:	9303      	strlt	r3, [sp, #12]
 8006ff6:	2300      	movge	r3, #0
 8006ff8:	6033      	strge	r3, [r6, #0]
 8006ffa:	9f03      	ldr	r7, [sp, #12]
 8006ffc:	4b98      	ldr	r3, [pc, #608]	@ (8007260 <_dtoa_r+0x2d0>)
 8006ffe:	bfbc      	itt	lt
 8007000:	2201      	movlt	r2, #1
 8007002:	6032      	strlt	r2, [r6, #0]
 8007004:	43bb      	bics	r3, r7
 8007006:	d112      	bne.n	800702e <_dtoa_r+0x9e>
 8007008:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800700a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800700e:	6013      	str	r3, [r2, #0]
 8007010:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007014:	4323      	orrs	r3, r4
 8007016:	f000 854d 	beq.w	8007ab4 <_dtoa_r+0xb24>
 800701a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800701c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007274 <_dtoa_r+0x2e4>
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 854f 	beq.w	8007ac4 <_dtoa_r+0xb34>
 8007026:	f10a 0303 	add.w	r3, sl, #3
 800702a:	f000 bd49 	b.w	8007ac0 <_dtoa_r+0xb30>
 800702e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007032:	2200      	movs	r2, #0
 8007034:	ec51 0b17 	vmov	r0, r1, d7
 8007038:	2300      	movs	r3, #0
 800703a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800703e:	f7f9 fd4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007042:	4680      	mov	r8, r0
 8007044:	b158      	cbz	r0, 800705e <_dtoa_r+0xce>
 8007046:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007048:	2301      	movs	r3, #1
 800704a:	6013      	str	r3, [r2, #0]
 800704c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800704e:	b113      	cbz	r3, 8007056 <_dtoa_r+0xc6>
 8007050:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007052:	4b84      	ldr	r3, [pc, #528]	@ (8007264 <_dtoa_r+0x2d4>)
 8007054:	6013      	str	r3, [r2, #0]
 8007056:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007278 <_dtoa_r+0x2e8>
 800705a:	f000 bd33 	b.w	8007ac4 <_dtoa_r+0xb34>
 800705e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007062:	aa16      	add	r2, sp, #88	@ 0x58
 8007064:	a917      	add	r1, sp, #92	@ 0x5c
 8007066:	4658      	mov	r0, fp
 8007068:	f001 fa3a 	bl	80084e0 <__d2b>
 800706c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007070:	4681      	mov	r9, r0
 8007072:	2e00      	cmp	r6, #0
 8007074:	d077      	beq.n	8007166 <_dtoa_r+0x1d6>
 8007076:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007078:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800707c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007080:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007084:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007088:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800708c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007090:	4619      	mov	r1, r3
 8007092:	2200      	movs	r2, #0
 8007094:	4b74      	ldr	r3, [pc, #464]	@ (8007268 <_dtoa_r+0x2d8>)
 8007096:	f7f9 f8ff 	bl	8000298 <__aeabi_dsub>
 800709a:	a369      	add	r3, pc, #420	@ (adr r3, 8007240 <_dtoa_r+0x2b0>)
 800709c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a0:	f7f9 fab2 	bl	8000608 <__aeabi_dmul>
 80070a4:	a368      	add	r3, pc, #416	@ (adr r3, 8007248 <_dtoa_r+0x2b8>)
 80070a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070aa:	f7f9 f8f7 	bl	800029c <__adddf3>
 80070ae:	4604      	mov	r4, r0
 80070b0:	4630      	mov	r0, r6
 80070b2:	460d      	mov	r5, r1
 80070b4:	f7f9 fa3e 	bl	8000534 <__aeabi_i2d>
 80070b8:	a365      	add	r3, pc, #404	@ (adr r3, 8007250 <_dtoa_r+0x2c0>)
 80070ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070be:	f7f9 faa3 	bl	8000608 <__aeabi_dmul>
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4620      	mov	r0, r4
 80070c8:	4629      	mov	r1, r5
 80070ca:	f7f9 f8e7 	bl	800029c <__adddf3>
 80070ce:	4604      	mov	r4, r0
 80070d0:	460d      	mov	r5, r1
 80070d2:	f7f9 fd49 	bl	8000b68 <__aeabi_d2iz>
 80070d6:	2200      	movs	r2, #0
 80070d8:	4607      	mov	r7, r0
 80070da:	2300      	movs	r3, #0
 80070dc:	4620      	mov	r0, r4
 80070de:	4629      	mov	r1, r5
 80070e0:	f7f9 fd04 	bl	8000aec <__aeabi_dcmplt>
 80070e4:	b140      	cbz	r0, 80070f8 <_dtoa_r+0x168>
 80070e6:	4638      	mov	r0, r7
 80070e8:	f7f9 fa24 	bl	8000534 <__aeabi_i2d>
 80070ec:	4622      	mov	r2, r4
 80070ee:	462b      	mov	r3, r5
 80070f0:	f7f9 fcf2 	bl	8000ad8 <__aeabi_dcmpeq>
 80070f4:	b900      	cbnz	r0, 80070f8 <_dtoa_r+0x168>
 80070f6:	3f01      	subs	r7, #1
 80070f8:	2f16      	cmp	r7, #22
 80070fa:	d851      	bhi.n	80071a0 <_dtoa_r+0x210>
 80070fc:	4b5b      	ldr	r3, [pc, #364]	@ (800726c <_dtoa_r+0x2dc>)
 80070fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007106:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800710a:	f7f9 fcef 	bl	8000aec <__aeabi_dcmplt>
 800710e:	2800      	cmp	r0, #0
 8007110:	d048      	beq.n	80071a4 <_dtoa_r+0x214>
 8007112:	3f01      	subs	r7, #1
 8007114:	2300      	movs	r3, #0
 8007116:	9312      	str	r3, [sp, #72]	@ 0x48
 8007118:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800711a:	1b9b      	subs	r3, r3, r6
 800711c:	1e5a      	subs	r2, r3, #1
 800711e:	bf44      	itt	mi
 8007120:	f1c3 0801 	rsbmi	r8, r3, #1
 8007124:	2300      	movmi	r3, #0
 8007126:	9208      	str	r2, [sp, #32]
 8007128:	bf54      	ite	pl
 800712a:	f04f 0800 	movpl.w	r8, #0
 800712e:	9308      	strmi	r3, [sp, #32]
 8007130:	2f00      	cmp	r7, #0
 8007132:	db39      	blt.n	80071a8 <_dtoa_r+0x218>
 8007134:	9b08      	ldr	r3, [sp, #32]
 8007136:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007138:	443b      	add	r3, r7
 800713a:	9308      	str	r3, [sp, #32]
 800713c:	2300      	movs	r3, #0
 800713e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007142:	2b09      	cmp	r3, #9
 8007144:	d864      	bhi.n	8007210 <_dtoa_r+0x280>
 8007146:	2b05      	cmp	r3, #5
 8007148:	bfc4      	itt	gt
 800714a:	3b04      	subgt	r3, #4
 800714c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800714e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007150:	f1a3 0302 	sub.w	r3, r3, #2
 8007154:	bfcc      	ite	gt
 8007156:	2400      	movgt	r4, #0
 8007158:	2401      	movle	r4, #1
 800715a:	2b03      	cmp	r3, #3
 800715c:	d863      	bhi.n	8007226 <_dtoa_r+0x296>
 800715e:	e8df f003 	tbb	[pc, r3]
 8007162:	372a      	.short	0x372a
 8007164:	5535      	.short	0x5535
 8007166:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800716a:	441e      	add	r6, r3
 800716c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007170:	2b20      	cmp	r3, #32
 8007172:	bfc1      	itttt	gt
 8007174:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007178:	409f      	lslgt	r7, r3
 800717a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800717e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007182:	bfd6      	itet	le
 8007184:	f1c3 0320 	rsble	r3, r3, #32
 8007188:	ea47 0003 	orrgt.w	r0, r7, r3
 800718c:	fa04 f003 	lslle.w	r0, r4, r3
 8007190:	f7f9 f9c0 	bl	8000514 <__aeabi_ui2d>
 8007194:	2201      	movs	r2, #1
 8007196:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800719a:	3e01      	subs	r6, #1
 800719c:	9214      	str	r2, [sp, #80]	@ 0x50
 800719e:	e777      	b.n	8007090 <_dtoa_r+0x100>
 80071a0:	2301      	movs	r3, #1
 80071a2:	e7b8      	b.n	8007116 <_dtoa_r+0x186>
 80071a4:	9012      	str	r0, [sp, #72]	@ 0x48
 80071a6:	e7b7      	b.n	8007118 <_dtoa_r+0x188>
 80071a8:	427b      	negs	r3, r7
 80071aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80071ac:	2300      	movs	r3, #0
 80071ae:	eba8 0807 	sub.w	r8, r8, r7
 80071b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80071b4:	e7c4      	b.n	8007140 <_dtoa_r+0x1b0>
 80071b6:	2300      	movs	r3, #0
 80071b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071bc:	2b00      	cmp	r3, #0
 80071be:	dc35      	bgt.n	800722c <_dtoa_r+0x29c>
 80071c0:	2301      	movs	r3, #1
 80071c2:	9300      	str	r3, [sp, #0]
 80071c4:	9307      	str	r3, [sp, #28]
 80071c6:	461a      	mov	r2, r3
 80071c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80071ca:	e00b      	b.n	80071e4 <_dtoa_r+0x254>
 80071cc:	2301      	movs	r3, #1
 80071ce:	e7f3      	b.n	80071b8 <_dtoa_r+0x228>
 80071d0:	2300      	movs	r3, #0
 80071d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071d6:	18fb      	adds	r3, r7, r3
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	3301      	adds	r3, #1
 80071dc:	2b01      	cmp	r3, #1
 80071de:	9307      	str	r3, [sp, #28]
 80071e0:	bfb8      	it	lt
 80071e2:	2301      	movlt	r3, #1
 80071e4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80071e8:	2100      	movs	r1, #0
 80071ea:	2204      	movs	r2, #4
 80071ec:	f102 0514 	add.w	r5, r2, #20
 80071f0:	429d      	cmp	r5, r3
 80071f2:	d91f      	bls.n	8007234 <_dtoa_r+0x2a4>
 80071f4:	6041      	str	r1, [r0, #4]
 80071f6:	4658      	mov	r0, fp
 80071f8:	f000 fd8e 	bl	8007d18 <_Balloc>
 80071fc:	4682      	mov	sl, r0
 80071fe:	2800      	cmp	r0, #0
 8007200:	d13c      	bne.n	800727c <_dtoa_r+0x2ec>
 8007202:	4b1b      	ldr	r3, [pc, #108]	@ (8007270 <_dtoa_r+0x2e0>)
 8007204:	4602      	mov	r2, r0
 8007206:	f240 11af 	movw	r1, #431	@ 0x1af
 800720a:	e6d8      	b.n	8006fbe <_dtoa_r+0x2e>
 800720c:	2301      	movs	r3, #1
 800720e:	e7e0      	b.n	80071d2 <_dtoa_r+0x242>
 8007210:	2401      	movs	r4, #1
 8007212:	2300      	movs	r3, #0
 8007214:	9309      	str	r3, [sp, #36]	@ 0x24
 8007216:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007218:	f04f 33ff 	mov.w	r3, #4294967295
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	9307      	str	r3, [sp, #28]
 8007220:	2200      	movs	r2, #0
 8007222:	2312      	movs	r3, #18
 8007224:	e7d0      	b.n	80071c8 <_dtoa_r+0x238>
 8007226:	2301      	movs	r3, #1
 8007228:	930b      	str	r3, [sp, #44]	@ 0x2c
 800722a:	e7f5      	b.n	8007218 <_dtoa_r+0x288>
 800722c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800722e:	9300      	str	r3, [sp, #0]
 8007230:	9307      	str	r3, [sp, #28]
 8007232:	e7d7      	b.n	80071e4 <_dtoa_r+0x254>
 8007234:	3101      	adds	r1, #1
 8007236:	0052      	lsls	r2, r2, #1
 8007238:	e7d8      	b.n	80071ec <_dtoa_r+0x25c>
 800723a:	bf00      	nop
 800723c:	f3af 8000 	nop.w
 8007240:	636f4361 	.word	0x636f4361
 8007244:	3fd287a7 	.word	0x3fd287a7
 8007248:	8b60c8b3 	.word	0x8b60c8b3
 800724c:	3fc68a28 	.word	0x3fc68a28
 8007250:	509f79fb 	.word	0x509f79fb
 8007254:	3fd34413 	.word	0x3fd34413
 8007258:	0800a532 	.word	0x0800a532
 800725c:	0800a549 	.word	0x0800a549
 8007260:	7ff00000 	.word	0x7ff00000
 8007264:	0800a4fd 	.word	0x0800a4fd
 8007268:	3ff80000 	.word	0x3ff80000
 800726c:	0800a640 	.word	0x0800a640
 8007270:	0800a5a1 	.word	0x0800a5a1
 8007274:	0800a52e 	.word	0x0800a52e
 8007278:	0800a4fc 	.word	0x0800a4fc
 800727c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007280:	6018      	str	r0, [r3, #0]
 8007282:	9b07      	ldr	r3, [sp, #28]
 8007284:	2b0e      	cmp	r3, #14
 8007286:	f200 80a4 	bhi.w	80073d2 <_dtoa_r+0x442>
 800728a:	2c00      	cmp	r4, #0
 800728c:	f000 80a1 	beq.w	80073d2 <_dtoa_r+0x442>
 8007290:	2f00      	cmp	r7, #0
 8007292:	dd33      	ble.n	80072fc <_dtoa_r+0x36c>
 8007294:	4bad      	ldr	r3, [pc, #692]	@ (800754c <_dtoa_r+0x5bc>)
 8007296:	f007 020f 	and.w	r2, r7, #15
 800729a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800729e:	ed93 7b00 	vldr	d7, [r3]
 80072a2:	05f8      	lsls	r0, r7, #23
 80072a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80072a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80072ac:	d516      	bpl.n	80072dc <_dtoa_r+0x34c>
 80072ae:	4ba8      	ldr	r3, [pc, #672]	@ (8007550 <_dtoa_r+0x5c0>)
 80072b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072b8:	f7f9 fad0 	bl	800085c <__aeabi_ddiv>
 80072bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072c0:	f004 040f 	and.w	r4, r4, #15
 80072c4:	2603      	movs	r6, #3
 80072c6:	4da2      	ldr	r5, [pc, #648]	@ (8007550 <_dtoa_r+0x5c0>)
 80072c8:	b954      	cbnz	r4, 80072e0 <_dtoa_r+0x350>
 80072ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072d2:	f7f9 fac3 	bl	800085c <__aeabi_ddiv>
 80072d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072da:	e028      	b.n	800732e <_dtoa_r+0x39e>
 80072dc:	2602      	movs	r6, #2
 80072de:	e7f2      	b.n	80072c6 <_dtoa_r+0x336>
 80072e0:	07e1      	lsls	r1, r4, #31
 80072e2:	d508      	bpl.n	80072f6 <_dtoa_r+0x366>
 80072e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80072ec:	f7f9 f98c 	bl	8000608 <__aeabi_dmul>
 80072f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072f4:	3601      	adds	r6, #1
 80072f6:	1064      	asrs	r4, r4, #1
 80072f8:	3508      	adds	r5, #8
 80072fa:	e7e5      	b.n	80072c8 <_dtoa_r+0x338>
 80072fc:	f000 80d2 	beq.w	80074a4 <_dtoa_r+0x514>
 8007300:	427c      	negs	r4, r7
 8007302:	4b92      	ldr	r3, [pc, #584]	@ (800754c <_dtoa_r+0x5bc>)
 8007304:	4d92      	ldr	r5, [pc, #584]	@ (8007550 <_dtoa_r+0x5c0>)
 8007306:	f004 020f 	and.w	r2, r4, #15
 800730a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800730e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007312:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007316:	f7f9 f977 	bl	8000608 <__aeabi_dmul>
 800731a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800731e:	1124      	asrs	r4, r4, #4
 8007320:	2300      	movs	r3, #0
 8007322:	2602      	movs	r6, #2
 8007324:	2c00      	cmp	r4, #0
 8007326:	f040 80b2 	bne.w	800748e <_dtoa_r+0x4fe>
 800732a:	2b00      	cmp	r3, #0
 800732c:	d1d3      	bne.n	80072d6 <_dtoa_r+0x346>
 800732e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007330:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007334:	2b00      	cmp	r3, #0
 8007336:	f000 80b7 	beq.w	80074a8 <_dtoa_r+0x518>
 800733a:	4b86      	ldr	r3, [pc, #536]	@ (8007554 <_dtoa_r+0x5c4>)
 800733c:	2200      	movs	r2, #0
 800733e:	4620      	mov	r0, r4
 8007340:	4629      	mov	r1, r5
 8007342:	f7f9 fbd3 	bl	8000aec <__aeabi_dcmplt>
 8007346:	2800      	cmp	r0, #0
 8007348:	f000 80ae 	beq.w	80074a8 <_dtoa_r+0x518>
 800734c:	9b07      	ldr	r3, [sp, #28]
 800734e:	2b00      	cmp	r3, #0
 8007350:	f000 80aa 	beq.w	80074a8 <_dtoa_r+0x518>
 8007354:	9b00      	ldr	r3, [sp, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	dd37      	ble.n	80073ca <_dtoa_r+0x43a>
 800735a:	1e7b      	subs	r3, r7, #1
 800735c:	9304      	str	r3, [sp, #16]
 800735e:	4620      	mov	r0, r4
 8007360:	4b7d      	ldr	r3, [pc, #500]	@ (8007558 <_dtoa_r+0x5c8>)
 8007362:	2200      	movs	r2, #0
 8007364:	4629      	mov	r1, r5
 8007366:	f7f9 f94f 	bl	8000608 <__aeabi_dmul>
 800736a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800736e:	9c00      	ldr	r4, [sp, #0]
 8007370:	3601      	adds	r6, #1
 8007372:	4630      	mov	r0, r6
 8007374:	f7f9 f8de 	bl	8000534 <__aeabi_i2d>
 8007378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800737c:	f7f9 f944 	bl	8000608 <__aeabi_dmul>
 8007380:	4b76      	ldr	r3, [pc, #472]	@ (800755c <_dtoa_r+0x5cc>)
 8007382:	2200      	movs	r2, #0
 8007384:	f7f8 ff8a 	bl	800029c <__adddf3>
 8007388:	4605      	mov	r5, r0
 800738a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800738e:	2c00      	cmp	r4, #0
 8007390:	f040 808d 	bne.w	80074ae <_dtoa_r+0x51e>
 8007394:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007398:	4b71      	ldr	r3, [pc, #452]	@ (8007560 <_dtoa_r+0x5d0>)
 800739a:	2200      	movs	r2, #0
 800739c:	f7f8 ff7c 	bl	8000298 <__aeabi_dsub>
 80073a0:	4602      	mov	r2, r0
 80073a2:	460b      	mov	r3, r1
 80073a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073a8:	462a      	mov	r2, r5
 80073aa:	4633      	mov	r3, r6
 80073ac:	f7f9 fbbc 	bl	8000b28 <__aeabi_dcmpgt>
 80073b0:	2800      	cmp	r0, #0
 80073b2:	f040 828b 	bne.w	80078cc <_dtoa_r+0x93c>
 80073b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073ba:	462a      	mov	r2, r5
 80073bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80073c0:	f7f9 fb94 	bl	8000aec <__aeabi_dcmplt>
 80073c4:	2800      	cmp	r0, #0
 80073c6:	f040 8128 	bne.w	800761a <_dtoa_r+0x68a>
 80073ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80073ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80073d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	f2c0 815a 	blt.w	800768e <_dtoa_r+0x6fe>
 80073da:	2f0e      	cmp	r7, #14
 80073dc:	f300 8157 	bgt.w	800768e <_dtoa_r+0x6fe>
 80073e0:	4b5a      	ldr	r3, [pc, #360]	@ (800754c <_dtoa_r+0x5bc>)
 80073e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80073e6:	ed93 7b00 	vldr	d7, [r3]
 80073ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	ed8d 7b00 	vstr	d7, [sp]
 80073f2:	da03      	bge.n	80073fc <_dtoa_r+0x46c>
 80073f4:	9b07      	ldr	r3, [sp, #28]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f340 8101 	ble.w	80075fe <_dtoa_r+0x66e>
 80073fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007400:	4656      	mov	r6, sl
 8007402:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007406:	4620      	mov	r0, r4
 8007408:	4629      	mov	r1, r5
 800740a:	f7f9 fa27 	bl	800085c <__aeabi_ddiv>
 800740e:	f7f9 fbab 	bl	8000b68 <__aeabi_d2iz>
 8007412:	4680      	mov	r8, r0
 8007414:	f7f9 f88e 	bl	8000534 <__aeabi_i2d>
 8007418:	e9dd 2300 	ldrd	r2, r3, [sp]
 800741c:	f7f9 f8f4 	bl	8000608 <__aeabi_dmul>
 8007420:	4602      	mov	r2, r0
 8007422:	460b      	mov	r3, r1
 8007424:	4620      	mov	r0, r4
 8007426:	4629      	mov	r1, r5
 8007428:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800742c:	f7f8 ff34 	bl	8000298 <__aeabi_dsub>
 8007430:	f806 4b01 	strb.w	r4, [r6], #1
 8007434:	9d07      	ldr	r5, [sp, #28]
 8007436:	eba6 040a 	sub.w	r4, r6, sl
 800743a:	42a5      	cmp	r5, r4
 800743c:	4602      	mov	r2, r0
 800743e:	460b      	mov	r3, r1
 8007440:	f040 8117 	bne.w	8007672 <_dtoa_r+0x6e2>
 8007444:	f7f8 ff2a 	bl	800029c <__adddf3>
 8007448:	e9dd 2300 	ldrd	r2, r3, [sp]
 800744c:	4604      	mov	r4, r0
 800744e:	460d      	mov	r5, r1
 8007450:	f7f9 fb6a 	bl	8000b28 <__aeabi_dcmpgt>
 8007454:	2800      	cmp	r0, #0
 8007456:	f040 80f9 	bne.w	800764c <_dtoa_r+0x6bc>
 800745a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800745e:	4620      	mov	r0, r4
 8007460:	4629      	mov	r1, r5
 8007462:	f7f9 fb39 	bl	8000ad8 <__aeabi_dcmpeq>
 8007466:	b118      	cbz	r0, 8007470 <_dtoa_r+0x4e0>
 8007468:	f018 0f01 	tst.w	r8, #1
 800746c:	f040 80ee 	bne.w	800764c <_dtoa_r+0x6bc>
 8007470:	4649      	mov	r1, r9
 8007472:	4658      	mov	r0, fp
 8007474:	f000 fc90 	bl	8007d98 <_Bfree>
 8007478:	2300      	movs	r3, #0
 800747a:	7033      	strb	r3, [r6, #0]
 800747c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800747e:	3701      	adds	r7, #1
 8007480:	601f      	str	r7, [r3, #0]
 8007482:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007484:	2b00      	cmp	r3, #0
 8007486:	f000 831d 	beq.w	8007ac4 <_dtoa_r+0xb34>
 800748a:	601e      	str	r6, [r3, #0]
 800748c:	e31a      	b.n	8007ac4 <_dtoa_r+0xb34>
 800748e:	07e2      	lsls	r2, r4, #31
 8007490:	d505      	bpl.n	800749e <_dtoa_r+0x50e>
 8007492:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007496:	f7f9 f8b7 	bl	8000608 <__aeabi_dmul>
 800749a:	3601      	adds	r6, #1
 800749c:	2301      	movs	r3, #1
 800749e:	1064      	asrs	r4, r4, #1
 80074a0:	3508      	adds	r5, #8
 80074a2:	e73f      	b.n	8007324 <_dtoa_r+0x394>
 80074a4:	2602      	movs	r6, #2
 80074a6:	e742      	b.n	800732e <_dtoa_r+0x39e>
 80074a8:	9c07      	ldr	r4, [sp, #28]
 80074aa:	9704      	str	r7, [sp, #16]
 80074ac:	e761      	b.n	8007372 <_dtoa_r+0x3e2>
 80074ae:	4b27      	ldr	r3, [pc, #156]	@ (800754c <_dtoa_r+0x5bc>)
 80074b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80074b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074ba:	4454      	add	r4, sl
 80074bc:	2900      	cmp	r1, #0
 80074be:	d053      	beq.n	8007568 <_dtoa_r+0x5d8>
 80074c0:	4928      	ldr	r1, [pc, #160]	@ (8007564 <_dtoa_r+0x5d4>)
 80074c2:	2000      	movs	r0, #0
 80074c4:	f7f9 f9ca 	bl	800085c <__aeabi_ddiv>
 80074c8:	4633      	mov	r3, r6
 80074ca:	462a      	mov	r2, r5
 80074cc:	f7f8 fee4 	bl	8000298 <__aeabi_dsub>
 80074d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80074d4:	4656      	mov	r6, sl
 80074d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074da:	f7f9 fb45 	bl	8000b68 <__aeabi_d2iz>
 80074de:	4605      	mov	r5, r0
 80074e0:	f7f9 f828 	bl	8000534 <__aeabi_i2d>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074ec:	f7f8 fed4 	bl	8000298 <__aeabi_dsub>
 80074f0:	3530      	adds	r5, #48	@ 0x30
 80074f2:	4602      	mov	r2, r0
 80074f4:	460b      	mov	r3, r1
 80074f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074fa:	f806 5b01 	strb.w	r5, [r6], #1
 80074fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007502:	f7f9 faf3 	bl	8000aec <__aeabi_dcmplt>
 8007506:	2800      	cmp	r0, #0
 8007508:	d171      	bne.n	80075ee <_dtoa_r+0x65e>
 800750a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800750e:	4911      	ldr	r1, [pc, #68]	@ (8007554 <_dtoa_r+0x5c4>)
 8007510:	2000      	movs	r0, #0
 8007512:	f7f8 fec1 	bl	8000298 <__aeabi_dsub>
 8007516:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800751a:	f7f9 fae7 	bl	8000aec <__aeabi_dcmplt>
 800751e:	2800      	cmp	r0, #0
 8007520:	f040 8095 	bne.w	800764e <_dtoa_r+0x6be>
 8007524:	42a6      	cmp	r6, r4
 8007526:	f43f af50 	beq.w	80073ca <_dtoa_r+0x43a>
 800752a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800752e:	4b0a      	ldr	r3, [pc, #40]	@ (8007558 <_dtoa_r+0x5c8>)
 8007530:	2200      	movs	r2, #0
 8007532:	f7f9 f869 	bl	8000608 <__aeabi_dmul>
 8007536:	4b08      	ldr	r3, [pc, #32]	@ (8007558 <_dtoa_r+0x5c8>)
 8007538:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800753c:	2200      	movs	r2, #0
 800753e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007542:	f7f9 f861 	bl	8000608 <__aeabi_dmul>
 8007546:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800754a:	e7c4      	b.n	80074d6 <_dtoa_r+0x546>
 800754c:	0800a640 	.word	0x0800a640
 8007550:	0800a618 	.word	0x0800a618
 8007554:	3ff00000 	.word	0x3ff00000
 8007558:	40240000 	.word	0x40240000
 800755c:	401c0000 	.word	0x401c0000
 8007560:	40140000 	.word	0x40140000
 8007564:	3fe00000 	.word	0x3fe00000
 8007568:	4631      	mov	r1, r6
 800756a:	4628      	mov	r0, r5
 800756c:	f7f9 f84c 	bl	8000608 <__aeabi_dmul>
 8007570:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007574:	9415      	str	r4, [sp, #84]	@ 0x54
 8007576:	4656      	mov	r6, sl
 8007578:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800757c:	f7f9 faf4 	bl	8000b68 <__aeabi_d2iz>
 8007580:	4605      	mov	r5, r0
 8007582:	f7f8 ffd7 	bl	8000534 <__aeabi_i2d>
 8007586:	4602      	mov	r2, r0
 8007588:	460b      	mov	r3, r1
 800758a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800758e:	f7f8 fe83 	bl	8000298 <__aeabi_dsub>
 8007592:	3530      	adds	r5, #48	@ 0x30
 8007594:	f806 5b01 	strb.w	r5, [r6], #1
 8007598:	4602      	mov	r2, r0
 800759a:	460b      	mov	r3, r1
 800759c:	42a6      	cmp	r6, r4
 800759e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075a2:	f04f 0200 	mov.w	r2, #0
 80075a6:	d124      	bne.n	80075f2 <_dtoa_r+0x662>
 80075a8:	4bac      	ldr	r3, [pc, #688]	@ (800785c <_dtoa_r+0x8cc>)
 80075aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80075ae:	f7f8 fe75 	bl	800029c <__adddf3>
 80075b2:	4602      	mov	r2, r0
 80075b4:	460b      	mov	r3, r1
 80075b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075ba:	f7f9 fab5 	bl	8000b28 <__aeabi_dcmpgt>
 80075be:	2800      	cmp	r0, #0
 80075c0:	d145      	bne.n	800764e <_dtoa_r+0x6be>
 80075c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80075c6:	49a5      	ldr	r1, [pc, #660]	@ (800785c <_dtoa_r+0x8cc>)
 80075c8:	2000      	movs	r0, #0
 80075ca:	f7f8 fe65 	bl	8000298 <__aeabi_dsub>
 80075ce:	4602      	mov	r2, r0
 80075d0:	460b      	mov	r3, r1
 80075d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075d6:	f7f9 fa89 	bl	8000aec <__aeabi_dcmplt>
 80075da:	2800      	cmp	r0, #0
 80075dc:	f43f aef5 	beq.w	80073ca <_dtoa_r+0x43a>
 80075e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80075e2:	1e73      	subs	r3, r6, #1
 80075e4:	9315      	str	r3, [sp, #84]	@ 0x54
 80075e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80075ea:	2b30      	cmp	r3, #48	@ 0x30
 80075ec:	d0f8      	beq.n	80075e0 <_dtoa_r+0x650>
 80075ee:	9f04      	ldr	r7, [sp, #16]
 80075f0:	e73e      	b.n	8007470 <_dtoa_r+0x4e0>
 80075f2:	4b9b      	ldr	r3, [pc, #620]	@ (8007860 <_dtoa_r+0x8d0>)
 80075f4:	f7f9 f808 	bl	8000608 <__aeabi_dmul>
 80075f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075fc:	e7bc      	b.n	8007578 <_dtoa_r+0x5e8>
 80075fe:	d10c      	bne.n	800761a <_dtoa_r+0x68a>
 8007600:	4b98      	ldr	r3, [pc, #608]	@ (8007864 <_dtoa_r+0x8d4>)
 8007602:	2200      	movs	r2, #0
 8007604:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007608:	f7f8 fffe 	bl	8000608 <__aeabi_dmul>
 800760c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007610:	f7f9 fa80 	bl	8000b14 <__aeabi_dcmpge>
 8007614:	2800      	cmp	r0, #0
 8007616:	f000 8157 	beq.w	80078c8 <_dtoa_r+0x938>
 800761a:	2400      	movs	r4, #0
 800761c:	4625      	mov	r5, r4
 800761e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007620:	43db      	mvns	r3, r3
 8007622:	9304      	str	r3, [sp, #16]
 8007624:	4656      	mov	r6, sl
 8007626:	2700      	movs	r7, #0
 8007628:	4621      	mov	r1, r4
 800762a:	4658      	mov	r0, fp
 800762c:	f000 fbb4 	bl	8007d98 <_Bfree>
 8007630:	2d00      	cmp	r5, #0
 8007632:	d0dc      	beq.n	80075ee <_dtoa_r+0x65e>
 8007634:	b12f      	cbz	r7, 8007642 <_dtoa_r+0x6b2>
 8007636:	42af      	cmp	r7, r5
 8007638:	d003      	beq.n	8007642 <_dtoa_r+0x6b2>
 800763a:	4639      	mov	r1, r7
 800763c:	4658      	mov	r0, fp
 800763e:	f000 fbab 	bl	8007d98 <_Bfree>
 8007642:	4629      	mov	r1, r5
 8007644:	4658      	mov	r0, fp
 8007646:	f000 fba7 	bl	8007d98 <_Bfree>
 800764a:	e7d0      	b.n	80075ee <_dtoa_r+0x65e>
 800764c:	9704      	str	r7, [sp, #16]
 800764e:	4633      	mov	r3, r6
 8007650:	461e      	mov	r6, r3
 8007652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007656:	2a39      	cmp	r2, #57	@ 0x39
 8007658:	d107      	bne.n	800766a <_dtoa_r+0x6da>
 800765a:	459a      	cmp	sl, r3
 800765c:	d1f8      	bne.n	8007650 <_dtoa_r+0x6c0>
 800765e:	9a04      	ldr	r2, [sp, #16]
 8007660:	3201      	adds	r2, #1
 8007662:	9204      	str	r2, [sp, #16]
 8007664:	2230      	movs	r2, #48	@ 0x30
 8007666:	f88a 2000 	strb.w	r2, [sl]
 800766a:	781a      	ldrb	r2, [r3, #0]
 800766c:	3201      	adds	r2, #1
 800766e:	701a      	strb	r2, [r3, #0]
 8007670:	e7bd      	b.n	80075ee <_dtoa_r+0x65e>
 8007672:	4b7b      	ldr	r3, [pc, #492]	@ (8007860 <_dtoa_r+0x8d0>)
 8007674:	2200      	movs	r2, #0
 8007676:	f7f8 ffc7 	bl	8000608 <__aeabi_dmul>
 800767a:	2200      	movs	r2, #0
 800767c:	2300      	movs	r3, #0
 800767e:	4604      	mov	r4, r0
 8007680:	460d      	mov	r5, r1
 8007682:	f7f9 fa29 	bl	8000ad8 <__aeabi_dcmpeq>
 8007686:	2800      	cmp	r0, #0
 8007688:	f43f aebb 	beq.w	8007402 <_dtoa_r+0x472>
 800768c:	e6f0      	b.n	8007470 <_dtoa_r+0x4e0>
 800768e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007690:	2a00      	cmp	r2, #0
 8007692:	f000 80db 	beq.w	800784c <_dtoa_r+0x8bc>
 8007696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007698:	2a01      	cmp	r2, #1
 800769a:	f300 80bf 	bgt.w	800781c <_dtoa_r+0x88c>
 800769e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80076a0:	2a00      	cmp	r2, #0
 80076a2:	f000 80b7 	beq.w	8007814 <_dtoa_r+0x884>
 80076a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80076aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80076ac:	4646      	mov	r6, r8
 80076ae:	9a08      	ldr	r2, [sp, #32]
 80076b0:	2101      	movs	r1, #1
 80076b2:	441a      	add	r2, r3
 80076b4:	4658      	mov	r0, fp
 80076b6:	4498      	add	r8, r3
 80076b8:	9208      	str	r2, [sp, #32]
 80076ba:	f000 fc6b 	bl	8007f94 <__i2b>
 80076be:	4605      	mov	r5, r0
 80076c0:	b15e      	cbz	r6, 80076da <_dtoa_r+0x74a>
 80076c2:	9b08      	ldr	r3, [sp, #32]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	dd08      	ble.n	80076da <_dtoa_r+0x74a>
 80076c8:	42b3      	cmp	r3, r6
 80076ca:	9a08      	ldr	r2, [sp, #32]
 80076cc:	bfa8      	it	ge
 80076ce:	4633      	movge	r3, r6
 80076d0:	eba8 0803 	sub.w	r8, r8, r3
 80076d4:	1af6      	subs	r6, r6, r3
 80076d6:	1ad3      	subs	r3, r2, r3
 80076d8:	9308      	str	r3, [sp, #32]
 80076da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076dc:	b1f3      	cbz	r3, 800771c <_dtoa_r+0x78c>
 80076de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f000 80b7 	beq.w	8007854 <_dtoa_r+0x8c4>
 80076e6:	b18c      	cbz	r4, 800770c <_dtoa_r+0x77c>
 80076e8:	4629      	mov	r1, r5
 80076ea:	4622      	mov	r2, r4
 80076ec:	4658      	mov	r0, fp
 80076ee:	f000 fd11 	bl	8008114 <__pow5mult>
 80076f2:	464a      	mov	r2, r9
 80076f4:	4601      	mov	r1, r0
 80076f6:	4605      	mov	r5, r0
 80076f8:	4658      	mov	r0, fp
 80076fa:	f000 fc61 	bl	8007fc0 <__multiply>
 80076fe:	4649      	mov	r1, r9
 8007700:	9004      	str	r0, [sp, #16]
 8007702:	4658      	mov	r0, fp
 8007704:	f000 fb48 	bl	8007d98 <_Bfree>
 8007708:	9b04      	ldr	r3, [sp, #16]
 800770a:	4699      	mov	r9, r3
 800770c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800770e:	1b1a      	subs	r2, r3, r4
 8007710:	d004      	beq.n	800771c <_dtoa_r+0x78c>
 8007712:	4649      	mov	r1, r9
 8007714:	4658      	mov	r0, fp
 8007716:	f000 fcfd 	bl	8008114 <__pow5mult>
 800771a:	4681      	mov	r9, r0
 800771c:	2101      	movs	r1, #1
 800771e:	4658      	mov	r0, fp
 8007720:	f000 fc38 	bl	8007f94 <__i2b>
 8007724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007726:	4604      	mov	r4, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	f000 81cf 	beq.w	8007acc <_dtoa_r+0xb3c>
 800772e:	461a      	mov	r2, r3
 8007730:	4601      	mov	r1, r0
 8007732:	4658      	mov	r0, fp
 8007734:	f000 fcee 	bl	8008114 <__pow5mult>
 8007738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800773a:	2b01      	cmp	r3, #1
 800773c:	4604      	mov	r4, r0
 800773e:	f300 8095 	bgt.w	800786c <_dtoa_r+0x8dc>
 8007742:	9b02      	ldr	r3, [sp, #8]
 8007744:	2b00      	cmp	r3, #0
 8007746:	f040 8087 	bne.w	8007858 <_dtoa_r+0x8c8>
 800774a:	9b03      	ldr	r3, [sp, #12]
 800774c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007750:	2b00      	cmp	r3, #0
 8007752:	f040 8089 	bne.w	8007868 <_dtoa_r+0x8d8>
 8007756:	9b03      	ldr	r3, [sp, #12]
 8007758:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800775c:	0d1b      	lsrs	r3, r3, #20
 800775e:	051b      	lsls	r3, r3, #20
 8007760:	b12b      	cbz	r3, 800776e <_dtoa_r+0x7de>
 8007762:	9b08      	ldr	r3, [sp, #32]
 8007764:	3301      	adds	r3, #1
 8007766:	9308      	str	r3, [sp, #32]
 8007768:	f108 0801 	add.w	r8, r8, #1
 800776c:	2301      	movs	r3, #1
 800776e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007772:	2b00      	cmp	r3, #0
 8007774:	f000 81b0 	beq.w	8007ad8 <_dtoa_r+0xb48>
 8007778:	6923      	ldr	r3, [r4, #16]
 800777a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800777e:	6918      	ldr	r0, [r3, #16]
 8007780:	f000 fbbc 	bl	8007efc <__hi0bits>
 8007784:	f1c0 0020 	rsb	r0, r0, #32
 8007788:	9b08      	ldr	r3, [sp, #32]
 800778a:	4418      	add	r0, r3
 800778c:	f010 001f 	ands.w	r0, r0, #31
 8007790:	d077      	beq.n	8007882 <_dtoa_r+0x8f2>
 8007792:	f1c0 0320 	rsb	r3, r0, #32
 8007796:	2b04      	cmp	r3, #4
 8007798:	dd6b      	ble.n	8007872 <_dtoa_r+0x8e2>
 800779a:	9b08      	ldr	r3, [sp, #32]
 800779c:	f1c0 001c 	rsb	r0, r0, #28
 80077a0:	4403      	add	r3, r0
 80077a2:	4480      	add	r8, r0
 80077a4:	4406      	add	r6, r0
 80077a6:	9308      	str	r3, [sp, #32]
 80077a8:	f1b8 0f00 	cmp.w	r8, #0
 80077ac:	dd05      	ble.n	80077ba <_dtoa_r+0x82a>
 80077ae:	4649      	mov	r1, r9
 80077b0:	4642      	mov	r2, r8
 80077b2:	4658      	mov	r0, fp
 80077b4:	f000 fd08 	bl	80081c8 <__lshift>
 80077b8:	4681      	mov	r9, r0
 80077ba:	9b08      	ldr	r3, [sp, #32]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	dd05      	ble.n	80077cc <_dtoa_r+0x83c>
 80077c0:	4621      	mov	r1, r4
 80077c2:	461a      	mov	r2, r3
 80077c4:	4658      	mov	r0, fp
 80077c6:	f000 fcff 	bl	80081c8 <__lshift>
 80077ca:	4604      	mov	r4, r0
 80077cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d059      	beq.n	8007886 <_dtoa_r+0x8f6>
 80077d2:	4621      	mov	r1, r4
 80077d4:	4648      	mov	r0, r9
 80077d6:	f000 fd63 	bl	80082a0 <__mcmp>
 80077da:	2800      	cmp	r0, #0
 80077dc:	da53      	bge.n	8007886 <_dtoa_r+0x8f6>
 80077de:	1e7b      	subs	r3, r7, #1
 80077e0:	9304      	str	r3, [sp, #16]
 80077e2:	4649      	mov	r1, r9
 80077e4:	2300      	movs	r3, #0
 80077e6:	220a      	movs	r2, #10
 80077e8:	4658      	mov	r0, fp
 80077ea:	f000 faf7 	bl	8007ddc <__multadd>
 80077ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077f0:	4681      	mov	r9, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f000 8172 	beq.w	8007adc <_dtoa_r+0xb4c>
 80077f8:	2300      	movs	r3, #0
 80077fa:	4629      	mov	r1, r5
 80077fc:	220a      	movs	r2, #10
 80077fe:	4658      	mov	r0, fp
 8007800:	f000 faec 	bl	8007ddc <__multadd>
 8007804:	9b00      	ldr	r3, [sp, #0]
 8007806:	2b00      	cmp	r3, #0
 8007808:	4605      	mov	r5, r0
 800780a:	dc67      	bgt.n	80078dc <_dtoa_r+0x94c>
 800780c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800780e:	2b02      	cmp	r3, #2
 8007810:	dc41      	bgt.n	8007896 <_dtoa_r+0x906>
 8007812:	e063      	b.n	80078dc <_dtoa_r+0x94c>
 8007814:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007816:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800781a:	e746      	b.n	80076aa <_dtoa_r+0x71a>
 800781c:	9b07      	ldr	r3, [sp, #28]
 800781e:	1e5c      	subs	r4, r3, #1
 8007820:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007822:	42a3      	cmp	r3, r4
 8007824:	bfbf      	itttt	lt
 8007826:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007828:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800782a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800782c:	1ae3      	sublt	r3, r4, r3
 800782e:	bfb4      	ite	lt
 8007830:	18d2      	addlt	r2, r2, r3
 8007832:	1b1c      	subge	r4, r3, r4
 8007834:	9b07      	ldr	r3, [sp, #28]
 8007836:	bfbc      	itt	lt
 8007838:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800783a:	2400      	movlt	r4, #0
 800783c:	2b00      	cmp	r3, #0
 800783e:	bfb5      	itete	lt
 8007840:	eba8 0603 	sublt.w	r6, r8, r3
 8007844:	9b07      	ldrge	r3, [sp, #28]
 8007846:	2300      	movlt	r3, #0
 8007848:	4646      	movge	r6, r8
 800784a:	e730      	b.n	80076ae <_dtoa_r+0x71e>
 800784c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800784e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007850:	4646      	mov	r6, r8
 8007852:	e735      	b.n	80076c0 <_dtoa_r+0x730>
 8007854:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007856:	e75c      	b.n	8007712 <_dtoa_r+0x782>
 8007858:	2300      	movs	r3, #0
 800785a:	e788      	b.n	800776e <_dtoa_r+0x7de>
 800785c:	3fe00000 	.word	0x3fe00000
 8007860:	40240000 	.word	0x40240000
 8007864:	40140000 	.word	0x40140000
 8007868:	9b02      	ldr	r3, [sp, #8]
 800786a:	e780      	b.n	800776e <_dtoa_r+0x7de>
 800786c:	2300      	movs	r3, #0
 800786e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007870:	e782      	b.n	8007778 <_dtoa_r+0x7e8>
 8007872:	d099      	beq.n	80077a8 <_dtoa_r+0x818>
 8007874:	9a08      	ldr	r2, [sp, #32]
 8007876:	331c      	adds	r3, #28
 8007878:	441a      	add	r2, r3
 800787a:	4498      	add	r8, r3
 800787c:	441e      	add	r6, r3
 800787e:	9208      	str	r2, [sp, #32]
 8007880:	e792      	b.n	80077a8 <_dtoa_r+0x818>
 8007882:	4603      	mov	r3, r0
 8007884:	e7f6      	b.n	8007874 <_dtoa_r+0x8e4>
 8007886:	9b07      	ldr	r3, [sp, #28]
 8007888:	9704      	str	r7, [sp, #16]
 800788a:	2b00      	cmp	r3, #0
 800788c:	dc20      	bgt.n	80078d0 <_dtoa_r+0x940>
 800788e:	9300      	str	r3, [sp, #0]
 8007890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007892:	2b02      	cmp	r3, #2
 8007894:	dd1e      	ble.n	80078d4 <_dtoa_r+0x944>
 8007896:	9b00      	ldr	r3, [sp, #0]
 8007898:	2b00      	cmp	r3, #0
 800789a:	f47f aec0 	bne.w	800761e <_dtoa_r+0x68e>
 800789e:	4621      	mov	r1, r4
 80078a0:	2205      	movs	r2, #5
 80078a2:	4658      	mov	r0, fp
 80078a4:	f000 fa9a 	bl	8007ddc <__multadd>
 80078a8:	4601      	mov	r1, r0
 80078aa:	4604      	mov	r4, r0
 80078ac:	4648      	mov	r0, r9
 80078ae:	f000 fcf7 	bl	80082a0 <__mcmp>
 80078b2:	2800      	cmp	r0, #0
 80078b4:	f77f aeb3 	ble.w	800761e <_dtoa_r+0x68e>
 80078b8:	4656      	mov	r6, sl
 80078ba:	2331      	movs	r3, #49	@ 0x31
 80078bc:	f806 3b01 	strb.w	r3, [r6], #1
 80078c0:	9b04      	ldr	r3, [sp, #16]
 80078c2:	3301      	adds	r3, #1
 80078c4:	9304      	str	r3, [sp, #16]
 80078c6:	e6ae      	b.n	8007626 <_dtoa_r+0x696>
 80078c8:	9c07      	ldr	r4, [sp, #28]
 80078ca:	9704      	str	r7, [sp, #16]
 80078cc:	4625      	mov	r5, r4
 80078ce:	e7f3      	b.n	80078b8 <_dtoa_r+0x928>
 80078d0:	9b07      	ldr	r3, [sp, #28]
 80078d2:	9300      	str	r3, [sp, #0]
 80078d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f000 8104 	beq.w	8007ae4 <_dtoa_r+0xb54>
 80078dc:	2e00      	cmp	r6, #0
 80078de:	dd05      	ble.n	80078ec <_dtoa_r+0x95c>
 80078e0:	4629      	mov	r1, r5
 80078e2:	4632      	mov	r2, r6
 80078e4:	4658      	mov	r0, fp
 80078e6:	f000 fc6f 	bl	80081c8 <__lshift>
 80078ea:	4605      	mov	r5, r0
 80078ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d05a      	beq.n	80079a8 <_dtoa_r+0xa18>
 80078f2:	6869      	ldr	r1, [r5, #4]
 80078f4:	4658      	mov	r0, fp
 80078f6:	f000 fa0f 	bl	8007d18 <_Balloc>
 80078fa:	4606      	mov	r6, r0
 80078fc:	b928      	cbnz	r0, 800790a <_dtoa_r+0x97a>
 80078fe:	4b84      	ldr	r3, [pc, #528]	@ (8007b10 <_dtoa_r+0xb80>)
 8007900:	4602      	mov	r2, r0
 8007902:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007906:	f7ff bb5a 	b.w	8006fbe <_dtoa_r+0x2e>
 800790a:	692a      	ldr	r2, [r5, #16]
 800790c:	3202      	adds	r2, #2
 800790e:	0092      	lsls	r2, r2, #2
 8007910:	f105 010c 	add.w	r1, r5, #12
 8007914:	300c      	adds	r0, #12
 8007916:	f7ff fa9e 	bl	8006e56 <memcpy>
 800791a:	2201      	movs	r2, #1
 800791c:	4631      	mov	r1, r6
 800791e:	4658      	mov	r0, fp
 8007920:	f000 fc52 	bl	80081c8 <__lshift>
 8007924:	f10a 0301 	add.w	r3, sl, #1
 8007928:	9307      	str	r3, [sp, #28]
 800792a:	9b00      	ldr	r3, [sp, #0]
 800792c:	4453      	add	r3, sl
 800792e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007930:	9b02      	ldr	r3, [sp, #8]
 8007932:	f003 0301 	and.w	r3, r3, #1
 8007936:	462f      	mov	r7, r5
 8007938:	930a      	str	r3, [sp, #40]	@ 0x28
 800793a:	4605      	mov	r5, r0
 800793c:	9b07      	ldr	r3, [sp, #28]
 800793e:	4621      	mov	r1, r4
 8007940:	3b01      	subs	r3, #1
 8007942:	4648      	mov	r0, r9
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	f7ff fa9b 	bl	8006e80 <quorem>
 800794a:	4639      	mov	r1, r7
 800794c:	9002      	str	r0, [sp, #8]
 800794e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007952:	4648      	mov	r0, r9
 8007954:	f000 fca4 	bl	80082a0 <__mcmp>
 8007958:	462a      	mov	r2, r5
 800795a:	9008      	str	r0, [sp, #32]
 800795c:	4621      	mov	r1, r4
 800795e:	4658      	mov	r0, fp
 8007960:	f000 fcba 	bl	80082d8 <__mdiff>
 8007964:	68c2      	ldr	r2, [r0, #12]
 8007966:	4606      	mov	r6, r0
 8007968:	bb02      	cbnz	r2, 80079ac <_dtoa_r+0xa1c>
 800796a:	4601      	mov	r1, r0
 800796c:	4648      	mov	r0, r9
 800796e:	f000 fc97 	bl	80082a0 <__mcmp>
 8007972:	4602      	mov	r2, r0
 8007974:	4631      	mov	r1, r6
 8007976:	4658      	mov	r0, fp
 8007978:	920e      	str	r2, [sp, #56]	@ 0x38
 800797a:	f000 fa0d 	bl	8007d98 <_Bfree>
 800797e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007980:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007982:	9e07      	ldr	r6, [sp, #28]
 8007984:	ea43 0102 	orr.w	r1, r3, r2
 8007988:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800798a:	4319      	orrs	r1, r3
 800798c:	d110      	bne.n	80079b0 <_dtoa_r+0xa20>
 800798e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007992:	d029      	beq.n	80079e8 <_dtoa_r+0xa58>
 8007994:	9b08      	ldr	r3, [sp, #32]
 8007996:	2b00      	cmp	r3, #0
 8007998:	dd02      	ble.n	80079a0 <_dtoa_r+0xa10>
 800799a:	9b02      	ldr	r3, [sp, #8]
 800799c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80079a0:	9b00      	ldr	r3, [sp, #0]
 80079a2:	f883 8000 	strb.w	r8, [r3]
 80079a6:	e63f      	b.n	8007628 <_dtoa_r+0x698>
 80079a8:	4628      	mov	r0, r5
 80079aa:	e7bb      	b.n	8007924 <_dtoa_r+0x994>
 80079ac:	2201      	movs	r2, #1
 80079ae:	e7e1      	b.n	8007974 <_dtoa_r+0x9e4>
 80079b0:	9b08      	ldr	r3, [sp, #32]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	db04      	blt.n	80079c0 <_dtoa_r+0xa30>
 80079b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079b8:	430b      	orrs	r3, r1
 80079ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80079bc:	430b      	orrs	r3, r1
 80079be:	d120      	bne.n	8007a02 <_dtoa_r+0xa72>
 80079c0:	2a00      	cmp	r2, #0
 80079c2:	dded      	ble.n	80079a0 <_dtoa_r+0xa10>
 80079c4:	4649      	mov	r1, r9
 80079c6:	2201      	movs	r2, #1
 80079c8:	4658      	mov	r0, fp
 80079ca:	f000 fbfd 	bl	80081c8 <__lshift>
 80079ce:	4621      	mov	r1, r4
 80079d0:	4681      	mov	r9, r0
 80079d2:	f000 fc65 	bl	80082a0 <__mcmp>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	dc03      	bgt.n	80079e2 <_dtoa_r+0xa52>
 80079da:	d1e1      	bne.n	80079a0 <_dtoa_r+0xa10>
 80079dc:	f018 0f01 	tst.w	r8, #1
 80079e0:	d0de      	beq.n	80079a0 <_dtoa_r+0xa10>
 80079e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80079e6:	d1d8      	bne.n	800799a <_dtoa_r+0xa0a>
 80079e8:	9a00      	ldr	r2, [sp, #0]
 80079ea:	2339      	movs	r3, #57	@ 0x39
 80079ec:	7013      	strb	r3, [r2, #0]
 80079ee:	4633      	mov	r3, r6
 80079f0:	461e      	mov	r6, r3
 80079f2:	3b01      	subs	r3, #1
 80079f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80079f8:	2a39      	cmp	r2, #57	@ 0x39
 80079fa:	d052      	beq.n	8007aa2 <_dtoa_r+0xb12>
 80079fc:	3201      	adds	r2, #1
 80079fe:	701a      	strb	r2, [r3, #0]
 8007a00:	e612      	b.n	8007628 <_dtoa_r+0x698>
 8007a02:	2a00      	cmp	r2, #0
 8007a04:	dd07      	ble.n	8007a16 <_dtoa_r+0xa86>
 8007a06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a0a:	d0ed      	beq.n	80079e8 <_dtoa_r+0xa58>
 8007a0c:	9a00      	ldr	r2, [sp, #0]
 8007a0e:	f108 0301 	add.w	r3, r8, #1
 8007a12:	7013      	strb	r3, [r2, #0]
 8007a14:	e608      	b.n	8007628 <_dtoa_r+0x698>
 8007a16:	9b07      	ldr	r3, [sp, #28]
 8007a18:	9a07      	ldr	r2, [sp, #28]
 8007a1a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007a1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d028      	beq.n	8007a76 <_dtoa_r+0xae6>
 8007a24:	4649      	mov	r1, r9
 8007a26:	2300      	movs	r3, #0
 8007a28:	220a      	movs	r2, #10
 8007a2a:	4658      	mov	r0, fp
 8007a2c:	f000 f9d6 	bl	8007ddc <__multadd>
 8007a30:	42af      	cmp	r7, r5
 8007a32:	4681      	mov	r9, r0
 8007a34:	f04f 0300 	mov.w	r3, #0
 8007a38:	f04f 020a 	mov.w	r2, #10
 8007a3c:	4639      	mov	r1, r7
 8007a3e:	4658      	mov	r0, fp
 8007a40:	d107      	bne.n	8007a52 <_dtoa_r+0xac2>
 8007a42:	f000 f9cb 	bl	8007ddc <__multadd>
 8007a46:	4607      	mov	r7, r0
 8007a48:	4605      	mov	r5, r0
 8007a4a:	9b07      	ldr	r3, [sp, #28]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	9307      	str	r3, [sp, #28]
 8007a50:	e774      	b.n	800793c <_dtoa_r+0x9ac>
 8007a52:	f000 f9c3 	bl	8007ddc <__multadd>
 8007a56:	4629      	mov	r1, r5
 8007a58:	4607      	mov	r7, r0
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	220a      	movs	r2, #10
 8007a5e:	4658      	mov	r0, fp
 8007a60:	f000 f9bc 	bl	8007ddc <__multadd>
 8007a64:	4605      	mov	r5, r0
 8007a66:	e7f0      	b.n	8007a4a <_dtoa_r+0xaba>
 8007a68:	9b00      	ldr	r3, [sp, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	bfcc      	ite	gt
 8007a6e:	461e      	movgt	r6, r3
 8007a70:	2601      	movle	r6, #1
 8007a72:	4456      	add	r6, sl
 8007a74:	2700      	movs	r7, #0
 8007a76:	4649      	mov	r1, r9
 8007a78:	2201      	movs	r2, #1
 8007a7a:	4658      	mov	r0, fp
 8007a7c:	f000 fba4 	bl	80081c8 <__lshift>
 8007a80:	4621      	mov	r1, r4
 8007a82:	4681      	mov	r9, r0
 8007a84:	f000 fc0c 	bl	80082a0 <__mcmp>
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	dcb0      	bgt.n	80079ee <_dtoa_r+0xa5e>
 8007a8c:	d102      	bne.n	8007a94 <_dtoa_r+0xb04>
 8007a8e:	f018 0f01 	tst.w	r8, #1
 8007a92:	d1ac      	bne.n	80079ee <_dtoa_r+0xa5e>
 8007a94:	4633      	mov	r3, r6
 8007a96:	461e      	mov	r6, r3
 8007a98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a9c:	2a30      	cmp	r2, #48	@ 0x30
 8007a9e:	d0fa      	beq.n	8007a96 <_dtoa_r+0xb06>
 8007aa0:	e5c2      	b.n	8007628 <_dtoa_r+0x698>
 8007aa2:	459a      	cmp	sl, r3
 8007aa4:	d1a4      	bne.n	80079f0 <_dtoa_r+0xa60>
 8007aa6:	9b04      	ldr	r3, [sp, #16]
 8007aa8:	3301      	adds	r3, #1
 8007aaa:	9304      	str	r3, [sp, #16]
 8007aac:	2331      	movs	r3, #49	@ 0x31
 8007aae:	f88a 3000 	strb.w	r3, [sl]
 8007ab2:	e5b9      	b.n	8007628 <_dtoa_r+0x698>
 8007ab4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ab6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007b14 <_dtoa_r+0xb84>
 8007aba:	b11b      	cbz	r3, 8007ac4 <_dtoa_r+0xb34>
 8007abc:	f10a 0308 	add.w	r3, sl, #8
 8007ac0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007ac2:	6013      	str	r3, [r2, #0]
 8007ac4:	4650      	mov	r0, sl
 8007ac6:	b019      	add	sp, #100	@ 0x64
 8007ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007acc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	f77f ae37 	ble.w	8007742 <_dtoa_r+0x7b2>
 8007ad4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ad6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ad8:	2001      	movs	r0, #1
 8007ada:	e655      	b.n	8007788 <_dtoa_r+0x7f8>
 8007adc:	9b00      	ldr	r3, [sp, #0]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f77f aed6 	ble.w	8007890 <_dtoa_r+0x900>
 8007ae4:	4656      	mov	r6, sl
 8007ae6:	4621      	mov	r1, r4
 8007ae8:	4648      	mov	r0, r9
 8007aea:	f7ff f9c9 	bl	8006e80 <quorem>
 8007aee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007af2:	f806 8b01 	strb.w	r8, [r6], #1
 8007af6:	9b00      	ldr	r3, [sp, #0]
 8007af8:	eba6 020a 	sub.w	r2, r6, sl
 8007afc:	4293      	cmp	r3, r2
 8007afe:	ddb3      	ble.n	8007a68 <_dtoa_r+0xad8>
 8007b00:	4649      	mov	r1, r9
 8007b02:	2300      	movs	r3, #0
 8007b04:	220a      	movs	r2, #10
 8007b06:	4658      	mov	r0, fp
 8007b08:	f000 f968 	bl	8007ddc <__multadd>
 8007b0c:	4681      	mov	r9, r0
 8007b0e:	e7ea      	b.n	8007ae6 <_dtoa_r+0xb56>
 8007b10:	0800a5a1 	.word	0x0800a5a1
 8007b14:	0800a525 	.word	0x0800a525

08007b18 <_free_r>:
 8007b18:	b538      	push	{r3, r4, r5, lr}
 8007b1a:	4605      	mov	r5, r0
 8007b1c:	2900      	cmp	r1, #0
 8007b1e:	d041      	beq.n	8007ba4 <_free_r+0x8c>
 8007b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b24:	1f0c      	subs	r4, r1, #4
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	bfb8      	it	lt
 8007b2a:	18e4      	addlt	r4, r4, r3
 8007b2c:	f000 f8e8 	bl	8007d00 <__malloc_lock>
 8007b30:	4a1d      	ldr	r2, [pc, #116]	@ (8007ba8 <_free_r+0x90>)
 8007b32:	6813      	ldr	r3, [r2, #0]
 8007b34:	b933      	cbnz	r3, 8007b44 <_free_r+0x2c>
 8007b36:	6063      	str	r3, [r4, #4]
 8007b38:	6014      	str	r4, [r2, #0]
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b40:	f000 b8e4 	b.w	8007d0c <__malloc_unlock>
 8007b44:	42a3      	cmp	r3, r4
 8007b46:	d908      	bls.n	8007b5a <_free_r+0x42>
 8007b48:	6820      	ldr	r0, [r4, #0]
 8007b4a:	1821      	adds	r1, r4, r0
 8007b4c:	428b      	cmp	r3, r1
 8007b4e:	bf01      	itttt	eq
 8007b50:	6819      	ldreq	r1, [r3, #0]
 8007b52:	685b      	ldreq	r3, [r3, #4]
 8007b54:	1809      	addeq	r1, r1, r0
 8007b56:	6021      	streq	r1, [r4, #0]
 8007b58:	e7ed      	b.n	8007b36 <_free_r+0x1e>
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	b10b      	cbz	r3, 8007b64 <_free_r+0x4c>
 8007b60:	42a3      	cmp	r3, r4
 8007b62:	d9fa      	bls.n	8007b5a <_free_r+0x42>
 8007b64:	6811      	ldr	r1, [r2, #0]
 8007b66:	1850      	adds	r0, r2, r1
 8007b68:	42a0      	cmp	r0, r4
 8007b6a:	d10b      	bne.n	8007b84 <_free_r+0x6c>
 8007b6c:	6820      	ldr	r0, [r4, #0]
 8007b6e:	4401      	add	r1, r0
 8007b70:	1850      	adds	r0, r2, r1
 8007b72:	4283      	cmp	r3, r0
 8007b74:	6011      	str	r1, [r2, #0]
 8007b76:	d1e0      	bne.n	8007b3a <_free_r+0x22>
 8007b78:	6818      	ldr	r0, [r3, #0]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	6053      	str	r3, [r2, #4]
 8007b7e:	4408      	add	r0, r1
 8007b80:	6010      	str	r0, [r2, #0]
 8007b82:	e7da      	b.n	8007b3a <_free_r+0x22>
 8007b84:	d902      	bls.n	8007b8c <_free_r+0x74>
 8007b86:	230c      	movs	r3, #12
 8007b88:	602b      	str	r3, [r5, #0]
 8007b8a:	e7d6      	b.n	8007b3a <_free_r+0x22>
 8007b8c:	6820      	ldr	r0, [r4, #0]
 8007b8e:	1821      	adds	r1, r4, r0
 8007b90:	428b      	cmp	r3, r1
 8007b92:	bf04      	itt	eq
 8007b94:	6819      	ldreq	r1, [r3, #0]
 8007b96:	685b      	ldreq	r3, [r3, #4]
 8007b98:	6063      	str	r3, [r4, #4]
 8007b9a:	bf04      	itt	eq
 8007b9c:	1809      	addeq	r1, r1, r0
 8007b9e:	6021      	streq	r1, [r4, #0]
 8007ba0:	6054      	str	r4, [r2, #4]
 8007ba2:	e7ca      	b.n	8007b3a <_free_r+0x22>
 8007ba4:	bd38      	pop	{r3, r4, r5, pc}
 8007ba6:	bf00      	nop
 8007ba8:	20004430 	.word	0x20004430

08007bac <malloc>:
 8007bac:	4b02      	ldr	r3, [pc, #8]	@ (8007bb8 <malloc+0xc>)
 8007bae:	4601      	mov	r1, r0
 8007bb0:	6818      	ldr	r0, [r3, #0]
 8007bb2:	f000 b825 	b.w	8007c00 <_malloc_r>
 8007bb6:	bf00      	nop
 8007bb8:	2000001c 	.word	0x2000001c

08007bbc <sbrk_aligned>:
 8007bbc:	b570      	push	{r4, r5, r6, lr}
 8007bbe:	4e0f      	ldr	r6, [pc, #60]	@ (8007bfc <sbrk_aligned+0x40>)
 8007bc0:	460c      	mov	r4, r1
 8007bc2:	6831      	ldr	r1, [r6, #0]
 8007bc4:	4605      	mov	r5, r0
 8007bc6:	b911      	cbnz	r1, 8007bce <sbrk_aligned+0x12>
 8007bc8:	f001 ffd2 	bl	8009b70 <_sbrk_r>
 8007bcc:	6030      	str	r0, [r6, #0]
 8007bce:	4621      	mov	r1, r4
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	f001 ffcd 	bl	8009b70 <_sbrk_r>
 8007bd6:	1c43      	adds	r3, r0, #1
 8007bd8:	d103      	bne.n	8007be2 <sbrk_aligned+0x26>
 8007bda:	f04f 34ff 	mov.w	r4, #4294967295
 8007bde:	4620      	mov	r0, r4
 8007be0:	bd70      	pop	{r4, r5, r6, pc}
 8007be2:	1cc4      	adds	r4, r0, #3
 8007be4:	f024 0403 	bic.w	r4, r4, #3
 8007be8:	42a0      	cmp	r0, r4
 8007bea:	d0f8      	beq.n	8007bde <sbrk_aligned+0x22>
 8007bec:	1a21      	subs	r1, r4, r0
 8007bee:	4628      	mov	r0, r5
 8007bf0:	f001 ffbe 	bl	8009b70 <_sbrk_r>
 8007bf4:	3001      	adds	r0, #1
 8007bf6:	d1f2      	bne.n	8007bde <sbrk_aligned+0x22>
 8007bf8:	e7ef      	b.n	8007bda <sbrk_aligned+0x1e>
 8007bfa:	bf00      	nop
 8007bfc:	2000442c 	.word	0x2000442c

08007c00 <_malloc_r>:
 8007c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c04:	1ccd      	adds	r5, r1, #3
 8007c06:	f025 0503 	bic.w	r5, r5, #3
 8007c0a:	3508      	adds	r5, #8
 8007c0c:	2d0c      	cmp	r5, #12
 8007c0e:	bf38      	it	cc
 8007c10:	250c      	movcc	r5, #12
 8007c12:	2d00      	cmp	r5, #0
 8007c14:	4606      	mov	r6, r0
 8007c16:	db01      	blt.n	8007c1c <_malloc_r+0x1c>
 8007c18:	42a9      	cmp	r1, r5
 8007c1a:	d904      	bls.n	8007c26 <_malloc_r+0x26>
 8007c1c:	230c      	movs	r3, #12
 8007c1e:	6033      	str	r3, [r6, #0]
 8007c20:	2000      	movs	r0, #0
 8007c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007cfc <_malloc_r+0xfc>
 8007c2a:	f000 f869 	bl	8007d00 <__malloc_lock>
 8007c2e:	f8d8 3000 	ldr.w	r3, [r8]
 8007c32:	461c      	mov	r4, r3
 8007c34:	bb44      	cbnz	r4, 8007c88 <_malloc_r+0x88>
 8007c36:	4629      	mov	r1, r5
 8007c38:	4630      	mov	r0, r6
 8007c3a:	f7ff ffbf 	bl	8007bbc <sbrk_aligned>
 8007c3e:	1c43      	adds	r3, r0, #1
 8007c40:	4604      	mov	r4, r0
 8007c42:	d158      	bne.n	8007cf6 <_malloc_r+0xf6>
 8007c44:	f8d8 4000 	ldr.w	r4, [r8]
 8007c48:	4627      	mov	r7, r4
 8007c4a:	2f00      	cmp	r7, #0
 8007c4c:	d143      	bne.n	8007cd6 <_malloc_r+0xd6>
 8007c4e:	2c00      	cmp	r4, #0
 8007c50:	d04b      	beq.n	8007cea <_malloc_r+0xea>
 8007c52:	6823      	ldr	r3, [r4, #0]
 8007c54:	4639      	mov	r1, r7
 8007c56:	4630      	mov	r0, r6
 8007c58:	eb04 0903 	add.w	r9, r4, r3
 8007c5c:	f001 ff88 	bl	8009b70 <_sbrk_r>
 8007c60:	4581      	cmp	r9, r0
 8007c62:	d142      	bne.n	8007cea <_malloc_r+0xea>
 8007c64:	6821      	ldr	r1, [r4, #0]
 8007c66:	1a6d      	subs	r5, r5, r1
 8007c68:	4629      	mov	r1, r5
 8007c6a:	4630      	mov	r0, r6
 8007c6c:	f7ff ffa6 	bl	8007bbc <sbrk_aligned>
 8007c70:	3001      	adds	r0, #1
 8007c72:	d03a      	beq.n	8007cea <_malloc_r+0xea>
 8007c74:	6823      	ldr	r3, [r4, #0]
 8007c76:	442b      	add	r3, r5
 8007c78:	6023      	str	r3, [r4, #0]
 8007c7a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c7e:	685a      	ldr	r2, [r3, #4]
 8007c80:	bb62      	cbnz	r2, 8007cdc <_malloc_r+0xdc>
 8007c82:	f8c8 7000 	str.w	r7, [r8]
 8007c86:	e00f      	b.n	8007ca8 <_malloc_r+0xa8>
 8007c88:	6822      	ldr	r2, [r4, #0]
 8007c8a:	1b52      	subs	r2, r2, r5
 8007c8c:	d420      	bmi.n	8007cd0 <_malloc_r+0xd0>
 8007c8e:	2a0b      	cmp	r2, #11
 8007c90:	d917      	bls.n	8007cc2 <_malloc_r+0xc2>
 8007c92:	1961      	adds	r1, r4, r5
 8007c94:	42a3      	cmp	r3, r4
 8007c96:	6025      	str	r5, [r4, #0]
 8007c98:	bf18      	it	ne
 8007c9a:	6059      	strne	r1, [r3, #4]
 8007c9c:	6863      	ldr	r3, [r4, #4]
 8007c9e:	bf08      	it	eq
 8007ca0:	f8c8 1000 	streq.w	r1, [r8]
 8007ca4:	5162      	str	r2, [r4, r5]
 8007ca6:	604b      	str	r3, [r1, #4]
 8007ca8:	4630      	mov	r0, r6
 8007caa:	f000 f82f 	bl	8007d0c <__malloc_unlock>
 8007cae:	f104 000b 	add.w	r0, r4, #11
 8007cb2:	1d23      	adds	r3, r4, #4
 8007cb4:	f020 0007 	bic.w	r0, r0, #7
 8007cb8:	1ac2      	subs	r2, r0, r3
 8007cba:	bf1c      	itt	ne
 8007cbc:	1a1b      	subne	r3, r3, r0
 8007cbe:	50a3      	strne	r3, [r4, r2]
 8007cc0:	e7af      	b.n	8007c22 <_malloc_r+0x22>
 8007cc2:	6862      	ldr	r2, [r4, #4]
 8007cc4:	42a3      	cmp	r3, r4
 8007cc6:	bf0c      	ite	eq
 8007cc8:	f8c8 2000 	streq.w	r2, [r8]
 8007ccc:	605a      	strne	r2, [r3, #4]
 8007cce:	e7eb      	b.n	8007ca8 <_malloc_r+0xa8>
 8007cd0:	4623      	mov	r3, r4
 8007cd2:	6864      	ldr	r4, [r4, #4]
 8007cd4:	e7ae      	b.n	8007c34 <_malloc_r+0x34>
 8007cd6:	463c      	mov	r4, r7
 8007cd8:	687f      	ldr	r7, [r7, #4]
 8007cda:	e7b6      	b.n	8007c4a <_malloc_r+0x4a>
 8007cdc:	461a      	mov	r2, r3
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	42a3      	cmp	r3, r4
 8007ce2:	d1fb      	bne.n	8007cdc <_malloc_r+0xdc>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	6053      	str	r3, [r2, #4]
 8007ce8:	e7de      	b.n	8007ca8 <_malloc_r+0xa8>
 8007cea:	230c      	movs	r3, #12
 8007cec:	6033      	str	r3, [r6, #0]
 8007cee:	4630      	mov	r0, r6
 8007cf0:	f000 f80c 	bl	8007d0c <__malloc_unlock>
 8007cf4:	e794      	b.n	8007c20 <_malloc_r+0x20>
 8007cf6:	6005      	str	r5, [r0, #0]
 8007cf8:	e7d6      	b.n	8007ca8 <_malloc_r+0xa8>
 8007cfa:	bf00      	nop
 8007cfc:	20004430 	.word	0x20004430

08007d00 <__malloc_lock>:
 8007d00:	4801      	ldr	r0, [pc, #4]	@ (8007d08 <__malloc_lock+0x8>)
 8007d02:	f7ff b8a6 	b.w	8006e52 <__retarget_lock_acquire_recursive>
 8007d06:	bf00      	nop
 8007d08:	20004428 	.word	0x20004428

08007d0c <__malloc_unlock>:
 8007d0c:	4801      	ldr	r0, [pc, #4]	@ (8007d14 <__malloc_unlock+0x8>)
 8007d0e:	f7ff b8a1 	b.w	8006e54 <__retarget_lock_release_recursive>
 8007d12:	bf00      	nop
 8007d14:	20004428 	.word	0x20004428

08007d18 <_Balloc>:
 8007d18:	b570      	push	{r4, r5, r6, lr}
 8007d1a:	69c6      	ldr	r6, [r0, #28]
 8007d1c:	4604      	mov	r4, r0
 8007d1e:	460d      	mov	r5, r1
 8007d20:	b976      	cbnz	r6, 8007d40 <_Balloc+0x28>
 8007d22:	2010      	movs	r0, #16
 8007d24:	f7ff ff42 	bl	8007bac <malloc>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	61e0      	str	r0, [r4, #28]
 8007d2c:	b920      	cbnz	r0, 8007d38 <_Balloc+0x20>
 8007d2e:	4b18      	ldr	r3, [pc, #96]	@ (8007d90 <_Balloc+0x78>)
 8007d30:	4818      	ldr	r0, [pc, #96]	@ (8007d94 <_Balloc+0x7c>)
 8007d32:	216b      	movs	r1, #107	@ 0x6b
 8007d34:	f001 ff34 	bl	8009ba0 <__assert_func>
 8007d38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d3c:	6006      	str	r6, [r0, #0]
 8007d3e:	60c6      	str	r6, [r0, #12]
 8007d40:	69e6      	ldr	r6, [r4, #28]
 8007d42:	68f3      	ldr	r3, [r6, #12]
 8007d44:	b183      	cbz	r3, 8007d68 <_Balloc+0x50>
 8007d46:	69e3      	ldr	r3, [r4, #28]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d4e:	b9b8      	cbnz	r0, 8007d80 <_Balloc+0x68>
 8007d50:	2101      	movs	r1, #1
 8007d52:	fa01 f605 	lsl.w	r6, r1, r5
 8007d56:	1d72      	adds	r2, r6, #5
 8007d58:	0092      	lsls	r2, r2, #2
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f001 ff3e 	bl	8009bdc <_calloc_r>
 8007d60:	b160      	cbz	r0, 8007d7c <_Balloc+0x64>
 8007d62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d66:	e00e      	b.n	8007d86 <_Balloc+0x6e>
 8007d68:	2221      	movs	r2, #33	@ 0x21
 8007d6a:	2104      	movs	r1, #4
 8007d6c:	4620      	mov	r0, r4
 8007d6e:	f001 ff35 	bl	8009bdc <_calloc_r>
 8007d72:	69e3      	ldr	r3, [r4, #28]
 8007d74:	60f0      	str	r0, [r6, #12]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d1e4      	bne.n	8007d46 <_Balloc+0x2e>
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	bd70      	pop	{r4, r5, r6, pc}
 8007d80:	6802      	ldr	r2, [r0, #0]
 8007d82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d86:	2300      	movs	r3, #0
 8007d88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d8c:	e7f7      	b.n	8007d7e <_Balloc+0x66>
 8007d8e:	bf00      	nop
 8007d90:	0800a532 	.word	0x0800a532
 8007d94:	0800a5b2 	.word	0x0800a5b2

08007d98 <_Bfree>:
 8007d98:	b570      	push	{r4, r5, r6, lr}
 8007d9a:	69c6      	ldr	r6, [r0, #28]
 8007d9c:	4605      	mov	r5, r0
 8007d9e:	460c      	mov	r4, r1
 8007da0:	b976      	cbnz	r6, 8007dc0 <_Bfree+0x28>
 8007da2:	2010      	movs	r0, #16
 8007da4:	f7ff ff02 	bl	8007bac <malloc>
 8007da8:	4602      	mov	r2, r0
 8007daa:	61e8      	str	r0, [r5, #28]
 8007dac:	b920      	cbnz	r0, 8007db8 <_Bfree+0x20>
 8007dae:	4b09      	ldr	r3, [pc, #36]	@ (8007dd4 <_Bfree+0x3c>)
 8007db0:	4809      	ldr	r0, [pc, #36]	@ (8007dd8 <_Bfree+0x40>)
 8007db2:	218f      	movs	r1, #143	@ 0x8f
 8007db4:	f001 fef4 	bl	8009ba0 <__assert_func>
 8007db8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dbc:	6006      	str	r6, [r0, #0]
 8007dbe:	60c6      	str	r6, [r0, #12]
 8007dc0:	b13c      	cbz	r4, 8007dd2 <_Bfree+0x3a>
 8007dc2:	69eb      	ldr	r3, [r5, #28]
 8007dc4:	6862      	ldr	r2, [r4, #4]
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007dcc:	6021      	str	r1, [r4, #0]
 8007dce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007dd2:	bd70      	pop	{r4, r5, r6, pc}
 8007dd4:	0800a532 	.word	0x0800a532
 8007dd8:	0800a5b2 	.word	0x0800a5b2

08007ddc <__multadd>:
 8007ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007de0:	690d      	ldr	r5, [r1, #16]
 8007de2:	4607      	mov	r7, r0
 8007de4:	460c      	mov	r4, r1
 8007de6:	461e      	mov	r6, r3
 8007de8:	f101 0c14 	add.w	ip, r1, #20
 8007dec:	2000      	movs	r0, #0
 8007dee:	f8dc 3000 	ldr.w	r3, [ip]
 8007df2:	b299      	uxth	r1, r3
 8007df4:	fb02 6101 	mla	r1, r2, r1, r6
 8007df8:	0c1e      	lsrs	r6, r3, #16
 8007dfa:	0c0b      	lsrs	r3, r1, #16
 8007dfc:	fb02 3306 	mla	r3, r2, r6, r3
 8007e00:	b289      	uxth	r1, r1
 8007e02:	3001      	adds	r0, #1
 8007e04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e08:	4285      	cmp	r5, r0
 8007e0a:	f84c 1b04 	str.w	r1, [ip], #4
 8007e0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e12:	dcec      	bgt.n	8007dee <__multadd+0x12>
 8007e14:	b30e      	cbz	r6, 8007e5a <__multadd+0x7e>
 8007e16:	68a3      	ldr	r3, [r4, #8]
 8007e18:	42ab      	cmp	r3, r5
 8007e1a:	dc19      	bgt.n	8007e50 <__multadd+0x74>
 8007e1c:	6861      	ldr	r1, [r4, #4]
 8007e1e:	4638      	mov	r0, r7
 8007e20:	3101      	adds	r1, #1
 8007e22:	f7ff ff79 	bl	8007d18 <_Balloc>
 8007e26:	4680      	mov	r8, r0
 8007e28:	b928      	cbnz	r0, 8007e36 <__multadd+0x5a>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007e60 <__multadd+0x84>)
 8007e2e:	480d      	ldr	r0, [pc, #52]	@ (8007e64 <__multadd+0x88>)
 8007e30:	21ba      	movs	r1, #186	@ 0xba
 8007e32:	f001 feb5 	bl	8009ba0 <__assert_func>
 8007e36:	6922      	ldr	r2, [r4, #16]
 8007e38:	3202      	adds	r2, #2
 8007e3a:	f104 010c 	add.w	r1, r4, #12
 8007e3e:	0092      	lsls	r2, r2, #2
 8007e40:	300c      	adds	r0, #12
 8007e42:	f7ff f808 	bl	8006e56 <memcpy>
 8007e46:	4621      	mov	r1, r4
 8007e48:	4638      	mov	r0, r7
 8007e4a:	f7ff ffa5 	bl	8007d98 <_Bfree>
 8007e4e:	4644      	mov	r4, r8
 8007e50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e54:	3501      	adds	r5, #1
 8007e56:	615e      	str	r6, [r3, #20]
 8007e58:	6125      	str	r5, [r4, #16]
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e60:	0800a5a1 	.word	0x0800a5a1
 8007e64:	0800a5b2 	.word	0x0800a5b2

08007e68 <__s2b>:
 8007e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e6c:	460c      	mov	r4, r1
 8007e6e:	4615      	mov	r5, r2
 8007e70:	461f      	mov	r7, r3
 8007e72:	2209      	movs	r2, #9
 8007e74:	3308      	adds	r3, #8
 8007e76:	4606      	mov	r6, r0
 8007e78:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e7c:	2100      	movs	r1, #0
 8007e7e:	2201      	movs	r2, #1
 8007e80:	429a      	cmp	r2, r3
 8007e82:	db09      	blt.n	8007e98 <__s2b+0x30>
 8007e84:	4630      	mov	r0, r6
 8007e86:	f7ff ff47 	bl	8007d18 <_Balloc>
 8007e8a:	b940      	cbnz	r0, 8007e9e <__s2b+0x36>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	4b19      	ldr	r3, [pc, #100]	@ (8007ef4 <__s2b+0x8c>)
 8007e90:	4819      	ldr	r0, [pc, #100]	@ (8007ef8 <__s2b+0x90>)
 8007e92:	21d3      	movs	r1, #211	@ 0xd3
 8007e94:	f001 fe84 	bl	8009ba0 <__assert_func>
 8007e98:	0052      	lsls	r2, r2, #1
 8007e9a:	3101      	adds	r1, #1
 8007e9c:	e7f0      	b.n	8007e80 <__s2b+0x18>
 8007e9e:	9b08      	ldr	r3, [sp, #32]
 8007ea0:	6143      	str	r3, [r0, #20]
 8007ea2:	2d09      	cmp	r5, #9
 8007ea4:	f04f 0301 	mov.w	r3, #1
 8007ea8:	6103      	str	r3, [r0, #16]
 8007eaa:	dd16      	ble.n	8007eda <__s2b+0x72>
 8007eac:	f104 0909 	add.w	r9, r4, #9
 8007eb0:	46c8      	mov	r8, r9
 8007eb2:	442c      	add	r4, r5
 8007eb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007eb8:	4601      	mov	r1, r0
 8007eba:	3b30      	subs	r3, #48	@ 0x30
 8007ebc:	220a      	movs	r2, #10
 8007ebe:	4630      	mov	r0, r6
 8007ec0:	f7ff ff8c 	bl	8007ddc <__multadd>
 8007ec4:	45a0      	cmp	r8, r4
 8007ec6:	d1f5      	bne.n	8007eb4 <__s2b+0x4c>
 8007ec8:	f1a5 0408 	sub.w	r4, r5, #8
 8007ecc:	444c      	add	r4, r9
 8007ece:	1b2d      	subs	r5, r5, r4
 8007ed0:	1963      	adds	r3, r4, r5
 8007ed2:	42bb      	cmp	r3, r7
 8007ed4:	db04      	blt.n	8007ee0 <__s2b+0x78>
 8007ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eda:	340a      	adds	r4, #10
 8007edc:	2509      	movs	r5, #9
 8007ede:	e7f6      	b.n	8007ece <__s2b+0x66>
 8007ee0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007ee4:	4601      	mov	r1, r0
 8007ee6:	3b30      	subs	r3, #48	@ 0x30
 8007ee8:	220a      	movs	r2, #10
 8007eea:	4630      	mov	r0, r6
 8007eec:	f7ff ff76 	bl	8007ddc <__multadd>
 8007ef0:	e7ee      	b.n	8007ed0 <__s2b+0x68>
 8007ef2:	bf00      	nop
 8007ef4:	0800a5a1 	.word	0x0800a5a1
 8007ef8:	0800a5b2 	.word	0x0800a5b2

08007efc <__hi0bits>:
 8007efc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007f00:	4603      	mov	r3, r0
 8007f02:	bf36      	itet	cc
 8007f04:	0403      	lslcc	r3, r0, #16
 8007f06:	2000      	movcs	r0, #0
 8007f08:	2010      	movcc	r0, #16
 8007f0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f0e:	bf3c      	itt	cc
 8007f10:	021b      	lslcc	r3, r3, #8
 8007f12:	3008      	addcc	r0, #8
 8007f14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f18:	bf3c      	itt	cc
 8007f1a:	011b      	lslcc	r3, r3, #4
 8007f1c:	3004      	addcc	r0, #4
 8007f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f22:	bf3c      	itt	cc
 8007f24:	009b      	lslcc	r3, r3, #2
 8007f26:	3002      	addcc	r0, #2
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	db05      	blt.n	8007f38 <__hi0bits+0x3c>
 8007f2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007f30:	f100 0001 	add.w	r0, r0, #1
 8007f34:	bf08      	it	eq
 8007f36:	2020      	moveq	r0, #32
 8007f38:	4770      	bx	lr

08007f3a <__lo0bits>:
 8007f3a:	6803      	ldr	r3, [r0, #0]
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	f013 0007 	ands.w	r0, r3, #7
 8007f42:	d00b      	beq.n	8007f5c <__lo0bits+0x22>
 8007f44:	07d9      	lsls	r1, r3, #31
 8007f46:	d421      	bmi.n	8007f8c <__lo0bits+0x52>
 8007f48:	0798      	lsls	r0, r3, #30
 8007f4a:	bf49      	itett	mi
 8007f4c:	085b      	lsrmi	r3, r3, #1
 8007f4e:	089b      	lsrpl	r3, r3, #2
 8007f50:	2001      	movmi	r0, #1
 8007f52:	6013      	strmi	r3, [r2, #0]
 8007f54:	bf5c      	itt	pl
 8007f56:	6013      	strpl	r3, [r2, #0]
 8007f58:	2002      	movpl	r0, #2
 8007f5a:	4770      	bx	lr
 8007f5c:	b299      	uxth	r1, r3
 8007f5e:	b909      	cbnz	r1, 8007f64 <__lo0bits+0x2a>
 8007f60:	0c1b      	lsrs	r3, r3, #16
 8007f62:	2010      	movs	r0, #16
 8007f64:	b2d9      	uxtb	r1, r3
 8007f66:	b909      	cbnz	r1, 8007f6c <__lo0bits+0x32>
 8007f68:	3008      	adds	r0, #8
 8007f6a:	0a1b      	lsrs	r3, r3, #8
 8007f6c:	0719      	lsls	r1, r3, #28
 8007f6e:	bf04      	itt	eq
 8007f70:	091b      	lsreq	r3, r3, #4
 8007f72:	3004      	addeq	r0, #4
 8007f74:	0799      	lsls	r1, r3, #30
 8007f76:	bf04      	itt	eq
 8007f78:	089b      	lsreq	r3, r3, #2
 8007f7a:	3002      	addeq	r0, #2
 8007f7c:	07d9      	lsls	r1, r3, #31
 8007f7e:	d403      	bmi.n	8007f88 <__lo0bits+0x4e>
 8007f80:	085b      	lsrs	r3, r3, #1
 8007f82:	f100 0001 	add.w	r0, r0, #1
 8007f86:	d003      	beq.n	8007f90 <__lo0bits+0x56>
 8007f88:	6013      	str	r3, [r2, #0]
 8007f8a:	4770      	bx	lr
 8007f8c:	2000      	movs	r0, #0
 8007f8e:	4770      	bx	lr
 8007f90:	2020      	movs	r0, #32
 8007f92:	4770      	bx	lr

08007f94 <__i2b>:
 8007f94:	b510      	push	{r4, lr}
 8007f96:	460c      	mov	r4, r1
 8007f98:	2101      	movs	r1, #1
 8007f9a:	f7ff febd 	bl	8007d18 <_Balloc>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	b928      	cbnz	r0, 8007fae <__i2b+0x1a>
 8007fa2:	4b05      	ldr	r3, [pc, #20]	@ (8007fb8 <__i2b+0x24>)
 8007fa4:	4805      	ldr	r0, [pc, #20]	@ (8007fbc <__i2b+0x28>)
 8007fa6:	f240 1145 	movw	r1, #325	@ 0x145
 8007faa:	f001 fdf9 	bl	8009ba0 <__assert_func>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	6144      	str	r4, [r0, #20]
 8007fb2:	6103      	str	r3, [r0, #16]
 8007fb4:	bd10      	pop	{r4, pc}
 8007fb6:	bf00      	nop
 8007fb8:	0800a5a1 	.word	0x0800a5a1
 8007fbc:	0800a5b2 	.word	0x0800a5b2

08007fc0 <__multiply>:
 8007fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc4:	4614      	mov	r4, r2
 8007fc6:	690a      	ldr	r2, [r1, #16]
 8007fc8:	6923      	ldr	r3, [r4, #16]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	bfa8      	it	ge
 8007fce:	4623      	movge	r3, r4
 8007fd0:	460f      	mov	r7, r1
 8007fd2:	bfa4      	itt	ge
 8007fd4:	460c      	movge	r4, r1
 8007fd6:	461f      	movge	r7, r3
 8007fd8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007fdc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007fe0:	68a3      	ldr	r3, [r4, #8]
 8007fe2:	6861      	ldr	r1, [r4, #4]
 8007fe4:	eb0a 0609 	add.w	r6, sl, r9
 8007fe8:	42b3      	cmp	r3, r6
 8007fea:	b085      	sub	sp, #20
 8007fec:	bfb8      	it	lt
 8007fee:	3101      	addlt	r1, #1
 8007ff0:	f7ff fe92 	bl	8007d18 <_Balloc>
 8007ff4:	b930      	cbnz	r0, 8008004 <__multiply+0x44>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	4b44      	ldr	r3, [pc, #272]	@ (800810c <__multiply+0x14c>)
 8007ffa:	4845      	ldr	r0, [pc, #276]	@ (8008110 <__multiply+0x150>)
 8007ffc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008000:	f001 fdce 	bl	8009ba0 <__assert_func>
 8008004:	f100 0514 	add.w	r5, r0, #20
 8008008:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800800c:	462b      	mov	r3, r5
 800800e:	2200      	movs	r2, #0
 8008010:	4543      	cmp	r3, r8
 8008012:	d321      	bcc.n	8008058 <__multiply+0x98>
 8008014:	f107 0114 	add.w	r1, r7, #20
 8008018:	f104 0214 	add.w	r2, r4, #20
 800801c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008020:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008024:	9302      	str	r3, [sp, #8]
 8008026:	1b13      	subs	r3, r2, r4
 8008028:	3b15      	subs	r3, #21
 800802a:	f023 0303 	bic.w	r3, r3, #3
 800802e:	3304      	adds	r3, #4
 8008030:	f104 0715 	add.w	r7, r4, #21
 8008034:	42ba      	cmp	r2, r7
 8008036:	bf38      	it	cc
 8008038:	2304      	movcc	r3, #4
 800803a:	9301      	str	r3, [sp, #4]
 800803c:	9b02      	ldr	r3, [sp, #8]
 800803e:	9103      	str	r1, [sp, #12]
 8008040:	428b      	cmp	r3, r1
 8008042:	d80c      	bhi.n	800805e <__multiply+0x9e>
 8008044:	2e00      	cmp	r6, #0
 8008046:	dd03      	ble.n	8008050 <__multiply+0x90>
 8008048:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800804c:	2b00      	cmp	r3, #0
 800804e:	d05b      	beq.n	8008108 <__multiply+0x148>
 8008050:	6106      	str	r6, [r0, #16]
 8008052:	b005      	add	sp, #20
 8008054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008058:	f843 2b04 	str.w	r2, [r3], #4
 800805c:	e7d8      	b.n	8008010 <__multiply+0x50>
 800805e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008062:	f1ba 0f00 	cmp.w	sl, #0
 8008066:	d024      	beq.n	80080b2 <__multiply+0xf2>
 8008068:	f104 0e14 	add.w	lr, r4, #20
 800806c:	46a9      	mov	r9, r5
 800806e:	f04f 0c00 	mov.w	ip, #0
 8008072:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008076:	f8d9 3000 	ldr.w	r3, [r9]
 800807a:	fa1f fb87 	uxth.w	fp, r7
 800807e:	b29b      	uxth	r3, r3
 8008080:	fb0a 330b 	mla	r3, sl, fp, r3
 8008084:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008088:	f8d9 7000 	ldr.w	r7, [r9]
 800808c:	4463      	add	r3, ip
 800808e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008092:	fb0a c70b 	mla	r7, sl, fp, ip
 8008096:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800809a:	b29b      	uxth	r3, r3
 800809c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80080a0:	4572      	cmp	r2, lr
 80080a2:	f849 3b04 	str.w	r3, [r9], #4
 80080a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80080aa:	d8e2      	bhi.n	8008072 <__multiply+0xb2>
 80080ac:	9b01      	ldr	r3, [sp, #4]
 80080ae:	f845 c003 	str.w	ip, [r5, r3]
 80080b2:	9b03      	ldr	r3, [sp, #12]
 80080b4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80080b8:	3104      	adds	r1, #4
 80080ba:	f1b9 0f00 	cmp.w	r9, #0
 80080be:	d021      	beq.n	8008104 <__multiply+0x144>
 80080c0:	682b      	ldr	r3, [r5, #0]
 80080c2:	f104 0c14 	add.w	ip, r4, #20
 80080c6:	46ae      	mov	lr, r5
 80080c8:	f04f 0a00 	mov.w	sl, #0
 80080cc:	f8bc b000 	ldrh.w	fp, [ip]
 80080d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80080d4:	fb09 770b 	mla	r7, r9, fp, r7
 80080d8:	4457      	add	r7, sl
 80080da:	b29b      	uxth	r3, r3
 80080dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80080e0:	f84e 3b04 	str.w	r3, [lr], #4
 80080e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080ec:	f8be 3000 	ldrh.w	r3, [lr]
 80080f0:	fb09 330a 	mla	r3, r9, sl, r3
 80080f4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80080f8:	4562      	cmp	r2, ip
 80080fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080fe:	d8e5      	bhi.n	80080cc <__multiply+0x10c>
 8008100:	9f01      	ldr	r7, [sp, #4]
 8008102:	51eb      	str	r3, [r5, r7]
 8008104:	3504      	adds	r5, #4
 8008106:	e799      	b.n	800803c <__multiply+0x7c>
 8008108:	3e01      	subs	r6, #1
 800810a:	e79b      	b.n	8008044 <__multiply+0x84>
 800810c:	0800a5a1 	.word	0x0800a5a1
 8008110:	0800a5b2 	.word	0x0800a5b2

08008114 <__pow5mult>:
 8008114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008118:	4615      	mov	r5, r2
 800811a:	f012 0203 	ands.w	r2, r2, #3
 800811e:	4607      	mov	r7, r0
 8008120:	460e      	mov	r6, r1
 8008122:	d007      	beq.n	8008134 <__pow5mult+0x20>
 8008124:	4c25      	ldr	r4, [pc, #148]	@ (80081bc <__pow5mult+0xa8>)
 8008126:	3a01      	subs	r2, #1
 8008128:	2300      	movs	r3, #0
 800812a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800812e:	f7ff fe55 	bl	8007ddc <__multadd>
 8008132:	4606      	mov	r6, r0
 8008134:	10ad      	asrs	r5, r5, #2
 8008136:	d03d      	beq.n	80081b4 <__pow5mult+0xa0>
 8008138:	69fc      	ldr	r4, [r7, #28]
 800813a:	b97c      	cbnz	r4, 800815c <__pow5mult+0x48>
 800813c:	2010      	movs	r0, #16
 800813e:	f7ff fd35 	bl	8007bac <malloc>
 8008142:	4602      	mov	r2, r0
 8008144:	61f8      	str	r0, [r7, #28]
 8008146:	b928      	cbnz	r0, 8008154 <__pow5mult+0x40>
 8008148:	4b1d      	ldr	r3, [pc, #116]	@ (80081c0 <__pow5mult+0xac>)
 800814a:	481e      	ldr	r0, [pc, #120]	@ (80081c4 <__pow5mult+0xb0>)
 800814c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008150:	f001 fd26 	bl	8009ba0 <__assert_func>
 8008154:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008158:	6004      	str	r4, [r0, #0]
 800815a:	60c4      	str	r4, [r0, #12]
 800815c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008160:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008164:	b94c      	cbnz	r4, 800817a <__pow5mult+0x66>
 8008166:	f240 2171 	movw	r1, #625	@ 0x271
 800816a:	4638      	mov	r0, r7
 800816c:	f7ff ff12 	bl	8007f94 <__i2b>
 8008170:	2300      	movs	r3, #0
 8008172:	f8c8 0008 	str.w	r0, [r8, #8]
 8008176:	4604      	mov	r4, r0
 8008178:	6003      	str	r3, [r0, #0]
 800817a:	f04f 0900 	mov.w	r9, #0
 800817e:	07eb      	lsls	r3, r5, #31
 8008180:	d50a      	bpl.n	8008198 <__pow5mult+0x84>
 8008182:	4631      	mov	r1, r6
 8008184:	4622      	mov	r2, r4
 8008186:	4638      	mov	r0, r7
 8008188:	f7ff ff1a 	bl	8007fc0 <__multiply>
 800818c:	4631      	mov	r1, r6
 800818e:	4680      	mov	r8, r0
 8008190:	4638      	mov	r0, r7
 8008192:	f7ff fe01 	bl	8007d98 <_Bfree>
 8008196:	4646      	mov	r6, r8
 8008198:	106d      	asrs	r5, r5, #1
 800819a:	d00b      	beq.n	80081b4 <__pow5mult+0xa0>
 800819c:	6820      	ldr	r0, [r4, #0]
 800819e:	b938      	cbnz	r0, 80081b0 <__pow5mult+0x9c>
 80081a0:	4622      	mov	r2, r4
 80081a2:	4621      	mov	r1, r4
 80081a4:	4638      	mov	r0, r7
 80081a6:	f7ff ff0b 	bl	8007fc0 <__multiply>
 80081aa:	6020      	str	r0, [r4, #0]
 80081ac:	f8c0 9000 	str.w	r9, [r0]
 80081b0:	4604      	mov	r4, r0
 80081b2:	e7e4      	b.n	800817e <__pow5mult+0x6a>
 80081b4:	4630      	mov	r0, r6
 80081b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ba:	bf00      	nop
 80081bc:	0800a60c 	.word	0x0800a60c
 80081c0:	0800a532 	.word	0x0800a532
 80081c4:	0800a5b2 	.word	0x0800a5b2

080081c8 <__lshift>:
 80081c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081cc:	460c      	mov	r4, r1
 80081ce:	6849      	ldr	r1, [r1, #4]
 80081d0:	6923      	ldr	r3, [r4, #16]
 80081d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081d6:	68a3      	ldr	r3, [r4, #8]
 80081d8:	4607      	mov	r7, r0
 80081da:	4691      	mov	r9, r2
 80081dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081e0:	f108 0601 	add.w	r6, r8, #1
 80081e4:	42b3      	cmp	r3, r6
 80081e6:	db0b      	blt.n	8008200 <__lshift+0x38>
 80081e8:	4638      	mov	r0, r7
 80081ea:	f7ff fd95 	bl	8007d18 <_Balloc>
 80081ee:	4605      	mov	r5, r0
 80081f0:	b948      	cbnz	r0, 8008206 <__lshift+0x3e>
 80081f2:	4602      	mov	r2, r0
 80081f4:	4b28      	ldr	r3, [pc, #160]	@ (8008298 <__lshift+0xd0>)
 80081f6:	4829      	ldr	r0, [pc, #164]	@ (800829c <__lshift+0xd4>)
 80081f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80081fc:	f001 fcd0 	bl	8009ba0 <__assert_func>
 8008200:	3101      	adds	r1, #1
 8008202:	005b      	lsls	r3, r3, #1
 8008204:	e7ee      	b.n	80081e4 <__lshift+0x1c>
 8008206:	2300      	movs	r3, #0
 8008208:	f100 0114 	add.w	r1, r0, #20
 800820c:	f100 0210 	add.w	r2, r0, #16
 8008210:	4618      	mov	r0, r3
 8008212:	4553      	cmp	r3, sl
 8008214:	db33      	blt.n	800827e <__lshift+0xb6>
 8008216:	6920      	ldr	r0, [r4, #16]
 8008218:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800821c:	f104 0314 	add.w	r3, r4, #20
 8008220:	f019 091f 	ands.w	r9, r9, #31
 8008224:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008228:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800822c:	d02b      	beq.n	8008286 <__lshift+0xbe>
 800822e:	f1c9 0e20 	rsb	lr, r9, #32
 8008232:	468a      	mov	sl, r1
 8008234:	2200      	movs	r2, #0
 8008236:	6818      	ldr	r0, [r3, #0]
 8008238:	fa00 f009 	lsl.w	r0, r0, r9
 800823c:	4310      	orrs	r0, r2
 800823e:	f84a 0b04 	str.w	r0, [sl], #4
 8008242:	f853 2b04 	ldr.w	r2, [r3], #4
 8008246:	459c      	cmp	ip, r3
 8008248:	fa22 f20e 	lsr.w	r2, r2, lr
 800824c:	d8f3      	bhi.n	8008236 <__lshift+0x6e>
 800824e:	ebac 0304 	sub.w	r3, ip, r4
 8008252:	3b15      	subs	r3, #21
 8008254:	f023 0303 	bic.w	r3, r3, #3
 8008258:	3304      	adds	r3, #4
 800825a:	f104 0015 	add.w	r0, r4, #21
 800825e:	4584      	cmp	ip, r0
 8008260:	bf38      	it	cc
 8008262:	2304      	movcc	r3, #4
 8008264:	50ca      	str	r2, [r1, r3]
 8008266:	b10a      	cbz	r2, 800826c <__lshift+0xa4>
 8008268:	f108 0602 	add.w	r6, r8, #2
 800826c:	3e01      	subs	r6, #1
 800826e:	4638      	mov	r0, r7
 8008270:	612e      	str	r6, [r5, #16]
 8008272:	4621      	mov	r1, r4
 8008274:	f7ff fd90 	bl	8007d98 <_Bfree>
 8008278:	4628      	mov	r0, r5
 800827a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800827e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008282:	3301      	adds	r3, #1
 8008284:	e7c5      	b.n	8008212 <__lshift+0x4a>
 8008286:	3904      	subs	r1, #4
 8008288:	f853 2b04 	ldr.w	r2, [r3], #4
 800828c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008290:	459c      	cmp	ip, r3
 8008292:	d8f9      	bhi.n	8008288 <__lshift+0xc0>
 8008294:	e7ea      	b.n	800826c <__lshift+0xa4>
 8008296:	bf00      	nop
 8008298:	0800a5a1 	.word	0x0800a5a1
 800829c:	0800a5b2 	.word	0x0800a5b2

080082a0 <__mcmp>:
 80082a0:	690a      	ldr	r2, [r1, #16]
 80082a2:	4603      	mov	r3, r0
 80082a4:	6900      	ldr	r0, [r0, #16]
 80082a6:	1a80      	subs	r0, r0, r2
 80082a8:	b530      	push	{r4, r5, lr}
 80082aa:	d10e      	bne.n	80082ca <__mcmp+0x2a>
 80082ac:	3314      	adds	r3, #20
 80082ae:	3114      	adds	r1, #20
 80082b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80082b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80082b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80082bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80082c0:	4295      	cmp	r5, r2
 80082c2:	d003      	beq.n	80082cc <__mcmp+0x2c>
 80082c4:	d205      	bcs.n	80082d2 <__mcmp+0x32>
 80082c6:	f04f 30ff 	mov.w	r0, #4294967295
 80082ca:	bd30      	pop	{r4, r5, pc}
 80082cc:	42a3      	cmp	r3, r4
 80082ce:	d3f3      	bcc.n	80082b8 <__mcmp+0x18>
 80082d0:	e7fb      	b.n	80082ca <__mcmp+0x2a>
 80082d2:	2001      	movs	r0, #1
 80082d4:	e7f9      	b.n	80082ca <__mcmp+0x2a>
	...

080082d8 <__mdiff>:
 80082d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082dc:	4689      	mov	r9, r1
 80082de:	4606      	mov	r6, r0
 80082e0:	4611      	mov	r1, r2
 80082e2:	4648      	mov	r0, r9
 80082e4:	4614      	mov	r4, r2
 80082e6:	f7ff ffdb 	bl	80082a0 <__mcmp>
 80082ea:	1e05      	subs	r5, r0, #0
 80082ec:	d112      	bne.n	8008314 <__mdiff+0x3c>
 80082ee:	4629      	mov	r1, r5
 80082f0:	4630      	mov	r0, r6
 80082f2:	f7ff fd11 	bl	8007d18 <_Balloc>
 80082f6:	4602      	mov	r2, r0
 80082f8:	b928      	cbnz	r0, 8008306 <__mdiff+0x2e>
 80082fa:	4b3f      	ldr	r3, [pc, #252]	@ (80083f8 <__mdiff+0x120>)
 80082fc:	f240 2137 	movw	r1, #567	@ 0x237
 8008300:	483e      	ldr	r0, [pc, #248]	@ (80083fc <__mdiff+0x124>)
 8008302:	f001 fc4d 	bl	8009ba0 <__assert_func>
 8008306:	2301      	movs	r3, #1
 8008308:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800830c:	4610      	mov	r0, r2
 800830e:	b003      	add	sp, #12
 8008310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008314:	bfbc      	itt	lt
 8008316:	464b      	movlt	r3, r9
 8008318:	46a1      	movlt	r9, r4
 800831a:	4630      	mov	r0, r6
 800831c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008320:	bfba      	itte	lt
 8008322:	461c      	movlt	r4, r3
 8008324:	2501      	movlt	r5, #1
 8008326:	2500      	movge	r5, #0
 8008328:	f7ff fcf6 	bl	8007d18 <_Balloc>
 800832c:	4602      	mov	r2, r0
 800832e:	b918      	cbnz	r0, 8008338 <__mdiff+0x60>
 8008330:	4b31      	ldr	r3, [pc, #196]	@ (80083f8 <__mdiff+0x120>)
 8008332:	f240 2145 	movw	r1, #581	@ 0x245
 8008336:	e7e3      	b.n	8008300 <__mdiff+0x28>
 8008338:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800833c:	6926      	ldr	r6, [r4, #16]
 800833e:	60c5      	str	r5, [r0, #12]
 8008340:	f109 0310 	add.w	r3, r9, #16
 8008344:	f109 0514 	add.w	r5, r9, #20
 8008348:	f104 0e14 	add.w	lr, r4, #20
 800834c:	f100 0b14 	add.w	fp, r0, #20
 8008350:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008354:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008358:	9301      	str	r3, [sp, #4]
 800835a:	46d9      	mov	r9, fp
 800835c:	f04f 0c00 	mov.w	ip, #0
 8008360:	9b01      	ldr	r3, [sp, #4]
 8008362:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008366:	f853 af04 	ldr.w	sl, [r3, #4]!
 800836a:	9301      	str	r3, [sp, #4]
 800836c:	fa1f f38a 	uxth.w	r3, sl
 8008370:	4619      	mov	r1, r3
 8008372:	b283      	uxth	r3, r0
 8008374:	1acb      	subs	r3, r1, r3
 8008376:	0c00      	lsrs	r0, r0, #16
 8008378:	4463      	add	r3, ip
 800837a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800837e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008382:	b29b      	uxth	r3, r3
 8008384:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008388:	4576      	cmp	r6, lr
 800838a:	f849 3b04 	str.w	r3, [r9], #4
 800838e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008392:	d8e5      	bhi.n	8008360 <__mdiff+0x88>
 8008394:	1b33      	subs	r3, r6, r4
 8008396:	3b15      	subs	r3, #21
 8008398:	f023 0303 	bic.w	r3, r3, #3
 800839c:	3415      	adds	r4, #21
 800839e:	3304      	adds	r3, #4
 80083a0:	42a6      	cmp	r6, r4
 80083a2:	bf38      	it	cc
 80083a4:	2304      	movcc	r3, #4
 80083a6:	441d      	add	r5, r3
 80083a8:	445b      	add	r3, fp
 80083aa:	461e      	mov	r6, r3
 80083ac:	462c      	mov	r4, r5
 80083ae:	4544      	cmp	r4, r8
 80083b0:	d30e      	bcc.n	80083d0 <__mdiff+0xf8>
 80083b2:	f108 0103 	add.w	r1, r8, #3
 80083b6:	1b49      	subs	r1, r1, r5
 80083b8:	f021 0103 	bic.w	r1, r1, #3
 80083bc:	3d03      	subs	r5, #3
 80083be:	45a8      	cmp	r8, r5
 80083c0:	bf38      	it	cc
 80083c2:	2100      	movcc	r1, #0
 80083c4:	440b      	add	r3, r1
 80083c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80083ca:	b191      	cbz	r1, 80083f2 <__mdiff+0x11a>
 80083cc:	6117      	str	r7, [r2, #16]
 80083ce:	e79d      	b.n	800830c <__mdiff+0x34>
 80083d0:	f854 1b04 	ldr.w	r1, [r4], #4
 80083d4:	46e6      	mov	lr, ip
 80083d6:	0c08      	lsrs	r0, r1, #16
 80083d8:	fa1c fc81 	uxtah	ip, ip, r1
 80083dc:	4471      	add	r1, lr
 80083de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80083e2:	b289      	uxth	r1, r1
 80083e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80083e8:	f846 1b04 	str.w	r1, [r6], #4
 80083ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80083f0:	e7dd      	b.n	80083ae <__mdiff+0xd6>
 80083f2:	3f01      	subs	r7, #1
 80083f4:	e7e7      	b.n	80083c6 <__mdiff+0xee>
 80083f6:	bf00      	nop
 80083f8:	0800a5a1 	.word	0x0800a5a1
 80083fc:	0800a5b2 	.word	0x0800a5b2

08008400 <__ulp>:
 8008400:	b082      	sub	sp, #8
 8008402:	ed8d 0b00 	vstr	d0, [sp]
 8008406:	9a01      	ldr	r2, [sp, #4]
 8008408:	4b0f      	ldr	r3, [pc, #60]	@ (8008448 <__ulp+0x48>)
 800840a:	4013      	ands	r3, r2
 800840c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008410:	2b00      	cmp	r3, #0
 8008412:	dc08      	bgt.n	8008426 <__ulp+0x26>
 8008414:	425b      	negs	r3, r3
 8008416:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800841a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800841e:	da04      	bge.n	800842a <__ulp+0x2a>
 8008420:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008424:	4113      	asrs	r3, r2
 8008426:	2200      	movs	r2, #0
 8008428:	e008      	b.n	800843c <__ulp+0x3c>
 800842a:	f1a2 0314 	sub.w	r3, r2, #20
 800842e:	2b1e      	cmp	r3, #30
 8008430:	bfda      	itte	le
 8008432:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008436:	40da      	lsrle	r2, r3
 8008438:	2201      	movgt	r2, #1
 800843a:	2300      	movs	r3, #0
 800843c:	4619      	mov	r1, r3
 800843e:	4610      	mov	r0, r2
 8008440:	ec41 0b10 	vmov	d0, r0, r1
 8008444:	b002      	add	sp, #8
 8008446:	4770      	bx	lr
 8008448:	7ff00000 	.word	0x7ff00000

0800844c <__b2d>:
 800844c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008450:	6906      	ldr	r6, [r0, #16]
 8008452:	f100 0814 	add.w	r8, r0, #20
 8008456:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800845a:	1f37      	subs	r7, r6, #4
 800845c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008460:	4610      	mov	r0, r2
 8008462:	f7ff fd4b 	bl	8007efc <__hi0bits>
 8008466:	f1c0 0320 	rsb	r3, r0, #32
 800846a:	280a      	cmp	r0, #10
 800846c:	600b      	str	r3, [r1, #0]
 800846e:	491b      	ldr	r1, [pc, #108]	@ (80084dc <__b2d+0x90>)
 8008470:	dc15      	bgt.n	800849e <__b2d+0x52>
 8008472:	f1c0 0c0b 	rsb	ip, r0, #11
 8008476:	fa22 f30c 	lsr.w	r3, r2, ip
 800847a:	45b8      	cmp	r8, r7
 800847c:	ea43 0501 	orr.w	r5, r3, r1
 8008480:	bf34      	ite	cc
 8008482:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008486:	2300      	movcs	r3, #0
 8008488:	3015      	adds	r0, #21
 800848a:	fa02 f000 	lsl.w	r0, r2, r0
 800848e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008492:	4303      	orrs	r3, r0
 8008494:	461c      	mov	r4, r3
 8008496:	ec45 4b10 	vmov	d0, r4, r5
 800849a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800849e:	45b8      	cmp	r8, r7
 80084a0:	bf3a      	itte	cc
 80084a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80084a6:	f1a6 0708 	subcc.w	r7, r6, #8
 80084aa:	2300      	movcs	r3, #0
 80084ac:	380b      	subs	r0, #11
 80084ae:	d012      	beq.n	80084d6 <__b2d+0x8a>
 80084b0:	f1c0 0120 	rsb	r1, r0, #32
 80084b4:	fa23 f401 	lsr.w	r4, r3, r1
 80084b8:	4082      	lsls	r2, r0
 80084ba:	4322      	orrs	r2, r4
 80084bc:	4547      	cmp	r7, r8
 80084be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80084c2:	bf8c      	ite	hi
 80084c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80084c8:	2200      	movls	r2, #0
 80084ca:	4083      	lsls	r3, r0
 80084cc:	40ca      	lsrs	r2, r1
 80084ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80084d2:	4313      	orrs	r3, r2
 80084d4:	e7de      	b.n	8008494 <__b2d+0x48>
 80084d6:	ea42 0501 	orr.w	r5, r2, r1
 80084da:	e7db      	b.n	8008494 <__b2d+0x48>
 80084dc:	3ff00000 	.word	0x3ff00000

080084e0 <__d2b>:
 80084e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80084e4:	460f      	mov	r7, r1
 80084e6:	2101      	movs	r1, #1
 80084e8:	ec59 8b10 	vmov	r8, r9, d0
 80084ec:	4616      	mov	r6, r2
 80084ee:	f7ff fc13 	bl	8007d18 <_Balloc>
 80084f2:	4604      	mov	r4, r0
 80084f4:	b930      	cbnz	r0, 8008504 <__d2b+0x24>
 80084f6:	4602      	mov	r2, r0
 80084f8:	4b23      	ldr	r3, [pc, #140]	@ (8008588 <__d2b+0xa8>)
 80084fa:	4824      	ldr	r0, [pc, #144]	@ (800858c <__d2b+0xac>)
 80084fc:	f240 310f 	movw	r1, #783	@ 0x30f
 8008500:	f001 fb4e 	bl	8009ba0 <__assert_func>
 8008504:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008508:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800850c:	b10d      	cbz	r5, 8008512 <__d2b+0x32>
 800850e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008512:	9301      	str	r3, [sp, #4]
 8008514:	f1b8 0300 	subs.w	r3, r8, #0
 8008518:	d023      	beq.n	8008562 <__d2b+0x82>
 800851a:	4668      	mov	r0, sp
 800851c:	9300      	str	r3, [sp, #0]
 800851e:	f7ff fd0c 	bl	8007f3a <__lo0bits>
 8008522:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008526:	b1d0      	cbz	r0, 800855e <__d2b+0x7e>
 8008528:	f1c0 0320 	rsb	r3, r0, #32
 800852c:	fa02 f303 	lsl.w	r3, r2, r3
 8008530:	430b      	orrs	r3, r1
 8008532:	40c2      	lsrs	r2, r0
 8008534:	6163      	str	r3, [r4, #20]
 8008536:	9201      	str	r2, [sp, #4]
 8008538:	9b01      	ldr	r3, [sp, #4]
 800853a:	61a3      	str	r3, [r4, #24]
 800853c:	2b00      	cmp	r3, #0
 800853e:	bf0c      	ite	eq
 8008540:	2201      	moveq	r2, #1
 8008542:	2202      	movne	r2, #2
 8008544:	6122      	str	r2, [r4, #16]
 8008546:	b1a5      	cbz	r5, 8008572 <__d2b+0x92>
 8008548:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800854c:	4405      	add	r5, r0
 800854e:	603d      	str	r5, [r7, #0]
 8008550:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008554:	6030      	str	r0, [r6, #0]
 8008556:	4620      	mov	r0, r4
 8008558:	b003      	add	sp, #12
 800855a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800855e:	6161      	str	r1, [r4, #20]
 8008560:	e7ea      	b.n	8008538 <__d2b+0x58>
 8008562:	a801      	add	r0, sp, #4
 8008564:	f7ff fce9 	bl	8007f3a <__lo0bits>
 8008568:	9b01      	ldr	r3, [sp, #4]
 800856a:	6163      	str	r3, [r4, #20]
 800856c:	3020      	adds	r0, #32
 800856e:	2201      	movs	r2, #1
 8008570:	e7e8      	b.n	8008544 <__d2b+0x64>
 8008572:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008576:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800857a:	6038      	str	r0, [r7, #0]
 800857c:	6918      	ldr	r0, [r3, #16]
 800857e:	f7ff fcbd 	bl	8007efc <__hi0bits>
 8008582:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008586:	e7e5      	b.n	8008554 <__d2b+0x74>
 8008588:	0800a5a1 	.word	0x0800a5a1
 800858c:	0800a5b2 	.word	0x0800a5b2

08008590 <__ratio>:
 8008590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008594:	b085      	sub	sp, #20
 8008596:	e9cd 1000 	strd	r1, r0, [sp]
 800859a:	a902      	add	r1, sp, #8
 800859c:	f7ff ff56 	bl	800844c <__b2d>
 80085a0:	9800      	ldr	r0, [sp, #0]
 80085a2:	a903      	add	r1, sp, #12
 80085a4:	ec55 4b10 	vmov	r4, r5, d0
 80085a8:	f7ff ff50 	bl	800844c <__b2d>
 80085ac:	9b01      	ldr	r3, [sp, #4]
 80085ae:	6919      	ldr	r1, [r3, #16]
 80085b0:	9b00      	ldr	r3, [sp, #0]
 80085b2:	691b      	ldr	r3, [r3, #16]
 80085b4:	1ac9      	subs	r1, r1, r3
 80085b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80085ba:	1a9b      	subs	r3, r3, r2
 80085bc:	ec5b ab10 	vmov	sl, fp, d0
 80085c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	bfce      	itee	gt
 80085c8:	462a      	movgt	r2, r5
 80085ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80085ce:	465a      	movle	r2, fp
 80085d0:	462f      	mov	r7, r5
 80085d2:	46d9      	mov	r9, fp
 80085d4:	bfcc      	ite	gt
 80085d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80085da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80085de:	464b      	mov	r3, r9
 80085e0:	4652      	mov	r2, sl
 80085e2:	4620      	mov	r0, r4
 80085e4:	4639      	mov	r1, r7
 80085e6:	f7f8 f939 	bl	800085c <__aeabi_ddiv>
 80085ea:	ec41 0b10 	vmov	d0, r0, r1
 80085ee:	b005      	add	sp, #20
 80085f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080085f4 <__copybits>:
 80085f4:	3901      	subs	r1, #1
 80085f6:	b570      	push	{r4, r5, r6, lr}
 80085f8:	1149      	asrs	r1, r1, #5
 80085fa:	6914      	ldr	r4, [r2, #16]
 80085fc:	3101      	adds	r1, #1
 80085fe:	f102 0314 	add.w	r3, r2, #20
 8008602:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008606:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800860a:	1f05      	subs	r5, r0, #4
 800860c:	42a3      	cmp	r3, r4
 800860e:	d30c      	bcc.n	800862a <__copybits+0x36>
 8008610:	1aa3      	subs	r3, r4, r2
 8008612:	3b11      	subs	r3, #17
 8008614:	f023 0303 	bic.w	r3, r3, #3
 8008618:	3211      	adds	r2, #17
 800861a:	42a2      	cmp	r2, r4
 800861c:	bf88      	it	hi
 800861e:	2300      	movhi	r3, #0
 8008620:	4418      	add	r0, r3
 8008622:	2300      	movs	r3, #0
 8008624:	4288      	cmp	r0, r1
 8008626:	d305      	bcc.n	8008634 <__copybits+0x40>
 8008628:	bd70      	pop	{r4, r5, r6, pc}
 800862a:	f853 6b04 	ldr.w	r6, [r3], #4
 800862e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008632:	e7eb      	b.n	800860c <__copybits+0x18>
 8008634:	f840 3b04 	str.w	r3, [r0], #4
 8008638:	e7f4      	b.n	8008624 <__copybits+0x30>

0800863a <__any_on>:
 800863a:	f100 0214 	add.w	r2, r0, #20
 800863e:	6900      	ldr	r0, [r0, #16]
 8008640:	114b      	asrs	r3, r1, #5
 8008642:	4298      	cmp	r0, r3
 8008644:	b510      	push	{r4, lr}
 8008646:	db11      	blt.n	800866c <__any_on+0x32>
 8008648:	dd0a      	ble.n	8008660 <__any_on+0x26>
 800864a:	f011 011f 	ands.w	r1, r1, #31
 800864e:	d007      	beq.n	8008660 <__any_on+0x26>
 8008650:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008654:	fa24 f001 	lsr.w	r0, r4, r1
 8008658:	fa00 f101 	lsl.w	r1, r0, r1
 800865c:	428c      	cmp	r4, r1
 800865e:	d10b      	bne.n	8008678 <__any_on+0x3e>
 8008660:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008664:	4293      	cmp	r3, r2
 8008666:	d803      	bhi.n	8008670 <__any_on+0x36>
 8008668:	2000      	movs	r0, #0
 800866a:	bd10      	pop	{r4, pc}
 800866c:	4603      	mov	r3, r0
 800866e:	e7f7      	b.n	8008660 <__any_on+0x26>
 8008670:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008674:	2900      	cmp	r1, #0
 8008676:	d0f5      	beq.n	8008664 <__any_on+0x2a>
 8008678:	2001      	movs	r0, #1
 800867a:	e7f6      	b.n	800866a <__any_on+0x30>

0800867c <sulp>:
 800867c:	b570      	push	{r4, r5, r6, lr}
 800867e:	4604      	mov	r4, r0
 8008680:	460d      	mov	r5, r1
 8008682:	ec45 4b10 	vmov	d0, r4, r5
 8008686:	4616      	mov	r6, r2
 8008688:	f7ff feba 	bl	8008400 <__ulp>
 800868c:	ec51 0b10 	vmov	r0, r1, d0
 8008690:	b17e      	cbz	r6, 80086b2 <sulp+0x36>
 8008692:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008696:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800869a:	2b00      	cmp	r3, #0
 800869c:	dd09      	ble.n	80086b2 <sulp+0x36>
 800869e:	051b      	lsls	r3, r3, #20
 80086a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80086a4:	2400      	movs	r4, #0
 80086a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80086aa:	4622      	mov	r2, r4
 80086ac:	462b      	mov	r3, r5
 80086ae:	f7f7 ffab 	bl	8000608 <__aeabi_dmul>
 80086b2:	ec41 0b10 	vmov	d0, r0, r1
 80086b6:	bd70      	pop	{r4, r5, r6, pc}

080086b8 <_strtod_l>:
 80086b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086bc:	b09f      	sub	sp, #124	@ 0x7c
 80086be:	460c      	mov	r4, r1
 80086c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80086c2:	2200      	movs	r2, #0
 80086c4:	921a      	str	r2, [sp, #104]	@ 0x68
 80086c6:	9005      	str	r0, [sp, #20]
 80086c8:	f04f 0a00 	mov.w	sl, #0
 80086cc:	f04f 0b00 	mov.w	fp, #0
 80086d0:	460a      	mov	r2, r1
 80086d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80086d4:	7811      	ldrb	r1, [r2, #0]
 80086d6:	292b      	cmp	r1, #43	@ 0x2b
 80086d8:	d04a      	beq.n	8008770 <_strtod_l+0xb8>
 80086da:	d838      	bhi.n	800874e <_strtod_l+0x96>
 80086dc:	290d      	cmp	r1, #13
 80086de:	d832      	bhi.n	8008746 <_strtod_l+0x8e>
 80086e0:	2908      	cmp	r1, #8
 80086e2:	d832      	bhi.n	800874a <_strtod_l+0x92>
 80086e4:	2900      	cmp	r1, #0
 80086e6:	d03b      	beq.n	8008760 <_strtod_l+0xa8>
 80086e8:	2200      	movs	r2, #0
 80086ea:	920b      	str	r2, [sp, #44]	@ 0x2c
 80086ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80086ee:	782a      	ldrb	r2, [r5, #0]
 80086f0:	2a30      	cmp	r2, #48	@ 0x30
 80086f2:	f040 80b3 	bne.w	800885c <_strtod_l+0x1a4>
 80086f6:	786a      	ldrb	r2, [r5, #1]
 80086f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80086fc:	2a58      	cmp	r2, #88	@ 0x58
 80086fe:	d16e      	bne.n	80087de <_strtod_l+0x126>
 8008700:	9302      	str	r3, [sp, #8]
 8008702:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008704:	9301      	str	r3, [sp, #4]
 8008706:	ab1a      	add	r3, sp, #104	@ 0x68
 8008708:	9300      	str	r3, [sp, #0]
 800870a:	4a8e      	ldr	r2, [pc, #568]	@ (8008944 <_strtod_l+0x28c>)
 800870c:	9805      	ldr	r0, [sp, #20]
 800870e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008710:	a919      	add	r1, sp, #100	@ 0x64
 8008712:	f001 fadf 	bl	8009cd4 <__gethex>
 8008716:	f010 060f 	ands.w	r6, r0, #15
 800871a:	4604      	mov	r4, r0
 800871c:	d005      	beq.n	800872a <_strtod_l+0x72>
 800871e:	2e06      	cmp	r6, #6
 8008720:	d128      	bne.n	8008774 <_strtod_l+0xbc>
 8008722:	3501      	adds	r5, #1
 8008724:	2300      	movs	r3, #0
 8008726:	9519      	str	r5, [sp, #100]	@ 0x64
 8008728:	930b      	str	r3, [sp, #44]	@ 0x2c
 800872a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800872c:	2b00      	cmp	r3, #0
 800872e:	f040 858e 	bne.w	800924e <_strtod_l+0xb96>
 8008732:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008734:	b1cb      	cbz	r3, 800876a <_strtod_l+0xb2>
 8008736:	4652      	mov	r2, sl
 8008738:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800873c:	ec43 2b10 	vmov	d0, r2, r3
 8008740:	b01f      	add	sp, #124	@ 0x7c
 8008742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008746:	2920      	cmp	r1, #32
 8008748:	d1ce      	bne.n	80086e8 <_strtod_l+0x30>
 800874a:	3201      	adds	r2, #1
 800874c:	e7c1      	b.n	80086d2 <_strtod_l+0x1a>
 800874e:	292d      	cmp	r1, #45	@ 0x2d
 8008750:	d1ca      	bne.n	80086e8 <_strtod_l+0x30>
 8008752:	2101      	movs	r1, #1
 8008754:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008756:	1c51      	adds	r1, r2, #1
 8008758:	9119      	str	r1, [sp, #100]	@ 0x64
 800875a:	7852      	ldrb	r2, [r2, #1]
 800875c:	2a00      	cmp	r2, #0
 800875e:	d1c5      	bne.n	80086ec <_strtod_l+0x34>
 8008760:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008762:	9419      	str	r4, [sp, #100]	@ 0x64
 8008764:	2b00      	cmp	r3, #0
 8008766:	f040 8570 	bne.w	800924a <_strtod_l+0xb92>
 800876a:	4652      	mov	r2, sl
 800876c:	465b      	mov	r3, fp
 800876e:	e7e5      	b.n	800873c <_strtod_l+0x84>
 8008770:	2100      	movs	r1, #0
 8008772:	e7ef      	b.n	8008754 <_strtod_l+0x9c>
 8008774:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008776:	b13a      	cbz	r2, 8008788 <_strtod_l+0xd0>
 8008778:	2135      	movs	r1, #53	@ 0x35
 800877a:	a81c      	add	r0, sp, #112	@ 0x70
 800877c:	f7ff ff3a 	bl	80085f4 <__copybits>
 8008780:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008782:	9805      	ldr	r0, [sp, #20]
 8008784:	f7ff fb08 	bl	8007d98 <_Bfree>
 8008788:	3e01      	subs	r6, #1
 800878a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800878c:	2e04      	cmp	r6, #4
 800878e:	d806      	bhi.n	800879e <_strtod_l+0xe6>
 8008790:	e8df f006 	tbb	[pc, r6]
 8008794:	201d0314 	.word	0x201d0314
 8008798:	14          	.byte	0x14
 8008799:	00          	.byte	0x00
 800879a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800879e:	05e1      	lsls	r1, r4, #23
 80087a0:	bf48      	it	mi
 80087a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80087a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80087aa:	0d1b      	lsrs	r3, r3, #20
 80087ac:	051b      	lsls	r3, r3, #20
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d1bb      	bne.n	800872a <_strtod_l+0x72>
 80087b2:	f7fe fb23 	bl	8006dfc <__errno>
 80087b6:	2322      	movs	r3, #34	@ 0x22
 80087b8:	6003      	str	r3, [r0, #0]
 80087ba:	e7b6      	b.n	800872a <_strtod_l+0x72>
 80087bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80087c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80087c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80087c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80087cc:	e7e7      	b.n	800879e <_strtod_l+0xe6>
 80087ce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800894c <_strtod_l+0x294>
 80087d2:	e7e4      	b.n	800879e <_strtod_l+0xe6>
 80087d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80087d8:	f04f 3aff 	mov.w	sl, #4294967295
 80087dc:	e7df      	b.n	800879e <_strtod_l+0xe6>
 80087de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087e0:	1c5a      	adds	r2, r3, #1
 80087e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80087e4:	785b      	ldrb	r3, [r3, #1]
 80087e6:	2b30      	cmp	r3, #48	@ 0x30
 80087e8:	d0f9      	beq.n	80087de <_strtod_l+0x126>
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d09d      	beq.n	800872a <_strtod_l+0x72>
 80087ee:	2301      	movs	r3, #1
 80087f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80087f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80087f6:	2300      	movs	r3, #0
 80087f8:	9308      	str	r3, [sp, #32]
 80087fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80087fc:	461f      	mov	r7, r3
 80087fe:	220a      	movs	r2, #10
 8008800:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008802:	7805      	ldrb	r5, [r0, #0]
 8008804:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008808:	b2d9      	uxtb	r1, r3
 800880a:	2909      	cmp	r1, #9
 800880c:	d928      	bls.n	8008860 <_strtod_l+0x1a8>
 800880e:	494e      	ldr	r1, [pc, #312]	@ (8008948 <_strtod_l+0x290>)
 8008810:	2201      	movs	r2, #1
 8008812:	f001 f979 	bl	8009b08 <strncmp>
 8008816:	2800      	cmp	r0, #0
 8008818:	d032      	beq.n	8008880 <_strtod_l+0x1c8>
 800881a:	2000      	movs	r0, #0
 800881c:	462a      	mov	r2, r5
 800881e:	4681      	mov	r9, r0
 8008820:	463d      	mov	r5, r7
 8008822:	4603      	mov	r3, r0
 8008824:	2a65      	cmp	r2, #101	@ 0x65
 8008826:	d001      	beq.n	800882c <_strtod_l+0x174>
 8008828:	2a45      	cmp	r2, #69	@ 0x45
 800882a:	d114      	bne.n	8008856 <_strtod_l+0x19e>
 800882c:	b91d      	cbnz	r5, 8008836 <_strtod_l+0x17e>
 800882e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008830:	4302      	orrs	r2, r0
 8008832:	d095      	beq.n	8008760 <_strtod_l+0xa8>
 8008834:	2500      	movs	r5, #0
 8008836:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008838:	1c62      	adds	r2, r4, #1
 800883a:	9219      	str	r2, [sp, #100]	@ 0x64
 800883c:	7862      	ldrb	r2, [r4, #1]
 800883e:	2a2b      	cmp	r2, #43	@ 0x2b
 8008840:	d077      	beq.n	8008932 <_strtod_l+0x27a>
 8008842:	2a2d      	cmp	r2, #45	@ 0x2d
 8008844:	d07b      	beq.n	800893e <_strtod_l+0x286>
 8008846:	f04f 0c00 	mov.w	ip, #0
 800884a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800884e:	2909      	cmp	r1, #9
 8008850:	f240 8082 	bls.w	8008958 <_strtod_l+0x2a0>
 8008854:	9419      	str	r4, [sp, #100]	@ 0x64
 8008856:	f04f 0800 	mov.w	r8, #0
 800885a:	e0a2      	b.n	80089a2 <_strtod_l+0x2ea>
 800885c:	2300      	movs	r3, #0
 800885e:	e7c7      	b.n	80087f0 <_strtod_l+0x138>
 8008860:	2f08      	cmp	r7, #8
 8008862:	bfd5      	itete	le
 8008864:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008866:	9908      	ldrgt	r1, [sp, #32]
 8008868:	fb02 3301 	mlale	r3, r2, r1, r3
 800886c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008870:	f100 0001 	add.w	r0, r0, #1
 8008874:	bfd4      	ite	le
 8008876:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008878:	9308      	strgt	r3, [sp, #32]
 800887a:	3701      	adds	r7, #1
 800887c:	9019      	str	r0, [sp, #100]	@ 0x64
 800887e:	e7bf      	b.n	8008800 <_strtod_l+0x148>
 8008880:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008882:	1c5a      	adds	r2, r3, #1
 8008884:	9219      	str	r2, [sp, #100]	@ 0x64
 8008886:	785a      	ldrb	r2, [r3, #1]
 8008888:	b37f      	cbz	r7, 80088ea <_strtod_l+0x232>
 800888a:	4681      	mov	r9, r0
 800888c:	463d      	mov	r5, r7
 800888e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008892:	2b09      	cmp	r3, #9
 8008894:	d912      	bls.n	80088bc <_strtod_l+0x204>
 8008896:	2301      	movs	r3, #1
 8008898:	e7c4      	b.n	8008824 <_strtod_l+0x16c>
 800889a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800889c:	1c5a      	adds	r2, r3, #1
 800889e:	9219      	str	r2, [sp, #100]	@ 0x64
 80088a0:	785a      	ldrb	r2, [r3, #1]
 80088a2:	3001      	adds	r0, #1
 80088a4:	2a30      	cmp	r2, #48	@ 0x30
 80088a6:	d0f8      	beq.n	800889a <_strtod_l+0x1e2>
 80088a8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80088ac:	2b08      	cmp	r3, #8
 80088ae:	f200 84d3 	bhi.w	8009258 <_strtod_l+0xba0>
 80088b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088b4:	930c      	str	r3, [sp, #48]	@ 0x30
 80088b6:	4681      	mov	r9, r0
 80088b8:	2000      	movs	r0, #0
 80088ba:	4605      	mov	r5, r0
 80088bc:	3a30      	subs	r2, #48	@ 0x30
 80088be:	f100 0301 	add.w	r3, r0, #1
 80088c2:	d02a      	beq.n	800891a <_strtod_l+0x262>
 80088c4:	4499      	add	r9, r3
 80088c6:	eb00 0c05 	add.w	ip, r0, r5
 80088ca:	462b      	mov	r3, r5
 80088cc:	210a      	movs	r1, #10
 80088ce:	4563      	cmp	r3, ip
 80088d0:	d10d      	bne.n	80088ee <_strtod_l+0x236>
 80088d2:	1c69      	adds	r1, r5, #1
 80088d4:	4401      	add	r1, r0
 80088d6:	4428      	add	r0, r5
 80088d8:	2808      	cmp	r0, #8
 80088da:	dc16      	bgt.n	800890a <_strtod_l+0x252>
 80088dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80088de:	230a      	movs	r3, #10
 80088e0:	fb03 2300 	mla	r3, r3, r0, r2
 80088e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80088e6:	2300      	movs	r3, #0
 80088e8:	e018      	b.n	800891c <_strtod_l+0x264>
 80088ea:	4638      	mov	r0, r7
 80088ec:	e7da      	b.n	80088a4 <_strtod_l+0x1ec>
 80088ee:	2b08      	cmp	r3, #8
 80088f0:	f103 0301 	add.w	r3, r3, #1
 80088f4:	dc03      	bgt.n	80088fe <_strtod_l+0x246>
 80088f6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80088f8:	434e      	muls	r6, r1
 80088fa:	960a      	str	r6, [sp, #40]	@ 0x28
 80088fc:	e7e7      	b.n	80088ce <_strtod_l+0x216>
 80088fe:	2b10      	cmp	r3, #16
 8008900:	bfde      	ittt	le
 8008902:	9e08      	ldrle	r6, [sp, #32]
 8008904:	434e      	mulle	r6, r1
 8008906:	9608      	strle	r6, [sp, #32]
 8008908:	e7e1      	b.n	80088ce <_strtod_l+0x216>
 800890a:	280f      	cmp	r0, #15
 800890c:	dceb      	bgt.n	80088e6 <_strtod_l+0x22e>
 800890e:	9808      	ldr	r0, [sp, #32]
 8008910:	230a      	movs	r3, #10
 8008912:	fb03 2300 	mla	r3, r3, r0, r2
 8008916:	9308      	str	r3, [sp, #32]
 8008918:	e7e5      	b.n	80088e6 <_strtod_l+0x22e>
 800891a:	4629      	mov	r1, r5
 800891c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800891e:	1c50      	adds	r0, r2, #1
 8008920:	9019      	str	r0, [sp, #100]	@ 0x64
 8008922:	7852      	ldrb	r2, [r2, #1]
 8008924:	4618      	mov	r0, r3
 8008926:	460d      	mov	r5, r1
 8008928:	e7b1      	b.n	800888e <_strtod_l+0x1d6>
 800892a:	f04f 0900 	mov.w	r9, #0
 800892e:	2301      	movs	r3, #1
 8008930:	e77d      	b.n	800882e <_strtod_l+0x176>
 8008932:	f04f 0c00 	mov.w	ip, #0
 8008936:	1ca2      	adds	r2, r4, #2
 8008938:	9219      	str	r2, [sp, #100]	@ 0x64
 800893a:	78a2      	ldrb	r2, [r4, #2]
 800893c:	e785      	b.n	800884a <_strtod_l+0x192>
 800893e:	f04f 0c01 	mov.w	ip, #1
 8008942:	e7f8      	b.n	8008936 <_strtod_l+0x27e>
 8008944:	0800a720 	.word	0x0800a720
 8008948:	0800a708 	.word	0x0800a708
 800894c:	7ff00000 	.word	0x7ff00000
 8008950:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008952:	1c51      	adds	r1, r2, #1
 8008954:	9119      	str	r1, [sp, #100]	@ 0x64
 8008956:	7852      	ldrb	r2, [r2, #1]
 8008958:	2a30      	cmp	r2, #48	@ 0x30
 800895a:	d0f9      	beq.n	8008950 <_strtod_l+0x298>
 800895c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008960:	2908      	cmp	r1, #8
 8008962:	f63f af78 	bhi.w	8008856 <_strtod_l+0x19e>
 8008966:	3a30      	subs	r2, #48	@ 0x30
 8008968:	920e      	str	r2, [sp, #56]	@ 0x38
 800896a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800896c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800896e:	f04f 080a 	mov.w	r8, #10
 8008972:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008974:	1c56      	adds	r6, r2, #1
 8008976:	9619      	str	r6, [sp, #100]	@ 0x64
 8008978:	7852      	ldrb	r2, [r2, #1]
 800897a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800897e:	f1be 0f09 	cmp.w	lr, #9
 8008982:	d939      	bls.n	80089f8 <_strtod_l+0x340>
 8008984:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008986:	1a76      	subs	r6, r6, r1
 8008988:	2e08      	cmp	r6, #8
 800898a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800898e:	dc03      	bgt.n	8008998 <_strtod_l+0x2e0>
 8008990:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008992:	4588      	cmp	r8, r1
 8008994:	bfa8      	it	ge
 8008996:	4688      	movge	r8, r1
 8008998:	f1bc 0f00 	cmp.w	ip, #0
 800899c:	d001      	beq.n	80089a2 <_strtod_l+0x2ea>
 800899e:	f1c8 0800 	rsb	r8, r8, #0
 80089a2:	2d00      	cmp	r5, #0
 80089a4:	d14e      	bne.n	8008a44 <_strtod_l+0x38c>
 80089a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089a8:	4308      	orrs	r0, r1
 80089aa:	f47f aebe 	bne.w	800872a <_strtod_l+0x72>
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f47f aed6 	bne.w	8008760 <_strtod_l+0xa8>
 80089b4:	2a69      	cmp	r2, #105	@ 0x69
 80089b6:	d028      	beq.n	8008a0a <_strtod_l+0x352>
 80089b8:	dc25      	bgt.n	8008a06 <_strtod_l+0x34e>
 80089ba:	2a49      	cmp	r2, #73	@ 0x49
 80089bc:	d025      	beq.n	8008a0a <_strtod_l+0x352>
 80089be:	2a4e      	cmp	r2, #78	@ 0x4e
 80089c0:	f47f aece 	bne.w	8008760 <_strtod_l+0xa8>
 80089c4:	499b      	ldr	r1, [pc, #620]	@ (8008c34 <_strtod_l+0x57c>)
 80089c6:	a819      	add	r0, sp, #100	@ 0x64
 80089c8:	f001 fba6 	bl	800a118 <__match>
 80089cc:	2800      	cmp	r0, #0
 80089ce:	f43f aec7 	beq.w	8008760 <_strtod_l+0xa8>
 80089d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	2b28      	cmp	r3, #40	@ 0x28
 80089d8:	d12e      	bne.n	8008a38 <_strtod_l+0x380>
 80089da:	4997      	ldr	r1, [pc, #604]	@ (8008c38 <_strtod_l+0x580>)
 80089dc:	aa1c      	add	r2, sp, #112	@ 0x70
 80089de:	a819      	add	r0, sp, #100	@ 0x64
 80089e0:	f001 fbae 	bl	800a140 <__hexnan>
 80089e4:	2805      	cmp	r0, #5
 80089e6:	d127      	bne.n	8008a38 <_strtod_l+0x380>
 80089e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80089ea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80089ee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80089f2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80089f6:	e698      	b.n	800872a <_strtod_l+0x72>
 80089f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80089fa:	fb08 2101 	mla	r1, r8, r1, r2
 80089fe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008a02:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a04:	e7b5      	b.n	8008972 <_strtod_l+0x2ba>
 8008a06:	2a6e      	cmp	r2, #110	@ 0x6e
 8008a08:	e7da      	b.n	80089c0 <_strtod_l+0x308>
 8008a0a:	498c      	ldr	r1, [pc, #560]	@ (8008c3c <_strtod_l+0x584>)
 8008a0c:	a819      	add	r0, sp, #100	@ 0x64
 8008a0e:	f001 fb83 	bl	800a118 <__match>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	f43f aea4 	beq.w	8008760 <_strtod_l+0xa8>
 8008a18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a1a:	4989      	ldr	r1, [pc, #548]	@ (8008c40 <_strtod_l+0x588>)
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	a819      	add	r0, sp, #100	@ 0x64
 8008a20:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a22:	f001 fb79 	bl	800a118 <__match>
 8008a26:	b910      	cbnz	r0, 8008a2e <_strtod_l+0x376>
 8008a28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a2e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008c50 <_strtod_l+0x598>
 8008a32:	f04f 0a00 	mov.w	sl, #0
 8008a36:	e678      	b.n	800872a <_strtod_l+0x72>
 8008a38:	4882      	ldr	r0, [pc, #520]	@ (8008c44 <_strtod_l+0x58c>)
 8008a3a:	f001 f8a9 	bl	8009b90 <nan>
 8008a3e:	ec5b ab10 	vmov	sl, fp, d0
 8008a42:	e672      	b.n	800872a <_strtod_l+0x72>
 8008a44:	eba8 0309 	sub.w	r3, r8, r9
 8008a48:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a4c:	2f00      	cmp	r7, #0
 8008a4e:	bf08      	it	eq
 8008a50:	462f      	moveq	r7, r5
 8008a52:	2d10      	cmp	r5, #16
 8008a54:	462c      	mov	r4, r5
 8008a56:	bfa8      	it	ge
 8008a58:	2410      	movge	r4, #16
 8008a5a:	f7f7 fd5b 	bl	8000514 <__aeabi_ui2d>
 8008a5e:	2d09      	cmp	r5, #9
 8008a60:	4682      	mov	sl, r0
 8008a62:	468b      	mov	fp, r1
 8008a64:	dc13      	bgt.n	8008a8e <_strtod_l+0x3d6>
 8008a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	f43f ae5e 	beq.w	800872a <_strtod_l+0x72>
 8008a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a70:	dd78      	ble.n	8008b64 <_strtod_l+0x4ac>
 8008a72:	2b16      	cmp	r3, #22
 8008a74:	dc5f      	bgt.n	8008b36 <_strtod_l+0x47e>
 8008a76:	4974      	ldr	r1, [pc, #464]	@ (8008c48 <_strtod_l+0x590>)
 8008a78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a80:	4652      	mov	r2, sl
 8008a82:	465b      	mov	r3, fp
 8008a84:	f7f7 fdc0 	bl	8000608 <__aeabi_dmul>
 8008a88:	4682      	mov	sl, r0
 8008a8a:	468b      	mov	fp, r1
 8008a8c:	e64d      	b.n	800872a <_strtod_l+0x72>
 8008a8e:	4b6e      	ldr	r3, [pc, #440]	@ (8008c48 <_strtod_l+0x590>)
 8008a90:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008a94:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008a98:	f7f7 fdb6 	bl	8000608 <__aeabi_dmul>
 8008a9c:	4682      	mov	sl, r0
 8008a9e:	9808      	ldr	r0, [sp, #32]
 8008aa0:	468b      	mov	fp, r1
 8008aa2:	f7f7 fd37 	bl	8000514 <__aeabi_ui2d>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	4650      	mov	r0, sl
 8008aac:	4659      	mov	r1, fp
 8008aae:	f7f7 fbf5 	bl	800029c <__adddf3>
 8008ab2:	2d0f      	cmp	r5, #15
 8008ab4:	4682      	mov	sl, r0
 8008ab6:	468b      	mov	fp, r1
 8008ab8:	ddd5      	ble.n	8008a66 <_strtod_l+0x3ae>
 8008aba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008abc:	1b2c      	subs	r4, r5, r4
 8008abe:	441c      	add	r4, r3
 8008ac0:	2c00      	cmp	r4, #0
 8008ac2:	f340 8096 	ble.w	8008bf2 <_strtod_l+0x53a>
 8008ac6:	f014 030f 	ands.w	r3, r4, #15
 8008aca:	d00a      	beq.n	8008ae2 <_strtod_l+0x42a>
 8008acc:	495e      	ldr	r1, [pc, #376]	@ (8008c48 <_strtod_l+0x590>)
 8008ace:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008ad2:	4652      	mov	r2, sl
 8008ad4:	465b      	mov	r3, fp
 8008ad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ada:	f7f7 fd95 	bl	8000608 <__aeabi_dmul>
 8008ade:	4682      	mov	sl, r0
 8008ae0:	468b      	mov	fp, r1
 8008ae2:	f034 040f 	bics.w	r4, r4, #15
 8008ae6:	d073      	beq.n	8008bd0 <_strtod_l+0x518>
 8008ae8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008aec:	dd48      	ble.n	8008b80 <_strtod_l+0x4c8>
 8008aee:	2400      	movs	r4, #0
 8008af0:	46a0      	mov	r8, r4
 8008af2:	940a      	str	r4, [sp, #40]	@ 0x28
 8008af4:	46a1      	mov	r9, r4
 8008af6:	9a05      	ldr	r2, [sp, #20]
 8008af8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008c50 <_strtod_l+0x598>
 8008afc:	2322      	movs	r3, #34	@ 0x22
 8008afe:	6013      	str	r3, [r2, #0]
 8008b00:	f04f 0a00 	mov.w	sl, #0
 8008b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f43f ae0f 	beq.w	800872a <_strtod_l+0x72>
 8008b0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b0e:	9805      	ldr	r0, [sp, #20]
 8008b10:	f7ff f942 	bl	8007d98 <_Bfree>
 8008b14:	9805      	ldr	r0, [sp, #20]
 8008b16:	4649      	mov	r1, r9
 8008b18:	f7ff f93e 	bl	8007d98 <_Bfree>
 8008b1c:	9805      	ldr	r0, [sp, #20]
 8008b1e:	4641      	mov	r1, r8
 8008b20:	f7ff f93a 	bl	8007d98 <_Bfree>
 8008b24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008b26:	9805      	ldr	r0, [sp, #20]
 8008b28:	f7ff f936 	bl	8007d98 <_Bfree>
 8008b2c:	9805      	ldr	r0, [sp, #20]
 8008b2e:	4621      	mov	r1, r4
 8008b30:	f7ff f932 	bl	8007d98 <_Bfree>
 8008b34:	e5f9      	b.n	800872a <_strtod_l+0x72>
 8008b36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b38:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	dbbc      	blt.n	8008aba <_strtod_l+0x402>
 8008b40:	4c41      	ldr	r4, [pc, #260]	@ (8008c48 <_strtod_l+0x590>)
 8008b42:	f1c5 050f 	rsb	r5, r5, #15
 8008b46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008b4a:	4652      	mov	r2, sl
 8008b4c:	465b      	mov	r3, fp
 8008b4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b52:	f7f7 fd59 	bl	8000608 <__aeabi_dmul>
 8008b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b58:	1b5d      	subs	r5, r3, r5
 8008b5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008b5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008b62:	e78f      	b.n	8008a84 <_strtod_l+0x3cc>
 8008b64:	3316      	adds	r3, #22
 8008b66:	dba8      	blt.n	8008aba <_strtod_l+0x402>
 8008b68:	4b37      	ldr	r3, [pc, #220]	@ (8008c48 <_strtod_l+0x590>)
 8008b6a:	eba9 0808 	sub.w	r8, r9, r8
 8008b6e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008b72:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008b76:	4650      	mov	r0, sl
 8008b78:	4659      	mov	r1, fp
 8008b7a:	f7f7 fe6f 	bl	800085c <__aeabi_ddiv>
 8008b7e:	e783      	b.n	8008a88 <_strtod_l+0x3d0>
 8008b80:	4b32      	ldr	r3, [pc, #200]	@ (8008c4c <_strtod_l+0x594>)
 8008b82:	9308      	str	r3, [sp, #32]
 8008b84:	2300      	movs	r3, #0
 8008b86:	1124      	asrs	r4, r4, #4
 8008b88:	4650      	mov	r0, sl
 8008b8a:	4659      	mov	r1, fp
 8008b8c:	461e      	mov	r6, r3
 8008b8e:	2c01      	cmp	r4, #1
 8008b90:	dc21      	bgt.n	8008bd6 <_strtod_l+0x51e>
 8008b92:	b10b      	cbz	r3, 8008b98 <_strtod_l+0x4e0>
 8008b94:	4682      	mov	sl, r0
 8008b96:	468b      	mov	fp, r1
 8008b98:	492c      	ldr	r1, [pc, #176]	@ (8008c4c <_strtod_l+0x594>)
 8008b9a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008b9e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008ba2:	4652      	mov	r2, sl
 8008ba4:	465b      	mov	r3, fp
 8008ba6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008baa:	f7f7 fd2d 	bl	8000608 <__aeabi_dmul>
 8008bae:	4b28      	ldr	r3, [pc, #160]	@ (8008c50 <_strtod_l+0x598>)
 8008bb0:	460a      	mov	r2, r1
 8008bb2:	400b      	ands	r3, r1
 8008bb4:	4927      	ldr	r1, [pc, #156]	@ (8008c54 <_strtod_l+0x59c>)
 8008bb6:	428b      	cmp	r3, r1
 8008bb8:	4682      	mov	sl, r0
 8008bba:	d898      	bhi.n	8008aee <_strtod_l+0x436>
 8008bbc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008bc0:	428b      	cmp	r3, r1
 8008bc2:	bf86      	itte	hi
 8008bc4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008c58 <_strtod_l+0x5a0>
 8008bc8:	f04f 3aff 	movhi.w	sl, #4294967295
 8008bcc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	9308      	str	r3, [sp, #32]
 8008bd4:	e07a      	b.n	8008ccc <_strtod_l+0x614>
 8008bd6:	07e2      	lsls	r2, r4, #31
 8008bd8:	d505      	bpl.n	8008be6 <_strtod_l+0x52e>
 8008bda:	9b08      	ldr	r3, [sp, #32]
 8008bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be0:	f7f7 fd12 	bl	8000608 <__aeabi_dmul>
 8008be4:	2301      	movs	r3, #1
 8008be6:	9a08      	ldr	r2, [sp, #32]
 8008be8:	3208      	adds	r2, #8
 8008bea:	3601      	adds	r6, #1
 8008bec:	1064      	asrs	r4, r4, #1
 8008bee:	9208      	str	r2, [sp, #32]
 8008bf0:	e7cd      	b.n	8008b8e <_strtod_l+0x4d6>
 8008bf2:	d0ed      	beq.n	8008bd0 <_strtod_l+0x518>
 8008bf4:	4264      	negs	r4, r4
 8008bf6:	f014 020f 	ands.w	r2, r4, #15
 8008bfa:	d00a      	beq.n	8008c12 <_strtod_l+0x55a>
 8008bfc:	4b12      	ldr	r3, [pc, #72]	@ (8008c48 <_strtod_l+0x590>)
 8008bfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c02:	4650      	mov	r0, sl
 8008c04:	4659      	mov	r1, fp
 8008c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0a:	f7f7 fe27 	bl	800085c <__aeabi_ddiv>
 8008c0e:	4682      	mov	sl, r0
 8008c10:	468b      	mov	fp, r1
 8008c12:	1124      	asrs	r4, r4, #4
 8008c14:	d0dc      	beq.n	8008bd0 <_strtod_l+0x518>
 8008c16:	2c1f      	cmp	r4, #31
 8008c18:	dd20      	ble.n	8008c5c <_strtod_l+0x5a4>
 8008c1a:	2400      	movs	r4, #0
 8008c1c:	46a0      	mov	r8, r4
 8008c1e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008c20:	46a1      	mov	r9, r4
 8008c22:	9a05      	ldr	r2, [sp, #20]
 8008c24:	2322      	movs	r3, #34	@ 0x22
 8008c26:	f04f 0a00 	mov.w	sl, #0
 8008c2a:	f04f 0b00 	mov.w	fp, #0
 8008c2e:	6013      	str	r3, [r2, #0]
 8008c30:	e768      	b.n	8008b04 <_strtod_l+0x44c>
 8008c32:	bf00      	nop
 8008c34:	0800a4f9 	.word	0x0800a4f9
 8008c38:	0800a70c 	.word	0x0800a70c
 8008c3c:	0800a4f1 	.word	0x0800a4f1
 8008c40:	0800a528 	.word	0x0800a528
 8008c44:	0800a8b5 	.word	0x0800a8b5
 8008c48:	0800a640 	.word	0x0800a640
 8008c4c:	0800a618 	.word	0x0800a618
 8008c50:	7ff00000 	.word	0x7ff00000
 8008c54:	7ca00000 	.word	0x7ca00000
 8008c58:	7fefffff 	.word	0x7fefffff
 8008c5c:	f014 0310 	ands.w	r3, r4, #16
 8008c60:	bf18      	it	ne
 8008c62:	236a      	movne	r3, #106	@ 0x6a
 8008c64:	4ea9      	ldr	r6, [pc, #676]	@ (8008f0c <_strtod_l+0x854>)
 8008c66:	9308      	str	r3, [sp, #32]
 8008c68:	4650      	mov	r0, sl
 8008c6a:	4659      	mov	r1, fp
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	07e2      	lsls	r2, r4, #31
 8008c70:	d504      	bpl.n	8008c7c <_strtod_l+0x5c4>
 8008c72:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008c76:	f7f7 fcc7 	bl	8000608 <__aeabi_dmul>
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	1064      	asrs	r4, r4, #1
 8008c7e:	f106 0608 	add.w	r6, r6, #8
 8008c82:	d1f4      	bne.n	8008c6e <_strtod_l+0x5b6>
 8008c84:	b10b      	cbz	r3, 8008c8a <_strtod_l+0x5d2>
 8008c86:	4682      	mov	sl, r0
 8008c88:	468b      	mov	fp, r1
 8008c8a:	9b08      	ldr	r3, [sp, #32]
 8008c8c:	b1b3      	cbz	r3, 8008cbc <_strtod_l+0x604>
 8008c8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008c92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	4659      	mov	r1, fp
 8008c9a:	dd0f      	ble.n	8008cbc <_strtod_l+0x604>
 8008c9c:	2b1f      	cmp	r3, #31
 8008c9e:	dd55      	ble.n	8008d4c <_strtod_l+0x694>
 8008ca0:	2b34      	cmp	r3, #52	@ 0x34
 8008ca2:	bfde      	ittt	le
 8008ca4:	f04f 33ff 	movle.w	r3, #4294967295
 8008ca8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008cac:	4093      	lslle	r3, r2
 8008cae:	f04f 0a00 	mov.w	sl, #0
 8008cb2:	bfcc      	ite	gt
 8008cb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008cb8:	ea03 0b01 	andle.w	fp, r3, r1
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	4650      	mov	r0, sl
 8008cc2:	4659      	mov	r1, fp
 8008cc4:	f7f7 ff08 	bl	8000ad8 <__aeabi_dcmpeq>
 8008cc8:	2800      	cmp	r0, #0
 8008cca:	d1a6      	bne.n	8008c1a <_strtod_l+0x562>
 8008ccc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008cd2:	9805      	ldr	r0, [sp, #20]
 8008cd4:	462b      	mov	r3, r5
 8008cd6:	463a      	mov	r2, r7
 8008cd8:	f7ff f8c6 	bl	8007e68 <__s2b>
 8008cdc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	f43f af05 	beq.w	8008aee <_strtod_l+0x436>
 8008ce4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ce6:	2a00      	cmp	r2, #0
 8008ce8:	eba9 0308 	sub.w	r3, r9, r8
 8008cec:	bfa8      	it	ge
 8008cee:	2300      	movge	r3, #0
 8008cf0:	9312      	str	r3, [sp, #72]	@ 0x48
 8008cf2:	2400      	movs	r4, #0
 8008cf4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008cf8:	9316      	str	r3, [sp, #88]	@ 0x58
 8008cfa:	46a0      	mov	r8, r4
 8008cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cfe:	9805      	ldr	r0, [sp, #20]
 8008d00:	6859      	ldr	r1, [r3, #4]
 8008d02:	f7ff f809 	bl	8007d18 <_Balloc>
 8008d06:	4681      	mov	r9, r0
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	f43f aef4 	beq.w	8008af6 <_strtod_l+0x43e>
 8008d0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d10:	691a      	ldr	r2, [r3, #16]
 8008d12:	3202      	adds	r2, #2
 8008d14:	f103 010c 	add.w	r1, r3, #12
 8008d18:	0092      	lsls	r2, r2, #2
 8008d1a:	300c      	adds	r0, #12
 8008d1c:	f7fe f89b 	bl	8006e56 <memcpy>
 8008d20:	ec4b ab10 	vmov	d0, sl, fp
 8008d24:	9805      	ldr	r0, [sp, #20]
 8008d26:	aa1c      	add	r2, sp, #112	@ 0x70
 8008d28:	a91b      	add	r1, sp, #108	@ 0x6c
 8008d2a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008d2e:	f7ff fbd7 	bl	80084e0 <__d2b>
 8008d32:	901a      	str	r0, [sp, #104]	@ 0x68
 8008d34:	2800      	cmp	r0, #0
 8008d36:	f43f aede 	beq.w	8008af6 <_strtod_l+0x43e>
 8008d3a:	9805      	ldr	r0, [sp, #20]
 8008d3c:	2101      	movs	r1, #1
 8008d3e:	f7ff f929 	bl	8007f94 <__i2b>
 8008d42:	4680      	mov	r8, r0
 8008d44:	b948      	cbnz	r0, 8008d5a <_strtod_l+0x6a2>
 8008d46:	f04f 0800 	mov.w	r8, #0
 8008d4a:	e6d4      	b.n	8008af6 <_strtod_l+0x43e>
 8008d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d50:	fa02 f303 	lsl.w	r3, r2, r3
 8008d54:	ea03 0a0a 	and.w	sl, r3, sl
 8008d58:	e7b0      	b.n	8008cbc <_strtod_l+0x604>
 8008d5a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008d5c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008d5e:	2d00      	cmp	r5, #0
 8008d60:	bfab      	itete	ge
 8008d62:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008d64:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008d66:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008d68:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008d6a:	bfac      	ite	ge
 8008d6c:	18ef      	addge	r7, r5, r3
 8008d6e:	1b5e      	sublt	r6, r3, r5
 8008d70:	9b08      	ldr	r3, [sp, #32]
 8008d72:	1aed      	subs	r5, r5, r3
 8008d74:	4415      	add	r5, r2
 8008d76:	4b66      	ldr	r3, [pc, #408]	@ (8008f10 <_strtod_l+0x858>)
 8008d78:	3d01      	subs	r5, #1
 8008d7a:	429d      	cmp	r5, r3
 8008d7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008d80:	da50      	bge.n	8008e24 <_strtod_l+0x76c>
 8008d82:	1b5b      	subs	r3, r3, r5
 8008d84:	2b1f      	cmp	r3, #31
 8008d86:	eba2 0203 	sub.w	r2, r2, r3
 8008d8a:	f04f 0101 	mov.w	r1, #1
 8008d8e:	dc3d      	bgt.n	8008e0c <_strtod_l+0x754>
 8008d90:	fa01 f303 	lsl.w	r3, r1, r3
 8008d94:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008d96:	2300      	movs	r3, #0
 8008d98:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d9a:	18bd      	adds	r5, r7, r2
 8008d9c:	9b08      	ldr	r3, [sp, #32]
 8008d9e:	42af      	cmp	r7, r5
 8008da0:	4416      	add	r6, r2
 8008da2:	441e      	add	r6, r3
 8008da4:	463b      	mov	r3, r7
 8008da6:	bfa8      	it	ge
 8008da8:	462b      	movge	r3, r5
 8008daa:	42b3      	cmp	r3, r6
 8008dac:	bfa8      	it	ge
 8008dae:	4633      	movge	r3, r6
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	bfc2      	ittt	gt
 8008db4:	1aed      	subgt	r5, r5, r3
 8008db6:	1af6      	subgt	r6, r6, r3
 8008db8:	1aff      	subgt	r7, r7, r3
 8008dba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	dd16      	ble.n	8008dee <_strtod_l+0x736>
 8008dc0:	4641      	mov	r1, r8
 8008dc2:	9805      	ldr	r0, [sp, #20]
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	f7ff f9a5 	bl	8008114 <__pow5mult>
 8008dca:	4680      	mov	r8, r0
 8008dcc:	2800      	cmp	r0, #0
 8008dce:	d0ba      	beq.n	8008d46 <_strtod_l+0x68e>
 8008dd0:	4601      	mov	r1, r0
 8008dd2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008dd4:	9805      	ldr	r0, [sp, #20]
 8008dd6:	f7ff f8f3 	bl	8007fc0 <__multiply>
 8008dda:	900e      	str	r0, [sp, #56]	@ 0x38
 8008ddc:	2800      	cmp	r0, #0
 8008dde:	f43f ae8a 	beq.w	8008af6 <_strtod_l+0x43e>
 8008de2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008de4:	9805      	ldr	r0, [sp, #20]
 8008de6:	f7fe ffd7 	bl	8007d98 <_Bfree>
 8008dea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008dec:	931a      	str	r3, [sp, #104]	@ 0x68
 8008dee:	2d00      	cmp	r5, #0
 8008df0:	dc1d      	bgt.n	8008e2e <_strtod_l+0x776>
 8008df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	dd23      	ble.n	8008e40 <_strtod_l+0x788>
 8008df8:	4649      	mov	r1, r9
 8008dfa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008dfc:	9805      	ldr	r0, [sp, #20]
 8008dfe:	f7ff f989 	bl	8008114 <__pow5mult>
 8008e02:	4681      	mov	r9, r0
 8008e04:	b9e0      	cbnz	r0, 8008e40 <_strtod_l+0x788>
 8008e06:	f04f 0900 	mov.w	r9, #0
 8008e0a:	e674      	b.n	8008af6 <_strtod_l+0x43e>
 8008e0c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008e10:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008e14:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008e18:	35e2      	adds	r5, #226	@ 0xe2
 8008e1a:	fa01 f305 	lsl.w	r3, r1, r5
 8008e1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e20:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008e22:	e7ba      	b.n	8008d9a <_strtod_l+0x6e2>
 8008e24:	2300      	movs	r3, #0
 8008e26:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e28:	2301      	movs	r3, #1
 8008e2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e2c:	e7b5      	b.n	8008d9a <_strtod_l+0x6e2>
 8008e2e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e30:	9805      	ldr	r0, [sp, #20]
 8008e32:	462a      	mov	r2, r5
 8008e34:	f7ff f9c8 	bl	80081c8 <__lshift>
 8008e38:	901a      	str	r0, [sp, #104]	@ 0x68
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	d1d9      	bne.n	8008df2 <_strtod_l+0x73a>
 8008e3e:	e65a      	b.n	8008af6 <_strtod_l+0x43e>
 8008e40:	2e00      	cmp	r6, #0
 8008e42:	dd07      	ble.n	8008e54 <_strtod_l+0x79c>
 8008e44:	4649      	mov	r1, r9
 8008e46:	9805      	ldr	r0, [sp, #20]
 8008e48:	4632      	mov	r2, r6
 8008e4a:	f7ff f9bd 	bl	80081c8 <__lshift>
 8008e4e:	4681      	mov	r9, r0
 8008e50:	2800      	cmp	r0, #0
 8008e52:	d0d8      	beq.n	8008e06 <_strtod_l+0x74e>
 8008e54:	2f00      	cmp	r7, #0
 8008e56:	dd08      	ble.n	8008e6a <_strtod_l+0x7b2>
 8008e58:	4641      	mov	r1, r8
 8008e5a:	9805      	ldr	r0, [sp, #20]
 8008e5c:	463a      	mov	r2, r7
 8008e5e:	f7ff f9b3 	bl	80081c8 <__lshift>
 8008e62:	4680      	mov	r8, r0
 8008e64:	2800      	cmp	r0, #0
 8008e66:	f43f ae46 	beq.w	8008af6 <_strtod_l+0x43e>
 8008e6a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e6c:	9805      	ldr	r0, [sp, #20]
 8008e6e:	464a      	mov	r2, r9
 8008e70:	f7ff fa32 	bl	80082d8 <__mdiff>
 8008e74:	4604      	mov	r4, r0
 8008e76:	2800      	cmp	r0, #0
 8008e78:	f43f ae3d 	beq.w	8008af6 <_strtod_l+0x43e>
 8008e7c:	68c3      	ldr	r3, [r0, #12]
 8008e7e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008e80:	2300      	movs	r3, #0
 8008e82:	60c3      	str	r3, [r0, #12]
 8008e84:	4641      	mov	r1, r8
 8008e86:	f7ff fa0b 	bl	80082a0 <__mcmp>
 8008e8a:	2800      	cmp	r0, #0
 8008e8c:	da46      	bge.n	8008f1c <_strtod_l+0x864>
 8008e8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e90:	ea53 030a 	orrs.w	r3, r3, sl
 8008e94:	d16c      	bne.n	8008f70 <_strtod_l+0x8b8>
 8008e96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d168      	bne.n	8008f70 <_strtod_l+0x8b8>
 8008e9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ea2:	0d1b      	lsrs	r3, r3, #20
 8008ea4:	051b      	lsls	r3, r3, #20
 8008ea6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008eaa:	d961      	bls.n	8008f70 <_strtod_l+0x8b8>
 8008eac:	6963      	ldr	r3, [r4, #20]
 8008eae:	b913      	cbnz	r3, 8008eb6 <_strtod_l+0x7fe>
 8008eb0:	6923      	ldr	r3, [r4, #16]
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	dd5c      	ble.n	8008f70 <_strtod_l+0x8b8>
 8008eb6:	4621      	mov	r1, r4
 8008eb8:	2201      	movs	r2, #1
 8008eba:	9805      	ldr	r0, [sp, #20]
 8008ebc:	f7ff f984 	bl	80081c8 <__lshift>
 8008ec0:	4641      	mov	r1, r8
 8008ec2:	4604      	mov	r4, r0
 8008ec4:	f7ff f9ec 	bl	80082a0 <__mcmp>
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	dd51      	ble.n	8008f70 <_strtod_l+0x8b8>
 8008ecc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ed0:	9a08      	ldr	r2, [sp, #32]
 8008ed2:	0d1b      	lsrs	r3, r3, #20
 8008ed4:	051b      	lsls	r3, r3, #20
 8008ed6:	2a00      	cmp	r2, #0
 8008ed8:	d06b      	beq.n	8008fb2 <_strtod_l+0x8fa>
 8008eda:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008ede:	d868      	bhi.n	8008fb2 <_strtod_l+0x8fa>
 8008ee0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008ee4:	f67f ae9d 	bls.w	8008c22 <_strtod_l+0x56a>
 8008ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8008f14 <_strtod_l+0x85c>)
 8008eea:	4650      	mov	r0, sl
 8008eec:	4659      	mov	r1, fp
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f7f7 fb8a 	bl	8000608 <__aeabi_dmul>
 8008ef4:	4b08      	ldr	r3, [pc, #32]	@ (8008f18 <_strtod_l+0x860>)
 8008ef6:	400b      	ands	r3, r1
 8008ef8:	4682      	mov	sl, r0
 8008efa:	468b      	mov	fp, r1
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f47f ae05 	bne.w	8008b0c <_strtod_l+0x454>
 8008f02:	9a05      	ldr	r2, [sp, #20]
 8008f04:	2322      	movs	r3, #34	@ 0x22
 8008f06:	6013      	str	r3, [r2, #0]
 8008f08:	e600      	b.n	8008b0c <_strtod_l+0x454>
 8008f0a:	bf00      	nop
 8008f0c:	0800a738 	.word	0x0800a738
 8008f10:	fffffc02 	.word	0xfffffc02
 8008f14:	39500000 	.word	0x39500000
 8008f18:	7ff00000 	.word	0x7ff00000
 8008f1c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008f20:	d165      	bne.n	8008fee <_strtod_l+0x936>
 8008f22:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008f24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f28:	b35a      	cbz	r2, 8008f82 <_strtod_l+0x8ca>
 8008f2a:	4a9f      	ldr	r2, [pc, #636]	@ (80091a8 <_strtod_l+0xaf0>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d12b      	bne.n	8008f88 <_strtod_l+0x8d0>
 8008f30:	9b08      	ldr	r3, [sp, #32]
 8008f32:	4651      	mov	r1, sl
 8008f34:	b303      	cbz	r3, 8008f78 <_strtod_l+0x8c0>
 8008f36:	4b9d      	ldr	r3, [pc, #628]	@ (80091ac <_strtod_l+0xaf4>)
 8008f38:	465a      	mov	r2, fp
 8008f3a:	4013      	ands	r3, r2
 8008f3c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008f40:	f04f 32ff 	mov.w	r2, #4294967295
 8008f44:	d81b      	bhi.n	8008f7e <_strtod_l+0x8c6>
 8008f46:	0d1b      	lsrs	r3, r3, #20
 8008f48:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f50:	4299      	cmp	r1, r3
 8008f52:	d119      	bne.n	8008f88 <_strtod_l+0x8d0>
 8008f54:	4b96      	ldr	r3, [pc, #600]	@ (80091b0 <_strtod_l+0xaf8>)
 8008f56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	d102      	bne.n	8008f62 <_strtod_l+0x8aa>
 8008f5c:	3101      	adds	r1, #1
 8008f5e:	f43f adca 	beq.w	8008af6 <_strtod_l+0x43e>
 8008f62:	4b92      	ldr	r3, [pc, #584]	@ (80091ac <_strtod_l+0xaf4>)
 8008f64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f66:	401a      	ands	r2, r3
 8008f68:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008f6c:	f04f 0a00 	mov.w	sl, #0
 8008f70:	9b08      	ldr	r3, [sp, #32]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d1b8      	bne.n	8008ee8 <_strtod_l+0x830>
 8008f76:	e5c9      	b.n	8008b0c <_strtod_l+0x454>
 8008f78:	f04f 33ff 	mov.w	r3, #4294967295
 8008f7c:	e7e8      	b.n	8008f50 <_strtod_l+0x898>
 8008f7e:	4613      	mov	r3, r2
 8008f80:	e7e6      	b.n	8008f50 <_strtod_l+0x898>
 8008f82:	ea53 030a 	orrs.w	r3, r3, sl
 8008f86:	d0a1      	beq.n	8008ecc <_strtod_l+0x814>
 8008f88:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f8a:	b1db      	cbz	r3, 8008fc4 <_strtod_l+0x90c>
 8008f8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f8e:	4213      	tst	r3, r2
 8008f90:	d0ee      	beq.n	8008f70 <_strtod_l+0x8b8>
 8008f92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f94:	9a08      	ldr	r2, [sp, #32]
 8008f96:	4650      	mov	r0, sl
 8008f98:	4659      	mov	r1, fp
 8008f9a:	b1bb      	cbz	r3, 8008fcc <_strtod_l+0x914>
 8008f9c:	f7ff fb6e 	bl	800867c <sulp>
 8008fa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fa4:	ec53 2b10 	vmov	r2, r3, d0
 8008fa8:	f7f7 f978 	bl	800029c <__adddf3>
 8008fac:	4682      	mov	sl, r0
 8008fae:	468b      	mov	fp, r1
 8008fb0:	e7de      	b.n	8008f70 <_strtod_l+0x8b8>
 8008fb2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008fb6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008fba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008fbe:	f04f 3aff 	mov.w	sl, #4294967295
 8008fc2:	e7d5      	b.n	8008f70 <_strtod_l+0x8b8>
 8008fc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008fc6:	ea13 0f0a 	tst.w	r3, sl
 8008fca:	e7e1      	b.n	8008f90 <_strtod_l+0x8d8>
 8008fcc:	f7ff fb56 	bl	800867c <sulp>
 8008fd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fd4:	ec53 2b10 	vmov	r2, r3, d0
 8008fd8:	f7f7 f95e 	bl	8000298 <__aeabi_dsub>
 8008fdc:	2200      	movs	r2, #0
 8008fde:	2300      	movs	r3, #0
 8008fe0:	4682      	mov	sl, r0
 8008fe2:	468b      	mov	fp, r1
 8008fe4:	f7f7 fd78 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	d0c1      	beq.n	8008f70 <_strtod_l+0x8b8>
 8008fec:	e619      	b.n	8008c22 <_strtod_l+0x56a>
 8008fee:	4641      	mov	r1, r8
 8008ff0:	4620      	mov	r0, r4
 8008ff2:	f7ff facd 	bl	8008590 <__ratio>
 8008ff6:	ec57 6b10 	vmov	r6, r7, d0
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009000:	4630      	mov	r0, r6
 8009002:	4639      	mov	r1, r7
 8009004:	f7f7 fd7c 	bl	8000b00 <__aeabi_dcmple>
 8009008:	2800      	cmp	r0, #0
 800900a:	d06f      	beq.n	80090ec <_strtod_l+0xa34>
 800900c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800900e:	2b00      	cmp	r3, #0
 8009010:	d17a      	bne.n	8009108 <_strtod_l+0xa50>
 8009012:	f1ba 0f00 	cmp.w	sl, #0
 8009016:	d158      	bne.n	80090ca <_strtod_l+0xa12>
 8009018:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800901a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800901e:	2b00      	cmp	r3, #0
 8009020:	d15a      	bne.n	80090d8 <_strtod_l+0xa20>
 8009022:	4b64      	ldr	r3, [pc, #400]	@ (80091b4 <_strtod_l+0xafc>)
 8009024:	2200      	movs	r2, #0
 8009026:	4630      	mov	r0, r6
 8009028:	4639      	mov	r1, r7
 800902a:	f7f7 fd5f 	bl	8000aec <__aeabi_dcmplt>
 800902e:	2800      	cmp	r0, #0
 8009030:	d159      	bne.n	80090e6 <_strtod_l+0xa2e>
 8009032:	4630      	mov	r0, r6
 8009034:	4639      	mov	r1, r7
 8009036:	4b60      	ldr	r3, [pc, #384]	@ (80091b8 <_strtod_l+0xb00>)
 8009038:	2200      	movs	r2, #0
 800903a:	f7f7 fae5 	bl	8000608 <__aeabi_dmul>
 800903e:	4606      	mov	r6, r0
 8009040:	460f      	mov	r7, r1
 8009042:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009046:	9606      	str	r6, [sp, #24]
 8009048:	9307      	str	r3, [sp, #28]
 800904a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800904e:	4d57      	ldr	r5, [pc, #348]	@ (80091ac <_strtod_l+0xaf4>)
 8009050:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009056:	401d      	ands	r5, r3
 8009058:	4b58      	ldr	r3, [pc, #352]	@ (80091bc <_strtod_l+0xb04>)
 800905a:	429d      	cmp	r5, r3
 800905c:	f040 80b2 	bne.w	80091c4 <_strtod_l+0xb0c>
 8009060:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009062:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009066:	ec4b ab10 	vmov	d0, sl, fp
 800906a:	f7ff f9c9 	bl	8008400 <__ulp>
 800906e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009072:	ec51 0b10 	vmov	r0, r1, d0
 8009076:	f7f7 fac7 	bl	8000608 <__aeabi_dmul>
 800907a:	4652      	mov	r2, sl
 800907c:	465b      	mov	r3, fp
 800907e:	f7f7 f90d 	bl	800029c <__adddf3>
 8009082:	460b      	mov	r3, r1
 8009084:	4949      	ldr	r1, [pc, #292]	@ (80091ac <_strtod_l+0xaf4>)
 8009086:	4a4e      	ldr	r2, [pc, #312]	@ (80091c0 <_strtod_l+0xb08>)
 8009088:	4019      	ands	r1, r3
 800908a:	4291      	cmp	r1, r2
 800908c:	4682      	mov	sl, r0
 800908e:	d942      	bls.n	8009116 <_strtod_l+0xa5e>
 8009090:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009092:	4b47      	ldr	r3, [pc, #284]	@ (80091b0 <_strtod_l+0xaf8>)
 8009094:	429a      	cmp	r2, r3
 8009096:	d103      	bne.n	80090a0 <_strtod_l+0x9e8>
 8009098:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800909a:	3301      	adds	r3, #1
 800909c:	f43f ad2b 	beq.w	8008af6 <_strtod_l+0x43e>
 80090a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80091b0 <_strtod_l+0xaf8>
 80090a4:	f04f 3aff 	mov.w	sl, #4294967295
 80090a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090aa:	9805      	ldr	r0, [sp, #20]
 80090ac:	f7fe fe74 	bl	8007d98 <_Bfree>
 80090b0:	9805      	ldr	r0, [sp, #20]
 80090b2:	4649      	mov	r1, r9
 80090b4:	f7fe fe70 	bl	8007d98 <_Bfree>
 80090b8:	9805      	ldr	r0, [sp, #20]
 80090ba:	4641      	mov	r1, r8
 80090bc:	f7fe fe6c 	bl	8007d98 <_Bfree>
 80090c0:	9805      	ldr	r0, [sp, #20]
 80090c2:	4621      	mov	r1, r4
 80090c4:	f7fe fe68 	bl	8007d98 <_Bfree>
 80090c8:	e618      	b.n	8008cfc <_strtod_l+0x644>
 80090ca:	f1ba 0f01 	cmp.w	sl, #1
 80090ce:	d103      	bne.n	80090d8 <_strtod_l+0xa20>
 80090d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	f43f ada5 	beq.w	8008c22 <_strtod_l+0x56a>
 80090d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009188 <_strtod_l+0xad0>
 80090dc:	4f35      	ldr	r7, [pc, #212]	@ (80091b4 <_strtod_l+0xafc>)
 80090de:	ed8d 7b06 	vstr	d7, [sp, #24]
 80090e2:	2600      	movs	r6, #0
 80090e4:	e7b1      	b.n	800904a <_strtod_l+0x992>
 80090e6:	4f34      	ldr	r7, [pc, #208]	@ (80091b8 <_strtod_l+0xb00>)
 80090e8:	2600      	movs	r6, #0
 80090ea:	e7aa      	b.n	8009042 <_strtod_l+0x98a>
 80090ec:	4b32      	ldr	r3, [pc, #200]	@ (80091b8 <_strtod_l+0xb00>)
 80090ee:	4630      	mov	r0, r6
 80090f0:	4639      	mov	r1, r7
 80090f2:	2200      	movs	r2, #0
 80090f4:	f7f7 fa88 	bl	8000608 <__aeabi_dmul>
 80090f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090fa:	4606      	mov	r6, r0
 80090fc:	460f      	mov	r7, r1
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d09f      	beq.n	8009042 <_strtod_l+0x98a>
 8009102:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009106:	e7a0      	b.n	800904a <_strtod_l+0x992>
 8009108:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009190 <_strtod_l+0xad8>
 800910c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009110:	ec57 6b17 	vmov	r6, r7, d7
 8009114:	e799      	b.n	800904a <_strtod_l+0x992>
 8009116:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800911a:	9b08      	ldr	r3, [sp, #32]
 800911c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009120:	2b00      	cmp	r3, #0
 8009122:	d1c1      	bne.n	80090a8 <_strtod_l+0x9f0>
 8009124:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009128:	0d1b      	lsrs	r3, r3, #20
 800912a:	051b      	lsls	r3, r3, #20
 800912c:	429d      	cmp	r5, r3
 800912e:	d1bb      	bne.n	80090a8 <_strtod_l+0x9f0>
 8009130:	4630      	mov	r0, r6
 8009132:	4639      	mov	r1, r7
 8009134:	f7f7 fdc8 	bl	8000cc8 <__aeabi_d2lz>
 8009138:	f7f7 fa38 	bl	80005ac <__aeabi_l2d>
 800913c:	4602      	mov	r2, r0
 800913e:	460b      	mov	r3, r1
 8009140:	4630      	mov	r0, r6
 8009142:	4639      	mov	r1, r7
 8009144:	f7f7 f8a8 	bl	8000298 <__aeabi_dsub>
 8009148:	460b      	mov	r3, r1
 800914a:	4602      	mov	r2, r0
 800914c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009150:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009156:	ea46 060a 	orr.w	r6, r6, sl
 800915a:	431e      	orrs	r6, r3
 800915c:	d06f      	beq.n	800923e <_strtod_l+0xb86>
 800915e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009198 <_strtod_l+0xae0>)
 8009160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009164:	f7f7 fcc2 	bl	8000aec <__aeabi_dcmplt>
 8009168:	2800      	cmp	r0, #0
 800916a:	f47f accf 	bne.w	8008b0c <_strtod_l+0x454>
 800916e:	a30c      	add	r3, pc, #48	@ (adr r3, 80091a0 <_strtod_l+0xae8>)
 8009170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009174:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009178:	f7f7 fcd6 	bl	8000b28 <__aeabi_dcmpgt>
 800917c:	2800      	cmp	r0, #0
 800917e:	d093      	beq.n	80090a8 <_strtod_l+0x9f0>
 8009180:	e4c4      	b.n	8008b0c <_strtod_l+0x454>
 8009182:	bf00      	nop
 8009184:	f3af 8000 	nop.w
 8009188:	00000000 	.word	0x00000000
 800918c:	bff00000 	.word	0xbff00000
 8009190:	00000000 	.word	0x00000000
 8009194:	3ff00000 	.word	0x3ff00000
 8009198:	94a03595 	.word	0x94a03595
 800919c:	3fdfffff 	.word	0x3fdfffff
 80091a0:	35afe535 	.word	0x35afe535
 80091a4:	3fe00000 	.word	0x3fe00000
 80091a8:	000fffff 	.word	0x000fffff
 80091ac:	7ff00000 	.word	0x7ff00000
 80091b0:	7fefffff 	.word	0x7fefffff
 80091b4:	3ff00000 	.word	0x3ff00000
 80091b8:	3fe00000 	.word	0x3fe00000
 80091bc:	7fe00000 	.word	0x7fe00000
 80091c0:	7c9fffff 	.word	0x7c9fffff
 80091c4:	9b08      	ldr	r3, [sp, #32]
 80091c6:	b323      	cbz	r3, 8009212 <_strtod_l+0xb5a>
 80091c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80091cc:	d821      	bhi.n	8009212 <_strtod_l+0xb5a>
 80091ce:	a328      	add	r3, pc, #160	@ (adr r3, 8009270 <_strtod_l+0xbb8>)
 80091d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d4:	4630      	mov	r0, r6
 80091d6:	4639      	mov	r1, r7
 80091d8:	f7f7 fc92 	bl	8000b00 <__aeabi_dcmple>
 80091dc:	b1a0      	cbz	r0, 8009208 <_strtod_l+0xb50>
 80091de:	4639      	mov	r1, r7
 80091e0:	4630      	mov	r0, r6
 80091e2:	f7f7 fce9 	bl	8000bb8 <__aeabi_d2uiz>
 80091e6:	2801      	cmp	r0, #1
 80091e8:	bf38      	it	cc
 80091ea:	2001      	movcc	r0, #1
 80091ec:	f7f7 f992 	bl	8000514 <__aeabi_ui2d>
 80091f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091f2:	4606      	mov	r6, r0
 80091f4:	460f      	mov	r7, r1
 80091f6:	b9fb      	cbnz	r3, 8009238 <_strtod_l+0xb80>
 80091f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80091fc:	9014      	str	r0, [sp, #80]	@ 0x50
 80091fe:	9315      	str	r3, [sp, #84]	@ 0x54
 8009200:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009204:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009208:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800920a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800920e:	1b5b      	subs	r3, r3, r5
 8009210:	9311      	str	r3, [sp, #68]	@ 0x44
 8009212:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009216:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800921a:	f7ff f8f1 	bl	8008400 <__ulp>
 800921e:	4650      	mov	r0, sl
 8009220:	ec53 2b10 	vmov	r2, r3, d0
 8009224:	4659      	mov	r1, fp
 8009226:	f7f7 f9ef 	bl	8000608 <__aeabi_dmul>
 800922a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800922e:	f7f7 f835 	bl	800029c <__adddf3>
 8009232:	4682      	mov	sl, r0
 8009234:	468b      	mov	fp, r1
 8009236:	e770      	b.n	800911a <_strtod_l+0xa62>
 8009238:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800923c:	e7e0      	b.n	8009200 <_strtod_l+0xb48>
 800923e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009278 <_strtod_l+0xbc0>)
 8009240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009244:	f7f7 fc52 	bl	8000aec <__aeabi_dcmplt>
 8009248:	e798      	b.n	800917c <_strtod_l+0xac4>
 800924a:	2300      	movs	r3, #0
 800924c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800924e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009250:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009252:	6013      	str	r3, [r2, #0]
 8009254:	f7ff ba6d 	b.w	8008732 <_strtod_l+0x7a>
 8009258:	2a65      	cmp	r2, #101	@ 0x65
 800925a:	f43f ab66 	beq.w	800892a <_strtod_l+0x272>
 800925e:	2a45      	cmp	r2, #69	@ 0x45
 8009260:	f43f ab63 	beq.w	800892a <_strtod_l+0x272>
 8009264:	2301      	movs	r3, #1
 8009266:	f7ff bb9e 	b.w	80089a6 <_strtod_l+0x2ee>
 800926a:	bf00      	nop
 800926c:	f3af 8000 	nop.w
 8009270:	ffc00000 	.word	0xffc00000
 8009274:	41dfffff 	.word	0x41dfffff
 8009278:	94a03595 	.word	0x94a03595
 800927c:	3fcfffff 	.word	0x3fcfffff

08009280 <_strtod_r>:
 8009280:	4b01      	ldr	r3, [pc, #4]	@ (8009288 <_strtod_r+0x8>)
 8009282:	f7ff ba19 	b.w	80086b8 <_strtod_l>
 8009286:	bf00      	nop
 8009288:	2000006c 	.word	0x2000006c

0800928c <_strtol_l.constprop.0>:
 800928c:	2b24      	cmp	r3, #36	@ 0x24
 800928e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009292:	4686      	mov	lr, r0
 8009294:	4690      	mov	r8, r2
 8009296:	d801      	bhi.n	800929c <_strtol_l.constprop.0+0x10>
 8009298:	2b01      	cmp	r3, #1
 800929a:	d106      	bne.n	80092aa <_strtol_l.constprop.0+0x1e>
 800929c:	f7fd fdae 	bl	8006dfc <__errno>
 80092a0:	2316      	movs	r3, #22
 80092a2:	6003      	str	r3, [r0, #0]
 80092a4:	2000      	movs	r0, #0
 80092a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092aa:	4834      	ldr	r0, [pc, #208]	@ (800937c <_strtol_l.constprop.0+0xf0>)
 80092ac:	460d      	mov	r5, r1
 80092ae:	462a      	mov	r2, r5
 80092b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092b4:	5d06      	ldrb	r6, [r0, r4]
 80092b6:	f016 0608 	ands.w	r6, r6, #8
 80092ba:	d1f8      	bne.n	80092ae <_strtol_l.constprop.0+0x22>
 80092bc:	2c2d      	cmp	r4, #45	@ 0x2d
 80092be:	d12d      	bne.n	800931c <_strtol_l.constprop.0+0x90>
 80092c0:	782c      	ldrb	r4, [r5, #0]
 80092c2:	2601      	movs	r6, #1
 80092c4:	1c95      	adds	r5, r2, #2
 80092c6:	f033 0210 	bics.w	r2, r3, #16
 80092ca:	d109      	bne.n	80092e0 <_strtol_l.constprop.0+0x54>
 80092cc:	2c30      	cmp	r4, #48	@ 0x30
 80092ce:	d12a      	bne.n	8009326 <_strtol_l.constprop.0+0x9a>
 80092d0:	782a      	ldrb	r2, [r5, #0]
 80092d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80092d6:	2a58      	cmp	r2, #88	@ 0x58
 80092d8:	d125      	bne.n	8009326 <_strtol_l.constprop.0+0x9a>
 80092da:	786c      	ldrb	r4, [r5, #1]
 80092dc:	2310      	movs	r3, #16
 80092de:	3502      	adds	r5, #2
 80092e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80092e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80092e8:	2200      	movs	r2, #0
 80092ea:	fbbc f9f3 	udiv	r9, ip, r3
 80092ee:	4610      	mov	r0, r2
 80092f0:	fb03 ca19 	mls	sl, r3, r9, ip
 80092f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80092f8:	2f09      	cmp	r7, #9
 80092fa:	d81b      	bhi.n	8009334 <_strtol_l.constprop.0+0xa8>
 80092fc:	463c      	mov	r4, r7
 80092fe:	42a3      	cmp	r3, r4
 8009300:	dd27      	ble.n	8009352 <_strtol_l.constprop.0+0xc6>
 8009302:	1c57      	adds	r7, r2, #1
 8009304:	d007      	beq.n	8009316 <_strtol_l.constprop.0+0x8a>
 8009306:	4581      	cmp	r9, r0
 8009308:	d320      	bcc.n	800934c <_strtol_l.constprop.0+0xc0>
 800930a:	d101      	bne.n	8009310 <_strtol_l.constprop.0+0x84>
 800930c:	45a2      	cmp	sl, r4
 800930e:	db1d      	blt.n	800934c <_strtol_l.constprop.0+0xc0>
 8009310:	fb00 4003 	mla	r0, r0, r3, r4
 8009314:	2201      	movs	r2, #1
 8009316:	f815 4b01 	ldrb.w	r4, [r5], #1
 800931a:	e7eb      	b.n	80092f4 <_strtol_l.constprop.0+0x68>
 800931c:	2c2b      	cmp	r4, #43	@ 0x2b
 800931e:	bf04      	itt	eq
 8009320:	782c      	ldrbeq	r4, [r5, #0]
 8009322:	1c95      	addeq	r5, r2, #2
 8009324:	e7cf      	b.n	80092c6 <_strtol_l.constprop.0+0x3a>
 8009326:	2b00      	cmp	r3, #0
 8009328:	d1da      	bne.n	80092e0 <_strtol_l.constprop.0+0x54>
 800932a:	2c30      	cmp	r4, #48	@ 0x30
 800932c:	bf0c      	ite	eq
 800932e:	2308      	moveq	r3, #8
 8009330:	230a      	movne	r3, #10
 8009332:	e7d5      	b.n	80092e0 <_strtol_l.constprop.0+0x54>
 8009334:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009338:	2f19      	cmp	r7, #25
 800933a:	d801      	bhi.n	8009340 <_strtol_l.constprop.0+0xb4>
 800933c:	3c37      	subs	r4, #55	@ 0x37
 800933e:	e7de      	b.n	80092fe <_strtol_l.constprop.0+0x72>
 8009340:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009344:	2f19      	cmp	r7, #25
 8009346:	d804      	bhi.n	8009352 <_strtol_l.constprop.0+0xc6>
 8009348:	3c57      	subs	r4, #87	@ 0x57
 800934a:	e7d8      	b.n	80092fe <_strtol_l.constprop.0+0x72>
 800934c:	f04f 32ff 	mov.w	r2, #4294967295
 8009350:	e7e1      	b.n	8009316 <_strtol_l.constprop.0+0x8a>
 8009352:	1c53      	adds	r3, r2, #1
 8009354:	d108      	bne.n	8009368 <_strtol_l.constprop.0+0xdc>
 8009356:	2322      	movs	r3, #34	@ 0x22
 8009358:	f8ce 3000 	str.w	r3, [lr]
 800935c:	4660      	mov	r0, ip
 800935e:	f1b8 0f00 	cmp.w	r8, #0
 8009362:	d0a0      	beq.n	80092a6 <_strtol_l.constprop.0+0x1a>
 8009364:	1e69      	subs	r1, r5, #1
 8009366:	e006      	b.n	8009376 <_strtol_l.constprop.0+0xea>
 8009368:	b106      	cbz	r6, 800936c <_strtol_l.constprop.0+0xe0>
 800936a:	4240      	negs	r0, r0
 800936c:	f1b8 0f00 	cmp.w	r8, #0
 8009370:	d099      	beq.n	80092a6 <_strtol_l.constprop.0+0x1a>
 8009372:	2a00      	cmp	r2, #0
 8009374:	d1f6      	bne.n	8009364 <_strtol_l.constprop.0+0xd8>
 8009376:	f8c8 1000 	str.w	r1, [r8]
 800937a:	e794      	b.n	80092a6 <_strtol_l.constprop.0+0x1a>
 800937c:	0800a761 	.word	0x0800a761

08009380 <_strtol_r>:
 8009380:	f7ff bf84 	b.w	800928c <_strtol_l.constprop.0>

08009384 <__ssputs_r>:
 8009384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009388:	688e      	ldr	r6, [r1, #8]
 800938a:	461f      	mov	r7, r3
 800938c:	42be      	cmp	r6, r7
 800938e:	680b      	ldr	r3, [r1, #0]
 8009390:	4682      	mov	sl, r0
 8009392:	460c      	mov	r4, r1
 8009394:	4690      	mov	r8, r2
 8009396:	d82d      	bhi.n	80093f4 <__ssputs_r+0x70>
 8009398:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800939c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80093a0:	d026      	beq.n	80093f0 <__ssputs_r+0x6c>
 80093a2:	6965      	ldr	r5, [r4, #20]
 80093a4:	6909      	ldr	r1, [r1, #16]
 80093a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093aa:	eba3 0901 	sub.w	r9, r3, r1
 80093ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093b2:	1c7b      	adds	r3, r7, #1
 80093b4:	444b      	add	r3, r9
 80093b6:	106d      	asrs	r5, r5, #1
 80093b8:	429d      	cmp	r5, r3
 80093ba:	bf38      	it	cc
 80093bc:	461d      	movcc	r5, r3
 80093be:	0553      	lsls	r3, r2, #21
 80093c0:	d527      	bpl.n	8009412 <__ssputs_r+0x8e>
 80093c2:	4629      	mov	r1, r5
 80093c4:	f7fe fc1c 	bl	8007c00 <_malloc_r>
 80093c8:	4606      	mov	r6, r0
 80093ca:	b360      	cbz	r0, 8009426 <__ssputs_r+0xa2>
 80093cc:	6921      	ldr	r1, [r4, #16]
 80093ce:	464a      	mov	r2, r9
 80093d0:	f7fd fd41 	bl	8006e56 <memcpy>
 80093d4:	89a3      	ldrh	r3, [r4, #12]
 80093d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80093da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093de:	81a3      	strh	r3, [r4, #12]
 80093e0:	6126      	str	r6, [r4, #16]
 80093e2:	6165      	str	r5, [r4, #20]
 80093e4:	444e      	add	r6, r9
 80093e6:	eba5 0509 	sub.w	r5, r5, r9
 80093ea:	6026      	str	r6, [r4, #0]
 80093ec:	60a5      	str	r5, [r4, #8]
 80093ee:	463e      	mov	r6, r7
 80093f0:	42be      	cmp	r6, r7
 80093f2:	d900      	bls.n	80093f6 <__ssputs_r+0x72>
 80093f4:	463e      	mov	r6, r7
 80093f6:	6820      	ldr	r0, [r4, #0]
 80093f8:	4632      	mov	r2, r6
 80093fa:	4641      	mov	r1, r8
 80093fc:	f000 fb6a 	bl	8009ad4 <memmove>
 8009400:	68a3      	ldr	r3, [r4, #8]
 8009402:	1b9b      	subs	r3, r3, r6
 8009404:	60a3      	str	r3, [r4, #8]
 8009406:	6823      	ldr	r3, [r4, #0]
 8009408:	4433      	add	r3, r6
 800940a:	6023      	str	r3, [r4, #0]
 800940c:	2000      	movs	r0, #0
 800940e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009412:	462a      	mov	r2, r5
 8009414:	f000 ff41 	bl	800a29a <_realloc_r>
 8009418:	4606      	mov	r6, r0
 800941a:	2800      	cmp	r0, #0
 800941c:	d1e0      	bne.n	80093e0 <__ssputs_r+0x5c>
 800941e:	6921      	ldr	r1, [r4, #16]
 8009420:	4650      	mov	r0, sl
 8009422:	f7fe fb79 	bl	8007b18 <_free_r>
 8009426:	230c      	movs	r3, #12
 8009428:	f8ca 3000 	str.w	r3, [sl]
 800942c:	89a3      	ldrh	r3, [r4, #12]
 800942e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009432:	81a3      	strh	r3, [r4, #12]
 8009434:	f04f 30ff 	mov.w	r0, #4294967295
 8009438:	e7e9      	b.n	800940e <__ssputs_r+0x8a>
	...

0800943c <_svfiprintf_r>:
 800943c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009440:	4698      	mov	r8, r3
 8009442:	898b      	ldrh	r3, [r1, #12]
 8009444:	061b      	lsls	r3, r3, #24
 8009446:	b09d      	sub	sp, #116	@ 0x74
 8009448:	4607      	mov	r7, r0
 800944a:	460d      	mov	r5, r1
 800944c:	4614      	mov	r4, r2
 800944e:	d510      	bpl.n	8009472 <_svfiprintf_r+0x36>
 8009450:	690b      	ldr	r3, [r1, #16]
 8009452:	b973      	cbnz	r3, 8009472 <_svfiprintf_r+0x36>
 8009454:	2140      	movs	r1, #64	@ 0x40
 8009456:	f7fe fbd3 	bl	8007c00 <_malloc_r>
 800945a:	6028      	str	r0, [r5, #0]
 800945c:	6128      	str	r0, [r5, #16]
 800945e:	b930      	cbnz	r0, 800946e <_svfiprintf_r+0x32>
 8009460:	230c      	movs	r3, #12
 8009462:	603b      	str	r3, [r7, #0]
 8009464:	f04f 30ff 	mov.w	r0, #4294967295
 8009468:	b01d      	add	sp, #116	@ 0x74
 800946a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800946e:	2340      	movs	r3, #64	@ 0x40
 8009470:	616b      	str	r3, [r5, #20]
 8009472:	2300      	movs	r3, #0
 8009474:	9309      	str	r3, [sp, #36]	@ 0x24
 8009476:	2320      	movs	r3, #32
 8009478:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800947c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009480:	2330      	movs	r3, #48	@ 0x30
 8009482:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009620 <_svfiprintf_r+0x1e4>
 8009486:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800948a:	f04f 0901 	mov.w	r9, #1
 800948e:	4623      	mov	r3, r4
 8009490:	469a      	mov	sl, r3
 8009492:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009496:	b10a      	cbz	r2, 800949c <_svfiprintf_r+0x60>
 8009498:	2a25      	cmp	r2, #37	@ 0x25
 800949a:	d1f9      	bne.n	8009490 <_svfiprintf_r+0x54>
 800949c:	ebba 0b04 	subs.w	fp, sl, r4
 80094a0:	d00b      	beq.n	80094ba <_svfiprintf_r+0x7e>
 80094a2:	465b      	mov	r3, fp
 80094a4:	4622      	mov	r2, r4
 80094a6:	4629      	mov	r1, r5
 80094a8:	4638      	mov	r0, r7
 80094aa:	f7ff ff6b 	bl	8009384 <__ssputs_r>
 80094ae:	3001      	adds	r0, #1
 80094b0:	f000 80a7 	beq.w	8009602 <_svfiprintf_r+0x1c6>
 80094b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094b6:	445a      	add	r2, fp
 80094b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80094ba:	f89a 3000 	ldrb.w	r3, [sl]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	f000 809f 	beq.w	8009602 <_svfiprintf_r+0x1c6>
 80094c4:	2300      	movs	r3, #0
 80094c6:	f04f 32ff 	mov.w	r2, #4294967295
 80094ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094ce:	f10a 0a01 	add.w	sl, sl, #1
 80094d2:	9304      	str	r3, [sp, #16]
 80094d4:	9307      	str	r3, [sp, #28]
 80094d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094da:	931a      	str	r3, [sp, #104]	@ 0x68
 80094dc:	4654      	mov	r4, sl
 80094de:	2205      	movs	r2, #5
 80094e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094e4:	484e      	ldr	r0, [pc, #312]	@ (8009620 <_svfiprintf_r+0x1e4>)
 80094e6:	f7f6 fe7b 	bl	80001e0 <memchr>
 80094ea:	9a04      	ldr	r2, [sp, #16]
 80094ec:	b9d8      	cbnz	r0, 8009526 <_svfiprintf_r+0xea>
 80094ee:	06d0      	lsls	r0, r2, #27
 80094f0:	bf44      	itt	mi
 80094f2:	2320      	movmi	r3, #32
 80094f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094f8:	0711      	lsls	r1, r2, #28
 80094fa:	bf44      	itt	mi
 80094fc:	232b      	movmi	r3, #43	@ 0x2b
 80094fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009502:	f89a 3000 	ldrb.w	r3, [sl]
 8009506:	2b2a      	cmp	r3, #42	@ 0x2a
 8009508:	d015      	beq.n	8009536 <_svfiprintf_r+0xfa>
 800950a:	9a07      	ldr	r2, [sp, #28]
 800950c:	4654      	mov	r4, sl
 800950e:	2000      	movs	r0, #0
 8009510:	f04f 0c0a 	mov.w	ip, #10
 8009514:	4621      	mov	r1, r4
 8009516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800951a:	3b30      	subs	r3, #48	@ 0x30
 800951c:	2b09      	cmp	r3, #9
 800951e:	d94b      	bls.n	80095b8 <_svfiprintf_r+0x17c>
 8009520:	b1b0      	cbz	r0, 8009550 <_svfiprintf_r+0x114>
 8009522:	9207      	str	r2, [sp, #28]
 8009524:	e014      	b.n	8009550 <_svfiprintf_r+0x114>
 8009526:	eba0 0308 	sub.w	r3, r0, r8
 800952a:	fa09 f303 	lsl.w	r3, r9, r3
 800952e:	4313      	orrs	r3, r2
 8009530:	9304      	str	r3, [sp, #16]
 8009532:	46a2      	mov	sl, r4
 8009534:	e7d2      	b.n	80094dc <_svfiprintf_r+0xa0>
 8009536:	9b03      	ldr	r3, [sp, #12]
 8009538:	1d19      	adds	r1, r3, #4
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	9103      	str	r1, [sp, #12]
 800953e:	2b00      	cmp	r3, #0
 8009540:	bfbb      	ittet	lt
 8009542:	425b      	neglt	r3, r3
 8009544:	f042 0202 	orrlt.w	r2, r2, #2
 8009548:	9307      	strge	r3, [sp, #28]
 800954a:	9307      	strlt	r3, [sp, #28]
 800954c:	bfb8      	it	lt
 800954e:	9204      	strlt	r2, [sp, #16]
 8009550:	7823      	ldrb	r3, [r4, #0]
 8009552:	2b2e      	cmp	r3, #46	@ 0x2e
 8009554:	d10a      	bne.n	800956c <_svfiprintf_r+0x130>
 8009556:	7863      	ldrb	r3, [r4, #1]
 8009558:	2b2a      	cmp	r3, #42	@ 0x2a
 800955a:	d132      	bne.n	80095c2 <_svfiprintf_r+0x186>
 800955c:	9b03      	ldr	r3, [sp, #12]
 800955e:	1d1a      	adds	r2, r3, #4
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	9203      	str	r2, [sp, #12]
 8009564:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009568:	3402      	adds	r4, #2
 800956a:	9305      	str	r3, [sp, #20]
 800956c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009630 <_svfiprintf_r+0x1f4>
 8009570:	7821      	ldrb	r1, [r4, #0]
 8009572:	2203      	movs	r2, #3
 8009574:	4650      	mov	r0, sl
 8009576:	f7f6 fe33 	bl	80001e0 <memchr>
 800957a:	b138      	cbz	r0, 800958c <_svfiprintf_r+0x150>
 800957c:	9b04      	ldr	r3, [sp, #16]
 800957e:	eba0 000a 	sub.w	r0, r0, sl
 8009582:	2240      	movs	r2, #64	@ 0x40
 8009584:	4082      	lsls	r2, r0
 8009586:	4313      	orrs	r3, r2
 8009588:	3401      	adds	r4, #1
 800958a:	9304      	str	r3, [sp, #16]
 800958c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009590:	4824      	ldr	r0, [pc, #144]	@ (8009624 <_svfiprintf_r+0x1e8>)
 8009592:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009596:	2206      	movs	r2, #6
 8009598:	f7f6 fe22 	bl	80001e0 <memchr>
 800959c:	2800      	cmp	r0, #0
 800959e:	d036      	beq.n	800960e <_svfiprintf_r+0x1d2>
 80095a0:	4b21      	ldr	r3, [pc, #132]	@ (8009628 <_svfiprintf_r+0x1ec>)
 80095a2:	bb1b      	cbnz	r3, 80095ec <_svfiprintf_r+0x1b0>
 80095a4:	9b03      	ldr	r3, [sp, #12]
 80095a6:	3307      	adds	r3, #7
 80095a8:	f023 0307 	bic.w	r3, r3, #7
 80095ac:	3308      	adds	r3, #8
 80095ae:	9303      	str	r3, [sp, #12]
 80095b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095b2:	4433      	add	r3, r6
 80095b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80095b6:	e76a      	b.n	800948e <_svfiprintf_r+0x52>
 80095b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80095bc:	460c      	mov	r4, r1
 80095be:	2001      	movs	r0, #1
 80095c0:	e7a8      	b.n	8009514 <_svfiprintf_r+0xd8>
 80095c2:	2300      	movs	r3, #0
 80095c4:	3401      	adds	r4, #1
 80095c6:	9305      	str	r3, [sp, #20]
 80095c8:	4619      	mov	r1, r3
 80095ca:	f04f 0c0a 	mov.w	ip, #10
 80095ce:	4620      	mov	r0, r4
 80095d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095d4:	3a30      	subs	r2, #48	@ 0x30
 80095d6:	2a09      	cmp	r2, #9
 80095d8:	d903      	bls.n	80095e2 <_svfiprintf_r+0x1a6>
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d0c6      	beq.n	800956c <_svfiprintf_r+0x130>
 80095de:	9105      	str	r1, [sp, #20]
 80095e0:	e7c4      	b.n	800956c <_svfiprintf_r+0x130>
 80095e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80095e6:	4604      	mov	r4, r0
 80095e8:	2301      	movs	r3, #1
 80095ea:	e7f0      	b.n	80095ce <_svfiprintf_r+0x192>
 80095ec:	ab03      	add	r3, sp, #12
 80095ee:	9300      	str	r3, [sp, #0]
 80095f0:	462a      	mov	r2, r5
 80095f2:	4b0e      	ldr	r3, [pc, #56]	@ (800962c <_svfiprintf_r+0x1f0>)
 80095f4:	a904      	add	r1, sp, #16
 80095f6:	4638      	mov	r0, r7
 80095f8:	f7fc fb62 	bl	8005cc0 <_printf_float>
 80095fc:	1c42      	adds	r2, r0, #1
 80095fe:	4606      	mov	r6, r0
 8009600:	d1d6      	bne.n	80095b0 <_svfiprintf_r+0x174>
 8009602:	89ab      	ldrh	r3, [r5, #12]
 8009604:	065b      	lsls	r3, r3, #25
 8009606:	f53f af2d 	bmi.w	8009464 <_svfiprintf_r+0x28>
 800960a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800960c:	e72c      	b.n	8009468 <_svfiprintf_r+0x2c>
 800960e:	ab03      	add	r3, sp, #12
 8009610:	9300      	str	r3, [sp, #0]
 8009612:	462a      	mov	r2, r5
 8009614:	4b05      	ldr	r3, [pc, #20]	@ (800962c <_svfiprintf_r+0x1f0>)
 8009616:	a904      	add	r1, sp, #16
 8009618:	4638      	mov	r0, r7
 800961a:	f7fc fde9 	bl	80061f0 <_printf_i>
 800961e:	e7ed      	b.n	80095fc <_svfiprintf_r+0x1c0>
 8009620:	0800a861 	.word	0x0800a861
 8009624:	0800a86b 	.word	0x0800a86b
 8009628:	08005cc1 	.word	0x08005cc1
 800962c:	08009385 	.word	0x08009385
 8009630:	0800a867 	.word	0x0800a867

08009634 <__sfputc_r>:
 8009634:	6893      	ldr	r3, [r2, #8]
 8009636:	3b01      	subs	r3, #1
 8009638:	2b00      	cmp	r3, #0
 800963a:	b410      	push	{r4}
 800963c:	6093      	str	r3, [r2, #8]
 800963e:	da08      	bge.n	8009652 <__sfputc_r+0x1e>
 8009640:	6994      	ldr	r4, [r2, #24]
 8009642:	42a3      	cmp	r3, r4
 8009644:	db01      	blt.n	800964a <__sfputc_r+0x16>
 8009646:	290a      	cmp	r1, #10
 8009648:	d103      	bne.n	8009652 <__sfputc_r+0x1e>
 800964a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800964e:	f7fd ba98 	b.w	8006b82 <__swbuf_r>
 8009652:	6813      	ldr	r3, [r2, #0]
 8009654:	1c58      	adds	r0, r3, #1
 8009656:	6010      	str	r0, [r2, #0]
 8009658:	7019      	strb	r1, [r3, #0]
 800965a:	4608      	mov	r0, r1
 800965c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009660:	4770      	bx	lr

08009662 <__sfputs_r>:
 8009662:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009664:	4606      	mov	r6, r0
 8009666:	460f      	mov	r7, r1
 8009668:	4614      	mov	r4, r2
 800966a:	18d5      	adds	r5, r2, r3
 800966c:	42ac      	cmp	r4, r5
 800966e:	d101      	bne.n	8009674 <__sfputs_r+0x12>
 8009670:	2000      	movs	r0, #0
 8009672:	e007      	b.n	8009684 <__sfputs_r+0x22>
 8009674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009678:	463a      	mov	r2, r7
 800967a:	4630      	mov	r0, r6
 800967c:	f7ff ffda 	bl	8009634 <__sfputc_r>
 8009680:	1c43      	adds	r3, r0, #1
 8009682:	d1f3      	bne.n	800966c <__sfputs_r+0xa>
 8009684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009688 <_vfiprintf_r>:
 8009688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800968c:	460d      	mov	r5, r1
 800968e:	b09d      	sub	sp, #116	@ 0x74
 8009690:	4614      	mov	r4, r2
 8009692:	4698      	mov	r8, r3
 8009694:	4606      	mov	r6, r0
 8009696:	b118      	cbz	r0, 80096a0 <_vfiprintf_r+0x18>
 8009698:	6a03      	ldr	r3, [r0, #32]
 800969a:	b90b      	cbnz	r3, 80096a0 <_vfiprintf_r+0x18>
 800969c:	f7fd f968 	bl	8006970 <__sinit>
 80096a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096a2:	07d9      	lsls	r1, r3, #31
 80096a4:	d405      	bmi.n	80096b2 <_vfiprintf_r+0x2a>
 80096a6:	89ab      	ldrh	r3, [r5, #12]
 80096a8:	059a      	lsls	r2, r3, #22
 80096aa:	d402      	bmi.n	80096b2 <_vfiprintf_r+0x2a>
 80096ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096ae:	f7fd fbd0 	bl	8006e52 <__retarget_lock_acquire_recursive>
 80096b2:	89ab      	ldrh	r3, [r5, #12]
 80096b4:	071b      	lsls	r3, r3, #28
 80096b6:	d501      	bpl.n	80096bc <_vfiprintf_r+0x34>
 80096b8:	692b      	ldr	r3, [r5, #16]
 80096ba:	b99b      	cbnz	r3, 80096e4 <_vfiprintf_r+0x5c>
 80096bc:	4629      	mov	r1, r5
 80096be:	4630      	mov	r0, r6
 80096c0:	f7fd fa9e 	bl	8006c00 <__swsetup_r>
 80096c4:	b170      	cbz	r0, 80096e4 <_vfiprintf_r+0x5c>
 80096c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096c8:	07dc      	lsls	r4, r3, #31
 80096ca:	d504      	bpl.n	80096d6 <_vfiprintf_r+0x4e>
 80096cc:	f04f 30ff 	mov.w	r0, #4294967295
 80096d0:	b01d      	add	sp, #116	@ 0x74
 80096d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096d6:	89ab      	ldrh	r3, [r5, #12]
 80096d8:	0598      	lsls	r0, r3, #22
 80096da:	d4f7      	bmi.n	80096cc <_vfiprintf_r+0x44>
 80096dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096de:	f7fd fbb9 	bl	8006e54 <__retarget_lock_release_recursive>
 80096e2:	e7f3      	b.n	80096cc <_vfiprintf_r+0x44>
 80096e4:	2300      	movs	r3, #0
 80096e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80096e8:	2320      	movs	r3, #32
 80096ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80096ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80096f2:	2330      	movs	r3, #48	@ 0x30
 80096f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80098a4 <_vfiprintf_r+0x21c>
 80096f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80096fc:	f04f 0901 	mov.w	r9, #1
 8009700:	4623      	mov	r3, r4
 8009702:	469a      	mov	sl, r3
 8009704:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009708:	b10a      	cbz	r2, 800970e <_vfiprintf_r+0x86>
 800970a:	2a25      	cmp	r2, #37	@ 0x25
 800970c:	d1f9      	bne.n	8009702 <_vfiprintf_r+0x7a>
 800970e:	ebba 0b04 	subs.w	fp, sl, r4
 8009712:	d00b      	beq.n	800972c <_vfiprintf_r+0xa4>
 8009714:	465b      	mov	r3, fp
 8009716:	4622      	mov	r2, r4
 8009718:	4629      	mov	r1, r5
 800971a:	4630      	mov	r0, r6
 800971c:	f7ff ffa1 	bl	8009662 <__sfputs_r>
 8009720:	3001      	adds	r0, #1
 8009722:	f000 80a7 	beq.w	8009874 <_vfiprintf_r+0x1ec>
 8009726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009728:	445a      	add	r2, fp
 800972a:	9209      	str	r2, [sp, #36]	@ 0x24
 800972c:	f89a 3000 	ldrb.w	r3, [sl]
 8009730:	2b00      	cmp	r3, #0
 8009732:	f000 809f 	beq.w	8009874 <_vfiprintf_r+0x1ec>
 8009736:	2300      	movs	r3, #0
 8009738:	f04f 32ff 	mov.w	r2, #4294967295
 800973c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009740:	f10a 0a01 	add.w	sl, sl, #1
 8009744:	9304      	str	r3, [sp, #16]
 8009746:	9307      	str	r3, [sp, #28]
 8009748:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800974c:	931a      	str	r3, [sp, #104]	@ 0x68
 800974e:	4654      	mov	r4, sl
 8009750:	2205      	movs	r2, #5
 8009752:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009756:	4853      	ldr	r0, [pc, #332]	@ (80098a4 <_vfiprintf_r+0x21c>)
 8009758:	f7f6 fd42 	bl	80001e0 <memchr>
 800975c:	9a04      	ldr	r2, [sp, #16]
 800975e:	b9d8      	cbnz	r0, 8009798 <_vfiprintf_r+0x110>
 8009760:	06d1      	lsls	r1, r2, #27
 8009762:	bf44      	itt	mi
 8009764:	2320      	movmi	r3, #32
 8009766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800976a:	0713      	lsls	r3, r2, #28
 800976c:	bf44      	itt	mi
 800976e:	232b      	movmi	r3, #43	@ 0x2b
 8009770:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009774:	f89a 3000 	ldrb.w	r3, [sl]
 8009778:	2b2a      	cmp	r3, #42	@ 0x2a
 800977a:	d015      	beq.n	80097a8 <_vfiprintf_r+0x120>
 800977c:	9a07      	ldr	r2, [sp, #28]
 800977e:	4654      	mov	r4, sl
 8009780:	2000      	movs	r0, #0
 8009782:	f04f 0c0a 	mov.w	ip, #10
 8009786:	4621      	mov	r1, r4
 8009788:	f811 3b01 	ldrb.w	r3, [r1], #1
 800978c:	3b30      	subs	r3, #48	@ 0x30
 800978e:	2b09      	cmp	r3, #9
 8009790:	d94b      	bls.n	800982a <_vfiprintf_r+0x1a2>
 8009792:	b1b0      	cbz	r0, 80097c2 <_vfiprintf_r+0x13a>
 8009794:	9207      	str	r2, [sp, #28]
 8009796:	e014      	b.n	80097c2 <_vfiprintf_r+0x13a>
 8009798:	eba0 0308 	sub.w	r3, r0, r8
 800979c:	fa09 f303 	lsl.w	r3, r9, r3
 80097a0:	4313      	orrs	r3, r2
 80097a2:	9304      	str	r3, [sp, #16]
 80097a4:	46a2      	mov	sl, r4
 80097a6:	e7d2      	b.n	800974e <_vfiprintf_r+0xc6>
 80097a8:	9b03      	ldr	r3, [sp, #12]
 80097aa:	1d19      	adds	r1, r3, #4
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	9103      	str	r1, [sp, #12]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	bfbb      	ittet	lt
 80097b4:	425b      	neglt	r3, r3
 80097b6:	f042 0202 	orrlt.w	r2, r2, #2
 80097ba:	9307      	strge	r3, [sp, #28]
 80097bc:	9307      	strlt	r3, [sp, #28]
 80097be:	bfb8      	it	lt
 80097c0:	9204      	strlt	r2, [sp, #16]
 80097c2:	7823      	ldrb	r3, [r4, #0]
 80097c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80097c6:	d10a      	bne.n	80097de <_vfiprintf_r+0x156>
 80097c8:	7863      	ldrb	r3, [r4, #1]
 80097ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80097cc:	d132      	bne.n	8009834 <_vfiprintf_r+0x1ac>
 80097ce:	9b03      	ldr	r3, [sp, #12]
 80097d0:	1d1a      	adds	r2, r3, #4
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	9203      	str	r2, [sp, #12]
 80097d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097da:	3402      	adds	r4, #2
 80097dc:	9305      	str	r3, [sp, #20]
 80097de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80098b4 <_vfiprintf_r+0x22c>
 80097e2:	7821      	ldrb	r1, [r4, #0]
 80097e4:	2203      	movs	r2, #3
 80097e6:	4650      	mov	r0, sl
 80097e8:	f7f6 fcfa 	bl	80001e0 <memchr>
 80097ec:	b138      	cbz	r0, 80097fe <_vfiprintf_r+0x176>
 80097ee:	9b04      	ldr	r3, [sp, #16]
 80097f0:	eba0 000a 	sub.w	r0, r0, sl
 80097f4:	2240      	movs	r2, #64	@ 0x40
 80097f6:	4082      	lsls	r2, r0
 80097f8:	4313      	orrs	r3, r2
 80097fa:	3401      	adds	r4, #1
 80097fc:	9304      	str	r3, [sp, #16]
 80097fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009802:	4829      	ldr	r0, [pc, #164]	@ (80098a8 <_vfiprintf_r+0x220>)
 8009804:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009808:	2206      	movs	r2, #6
 800980a:	f7f6 fce9 	bl	80001e0 <memchr>
 800980e:	2800      	cmp	r0, #0
 8009810:	d03f      	beq.n	8009892 <_vfiprintf_r+0x20a>
 8009812:	4b26      	ldr	r3, [pc, #152]	@ (80098ac <_vfiprintf_r+0x224>)
 8009814:	bb1b      	cbnz	r3, 800985e <_vfiprintf_r+0x1d6>
 8009816:	9b03      	ldr	r3, [sp, #12]
 8009818:	3307      	adds	r3, #7
 800981a:	f023 0307 	bic.w	r3, r3, #7
 800981e:	3308      	adds	r3, #8
 8009820:	9303      	str	r3, [sp, #12]
 8009822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009824:	443b      	add	r3, r7
 8009826:	9309      	str	r3, [sp, #36]	@ 0x24
 8009828:	e76a      	b.n	8009700 <_vfiprintf_r+0x78>
 800982a:	fb0c 3202 	mla	r2, ip, r2, r3
 800982e:	460c      	mov	r4, r1
 8009830:	2001      	movs	r0, #1
 8009832:	e7a8      	b.n	8009786 <_vfiprintf_r+0xfe>
 8009834:	2300      	movs	r3, #0
 8009836:	3401      	adds	r4, #1
 8009838:	9305      	str	r3, [sp, #20]
 800983a:	4619      	mov	r1, r3
 800983c:	f04f 0c0a 	mov.w	ip, #10
 8009840:	4620      	mov	r0, r4
 8009842:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009846:	3a30      	subs	r2, #48	@ 0x30
 8009848:	2a09      	cmp	r2, #9
 800984a:	d903      	bls.n	8009854 <_vfiprintf_r+0x1cc>
 800984c:	2b00      	cmp	r3, #0
 800984e:	d0c6      	beq.n	80097de <_vfiprintf_r+0x156>
 8009850:	9105      	str	r1, [sp, #20]
 8009852:	e7c4      	b.n	80097de <_vfiprintf_r+0x156>
 8009854:	fb0c 2101 	mla	r1, ip, r1, r2
 8009858:	4604      	mov	r4, r0
 800985a:	2301      	movs	r3, #1
 800985c:	e7f0      	b.n	8009840 <_vfiprintf_r+0x1b8>
 800985e:	ab03      	add	r3, sp, #12
 8009860:	9300      	str	r3, [sp, #0]
 8009862:	462a      	mov	r2, r5
 8009864:	4b12      	ldr	r3, [pc, #72]	@ (80098b0 <_vfiprintf_r+0x228>)
 8009866:	a904      	add	r1, sp, #16
 8009868:	4630      	mov	r0, r6
 800986a:	f7fc fa29 	bl	8005cc0 <_printf_float>
 800986e:	4607      	mov	r7, r0
 8009870:	1c78      	adds	r0, r7, #1
 8009872:	d1d6      	bne.n	8009822 <_vfiprintf_r+0x19a>
 8009874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009876:	07d9      	lsls	r1, r3, #31
 8009878:	d405      	bmi.n	8009886 <_vfiprintf_r+0x1fe>
 800987a:	89ab      	ldrh	r3, [r5, #12]
 800987c:	059a      	lsls	r2, r3, #22
 800987e:	d402      	bmi.n	8009886 <_vfiprintf_r+0x1fe>
 8009880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009882:	f7fd fae7 	bl	8006e54 <__retarget_lock_release_recursive>
 8009886:	89ab      	ldrh	r3, [r5, #12]
 8009888:	065b      	lsls	r3, r3, #25
 800988a:	f53f af1f 	bmi.w	80096cc <_vfiprintf_r+0x44>
 800988e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009890:	e71e      	b.n	80096d0 <_vfiprintf_r+0x48>
 8009892:	ab03      	add	r3, sp, #12
 8009894:	9300      	str	r3, [sp, #0]
 8009896:	462a      	mov	r2, r5
 8009898:	4b05      	ldr	r3, [pc, #20]	@ (80098b0 <_vfiprintf_r+0x228>)
 800989a:	a904      	add	r1, sp, #16
 800989c:	4630      	mov	r0, r6
 800989e:	f7fc fca7 	bl	80061f0 <_printf_i>
 80098a2:	e7e4      	b.n	800986e <_vfiprintf_r+0x1e6>
 80098a4:	0800a861 	.word	0x0800a861
 80098a8:	0800a86b 	.word	0x0800a86b
 80098ac:	08005cc1 	.word	0x08005cc1
 80098b0:	08009663 	.word	0x08009663
 80098b4:	0800a867 	.word	0x0800a867

080098b8 <__sflush_r>:
 80098b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c0:	0716      	lsls	r6, r2, #28
 80098c2:	4605      	mov	r5, r0
 80098c4:	460c      	mov	r4, r1
 80098c6:	d454      	bmi.n	8009972 <__sflush_r+0xba>
 80098c8:	684b      	ldr	r3, [r1, #4]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	dc02      	bgt.n	80098d4 <__sflush_r+0x1c>
 80098ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	dd48      	ble.n	8009966 <__sflush_r+0xae>
 80098d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098d6:	2e00      	cmp	r6, #0
 80098d8:	d045      	beq.n	8009966 <__sflush_r+0xae>
 80098da:	2300      	movs	r3, #0
 80098dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80098e0:	682f      	ldr	r7, [r5, #0]
 80098e2:	6a21      	ldr	r1, [r4, #32]
 80098e4:	602b      	str	r3, [r5, #0]
 80098e6:	d030      	beq.n	800994a <__sflush_r+0x92>
 80098e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098ea:	89a3      	ldrh	r3, [r4, #12]
 80098ec:	0759      	lsls	r1, r3, #29
 80098ee:	d505      	bpl.n	80098fc <__sflush_r+0x44>
 80098f0:	6863      	ldr	r3, [r4, #4]
 80098f2:	1ad2      	subs	r2, r2, r3
 80098f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098f6:	b10b      	cbz	r3, 80098fc <__sflush_r+0x44>
 80098f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098fa:	1ad2      	subs	r2, r2, r3
 80098fc:	2300      	movs	r3, #0
 80098fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009900:	6a21      	ldr	r1, [r4, #32]
 8009902:	4628      	mov	r0, r5
 8009904:	47b0      	blx	r6
 8009906:	1c43      	adds	r3, r0, #1
 8009908:	89a3      	ldrh	r3, [r4, #12]
 800990a:	d106      	bne.n	800991a <__sflush_r+0x62>
 800990c:	6829      	ldr	r1, [r5, #0]
 800990e:	291d      	cmp	r1, #29
 8009910:	d82b      	bhi.n	800996a <__sflush_r+0xb2>
 8009912:	4a2a      	ldr	r2, [pc, #168]	@ (80099bc <__sflush_r+0x104>)
 8009914:	410a      	asrs	r2, r1
 8009916:	07d6      	lsls	r6, r2, #31
 8009918:	d427      	bmi.n	800996a <__sflush_r+0xb2>
 800991a:	2200      	movs	r2, #0
 800991c:	6062      	str	r2, [r4, #4]
 800991e:	04d9      	lsls	r1, r3, #19
 8009920:	6922      	ldr	r2, [r4, #16]
 8009922:	6022      	str	r2, [r4, #0]
 8009924:	d504      	bpl.n	8009930 <__sflush_r+0x78>
 8009926:	1c42      	adds	r2, r0, #1
 8009928:	d101      	bne.n	800992e <__sflush_r+0x76>
 800992a:	682b      	ldr	r3, [r5, #0]
 800992c:	b903      	cbnz	r3, 8009930 <__sflush_r+0x78>
 800992e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009932:	602f      	str	r7, [r5, #0]
 8009934:	b1b9      	cbz	r1, 8009966 <__sflush_r+0xae>
 8009936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800993a:	4299      	cmp	r1, r3
 800993c:	d002      	beq.n	8009944 <__sflush_r+0x8c>
 800993e:	4628      	mov	r0, r5
 8009940:	f7fe f8ea 	bl	8007b18 <_free_r>
 8009944:	2300      	movs	r3, #0
 8009946:	6363      	str	r3, [r4, #52]	@ 0x34
 8009948:	e00d      	b.n	8009966 <__sflush_r+0xae>
 800994a:	2301      	movs	r3, #1
 800994c:	4628      	mov	r0, r5
 800994e:	47b0      	blx	r6
 8009950:	4602      	mov	r2, r0
 8009952:	1c50      	adds	r0, r2, #1
 8009954:	d1c9      	bne.n	80098ea <__sflush_r+0x32>
 8009956:	682b      	ldr	r3, [r5, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d0c6      	beq.n	80098ea <__sflush_r+0x32>
 800995c:	2b1d      	cmp	r3, #29
 800995e:	d001      	beq.n	8009964 <__sflush_r+0xac>
 8009960:	2b16      	cmp	r3, #22
 8009962:	d11e      	bne.n	80099a2 <__sflush_r+0xea>
 8009964:	602f      	str	r7, [r5, #0]
 8009966:	2000      	movs	r0, #0
 8009968:	e022      	b.n	80099b0 <__sflush_r+0xf8>
 800996a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800996e:	b21b      	sxth	r3, r3
 8009970:	e01b      	b.n	80099aa <__sflush_r+0xf2>
 8009972:	690f      	ldr	r7, [r1, #16]
 8009974:	2f00      	cmp	r7, #0
 8009976:	d0f6      	beq.n	8009966 <__sflush_r+0xae>
 8009978:	0793      	lsls	r3, r2, #30
 800997a:	680e      	ldr	r6, [r1, #0]
 800997c:	bf08      	it	eq
 800997e:	694b      	ldreq	r3, [r1, #20]
 8009980:	600f      	str	r7, [r1, #0]
 8009982:	bf18      	it	ne
 8009984:	2300      	movne	r3, #0
 8009986:	eba6 0807 	sub.w	r8, r6, r7
 800998a:	608b      	str	r3, [r1, #8]
 800998c:	f1b8 0f00 	cmp.w	r8, #0
 8009990:	dde9      	ble.n	8009966 <__sflush_r+0xae>
 8009992:	6a21      	ldr	r1, [r4, #32]
 8009994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009996:	4643      	mov	r3, r8
 8009998:	463a      	mov	r2, r7
 800999a:	4628      	mov	r0, r5
 800999c:	47b0      	blx	r6
 800999e:	2800      	cmp	r0, #0
 80099a0:	dc08      	bgt.n	80099b4 <__sflush_r+0xfc>
 80099a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099aa:	81a3      	strh	r3, [r4, #12]
 80099ac:	f04f 30ff 	mov.w	r0, #4294967295
 80099b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099b4:	4407      	add	r7, r0
 80099b6:	eba8 0800 	sub.w	r8, r8, r0
 80099ba:	e7e7      	b.n	800998c <__sflush_r+0xd4>
 80099bc:	dfbffffe 	.word	0xdfbffffe

080099c0 <_fflush_r>:
 80099c0:	b538      	push	{r3, r4, r5, lr}
 80099c2:	690b      	ldr	r3, [r1, #16]
 80099c4:	4605      	mov	r5, r0
 80099c6:	460c      	mov	r4, r1
 80099c8:	b913      	cbnz	r3, 80099d0 <_fflush_r+0x10>
 80099ca:	2500      	movs	r5, #0
 80099cc:	4628      	mov	r0, r5
 80099ce:	bd38      	pop	{r3, r4, r5, pc}
 80099d0:	b118      	cbz	r0, 80099da <_fflush_r+0x1a>
 80099d2:	6a03      	ldr	r3, [r0, #32]
 80099d4:	b90b      	cbnz	r3, 80099da <_fflush_r+0x1a>
 80099d6:	f7fc ffcb 	bl	8006970 <__sinit>
 80099da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d0f3      	beq.n	80099ca <_fflush_r+0xa>
 80099e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099e4:	07d0      	lsls	r0, r2, #31
 80099e6:	d404      	bmi.n	80099f2 <_fflush_r+0x32>
 80099e8:	0599      	lsls	r1, r3, #22
 80099ea:	d402      	bmi.n	80099f2 <_fflush_r+0x32>
 80099ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ee:	f7fd fa30 	bl	8006e52 <__retarget_lock_acquire_recursive>
 80099f2:	4628      	mov	r0, r5
 80099f4:	4621      	mov	r1, r4
 80099f6:	f7ff ff5f 	bl	80098b8 <__sflush_r>
 80099fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099fc:	07da      	lsls	r2, r3, #31
 80099fe:	4605      	mov	r5, r0
 8009a00:	d4e4      	bmi.n	80099cc <_fflush_r+0xc>
 8009a02:	89a3      	ldrh	r3, [r4, #12]
 8009a04:	059b      	lsls	r3, r3, #22
 8009a06:	d4e1      	bmi.n	80099cc <_fflush_r+0xc>
 8009a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a0a:	f7fd fa23 	bl	8006e54 <__retarget_lock_release_recursive>
 8009a0e:	e7dd      	b.n	80099cc <_fflush_r+0xc>

08009a10 <__swhatbuf_r>:
 8009a10:	b570      	push	{r4, r5, r6, lr}
 8009a12:	460c      	mov	r4, r1
 8009a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a18:	2900      	cmp	r1, #0
 8009a1a:	b096      	sub	sp, #88	@ 0x58
 8009a1c:	4615      	mov	r5, r2
 8009a1e:	461e      	mov	r6, r3
 8009a20:	da0d      	bge.n	8009a3e <__swhatbuf_r+0x2e>
 8009a22:	89a3      	ldrh	r3, [r4, #12]
 8009a24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a28:	f04f 0100 	mov.w	r1, #0
 8009a2c:	bf14      	ite	ne
 8009a2e:	2340      	movne	r3, #64	@ 0x40
 8009a30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a34:	2000      	movs	r0, #0
 8009a36:	6031      	str	r1, [r6, #0]
 8009a38:	602b      	str	r3, [r5, #0]
 8009a3a:	b016      	add	sp, #88	@ 0x58
 8009a3c:	bd70      	pop	{r4, r5, r6, pc}
 8009a3e:	466a      	mov	r2, sp
 8009a40:	f000 f874 	bl	8009b2c <_fstat_r>
 8009a44:	2800      	cmp	r0, #0
 8009a46:	dbec      	blt.n	8009a22 <__swhatbuf_r+0x12>
 8009a48:	9901      	ldr	r1, [sp, #4]
 8009a4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a52:	4259      	negs	r1, r3
 8009a54:	4159      	adcs	r1, r3
 8009a56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a5a:	e7eb      	b.n	8009a34 <__swhatbuf_r+0x24>

08009a5c <__smakebuf_r>:
 8009a5c:	898b      	ldrh	r3, [r1, #12]
 8009a5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a60:	079d      	lsls	r5, r3, #30
 8009a62:	4606      	mov	r6, r0
 8009a64:	460c      	mov	r4, r1
 8009a66:	d507      	bpl.n	8009a78 <__smakebuf_r+0x1c>
 8009a68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a6c:	6023      	str	r3, [r4, #0]
 8009a6e:	6123      	str	r3, [r4, #16]
 8009a70:	2301      	movs	r3, #1
 8009a72:	6163      	str	r3, [r4, #20]
 8009a74:	b003      	add	sp, #12
 8009a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a78:	ab01      	add	r3, sp, #4
 8009a7a:	466a      	mov	r2, sp
 8009a7c:	f7ff ffc8 	bl	8009a10 <__swhatbuf_r>
 8009a80:	9f00      	ldr	r7, [sp, #0]
 8009a82:	4605      	mov	r5, r0
 8009a84:	4639      	mov	r1, r7
 8009a86:	4630      	mov	r0, r6
 8009a88:	f7fe f8ba 	bl	8007c00 <_malloc_r>
 8009a8c:	b948      	cbnz	r0, 8009aa2 <__smakebuf_r+0x46>
 8009a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a92:	059a      	lsls	r2, r3, #22
 8009a94:	d4ee      	bmi.n	8009a74 <__smakebuf_r+0x18>
 8009a96:	f023 0303 	bic.w	r3, r3, #3
 8009a9a:	f043 0302 	orr.w	r3, r3, #2
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	e7e2      	b.n	8009a68 <__smakebuf_r+0xc>
 8009aa2:	89a3      	ldrh	r3, [r4, #12]
 8009aa4:	6020      	str	r0, [r4, #0]
 8009aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009aaa:	81a3      	strh	r3, [r4, #12]
 8009aac:	9b01      	ldr	r3, [sp, #4]
 8009aae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ab2:	b15b      	cbz	r3, 8009acc <__smakebuf_r+0x70>
 8009ab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ab8:	4630      	mov	r0, r6
 8009aba:	f000 f849 	bl	8009b50 <_isatty_r>
 8009abe:	b128      	cbz	r0, 8009acc <__smakebuf_r+0x70>
 8009ac0:	89a3      	ldrh	r3, [r4, #12]
 8009ac2:	f023 0303 	bic.w	r3, r3, #3
 8009ac6:	f043 0301 	orr.w	r3, r3, #1
 8009aca:	81a3      	strh	r3, [r4, #12]
 8009acc:	89a3      	ldrh	r3, [r4, #12]
 8009ace:	431d      	orrs	r5, r3
 8009ad0:	81a5      	strh	r5, [r4, #12]
 8009ad2:	e7cf      	b.n	8009a74 <__smakebuf_r+0x18>

08009ad4 <memmove>:
 8009ad4:	4288      	cmp	r0, r1
 8009ad6:	b510      	push	{r4, lr}
 8009ad8:	eb01 0402 	add.w	r4, r1, r2
 8009adc:	d902      	bls.n	8009ae4 <memmove+0x10>
 8009ade:	4284      	cmp	r4, r0
 8009ae0:	4623      	mov	r3, r4
 8009ae2:	d807      	bhi.n	8009af4 <memmove+0x20>
 8009ae4:	1e43      	subs	r3, r0, #1
 8009ae6:	42a1      	cmp	r1, r4
 8009ae8:	d008      	beq.n	8009afc <memmove+0x28>
 8009aea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009aee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009af2:	e7f8      	b.n	8009ae6 <memmove+0x12>
 8009af4:	4402      	add	r2, r0
 8009af6:	4601      	mov	r1, r0
 8009af8:	428a      	cmp	r2, r1
 8009afa:	d100      	bne.n	8009afe <memmove+0x2a>
 8009afc:	bd10      	pop	{r4, pc}
 8009afe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b06:	e7f7      	b.n	8009af8 <memmove+0x24>

08009b08 <strncmp>:
 8009b08:	b510      	push	{r4, lr}
 8009b0a:	b16a      	cbz	r2, 8009b28 <strncmp+0x20>
 8009b0c:	3901      	subs	r1, #1
 8009b0e:	1884      	adds	r4, r0, r2
 8009b10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b14:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009b18:	429a      	cmp	r2, r3
 8009b1a:	d103      	bne.n	8009b24 <strncmp+0x1c>
 8009b1c:	42a0      	cmp	r0, r4
 8009b1e:	d001      	beq.n	8009b24 <strncmp+0x1c>
 8009b20:	2a00      	cmp	r2, #0
 8009b22:	d1f5      	bne.n	8009b10 <strncmp+0x8>
 8009b24:	1ad0      	subs	r0, r2, r3
 8009b26:	bd10      	pop	{r4, pc}
 8009b28:	4610      	mov	r0, r2
 8009b2a:	e7fc      	b.n	8009b26 <strncmp+0x1e>

08009b2c <_fstat_r>:
 8009b2c:	b538      	push	{r3, r4, r5, lr}
 8009b2e:	4d07      	ldr	r5, [pc, #28]	@ (8009b4c <_fstat_r+0x20>)
 8009b30:	2300      	movs	r3, #0
 8009b32:	4604      	mov	r4, r0
 8009b34:	4608      	mov	r0, r1
 8009b36:	4611      	mov	r1, r2
 8009b38:	602b      	str	r3, [r5, #0]
 8009b3a:	f7f7 ff1b 	bl	8001974 <_fstat>
 8009b3e:	1c43      	adds	r3, r0, #1
 8009b40:	d102      	bne.n	8009b48 <_fstat_r+0x1c>
 8009b42:	682b      	ldr	r3, [r5, #0]
 8009b44:	b103      	cbz	r3, 8009b48 <_fstat_r+0x1c>
 8009b46:	6023      	str	r3, [r4, #0]
 8009b48:	bd38      	pop	{r3, r4, r5, pc}
 8009b4a:	bf00      	nop
 8009b4c:	20004424 	.word	0x20004424

08009b50 <_isatty_r>:
 8009b50:	b538      	push	{r3, r4, r5, lr}
 8009b52:	4d06      	ldr	r5, [pc, #24]	@ (8009b6c <_isatty_r+0x1c>)
 8009b54:	2300      	movs	r3, #0
 8009b56:	4604      	mov	r4, r0
 8009b58:	4608      	mov	r0, r1
 8009b5a:	602b      	str	r3, [r5, #0]
 8009b5c:	f7f7 ff1a 	bl	8001994 <_isatty>
 8009b60:	1c43      	adds	r3, r0, #1
 8009b62:	d102      	bne.n	8009b6a <_isatty_r+0x1a>
 8009b64:	682b      	ldr	r3, [r5, #0]
 8009b66:	b103      	cbz	r3, 8009b6a <_isatty_r+0x1a>
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	bd38      	pop	{r3, r4, r5, pc}
 8009b6c:	20004424 	.word	0x20004424

08009b70 <_sbrk_r>:
 8009b70:	b538      	push	{r3, r4, r5, lr}
 8009b72:	4d06      	ldr	r5, [pc, #24]	@ (8009b8c <_sbrk_r+0x1c>)
 8009b74:	2300      	movs	r3, #0
 8009b76:	4604      	mov	r4, r0
 8009b78:	4608      	mov	r0, r1
 8009b7a:	602b      	str	r3, [r5, #0]
 8009b7c:	f7f7 ff22 	bl	80019c4 <_sbrk>
 8009b80:	1c43      	adds	r3, r0, #1
 8009b82:	d102      	bne.n	8009b8a <_sbrk_r+0x1a>
 8009b84:	682b      	ldr	r3, [r5, #0]
 8009b86:	b103      	cbz	r3, 8009b8a <_sbrk_r+0x1a>
 8009b88:	6023      	str	r3, [r4, #0]
 8009b8a:	bd38      	pop	{r3, r4, r5, pc}
 8009b8c:	20004424 	.word	0x20004424

08009b90 <nan>:
 8009b90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009b98 <nan+0x8>
 8009b94:	4770      	bx	lr
 8009b96:	bf00      	nop
 8009b98:	00000000 	.word	0x00000000
 8009b9c:	7ff80000 	.word	0x7ff80000

08009ba0 <__assert_func>:
 8009ba0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ba2:	4614      	mov	r4, r2
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	4b09      	ldr	r3, [pc, #36]	@ (8009bcc <__assert_func+0x2c>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4605      	mov	r5, r0
 8009bac:	68d8      	ldr	r0, [r3, #12]
 8009bae:	b954      	cbnz	r4, 8009bc6 <__assert_func+0x26>
 8009bb0:	4b07      	ldr	r3, [pc, #28]	@ (8009bd0 <__assert_func+0x30>)
 8009bb2:	461c      	mov	r4, r3
 8009bb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009bb8:	9100      	str	r1, [sp, #0]
 8009bba:	462b      	mov	r3, r5
 8009bbc:	4905      	ldr	r1, [pc, #20]	@ (8009bd4 <__assert_func+0x34>)
 8009bbe:	f000 fba7 	bl	800a310 <fiprintf>
 8009bc2:	f000 fbb7 	bl	800a334 <abort>
 8009bc6:	4b04      	ldr	r3, [pc, #16]	@ (8009bd8 <__assert_func+0x38>)
 8009bc8:	e7f4      	b.n	8009bb4 <__assert_func+0x14>
 8009bca:	bf00      	nop
 8009bcc:	2000001c 	.word	0x2000001c
 8009bd0:	0800a8b5 	.word	0x0800a8b5
 8009bd4:	0800a887 	.word	0x0800a887
 8009bd8:	0800a87a 	.word	0x0800a87a

08009bdc <_calloc_r>:
 8009bdc:	b570      	push	{r4, r5, r6, lr}
 8009bde:	fba1 5402 	umull	r5, r4, r1, r2
 8009be2:	b93c      	cbnz	r4, 8009bf4 <_calloc_r+0x18>
 8009be4:	4629      	mov	r1, r5
 8009be6:	f7fe f80b 	bl	8007c00 <_malloc_r>
 8009bea:	4606      	mov	r6, r0
 8009bec:	b928      	cbnz	r0, 8009bfa <_calloc_r+0x1e>
 8009bee:	2600      	movs	r6, #0
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	bd70      	pop	{r4, r5, r6, pc}
 8009bf4:	220c      	movs	r2, #12
 8009bf6:	6002      	str	r2, [r0, #0]
 8009bf8:	e7f9      	b.n	8009bee <_calloc_r+0x12>
 8009bfa:	462a      	mov	r2, r5
 8009bfc:	4621      	mov	r1, r4
 8009bfe:	f7fd f855 	bl	8006cac <memset>
 8009c02:	e7f5      	b.n	8009bf0 <_calloc_r+0x14>

08009c04 <rshift>:
 8009c04:	6903      	ldr	r3, [r0, #16]
 8009c06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009c0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009c0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009c12:	f100 0414 	add.w	r4, r0, #20
 8009c16:	dd45      	ble.n	8009ca4 <rshift+0xa0>
 8009c18:	f011 011f 	ands.w	r1, r1, #31
 8009c1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009c20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009c24:	d10c      	bne.n	8009c40 <rshift+0x3c>
 8009c26:	f100 0710 	add.w	r7, r0, #16
 8009c2a:	4629      	mov	r1, r5
 8009c2c:	42b1      	cmp	r1, r6
 8009c2e:	d334      	bcc.n	8009c9a <rshift+0x96>
 8009c30:	1a9b      	subs	r3, r3, r2
 8009c32:	009b      	lsls	r3, r3, #2
 8009c34:	1eea      	subs	r2, r5, #3
 8009c36:	4296      	cmp	r6, r2
 8009c38:	bf38      	it	cc
 8009c3a:	2300      	movcc	r3, #0
 8009c3c:	4423      	add	r3, r4
 8009c3e:	e015      	b.n	8009c6c <rshift+0x68>
 8009c40:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009c44:	f1c1 0820 	rsb	r8, r1, #32
 8009c48:	40cf      	lsrs	r7, r1
 8009c4a:	f105 0e04 	add.w	lr, r5, #4
 8009c4e:	46a1      	mov	r9, r4
 8009c50:	4576      	cmp	r6, lr
 8009c52:	46f4      	mov	ip, lr
 8009c54:	d815      	bhi.n	8009c82 <rshift+0x7e>
 8009c56:	1a9a      	subs	r2, r3, r2
 8009c58:	0092      	lsls	r2, r2, #2
 8009c5a:	3a04      	subs	r2, #4
 8009c5c:	3501      	adds	r5, #1
 8009c5e:	42ae      	cmp	r6, r5
 8009c60:	bf38      	it	cc
 8009c62:	2200      	movcc	r2, #0
 8009c64:	18a3      	adds	r3, r4, r2
 8009c66:	50a7      	str	r7, [r4, r2]
 8009c68:	b107      	cbz	r7, 8009c6c <rshift+0x68>
 8009c6a:	3304      	adds	r3, #4
 8009c6c:	1b1a      	subs	r2, r3, r4
 8009c6e:	42a3      	cmp	r3, r4
 8009c70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009c74:	bf08      	it	eq
 8009c76:	2300      	moveq	r3, #0
 8009c78:	6102      	str	r2, [r0, #16]
 8009c7a:	bf08      	it	eq
 8009c7c:	6143      	streq	r3, [r0, #20]
 8009c7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c82:	f8dc c000 	ldr.w	ip, [ip]
 8009c86:	fa0c fc08 	lsl.w	ip, ip, r8
 8009c8a:	ea4c 0707 	orr.w	r7, ip, r7
 8009c8e:	f849 7b04 	str.w	r7, [r9], #4
 8009c92:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009c96:	40cf      	lsrs	r7, r1
 8009c98:	e7da      	b.n	8009c50 <rshift+0x4c>
 8009c9a:	f851 cb04 	ldr.w	ip, [r1], #4
 8009c9e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009ca2:	e7c3      	b.n	8009c2c <rshift+0x28>
 8009ca4:	4623      	mov	r3, r4
 8009ca6:	e7e1      	b.n	8009c6c <rshift+0x68>

08009ca8 <__hexdig_fun>:
 8009ca8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009cac:	2b09      	cmp	r3, #9
 8009cae:	d802      	bhi.n	8009cb6 <__hexdig_fun+0xe>
 8009cb0:	3820      	subs	r0, #32
 8009cb2:	b2c0      	uxtb	r0, r0
 8009cb4:	4770      	bx	lr
 8009cb6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009cba:	2b05      	cmp	r3, #5
 8009cbc:	d801      	bhi.n	8009cc2 <__hexdig_fun+0x1a>
 8009cbe:	3847      	subs	r0, #71	@ 0x47
 8009cc0:	e7f7      	b.n	8009cb2 <__hexdig_fun+0xa>
 8009cc2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009cc6:	2b05      	cmp	r3, #5
 8009cc8:	d801      	bhi.n	8009cce <__hexdig_fun+0x26>
 8009cca:	3827      	subs	r0, #39	@ 0x27
 8009ccc:	e7f1      	b.n	8009cb2 <__hexdig_fun+0xa>
 8009cce:	2000      	movs	r0, #0
 8009cd0:	4770      	bx	lr
	...

08009cd4 <__gethex>:
 8009cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd8:	b085      	sub	sp, #20
 8009cda:	468a      	mov	sl, r1
 8009cdc:	9302      	str	r3, [sp, #8]
 8009cde:	680b      	ldr	r3, [r1, #0]
 8009ce0:	9001      	str	r0, [sp, #4]
 8009ce2:	4690      	mov	r8, r2
 8009ce4:	1c9c      	adds	r4, r3, #2
 8009ce6:	46a1      	mov	r9, r4
 8009ce8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009cec:	2830      	cmp	r0, #48	@ 0x30
 8009cee:	d0fa      	beq.n	8009ce6 <__gethex+0x12>
 8009cf0:	eba9 0303 	sub.w	r3, r9, r3
 8009cf4:	f1a3 0b02 	sub.w	fp, r3, #2
 8009cf8:	f7ff ffd6 	bl	8009ca8 <__hexdig_fun>
 8009cfc:	4605      	mov	r5, r0
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	d168      	bne.n	8009dd4 <__gethex+0x100>
 8009d02:	49a0      	ldr	r1, [pc, #640]	@ (8009f84 <__gethex+0x2b0>)
 8009d04:	2201      	movs	r2, #1
 8009d06:	4648      	mov	r0, r9
 8009d08:	f7ff fefe 	bl	8009b08 <strncmp>
 8009d0c:	4607      	mov	r7, r0
 8009d0e:	2800      	cmp	r0, #0
 8009d10:	d167      	bne.n	8009de2 <__gethex+0x10e>
 8009d12:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009d16:	4626      	mov	r6, r4
 8009d18:	f7ff ffc6 	bl	8009ca8 <__hexdig_fun>
 8009d1c:	2800      	cmp	r0, #0
 8009d1e:	d062      	beq.n	8009de6 <__gethex+0x112>
 8009d20:	4623      	mov	r3, r4
 8009d22:	7818      	ldrb	r0, [r3, #0]
 8009d24:	2830      	cmp	r0, #48	@ 0x30
 8009d26:	4699      	mov	r9, r3
 8009d28:	f103 0301 	add.w	r3, r3, #1
 8009d2c:	d0f9      	beq.n	8009d22 <__gethex+0x4e>
 8009d2e:	f7ff ffbb 	bl	8009ca8 <__hexdig_fun>
 8009d32:	fab0 f580 	clz	r5, r0
 8009d36:	096d      	lsrs	r5, r5, #5
 8009d38:	f04f 0b01 	mov.w	fp, #1
 8009d3c:	464a      	mov	r2, r9
 8009d3e:	4616      	mov	r6, r2
 8009d40:	3201      	adds	r2, #1
 8009d42:	7830      	ldrb	r0, [r6, #0]
 8009d44:	f7ff ffb0 	bl	8009ca8 <__hexdig_fun>
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	d1f8      	bne.n	8009d3e <__gethex+0x6a>
 8009d4c:	498d      	ldr	r1, [pc, #564]	@ (8009f84 <__gethex+0x2b0>)
 8009d4e:	2201      	movs	r2, #1
 8009d50:	4630      	mov	r0, r6
 8009d52:	f7ff fed9 	bl	8009b08 <strncmp>
 8009d56:	2800      	cmp	r0, #0
 8009d58:	d13f      	bne.n	8009dda <__gethex+0x106>
 8009d5a:	b944      	cbnz	r4, 8009d6e <__gethex+0x9a>
 8009d5c:	1c74      	adds	r4, r6, #1
 8009d5e:	4622      	mov	r2, r4
 8009d60:	4616      	mov	r6, r2
 8009d62:	3201      	adds	r2, #1
 8009d64:	7830      	ldrb	r0, [r6, #0]
 8009d66:	f7ff ff9f 	bl	8009ca8 <__hexdig_fun>
 8009d6a:	2800      	cmp	r0, #0
 8009d6c:	d1f8      	bne.n	8009d60 <__gethex+0x8c>
 8009d6e:	1ba4      	subs	r4, r4, r6
 8009d70:	00a7      	lsls	r7, r4, #2
 8009d72:	7833      	ldrb	r3, [r6, #0]
 8009d74:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009d78:	2b50      	cmp	r3, #80	@ 0x50
 8009d7a:	d13e      	bne.n	8009dfa <__gethex+0x126>
 8009d7c:	7873      	ldrb	r3, [r6, #1]
 8009d7e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009d80:	d033      	beq.n	8009dea <__gethex+0x116>
 8009d82:	2b2d      	cmp	r3, #45	@ 0x2d
 8009d84:	d034      	beq.n	8009df0 <__gethex+0x11c>
 8009d86:	1c71      	adds	r1, r6, #1
 8009d88:	2400      	movs	r4, #0
 8009d8a:	7808      	ldrb	r0, [r1, #0]
 8009d8c:	f7ff ff8c 	bl	8009ca8 <__hexdig_fun>
 8009d90:	1e43      	subs	r3, r0, #1
 8009d92:	b2db      	uxtb	r3, r3
 8009d94:	2b18      	cmp	r3, #24
 8009d96:	d830      	bhi.n	8009dfa <__gethex+0x126>
 8009d98:	f1a0 0210 	sub.w	r2, r0, #16
 8009d9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009da0:	f7ff ff82 	bl	8009ca8 <__hexdig_fun>
 8009da4:	f100 3cff 	add.w	ip, r0, #4294967295
 8009da8:	fa5f fc8c 	uxtb.w	ip, ip
 8009dac:	f1bc 0f18 	cmp.w	ip, #24
 8009db0:	f04f 030a 	mov.w	r3, #10
 8009db4:	d91e      	bls.n	8009df4 <__gethex+0x120>
 8009db6:	b104      	cbz	r4, 8009dba <__gethex+0xe6>
 8009db8:	4252      	negs	r2, r2
 8009dba:	4417      	add	r7, r2
 8009dbc:	f8ca 1000 	str.w	r1, [sl]
 8009dc0:	b1ed      	cbz	r5, 8009dfe <__gethex+0x12a>
 8009dc2:	f1bb 0f00 	cmp.w	fp, #0
 8009dc6:	bf0c      	ite	eq
 8009dc8:	2506      	moveq	r5, #6
 8009dca:	2500      	movne	r5, #0
 8009dcc:	4628      	mov	r0, r5
 8009dce:	b005      	add	sp, #20
 8009dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dd4:	2500      	movs	r5, #0
 8009dd6:	462c      	mov	r4, r5
 8009dd8:	e7b0      	b.n	8009d3c <__gethex+0x68>
 8009dda:	2c00      	cmp	r4, #0
 8009ddc:	d1c7      	bne.n	8009d6e <__gethex+0x9a>
 8009dde:	4627      	mov	r7, r4
 8009de0:	e7c7      	b.n	8009d72 <__gethex+0x9e>
 8009de2:	464e      	mov	r6, r9
 8009de4:	462f      	mov	r7, r5
 8009de6:	2501      	movs	r5, #1
 8009de8:	e7c3      	b.n	8009d72 <__gethex+0x9e>
 8009dea:	2400      	movs	r4, #0
 8009dec:	1cb1      	adds	r1, r6, #2
 8009dee:	e7cc      	b.n	8009d8a <__gethex+0xb6>
 8009df0:	2401      	movs	r4, #1
 8009df2:	e7fb      	b.n	8009dec <__gethex+0x118>
 8009df4:	fb03 0002 	mla	r0, r3, r2, r0
 8009df8:	e7ce      	b.n	8009d98 <__gethex+0xc4>
 8009dfa:	4631      	mov	r1, r6
 8009dfc:	e7de      	b.n	8009dbc <__gethex+0xe8>
 8009dfe:	eba6 0309 	sub.w	r3, r6, r9
 8009e02:	3b01      	subs	r3, #1
 8009e04:	4629      	mov	r1, r5
 8009e06:	2b07      	cmp	r3, #7
 8009e08:	dc0a      	bgt.n	8009e20 <__gethex+0x14c>
 8009e0a:	9801      	ldr	r0, [sp, #4]
 8009e0c:	f7fd ff84 	bl	8007d18 <_Balloc>
 8009e10:	4604      	mov	r4, r0
 8009e12:	b940      	cbnz	r0, 8009e26 <__gethex+0x152>
 8009e14:	4b5c      	ldr	r3, [pc, #368]	@ (8009f88 <__gethex+0x2b4>)
 8009e16:	4602      	mov	r2, r0
 8009e18:	21e4      	movs	r1, #228	@ 0xe4
 8009e1a:	485c      	ldr	r0, [pc, #368]	@ (8009f8c <__gethex+0x2b8>)
 8009e1c:	f7ff fec0 	bl	8009ba0 <__assert_func>
 8009e20:	3101      	adds	r1, #1
 8009e22:	105b      	asrs	r3, r3, #1
 8009e24:	e7ef      	b.n	8009e06 <__gethex+0x132>
 8009e26:	f100 0a14 	add.w	sl, r0, #20
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	4655      	mov	r5, sl
 8009e2e:	469b      	mov	fp, r3
 8009e30:	45b1      	cmp	r9, r6
 8009e32:	d337      	bcc.n	8009ea4 <__gethex+0x1d0>
 8009e34:	f845 bb04 	str.w	fp, [r5], #4
 8009e38:	eba5 050a 	sub.w	r5, r5, sl
 8009e3c:	10ad      	asrs	r5, r5, #2
 8009e3e:	6125      	str	r5, [r4, #16]
 8009e40:	4658      	mov	r0, fp
 8009e42:	f7fe f85b 	bl	8007efc <__hi0bits>
 8009e46:	016d      	lsls	r5, r5, #5
 8009e48:	f8d8 6000 	ldr.w	r6, [r8]
 8009e4c:	1a2d      	subs	r5, r5, r0
 8009e4e:	42b5      	cmp	r5, r6
 8009e50:	dd54      	ble.n	8009efc <__gethex+0x228>
 8009e52:	1bad      	subs	r5, r5, r6
 8009e54:	4629      	mov	r1, r5
 8009e56:	4620      	mov	r0, r4
 8009e58:	f7fe fbef 	bl	800863a <__any_on>
 8009e5c:	4681      	mov	r9, r0
 8009e5e:	b178      	cbz	r0, 8009e80 <__gethex+0x1ac>
 8009e60:	1e6b      	subs	r3, r5, #1
 8009e62:	1159      	asrs	r1, r3, #5
 8009e64:	f003 021f 	and.w	r2, r3, #31
 8009e68:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009e6c:	f04f 0901 	mov.w	r9, #1
 8009e70:	fa09 f202 	lsl.w	r2, r9, r2
 8009e74:	420a      	tst	r2, r1
 8009e76:	d003      	beq.n	8009e80 <__gethex+0x1ac>
 8009e78:	454b      	cmp	r3, r9
 8009e7a:	dc36      	bgt.n	8009eea <__gethex+0x216>
 8009e7c:	f04f 0902 	mov.w	r9, #2
 8009e80:	4629      	mov	r1, r5
 8009e82:	4620      	mov	r0, r4
 8009e84:	f7ff febe 	bl	8009c04 <rshift>
 8009e88:	442f      	add	r7, r5
 8009e8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e8e:	42bb      	cmp	r3, r7
 8009e90:	da42      	bge.n	8009f18 <__gethex+0x244>
 8009e92:	9801      	ldr	r0, [sp, #4]
 8009e94:	4621      	mov	r1, r4
 8009e96:	f7fd ff7f 	bl	8007d98 <_Bfree>
 8009e9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	6013      	str	r3, [r2, #0]
 8009ea0:	25a3      	movs	r5, #163	@ 0xa3
 8009ea2:	e793      	b.n	8009dcc <__gethex+0xf8>
 8009ea4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009ea8:	2a2e      	cmp	r2, #46	@ 0x2e
 8009eaa:	d012      	beq.n	8009ed2 <__gethex+0x1fe>
 8009eac:	2b20      	cmp	r3, #32
 8009eae:	d104      	bne.n	8009eba <__gethex+0x1e6>
 8009eb0:	f845 bb04 	str.w	fp, [r5], #4
 8009eb4:	f04f 0b00 	mov.w	fp, #0
 8009eb8:	465b      	mov	r3, fp
 8009eba:	7830      	ldrb	r0, [r6, #0]
 8009ebc:	9303      	str	r3, [sp, #12]
 8009ebe:	f7ff fef3 	bl	8009ca8 <__hexdig_fun>
 8009ec2:	9b03      	ldr	r3, [sp, #12]
 8009ec4:	f000 000f 	and.w	r0, r0, #15
 8009ec8:	4098      	lsls	r0, r3
 8009eca:	ea4b 0b00 	orr.w	fp, fp, r0
 8009ece:	3304      	adds	r3, #4
 8009ed0:	e7ae      	b.n	8009e30 <__gethex+0x15c>
 8009ed2:	45b1      	cmp	r9, r6
 8009ed4:	d8ea      	bhi.n	8009eac <__gethex+0x1d8>
 8009ed6:	492b      	ldr	r1, [pc, #172]	@ (8009f84 <__gethex+0x2b0>)
 8009ed8:	9303      	str	r3, [sp, #12]
 8009eda:	2201      	movs	r2, #1
 8009edc:	4630      	mov	r0, r6
 8009ede:	f7ff fe13 	bl	8009b08 <strncmp>
 8009ee2:	9b03      	ldr	r3, [sp, #12]
 8009ee4:	2800      	cmp	r0, #0
 8009ee6:	d1e1      	bne.n	8009eac <__gethex+0x1d8>
 8009ee8:	e7a2      	b.n	8009e30 <__gethex+0x15c>
 8009eea:	1ea9      	subs	r1, r5, #2
 8009eec:	4620      	mov	r0, r4
 8009eee:	f7fe fba4 	bl	800863a <__any_on>
 8009ef2:	2800      	cmp	r0, #0
 8009ef4:	d0c2      	beq.n	8009e7c <__gethex+0x1a8>
 8009ef6:	f04f 0903 	mov.w	r9, #3
 8009efa:	e7c1      	b.n	8009e80 <__gethex+0x1ac>
 8009efc:	da09      	bge.n	8009f12 <__gethex+0x23e>
 8009efe:	1b75      	subs	r5, r6, r5
 8009f00:	4621      	mov	r1, r4
 8009f02:	9801      	ldr	r0, [sp, #4]
 8009f04:	462a      	mov	r2, r5
 8009f06:	f7fe f95f 	bl	80081c8 <__lshift>
 8009f0a:	1b7f      	subs	r7, r7, r5
 8009f0c:	4604      	mov	r4, r0
 8009f0e:	f100 0a14 	add.w	sl, r0, #20
 8009f12:	f04f 0900 	mov.w	r9, #0
 8009f16:	e7b8      	b.n	8009e8a <__gethex+0x1b6>
 8009f18:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009f1c:	42bd      	cmp	r5, r7
 8009f1e:	dd6f      	ble.n	800a000 <__gethex+0x32c>
 8009f20:	1bed      	subs	r5, r5, r7
 8009f22:	42ae      	cmp	r6, r5
 8009f24:	dc34      	bgt.n	8009f90 <__gethex+0x2bc>
 8009f26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f2a:	2b02      	cmp	r3, #2
 8009f2c:	d022      	beq.n	8009f74 <__gethex+0x2a0>
 8009f2e:	2b03      	cmp	r3, #3
 8009f30:	d024      	beq.n	8009f7c <__gethex+0x2a8>
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d115      	bne.n	8009f62 <__gethex+0x28e>
 8009f36:	42ae      	cmp	r6, r5
 8009f38:	d113      	bne.n	8009f62 <__gethex+0x28e>
 8009f3a:	2e01      	cmp	r6, #1
 8009f3c:	d10b      	bne.n	8009f56 <__gethex+0x282>
 8009f3e:	9a02      	ldr	r2, [sp, #8]
 8009f40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009f44:	6013      	str	r3, [r2, #0]
 8009f46:	2301      	movs	r3, #1
 8009f48:	6123      	str	r3, [r4, #16]
 8009f4a:	f8ca 3000 	str.w	r3, [sl]
 8009f4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f50:	2562      	movs	r5, #98	@ 0x62
 8009f52:	601c      	str	r4, [r3, #0]
 8009f54:	e73a      	b.n	8009dcc <__gethex+0xf8>
 8009f56:	1e71      	subs	r1, r6, #1
 8009f58:	4620      	mov	r0, r4
 8009f5a:	f7fe fb6e 	bl	800863a <__any_on>
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	d1ed      	bne.n	8009f3e <__gethex+0x26a>
 8009f62:	9801      	ldr	r0, [sp, #4]
 8009f64:	4621      	mov	r1, r4
 8009f66:	f7fd ff17 	bl	8007d98 <_Bfree>
 8009f6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	6013      	str	r3, [r2, #0]
 8009f70:	2550      	movs	r5, #80	@ 0x50
 8009f72:	e72b      	b.n	8009dcc <__gethex+0xf8>
 8009f74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d1f3      	bne.n	8009f62 <__gethex+0x28e>
 8009f7a:	e7e0      	b.n	8009f3e <__gethex+0x26a>
 8009f7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d1dd      	bne.n	8009f3e <__gethex+0x26a>
 8009f82:	e7ee      	b.n	8009f62 <__gethex+0x28e>
 8009f84:	0800a708 	.word	0x0800a708
 8009f88:	0800a5a1 	.word	0x0800a5a1
 8009f8c:	0800a8b6 	.word	0x0800a8b6
 8009f90:	1e6f      	subs	r7, r5, #1
 8009f92:	f1b9 0f00 	cmp.w	r9, #0
 8009f96:	d130      	bne.n	8009ffa <__gethex+0x326>
 8009f98:	b127      	cbz	r7, 8009fa4 <__gethex+0x2d0>
 8009f9a:	4639      	mov	r1, r7
 8009f9c:	4620      	mov	r0, r4
 8009f9e:	f7fe fb4c 	bl	800863a <__any_on>
 8009fa2:	4681      	mov	r9, r0
 8009fa4:	117a      	asrs	r2, r7, #5
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009fac:	f007 071f 	and.w	r7, r7, #31
 8009fb0:	40bb      	lsls	r3, r7
 8009fb2:	4213      	tst	r3, r2
 8009fb4:	4629      	mov	r1, r5
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	bf18      	it	ne
 8009fba:	f049 0902 	orrne.w	r9, r9, #2
 8009fbe:	f7ff fe21 	bl	8009c04 <rshift>
 8009fc2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009fc6:	1b76      	subs	r6, r6, r5
 8009fc8:	2502      	movs	r5, #2
 8009fca:	f1b9 0f00 	cmp.w	r9, #0
 8009fce:	d047      	beq.n	800a060 <__gethex+0x38c>
 8009fd0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009fd4:	2b02      	cmp	r3, #2
 8009fd6:	d015      	beq.n	800a004 <__gethex+0x330>
 8009fd8:	2b03      	cmp	r3, #3
 8009fda:	d017      	beq.n	800a00c <__gethex+0x338>
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	d109      	bne.n	8009ff4 <__gethex+0x320>
 8009fe0:	f019 0f02 	tst.w	r9, #2
 8009fe4:	d006      	beq.n	8009ff4 <__gethex+0x320>
 8009fe6:	f8da 3000 	ldr.w	r3, [sl]
 8009fea:	ea49 0903 	orr.w	r9, r9, r3
 8009fee:	f019 0f01 	tst.w	r9, #1
 8009ff2:	d10e      	bne.n	800a012 <__gethex+0x33e>
 8009ff4:	f045 0510 	orr.w	r5, r5, #16
 8009ff8:	e032      	b.n	800a060 <__gethex+0x38c>
 8009ffa:	f04f 0901 	mov.w	r9, #1
 8009ffe:	e7d1      	b.n	8009fa4 <__gethex+0x2d0>
 800a000:	2501      	movs	r5, #1
 800a002:	e7e2      	b.n	8009fca <__gethex+0x2f6>
 800a004:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a006:	f1c3 0301 	rsb	r3, r3, #1
 800a00a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a00c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d0f0      	beq.n	8009ff4 <__gethex+0x320>
 800a012:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a016:	f104 0314 	add.w	r3, r4, #20
 800a01a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a01e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a022:	f04f 0c00 	mov.w	ip, #0
 800a026:	4618      	mov	r0, r3
 800a028:	f853 2b04 	ldr.w	r2, [r3], #4
 800a02c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a030:	d01b      	beq.n	800a06a <__gethex+0x396>
 800a032:	3201      	adds	r2, #1
 800a034:	6002      	str	r2, [r0, #0]
 800a036:	2d02      	cmp	r5, #2
 800a038:	f104 0314 	add.w	r3, r4, #20
 800a03c:	d13c      	bne.n	800a0b8 <__gethex+0x3e4>
 800a03e:	f8d8 2000 	ldr.w	r2, [r8]
 800a042:	3a01      	subs	r2, #1
 800a044:	42b2      	cmp	r2, r6
 800a046:	d109      	bne.n	800a05c <__gethex+0x388>
 800a048:	1171      	asrs	r1, r6, #5
 800a04a:	2201      	movs	r2, #1
 800a04c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a050:	f006 061f 	and.w	r6, r6, #31
 800a054:	fa02 f606 	lsl.w	r6, r2, r6
 800a058:	421e      	tst	r6, r3
 800a05a:	d13a      	bne.n	800a0d2 <__gethex+0x3fe>
 800a05c:	f045 0520 	orr.w	r5, r5, #32
 800a060:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a062:	601c      	str	r4, [r3, #0]
 800a064:	9b02      	ldr	r3, [sp, #8]
 800a066:	601f      	str	r7, [r3, #0]
 800a068:	e6b0      	b.n	8009dcc <__gethex+0xf8>
 800a06a:	4299      	cmp	r1, r3
 800a06c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a070:	d8d9      	bhi.n	800a026 <__gethex+0x352>
 800a072:	68a3      	ldr	r3, [r4, #8]
 800a074:	459b      	cmp	fp, r3
 800a076:	db17      	blt.n	800a0a8 <__gethex+0x3d4>
 800a078:	6861      	ldr	r1, [r4, #4]
 800a07a:	9801      	ldr	r0, [sp, #4]
 800a07c:	3101      	adds	r1, #1
 800a07e:	f7fd fe4b 	bl	8007d18 <_Balloc>
 800a082:	4681      	mov	r9, r0
 800a084:	b918      	cbnz	r0, 800a08e <__gethex+0x3ba>
 800a086:	4b1a      	ldr	r3, [pc, #104]	@ (800a0f0 <__gethex+0x41c>)
 800a088:	4602      	mov	r2, r0
 800a08a:	2184      	movs	r1, #132	@ 0x84
 800a08c:	e6c5      	b.n	8009e1a <__gethex+0x146>
 800a08e:	6922      	ldr	r2, [r4, #16]
 800a090:	3202      	adds	r2, #2
 800a092:	f104 010c 	add.w	r1, r4, #12
 800a096:	0092      	lsls	r2, r2, #2
 800a098:	300c      	adds	r0, #12
 800a09a:	f7fc fedc 	bl	8006e56 <memcpy>
 800a09e:	4621      	mov	r1, r4
 800a0a0:	9801      	ldr	r0, [sp, #4]
 800a0a2:	f7fd fe79 	bl	8007d98 <_Bfree>
 800a0a6:	464c      	mov	r4, r9
 800a0a8:	6923      	ldr	r3, [r4, #16]
 800a0aa:	1c5a      	adds	r2, r3, #1
 800a0ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0b0:	6122      	str	r2, [r4, #16]
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	615a      	str	r2, [r3, #20]
 800a0b6:	e7be      	b.n	800a036 <__gethex+0x362>
 800a0b8:	6922      	ldr	r2, [r4, #16]
 800a0ba:	455a      	cmp	r2, fp
 800a0bc:	dd0b      	ble.n	800a0d6 <__gethex+0x402>
 800a0be:	2101      	movs	r1, #1
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	f7ff fd9f 	bl	8009c04 <rshift>
 800a0c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a0ca:	3701      	adds	r7, #1
 800a0cc:	42bb      	cmp	r3, r7
 800a0ce:	f6ff aee0 	blt.w	8009e92 <__gethex+0x1be>
 800a0d2:	2501      	movs	r5, #1
 800a0d4:	e7c2      	b.n	800a05c <__gethex+0x388>
 800a0d6:	f016 061f 	ands.w	r6, r6, #31
 800a0da:	d0fa      	beq.n	800a0d2 <__gethex+0x3fe>
 800a0dc:	4453      	add	r3, sl
 800a0de:	f1c6 0620 	rsb	r6, r6, #32
 800a0e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a0e6:	f7fd ff09 	bl	8007efc <__hi0bits>
 800a0ea:	42b0      	cmp	r0, r6
 800a0ec:	dbe7      	blt.n	800a0be <__gethex+0x3ea>
 800a0ee:	e7f0      	b.n	800a0d2 <__gethex+0x3fe>
 800a0f0:	0800a5a1 	.word	0x0800a5a1

0800a0f4 <L_shift>:
 800a0f4:	f1c2 0208 	rsb	r2, r2, #8
 800a0f8:	0092      	lsls	r2, r2, #2
 800a0fa:	b570      	push	{r4, r5, r6, lr}
 800a0fc:	f1c2 0620 	rsb	r6, r2, #32
 800a100:	6843      	ldr	r3, [r0, #4]
 800a102:	6804      	ldr	r4, [r0, #0]
 800a104:	fa03 f506 	lsl.w	r5, r3, r6
 800a108:	432c      	orrs	r4, r5
 800a10a:	40d3      	lsrs	r3, r2
 800a10c:	6004      	str	r4, [r0, #0]
 800a10e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a112:	4288      	cmp	r0, r1
 800a114:	d3f4      	bcc.n	800a100 <L_shift+0xc>
 800a116:	bd70      	pop	{r4, r5, r6, pc}

0800a118 <__match>:
 800a118:	b530      	push	{r4, r5, lr}
 800a11a:	6803      	ldr	r3, [r0, #0]
 800a11c:	3301      	adds	r3, #1
 800a11e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a122:	b914      	cbnz	r4, 800a12a <__match+0x12>
 800a124:	6003      	str	r3, [r0, #0]
 800a126:	2001      	movs	r0, #1
 800a128:	bd30      	pop	{r4, r5, pc}
 800a12a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a12e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a132:	2d19      	cmp	r5, #25
 800a134:	bf98      	it	ls
 800a136:	3220      	addls	r2, #32
 800a138:	42a2      	cmp	r2, r4
 800a13a:	d0f0      	beq.n	800a11e <__match+0x6>
 800a13c:	2000      	movs	r0, #0
 800a13e:	e7f3      	b.n	800a128 <__match+0x10>

0800a140 <__hexnan>:
 800a140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a144:	680b      	ldr	r3, [r1, #0]
 800a146:	6801      	ldr	r1, [r0, #0]
 800a148:	115e      	asrs	r6, r3, #5
 800a14a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a14e:	f013 031f 	ands.w	r3, r3, #31
 800a152:	b087      	sub	sp, #28
 800a154:	bf18      	it	ne
 800a156:	3604      	addne	r6, #4
 800a158:	2500      	movs	r5, #0
 800a15a:	1f37      	subs	r7, r6, #4
 800a15c:	4682      	mov	sl, r0
 800a15e:	4690      	mov	r8, r2
 800a160:	9301      	str	r3, [sp, #4]
 800a162:	f846 5c04 	str.w	r5, [r6, #-4]
 800a166:	46b9      	mov	r9, r7
 800a168:	463c      	mov	r4, r7
 800a16a:	9502      	str	r5, [sp, #8]
 800a16c:	46ab      	mov	fp, r5
 800a16e:	784a      	ldrb	r2, [r1, #1]
 800a170:	1c4b      	adds	r3, r1, #1
 800a172:	9303      	str	r3, [sp, #12]
 800a174:	b342      	cbz	r2, 800a1c8 <__hexnan+0x88>
 800a176:	4610      	mov	r0, r2
 800a178:	9105      	str	r1, [sp, #20]
 800a17a:	9204      	str	r2, [sp, #16]
 800a17c:	f7ff fd94 	bl	8009ca8 <__hexdig_fun>
 800a180:	2800      	cmp	r0, #0
 800a182:	d151      	bne.n	800a228 <__hexnan+0xe8>
 800a184:	9a04      	ldr	r2, [sp, #16]
 800a186:	9905      	ldr	r1, [sp, #20]
 800a188:	2a20      	cmp	r2, #32
 800a18a:	d818      	bhi.n	800a1be <__hexnan+0x7e>
 800a18c:	9b02      	ldr	r3, [sp, #8]
 800a18e:	459b      	cmp	fp, r3
 800a190:	dd13      	ble.n	800a1ba <__hexnan+0x7a>
 800a192:	454c      	cmp	r4, r9
 800a194:	d206      	bcs.n	800a1a4 <__hexnan+0x64>
 800a196:	2d07      	cmp	r5, #7
 800a198:	dc04      	bgt.n	800a1a4 <__hexnan+0x64>
 800a19a:	462a      	mov	r2, r5
 800a19c:	4649      	mov	r1, r9
 800a19e:	4620      	mov	r0, r4
 800a1a0:	f7ff ffa8 	bl	800a0f4 <L_shift>
 800a1a4:	4544      	cmp	r4, r8
 800a1a6:	d952      	bls.n	800a24e <__hexnan+0x10e>
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	f1a4 0904 	sub.w	r9, r4, #4
 800a1ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1b2:	f8cd b008 	str.w	fp, [sp, #8]
 800a1b6:	464c      	mov	r4, r9
 800a1b8:	461d      	mov	r5, r3
 800a1ba:	9903      	ldr	r1, [sp, #12]
 800a1bc:	e7d7      	b.n	800a16e <__hexnan+0x2e>
 800a1be:	2a29      	cmp	r2, #41	@ 0x29
 800a1c0:	d157      	bne.n	800a272 <__hexnan+0x132>
 800a1c2:	3102      	adds	r1, #2
 800a1c4:	f8ca 1000 	str.w	r1, [sl]
 800a1c8:	f1bb 0f00 	cmp.w	fp, #0
 800a1cc:	d051      	beq.n	800a272 <__hexnan+0x132>
 800a1ce:	454c      	cmp	r4, r9
 800a1d0:	d206      	bcs.n	800a1e0 <__hexnan+0xa0>
 800a1d2:	2d07      	cmp	r5, #7
 800a1d4:	dc04      	bgt.n	800a1e0 <__hexnan+0xa0>
 800a1d6:	462a      	mov	r2, r5
 800a1d8:	4649      	mov	r1, r9
 800a1da:	4620      	mov	r0, r4
 800a1dc:	f7ff ff8a 	bl	800a0f4 <L_shift>
 800a1e0:	4544      	cmp	r4, r8
 800a1e2:	d936      	bls.n	800a252 <__hexnan+0x112>
 800a1e4:	f1a8 0204 	sub.w	r2, r8, #4
 800a1e8:	4623      	mov	r3, r4
 800a1ea:	f853 1b04 	ldr.w	r1, [r3], #4
 800a1ee:	f842 1f04 	str.w	r1, [r2, #4]!
 800a1f2:	429f      	cmp	r7, r3
 800a1f4:	d2f9      	bcs.n	800a1ea <__hexnan+0xaa>
 800a1f6:	1b3b      	subs	r3, r7, r4
 800a1f8:	f023 0303 	bic.w	r3, r3, #3
 800a1fc:	3304      	adds	r3, #4
 800a1fe:	3401      	adds	r4, #1
 800a200:	3e03      	subs	r6, #3
 800a202:	42b4      	cmp	r4, r6
 800a204:	bf88      	it	hi
 800a206:	2304      	movhi	r3, #4
 800a208:	4443      	add	r3, r8
 800a20a:	2200      	movs	r2, #0
 800a20c:	f843 2b04 	str.w	r2, [r3], #4
 800a210:	429f      	cmp	r7, r3
 800a212:	d2fb      	bcs.n	800a20c <__hexnan+0xcc>
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	b91b      	cbnz	r3, 800a220 <__hexnan+0xe0>
 800a218:	4547      	cmp	r7, r8
 800a21a:	d128      	bne.n	800a26e <__hexnan+0x12e>
 800a21c:	2301      	movs	r3, #1
 800a21e:	603b      	str	r3, [r7, #0]
 800a220:	2005      	movs	r0, #5
 800a222:	b007      	add	sp, #28
 800a224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a228:	3501      	adds	r5, #1
 800a22a:	2d08      	cmp	r5, #8
 800a22c:	f10b 0b01 	add.w	fp, fp, #1
 800a230:	dd06      	ble.n	800a240 <__hexnan+0x100>
 800a232:	4544      	cmp	r4, r8
 800a234:	d9c1      	bls.n	800a1ba <__hexnan+0x7a>
 800a236:	2300      	movs	r3, #0
 800a238:	f844 3c04 	str.w	r3, [r4, #-4]
 800a23c:	2501      	movs	r5, #1
 800a23e:	3c04      	subs	r4, #4
 800a240:	6822      	ldr	r2, [r4, #0]
 800a242:	f000 000f 	and.w	r0, r0, #15
 800a246:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a24a:	6020      	str	r0, [r4, #0]
 800a24c:	e7b5      	b.n	800a1ba <__hexnan+0x7a>
 800a24e:	2508      	movs	r5, #8
 800a250:	e7b3      	b.n	800a1ba <__hexnan+0x7a>
 800a252:	9b01      	ldr	r3, [sp, #4]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d0dd      	beq.n	800a214 <__hexnan+0xd4>
 800a258:	f1c3 0320 	rsb	r3, r3, #32
 800a25c:	f04f 32ff 	mov.w	r2, #4294967295
 800a260:	40da      	lsrs	r2, r3
 800a262:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a266:	4013      	ands	r3, r2
 800a268:	f846 3c04 	str.w	r3, [r6, #-4]
 800a26c:	e7d2      	b.n	800a214 <__hexnan+0xd4>
 800a26e:	3f04      	subs	r7, #4
 800a270:	e7d0      	b.n	800a214 <__hexnan+0xd4>
 800a272:	2004      	movs	r0, #4
 800a274:	e7d5      	b.n	800a222 <__hexnan+0xe2>

0800a276 <__ascii_mbtowc>:
 800a276:	b082      	sub	sp, #8
 800a278:	b901      	cbnz	r1, 800a27c <__ascii_mbtowc+0x6>
 800a27a:	a901      	add	r1, sp, #4
 800a27c:	b142      	cbz	r2, 800a290 <__ascii_mbtowc+0x1a>
 800a27e:	b14b      	cbz	r3, 800a294 <__ascii_mbtowc+0x1e>
 800a280:	7813      	ldrb	r3, [r2, #0]
 800a282:	600b      	str	r3, [r1, #0]
 800a284:	7812      	ldrb	r2, [r2, #0]
 800a286:	1e10      	subs	r0, r2, #0
 800a288:	bf18      	it	ne
 800a28a:	2001      	movne	r0, #1
 800a28c:	b002      	add	sp, #8
 800a28e:	4770      	bx	lr
 800a290:	4610      	mov	r0, r2
 800a292:	e7fb      	b.n	800a28c <__ascii_mbtowc+0x16>
 800a294:	f06f 0001 	mvn.w	r0, #1
 800a298:	e7f8      	b.n	800a28c <__ascii_mbtowc+0x16>

0800a29a <_realloc_r>:
 800a29a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a29e:	4680      	mov	r8, r0
 800a2a0:	4615      	mov	r5, r2
 800a2a2:	460c      	mov	r4, r1
 800a2a4:	b921      	cbnz	r1, 800a2b0 <_realloc_r+0x16>
 800a2a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2aa:	4611      	mov	r1, r2
 800a2ac:	f7fd bca8 	b.w	8007c00 <_malloc_r>
 800a2b0:	b92a      	cbnz	r2, 800a2be <_realloc_r+0x24>
 800a2b2:	f7fd fc31 	bl	8007b18 <_free_r>
 800a2b6:	2400      	movs	r4, #0
 800a2b8:	4620      	mov	r0, r4
 800a2ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2be:	f000 f840 	bl	800a342 <_malloc_usable_size_r>
 800a2c2:	4285      	cmp	r5, r0
 800a2c4:	4606      	mov	r6, r0
 800a2c6:	d802      	bhi.n	800a2ce <_realloc_r+0x34>
 800a2c8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a2cc:	d8f4      	bhi.n	800a2b8 <_realloc_r+0x1e>
 800a2ce:	4629      	mov	r1, r5
 800a2d0:	4640      	mov	r0, r8
 800a2d2:	f7fd fc95 	bl	8007c00 <_malloc_r>
 800a2d6:	4607      	mov	r7, r0
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	d0ec      	beq.n	800a2b6 <_realloc_r+0x1c>
 800a2dc:	42b5      	cmp	r5, r6
 800a2de:	462a      	mov	r2, r5
 800a2e0:	4621      	mov	r1, r4
 800a2e2:	bf28      	it	cs
 800a2e4:	4632      	movcs	r2, r6
 800a2e6:	f7fc fdb6 	bl	8006e56 <memcpy>
 800a2ea:	4621      	mov	r1, r4
 800a2ec:	4640      	mov	r0, r8
 800a2ee:	f7fd fc13 	bl	8007b18 <_free_r>
 800a2f2:	463c      	mov	r4, r7
 800a2f4:	e7e0      	b.n	800a2b8 <_realloc_r+0x1e>

0800a2f6 <__ascii_wctomb>:
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	4608      	mov	r0, r1
 800a2fa:	b141      	cbz	r1, 800a30e <__ascii_wctomb+0x18>
 800a2fc:	2aff      	cmp	r2, #255	@ 0xff
 800a2fe:	d904      	bls.n	800a30a <__ascii_wctomb+0x14>
 800a300:	228a      	movs	r2, #138	@ 0x8a
 800a302:	601a      	str	r2, [r3, #0]
 800a304:	f04f 30ff 	mov.w	r0, #4294967295
 800a308:	4770      	bx	lr
 800a30a:	700a      	strb	r2, [r1, #0]
 800a30c:	2001      	movs	r0, #1
 800a30e:	4770      	bx	lr

0800a310 <fiprintf>:
 800a310:	b40e      	push	{r1, r2, r3}
 800a312:	b503      	push	{r0, r1, lr}
 800a314:	4601      	mov	r1, r0
 800a316:	ab03      	add	r3, sp, #12
 800a318:	4805      	ldr	r0, [pc, #20]	@ (800a330 <fiprintf+0x20>)
 800a31a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a31e:	6800      	ldr	r0, [r0, #0]
 800a320:	9301      	str	r3, [sp, #4]
 800a322:	f7ff f9b1 	bl	8009688 <_vfiprintf_r>
 800a326:	b002      	add	sp, #8
 800a328:	f85d eb04 	ldr.w	lr, [sp], #4
 800a32c:	b003      	add	sp, #12
 800a32e:	4770      	bx	lr
 800a330:	2000001c 	.word	0x2000001c

0800a334 <abort>:
 800a334:	b508      	push	{r3, lr}
 800a336:	2006      	movs	r0, #6
 800a338:	f000 f834 	bl	800a3a4 <raise>
 800a33c:	2001      	movs	r0, #1
 800a33e:	f7f7 fae5 	bl	800190c <_exit>

0800a342 <_malloc_usable_size_r>:
 800a342:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a346:	1f18      	subs	r0, r3, #4
 800a348:	2b00      	cmp	r3, #0
 800a34a:	bfbc      	itt	lt
 800a34c:	580b      	ldrlt	r3, [r1, r0]
 800a34e:	18c0      	addlt	r0, r0, r3
 800a350:	4770      	bx	lr

0800a352 <_raise_r>:
 800a352:	291f      	cmp	r1, #31
 800a354:	b538      	push	{r3, r4, r5, lr}
 800a356:	4605      	mov	r5, r0
 800a358:	460c      	mov	r4, r1
 800a35a:	d904      	bls.n	800a366 <_raise_r+0x14>
 800a35c:	2316      	movs	r3, #22
 800a35e:	6003      	str	r3, [r0, #0]
 800a360:	f04f 30ff 	mov.w	r0, #4294967295
 800a364:	bd38      	pop	{r3, r4, r5, pc}
 800a366:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a368:	b112      	cbz	r2, 800a370 <_raise_r+0x1e>
 800a36a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a36e:	b94b      	cbnz	r3, 800a384 <_raise_r+0x32>
 800a370:	4628      	mov	r0, r5
 800a372:	f000 f831 	bl	800a3d8 <_getpid_r>
 800a376:	4622      	mov	r2, r4
 800a378:	4601      	mov	r1, r0
 800a37a:	4628      	mov	r0, r5
 800a37c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a380:	f000 b818 	b.w	800a3b4 <_kill_r>
 800a384:	2b01      	cmp	r3, #1
 800a386:	d00a      	beq.n	800a39e <_raise_r+0x4c>
 800a388:	1c59      	adds	r1, r3, #1
 800a38a:	d103      	bne.n	800a394 <_raise_r+0x42>
 800a38c:	2316      	movs	r3, #22
 800a38e:	6003      	str	r3, [r0, #0]
 800a390:	2001      	movs	r0, #1
 800a392:	e7e7      	b.n	800a364 <_raise_r+0x12>
 800a394:	2100      	movs	r1, #0
 800a396:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a39a:	4620      	mov	r0, r4
 800a39c:	4798      	blx	r3
 800a39e:	2000      	movs	r0, #0
 800a3a0:	e7e0      	b.n	800a364 <_raise_r+0x12>
	...

0800a3a4 <raise>:
 800a3a4:	4b02      	ldr	r3, [pc, #8]	@ (800a3b0 <raise+0xc>)
 800a3a6:	4601      	mov	r1, r0
 800a3a8:	6818      	ldr	r0, [r3, #0]
 800a3aa:	f7ff bfd2 	b.w	800a352 <_raise_r>
 800a3ae:	bf00      	nop
 800a3b0:	2000001c 	.word	0x2000001c

0800a3b4 <_kill_r>:
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	4d07      	ldr	r5, [pc, #28]	@ (800a3d4 <_kill_r+0x20>)
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	4604      	mov	r4, r0
 800a3bc:	4608      	mov	r0, r1
 800a3be:	4611      	mov	r1, r2
 800a3c0:	602b      	str	r3, [r5, #0]
 800a3c2:	f7f7 fa93 	bl	80018ec <_kill>
 800a3c6:	1c43      	adds	r3, r0, #1
 800a3c8:	d102      	bne.n	800a3d0 <_kill_r+0x1c>
 800a3ca:	682b      	ldr	r3, [r5, #0]
 800a3cc:	b103      	cbz	r3, 800a3d0 <_kill_r+0x1c>
 800a3ce:	6023      	str	r3, [r4, #0]
 800a3d0:	bd38      	pop	{r3, r4, r5, pc}
 800a3d2:	bf00      	nop
 800a3d4:	20004424 	.word	0x20004424

0800a3d8 <_getpid_r>:
 800a3d8:	f7f7 ba80 	b.w	80018dc <_getpid>

0800a3dc <_init>:
 800a3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3de:	bf00      	nop
 800a3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3e2:	bc08      	pop	{r3}
 800a3e4:	469e      	mov	lr, r3
 800a3e6:	4770      	bx	lr

0800a3e8 <_fini>:
 800a3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ea:	bf00      	nop
 800a3ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3ee:	bc08      	pop	{r3}
 800a3f0:	469e      	mov	lr, r3
 800a3f2:	4770      	bx	lr
