# üñ•Ô∏è Workshop Day One  
**Topic:** Introduction to Verilog RTL Design & Synthesis  

Welcome to **Day One** of the workshop!  
This session introduces you to **Verilog RTL design, simulation, and synthesis**.  

---

## üìå Agenda
1. What is a **Simulator**, **Design**, and **Testbench**?  
2. **Lab Session:** Simulate a Multiplexer using Verilog.  
3. Introduction to **Yosys** and **Gate Libraries**.  
4. **Lab Session:** RTL-to-Gates Synthesis with Yosys.  

---

## 1Ô∏è‚É£ What is a Simulator, Design, and Testbench?
- **Design** ‚Üí RTL (Register Transfer Level) description written in Verilog.  
- **Simulator** ‚Üí Software tool that checks the design behavior before fabrication.  
- **Testbench** ‚Üí Stimulus code written in Verilog to test the design.  

---

## 2Ô∏è‚É£ Lab: Simulate a Multiplexer using Verilog
Let‚Äôs simulate a simple **2-to-1 multiplexer** using **iverilog**!  

---

### üîπ Step 1: Clone the Workshop Repository
```bash
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git
cd sky130RTLDesignAndSynthesisWorkshop/verilog_files

### üîπ Step 2: Install Required Tools
