Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jul 14 15:27:48 2025
| Host         : UOS4CD717A76674 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*               |    0 |     0 |          0 |    425280 |  0.00 |
|   LUT as Logic          |    0 |     0 |          0 |    425280 |  0.00 |
|   LUT as Memory         |    0 |     0 |          0 |    213600 |  0.00 |
| CLB Registers           |    0 |     0 |          0 |    850560 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |    850560 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                  |    0 |     0 |          0 |     53160 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |    212640 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     53160 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |      1080 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |      1080 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      2160 |  0.00 |
| URAM           |    0 |     0 |          0 |        80 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       347 |  0.00 |
| RF_ADC     |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC     |    0 |     0 |          4 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       216 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       312 |  0.00 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         2 |  0.00 |
| FE              |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| RFADC           |    0 |     0 |          0 |         4 |  0.00 |
| RFDAC           |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| RFADC_13B4W_M0  |    0 |     0 |          0 |         4 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+


9. Black Boxes
--------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_6              |    1 |
| design_1_xbar_5              |    1 |
| design_1_xbar_4              |    1 |
| design_1_xbar_3              |    1 |
| design_1_xbar_2              |    1 |
| design_1_xbar_1              |    1 |
| design_1_xbar_0              |    1 |
| design_1_rst_ps8_0_96M_0     |    1 |
| design_1_blk_mem_gen_1_4     |    1 |
| design_1_blk_mem_gen_1_3     |    1 |
| design_1_blk_mem_gen_1_2     |    1 |
| design_1_blk_mem_gen_1_1     |    1 |
| design_1_blk_mem_gen_1_0     |    1 |
| design_1_blk_mem_gen_0_8     |    1 |
| design_1_blk_mem_gen_0_7     |    1 |
| design_1_blk_mem_gen_0_6     |    1 |
| design_1_blk_mem_gen_0_5     |    1 |
| design_1_blk_mem_gen_0_4     |    1 |
| design_1_blk_mem_gen_0_3     |    1 |
| design_1_blk_mem_gen_0_1     |    1 |
| design_1_blk_mem_gen_0_0     |    1 |
| design_1_axi_smc_0           |    1 |
| design_1_axi_dma_3_4         |    1 |
| design_1_axi_dma_3_3         |    1 |
| design_1_axi_dma_3_2         |    1 |
| design_1_axi_dma_3_1         |    1 |
| design_1_axi_dma_3_0         |    1 |
| design_1_axi_dma_2_4         |    1 |
| design_1_axi_dma_2_3         |    1 |
| design_1_axi_dma_2_2         |    1 |
| design_1_axi_dma_2_1         |    1 |
| design_1_axi_dma_2_0         |    1 |
| design_1_axi_dma_1_7         |    1 |
| design_1_axi_dma_1_6         |    1 |
| design_1_axi_dma_1_5         |    1 |
| design_1_axi_dma_1_4         |    1 |
| design_1_axi_dma_1_3         |    1 |
| design_1_axi_dma_1_2         |    1 |
| design_1_axi_dma_1_0         |    1 |
| design_1_axi_dma_0_9         |    1 |
| design_1_axi_dma_0_8         |    1 |
| design_1_axi_dma_0_7         |    1 |
| design_1_axi_dma_0_6         |    1 |
| design_1_axi_dma_0_5         |    1 |
| design_1_axi_dma_0_4         |    1 |
| design_1_axi_dma_0_2         |    1 |
| design_1_axi_dma_0_1         |    1 |
| design_1_axi_dma_0_0         |    1 |
| design_1_axi_bram_ctrl_1_4   |    1 |
| design_1_axi_bram_ctrl_1_3   |    1 |
| design_1_axi_bram_ctrl_1_2   |    1 |
| design_1_axi_bram_ctrl_1_1   |    1 |
| design_1_axi_bram_ctrl_1_0   |    1 |
| design_1_axi_bram_ctrl_0_7   |    1 |
| design_1_axi_bram_ctrl_0_6   |    1 |
| design_1_axi_bram_ctrl_0_5   |    1 |
| design_1_axi_bram_ctrl_0_4   |    1 |
| design_1_axi_bram_ctrl_0_3   |    1 |
| design_1_axi_bram_ctrl_0_1   |    1 |
| design_1_axi_bram_ctrl_0_0   |    1 |
| design_1_auto_us_9           |    1 |
| design_1_auto_us_8           |    1 |
| design_1_auto_us_7           |    1 |
| design_1_auto_us_6           |    1 |
| design_1_auto_us_51          |    1 |
| design_1_auto_us_50          |    1 |
| design_1_auto_us_5           |    1 |
| design_1_auto_us_49          |    1 |
| design_1_auto_us_48          |    1 |
| design_1_auto_us_47          |    1 |
| design_1_auto_us_46          |    1 |
| design_1_auto_us_45          |    1 |
| design_1_auto_us_44          |    1 |
| design_1_auto_us_43          |    1 |
| design_1_auto_us_42          |    1 |
| design_1_auto_us_41          |    1 |
| design_1_auto_us_40          |    1 |
| design_1_auto_us_4           |    1 |
| design_1_auto_us_39          |    1 |
| design_1_auto_us_38          |    1 |
| design_1_auto_us_37          |    1 |
| design_1_auto_us_36          |    1 |
| design_1_auto_us_35          |    1 |
| design_1_auto_us_34          |    1 |
| design_1_auto_us_33          |    1 |
| design_1_auto_us_32          |    1 |
| design_1_auto_us_31          |    1 |
| design_1_auto_us_30          |    1 |
| design_1_auto_us_3           |    1 |
| design_1_auto_us_29          |    1 |
| design_1_auto_us_28          |    1 |
| design_1_auto_us_27          |    1 |
| design_1_auto_us_26          |    1 |
| design_1_auto_us_25          |    1 |
| design_1_auto_us_24          |    1 |
| design_1_auto_us_23          |    1 |
| design_1_auto_us_22          |    1 |
| design_1_auto_us_21          |    1 |
| design_1_auto_us_20          |    1 |
| design_1_auto_us_2           |    1 |
| design_1_auto_us_19          |    1 |
| design_1_auto_us_18          |    1 |
| design_1_auto_us_17          |    1 |
| design_1_auto_us_16          |    1 |
| design_1_auto_us_15          |    1 |
| design_1_auto_us_14          |    1 |
| design_1_auto_us_13          |    1 |
| design_1_auto_us_12          |    1 |
| design_1_auto_us_11          |    1 |
| design_1_auto_us_10          |    1 |
| design_1_auto_us_1           |    1 |
| design_1_auto_us_0           |    1 |
| design_1_CAMC_1_4            |    1 |
| design_1_CAMC_1_3            |    1 |
| design_1_CAMC_1_2            |    1 |
| design_1_CAMC_1_1            |    1 |
| design_1_CAMC_1_0            |    1 |
| design_1_CAMC_0_8            |    1 |
| design_1_CAMC_0_7            |    1 |
| design_1_CAMC_0_6            |    1 |
| design_1_CAMC_0_5            |    1 |
| design_1_CAMC_0_4            |    1 |
| design_1_CAMC_0_3            |    1 |
| design_1_CAMC_0_1            |    1 |
| design_1_CAMC_0_0            |    1 |
+------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


