Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c9157dca553c4d44b2ece809de3ec5b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TestSQRT_func_synth xil_defaultlib.TestSQRT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'Q' [D:/vivado_project/final_project/final_project.srcs/sim_1/new/TestSQRT.v:27]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out' is not permitted [D:/vivado_project/final_project/final_project.srcs/sim_1/new/TestSQRT.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
