
SPI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000270  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000002a  00800060  00000270  00000304  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000001  0080008a  0080008a  0000032e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000032e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000b8  00000000  00000000  0000035e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000693  00000000  00000000  00000416  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000039e  00000000  00000000  00000aa9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000288  00000000  00000000  00000e47  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000010c  00000000  00000000  000010d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000002c6  00000000  00000000  000011dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000039f  00000000  00000000  000014a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000070  00000000  00000000  00001841  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 f7 00 	jmp	0x1ee	; 0x1ee <__vector_2>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 0a 01 	jmp	0x214	; 0x214 <__vector_12>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 e7       	ldi	r30, 0x70	; 112
  68:	f2 e0       	ldi	r31, 0x02	; 2
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	aa 38       	cpi	r26, 0x8A	; 138
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	aa e8       	ldi	r26, 0x8A	; 138
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ab 38       	cpi	r26, 0x8B	; 139
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 1e 01 	call	0x23c	; 0x23c <main>
  8a:	0c 94 36 01 	jmp	0x26c	; 0x26c <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <GPIO_InitPortDirection>:
#define WRITE_REG(Reg,Value,Mask) Reg&=~(Mask); Reg|=(Value & Mask)
#define READ_REG(Reg,Mask) Reg & Mask

void GPIO_InitPortDirection(u8 PortName,u8 PortDirection,u8 PortMask)
{
	switch(PortName)
  92:	81 30       	cpi	r24, 0x01	; 1
  94:	81 f0       	breq	.+32     	; 0xb6 <GPIO_InitPortDirection+0x24>
  96:	28 f0       	brcs	.+10     	; 0xa2 <GPIO_InitPortDirection+0x10>
  98:	82 30       	cpi	r24, 0x02	; 2
  9a:	b9 f0       	breq	.+46     	; 0xca <GPIO_InitPortDirection+0x38>
  9c:	83 30       	cpi	r24, 0x03	; 3
  9e:	f9 f0       	breq	.+62     	; 0xde <GPIO_InitPortDirection+0x4c>
  a0:	08 95       	ret
	{
		case PA:
		{
			WRITE_REG(DDRA,PortDirection,PortMask);
  a2:	8a b3       	in	r24, 0x1a	; 26
  a4:	94 2f       	mov	r25, r20
  a6:	90 95       	com	r25
  a8:	89 23       	and	r24, r25
  aa:	8a bb       	out	0x1a, r24	; 26
  ac:	8a b3       	in	r24, 0x1a	; 26
  ae:	46 23       	and	r20, r22
  b0:	48 2b       	or	r20, r24
  b2:	4a bb       	out	0x1a, r20	; 26
		}
		break;
  b4:	08 95       	ret
		case PB:
		{
			WRITE_REG(DDRB,PortDirection,PortMask);
  b6:	87 b3       	in	r24, 0x17	; 23
  b8:	94 2f       	mov	r25, r20
  ba:	90 95       	com	r25
  bc:	89 23       	and	r24, r25
  be:	87 bb       	out	0x17, r24	; 23
  c0:	87 b3       	in	r24, 0x17	; 23
  c2:	46 23       	and	r20, r22
  c4:	48 2b       	or	r20, r24
  c6:	47 bb       	out	0x17, r20	; 23
		}
		break;
  c8:	08 95       	ret
		case PC:
		{
			WRITE_REG(DDRC,PortDirection,PortMask);
  ca:	84 b3       	in	r24, 0x14	; 20
  cc:	94 2f       	mov	r25, r20
  ce:	90 95       	com	r25
  d0:	89 23       	and	r24, r25
  d2:	84 bb       	out	0x14, r24	; 20
  d4:	84 b3       	in	r24, 0x14	; 20
  d6:	46 23       	and	r20, r22
  d8:	48 2b       	or	r20, r24
  da:	44 bb       	out	0x14, r20	; 20
		}
		break;
  dc:	08 95       	ret
		case PD:
		{
			WRITE_REG(DDRD,PortDirection,PortMask);
  de:	81 b3       	in	r24, 0x11	; 17
  e0:	94 2f       	mov	r25, r20
  e2:	90 95       	com	r25
  e4:	89 23       	and	r24, r25
  e6:	81 bb       	out	0x11, r24	; 17
  e8:	81 b3       	in	r24, 0x11	; 17
  ea:	46 23       	and	r20, r22
  ec:	48 2b       	or	r20, r24
  ee:	41 bb       	out	0x11, r20	; 17
  f0:	08 95       	ret

000000f2 <GPIO_WritePort>:
		break;
	}	
}
void GPIO_WritePort(u8 PortName,u8 PortData,u8 PortMask)
{
	switch(PortName)
  f2:	81 30       	cpi	r24, 0x01	; 1
  f4:	81 f0       	breq	.+32     	; 0x116 <GPIO_WritePort+0x24>
  f6:	28 f0       	brcs	.+10     	; 0x102 <GPIO_WritePort+0x10>
  f8:	82 30       	cpi	r24, 0x02	; 2
  fa:	b9 f0       	breq	.+46     	; 0x12a <GPIO_WritePort+0x38>
  fc:	83 30       	cpi	r24, 0x03	; 3
  fe:	f9 f0       	breq	.+62     	; 0x13e <GPIO_WritePort+0x4c>
 100:	08 95       	ret
	{
		case PA:
		{
			WRITE_REG(PORTA,PortData,PortMask);
 102:	8b b3       	in	r24, 0x1b	; 27
 104:	94 2f       	mov	r25, r20
 106:	90 95       	com	r25
 108:	89 23       	and	r24, r25
 10a:	8b bb       	out	0x1b, r24	; 27
 10c:	8b b3       	in	r24, 0x1b	; 27
 10e:	46 23       	and	r20, r22
 110:	48 2b       	or	r20, r24
 112:	4b bb       	out	0x1b, r20	; 27
		}
		break;
 114:	08 95       	ret
		case PB:
		{
			WRITE_REG(PORTB,PortData,PortMask);
 116:	88 b3       	in	r24, 0x18	; 24
 118:	94 2f       	mov	r25, r20
 11a:	90 95       	com	r25
 11c:	89 23       	and	r24, r25
 11e:	88 bb       	out	0x18, r24	; 24
 120:	88 b3       	in	r24, 0x18	; 24
 122:	46 23       	and	r20, r22
 124:	48 2b       	or	r20, r24
 126:	48 bb       	out	0x18, r20	; 24
		}
		break;
 128:	08 95       	ret
		case PC:
		{
			WRITE_REG(PORTC,PortData,PortMask);
 12a:	85 b3       	in	r24, 0x15	; 21
 12c:	94 2f       	mov	r25, r20
 12e:	90 95       	com	r25
 130:	89 23       	and	r24, r25
 132:	85 bb       	out	0x15, r24	; 21
 134:	85 b3       	in	r24, 0x15	; 21
 136:	46 23       	and	r20, r22
 138:	48 2b       	or	r20, r24
 13a:	45 bb       	out	0x15, r20	; 21
		}
		break;
 13c:	08 95       	ret
		case PD:
		{
			WRITE_REG(PORTD,PortData,PortMask);
 13e:	82 b3       	in	r24, 0x12	; 18
 140:	94 2f       	mov	r25, r20
 142:	90 95       	com	r25
 144:	89 23       	and	r24, r25
 146:	82 bb       	out	0x12, r24	; 18
 148:	82 b3       	in	r24, 0x12	; 18
 14a:	46 23       	and	r20, r22
 14c:	48 2b       	or	r20, r24
 14e:	42 bb       	out	0x12, r20	; 18
 150:	08 95       	ret

00000152 <SPI_Init>:
	#if (Master_Or_Slave == SPI_MASTER_EN)
		GPIO_InitPortDirection(PB,0xB0,0xF0);// MOSI,MISO,SCK,SS Port direction
	
	#else
		/* Set MISO output, all others input */
		GPIO_InitPortDirection(PB,0x40,0xF0); //only MISO configured as op , others conf as ip
 152:	40 ef       	ldi	r20, 0xF0	; 240
 154:	60 e4       	ldi	r22, 0x40	; 64
 156:	81 e0       	ldi	r24, 0x01	; 1
 158:	0e 94 49 00 	call	0x92	; 0x92 <GPIO_InitPortDirection>
	#endif
	
	/*Get the most suitable pre-scalar */
	for(u8LoopCount = 0; u8LoopCount < PRESCALAR_NUM ;u8LoopCount++)
	{
		if(clk[u8LoopCount].u32TempFreq <= SPI_InitConfig.u32MaxFreq)
 15c:	40 91 83 00 	lds	r20, 0x0083
 160:	50 91 84 00 	lds	r21, 0x0084
 164:	60 91 85 00 	lds	r22, 0x0085
 168:	70 91 86 00 	lds	r23, 0x0086
 16c:	80 91 60 00 	lds	r24, 0x0060
 170:	90 91 61 00 	lds	r25, 0x0061
 174:	a0 91 62 00 	lds	r26, 0x0062
 178:	b0 91 63 00 	lds	r27, 0x0063
 17c:	48 17       	cp	r20, r24
 17e:	59 07       	cpc	r21, r25
 180:	6a 07       	cpc	r22, r26
 182:	7b 07       	cpc	r23, r27
 184:	88 f4       	brcc	.+34     	; 0x1a8 <SPI_Init+0x56>
 186:	e5 e6       	ldi	r30, 0x65	; 101
 188:	f0 e0       	ldi	r31, 0x00	; 0
		GPIO_InitPortDirection(PB,0x40,0xF0); //only MISO configured as op , others conf as ip
	
	#endif
	
	/*Get the most suitable pre-scalar */
	for(u8LoopCount = 0; u8LoopCount < PRESCALAR_NUM ;u8LoopCount++)
 18a:	21 e0       	ldi	r18, 0x01	; 1
	{
		if(clk[u8LoopCount].u32TempFreq <= SPI_InitConfig.u32MaxFreq)
 18c:	80 81       	ld	r24, Z
 18e:	91 81       	ldd	r25, Z+1	; 0x01
 190:	a2 81       	ldd	r26, Z+2	; 0x02
 192:	b3 81       	ldd	r27, Z+3	; 0x03
 194:	48 17       	cp	r20, r24
 196:	59 07       	cpc	r21, r25
 198:	6a 07       	cpc	r22, r26
 19a:	7b 07       	cpc	r23, r27
 19c:	30 f4       	brcc	.+12     	; 0x1aa <SPI_Init+0x58>
		GPIO_InitPortDirection(PB,0x40,0xF0); //only MISO configured as op , others conf as ip
	
	#endif
	
	/*Get the most suitable pre-scalar */
	for(u8LoopCount = 0; u8LoopCount < PRESCALAR_NUM ;u8LoopCount++)
 19e:	2f 5f       	subi	r18, 0xFF	; 255
 1a0:	35 96       	adiw	r30, 0x05	; 5
 1a2:	27 30       	cpi	r18, 0x07	; 7
 1a4:	99 f7       	brne	.-26     	; 0x18c <SPI_Init+0x3a>
 1a6:	01 c0       	rjmp	.+2      	; 0x1aa <SPI_Init+0x58>
 1a8:	20 e0       	ldi	r18, 0x00	; 0
		{
			break;
		}
	}
	
	SPCR_REG = 0X00;
 1aa:	1d b8       	out	0x0d, r1	; 13
	SPCR_REG |=  SPI_EN | SPI_InitConfig.u8DataOrder |Master_Or_Slave| SPI_InitConfig.u8Mode|(clk[u8LoopCount].u8RegVal & 0x03);
 1ac:	3d b1       	in	r19, 0x0d	; 13
 1ae:	82 2f       	mov	r24, r18
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	20 91 88 00 	lds	r18, 0x0088
 1b6:	32 2b       	or	r19, r18
 1b8:	30 64       	ori	r19, 0x40	; 64
 1ba:	20 91 87 00 	lds	r18, 0x0087
 1be:	32 2b       	or	r19, r18
 1c0:	fc 01       	movw	r30, r24
 1c2:	ee 0f       	add	r30, r30
 1c4:	ff 1f       	adc	r31, r31
 1c6:	ee 0f       	add	r30, r30
 1c8:	ff 1f       	adc	r31, r31
 1ca:	8e 0f       	add	r24, r30
 1cc:	9f 1f       	adc	r25, r31
 1ce:	fc 01       	movw	r30, r24
 1d0:	e0 5a       	subi	r30, 0xA0	; 160
 1d2:	ff 4f       	sbci	r31, 0xFF	; 255
 1d4:	84 81       	ldd	r24, Z+4	; 0x04
 1d6:	28 2f       	mov	r18, r24
 1d8:	23 70       	andi	r18, 0x03	; 3
 1da:	93 2f       	mov	r25, r19
 1dc:	92 2b       	or	r25, r18
 1de:	9d b9       	out	0x0d, r25	; 13
	SPSR_REG = 0x00;
 1e0:	1e b8       	out	0x0e, r1	; 14
	SPSR_REG |= (clk[u8LoopCount].u8RegVal >> 2);
 1e2:	9e b1       	in	r25, 0x0e	; 14
 1e4:	86 95       	lsr	r24
 1e6:	86 95       	lsr	r24
 1e8:	89 2b       	or	r24, r25
 1ea:	8e b9       	out	0x0e, r24	; 14
 1ec:	08 95       	ret

000001ee <__vector_2>:
	while(!(SPSR_REG & SPIF_0));
}


ISR (INT1_vect)  //receive of Master with interrupt
{
 1ee:	1f 92       	push	r1
 1f0:	0f 92       	push	r0
 1f2:	0f b6       	in	r0, 0x3f	; 63
 1f4:	0f 92       	push	r0
 1f6:	11 24       	eor	r1, r1
 1f8:	8f 93       	push	r24
	SPDR_REG = 0xFF;//garbage
 1fa:	8f ef       	ldi	r24, 0xFF	; 255
 1fc:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR_REG & SPIF_0));
 1fe:	77 9b       	sbis	0x0e, 7	; 14
 200:	fe cf       	rjmp	.-4      	; 0x1fe <__vector_2+0x10>
	SPI_DATA =SPDR_REG;
 202:	8f b1       	in	r24, 0x0f	; 15
 204:	80 93 8a 00 	sts	0x008A, r24
}
 208:	8f 91       	pop	r24
 20a:	0f 90       	pop	r0
 20c:	0f be       	out	0x3f, r0	; 63
 20e:	0f 90       	pop	r0
 210:	1f 90       	pop	r1
 212:	18 95       	reti

00000214 <__vector_12>:
	SPCR_REG |= ENABLE_INTERRUPT_OR_NOT;
}


ISR (SPI_STC_vect)//receive for slave 
{
 214:	1f 92       	push	r1
 216:	0f 92       	push	r0
 218:	0f b6       	in	r0, 0x3f	; 63
 21a:	0f 92       	push	r0
 21c:	11 24       	eor	r1, r1
 21e:	8f 93       	push	r24
	SPI_DATA=SPDR_REG;
 220:	8f b1       	in	r24, 0x0f	; 15
 222:	80 93 8a 00 	sts	0x008A, r24
}
 226:	8f 91       	pop	r24
 228:	0f 90       	pop	r0
 22a:	0f be       	out	0x3f, r0	; 63
 22c:	0f 90       	pop	r0
 22e:	1f 90       	pop	r1
 230:	18 95       	reti

00000232 <SPI_Tranceiver>:


u8 SPI_Tranceiver(u8 data)
{
	SPDR_REG =data;
 232:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR_REG & SPIF_0));
 234:	77 9b       	sbis	0x0e, 7	; 14
 236:	fe cf       	rjmp	.-4      	; 0x234 <SPI_Tranceiver+0x2>
	return SPDR_REG;
 238:	8f b1       	in	r24, 0x0f	; 15
}
 23a:	08 95       	ret

0000023c <main>:
 */ 
#include "SPI.h"
volatile u8 SPI_DATA;
void main()
{
	SPI_Init();
 23c:	0e 94 a9 00 	call	0x152	; 0x152 <SPI_Init>
	GPIO_InitPortDirection(PA,0xFF,0xFF);
 240:	4f ef       	ldi	r20, 0xFF	; 255
 242:	6f ef       	ldi	r22, 0xFF	; 255
 244:	80 e0       	ldi	r24, 0x00	; 0
 246:	0e 94 49 00 	call	0x92	; 0x92 <GPIO_InitPortDirection>
	
	while(1)
	{
		
		//PORTA=SPI_Tranceiver(7);
		GPIO_WritePort(PA,SPI_Tranceiver(7),0xFF);
 24a:	87 e0       	ldi	r24, 0x07	; 7
 24c:	0e 94 19 01 	call	0x232	; 0x232 <SPI_Tranceiver>
 250:	4f ef       	ldi	r20, 0xFF	; 255
 252:	68 2f       	mov	r22, r24
 254:	80 e0       	ldi	r24, 0x00	; 0
 256:	0e 94 79 00 	call	0xf2	; 0xf2 <GPIO_WritePort>
		GPIO_WritePort(PA,SPI_Tranceiver(8),0xFF);
 25a:	88 e0       	ldi	r24, 0x08	; 8
 25c:	0e 94 19 01 	call	0x232	; 0x232 <SPI_Tranceiver>
 260:	4f ef       	ldi	r20, 0xFF	; 255
 262:	68 2f       	mov	r22, r24
 264:	80 e0       	ldi	r24, 0x00	; 0
 266:	0e 94 79 00 	call	0xf2	; 0xf2 <GPIO_WritePort>
 26a:	ef cf       	rjmp	.-34     	; 0x24a <main+0xe>

0000026c <_exit>:
 26c:	f8 94       	cli

0000026e <__stop_program>:
 26e:	ff cf       	rjmp	.-2      	; 0x26e <__stop_program>
