;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, <100
	SUB 201, -1
	SUB 201, -1
	SUB 10, <0
	SUB 12, @10
	SUB 901, 0
	JMZ -207, @-120
	SUB -207, @-120
	SLT 711, -10
	SLT 711, -10
	SUB #72, @200
	SUB #0, -29
	JMZ 0, 900
	ADD 0, 900
	ADD 20, @12
	MOV -1, <-20
	ADD 20, @12
	SUB #72, @200
	SUB -207, <-120
	SUB @-127, <100
	MOV -7, <-20
	SLT 270, 60
	SUB 20, @12
	JMZ 20, <417
	SUB 20, @12
	SUB @0, @2
	ADD #320, 96
	JMP -7, @-20
	CMP -702, -0
	CMP 12, @10
	SUB @-117, 100
	CMP -702, -0
	ADD @0, @2
	JMZ @270, @0
	SUB @-127, 100
	JMZ @270, @0
	CMP -207, <-120
	SUB @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	SUB #-72, @200
	CMP -207, <-120
	SPL 0, <702
	CMP -207, <-120
