
*** Running vivado
    with args -log dma_system_ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_system_ila_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dma_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 404.910 ; gain = 194.594
INFO: [Synth 8-638] synthesizing module 'dma_system_ila_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/synth/dma_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_2508' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/hdl/bd_2508.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_2508_g_inst_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_1/synth/bd_2508_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_2508_g_inst_0_gigantic_mux' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_1/bd_2508_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_g_inst_0_gigantic_mux' (1#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_1/bd_2508_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_g_inst_0' (2#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_1/synth/bd_2508_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_2508_ila_lib_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_0/synth/bd_2508_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [D:/eda_tools/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_ila_lib_0' (48#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_0/synth/bd_2508_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_1_ar_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_5/synth/bd_2508_slot_1_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_1_ar_0' (50#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_5/synth/bd_2508_slot_1_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_1_aw_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_2/synth/bd_2508_slot_1_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_1_aw_0' (51#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_2/synth/bd_2508_slot_1_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_1_b_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_4/synth/bd_2508_slot_1_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_1_b_0' (52#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_4/synth/bd_2508_slot_1_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_1_r_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_6/synth/bd_2508_slot_1_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_1_r_0' (53#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_6/synth/bd_2508_slot_1_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_1_w_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_3/synth/bd_2508_slot_1_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_1_w_0' (54#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_3/synth/bd_2508_slot_1_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_2_ar_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_10/synth/bd_2508_slot_2_ar_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_2_ar_0' (55#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_10/synth/bd_2508_slot_2_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_2_aw_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_7/synth/bd_2508_slot_2_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_2_aw_0' (56#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_7/synth/bd_2508_slot_2_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_2_b_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_9/synth/bd_2508_slot_2_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_2_b_0' (57#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_9/synth/bd_2508_slot_2_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_2_r_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_11/synth/bd_2508_slot_2_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (57#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_2_r_0' (58#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_11/synth/bd_2508_slot_2_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_2508_slot_2_w_0' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_8/synth/bd_2508_slot_2_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (58#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_2508_slot_2_w_0' (59#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/ip/ip_8/synth/bd_2508_slot_2_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_2508' (60#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/bd_0/hdl/bd_2508.v:13]
INFO: [Synth 8-256] done synthesizing module 'dma_system_ila_0' (61#1) [f:/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_system_ila_0/synth/dma_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 770.824 ; gain = 560.508
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 770.824 ; gain = 560.508
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 877.703 ; gain = 3.660
Finished Constraint Validation : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:32 ; elapsed = 00:02:38 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:56 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:04 ; elapsed = 00:03:12 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Timing Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:13 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Technology Mapping : Time (s): cpu = 00:03:09 ; elapsed = 00:03:17 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:18 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:18 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:11 ; elapsed = 00:03:19 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Renaming Generated Ports : Time (s): cpu = 00:03:11 ; elapsed = 00:03:19 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Handling Custom Attributes : Time (s): cpu = 00:03:12 ; elapsed = 00:03:19 . Memory (MB): peak = 877.703 ; gain = 667.387
Finished Renaming Generated Nets : Time (s): cpu = 00:03:12 ; elapsed = 00:03:19 . Memory (MB): peak = 877.703 ; gain = 667.387

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   131|
|2     |CFGLUT5  |   386|
|3     |LUT1     |    54|
|4     |LUT2     |    86|
|5     |LUT3     |   162|
|6     |LUT4     |   421|
|7     |LUT5     |   143|
|8     |LUT6     |  1316|
|9     |MUXF7    |   139|
|10    |MUXF8    |    16|
|11    |RAMB36E1 |    22|
|12    |SRL16E   |   393|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  4258|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 877.703 ; gain = 667.387
synth_design: Time (s): cpu = 00:03:10 ; elapsed = 00:03:17 . Memory (MB): peak = 877.703 ; gain = 564.438
