multiline_comment|/*&n; * arch/v850/kernel/nb85e_intc.c -- NB85E cpu core interrupt controller (INTC)&n; *&n; *  Copyright (C) 2001,02,03  NEC Electronics Corporation&n; *  Copyright (C) 2001,02,03  Miles Bader &lt;miles@gnu.org&gt;&n; *&n; * This file is subject to the terms and conditions of the GNU General&n; * Public License.  See the file COPYING in the main directory of this&n; * archive for more details.&n; *&n; * Written by Miles Bader &lt;miles@gnu.org&gt;&n; */
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;asm/nb85e_intc.h&gt;
DECL|function|irq_nop
r_static
r_void
id|irq_nop
(paren
r_int
id|irq
)paren
(brace
)brace
DECL|function|nb85e_intc_irq_startup
r_static
r_int
id|nb85e_intc_irq_startup
(paren
r_int
id|irq
)paren
(brace
id|nb85e_intc_clear_pending_irq
(paren
id|irq
)paren
suffix:semicolon
id|nb85e_intc_enable_irq
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|nb85e_intc_end_irq
r_static
r_void
id|nb85e_intc_end_irq
(paren
r_int
id|irq
)paren
(brace
r_int
r_int
id|psw
comma
id|temp
suffix:semicolon
multiline_comment|/* Clear the highest-level bit in the In-service priority register&n;&t;   (ISPR), to allow this interrupt (or another of the same or&n;&t;   lesser priority) to happen again.&n;&n;&t;   The `reti&squot; instruction normally does this automatically when the&n;&t;   PSW bits EP and NP are zero, but we can&squot;t always rely on reti&n;&t;   being used consistently to return after an interrupt (another&n;&t;   process can be scheduled, for instance, which can delay the&n;&t;   associated reti for a long time, or this process may be being&n;&t;   single-stepped, which uses the `dbret&squot; instruction to return&n;&t;   from the kernel).&n;&n;&t;   We also set the PSW EP bit, which prevents reti from also&n;&t;   trying to modify the ISPR itself.  */
multiline_comment|/* Get PSW and disable interrupts.  */
id|asm
r_volatile
(paren
l_string|&quot;stsr psw, %0; di&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|psw
)paren
)paren
suffix:semicolon
multiline_comment|/* We don&squot;t want to do anything for NMIs (they don&squot;t use the ISPR).  */
r_if
c_cond
(paren
op_logical_neg
(paren
id|psw
op_amp
l_int|0xC0
)paren
)paren
(brace
multiline_comment|/* Transition to `trap&squot; state, so that an eventual real&n;&t;&t;   reti instruction won&squot;t modify the ISPR.  */
id|psw
op_or_assign
l_int|0x40
suffix:semicolon
multiline_comment|/* Fake an interrupt return, which automatically clears the&n;&t;&t;   appropriate bit in the ISPR.  */
id|asm
r_volatile
(paren
l_string|&quot;mov hilo(1f), %0;&quot;
l_string|&quot;ldsr %0, eipc; ldsr %1, eipsw;&quot;
l_string|&quot;reti;&quot;
l_string|&quot;1:&quot;
suffix:colon
l_string|&quot;=&amp;r&quot;
(paren
id|temp
)paren
suffix:colon
l_string|&quot;r&quot;
(paren
id|psw
)paren
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Initialize HW_IRQ_TYPES for INTC-controlled irqs described in array&n;   INITS (which is terminated by an entry with the name field == 0).  */
DECL|function|nb85e_intc_init_irq_types
r_void
id|__init
id|nb85e_intc_init_irq_types
(paren
r_struct
id|nb85e_intc_irq_init
op_star
id|inits
comma
r_struct
id|hw_interrupt_type
op_star
id|hw_irq_types
)paren
(brace
r_struct
id|nb85e_intc_irq_init
op_star
id|init
suffix:semicolon
r_for
c_loop
(paren
id|init
op_assign
id|inits
suffix:semicolon
id|init-&gt;name
suffix:semicolon
id|init
op_increment
)paren
(brace
r_int
id|i
suffix:semicolon
r_struct
id|hw_interrupt_type
op_star
id|hwit
op_assign
id|hw_irq_types
op_increment
suffix:semicolon
id|hwit
op_member_access_from_pointer
r_typename
op_assign
id|init-&gt;name
suffix:semicolon
id|hwit-&gt;startup
op_assign
id|nb85e_intc_irq_startup
suffix:semicolon
id|hwit-&gt;shutdown
op_assign
id|nb85e_intc_disable_irq
suffix:semicolon
id|hwit-&gt;enable
op_assign
id|nb85e_intc_enable_irq
suffix:semicolon
id|hwit-&gt;disable
op_assign
id|nb85e_intc_disable_irq
suffix:semicolon
id|hwit-&gt;ack
op_assign
id|irq_nop
suffix:semicolon
id|hwit-&gt;end
op_assign
id|nb85e_intc_end_irq
suffix:semicolon
multiline_comment|/* Initialize kernel IRQ infrastructure for this interrupt.  */
id|init_irq_handlers
c_func
(paren
id|init-&gt;base
comma
id|init-&gt;num
comma
id|init-&gt;interval
comma
id|hwit
)paren
suffix:semicolon
multiline_comment|/* Set the interrupt priorities.  */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|init-&gt;num
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|irq
op_assign
id|init-&gt;base
op_plus
id|i
op_star
id|init-&gt;interval
suffix:semicolon
multiline_comment|/* If the interrupt is currently enabled (all&n;&t;&t;&t;   interrupts are initially disabled), then&n;&t;&t;&t;   assume whoever enabled it has set things up&n;&t;&t;&t;   properly, and avoid messing with it.  */
r_if
c_cond
(paren
op_logical_neg
id|nb85e_intc_irq_enabled
(paren
id|irq
)paren
)paren
multiline_comment|/* This write also (1) disables the&n;&t;&t;&t;&t;   interrupt, and (2) clears any pending&n;&t;&t;&t;&t;   interrupts.  */
id|NB85E_INTC_IC
(paren
id|irq
)paren
op_assign
(paren
id|NB85E_INTC_IC_PR
(paren
id|init-&gt;priority
)paren
op_or
id|NB85E_INTC_IC_MK
)paren
suffix:semicolon
)brace
)brace
)brace
eof
