// Seed: 4186450536
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  assign id_0 = id_1 - id_1;
  logic id_4;
endmodule
