Command: vcs -timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab \
/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v \
+define+GATE +neg_tchk
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Sep 30 15:24:32 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.v'.
Back to file 'TESTBED.v'.
Parsing included file 'TETRIS_SYN.v'.
Back to file 'TESTBED.v'.
Parsing library file '/RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v'
Top Level Modules:
       TESTBED
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
TETRIS_SYN.v, 284
TETRIS, "DFFX1 grid_reg_1__12_( .D (n1350),  .CK (clk),  .Q (grid[26]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
TETRIS_SYN.v, 287
TETRIS, "DFFX1 grid_reg_4__12_( .D (n1308),  .CK (clk),  .Q (grid[68]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
TETRIS_SYN.v, 291
TETRIS, "DFFX1 grid_reg_2__12_( .D (n1336),  .CK (clk),  .Q (grid[40]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
TETRIS_SYN.v, 306
TETRIS, "DFFX1 grid_reg_3__12_( .D (n1322),  .CK (clk),  .Q (grid[54]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "TETRIS_SYN.sdf"
   ***    Annotation scope: TESTBED.u_TETRIS
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Mon Sep 30 15:24:33 2024


SDF Info: +pulse_r/100, +pulse_e/100 in effect

          Total errors: 0
          Total warnings: 0
   ***    SDF annotation completed: Mon Sep 30 15:24:33 2024


Starting vcs inline pass...

Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

111 modules and 3 UDPs read.
recompiling module TETRIS
recompiling module CMPR42X1
recompiling module ADDFX1
recompiling module ADDFXL
recompiling module DFFSX1
recompiling module EDFFXL
recompiling module ADDHX1
recompiling module ADDHXL
recompiling module AOI222X1
recompiling module AOI222X2
recompiling module AOI22X1
recompiling module BUFX12
recompiling module BUFX1
recompiling module BUFX2
recompiling module BUFX8
recompiling module CLKINVX2
recompiling module CLKINVX3
recompiling module CLKINVX8
recompiling module INVX1
recompiling module INVX2
recompiling module INVX4
recompiling module INVX8
recompiling module INVXL
recompiling module DFFX1
recompiling module DFFRHQXL
recompiling module DFFSHQXL
recompiling module OAI222X1
recompiling module OAI222X4
recompiling module AOI32XL
recompiling module DFFHQX1
recompiling module DFFHQX4
recompiling module AOI22XL
recompiling module AOI2BB2X1
recompiling module AOI2BB2X2
recompiling module AOI2BB2XL
recompiling module NAND4BBX2
recompiling module NAND4BBXL
recompiling module OAI22X1
recompiling module OAI22X2
recompiling module OAI22XL
recompiling module OAI2BB2X2
recompiling module OAI2BB2XL
recompiling module XOR2XL
recompiling module AOI211X1
recompiling module AOI211XL
recompiling module AOI31XL
recompiling module MXI2X1
recompiling module MXI2XL
recompiling module OAI211X1
recompiling module OAI211X2
recompiling module OAI211XL
recompiling module OAI31X1
recompiling module OAI31XL
recompiling module AND4X2
recompiling module AND4X4
recompiling module AOI21X1
recompiling module AOI21X2
recompiling module AOI21X4
recompiling module AOI21XL
recompiling module AOI2BB1X1
recompiling module AOI2BB1X2
recompiling module AOI2BB1XL
recompiling module NAND3BX1
recompiling module NAND3BXL
recompiling module NAND4X1
recompiling module NAND4X2
recompiling module NAND4XL
recompiling module NOR3BXL
recompiling module NOR4X1
recompiling module NOR4XL
recompiling module OAI21X1
recompiling module OAI21X2
recompiling module OAI21XL
recompiling module OAI2BB1X1
recompiling module OAI2BB1X2
recompiling module OAI2BB1X4
recompiling module OAI2BB1XL
recompiling module AND3X2
recompiling module AND3X4
recompiling module NAND2BX1
recompiling module NAND2BX2
recompiling module NAND2BX4
recompiling module NAND2BXL
recompiling module NAND3X1
recompiling module NAND3X2
recompiling module NAND3X4
recompiling module NAND3XL
recompiling module NOR2BX1
recompiling module NOR2BX2
recompiling module NOR3X1
recompiling module NOR3X2
recompiling module NOR3XL
recompiling module AND2X1
recompiling module AND2X2
recompiling module AND2XL
recompiling module NAND2X1
recompiling module NAND2X2
recompiling module NAND2X4
recompiling module NAND2XL
recompiling module NOR2X1
recompiling module NOR2X2
recompiling module NOR2X4
recompiling module NOR2XL
recompiling module OR2X1
recompiling module OR2X2
recompiling module OR2X4
recompiling module OR2XL
	However, due to incremental compilation, only 107 modules need to be compiled. 
make[1]: Entering directory `/RAID2/COURSE/iclab/iclab143/Lab03/03_GATE/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _233271_archive_1.so _233289_archive_1.so \
_233290_archive_1.so _prev_archive_1.so _cuarc0.so objs/udps/U7Vwg.o objs/udps/exIG1.o \
objs/udps/Cpxa2.o  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a \
-lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/RAID2/COURSE/iclab/iclab143/Lab03/03_GATE/csrc'
Command: /RAID2/COURSE/iclab/iclab143/Lab03/03_GATE/./simv +v2k -a vcs.log +define+GATE +neg_tchk
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Sep 30 15:24 2024
Doing SDF annotation ...... Done
*Verdi* Loading libsscore_vcs201906.so
FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'TETRIS_SYN.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.

"/RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v", 6479: Timing violation in TESTBED.u_TETRIS.grid_reg_3__2_
    $setuphold( posedge CK &&& (flag == 1'b1):207000, posedge D:206856, limits: (194,-106) );

"/RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v", 6479: Timing violation in TESTBED.u_TETRIS.grid_reg_3__5_
    $setuphold( posedge CK &&& (flag == 1'b1):207000, posedge D:206852, limits: (200,-113) );

************************************************************
                    SPEC-7 FAIL                   
************************************************************
$finish called from file "PATTERN.v", line 446.
$finish at simulation time               259900
           V C S   S i m u l a t i o n   R e p o r t 
Time: 259900 ps
CPU Time:      0.350 seconds;       Data structure size:   0.4Mb
Mon Sep 30 15:24:38 2024
CPU time: 1.297 seconds to compile + .346 seconds to elab + .813 seconds to link + .389 seconds in simulation
