-- VHDL Entity tb_lib.hit_testbench.symbol
--
-- Created:
--          by - kayra.UNKNOWN (LAPTOP-PGKK1HS3)
--          at - 09:41:55 10/08/19
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY hit_testbench IS
   PORT( 
      hit      : IN     std_logic;
      mode     : IN     std_logic;
      alien_x  : OUT    std_logic_vector (7 DOWNTO 0);
      alien_y  : OUT    std_logic_vector (7 DOWNTO 0);
      btn      : OUT    std_logic;
      bullet_x : OUT    std_logic_vector (7 DOWNTO 0);
      bullet_y : OUT    std_logic_vector (7 DOWNTO 0);
      clk      : OUT    std_logic;
      gun_x    : OUT    std_logic_vector (7 DOWNTO 0);
      rst_n    : OUT    std_logic
   );

-- Declarations

END hit_testbench ;

--
-- VHDL Architecture tb_lib.hit_testbench.struct
--
-- Created:
--          by - kayra.UNKNOWN (LAPTOP-PGKK1HS3)
--          at - 09:41:55 10/08/19
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

LIBRARY tb_lib;

ARCHITECTURE struct OF hit_testbench IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL done    : std_logic;
   SIGNAL ref_hit : std_logic;

   -- Implicit buffer signal declarations
   SIGNAL clk_internal   : std_logic;
   SIGNAL rst_n_internal : std_logic;


   -- Component Declarations
   COMPONENT hit_assertion
   PORT (
      done    : IN     std_logic;
      hit     : IN     std_logic;
      ref_hit : IN     std_logic;
      clk     : OUT    std_logic;
      rst_n   : OUT    std_logic
   );
   END COMPONENT;
   COMPONENT hit_test_generator
   PORT (
      clk      : IN     std_logic ;
      mode     : IN     std_logic ;
      rst_n    : IN     std_logic ;
      alien_x  : OUT    std_logic_vector (7 DOWNTO 0);
      alien_y  : OUT    std_logic_vector (7 DOWNTO 0);
      btn      : OUT    std_logic ;
      bullet_x : OUT    std_logic_vector (7 DOWNTO 0);
      bullet_y : OUT    std_logic_vector (7 DOWNTO 0);
      done     : OUT    std_logic ;
      gun_x    : OUT    std_logic_vector (7 DOWNTO 0);
      ref_hit  : OUT    std_logic 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : hit_assertion USE ENTITY tb_lib.hit_assertion;
   FOR ALL : hit_test_generator USE ENTITY tb_lib.hit_test_generator;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_0 : hit_assertion
      PORT MAP (
         clk     => clk_internal,
         rst_n   => rst_n_internal,
         hit     => hit,
         done    => done,
         ref_hit => ref_hit
      );
   U_1 : hit_test_generator
      PORT MAP (
         clk      => clk_internal,
         mode     => mode,
         rst_n    => rst_n_internal,
         alien_x  => alien_x,
         alien_y  => alien_y,
         btn      => btn,
         bullet_x => bullet_x,
         bullet_y => bullet_y,
         done     => done,
         gun_x    => gun_x,
         ref_hit  => ref_hit
      );

   -- Implicit buffered output assignments
   clk   <= clk_internal;
   rst_n <= rst_n_internal;

END struct;
