{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575287836546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575287836547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 08:57:16 2019 " "Processing started: Mon Dec  2 08:57:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575287836547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287836547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287836547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575287836774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575287836774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tft_controller-RTL_tft " "Found design unit 1: tft_controller-RTL_tft" {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845490 ""} { "Info" "ISGN_ENTITY_NAME" "1 tft_controller " "Found entity 1: tft_controller" {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/mux32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/mux32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32-rtl " "Found design unit 1: mux32-rtl" {  } { { "../../mux32.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/mux32.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845490 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "../../mux32.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/mux32.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-RTL_fsm " "Found design unit 1: fsm-RTL_fsm" {  } { { "../../fsm_ctrl.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_ctrl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845491 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../../fsm_ctrl.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_cdmdata-RTL_fsm_cdm_data " "Found design unit 1: write_cdmdata-RTL_fsm_cdm_data" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845492 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_cdmdata " "Found entity 1: write_cdmdata" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_buffer-rtl " "Found design unit 1: ring_buffer-rtl" {  } { { "../../fifo.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fifo.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845493 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_buffer " "Found entity 1: ring_buffer" {  } { { "../../fifo.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fifo.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845493 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_100KHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL_100KHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_100khz-SYN " "Found design unit 1: pll_100khz-SYN" {  } { { "PLL_100KHz.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/PLL_100KHz.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845494 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_100KHz " "Found entity 1: PLL_100KHz" {  } { { "PLL_100KHz.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/PLL_100KHz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_lite " "Elaborating entity \"de0_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575287845557 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de0_lite.vhd(20) " "VHDL Signal Declaration warning at de0_lite.vhd(20): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845558 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de0_lite.vhd(21) " "VHDL Signal Declaration warning at de0_lite.vhd(21): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845558 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de0_lite.vhd(22) " "VHDL Signal Declaration warning at de0_lite.vhd(22): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845558 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de0_lite.vhd(23) " "VHDL Signal Declaration warning at de0_lite.vhd(23): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de0_lite.vhd(24) " "VHDL Signal Declaration warning at de0_lite.vhd(24): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de0_lite.vhd(25) " "VHDL Signal Declaration warning at de0_lite.vhd(25): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de0_lite.vhd(27) " "VHDL Signal Declaration warning at de0_lite.vhd(27): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de0_lite.vhd(28) " "VHDL Signal Declaration warning at de0_lite.vhd(28): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de0_lite.vhd(29) " "VHDL Signal Declaration warning at de0_lite.vhd(29): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de0_lite.vhd(30) " "VHDL Signal Declaration warning at de0_lite.vhd(30): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 de0_lite.vhd(33) " "VHDL Signal Declaration warning at de0_lite.vhd(33): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 de0_lite.vhd(34) " "VHDL Signal Declaration warning at de0_lite.vhd(34): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 de0_lite.vhd(35) " "VHDL Signal Declaration warning at de0_lite.vhd(35): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 de0_lite.vhd(36) " "VHDL Signal Declaration warning at de0_lite.vhd(36): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 de0_lite.vhd(37) " "VHDL Signal Declaration warning at de0_lite.vhd(37): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 de0_lite.vhd(38) " "VHDL Signal Declaration warning at de0_lite.vhd(38): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR de0_lite.vhd(44) " "VHDL Signal Declaration warning at de0_lite.vhd(44): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de0_lite.vhd(50) " "VHDL Signal Declaration warning at de0_lite.vhd(50): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de0_lite.vhd(51) " "VHDL Signal Declaration warning at de0_lite.vhd(51): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de0_lite.vhd(52) " "VHDL Signal Declaration warning at de0_lite.vhd(52): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de0_lite.vhd(53) " "VHDL Signal Declaration warning at de0_lite.vhd(53): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de0_lite.vhd(54) " "VHDL Signal Declaration warning at de0_lite.vhd(54): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845559 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de0_lite.vhd(57) " "VHDL Signal Declaration warning at de0_lite.vhd(57): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845560 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de0_lite.vhd(59) " "VHDL Signal Declaration warning at de0_lite.vhd(59): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845560 "|de0_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_controller tft_controller:tft_controller_inst " "Elaborating entity \"tft_controller\" for hierarchy \"tft_controller:tft_controller_inst\"" {  } { { "de0_lite.vhd" "tft_controller_inst" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_valid_1 tft_controller.vhd(33) " "Verilog HDL or VHDL warning at tft_controller.vhd(33): object \"rd_valid_1\" assigned a value but never read" {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_1 tft_controller.vhd(36) " "Verilog HDL or VHDL warning at tft_controller.vhd(36): object \"full_1\" assigned a value but never read" {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fill_count_1 tft_controller.vhd(37) " "Verilog HDL or VHDL warning at tft_controller.vhd(37): object \"fill_count_1\" assigned a value but never read" {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_en_2 tft_controller.vhd(39) " "VHDL Signal Declaration warning at tft_controller.vhd(39): used implicit default value for signal \"wr_en_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_data_2 tft_controller.vhd(40) " "VHDL Signal Declaration warning at tft_controller.vhd(40): used implicit default value for signal \"wr_data_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd_en_2 tft_controller.vhd(41) " "VHDL Signal Declaration warning at tft_controller.vhd(41): used implicit default value for signal \"rd_en_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_valid_2 tft_controller.vhd(42) " "Verilog HDL or VHDL warning at tft_controller.vhd(42): object \"rd_valid_2\" assigned a value but never read" {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_2 tft_controller.vhd(45) " "Verilog HDL or VHDL warning at tft_controller.vhd(45): object \"full_2\" assigned a value but never read" {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fill_count_2 tft_controller.vhd(46) " "Verilog HDL or VHDL warning at tft_controller.vhd(46): object \"fill_count_2\" assigned a value but never read" {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_en2 tft_controller.vhd(51) " "Verilog HDL or VHDL warning at tft_controller.vhd(51): object \"read_en2\" assigned a value but never read" {  } { { "../../tft_controller.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575287845580 "|de0_lite|tft_controller:tft_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 tft_controller:tft_controller_inst\|mux32:mux32_inst " "Elaborating entity \"mux32\" for hierarchy \"tft_controller:tft_controller_inst\|mux32:mux32_inst\"" {  } { { "../../tft_controller.vhd" "mux32_inst" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_buffer tft_controller:tft_controller_inst\|ring_buffer:ring_buffer_init " "Elaborating entity \"ring_buffer\" for hierarchy \"tft_controller:tft_controller_inst\|ring_buffer:ring_buffer_init\"" {  } { { "../../tft_controller.vhd" "ring_buffer_init" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_buffer tft_controller:tft_controller_inst\|ring_buffer:ring_buffer_data " "Elaborating entity \"ring_buffer\" for hierarchy \"tft_controller:tft_controller_inst\|ring_buffer:ring_buffer_data\"" {  } { { "../../tft_controller.vhd" "ring_buffer_data" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_cdmdata tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst " "Elaborating entity \"write_cdmdata\" for hierarchy \"tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\"" {  } { { "../../tft_controller.vhd" "write_cdmdata_inst" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845622 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cs fsm_cmd_data.vhd(93) " "VHDL Process Statement warning at fsm_cmd_data.vhd(93): inferring latch(es) for signal or variable \"cs\", which holds its previous value in one or more paths through the process" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575287845623 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs fsm_cmd_data.vhd(93) " "VHDL Process Statement warning at fsm_cmd_data.vhd(93): inferring latch(es) for signal or variable \"rs\", which holds its previous value in one or more paths through the process" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575287845623 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr fsm_cmd_data.vhd(93) " "VHDL Process Statement warning at fsm_cmd_data.vhd(93): inferring latch(es) for signal or variable \"wr\", which holds its previous value in one or more paths through the process" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575287845623 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ready fsm_cmd_data.vhd(93) " "VHDL Process Statement warning at fsm_cmd_data.vhd(93): inferring latch(es) for signal or variable \"ready\", which holds its previous value in one or more paths through the process" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575287845623 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output fsm_cmd_data.vhd(93) " "VHDL Process Statement warning at fsm_cmd_data.vhd(93): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575287845624 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] fsm_cmd_data.vhd(93) " "Inferred latch for \"output\[0\]\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] fsm_cmd_data.vhd(93) " "Inferred latch for \"output\[1\]\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] fsm_cmd_data.vhd(93) " "Inferred latch for \"output\[2\]\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] fsm_cmd_data.vhd(93) " "Inferred latch for \"output\[3\]\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] fsm_cmd_data.vhd(93) " "Inferred latch for \"output\[4\]\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] fsm_cmd_data.vhd(93) " "Inferred latch for \"output\[5\]\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] fsm_cmd_data.vhd(93) " "Inferred latch for \"output\[6\]\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] fsm_cmd_data.vhd(93) " "Inferred latch for \"output\[7\]\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready fsm_cmd_data.vhd(93) " "Inferred latch for \"ready\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr fsm_cmd_data.vhd(93) " "Inferred latch for \"wr\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs fsm_cmd_data.vhd(93) " "Inferred latch for \"rs\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs fsm_cmd_data.vhd(93) " "Inferred latch for \"cs\" at fsm_cmd_data.vhd(93)" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845625 "|de0_lite|tft_controller:tft_controller_inst|write_cdmdata:write_cdmdata_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm tft_controller:tft_controller_inst\|fsm:fsm_inst " "Elaborating entity \"fsm\" for hierarchy \"tft_controller:tft_controller_inst\|fsm:fsm_inst\"" {  } { { "../../tft_controller.vhd" "fsm_inst" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/tft_controller.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845640 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_sel fsm_ctrl.vhd(52) " "VHDL Process Statement warning at fsm_ctrl.vhd(52): inferring latch(es) for signal or variable \"mux_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../fsm_ctrl.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_ctrl.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575287845640 "|de0_lite|tft_controller:tft_controller_inst|fsm:fsm_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start fsm_ctrl.vhd(52) " "VHDL Process Statement warning at fsm_ctrl.vhd(52): inferring latch(es) for signal or variable \"start\", which holds its previous value in one or more paths through the process" {  } { { "../../fsm_ctrl.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_ctrl.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575287845640 "|de0_lite|tft_controller:tft_controller_inst|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start fsm_ctrl.vhd(52) " "Inferred latch for \"start\" at fsm_ctrl.vhd(52)" {  } { { "../../fsm_ctrl.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_ctrl.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845640 "|de0_lite|tft_controller:tft_controller_inst|fsm:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_sel fsm_ctrl.vhd(52) " "Inferred latch for \"mux_sel\" at fsm_ctrl.vhd(52)" {  } { { "../../fsm_ctrl.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_ctrl.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845641 "|de0_lite|tft_controller:tft_controller_inst|fsm:fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_100KHz PLL_100KHz:PLL_100KHz_inst " "Elaborating entity \"PLL_100KHz\" for hierarchy \"PLL_100KHz:PLL_100KHz_inst\"" {  } { { "de0_lite.vhd" "PLL_100KHz_inst" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\"" {  } { { "PLL_100KHz.vhd" "altpll_component" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/PLL_100KHz.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\"" {  } { { "PLL_100KHz.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/PLL_100KHz.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_100KHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_100KHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575287845811 ""}  } { { "PLL_100KHz.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/PLL_100KHz.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575287845811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_100KHz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_100KHz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_100KHz_altpll " "Found entity 1: PLL_100KHz_altpll" {  } { { "db/PLL_100KHz_altpll.v" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/db/PLL_100KHz_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575287845848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287845848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_100KHz_altpll PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated " "Elaborating entity \"PLL_100KHz_altpll\" for hierarchy \"PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/fbroering/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287845849 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575287846303 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1575287846303 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575287846303 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1575287846303 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] GND pin " "The pin \"ARDUINO_IO\[6\]\" is fed by GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575287846304 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[7\] GND pin " "The pin \"ARDUINO_IO\[7\]\" is fed by GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575287846304 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[8\] GND pin " "The pin \"ARDUINO_IO\[8\]\" is fed by GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575287846304 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[9\] GND pin " "The pin \"ARDUINO_IO\[9\]\" is fed by GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575287846304 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[10\] GND pin " "The pin \"ARDUINO_IO\[10\]\" is fed by GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575287846304 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[11\] GND pin " "The pin \"ARDUINO_IO\[11\]\" is fed by GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575287846304 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[12\] GND pin " "The pin \"ARDUINO_IO\[12\]\" is fed by GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575287846304 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[13\] GND pin " "The pin \"ARDUINO_IO\[13\]\" is fed by GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575287846304 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1575287846304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|wr " "Latch tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|wr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|state.WR_HIGH " "Ports D and ENA on the latch are fed by the same signal tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|state.WR_HIGH" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575287846305 ""}  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575287846305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|rs " "Latch tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|rs has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|state.RS_HIGH " "Ports D and ENA on the latch are fed by the same signal tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|state.RS_HIGH" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575287846305 ""}  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575287846305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|cs " "Latch tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|cs has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|state.CS_HIGH " "Ports D and ENA on the latch are fed by the same signal tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|state.CS_HIGH" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575287846305 ""}  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575287846305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|ready " "Latch tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|state.CS_LOW " "Ports D and ENA on the latch are fed by the same signal tft_controller:tft_controller_inst\|write_cdmdata:write_cdmdata_inst\|state.CS_LOW" {  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575287846305 ""}  } { { "../../fsm_cmd_data.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/fsm_cmd_data.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575287846305 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846322 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575287846322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575287846322 "|de0_lite|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575287846322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575287846377 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575287846578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de10_lite 185 " "Ignored 185 assignments for entity \"de10_lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity de10_lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity de10_lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575287846604 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575287846604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575287846739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575287846739 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575287846918 "|de0_lite|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575287846918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575287846919 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575287846919 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575287846919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575287846919 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575287846919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575287846919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 428 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 428 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1029 " "Peak virtual memory: 1029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575287846935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 08:57:26 2019 " "Processing ended: Mon Dec  2 08:57:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575287846935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575287846935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575287846935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575287846935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575287847940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575287847940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 08:57:27 2019 " "Processing started: Mon Dec  2 08:57:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575287847940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575287847940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575287847940 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575287848055 ""}
{ "Info" "0" "" "Project  = de0_lite" {  } {  } 0 0 "Project  = de0_lite" 0 0 "Fitter" 0 0 1575287848057 ""}
{ "Info" "0" "" "Revision = de0_lite" {  } {  } 0 0 "Revision = de0_lite" 0 0 "Fitter" 0 0 1575287848057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575287848131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575287848131 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_lite 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"de0_lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575287848141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575287848167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575287848167 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 100 0 0 " "Implementing clock multiplication of 1, clock division of 100, and phase shift of 0 degrees (0 ps) for PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_100KHz_altpll.v" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/db/PLL_100KHz_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1575287848249 ""}  } { { "db/PLL_100KHz_altpll.v" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/db/PLL_100KHz_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1575287848249 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575287848424 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575287848432 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287848583 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575287848583 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287848599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287848599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287848599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287848599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287848599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287848599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287848599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287848599 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575287848599 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575287848599 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575287848599 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575287848600 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575287848600 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575287848606 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[0\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848831 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[1\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848831 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848831 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[2\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848832 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[3\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848832 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[4\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[4\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848832 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848832 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[5\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[5\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848833 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[6\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[6\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848833 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[7\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[7\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848833 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848833 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[8\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[8\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848834 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[9\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[9\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848834 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[10\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[10\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848834 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848834 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[11\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[11\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848835 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[12\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[12\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848835 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[13\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[13\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848835 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848835 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[14\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[14\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848836 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[15\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[15\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848836 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[16\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[16\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848836 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848836 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[17\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[17\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848837 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[18\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[18\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848837 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[19\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[19\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848837 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[20\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[20\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDI 4 3.3V " "Pin GSENSOR_SDI in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SDO 4 3.3V " "Pin GSENSOR_SDO in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[14\] 4 3.3V " "Pin ARDUINO_IO\[14\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[15\] 4 3.3V " "Pin ARDUINO_IO\[15\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848837 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848837 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[21\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[21\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848838 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[22\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[22\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848838 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[23\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[23\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848838 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848838 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[24\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[24\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848839 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[25\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[25\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848839 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848839 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[26\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[26\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848840 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[27\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[27\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848840 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848840 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[28\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[28\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848841 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[29\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[29\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848841 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848841 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[30\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[30\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848842 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[31\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[31\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848842 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[32\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[32\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848842 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848842 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[33\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[33\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848843 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[34\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[34\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848843 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848843 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[35\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[35\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287848844 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287848844 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575287848847 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1575287848996 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 MAX 10 " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287849000 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575287849000 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently enabled " "Pin ARDUINO_IO\[8\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently enabled " "Pin ARDUINO_IO\[12\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently enabled " "Pin GPIO\[33\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently enabled " "Pin GPIO\[34\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287849001 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575287849001 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "33 " "Following 33 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[0\] VCC " "Pin GPIO\[0\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[1\] VCC " "Pin GPIO\[1\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[2\] VCC " "Pin GPIO\[2\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[3\] VCC " "Pin GPIO\[3\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[4\] VCC " "Pin GPIO\[4\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[5\] VCC " "Pin GPIO\[5\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[6\] VCC " "Pin GPIO\[6\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[7\] VCC " "Pin GPIO\[7\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[8\] VCC " "Pin GPIO\[8\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[9\] VCC " "Pin GPIO\[9\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[10\] VCC " "Pin GPIO\[10\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[11\] VCC " "Pin GPIO\[11\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[12\] VCC " "Pin GPIO\[12\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[13\] VCC " "Pin GPIO\[13\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[14\] VCC " "Pin GPIO\[14\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[15\] VCC " "Pin GPIO\[15\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[16\] VCC " "Pin GPIO\[16\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[17\] VCC " "Pin GPIO\[17\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[18\] VCC " "Pin GPIO\[18\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[19\] VCC " "Pin GPIO\[19\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[20\] VCC " "Pin GPIO\[20\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[21\] VCC " "Pin GPIO\[21\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[22\] VCC " "Pin GPIO\[22\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[23\] VCC " "Pin GPIO\[23\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[24\] VCC " "Pin GPIO\[24\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[25\] VCC " "Pin GPIO\[25\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[26\] VCC " "Pin GPIO\[26\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[27\] VCC " "Pin GPIO\[27\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[28\] VCC " "Pin GPIO\[28\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[29\] VCC " "Pin GPIO\[29\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[30\] VCC " "Pin GPIO\[30\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[31\] VCC " "Pin GPIO\[31\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[32\] VCC " "Pin GPIO\[32\] has VCC driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287849004 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575287849004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 37 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 37 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575287849147 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  2 08:57:29 2019 " "Processing ended: Mon Dec  2 08:57:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575287849147 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575287849147 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575287849147 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575287849147 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 39 s 434 s " "Quartus Prime Full Compilation was unsuccessful. 39 errors, 434 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575287849352 ""}
