set_max_delay 4.0 -from core_clock -through pin1 -fall_through pin* -to adder1 -rise_to clk* -ignore_clock_latency -reset_path
