

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

10 non-gated/non-generated clock tree(s) driving 36809 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 instances converted, 8 sequential instances remain driven by gated/generated clocks

===================================================================================== Non-Gated/Non-Generated Clocks =====================================================================================
Clock Tree ID     Driving Element                                                            Drive Element Type     Fanout     Sample Instance                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       pll0_inst.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKOS2                    PLLC                   2739       mbconfig0_inst.fpga_multiboot_config_inst.state[3]                         
@KP:ckid0_1       pll0_inst.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKOP                     PLLC                   27142      lpddr4_mc_contr0_inst.lscc_mc_avant_inst.reset_n_r                         
@KP:ckid0_2       rgmii_rxc_i                                                                port                   57         tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.rx_ddr_out_dddd_CR9[9:0]
@KP:ckid0_4       osc0_inst.lscc_osc_inst.u_OSC.CLKOUT                                       OSCE                   105        ENCRYPTED                                                                  
@KP:ckid0_5       clk_125_in                                                                 port                   36         ENCRYPTED                                                                  
@KP:ckid0_6       pll0_inst.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKRES                    PLLC                   18         pll0_inst.lscc_pll_inst.u_pll_init_bw.gen_bw_init\.bw_init_cs[4]           
@KP:ckid0_7       lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.u_eclkdiv.ECLKDIVOUT     ECLKDIVA               6611       lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.s_rst_n_r1               
@KP:ckid0_8       pll0_inst.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKOS                     PLLC                   9          ENCRYPTED                                                                  
@KP:ckid0_9       ENCRYPTED                                                                  DCCA                   83         ENCRYPTED                                                                  
@KP:ckid0_10      ENCRYPTED                                                                  JTAGH25                9          ENCRYPTED                                                                  
==========================================================================================================================================================================================================
============================================================================================================================================================ Gated/Generated Clocks =============================================================================================================================================================
Clock Tree ID     Driving Element                                                                                                                   Drive Element Type     Unconverted Fanout     Sample Instance                                                                                                  Explanation                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_3       tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.u_fwft._FWFT_ENABLE\.re_r.Q[0]     dffr                   8                      tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.u_fwft.d_o[7]     Clock Optimization not enabled
=================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

