$date
	Thu Feb 24 15:46:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instruction_memory_test $end
$var wire 32 ! instruction_code [31:0] $end
$var reg 32 " PC [31:0] $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 32 $ PC [31:0] $end
$var wire 1 # reset $end
$var wire 32 % instruction_code [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
1#
bx "
bx !
$end
#1
0#
#4
1#
#5
b1010010011000001100110011 !
b1010010011000001100110011 %
b0 "
b0 $
#10
b10011100110000010000110011 !
b10011100110000010000110011 %
b100 "
b100 $
#15
b1000001111111110000101000110011 !
b1000001111111110000101000110011 %
b1000 "
b1000 $
#20
bx !
bx %
b10010 "
b10010 $
#25
