Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jan 11 23:22:55 2025
| Host         : DESKTOP-TA7HPHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TrafficLight_Top_timing_summary_routed.rpt -pb TrafficLight_Top_timing_summary_routed.pb -rpx TrafficLight_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : TrafficLight_Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (61)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk_divider/div_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (61)
-------------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.779        0.000                      0                   65        0.238        0.000                      0                   65        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 3.779        0.000                      0                   65        0.238        0.000                      0                   65        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.704ns (18.877%)  route 3.025ns (81.123%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          1.059     9.136    clk_divider/div_CLK_0
    SLICE_X41Y62         FDSE                                         r  clk_divider/count_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559    12.951    clk_divider/CLK
    SLICE_X41Y62         FDSE                                         r  clk_divider/count_reg[25]/C
                         clock pessimism              0.429    13.380    
                         clock uncertainty           -0.035    13.344    
    SLICE_X41Y62         FDSE (Setup_fdse_C_S)       -0.429    12.915    clk_divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.704ns (18.877%)  route 3.025ns (81.123%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          1.059     9.136    clk_divider/div_CLK_0
    SLICE_X41Y62         FDRE                                         r  clk_divider/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559    12.951    clk_divider/CLK
    SLICE_X41Y62         FDRE                                         r  clk_divider/count_reg[26]/C
                         clock pessimism              0.429    13.380    
                         clock uncertainty           -0.035    13.344    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.429    12.915    clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.704ns (18.877%)  route 3.025ns (81.123%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          1.059     9.136    clk_divider/div_CLK_0
    SLICE_X41Y62         FDRE                                         r  clk_divider/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559    12.951    clk_divider/CLK
    SLICE_X41Y62         FDRE                                         r  clk_divider/count_reg[27]/C
                         clock pessimism              0.429    13.380    
                         clock uncertainty           -0.035    13.344    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.429    12.915    clk_divider/count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.704ns (18.877%)  route 3.025ns (81.123%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          1.059     9.136    clk_divider/div_CLK_0
    SLICE_X41Y62         FDRE                                         r  clk_divider/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559    12.951    clk_divider/CLK
    SLICE_X41Y62         FDRE                                         r  clk_divider/count_reg[28]/C
                         clock pessimism              0.429    13.380    
                         clock uncertainty           -0.035    13.344    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.429    12.915    clk_divider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.654%)  route 2.878ns (80.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          0.911     8.989    clk_divider/div_CLK_0
    SLICE_X41Y61         FDSE                                         r  clk_divider/count_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560    12.952    clk_divider/CLK
    SLICE_X41Y61         FDSE                                         r  clk_divider/count_reg[21]/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X41Y61         FDSE (Setup_fdse_C_S)       -0.429    12.916    clk_divider/count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.654%)  route 2.878ns (80.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          0.911     8.989    clk_divider/div_CLK_0
    SLICE_X41Y61         FDRE                                         r  clk_divider/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560    12.952    clk_divider/CLK
    SLICE_X41Y61         FDRE                                         r  clk_divider/count_reg[22]/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X41Y61         FDRE (Setup_fdre_C_R)       -0.429    12.916    clk_divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.654%)  route 2.878ns (80.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          0.911     8.989    clk_divider/div_CLK_0
    SLICE_X41Y61         FDSE                                         r  clk_divider/count_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560    12.952    clk_divider/CLK
    SLICE_X41Y61         FDSE                                         r  clk_divider/count_reg[23]/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X41Y61         FDSE (Setup_fdse_C_S)       -0.429    12.916    clk_divider/count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.654%)  route 2.878ns (80.346%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          0.911     8.989    clk_divider/div_CLK_0
    SLICE_X41Y61         FDSE                                         r  clk_divider/count_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560    12.952    clk_divider/CLK
    SLICE_X41Y61         FDSE                                         r  clk_divider/count_reg[24]/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.345    
    SLICE_X41Y61         FDSE (Setup_fdse_C_S)       -0.429    12.916    clk_divider/count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.213%)  route 2.779ns (79.787%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          0.812     8.890    clk_divider/div_CLK_0
    SLICE_X41Y63         FDRE                                         r  clk_divider/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558    12.950    clk_divider/CLK
    SLICE_X41Y63         FDRE                                         r  clk_divider/count_reg[29]/C
                         clock pessimism              0.429    13.379    
                         clock uncertainty           -0.035    13.343    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429    12.914    clk_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 clk_divider/count_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.213%)  route 2.779ns (79.787%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.738     5.407    clk_divider/CLK
    SLICE_X41Y60         FDSE                                         r  clk_divider/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  clk_divider/count_reg[20]/Q
                         net (fo=3, routed)           1.010     6.873    clk_divider/count[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  clk_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.956     7.954    clk_divider/count[31]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  clk_divider/count[31]_i_1/O
                         net (fo=33, routed)          0.812     8.890    clk_divider/div_CLK_0
    SLICE_X41Y63         FDRE                                         r  clk_divider/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558    12.950    clk_divider/CLK
    SLICE_X41Y63         FDRE                                         r  clk_divider/count_reg[30]/C
                         clock pessimism              0.429    13.379    
                         clock uncertainty           -0.035    13.343    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429    12.914    clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  4.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.282%)  route 0.078ns (22.718%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.497    clk_divider/CLK
    SLICE_X41Y62         FDSE                                         r  clk_divider/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  clk_divider/count_reg[25]/Q
                         net (fo=3, routed)           0.078     1.716    clk_divider/count[25]
    SLICE_X41Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.840 r  clk_divider/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.840    clk_divider/count0[26]
    SLICE_X41Y62         FDRE                                         r  clk_divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.013    clk_divider/CLK
    SLICE_X41Y62         FDRE                                         r  clk_divider/count_reg[26]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.105     1.602    clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.499    clk_divider/CLK
    SLICE_X41Y58         FDRE                                         r  clk_divider/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  clk_divider/count_reg[9]/Q
                         net (fo=3, routed)           0.078     1.718    clk_divider/count[9]
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.842 r  clk_divider/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.842    clk_divider/count0[10]
    SLICE_X41Y58         FDSE                                         r  clk_divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.016    clk_divider/CLK
    SLICE_X41Y58         FDSE                                         r  clk_divider/count_reg[10]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X41Y58         FDSE (Hold_fdse_C_D)         0.105     1.604    clk_divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.499    clk_divider/CLK
    SLICE_X41Y57         FDSE                                         r  clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  clk_divider/count_reg[5]/Q
                         net (fo=3, routed)           0.078     1.718    clk_divider/count[5]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.842 r  clk_divider/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.842    clk_divider/count0[6]
    SLICE_X41Y57         FDRE                                         r  clk_divider/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.016    clk_divider/CLK
    SLICE_X41Y57         FDRE                                         r  clk_divider/count_reg[6]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.105     1.604    clk_divider/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.498    clk_divider/CLK
    SLICE_X41Y61         FDSE                                         r  clk_divider/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  clk_divider/count_reg[21]/Q
                         net (fo=3, routed)           0.078     1.717    clk_divider/count[21]
    SLICE_X41Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.841 r  clk_divider/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.841    clk_divider/count0[22]
    SLICE_X41Y61         FDRE                                         r  clk_divider/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     2.015    clk_divider/CLK
    SLICE_X41Y61         FDRE                                         r  clk_divider/count_reg[22]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.105     1.603    clk_divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.499    clk_divider/CLK
    SLICE_X41Y59         FDSE                                         r  clk_divider/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  clk_divider/count_reg[13]/Q
                         net (fo=3, routed)           0.079     1.719    clk_divider/count[13]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.843 r  clk_divider/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.843    clk_divider/count0[14]
    SLICE_X41Y59         FDRE                                         r  clk_divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.016    clk_divider/CLK
    SLICE_X41Y59         FDRE                                         r  clk_divider/count_reg[14]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.105     1.604    clk_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.496    clk_divider/CLK
    SLICE_X41Y63         FDRE                                         r  clk_divider/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  clk_divider/count_reg[29]/Q
                         net (fo=3, routed)           0.079     1.716    clk_divider/count[29]
    SLICE_X41Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.840 r  clk_divider/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.840    clk_divider/count0[30]
    SLICE_X41Y63         FDRE                                         r  clk_divider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     2.012    clk_divider/CLK
    SLICE_X41Y63         FDRE                                         r  clk_divider/count_reg[30]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.105     1.601    clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.498    clk_divider/CLK
    SLICE_X41Y60         FDRE                                         r  clk_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider/count_reg[17]/Q
                         net (fo=3, routed)           0.079     1.719    clk_divider/count[17]
    SLICE_X41Y60         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.843 r  clk_divider/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.843    clk_divider/count0[18]
    SLICE_X41Y60         FDRE                                         r  clk_divider/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     2.015    clk_divider/CLK
    SLICE_X41Y60         FDRE                                         r  clk_divider/count_reg[18]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.105     1.603    clk_divider/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.499    clk_divider/CLK
    SLICE_X41Y58         FDSE                                         r  clk_divider/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  clk_divider/count_reg[11]/Q
                         net (fo=3, routed)           0.078     1.718    clk_divider/count[11]
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.845 r  clk_divider/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    clk_divider/count0[12]
    SLICE_X41Y58         FDRE                                         r  clk_divider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.016    clk_divider/CLK
    SLICE_X41Y58         FDRE                                         r  clk_divider/count_reg[12]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.105     1.604    clk_divider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.499    clk_divider/CLK
    SLICE_X41Y59         FDSE                                         r  clk_divider/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  clk_divider/count_reg[15]/Q
                         net (fo=3, routed)           0.078     1.718    clk_divider/count[15]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.845 r  clk_divider/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    clk_divider/count0[16]
    SLICE_X41Y59         FDSE                                         r  clk_divider/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.016    clk_divider/CLK
    SLICE_X41Y59         FDSE                                         r  clk_divider/count_reg[16]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X41Y59         FDSE (Hold_fdse_C_D)         0.105     1.604    clk_divider/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.499    clk_divider/CLK
    SLICE_X41Y57         FDSE                                         r  clk_divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  clk_divider/count_reg[7]/Q
                         net (fo=3, routed)           0.078     1.718    clk_divider/count[7]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.845 r  clk_divider/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    clk_divider/count0[8]
    SLICE_X41Y57         FDRE                                         r  clk_divider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.016    clk_divider/CLK
    SLICE_X41Y57         FDRE                                         r  clk_divider/count_reg[8]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.105     1.604    clk_divider/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y56    clk_divider/count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y58    clk_divider/count_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y58    clk_divider/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y58    clk_divider/count_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y59    clk_divider/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y59    clk_divider/count_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y59    clk_divider/count_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y59    clk_divider/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y60    clk_divider/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    clk_divider/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    clk_divider/count_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    clk_divider/count_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    clk_divider/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    clk_divider/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    clk_divider/count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[11]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    clk_divider/count_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    clk_divider/count_reg[13]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    clk_divider/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/SSTL_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SSTL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.261ns (59.618%)  route 2.886ns (40.382%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDSE                         0.000     0.000 r  FSM/SSTL_reg[2]/C
    SLICE_X42Y60         FDSE (Prop_fdse_C_Q)         0.478     0.478 r  FSM/SSTL_reg[2]/Q
                         net (fo=1, routed)           2.886     3.364    SSTL_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         3.783     7.147 r  SSTL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.147    SSTL[2]
    U15                                                               r  SSTL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/SSTL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSTL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 4.003ns (59.091%)  route 2.772ns (40.909%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE                         0.000     0.000 r  FSM/SSTL_reg[1]/C
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM/SSTL_reg[1]/Q
                         net (fo=1, routed)           2.772     3.290    SSTL_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.775 r  SSTL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.775    SSTL[1]
    G14                                                               r  SSTL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/MSTL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MSTL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.678ns  (logic 4.142ns (62.027%)  route 2.536ns (37.973%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  FSM/MSTL_reg[2]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM/MSTL_reg[2]/Q
                         net (fo=1, routed)           2.536     3.054    MSTL_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.624     6.678 r  MSTL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.678    MSTL[2]
    V15                                                               r  MSTL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/SSTL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSTL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 4.028ns (60.465%)  route 2.634ns (39.535%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE                         0.000     0.000 r  FSM/SSTL_reg[0]/C
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM/SSTL_reg[0]/Q
                         net (fo=1, routed)           2.634     3.152    SSTL_OBUF[0]
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.662 r  SSTL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.662    SSTL[0]
    D18                                                               r  SSTL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/MSTL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MSTL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 4.180ns (68.649%)  route 1.909ns (31.351%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  FSM/MSTL_reg[1]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FSM/MSTL_reg[1]/Q
                         net (fo=1, routed)           1.909     2.387    MSTL_OBUF[1]
    M14                  OBUF (Prop_obuf_I_O)         3.702     6.089 r  MSTL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.089    MSTL[1]
    M14                                                               r  MSTL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/MSTL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MSTL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 4.057ns (68.450%)  route 1.870ns (31.550%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  FSM/MSTL_reg[0]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM/MSTL_reg[0]/Q
                         net (fo=1, routed)           1.870     2.388    MSTL_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.927 r  MSTL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.927    MSTL[0]
    M15                                                               r  MSTL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/SEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/SSTL_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.849ns  (logic 1.050ns (21.654%)  route 3.799ns (78.346%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE                         0.000     0.000 r  FSM/SEL_reg[1]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FSM/SEL_reg[1]/Q
                         net (fo=13, routed)          1.321     1.799    FSM/int_SEL[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I4_O)        0.295     2.094 f  FSM/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.805     2.898    FSM/int_MuxOut[2]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.124     3.022 r  FSM/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          1.142     4.164    FSM/int_CNT0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.153     4.317 r  FSM/SSTL[1]_i_1/O
                         net (fo=1, routed)           0.532     4.849    FSM/SSTL[1]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  FSM/SSTL_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/SEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/SSTL_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.601ns  (logic 1.021ns (22.193%)  route 3.580ns (77.807%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE                         0.000     0.000 r  FSM/SEL_reg[1]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FSM/SEL_reg[1]/Q
                         net (fo=13, routed)          1.321     1.799    FSM/int_SEL[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I4_O)        0.295     2.094 f  FSM/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.805     2.898    FSM/int_MuxOut[2]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.124     3.022 r  FSM/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.797     3.820    FSM/int_CNT0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     3.944 r  FSM/SSTL[2]_i_1/O
                         net (fo=2, routed)           0.657     4.601    FSM/SSTL[2]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  FSM/SSTL_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/SEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/SSTL_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.601ns  (logic 1.021ns (22.193%)  route 3.580ns (77.807%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE                         0.000     0.000 r  FSM/SEL_reg[1]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FSM/SEL_reg[1]/Q
                         net (fo=13, routed)          1.321     1.799    FSM/int_SEL[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I4_O)        0.295     2.094 f  FSM/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.805     2.898    FSM/int_MuxOut[2]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.124     3.022 r  FSM/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          0.797     3.820    FSM/int_CNT0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     3.944 r  FSM/SSTL[2]_i_1/O
                         net (fo=2, routed)           0.657     4.601    FSM/SSTL[2]_i_1_n_0
    SLICE_X42Y60         FDSE                                         r  FSM/SSTL_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/SEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/SEL_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.480ns  (logic 1.021ns (22.789%)  route 3.459ns (77.211%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE                         0.000     0.000 r  FSM/SEL_reg[1]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FSM/SEL_reg[1]/Q
                         net (fo=13, routed)          1.321     1.799    FSM/int_SEL[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I4_O)        0.295     2.094 f  FSM/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.805     2.898    FSM/int_MuxOut[2]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.124     3.022 r  FSM/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          1.334     4.356    FSM/int_CNT0
    SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  FSM/SEL[0]_i_1/O
                         net (fo=1, routed)           0.000     4.480    FSM/SEL[0]_i_1_n_0
    SLICE_X42Y62         FDSE                                         r  FSM/SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MSY_Counter/FF_Gen[1].FF_Inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.672%)  route 0.137ns (42.328%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE                         0.000     0.000 r  MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/C
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/Q
                         net (fo=4, routed)           0.137     0.278    MSY_Counter/FF_Gen[0].FF_Inst/Q_reg_6
    SLICE_X39Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  MSY_Counter/FF_Gen[0].FF_Inst/Q_i_1__8/O
                         net (fo=1, routed)           0.000     0.323    MSY_Counter/FF_Gen[1].FF_Inst/Q_reg_0
    SLICE_X39Y61         FDCE                                         r  MSY_Counter/FF_Gen[1].FF_Inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_Counter/FF_Gen[0].FF_Inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSG_Counter/FF_Gen[3].FF_Inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE                         0.000     0.000 r  SSG_Counter/FF_Gen[0].FF_Inst/Q_reg/C
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SSG_Counter/FF_Gen[0].FF_Inst/Q_reg/Q
                         net (fo=5, routed)           0.137     0.278    SSG_Counter/FF_Gen[0].FF_Inst/Q_reg_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  SSG_Counter/FF_Gen[0].FF_Inst/Q_i_1__6/O
                         net (fo=1, routed)           0.000     0.323    SSG_Counter/FF_Gen[3].FF_Inst/int_D[3]_3
    SLICE_X38Y60         FDCE                                         r  SSG_Counter/FF_Gen[3].FF_Inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/SET_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSY_Counter/FF_Gen[0].FF_Inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.480%)  route 0.143ns (43.520%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  FSM/SET_reg[0]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM/SET_reg[0]/Q
                         net (fo=11, routed)          0.143     0.284    SSY_Counter/FF_Gen[2].FF_Inst/int_SET[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.329 r  SSY_Counter/FF_Gen[2].FF_Inst/Q_i_1__12/O
                         net (fo=1, routed)           0.000     0.329    SSY_Counter/FF_Gen[0].FF_Inst/Q_reg_3
    SLICE_X40Y61         FDCE                                         r  SSY_Counter/FF_Gen[0].FF_Inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/SET_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSY_Counter/FF_Gen[1].FF_Inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.309%)  route 0.144ns (43.691%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  FSM/SET_reg[0]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM/SET_reg[0]/Q
                         net (fo=11, routed)          0.144     0.285    SSY_Counter/FF_Gen[0].FF_Inst/int_SET[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  SSY_Counter/FF_Gen[0].FF_Inst/Q_i_1__11/O
                         net (fo=1, routed)           0.000     0.330    SSY_Counter/FF_Gen[1].FF_Inst/Q_reg_0
    SLICE_X40Y61         FDCE                                         r  SSY_Counter/FF_Gen[1].FF_Inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/SET_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.153%)  route 0.138ns (39.847%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE                         0.000     0.000 r  FSM/FSM_sequential_state_reg[1]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.138     0.302    FSM/state__0[1]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.045     0.347 r  FSM/SET[1]_i_1/O
                         net (fo=1, routed)           0.000     0.347    FSM/SET[1]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  FSM/SET_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/SET_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (59.980%)  route 0.139ns (40.020%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE                         0.000     0.000 r  FSM/FSM_sequential_state_reg[1]/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.139     0.303    FSM/state__0[1]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.045     0.348 r  FSM/SET[0]_i_1/O
                         net (fo=1, routed)           0.000     0.348    FSM/SET[0]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  FSM/SET_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MSY_Counter/FF_Gen[0].FF_Inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE                         0.000     0.000 r  MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/C
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/Q
                         net (fo=4, routed)           0.169     0.310    MSY_Counter/FF_Gen[2].FF_Inst/int_Mux01[0]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  MSY_Counter/FF_Gen[2].FF_Inst/Q_i_1__9/O
                         net (fo=1, routed)           0.000     0.355    MSY_Counter/FF_Gen[0].FF_Inst/Q_reg_3
    SLICE_X39Y61         FDCE                                         r  MSY_Counter/FF_Gen[0].FF_Inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/SET_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSY_Counter/FF_Gen[2].FF_Inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.104%)  route 0.178ns (48.896%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  FSM/SET_reg[0]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/SET_reg[0]/Q
                         net (fo=11, routed)          0.178     0.319    SSY_Counter/FF_Gen[0].FF_Inst/int_SET[0]
    SLICE_X40Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.364 r  SSY_Counter/FF_Gen[0].FF_Inst/Q_i_1__10/O
                         net (fo=1, routed)           0.000     0.364    SSY_Counter/FF_Gen[2].FF_Inst/Q_reg_1
    SLICE_X40Y60         FDCE                                         r  SSY_Counter/FF_Gen[2].FF_Inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE                         0.000     0.000 r  MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/C
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/Q
                         net (fo=4, routed)           0.180     0.321    MSY_Counter/FF_Gen[0].FF_Inst/Q_reg_6
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  MSY_Counter/FF_Gen[0].FF_Inst/Q_i_1__7/O
                         net (fo=1, routed)           0.000     0.366    MSY_Counter/FF_Gen[2].FF_Inst/Q_reg_1
    SLICE_X39Y61         FDCE                                         r  MSY_Counter/FF_Gen[2].FF_Inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_Counter/FF_Gen[2].FF_Inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSG_Counter/FF_Gen[1].FF_Inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.209ns (56.848%)  route 0.159ns (43.152%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE                         0.000     0.000 r  SSG_Counter/FF_Gen[2].FF_Inst/Q_reg/C
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SSG_Counter/FF_Gen[2].FF_Inst/Q_reg/Q
                         net (fo=5, routed)           0.159     0.323    SSG_Counter/FF_Gen[3].FF_Inst/Q_reg_2
    SLICE_X38Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.368 r  SSG_Counter/FF_Gen[3].FF_Inst/Q_i_1__4/O
                         net (fo=1, routed)           0.000     0.368    SSG_Counter/FF_Gen[1].FF_Inst/int_D[1]_1
    SLICE_X38Y60         FDCE                                         r  SSG_Counter/FF_Gen[1].FF_Inst/Q_reg/D
  -------------------------------------------------------------------    -------------------





