{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759245871056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759245871056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 09:24:30 2025 " "Processing started: Tue Sep 30 09:24:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759245871056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245871056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245871056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759245871396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759245871396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245878682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245878682 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part1.v " "Can't analyze file -- file part1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245878686 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dlatch.v " "Can't analyze file -- file dlatch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245878691 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "msdff.v " "Can't analyze file -- file msdff.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245878694 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dlatchv2.v " "Can't analyze file -- file dlatchv2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245878698 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "petdff.v " "Can't analyze file -- file petdff.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245878702 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "netdff.v " "Can't analyze file -- file netdff.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245878705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rslatch.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/rslatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 rslatch " "Found entity 1: rslatch" {  } { { "output_files/rslatch.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/rslatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245878707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245878707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dlatchv1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dlatchv1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatchv1 " "Found entity 1: dlatchv1" {  } { { "output_files/dlatchv1.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/dlatchv1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245878709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245878709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ms_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ms_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ms_dff " "Found entity 1: ms_dff" {  } { { "output_files/ms_dff.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/ms_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245878711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245878711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dlatch_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dlatch_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch_v2 " "Found entity 1: dlatch_v2" {  } { { "output_files/dlatch_v2.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/dlatch_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245878712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245878712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pet_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pet_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 pet_dff " "Found entity 1: pet_dff" {  } { { "output_files/pet_dff.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/pet_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245878714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245878714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/net_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/net_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 net_dff " "Found entity 1: net_dff" {  } { { "output_files/net_dff.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/net_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245878716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245878716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hex_reg8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hex_reg8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_reg8bit " "Found entity 1: hex_reg8bit" {  } { { "output_files/hex_reg8bit.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex_reg8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245878718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245878718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hex2dig_to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hex2dig_to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2dig_to7seg " "Found entity 1: hex2dig_to7seg" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245878720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245878720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759245878749 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main.v(4) " "Output port \"LEDR\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759245878750 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_reg8bit hex_reg8bit:hr0 " "Elaborating entity \"hex_reg8bit\" for hierarchy \"hex_reg8bit:hr0\"" {  } { { "main.v" "hr0" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759245878751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2dig_to7seg hex2dig_to7seg:hts0 " "Elaborating entity \"hex2dig_to7seg\" for hierarchy \"hex2dig_to7seg:hts0\"" {  } { { "main.v" "hts0" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759245878753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(9) " "Verilog HDL assignment warning at hex2dig_to7seg.v(9): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878754 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(10) " "Verilog HDL assignment warning at hex2dig_to7seg.v(10): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878754 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(11) " "Verilog HDL assignment warning at hex2dig_to7seg.v(11): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878754 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(12) " "Verilog HDL assignment warning at hex2dig_to7seg.v(12): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878754 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(13) " "Verilog HDL assignment warning at hex2dig_to7seg.v(13): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878754 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(14) " "Verilog HDL assignment warning at hex2dig_to7seg.v(14): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(15) " "Verilog HDL assignment warning at hex2dig_to7seg.v(15): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(16) " "Verilog HDL assignment warning at hex2dig_to7seg.v(16): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(17) " "Verilog HDL assignment warning at hex2dig_to7seg.v(17): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(18) " "Verilog HDL assignment warning at hex2dig_to7seg.v(18): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(19) " "Verilog HDL assignment warning at hex2dig_to7seg.v(19): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(20) " "Verilog HDL assignment warning at hex2dig_to7seg.v(20): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(21) " "Verilog HDL assignment warning at hex2dig_to7seg.v(21): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(22) " "Verilog HDL assignment warning at hex2dig_to7seg.v(22): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(23) " "Verilog HDL assignment warning at hex2dig_to7seg.v(23): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(24) " "Verilog HDL assignment warning at hex2dig_to7seg.v(24): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(25) " "Verilog HDL assignment warning at hex2dig_to7seg.v(25): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878755 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(28) " "Verilog HDL assignment warning at hex2dig_to7seg.v(28): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(29) " "Verilog HDL assignment warning at hex2dig_to7seg.v(29): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(30) " "Verilog HDL assignment warning at hex2dig_to7seg.v(30): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(31) " "Verilog HDL assignment warning at hex2dig_to7seg.v(31): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(32) " "Verilog HDL assignment warning at hex2dig_to7seg.v(32): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(33) " "Verilog HDL assignment warning at hex2dig_to7seg.v(33): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(34) " "Verilog HDL assignment warning at hex2dig_to7seg.v(34): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(35) " "Verilog HDL assignment warning at hex2dig_to7seg.v(35): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(36) " "Verilog HDL assignment warning at hex2dig_to7seg.v(36): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(37) " "Verilog HDL assignment warning at hex2dig_to7seg.v(37): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(38) " "Verilog HDL assignment warning at hex2dig_to7seg.v(38): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(39) " "Verilog HDL assignment warning at hex2dig_to7seg.v(39): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878756 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(40) " "Verilog HDL assignment warning at hex2dig_to7seg.v(40): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878757 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(41) " "Verilog HDL assignment warning at hex2dig_to7seg.v(41): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878757 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(42) " "Verilog HDL assignment warning at hex2dig_to7seg.v(42): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878757 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(43) " "Verilog HDL assignment warning at hex2dig_to7seg.v(43): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878757 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(44) " "Verilog HDL assignment warning at hex2dig_to7seg.v(44): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245878757 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759245879266 "|main|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1759245879266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759245879390 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Golden_Top 24 " "Ignored 24 assignments for entity \"DE10_LITE_Golden_Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759245879796 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1759245879796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759245880071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759245880071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759245880145 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759245880145 "|main|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1759245880145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759245880145 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759245880145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759245880145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759245880145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759245880169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 09:24:40 2025 " "Processing ended: Tue Sep 30 09:24:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759245880169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759245880169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759245880169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245880169 ""}
