/********************************************************************
 * Copyright (C) 2023 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : lldr_main_ctrl_mmr.h
*/
#ifndef LLDR_MAIN_CTRL_MMR_H_
#define LLDR_MAIN_CTRL_MMR_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <hw_include/lldr.h>
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_MAIN_CTRL_MMR_CFG0_REGS_BASE                                  (0x00000000U)


/**************************************************************************
* Hardware Region  : MMRs in region 0
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* PID register */
    volatile uint32_t MMR_CFG0;
    volatile uint32_t MMR_CFG1;
    volatile uint8_t  Resv_48[36];
    volatile uint32_t MAIN_DEVSTAT;
    volatile uint32_t MAIN_BOOTCFG;
    volatile uint8_t  Resv_64[8];
    volatile uint32_t MAIN_FEATURE_STAT0;
    volatile uint32_t MAIN_FEATURE_STAT1;
    volatile uint8_t  Resv_256[184];
    volatile uint32_t IPC_SET0;
    volatile uint32_t IPC_SET1;
    volatile uint32_t IPC_SET2;
    volatile uint32_t IPC_SET3;
    volatile uint8_t  Resv_288[16];
    volatile uint32_t IPC_SET8;
    volatile uint32_t IPC_SET9;
    volatile uint32_t IPC_SET10;
    volatile uint32_t IPC_SET11;
    volatile uint32_t IPC_SET12;
    volatile uint32_t IPC_SET13;
    volatile uint32_t IPC_SET14;
    volatile uint32_t IPC_SET15;
    volatile uint32_t IPC_SET16;
    volatile uint32_t IPC_SET17;
    volatile uint32_t IPC_SET18;
    volatile uint32_t IPC_SET19;
    volatile uint8_t  Resv_368[32];
    volatile uint32_t IPC_SET28;
    volatile uint32_t IPC_SET29;
    volatile uint8_t  Resv_384[8];
    volatile uint32_t IPC_CLR0;
    volatile uint32_t IPC_CLR1;
    volatile uint32_t IPC_CLR2;
    volatile uint32_t IPC_CLR3;
    volatile uint8_t  Resv_416[16];
    volatile uint32_t IPC_CLR8;
    volatile uint32_t IPC_CLR9;
    volatile uint32_t IPC_CLR10;
    volatile uint32_t IPC_CLR11;
    volatile uint32_t IPC_CLR12;
    volatile uint32_t IPC_CLR13;
    volatile uint32_t IPC_CLR14;
    volatile uint32_t IPC_CLR15;
    volatile uint32_t IPC_CLR16;
    volatile uint32_t IPC_CLR17;
    volatile uint32_t IPC_CLR18;
    volatile uint32_t IPC_CLR19;
    volatile uint8_t  Resv_496[32];
    volatile uint32_t IPC_CLR28;
    volatile uint32_t IPC_CLR29;
    volatile uint8_t  Resv_528[24];
    volatile uint32_t PCI_DEVICE_ID;
    volatile uint8_t  Resv_544[12];
    volatile uint32_t USB_DEVICE_ID;
    volatile uint8_t  Resv_768[220];
    volatile uint32_t SPARE_FUSE0;
    volatile uint32_t SPARE_FUSE1;
    volatile uint32_t SPARE_FUSE2;
    volatile uint32_t SPARE_FUSE3;
    volatile uint8_t  Resv_4104[3320];
    volatile uint32_t LOCK0_KICK0;               /*  - KICK0 component */
    volatile uint32_t LOCK0_KICK1;               /*  - KICK1 component */
    volatile uint32_t INTR_RAW_STATUS;           /* Interrupt Raw Status/Set Register */
    volatile uint32_t INTR_ENABLED_STATUS_CLEAR;   /* Interrupt Enabled Status/Clear register */
    volatile uint32_t INTR_ENABLE;               /* Interrupt Enable register */
    volatile uint32_t INTR_ENABLE_CLEAR;         /* Interrupt Enable Clear register */
    volatile uint32_t EOI;                       /* EOI register */
    volatile uint32_t FAULT_ADDRESS;             /* Fault Address register */
    volatile uint32_t FAULT_TYPE_STATUS;         /* Fault Type Status register */
    volatile uint32_t FAULT_ATTR_STATUS;         /* Fault Attribute Status register */
    volatile uint32_t FAULT_CLEAR;               /* Fault Clear register */
    volatile uint8_t  Resv_4352[204];
    volatile uint32_t CLAIMREG_P0_R0_READONLY;   /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R1_READONLY;   /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R2_READONLY;   /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R3_READONLY;   /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R4_READONLY;   /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R5_READONLY;   /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R6_READONLY;   /* Claim bits for Partition 0 */
    volatile uint8_t  Resv_8192[3812];
    volatile uint32_t PID_PROXY;                 /* PID register */
    volatile uint32_t MMR_CFG0_PROXY;
    volatile uint32_t MMR_CFG1_PROXY;
    volatile uint8_t  Resv_8240[36];
    volatile uint32_t MAIN_DEVSTAT_PROXY;
    volatile uint32_t MAIN_BOOTCFG_PROXY;
    volatile uint8_t  Resv_8256[8];
    volatile uint32_t MAIN_FEATURE_STAT0_PROXY;
    volatile uint32_t MAIN_FEATURE_STAT1_PROXY;
    volatile uint8_t  Resv_8448[184];
    volatile uint32_t IPC_SET0_PROXY;
    volatile uint32_t IPC_SET1_PROXY;
    volatile uint32_t IPC_SET2_PROXY;
    volatile uint32_t IPC_SET3_PROXY;
    volatile uint8_t  Resv_8480[16];
    volatile uint32_t IPC_SET8_PROXY;
    volatile uint32_t IPC_SET9_PROXY;
    volatile uint32_t IPC_SET10_PROXY;
    volatile uint32_t IPC_SET11_PROXY;
    volatile uint32_t IPC_SET12_PROXY;
    volatile uint32_t IPC_SET13_PROXY;
    volatile uint32_t IPC_SET14_PROXY;
    volatile uint32_t IPC_SET15_PROXY;
    volatile uint32_t IPC_SET16_PROXY;
    volatile uint32_t IPC_SET17_PROXY;
    volatile uint32_t IPC_SET18_PROXY;
    volatile uint32_t IPC_SET19_PROXY;
    volatile uint8_t  Resv_8560[32];
    volatile uint32_t IPC_SET28_PROXY;
    volatile uint32_t IPC_SET29_PROXY;
    volatile uint8_t  Resv_8576[8];
    volatile uint32_t IPC_CLR0_PROXY;
    volatile uint32_t IPC_CLR1_PROXY;
    volatile uint32_t IPC_CLR2_PROXY;
    volatile uint32_t IPC_CLR3_PROXY;
    volatile uint8_t  Resv_8608[16];
    volatile uint32_t IPC_CLR8_PROXY;
    volatile uint32_t IPC_CLR9_PROXY;
    volatile uint32_t IPC_CLR10_PROXY;
    volatile uint32_t IPC_CLR11_PROXY;
    volatile uint32_t IPC_CLR12_PROXY;
    volatile uint32_t IPC_CLR13_PROXY;
    volatile uint32_t IPC_CLR14_PROXY;
    volatile uint32_t IPC_CLR15_PROXY;
    volatile uint32_t IPC_CLR16_PROXY;
    volatile uint32_t IPC_CLR17_PROXY;
    volatile uint32_t IPC_CLR18_PROXY;
    volatile uint32_t IPC_CLR19_PROXY;
    volatile uint8_t  Resv_8688[32];
    volatile uint32_t IPC_CLR28_PROXY;
    volatile uint32_t IPC_CLR29_PROXY;
    volatile uint8_t  Resv_8720[24];
    volatile uint32_t PCI_DEVICE_ID_PROXY;
    volatile uint8_t  Resv_8736[12];
    volatile uint32_t USB_DEVICE_ID_PROXY;
    volatile uint8_t  Resv_8960[220];
    volatile uint32_t SPARE_FUSE0_PROXY;
    volatile uint32_t SPARE_FUSE1_PROXY;
    volatile uint32_t SPARE_FUSE2_PROXY;
    volatile uint32_t SPARE_FUSE3_PROXY;
    volatile uint8_t  Resv_12296[3320];
    volatile uint32_t LOCK0_KICK0_PROXY;         /*  - KICK0 component */
    volatile uint32_t LOCK0_KICK1_PROXY;         /*  - KICK1 component */
    volatile uint32_t INTR_RAW_STATUS_PROXY;     /* Interrupt Raw Status/Set Register */
    volatile uint32_t INTR_ENABLED_STATUS_CLEAR_PROXY;   /* Interrupt Enabled Status/Clear register */
    volatile uint32_t INTR_ENABLE_PROXY;         /* Interrupt Enable register */
    volatile uint32_t INTR_ENABLE_CLEAR_PROXY;   /* Interrupt Enable Clear register */
    volatile uint32_t EOI_PROXY;                 /* EOI register */
    volatile uint32_t FAULT_ADDRESS_PROXY;       /* Fault Address register */
    volatile uint32_t FAULT_TYPE_STATUS_PROXY;   /* Fault Type Status register */
    volatile uint32_t FAULT_ATTR_STATUS_PROXY;   /* Fault Attribute Status register */
    volatile uint32_t FAULT_CLEAR_PROXY;         /* Fault Clear register */
    volatile uint8_t  Resv_12544[204];
    volatile uint32_t CLAIMREG_P0_R0;            /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R1;            /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R2;            /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R3;            /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R4;            /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R5;            /* Claim bits for Partition 0 */
    volatile uint32_t CLAIMREG_P0_R6;            /* Claim bits for Partition 0 */
    volatile uint8_t  Resv_16384[3812];
    volatile uint32_t USB0_CTRL;
    volatile uint8_t  Resv_16392[4];
    volatile uint32_t USB0_PHY_CTRL;
    volatile uint8_t  Resv_16436[40];
    volatile uint32_t CPSW2_ENET1_CTRL;
    volatile uint8_t  Resv_16452[12];
    volatile uint32_t ENET1_CTRL;
    volatile uint32_t ENET2_CTRL;
    volatile uint32_t ENET3_CTRL;
    volatile uint32_t ENET4_CTRL;
    volatile uint32_t ENET5_CTRL;
    volatile uint32_t ENET6_CTRL;
    volatile uint32_t ENET7_CTRL;
    volatile uint32_t ENET8_CTRL;
    volatile uint8_t  Resv_16496[12];
    volatile uint32_t PCIE0_CTRL;
    volatile uint32_t PCIE1_CTRL;
    volatile uint32_t PCIE2_CTRL;
    volatile uint32_t PCIE3_CTRL;
    volatile uint32_t SERDES0_LN0_CTRL;
    volatile uint32_t SERDES0_LN1_CTRL;
    volatile uint32_t SERDES0_LN2_CTRL;
    volatile uint32_t SERDES0_LN3_CTRL;
    volatile uint32_t SERDES1_LN0_CTRL;
    volatile uint32_t SERDES1_LN1_CTRL;
    volatile uint32_t SERDES1_LN2_CTRL;
    volatile uint32_t SERDES1_LN3_CTRL;
    volatile uint32_t SERDES2_LN0_CTRL;
    volatile uint32_t SERDES2_LN1_CTRL;
    volatile uint32_t SERDES2_LN2_CTRL;
    volatile uint32_t SERDES2_LN3_CTRL;
    volatile uint32_t SERDES3_LN0_CTRL;
    volatile uint32_t SERDES3_LN1_CTRL;
    volatile uint32_t SERDES3_LN2_CTRL;
    volatile uint32_t SERDES3_LN3_CTRL;
    volatile uint32_t SERDES4_LN0_CTRL;
    volatile uint32_t SERDES4_LN1_CTRL;
    volatile uint32_t SERDES4_LN2_CTRL;
    volatile uint32_t SERDES4_LN3_CTRL;
    volatile uint8_t  Resv_16608[16];
    volatile uint32_t SERDES0_CTRL;
    volatile uint32_t SERDES1_CTRL;
    volatile uint32_t SERDES2_CTRL;
    volatile uint32_t SERDES3_CTRL;
    volatile uint32_t SERDES4_CTRL;
    volatile uint8_t  Resv_16704[76];
    volatile uint32_t EPWM0_CTRL;
    volatile uint32_t EPWM1_CTRL;
    volatile uint32_t EPWM2_CTRL;
    volatile uint32_t EPWM3_CTRL;
    volatile uint32_t EPWM4_CTRL;
    volatile uint32_t EPWM5_CTRL;
    volatile uint8_t  Resv_16736[8];
    volatile uint32_t SOCA_SEL;
    volatile uint32_t SOCB_SEL;
    volatile uint8_t  Resv_16800[56];
    volatile uint32_t EQEP_STAT;
    volatile uint8_t  Resv_16820[16];
    volatile uint32_t SDIO1_CTRL;
    volatile uint8_t  Resv_16896[72];
    volatile uint32_t TIMER0_CTRL;
    volatile uint32_t TIMER1_CTRL;
    volatile uint32_t TIMER2_CTRL;
    volatile uint32_t TIMER3_CTRL;
    volatile uint32_t TIMER4_CTRL;
    volatile uint32_t TIMER5_CTRL;
    volatile uint32_t TIMER6_CTRL;
    volatile uint32_t TIMER7_CTRL;
    volatile uint32_t TIMER8_CTRL;
    volatile uint32_t TIMER9_CTRL;
    volatile uint32_t TIMER10_CTRL;
    volatile uint32_t TIMER11_CTRL;
    volatile uint32_t TIMER12_CTRL;
    volatile uint32_t TIMER13_CTRL;
    volatile uint32_t TIMER14_CTRL;
    volatile uint32_t TIMER15_CTRL;
    volatile uint32_t TIMER16_CTRL;
    volatile uint32_t TIMER17_CTRL;
    volatile uint32_t TIMER18_CTRL;
    volatile uint32_t TIMER19_CTRL;
    volatile uint8_t  Resv_17024[48];
    volatile uint32_t TIMERIO0_CTRL;
    volatile uint32_t TIMERIO1_CTRL;
    volatile uint32_t TIMERIO2_CTRL;
    volatile uint32_t TIMERIO3_CTRL;
    volatile uint32_t TIMERIO4_CTRL;
    volatile uint32_t TIMERIO5_CTRL;
    volatile uint32_t TIMERIO6_CTRL;
    volatile uint32_t TIMERIO7_CTRL;
    volatile uint8_t  Resv_17120[64];
    volatile uint32_t I2C0_CTRL;
    volatile uint8_t  Resv_17152[28];
    volatile uint32_t DPHY_TX0_CTRL;
    volatile uint32_t DPHY_TX1_CTRL;
    volatile uint8_t  Resv_17168[8];
    volatile uint32_t EDP0_CTRL;
    volatile uint8_t  Resv_17184[12];
    volatile uint32_t VPAC0_CAL0_CTRL;
    volatile uint8_t  Resv_17200[12];
    volatile uint32_t VPAC1_CAL0_CTRL;
    volatile uint8_t  Resv_17392[188];
    volatile uint32_t CSI_RX_LOOPBACK;
    volatile uint8_t  Resv_17408[12];
    volatile uint32_t SPARE_CTRL0;
    volatile uint32_t SPARE_CTRL1;
    volatile uint32_t SPARE_CTRL2;
    volatile uint32_t SPARE_CTRL3;
    volatile uint32_t SPARE_CTRL4;
    volatile uint32_t SPARE_CTRL5;
    volatile uint32_t SPARE_CTRL6;
    volatile uint32_t SPARE_CTRL7;
    volatile uint8_t  Resv_17472[32];
    volatile uint32_t SPARE_STAT0;
    volatile uint32_t SPARE_STAT1;
    volatile uint32_t SPARE_STAT2;
    volatile uint32_t SPARE_STAT3;
    volatile uint32_t SPARE_STAT4;
    volatile uint32_t SPARE_STAT5;
    volatile uint32_t SPARE_STAT6;
    volatile uint32_t SPARE_STAT7;
    volatile uint8_t  Resv_17536[32];
    volatile uint32_t SPARE_TRIM0;
    volatile uint32_t SPARE_TRIM1;
    volatile uint32_t SPARE_TRIM2;
    volatile uint32_t SPARE_TRIM3;
    volatile uint8_t  Resv_17664[112];
    volatile uint32_t GPU0_GP_IN_REQ;
    volatile uint32_t GPU0_GP_IN_ACK;
    volatile uint32_t GPU0_GP_OUT_REQ;
    volatile uint32_t GPU0_GP_OUT_ACK;
    volatile uint32_t GPU1_GP_IN_REQ;
    volatile uint32_t GPU1_GP_IN_ACK;
    volatile uint32_t GPU1_GP_OUT_REQ;
    volatile uint32_t GPU1_GP_OUT_ACK;
    volatile uint32_t VUSR_CTRL;
    volatile uint8_t  Resv_17728[28];
    volatile uint32_t UFS_PHY_CAL_CTRL0;
    volatile uint32_t UFS_PHY_CAL_CTRL1;
    volatile uint32_t UFS_PHY_CAL_CTRL2;
    volatile uint32_t UFS_PHY_CAL_STAT;
    volatile uint8_t  Resv_17796[52];
    volatile uint32_t MCASP1_CTRL;
    volatile uint32_t MCASP2_CTRL;
    volatile uint32_t MCASP3_CTRL;
    volatile uint32_t MCASP4_CTRL;
    volatile uint8_t  Resv_17840[28];
    volatile uint32_t GPU0_CFG;
    volatile uint32_t GPU1_CFG;
    volatile uint8_t  Resv_17856[8];
    volatile uint32_t GPU0_PWR_REQ;
    volatile uint32_t GPU0_PWR_ACK;
    volatile uint8_t  Resv_17872[8];
    volatile uint32_t GPU1_PWR_REQ;
    volatile uint32_t GPU1_PWR_ACK;
    volatile uint8_t  Resv_17920[40];
    volatile uint32_t MAIN_MTOG0_CTRL;
    volatile uint32_t MAIN_MTOG1_CTRL;
    volatile uint8_t  Resv_17936[8];
    volatile uint32_t MAIN_MTOG4_CTRL;
    volatile uint32_t MAIN_MTOG5_CTRL;
    volatile uint8_t  Resv_17976[32];
    volatile uint32_t MAIN_MTOG14_CTRL;
    volatile uint8_t  Resv_17984[4];
    volatile uint32_t MAIN_MTOG16_CTRL;
    volatile uint32_t MAIN_MTOG17_CTRL;
    volatile uint32_t MAIN_MTOG18_CTRL;
    volatile uint32_t MAIN_MTOG19_CTRL;
    volatile uint32_t MAIN_MTOG20_CTRL;
    volatile uint32_t MAIN_MTOG21_CTRL;
    volatile uint32_t MAIN_MTOG22_CTRL;
    volatile uint32_t MAIN_MTOG23_CTRL;
    volatile uint32_t MAIN_MTOG24_CTRL;
    volatile uint32_t MAIN_MTOG25_CTRL;
    volatile uint8_t  Resv_18048[24];
    volatile uint32_t MAIN_MTOG32_CTRL;
    volatile uint32_t MAIN_MTOG33_CTRL;
    volatile uint32_t MAIN_MTOG34_CTRL;
    volatile uint32_t MAIN_MTOG35_CTRL;
    volatile uint32_t MAIN_MTOG36_CTRL;
    volatile uint32_t MAIN_MTOG37_CTRL;
    volatile uint32_t MAIN_MTOG38_CTRL;
    volatile uint32_t MAIN_MTOG39_CTRL;
    volatile uint32_t MAIN_MTOG40_CTRL;
    volatile uint32_t MAIN_MTOG41_CTRL;
    volatile uint32_t MAIN_MTOG42_CTRL;
    volatile uint32_t MAIN_MTOG43_CTRL;
    volatile uint8_t  Resv_18112[16];
    volatile uint32_t CC_FLUSH_CTRL0;
    volatile uint32_t CC_FLUSH_CTRL1;
    volatile uint8_t  Resv_18128[8];
    volatile uint32_t CC_FLUSH_CTRL4;
    volatile uint32_t CC_FLUSH_CTRL5;
    volatile uint32_t CC_FLUSH_CTRL6;
    volatile uint32_t CC_FLUSH_CTRL7;
    volatile uint32_t CC_FLUSH_CTRL8;
    volatile uint32_t CC_FLUSH_CTRL9;
    volatile uint8_t  Resv_18160[8];
    volatile uint32_t CC_FLUSH_CTRL12;
    volatile uint32_t CC_FLUSH_CTRL13;
    volatile uint32_t CC_FLUSH_CTRL14;
    volatile uint32_t CC_FLUSH_CTRL15;
    volatile uint32_t CC_FLUSH_CTRL16;
    volatile uint32_t CC_FLUSH_CTRL17;
    volatile uint32_t CC_FLUSH_CTRL18;
    volatile uint32_t CC_FLUSH_CTRL19;
    volatile uint8_t  Resv_20488[2296];
    volatile uint32_t LOCK1_KICK0;               /*  - KICK0 component */
    volatile uint32_t LOCK1_KICK1;               /*  - KICK1 component */
    volatile uint8_t  Resv_20736[240];
    volatile uint32_t CLAIMREG_P1_R0_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R1_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R2_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R3_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R4_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R5_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R6_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R7_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R8_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R9_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R10_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R11_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R12_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R13_READONLY;   /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R14_READONLY;   /* Claim bits for Partition 1 */
    volatile uint8_t  Resv_24576[3780];
    volatile uint32_t USB0_CTRL_PROXY;
    volatile uint8_t  Resv_24584[4];
    volatile uint32_t USB0_PHY_CTRL_PROXY;
    volatile uint8_t  Resv_24628[40];
    volatile uint32_t CPSW2_ENET1_CTRL_PROXY;
    volatile uint8_t  Resv_24644[12];
    volatile uint32_t ENET1_CTRL_PROXY;
    volatile uint32_t ENET2_CTRL_PROXY;
    volatile uint32_t ENET3_CTRL_PROXY;
    volatile uint32_t ENET4_CTRL_PROXY;
    volatile uint32_t ENET5_CTRL_PROXY;
    volatile uint32_t ENET6_CTRL_PROXY;
    volatile uint32_t ENET7_CTRL_PROXY;
    volatile uint32_t ENET8_CTRL_PROXY;
    volatile uint8_t  Resv_24688[12];
    volatile uint32_t PCIE0_CTRL_PROXY;
    volatile uint32_t PCIE1_CTRL_PROXY;
    volatile uint32_t PCIE2_CTRL_PROXY;
    volatile uint32_t PCIE3_CTRL_PROXY;
    volatile uint32_t SERDES0_LN0_CTRL_PROXY;
    volatile uint32_t SERDES0_LN1_CTRL_PROXY;
    volatile uint32_t SERDES0_LN2_CTRL_PROXY;
    volatile uint32_t SERDES0_LN3_CTRL_PROXY;
    volatile uint32_t SERDES1_LN0_CTRL_PROXY;
    volatile uint32_t SERDES1_LN1_CTRL_PROXY;
    volatile uint32_t SERDES1_LN2_CTRL_PROXY;
    volatile uint32_t SERDES1_LN3_CTRL_PROXY;
    volatile uint32_t SERDES2_LN0_CTRL_PROXY;
    volatile uint32_t SERDES2_LN1_CTRL_PROXY;
    volatile uint32_t SERDES2_LN2_CTRL_PROXY;
    volatile uint32_t SERDES2_LN3_CTRL_PROXY;
    volatile uint32_t SERDES3_LN0_CTRL_PROXY;
    volatile uint32_t SERDES3_LN1_CTRL_PROXY;
    volatile uint32_t SERDES3_LN2_CTRL_PROXY;
    volatile uint32_t SERDES3_LN3_CTRL_PROXY;
    volatile uint32_t SERDES4_LN0_CTRL_PROXY;
    volatile uint32_t SERDES4_LN1_CTRL_PROXY;
    volatile uint32_t SERDES4_LN2_CTRL_PROXY;
    volatile uint32_t SERDES4_LN3_CTRL_PROXY;
    volatile uint8_t  Resv_24800[16];
    volatile uint32_t SERDES0_CTRL_PROXY;
    volatile uint32_t SERDES1_CTRL_PROXY;
    volatile uint32_t SERDES2_CTRL_PROXY;
    volatile uint32_t SERDES3_CTRL_PROXY;
    volatile uint32_t SERDES4_CTRL_PROXY;
    volatile uint8_t  Resv_24896[76];
    volatile uint32_t EPWM0_CTRL_PROXY;
    volatile uint32_t EPWM1_CTRL_PROXY;
    volatile uint32_t EPWM2_CTRL_PROXY;
    volatile uint32_t EPWM3_CTRL_PROXY;
    volatile uint32_t EPWM4_CTRL_PROXY;
    volatile uint32_t EPWM5_CTRL_PROXY;
    volatile uint8_t  Resv_24928[8];
    volatile uint32_t SOCA_SEL_PROXY;
    volatile uint32_t SOCB_SEL_PROXY;
    volatile uint8_t  Resv_24992[56];
    volatile uint32_t EQEP_STAT_PROXY;
    volatile uint8_t  Resv_25012[16];
    volatile uint32_t SDIO1_CTRL_PROXY;
    volatile uint8_t  Resv_25088[72];
    volatile uint32_t TIMER0_CTRL_PROXY;
    volatile uint32_t TIMER1_CTRL_PROXY;
    volatile uint32_t TIMER2_CTRL_PROXY;
    volatile uint32_t TIMER3_CTRL_PROXY;
    volatile uint32_t TIMER4_CTRL_PROXY;
    volatile uint32_t TIMER5_CTRL_PROXY;
    volatile uint32_t TIMER6_CTRL_PROXY;
    volatile uint32_t TIMER7_CTRL_PROXY;
    volatile uint32_t TIMER8_CTRL_PROXY;
    volatile uint32_t TIMER9_CTRL_PROXY;
    volatile uint32_t TIMER10_CTRL_PROXY;
    volatile uint32_t TIMER11_CTRL_PROXY;
    volatile uint32_t TIMER12_CTRL_PROXY;
    volatile uint32_t TIMER13_CTRL_PROXY;
    volatile uint32_t TIMER14_CTRL_PROXY;
    volatile uint32_t TIMER15_CTRL_PROXY;
    volatile uint32_t TIMER16_CTRL_PROXY;
    volatile uint32_t TIMER17_CTRL_PROXY;
    volatile uint32_t TIMER18_CTRL_PROXY;
    volatile uint32_t TIMER19_CTRL_PROXY;
    volatile uint8_t  Resv_25216[48];
    volatile uint32_t TIMERIO0_CTRL_PROXY;
    volatile uint32_t TIMERIO1_CTRL_PROXY;
    volatile uint32_t TIMERIO2_CTRL_PROXY;
    volatile uint32_t TIMERIO3_CTRL_PROXY;
    volatile uint32_t TIMERIO4_CTRL_PROXY;
    volatile uint32_t TIMERIO5_CTRL_PROXY;
    volatile uint32_t TIMERIO6_CTRL_PROXY;
    volatile uint32_t TIMERIO7_CTRL_PROXY;
    volatile uint8_t  Resv_25312[64];
    volatile uint32_t I2C0_CTRL_PROXY;
    volatile uint8_t  Resv_25344[28];
    volatile uint32_t DPHY_TX0_CTRL_PROXY;
    volatile uint32_t DPHY_TX1_CTRL_PROXY;
    volatile uint8_t  Resv_25360[8];
    volatile uint32_t EDP0_CTRL_PROXY;
    volatile uint8_t  Resv_25376[12];
    volatile uint32_t VPAC0_CAL0_CTRL_PROXY;
    volatile uint8_t  Resv_25392[12];
    volatile uint32_t VPAC1_CAL0_CTRL_PROXY;
    volatile uint8_t  Resv_25584[188];
    volatile uint32_t CSI_RX_LOOPBACK_PROXY;
    volatile uint8_t  Resv_25600[12];
    volatile uint32_t SPARE_CTRL0_PROXY;
    volatile uint32_t SPARE_CTRL1_PROXY;
    volatile uint32_t SPARE_CTRL2_PROXY;
    volatile uint32_t SPARE_CTRL3_PROXY;
    volatile uint32_t SPARE_CTRL4_PROXY;
    volatile uint32_t SPARE_CTRL5_PROXY;
    volatile uint32_t SPARE_CTRL6_PROXY;
    volatile uint32_t SPARE_CTRL7_PROXY;
    volatile uint8_t  Resv_25664[32];
    volatile uint32_t SPARE_STAT0_PROXY;
    volatile uint32_t SPARE_STAT1_PROXY;
    volatile uint32_t SPARE_STAT2_PROXY;
    volatile uint32_t SPARE_STAT3_PROXY;
    volatile uint32_t SPARE_STAT4_PROXY;
    volatile uint32_t SPARE_STAT5_PROXY;
    volatile uint32_t SPARE_STAT6_PROXY;
    volatile uint32_t SPARE_STAT7_PROXY;
    volatile uint8_t  Resv_25728[32];
    volatile uint32_t SPARE_TRIM0_PROXY;
    volatile uint32_t SPARE_TRIM1_PROXY;
    volatile uint32_t SPARE_TRIM2_PROXY;
    volatile uint32_t SPARE_TRIM3_PROXY;
    volatile uint8_t  Resv_25856[112];
    volatile uint32_t GPU0_GP_IN_REQ_PROXY;
    volatile uint32_t GPU0_GP_IN_ACK_PROXY;
    volatile uint32_t GPU0_GP_OUT_REQ_PROXY;
    volatile uint32_t GPU0_GP_OUT_ACK_PROXY;
    volatile uint32_t GPU1_GP_IN_REQ_PROXY;
    volatile uint32_t GPU1_GP_IN_ACK_PROXY;
    volatile uint32_t GPU1_GP_OUT_REQ_PROXY;
    volatile uint32_t GPU1_GP_OUT_ACK_PROXY;
    volatile uint32_t VUSR_CTRL_PROXY;
    volatile uint8_t  Resv_25920[28];
    volatile uint32_t UFS_PHY_CAL_CTRL0_PROXY;
    volatile uint32_t UFS_PHY_CAL_CTRL1_PROXY;
    volatile uint32_t UFS_PHY_CAL_CTRL2_PROXY;
    volatile uint32_t UFS_PHY_CAL_STAT_PROXY;
    volatile uint8_t  Resv_25988[52];
    volatile uint32_t MCASP1_CTRL_PROXY;
    volatile uint32_t MCASP2_CTRL_PROXY;
    volatile uint32_t MCASP3_CTRL_PROXY;
    volatile uint32_t MCASP4_CTRL_PROXY;
    volatile uint8_t  Resv_26032[28];
    volatile uint32_t GPU0_CFG_PROXY;
    volatile uint32_t GPU1_CFG_PROXY;
    volatile uint8_t  Resv_26048[8];
    volatile uint32_t GPU0_PWR_REQ_PROXY;
    volatile uint32_t GPU0_PWR_ACK_PROXY;
    volatile uint8_t  Resv_26064[8];
    volatile uint32_t GPU1_PWR_REQ_PROXY;
    volatile uint32_t GPU1_PWR_ACK_PROXY;
    volatile uint8_t  Resv_26112[40];
    volatile uint32_t MAIN_MTOG0_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG1_CTRL_PROXY;
    volatile uint8_t  Resv_26128[8];
    volatile uint32_t MAIN_MTOG4_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG5_CTRL_PROXY;
    volatile uint8_t  Resv_26168[32];
    volatile uint32_t MAIN_MTOG14_CTRL_PROXY;
    volatile uint8_t  Resv_26176[4];
    volatile uint32_t MAIN_MTOG16_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG17_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG18_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG19_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG20_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG21_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG22_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG23_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG24_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG25_CTRL_PROXY;
    volatile uint8_t  Resv_26240[24];
    volatile uint32_t MAIN_MTOG32_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG33_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG34_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG35_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG36_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG37_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG38_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG39_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG40_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG41_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG42_CTRL_PROXY;
    volatile uint32_t MAIN_MTOG43_CTRL_PROXY;
    volatile uint8_t  Resv_26304[16];
    volatile uint32_t CC_FLUSH_CTRL0_PROXY;
    volatile uint32_t CC_FLUSH_CTRL1_PROXY;
    volatile uint8_t  Resv_26320[8];
    volatile uint32_t CC_FLUSH_CTRL4_PROXY;
    volatile uint32_t CC_FLUSH_CTRL5_PROXY;
    volatile uint32_t CC_FLUSH_CTRL6_PROXY;
    volatile uint32_t CC_FLUSH_CTRL7_PROXY;
    volatile uint32_t CC_FLUSH_CTRL8_PROXY;
    volatile uint32_t CC_FLUSH_CTRL9_PROXY;
    volatile uint8_t  Resv_26352[8];
    volatile uint32_t CC_FLUSH_CTRL12_PROXY;
    volatile uint32_t CC_FLUSH_CTRL13_PROXY;
    volatile uint32_t CC_FLUSH_CTRL14_PROXY;
    volatile uint32_t CC_FLUSH_CTRL15_PROXY;
    volatile uint32_t CC_FLUSH_CTRL16_PROXY;
    volatile uint32_t CC_FLUSH_CTRL17_PROXY;
    volatile uint32_t CC_FLUSH_CTRL18_PROXY;
    volatile uint32_t CC_FLUSH_CTRL19_PROXY;
    volatile uint8_t  Resv_28680[2296];
    volatile uint32_t LOCK1_KICK0_PROXY;         /*  - KICK0 component */
    volatile uint32_t LOCK1_KICK1_PROXY;         /*  - KICK1 component */
    volatile uint8_t  Resv_28928[240];
    volatile uint32_t CLAIMREG_P1_R0;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R1;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R2;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R3;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R4;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R5;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R6;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R7;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R8;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R9;            /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R10;           /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R11;           /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R12;           /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R13;           /* Claim bits for Partition 1 */
    volatile uint32_t CLAIMREG_P1_R14;           /* Claim bits for Partition 1 */
    volatile uint8_t  Resv_32768[3780];
    volatile uint32_t OBSCLK0_CTRL;
    volatile uint32_t OBSCLK1_CTRL;
    volatile uint8_t  Resv_32784[8];
    volatile uint32_t CLKOUT_CTRL;
    volatile uint8_t  Resv_32816[28];
    volatile uint32_t GTC_CLKSEL;
    volatile uint8_t  Resv_32828[8];
    volatile uint32_t EFUSE_CLKSEL;
    volatile uint8_t  Resv_32880[48];
    volatile uint32_t PCIE_REFCLK0_CLKSEL;
    volatile uint32_t PCIE_REFCLK1_CLKSEL;
    volatile uint32_t PCIE_REFCLK2_CLKSEL;
    volatile uint32_t PCIE_REFCLK3_CLKSEL;
    volatile uint32_t PCIE0_CLKSEL;
    volatile uint32_t PCIE1_CLKSEL;
    volatile uint32_t PCIE2_CLKSEL;
    volatile uint32_t PCIE3_CLKSEL;
    volatile uint32_t CPSW_CLKSEL;
    volatile uint32_t CPSW2_CLKSEL;
    volatile uint32_t NAVSS_CLKSEL;
    volatile uint8_t  Resv_32944[20];
    volatile uint32_t EMMC0_CLKSEL;
    volatile uint32_t EMMC1_CLKSEL;
    volatile uint8_t  Resv_32960[8];
    volatile uint32_t UFS0_CLKSEL;
    volatile uint8_t  Resv_32976[12];
    volatile uint32_t GPMC_CLKSEL;
    volatile uint8_t  Resv_32992[12];
    volatile uint32_t USB0_CLKSEL;
    volatile uint8_t  Resv_33008[12];
    volatile uint32_t VPAC_CLKSEL;
    volatile uint8_t  Resv_33024[12];
    volatile uint32_t TIMER0_CLKSEL;
    volatile uint32_t TIMER1_CLKSEL;
    volatile uint32_t TIMER2_CLKSEL;
    volatile uint32_t TIMER3_CLKSEL;
    volatile uint32_t TIMER4_CLKSEL;
    volatile uint32_t TIMER5_CLKSEL;
    volatile uint32_t TIMER6_CLKSEL;
    volatile uint32_t TIMER7_CLKSEL;
    volatile uint32_t TIMER8_CLKSEL;
    volatile uint32_t TIMER9_CLKSEL;
    volatile uint32_t TIMER10_CLKSEL;
    volatile uint32_t TIMER11_CLKSEL;
    volatile uint32_t TIMER12_CLKSEL;
    volatile uint32_t TIMER13_CLKSEL;
    volatile uint32_t TIMER14_CLKSEL;
    volatile uint32_t TIMER15_CLKSEL;
    volatile uint32_t TIMER16_CLKSEL;
    volatile uint32_t TIMER17_CLKSEL;
    volatile uint32_t TIMER18_CLKSEL;
    volatile uint32_t TIMER19_CLKSEL;
    volatile uint8_t  Resv_33168[64];
    volatile uint32_t SPI0_CLKSEL;
    volatile uint32_t SPI1_CLKSEL;
    volatile uint32_t SPI2_CLKSEL;
    volatile uint32_t SPI3_CLKSEL;
    volatile uint8_t  Resv_33188[4];
    volatile uint32_t SPI5_CLKSEL;
    volatile uint32_t SPI6_CLKSEL;
    volatile uint32_t SPI7_CLKSEL;
    volatile uint8_t  Resv_33216[16];
    volatile uint32_t USART0_CLK_CTRL;
    volatile uint32_t USART1_CLK_CTRL;
    volatile uint32_t USART2_CLK_CTRL;
    volatile uint32_t USART3_CLK_CTRL;
    volatile uint32_t USART4_CLK_CTRL;
    volatile uint32_t USART5_CLK_CTRL;
    volatile uint32_t USART6_CLK_CTRL;
    volatile uint32_t USART7_CLK_CTRL;
    volatile uint32_t USART8_CLK_CTRL;
    volatile uint32_t USART9_CLK_CTRL;
    volatile uint8_t  Resv_33280[24];
    volatile uint32_t MCASP0_CLKSEL;
    volatile uint32_t MCASP1_CLKSEL;
    volatile uint32_t MCASP2_CLKSEL;
    volatile uint32_t MCASP3_CLKSEL;
    volatile uint32_t MCASP4_CLKSEL;
    volatile uint8_t  Resv_33344[44];
    volatile uint32_t MCASP0_AHCLKSEL;
    volatile uint32_t MCASP1_AHCLKSEL;
    volatile uint32_t MCASP2_AHCLKSEL;
    volatile uint32_t MCASP3_AHCLKSEL;
    volatile uint32_t MCASP4_AHCLKSEL;
    volatile uint8_t  Resv_33440[76];
    volatile uint32_t ATL_BWS0_SEL;
    volatile uint32_t ATL_BWS1_SEL;
    volatile uint32_t ATL_BWS2_SEL;
    volatile uint32_t ATL_BWS3_SEL;
    volatile uint32_t ATL_AWS0_SEL;
    volatile uint32_t ATL_AWS1_SEL;
    volatile uint32_t ATL_AWS2_SEL;
    volatile uint32_t ATL_AWS3_SEL;
    volatile uint32_t ATL_CLKSEL;
    volatile uint8_t  Resv_33504[28];
    volatile uint32_t AUDIO_REFCLK0_CTRL;
    volatile uint32_t AUDIO_REFCLK1_CTRL;
    volatile uint8_t  Resv_33536[24];
    volatile uint32_t DPI0_CLK_CTRL;
    volatile uint8_t  Resv_33552[12];
    volatile uint32_t DPHY0_CLKSEL;
    volatile uint32_t DPHY1_CLKSEL;
    volatile uint8_t  Resv_33568[8];
    volatile uint32_t DSS_DISPC0_CLKSEL0;
    volatile uint32_t DSS_DISPC0_CLKSEL1;
    volatile uint32_t DSS_DISPC0_CLKSEL2;
    volatile uint32_t DSS_DISPC0_CLKSEL3;
    volatile uint8_t  Resv_33600[16];
    volatile uint32_t EDP_PHY0_CLKSEL;
    volatile uint8_t  Resv_33616[12];
    volatile uint32_t EDP0_CLK_CTRL;
    volatile uint8_t  Resv_33664[44];
    volatile uint32_t WWD0_CLKSEL;
    volatile uint32_t WWD1_CLKSEL;
    volatile uint32_t WWD2_CLKSEL;
    volatile uint32_t WWD3_CLKSEL;
    volatile uint32_t WWD4_CLKSEL;
    volatile uint32_t WWD5_CLKSEL;
    volatile uint32_t WWD6_CLKSEL;
    volatile uint32_t WWD7_CLKSEL;
    volatile uint8_t  Resv_33724[28];
    volatile uint32_t WWD15_CLKSEL;
    volatile uint32_t WWD16_CLKSEL;
    volatile uint32_t WWD17_CLKSEL;
    volatile uint32_t WWD18_CLKSEL;
    volatile uint32_t WWD19_CLKSEL;
    volatile uint8_t  Resv_33776[32];
    volatile uint32_t WWD28_CLKSEL;
    volatile uint32_t WWD29_CLKSEL;
    volatile uint32_t WWD30_CLKSEL;
    volatile uint32_t WWD31_CLKSEL;
    volatile uint32_t SERDES0_CLKSEL;
    volatile uint32_t SERDES0_CLK1SEL;
    volatile uint8_t  Resv_33808[8];
    volatile uint32_t SERDES1_CLKSEL;
    volatile uint32_t SERDES1_CLK1SEL;
    volatile uint8_t  Resv_33824[8];
    volatile uint32_t SERDES2_CLKSEL;
    volatile uint32_t SERDES2_CLK1SEL;
    volatile uint8_t  Resv_33844[12];
    volatile uint32_t SERDES3_CLK1SEL;
    volatile uint8_t  Resv_33856[8];
    volatile uint32_t SERDES4_CLKSEL;
    volatile uint8_t  Resv_33920[60];
    volatile uint32_t MCAN0_CLKSEL;
    volatile uint32_t MCAN1_CLKSEL;
    volatile uint32_t MCAN2_CLKSEL;
    volatile uint32_t MCAN3_CLKSEL;
    volatile uint32_t MCAN4_CLKSEL;
    volatile uint32_t MCAN5_CLKSEL;
    volatile uint32_t MCAN6_CLKSEL;
    volatile uint32_t MCAN7_CLKSEL;
    volatile uint32_t MCAN8_CLKSEL;
    volatile uint32_t MCAN9_CLKSEL;
    volatile uint32_t MCAN10_CLKSEL;
    volatile uint32_t MCAN11_CLKSEL;
    volatile uint32_t MCAN12_CLKSEL;
    volatile uint32_t MCAN13_CLKSEL;
    volatile uint32_t MCAN14_CLKSEL;
    volatile uint32_t MCAN15_CLKSEL;
    volatile uint32_t MCAN16_CLKSEL;
    volatile uint32_t MCAN17_CLKSEL;
    volatile uint8_t  Resv_34048[56];
    volatile uint32_t DDR0_RFCLK_TEST0_CLK_CTRL;
    volatile uint32_t DDR0_RFCLK_TEST1_CLK_CTRL;
    volatile uint8_t  Resv_34064[8];
    volatile uint32_t DDR0_TESTOUT0_CLK_CTRL;
    volatile uint32_t DDR0_TESTOUT1_CLK_CTRL;
    volatile uint8_t  Resv_34080[8];
    volatile uint32_t DDR1_RFCLK_TEST0_CLK_CTRL;
    volatile uint32_t DDR1_RFCLK_TEST1_CLK_CTRL;
    volatile uint8_t  Resv_34096[8];
    volatile uint32_t DDR1_TESTOUT0_CLK_CTRL;
    volatile uint32_t DDR1_TESTOUT1_CLK_CTRL;
    volatile uint8_t  Resv_34112[8];
    volatile uint32_t DDR2_RFCLK_TEST0_CLK_CTRL;
    volatile uint32_t DDR2_RFCLK_TEST1_CLK_CTRL;
    volatile uint8_t  Resv_34128[8];
    volatile uint32_t DDR2_TESTOUT0_CLK_CTRL;
    volatile uint32_t DDR2_TESTOUT1_CLK_CTRL;
    volatile uint8_t  Resv_34144[8];
    volatile uint32_t DDR3_RFCLK_TEST0_CLK_CTRL;
    volatile uint32_t DDR3_RFCLK_TEST1_CLK_CTRL;
    volatile uint8_t  Resv_34160[8];
    volatile uint32_t DDR3_TESTOUT0_CLK_CTRL;
    volatile uint32_t DDR3_TESTOUT1_CLK_CTRL;
    volatile uint8_t  Resv_34304[136];
    volatile uint32_t WWD32_CLKSEL;
    volatile uint32_t WWD33_CLKSEL;
    volatile uint8_t  Resv_36872[2560];
    volatile uint32_t LOCK2_KICK0;               /*  - KICK0 component */
    volatile uint32_t LOCK2_KICK1;               /*  - KICK1 component */
    volatile uint8_t  Resv_37120[240];
    volatile uint32_t CLAIMREG_P2_R0_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R1_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R2_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R3_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R4_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R5_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R6_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R7_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R8_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R9_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R10_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R11_READONLY;   /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R12_READONLY;   /* Claim bits for Partition 2 */
    volatile uint8_t  Resv_40960[3788];
    volatile uint32_t OBSCLK0_CTRL_PROXY;
    volatile uint32_t OBSCLK1_CTRL_PROXY;
    volatile uint8_t  Resv_40976[8];
    volatile uint32_t CLKOUT_CTRL_PROXY;
    volatile uint8_t  Resv_41008[28];
    volatile uint32_t GTC_CLKSEL_PROXY;
    volatile uint8_t  Resv_41020[8];
    volatile uint32_t EFUSE_CLKSEL_PROXY;
    volatile uint8_t  Resv_41072[48];
    volatile uint32_t PCIE_REFCLK0_CLKSEL_PROXY;
    volatile uint32_t PCIE_REFCLK1_CLKSEL_PROXY;
    volatile uint32_t PCIE_REFCLK2_CLKSEL_PROXY;
    volatile uint32_t PCIE_REFCLK3_CLKSEL_PROXY;
    volatile uint32_t PCIE0_CLKSEL_PROXY;
    volatile uint32_t PCIE1_CLKSEL_PROXY;
    volatile uint32_t PCIE2_CLKSEL_PROXY;
    volatile uint32_t PCIE3_CLKSEL_PROXY;
    volatile uint32_t CPSW_CLKSEL_PROXY;
    volatile uint32_t CPSW2_CLKSEL_PROXY;
    volatile uint32_t NAVSS_CLKSEL_PROXY;
    volatile uint8_t  Resv_41136[20];
    volatile uint32_t EMMC0_CLKSEL_PROXY;
    volatile uint32_t EMMC1_CLKSEL_PROXY;
    volatile uint8_t  Resv_41152[8];
    volatile uint32_t UFS0_CLKSEL_PROXY;
    volatile uint8_t  Resv_41168[12];
    volatile uint32_t GPMC_CLKSEL_PROXY;
    volatile uint8_t  Resv_41184[12];
    volatile uint32_t USB0_CLKSEL_PROXY;
    volatile uint8_t  Resv_41200[12];
    volatile uint32_t VPAC_CLKSEL_PROXY;
    volatile uint8_t  Resv_41216[12];
    volatile uint32_t TIMER0_CLKSEL_PROXY;
    volatile uint32_t TIMER1_CLKSEL_PROXY;
    volatile uint32_t TIMER2_CLKSEL_PROXY;
    volatile uint32_t TIMER3_CLKSEL_PROXY;
    volatile uint32_t TIMER4_CLKSEL_PROXY;
    volatile uint32_t TIMER5_CLKSEL_PROXY;
    volatile uint32_t TIMER6_CLKSEL_PROXY;
    volatile uint32_t TIMER7_CLKSEL_PROXY;
    volatile uint32_t TIMER8_CLKSEL_PROXY;
    volatile uint32_t TIMER9_CLKSEL_PROXY;
    volatile uint32_t TIMER10_CLKSEL_PROXY;
    volatile uint32_t TIMER11_CLKSEL_PROXY;
    volatile uint32_t TIMER12_CLKSEL_PROXY;
    volatile uint32_t TIMER13_CLKSEL_PROXY;
    volatile uint32_t TIMER14_CLKSEL_PROXY;
    volatile uint32_t TIMER15_CLKSEL_PROXY;
    volatile uint32_t TIMER16_CLKSEL_PROXY;
    volatile uint32_t TIMER17_CLKSEL_PROXY;
    volatile uint32_t TIMER18_CLKSEL_PROXY;
    volatile uint32_t TIMER19_CLKSEL_PROXY;
    volatile uint8_t  Resv_41360[64];
    volatile uint32_t SPI0_CLKSEL_PROXY;
    volatile uint32_t SPI1_CLKSEL_PROXY;
    volatile uint32_t SPI2_CLKSEL_PROXY;
    volatile uint32_t SPI3_CLKSEL_PROXY;
    volatile uint8_t  Resv_41380[4];
    volatile uint32_t SPI5_CLKSEL_PROXY;
    volatile uint32_t SPI6_CLKSEL_PROXY;
    volatile uint32_t SPI7_CLKSEL_PROXY;
    volatile uint8_t  Resv_41408[16];
    volatile uint32_t USART0_CLK_CTRL_PROXY;
    volatile uint32_t USART1_CLK_CTRL_PROXY;
    volatile uint32_t USART2_CLK_CTRL_PROXY;
    volatile uint32_t USART3_CLK_CTRL_PROXY;
    volatile uint32_t USART4_CLK_CTRL_PROXY;
    volatile uint32_t USART5_CLK_CTRL_PROXY;
    volatile uint32_t USART6_CLK_CTRL_PROXY;
    volatile uint32_t USART7_CLK_CTRL_PROXY;
    volatile uint32_t USART8_CLK_CTRL_PROXY;
    volatile uint32_t USART9_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_41472[24];
    volatile uint32_t MCASP0_CLKSEL_PROXY;
    volatile uint32_t MCASP1_CLKSEL_PROXY;
    volatile uint32_t MCASP2_CLKSEL_PROXY;
    volatile uint32_t MCASP3_CLKSEL_PROXY;
    volatile uint32_t MCASP4_CLKSEL_PROXY;
    volatile uint8_t  Resv_41536[44];
    volatile uint32_t MCASP0_AHCLKSEL_PROXY;
    volatile uint32_t MCASP1_AHCLKSEL_PROXY;
    volatile uint32_t MCASP2_AHCLKSEL_PROXY;
    volatile uint32_t MCASP3_AHCLKSEL_PROXY;
    volatile uint32_t MCASP4_AHCLKSEL_PROXY;
    volatile uint8_t  Resv_41632[76];
    volatile uint32_t ATL_BWS0_SEL_PROXY;
    volatile uint32_t ATL_BWS1_SEL_PROXY;
    volatile uint32_t ATL_BWS2_SEL_PROXY;
    volatile uint32_t ATL_BWS3_SEL_PROXY;
    volatile uint32_t ATL_AWS0_SEL_PROXY;
    volatile uint32_t ATL_AWS1_SEL_PROXY;
    volatile uint32_t ATL_AWS2_SEL_PROXY;
    volatile uint32_t ATL_AWS3_SEL_PROXY;
    volatile uint32_t ATL_CLKSEL_PROXY;
    volatile uint8_t  Resv_41696[28];
    volatile uint32_t AUDIO_REFCLK0_CTRL_PROXY;
    volatile uint32_t AUDIO_REFCLK1_CTRL_PROXY;
    volatile uint8_t  Resv_41728[24];
    volatile uint32_t DPI0_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_41744[12];
    volatile uint32_t DPHY0_CLKSEL_PROXY;
    volatile uint32_t DPHY1_CLKSEL_PROXY;
    volatile uint8_t  Resv_41760[8];
    volatile uint32_t DSS_DISPC0_CLKSEL0_PROXY;
    volatile uint32_t DSS_DISPC0_CLKSEL1_PROXY;
    volatile uint32_t DSS_DISPC0_CLKSEL2_PROXY;
    volatile uint32_t DSS_DISPC0_CLKSEL3_PROXY;
    volatile uint8_t  Resv_41792[16];
    volatile uint32_t EDP_PHY0_CLKSEL_PROXY;
    volatile uint8_t  Resv_41808[12];
    volatile uint32_t EDP0_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_41856[44];
    volatile uint32_t WWD0_CLKSEL_PROXY;
    volatile uint32_t WWD1_CLKSEL_PROXY;
    volatile uint32_t WWD2_CLKSEL_PROXY;
    volatile uint32_t WWD3_CLKSEL_PROXY;
    volatile uint32_t WWD4_CLKSEL_PROXY;
    volatile uint32_t WWD5_CLKSEL_PROXY;
    volatile uint32_t WWD6_CLKSEL_PROXY;
    volatile uint32_t WWD7_CLKSEL_PROXY;
    volatile uint8_t  Resv_41916[28];
    volatile uint32_t WWD15_CLKSEL_PROXY;
    volatile uint32_t WWD16_CLKSEL_PROXY;
    volatile uint32_t WWD17_CLKSEL_PROXY;
    volatile uint32_t WWD18_CLKSEL_PROXY;
    volatile uint32_t WWD19_CLKSEL_PROXY;
    volatile uint8_t  Resv_41968[32];
    volatile uint32_t WWD28_CLKSEL_PROXY;
    volatile uint32_t WWD29_CLKSEL_PROXY;
    volatile uint32_t WWD30_CLKSEL_PROXY;
    volatile uint32_t WWD31_CLKSEL_PROXY;
    volatile uint32_t SERDES0_CLKSEL_PROXY;
    volatile uint32_t SERDES0_CLK1SEL_PROXY;
    volatile uint8_t  Resv_42000[8];
    volatile uint32_t SERDES1_CLKSEL_PROXY;
    volatile uint32_t SERDES1_CLK1SEL_PROXY;
    volatile uint8_t  Resv_42016[8];
    volatile uint32_t SERDES2_CLKSEL_PROXY;
    volatile uint32_t SERDES2_CLK1SEL_PROXY;
    volatile uint8_t  Resv_42036[12];
    volatile uint32_t SERDES3_CLK1SEL_PROXY;
    volatile uint8_t  Resv_42048[8];
    volatile uint32_t SERDES4_CLKSEL_PROXY;
    volatile uint8_t  Resv_42112[60];
    volatile uint32_t MCAN0_CLKSEL_PROXY;
    volatile uint32_t MCAN1_CLKSEL_PROXY;
    volatile uint32_t MCAN2_CLKSEL_PROXY;
    volatile uint32_t MCAN3_CLKSEL_PROXY;
    volatile uint32_t MCAN4_CLKSEL_PROXY;
    volatile uint32_t MCAN5_CLKSEL_PROXY;
    volatile uint32_t MCAN6_CLKSEL_PROXY;
    volatile uint32_t MCAN7_CLKSEL_PROXY;
    volatile uint32_t MCAN8_CLKSEL_PROXY;
    volatile uint32_t MCAN9_CLKSEL_PROXY;
    volatile uint32_t MCAN10_CLKSEL_PROXY;
    volatile uint32_t MCAN11_CLKSEL_PROXY;
    volatile uint32_t MCAN12_CLKSEL_PROXY;
    volatile uint32_t MCAN13_CLKSEL_PROXY;
    volatile uint32_t MCAN14_CLKSEL_PROXY;
    volatile uint32_t MCAN15_CLKSEL_PROXY;
    volatile uint32_t MCAN16_CLKSEL_PROXY;
    volatile uint32_t MCAN17_CLKSEL_PROXY;
    volatile uint8_t  Resv_42240[56];
    volatile uint32_t DDR0_RFCLK_TEST0_CLK_CTRL_PROXY;
    volatile uint32_t DDR0_RFCLK_TEST1_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_42256[8];
    volatile uint32_t DDR0_TESTOUT0_CLK_CTRL_PROXY;
    volatile uint32_t DDR0_TESTOUT1_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_42272[8];
    volatile uint32_t DDR1_RFCLK_TEST0_CLK_CTRL_PROXY;
    volatile uint32_t DDR1_RFCLK_TEST1_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_42288[8];
    volatile uint32_t DDR1_TESTOUT0_CLK_CTRL_PROXY;
    volatile uint32_t DDR1_TESTOUT1_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_42304[8];
    volatile uint32_t DDR2_RFCLK_TEST0_CLK_CTRL_PROXY;
    volatile uint32_t DDR2_RFCLK_TEST1_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_42320[8];
    volatile uint32_t DDR2_TESTOUT0_CLK_CTRL_PROXY;
    volatile uint32_t DDR2_TESTOUT1_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_42336[8];
    volatile uint32_t DDR3_RFCLK_TEST0_CLK_CTRL_PROXY;
    volatile uint32_t DDR3_RFCLK_TEST1_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_42352[8];
    volatile uint32_t DDR3_TESTOUT0_CLK_CTRL_PROXY;
    volatile uint32_t DDR3_TESTOUT1_CLK_CTRL_PROXY;
    volatile uint8_t  Resv_42496[136];
    volatile uint32_t WWD32_CLKSEL_PROXY;
    volatile uint32_t WWD33_CLKSEL_PROXY;
    volatile uint8_t  Resv_45064[2560];
    volatile uint32_t LOCK2_KICK0_PROXY;         /*  - KICK0 component */
    volatile uint32_t LOCK2_KICK1_PROXY;         /*  - KICK1 component */
    volatile uint8_t  Resv_45312[240];
    volatile uint32_t CLAIMREG_P2_R0;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R1;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R2;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R3;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R4;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R5;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R6;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R7;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R8;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R9;            /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R10;           /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R11;           /* Claim bits for Partition 2 */
    volatile uint32_t CLAIMREG_P2_R12;           /* Claim bits for Partition 2 */
    volatile uint8_t  Resv_49152[3788];
    volatile uint32_t MCU0_LBIST_CTRL;
    volatile uint32_t MCU0_LBIST_PATCOUNT;
    volatile uint32_t MCU0_LBIST_SEED0;
    volatile uint32_t MCU0_LBIST_SEED1;
    volatile uint32_t MCU0_LBIST_SPARE0;
    volatile uint32_t MCU0_LBIST_SPARE1;
    volatile uint32_t MCU0_LBIST_STAT;
    volatile uint32_t MCU0_LBIST_MISR;
    volatile uint32_t MCU1_LBIST_CTRL;
    volatile uint32_t MCU1_LBIST_PATCOUNT;
    volatile uint32_t MCU1_LBIST_SEED0;
    volatile uint32_t MCU1_LBIST_SEED1;
    volatile uint32_t MCU1_LBIST_SPARE0;
    volatile uint32_t MCU1_LBIST_SPARE1;
    volatile uint32_t MCU1_LBIST_STAT;
    volatile uint32_t MCU1_LBIST_MISR;
    volatile uint32_t DMPAC_LBIST_CTRL;
    volatile uint32_t DMPAC_LBIST_PATCOUNT;
    volatile uint32_t DMPAC_LBIST_SEED0;
    volatile uint32_t DMPAC_LBIST_SEED1;
    volatile uint32_t DMPAC_LBIST_SPARE0;
    volatile uint32_t DMPAC_LBIST_SPARE1;
    volatile uint32_t DMPAC_LBIST_STAT;
    volatile uint32_t DMPAC_LBIST_MISR;
    volatile uint32_t VPAC0_LBIST_CTRL;
    volatile uint32_t VPAC0_LBIST_PATCOUNT;
    volatile uint32_t VPAC0_LBIST_SEED0;
    volatile uint32_t VPAC0_LBIST_SEED1;
    volatile uint32_t VPAC0_LBIST_SPARE0;
    volatile uint32_t VPAC0_LBIST_SPARE1;
    volatile uint32_t VPAC0_LBIST_STAT;
    volatile uint32_t VPAC0_LBIST_MISR;
    volatile uint32_t DSP0_LBIST_CTRL;
    volatile uint32_t DSP0_LBIST_PATCOUNT;
    volatile uint32_t DSP0_LBIST_SEED0;
    volatile uint32_t DSP0_LBIST_SEED1;
    volatile uint32_t DSP0_LBIST_SPARE0;
    volatile uint32_t DSP0_LBIST_SPARE1;
    volatile uint32_t DSP0_LBIST_STAT;
    volatile uint32_t DSP0_LBIST_MISR;
    volatile uint32_t DSP1_LBIST_CTRL;
    volatile uint32_t DSP1_LBIST_PATCOUNT;
    volatile uint32_t DSP1_LBIST_SEED0;
    volatile uint32_t DSP1_LBIST_SEED1;
    volatile uint32_t DSP1_LBIST_SPARE0;
    volatile uint32_t DSP1_LBIST_SPARE1;
    volatile uint32_t DSP1_LBIST_STAT;
    volatile uint32_t DSP1_LBIST_MISR;
    volatile uint32_t DSP2_LBIST_CTRL;
    volatile uint32_t DSP2_LBIST_PATCOUNT;
    volatile uint32_t DSP2_LBIST_SEED0;
    volatile uint32_t DSP2_LBIST_SEED1;
    volatile uint32_t DSP2_LBIST_SPARE0;
    volatile uint32_t DSP2_LBIST_SPARE1;
    volatile uint32_t DSP2_LBIST_STAT;
    volatile uint32_t DSP2_LBIST_MISR;
    volatile uint32_t DSP3_LBIST_CTRL;
    volatile uint32_t DSP3_LBIST_PATCOUNT;
    volatile uint32_t DSP3_LBIST_SEED0;
    volatile uint32_t DSP3_LBIST_SEED1;
    volatile uint32_t DSP3_LBIST_SPARE0;
    volatile uint32_t DSP3_LBIST_SPARE1;
    volatile uint32_t DSP3_LBIST_STAT;
    volatile uint32_t DSP3_LBIST_MISR;
    volatile uint32_t MPU0_LBIST_CTRL;
    volatile uint32_t MPU0_LBIST_PATCOUNT;
    volatile uint32_t MPU0_LBIST_SEED0;
    volatile uint32_t MPU0_LBIST_SEED1;
    volatile uint32_t MPU0_LBIST_SPARE0;
    volatile uint32_t MPU0_LBIST_SPARE1;
    volatile uint32_t MPU0_LBIST_STAT;
    volatile uint32_t MPU0_LBIST_MISR;
    volatile uint32_t MPU1_LBIST_CTRL;
    volatile uint32_t MPU1_LBIST_PATCOUNT;
    volatile uint32_t MPU1_LBIST_SEED0;
    volatile uint32_t MPU1_LBIST_SEED1;
    volatile uint32_t MPU1_LBIST_SPARE0;
    volatile uint32_t MPU1_LBIST_SPARE1;
    volatile uint32_t MPU1_LBIST_STAT;
    volatile uint32_t MPU1_LBIST_MISR;
    volatile uint8_t  Resv_49536[64];
    volatile uint32_t VPAC1_LBIST_CTRL;
    volatile uint32_t VPAC1_LBIST_PATCOUNT;
    volatile uint32_t VPAC1_LBIST_SEED0;
    volatile uint32_t VPAC1_LBIST_SEED1;
    volatile uint32_t VPAC1_LBIST_SPARE0;
    volatile uint32_t VPAC1_LBIST_SPARE1;
    volatile uint32_t VPAC1_LBIST_STAT;
    volatile uint32_t VPAC1_LBIST_MISR;
    volatile uint32_t MCU2_LBIST_CTRL;
    volatile uint32_t MCU2_LBIST_PATCOUNT;
    volatile uint32_t MCU2_LBIST_SEED0;
    volatile uint32_t MCU2_LBIST_SEED1;
    volatile uint32_t MCU2_LBIST_SPARE0;
    volatile uint32_t MCU2_LBIST_SPARE1;
    volatile uint32_t MCU2_LBIST_STAT;
    volatile uint32_t MCU2_LBIST_MISR;
    volatile uint8_t  Resv_49792[192];
    volatile uint32_t MCU0_LBIST_SIG;
    volatile uint32_t MCU1_LBIST_SIG;
    volatile uint32_t DMPAC_LBIST_SIG;
    volatile uint32_t VPAC0_LBIST_SIG;
    volatile uint32_t DSP0_LBIST_SIG;
    volatile uint32_t DSP1_LBIST_SIG;
    volatile uint32_t DSP2_LBIST_SIG;
    volatile uint32_t DSP3_LBIST_SIG;
    volatile uint32_t MPU0_LBIST_SIG;
    volatile uint32_t MPU1_LBIST_SIG;
    volatile uint8_t  Resv_49840[8];
    volatile uint32_t VPAC1_LBIST_SIG;
    volatile uint8_t  Resv_49856[12];
    volatile uint32_t MCU2_LBIST_SIG;
    volatile uint8_t  Resv_49920[60];
    volatile uint32_t FUSE_CRC_CTRL;
    volatile uint32_t CHAIN1_CRC_FUSE;
    volatile uint32_t CHAIN2_CRC_FUSE;
    volatile uint32_t CHAIN3_CRC_FUSE;
    volatile uint32_t CHAIN4_CRC_FUSE;
    volatile uint32_t CHAIN5_CRC_FUSE;
    volatile uint32_t CHAIN6_CRC_FUSE;
    volatile uint32_t CHAIN7_CRC_FUSE;
    volatile uint32_t FUSE_CRC_STAT;
    volatile uint32_t CHAIN1_CRC_CALC;
    volatile uint32_t CHAIN2_CRC_CALC;
    volatile uint32_t CHAIN3_CRC_CALC;
    volatile uint32_t CHAIN4_CRC_CALC;
    volatile uint32_t CHAIN5_CRC_CALC;
    volatile uint32_t CHAIN6_CRC_CALC;
    volatile uint32_t CHAIN7_CRC_CALC;
    volatile uint32_t GRP1_CHAIN0_CRC_FUSE;
    volatile uint32_t GRP1_CHAIN1_CRC_FUSE;
    volatile uint32_t GRP1_CHAIN2_CRC_FUSE;
    volatile uint32_t GRP1_CHAIN3_CRC_FUSE;
    volatile uint32_t GRP1_CHAIN4_CRC_FUSE;
    volatile uint32_t GRP1_CHAIN5_CRC_FUSE;
    volatile uint32_t GRP1_CHAIN6_CRC_FUSE;
    volatile uint32_t GRP1_CHAIN7_CRC_FUSE;
    volatile uint32_t GRP1_CHAIN0_CRC_CALC;
    volatile uint32_t GRP1_CHAIN1_CRC_CALC;
    volatile uint32_t GRP1_CHAIN2_CRC_CALC;
    volatile uint32_t GRP1_CHAIN3_CRC_CALC;
    volatile uint32_t GRP1_CHAIN4_CRC_CALC;
    volatile uint32_t GRP1_CHAIN5_CRC_CALC;
    volatile uint32_t GRP1_CHAIN6_CRC_CALC;
    volatile uint32_t GRP1_CHAIN7_CRC_CALC;
    volatile uint8_t  Resv_50176[128];
    volatile uint32_t PBIST_EN;
    volatile uint8_t  Resv_50432[252];
    volatile uint32_t MPU0_CORE0_LBIST_CTRL;
    volatile uint32_t MPU0_CORE0_LBIST_PATCOUNT;
    volatile uint32_t MPU0_CORE0_LBIST_SEED0;
    volatile uint32_t MPU0_CORE0_LBIST_SEED1;
    volatile uint32_t MPU0_CORE0_LBIST_SPARE0;
    volatile uint32_t MPU0_CORE0_LBIST_SPARE1;
    volatile uint32_t MPU0_CORE0_LBIST_STAT;
    volatile uint32_t MPU0_CORE0_LBIST_MISR;
    volatile uint32_t MPU0_CORE1_LBIST_CTRL;
    volatile uint32_t MPU0_CORE1_LBIST_PATCOUNT;
    volatile uint32_t MPU0_CORE1_LBIST_SEED0;
    volatile uint32_t MPU0_CORE1_LBIST_SEED1;
    volatile uint32_t MPU0_CORE1_LBIST_SPARE0;
    volatile uint32_t MPU0_CORE1_LBIST_SPARE1;
    volatile uint32_t MPU0_CORE1_LBIST_STAT;
    volatile uint32_t MPU0_CORE1_LBIST_MISR;
    volatile uint32_t MPU0_CORE2_LBIST_CTRL;
    volatile uint32_t MPU0_CORE2_LBIST_PATCOUNT;
    volatile uint32_t MPU0_CORE2_LBIST_SEED0;
    volatile uint32_t MPU0_CORE2_LBIST_SEED1;
    volatile uint32_t MPU0_CORE2_LBIST_SPARE0;
    volatile uint32_t MPU0_CORE2_LBIST_SPARE1;
    volatile uint32_t MPU0_CORE2_LBIST_STAT;
    volatile uint32_t MPU0_CORE2_LBIST_MISR;
    volatile uint32_t MPU0_CORE3_LBIST_CTRL;
    volatile uint32_t MPU0_CORE3_LBIST_PATCOUNT;
    volatile uint32_t MPU0_CORE3_LBIST_SEED0;
    volatile uint32_t MPU0_CORE3_LBIST_SEED1;
    volatile uint32_t MPU0_CORE3_LBIST_SPARE0;
    volatile uint32_t MPU0_CORE3_LBIST_SPARE1;
    volatile uint32_t MPU0_CORE3_LBIST_STAT;
    volatile uint32_t MPU0_CORE3_LBIST_MISR;
    volatile uint32_t MPU1_CORE0_LBIST_CTRL;
    volatile uint32_t MPU1_CORE0_LBIST_PATCOUNT;
    volatile uint32_t MPU1_CORE0_LBIST_SEED0;
    volatile uint32_t MPU1_CORE0_LBIST_SEED1;
    volatile uint32_t MPU1_CORE0_LBIST_SPARE0;
    volatile uint32_t MPU1_CORE0_LBIST_SPARE1;
    volatile uint32_t MPU1_CORE0_LBIST_STAT;
    volatile uint32_t MPU1_CORE0_LBIST_MISR;
    volatile uint32_t MPU1_CORE1_LBIST_CTRL;
    volatile uint32_t MPU1_CORE1_LBIST_PATCOUNT;
    volatile uint32_t MPU1_CORE1_LBIST_SEED0;
    volatile uint32_t MPU1_CORE1_LBIST_SEED1;
    volatile uint32_t MPU1_CORE1_LBIST_SPARE0;
    volatile uint32_t MPU1_CORE1_LBIST_SPARE1;
    volatile uint32_t MPU1_CORE1_LBIST_STAT;
    volatile uint32_t MPU1_CORE1_LBIST_MISR;
    volatile uint32_t MPU1_CORE2_LBIST_CTRL;
    volatile uint32_t MPU1_CORE2_LBIST_PATCOUNT;
    volatile uint32_t MPU1_CORE2_LBIST_SEED0;
    volatile uint32_t MPU1_CORE2_LBIST_SEED1;
    volatile uint32_t MPU1_CORE2_LBIST_SPARE0;
    volatile uint32_t MPU1_CORE2_LBIST_SPARE1;
    volatile uint32_t MPU1_CORE2_LBIST_STAT;
    volatile uint32_t MPU1_CORE2_LBIST_MISR;
    volatile uint32_t MPU1_CORE3_LBIST_CTRL;
    volatile uint32_t MPU1_CORE3_LBIST_PATCOUNT;
    volatile uint32_t MPU1_CORE3_LBIST_SEED0;
    volatile uint32_t MPU1_CORE3_LBIST_SEED1;
    volatile uint32_t MPU1_CORE3_LBIST_SPARE0;
    volatile uint32_t MPU1_CORE3_LBIST_SPARE1;
    volatile uint32_t MPU1_CORE3_LBIST_STAT;
    volatile uint32_t MPU1_CORE3_LBIST_MISR;
    volatile uint32_t MPU0_CORE0_LBIST_SIG;
    volatile uint8_t  Resv_50720[28];
    volatile uint32_t MPU0_CORE1_LBIST_SIG;
    volatile uint8_t  Resv_50752[28];
    volatile uint32_t MPU0_CORE2_LBIST_SIG;
    volatile uint8_t  Resv_50784[28];
    volatile uint32_t MPU0_CORE3_LBIST_SIG;
    volatile uint8_t  Resv_50816[28];
    volatile uint32_t MPU1_CORE0_LBIST_SIG;
    volatile uint8_t  Resv_50848[28];
    volatile uint32_t MPU1_CORE1_LBIST_SIG;
    volatile uint8_t  Resv_50880[28];
    volatile uint32_t MPU1_CORE2_LBIST_SIG;
    volatile uint8_t  Resv_50912[28];
    volatile uint32_t MPU1_CORE3_LBIST_SIG;
    volatile uint8_t  Resv_53256[2340];
    volatile uint32_t LOCK3_KICK0;               /*  - KICK0 component */
    volatile uint32_t LOCK3_KICK1;               /*  - KICK1 component */
    volatile uint8_t  Resv_53504[240];
    volatile uint32_t CLAIMREG_P3_R0_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R1_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R2_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R3_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R4_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R5_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R6_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R7_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R8_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R9_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R10_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R11_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R12_READONLY;   /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R13_READONLY;   /* Claim bits for Partition 3 */
    volatile uint8_t  Resv_57344[3784];
    volatile uint32_t MCU0_LBIST_CTRL_PROXY;
    volatile uint32_t MCU0_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MCU0_LBIST_SEED0_PROXY;
    volatile uint32_t MCU0_LBIST_SEED1_PROXY;
    volatile uint32_t MCU0_LBIST_SPARE0_PROXY;
    volatile uint32_t MCU0_LBIST_SPARE1_PROXY;
    volatile uint32_t MCU0_LBIST_STAT_PROXY;
    volatile uint32_t MCU0_LBIST_MISR_PROXY;
    volatile uint32_t MCU1_LBIST_CTRL_PROXY;
    volatile uint32_t MCU1_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MCU1_LBIST_SEED0_PROXY;
    volatile uint32_t MCU1_LBIST_SEED1_PROXY;
    volatile uint32_t MCU1_LBIST_SPARE0_PROXY;
    volatile uint32_t MCU1_LBIST_SPARE1_PROXY;
    volatile uint32_t MCU1_LBIST_STAT_PROXY;
    volatile uint32_t MCU1_LBIST_MISR_PROXY;
    volatile uint32_t DMPAC_LBIST_CTRL_PROXY;
    volatile uint32_t DMPAC_LBIST_PATCOUNT_PROXY;
    volatile uint32_t DMPAC_LBIST_SEED0_PROXY;
    volatile uint32_t DMPAC_LBIST_SEED1_PROXY;
    volatile uint32_t DMPAC_LBIST_SPARE0_PROXY;
    volatile uint32_t DMPAC_LBIST_SPARE1_PROXY;
    volatile uint32_t DMPAC_LBIST_STAT_PROXY;
    volatile uint32_t DMPAC_LBIST_MISR_PROXY;
    volatile uint32_t VPAC0_LBIST_CTRL_PROXY;
    volatile uint32_t VPAC0_LBIST_PATCOUNT_PROXY;
    volatile uint32_t VPAC0_LBIST_SEED0_PROXY;
    volatile uint32_t VPAC0_LBIST_SEED1_PROXY;
    volatile uint32_t VPAC0_LBIST_SPARE0_PROXY;
    volatile uint32_t VPAC0_LBIST_SPARE1_PROXY;
    volatile uint32_t VPAC0_LBIST_STAT_PROXY;
    volatile uint32_t VPAC0_LBIST_MISR_PROXY;
    volatile uint32_t DSP0_LBIST_CTRL_PROXY;
    volatile uint32_t DSP0_LBIST_PATCOUNT_PROXY;
    volatile uint32_t DSP0_LBIST_SEED0_PROXY;
    volatile uint32_t DSP0_LBIST_SEED1_PROXY;
    volatile uint32_t DSP0_LBIST_SPARE0_PROXY;
    volatile uint32_t DSP0_LBIST_SPARE1_PROXY;
    volatile uint32_t DSP0_LBIST_STAT_PROXY;
    volatile uint32_t DSP0_LBIST_MISR_PROXY;
    volatile uint32_t DSP1_LBIST_CTRL_PROXY;
    volatile uint32_t DSP1_LBIST_PATCOUNT_PROXY;
    volatile uint32_t DSP1_LBIST_SEED0_PROXY;
    volatile uint32_t DSP1_LBIST_SEED1_PROXY;
    volatile uint32_t DSP1_LBIST_SPARE0_PROXY;
    volatile uint32_t DSP1_LBIST_SPARE1_PROXY;
    volatile uint32_t DSP1_LBIST_STAT_PROXY;
    volatile uint32_t DSP1_LBIST_MISR_PROXY;
    volatile uint32_t DSP2_LBIST_CTRL_PROXY;
    volatile uint32_t DSP2_LBIST_PATCOUNT_PROXY;
    volatile uint32_t DSP2_LBIST_SEED0_PROXY;
    volatile uint32_t DSP2_LBIST_SEED1_PROXY;
    volatile uint32_t DSP2_LBIST_SPARE0_PROXY;
    volatile uint32_t DSP2_LBIST_SPARE1_PROXY;
    volatile uint32_t DSP2_LBIST_STAT_PROXY;
    volatile uint32_t DSP2_LBIST_MISR_PROXY;
    volatile uint32_t DSP3_LBIST_CTRL_PROXY;
    volatile uint32_t DSP3_LBIST_PATCOUNT_PROXY;
    volatile uint32_t DSP3_LBIST_SEED0_PROXY;
    volatile uint32_t DSP3_LBIST_SEED1_PROXY;
    volatile uint32_t DSP3_LBIST_SPARE0_PROXY;
    volatile uint32_t DSP3_LBIST_SPARE1_PROXY;
    volatile uint32_t DSP3_LBIST_STAT_PROXY;
    volatile uint32_t DSP3_LBIST_MISR_PROXY;
    volatile uint32_t MPU0_LBIST_CTRL_PROXY;
    volatile uint32_t MPU0_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU0_LBIST_SEED0_PROXY;
    volatile uint32_t MPU0_LBIST_SEED1_PROXY;
    volatile uint32_t MPU0_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU0_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU0_LBIST_STAT_PROXY;
    volatile uint32_t MPU0_LBIST_MISR_PROXY;
    volatile uint32_t MPU1_LBIST_CTRL_PROXY;
    volatile uint32_t MPU1_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU1_LBIST_SEED0_PROXY;
    volatile uint32_t MPU1_LBIST_SEED1_PROXY;
    volatile uint32_t MPU1_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU1_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU1_LBIST_STAT_PROXY;
    volatile uint32_t MPU1_LBIST_MISR_PROXY;
    volatile uint8_t  Resv_57728[64];
    volatile uint32_t VPAC1_LBIST_CTRL_PROXY;
    volatile uint32_t VPAC1_LBIST_PATCOUNT_PROXY;
    volatile uint32_t VPAC1_LBIST_SEED0_PROXY;
    volatile uint32_t VPAC1_LBIST_SEED1_PROXY;
    volatile uint32_t VPAC1_LBIST_SPARE0_PROXY;
    volatile uint32_t VPAC1_LBIST_SPARE1_PROXY;
    volatile uint32_t VPAC1_LBIST_STAT_PROXY;
    volatile uint32_t VPAC1_LBIST_MISR_PROXY;
    volatile uint32_t MCU2_LBIST_CTRL_PROXY;
    volatile uint32_t MCU2_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MCU2_LBIST_SEED0_PROXY;
    volatile uint32_t MCU2_LBIST_SEED1_PROXY;
    volatile uint32_t MCU2_LBIST_SPARE0_PROXY;
    volatile uint32_t MCU2_LBIST_SPARE1_PROXY;
    volatile uint32_t MCU2_LBIST_STAT_PROXY;
    volatile uint32_t MCU2_LBIST_MISR_PROXY;
    volatile uint8_t  Resv_57984[192];
    volatile uint32_t MCU0_LBIST_SIG_PROXY;
    volatile uint32_t MCU1_LBIST_SIG_PROXY;
    volatile uint32_t DMPAC_LBIST_SIG_PROXY;
    volatile uint32_t VPAC0_LBIST_SIG_PROXY;
    volatile uint32_t DSP0_LBIST_SIG_PROXY;
    volatile uint32_t DSP1_LBIST_SIG_PROXY;
    volatile uint32_t DSP2_LBIST_SIG_PROXY;
    volatile uint32_t DSP3_LBIST_SIG_PROXY;
    volatile uint32_t MPU0_LBIST_SIG_PROXY;
    volatile uint32_t MPU1_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_58032[8];
    volatile uint32_t VPAC1_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_58048[12];
    volatile uint32_t MCU2_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_58112[60];
    volatile uint32_t FUSE_CRC_CTRL_PROXY;
    volatile uint32_t CHAIN1_CRC_FUSE_PROXY;
    volatile uint32_t CHAIN2_CRC_FUSE_PROXY;
    volatile uint32_t CHAIN3_CRC_FUSE_PROXY;
    volatile uint32_t CHAIN4_CRC_FUSE_PROXY;
    volatile uint32_t CHAIN5_CRC_FUSE_PROXY;
    volatile uint32_t CHAIN6_CRC_FUSE_PROXY;
    volatile uint32_t CHAIN7_CRC_FUSE_PROXY;
    volatile uint32_t FUSE_CRC_STAT_PROXY;
    volatile uint32_t CHAIN1_CRC_CALC_PROXY;
    volatile uint32_t CHAIN2_CRC_CALC_PROXY;
    volatile uint32_t CHAIN3_CRC_CALC_PROXY;
    volatile uint32_t CHAIN4_CRC_CALC_PROXY;
    volatile uint32_t CHAIN5_CRC_CALC_PROXY;
    volatile uint32_t CHAIN6_CRC_CALC_PROXY;
    volatile uint32_t CHAIN7_CRC_CALC_PROXY;
    volatile uint32_t GRP1_CHAIN0_CRC_FUSE_PROXY;
    volatile uint32_t GRP1_CHAIN1_CRC_FUSE_PROXY;
    volatile uint32_t GRP1_CHAIN2_CRC_FUSE_PROXY;
    volatile uint32_t GRP1_CHAIN3_CRC_FUSE_PROXY;
    volatile uint32_t GRP1_CHAIN4_CRC_FUSE_PROXY;
    volatile uint32_t GRP1_CHAIN5_CRC_FUSE_PROXY;
    volatile uint32_t GRP1_CHAIN6_CRC_FUSE_PROXY;
    volatile uint32_t GRP1_CHAIN7_CRC_FUSE_PROXY;
    volatile uint32_t GRP1_CHAIN0_CRC_CALC_PROXY;
    volatile uint32_t GRP1_CHAIN1_CRC_CALC_PROXY;
    volatile uint32_t GRP1_CHAIN2_CRC_CALC_PROXY;
    volatile uint32_t GRP1_CHAIN3_CRC_CALC_PROXY;
    volatile uint32_t GRP1_CHAIN4_CRC_CALC_PROXY;
    volatile uint32_t GRP1_CHAIN5_CRC_CALC_PROXY;
    volatile uint32_t GRP1_CHAIN6_CRC_CALC_PROXY;
    volatile uint32_t GRP1_CHAIN7_CRC_CALC_PROXY;
    volatile uint8_t  Resv_58368[128];
    volatile uint32_t PBIST_EN_PROXY;
    volatile uint8_t  Resv_58624[252];
    volatile uint32_t MPU0_CORE0_LBIST_CTRL_PROXY;
    volatile uint32_t MPU0_CORE0_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU0_CORE0_LBIST_SEED0_PROXY;
    volatile uint32_t MPU0_CORE0_LBIST_SEED1_PROXY;
    volatile uint32_t MPU0_CORE0_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU0_CORE0_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU0_CORE0_LBIST_STAT_PROXY;
    volatile uint32_t MPU0_CORE0_LBIST_MISR_PROXY;
    volatile uint32_t MPU0_CORE1_LBIST_CTRL_PROXY;
    volatile uint32_t MPU0_CORE1_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU0_CORE1_LBIST_SEED0_PROXY;
    volatile uint32_t MPU0_CORE1_LBIST_SEED1_PROXY;
    volatile uint32_t MPU0_CORE1_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU0_CORE1_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU0_CORE1_LBIST_STAT_PROXY;
    volatile uint32_t MPU0_CORE1_LBIST_MISR_PROXY;
    volatile uint32_t MPU0_CORE2_LBIST_CTRL_PROXY;
    volatile uint32_t MPU0_CORE2_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU0_CORE2_LBIST_SEED0_PROXY;
    volatile uint32_t MPU0_CORE2_LBIST_SEED1_PROXY;
    volatile uint32_t MPU0_CORE2_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU0_CORE2_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU0_CORE2_LBIST_STAT_PROXY;
    volatile uint32_t MPU0_CORE2_LBIST_MISR_PROXY;
    volatile uint32_t MPU0_CORE3_LBIST_CTRL_PROXY;
    volatile uint32_t MPU0_CORE3_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU0_CORE3_LBIST_SEED0_PROXY;
    volatile uint32_t MPU0_CORE3_LBIST_SEED1_PROXY;
    volatile uint32_t MPU0_CORE3_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU0_CORE3_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU0_CORE3_LBIST_STAT_PROXY;
    volatile uint32_t MPU0_CORE3_LBIST_MISR_PROXY;
    volatile uint32_t MPU1_CORE0_LBIST_CTRL_PROXY;
    volatile uint32_t MPU1_CORE0_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU1_CORE0_LBIST_SEED0_PROXY;
    volatile uint32_t MPU1_CORE0_LBIST_SEED1_PROXY;
    volatile uint32_t MPU1_CORE0_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU1_CORE0_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU1_CORE0_LBIST_STAT_PROXY;
    volatile uint32_t MPU1_CORE0_LBIST_MISR_PROXY;
    volatile uint32_t MPU1_CORE1_LBIST_CTRL_PROXY;
    volatile uint32_t MPU1_CORE1_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU1_CORE1_LBIST_SEED0_PROXY;
    volatile uint32_t MPU1_CORE1_LBIST_SEED1_PROXY;
    volatile uint32_t MPU1_CORE1_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU1_CORE1_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU1_CORE1_LBIST_STAT_PROXY;
    volatile uint32_t MPU1_CORE1_LBIST_MISR_PROXY;
    volatile uint32_t MPU1_CORE2_LBIST_CTRL_PROXY;
    volatile uint32_t MPU1_CORE2_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU1_CORE2_LBIST_SEED0_PROXY;
    volatile uint32_t MPU1_CORE2_LBIST_SEED1_PROXY;
    volatile uint32_t MPU1_CORE2_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU1_CORE2_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU1_CORE2_LBIST_STAT_PROXY;
    volatile uint32_t MPU1_CORE2_LBIST_MISR_PROXY;
    volatile uint32_t MPU1_CORE3_LBIST_CTRL_PROXY;
    volatile uint32_t MPU1_CORE3_LBIST_PATCOUNT_PROXY;
    volatile uint32_t MPU1_CORE3_LBIST_SEED0_PROXY;
    volatile uint32_t MPU1_CORE3_LBIST_SEED1_PROXY;
    volatile uint32_t MPU1_CORE3_LBIST_SPARE0_PROXY;
    volatile uint32_t MPU1_CORE3_LBIST_SPARE1_PROXY;
    volatile uint32_t MPU1_CORE3_LBIST_STAT_PROXY;
    volatile uint32_t MPU1_CORE3_LBIST_MISR_PROXY;
    volatile uint32_t MPU0_CORE0_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_58912[28];
    volatile uint32_t MPU0_CORE1_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_58944[28];
    volatile uint32_t MPU0_CORE2_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_58976[28];
    volatile uint32_t MPU0_CORE3_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_59008[28];
    volatile uint32_t MPU1_CORE0_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_59040[28];
    volatile uint32_t MPU1_CORE1_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_59072[28];
    volatile uint32_t MPU1_CORE2_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_59104[28];
    volatile uint32_t MPU1_CORE3_LBIST_SIG_PROXY;
    volatile uint8_t  Resv_61448[2340];
    volatile uint32_t LOCK3_KICK0_PROXY;         /*  - KICK0 component */
    volatile uint32_t LOCK3_KICK1_PROXY;         /*  - KICK1 component */
    volatile uint8_t  Resv_61696[240];
    volatile uint32_t CLAIMREG_P3_R0;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R1;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R2;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R3;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R4;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R5;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R6;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R7;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R8;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R9;            /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R10;           /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R11;           /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R12;           /* Claim bits for Partition 3 */
    volatile uint32_t CLAIMREG_P3_R13;           /* Claim bits for Partition 3 */
    volatile uint8_t  Resv_65536[3784];
    volatile uint32_t DV_REG0;
    volatile uint32_t DV_REG1;
    volatile uint32_t DV_REG2;
    volatile uint32_t DV_REG3;
    volatile uint32_t DV_REG4;
    volatile uint32_t DV_REG5;
    volatile uint32_t DV_REG6;
    volatile uint32_t DV_REG7;
    volatile uint8_t  Resv_66048[480];
    volatile uint32_t DV_REG0_SET;
    volatile uint32_t DV_REG1_SET;
    volatile uint32_t DV_REG2_SET;
    volatile uint32_t DV_REG3_SET;
    volatile uint8_t  Resv_66304[240];
    volatile uint32_t DV_REG0_CLR;
    volatile uint32_t DV_REG1_CLR;
    volatile uint32_t DV_REG2_CLR;
    volatile uint32_t DV_REG3_CLR;
    volatile uint8_t  Resv_66560[240];
    volatile uint32_t LED_PID;
    volatile uint32_t LED_PIDCTRL;
    volatile uint8_t  Resv_66816[248];
    volatile uint32_t AVS_CORE_MRGN_MODE0;
    volatile uint32_t AVS_CORE_MRGN_MODE1;
    volatile uint32_t AVS_CORE_MRGN_MODE2;
    volatile uint32_t AVS_CORE_MRGN_MODE3;
    volatile uint32_t AVS_CORE_MRGN_MODE4;
    volatile uint32_t AVS_CORE_MRGN_MODE5;
    volatile uint32_t AVS_CORE_MRGN_MODE6;
    volatile uint32_t AVS_CORE_MRGN_MODE7;
    volatile uint32_t AVS_CORE_MRGN_MODE8;
    volatile uint32_t AVS_CORE_MRGN_MODE9;
    volatile uint8_t  Resv_66880[24];
    volatile uint32_t NON_AVS_MRGN_MODE0;
    volatile uint32_t NON_AVS_MRGN_MODE1;
    volatile uint32_t NON_AVS_MRGN_MODE2;
    volatile uint32_t NON_AVS_MRGN_MODE3;
    volatile uint32_t NON_AVS_MRGN_MODE4;
    volatile uint32_t NON_AVS_MRGN_MODE5;
    volatile uint32_t NON_AVS_MRGN_MODE6;
    volatile uint32_t NON_AVS_MRGN_MODE7;
    volatile uint32_t NON_AVS_MRGN_MODE8;
    volatile uint32_t NON_AVS_MRGN_MODE9;
    volatile uint8_t  Resv_66944[24];
    volatile uint32_t FAST_MRGN_MODE0;
    volatile uint32_t FAST_MRGN_MODE1;
    volatile uint32_t FAST_MRGN_MODE2;
    volatile uint32_t FAST_MRGN_MODE3;
    volatile uint32_t FAST_MRGN_MODE4;
    volatile uint32_t FAST_MRGN_MODE5;
    volatile uint32_t FAST_MRGN_MODE6;
    volatile uint32_t FAST_MRGN_MODE7;
    volatile uint32_t FAST_MRGN_MODE8;
    volatile uint32_t FAST_MRGN_MODE9;
    volatile uint8_t  Resv_69640[2656];
    volatile uint32_t LOCK4_KICK0;               /*  - KICK0 component */
    volatile uint32_t LOCK4_KICK1;               /*  - KICK1 component */
    volatile uint8_t  Resv_69888[240];
    volatile uint32_t CLAIMREG_P4_R0_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R1_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R2_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R3_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R4_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R5_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R6_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R7_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R8_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R9_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R10_READONLY;   /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R11_READONLY;   /* Claim bits for Partition 4 */
    volatile uint8_t  Resv_73728[3792];
    volatile uint32_t DV_REG0_PROXY;
    volatile uint32_t DV_REG1_PROXY;
    volatile uint32_t DV_REG2_PROXY;
    volatile uint32_t DV_REG3_PROXY;
    volatile uint32_t DV_REG4_PROXY;
    volatile uint32_t DV_REG5_PROXY;
    volatile uint32_t DV_REG6_PROXY;
    volatile uint32_t DV_REG7_PROXY;
    volatile uint8_t  Resv_74240[480];
    volatile uint32_t DV_REG0_SET_PROXY;
    volatile uint32_t DV_REG1_SET_PROXY;
    volatile uint32_t DV_REG2_SET_PROXY;
    volatile uint32_t DV_REG3_SET_PROXY;
    volatile uint8_t  Resv_74496[240];
    volatile uint32_t DV_REG0_CLR_PROXY;
    volatile uint32_t DV_REG1_CLR_PROXY;
    volatile uint32_t DV_REG2_CLR_PROXY;
    volatile uint32_t DV_REG3_CLR_PROXY;
    volatile uint8_t  Resv_74752[240];
    volatile uint32_t LED_PID_PROXY;
    volatile uint32_t LED_PIDCTRL_PROXY;
    volatile uint8_t  Resv_75008[248];
    volatile uint32_t AVS_CORE_MRGN_MODE0_PROXY;
    volatile uint32_t AVS_CORE_MRGN_MODE1_PROXY;
    volatile uint32_t AVS_CORE_MRGN_MODE2_PROXY;
    volatile uint32_t AVS_CORE_MRGN_MODE3_PROXY;
    volatile uint32_t AVS_CORE_MRGN_MODE4_PROXY;
    volatile uint32_t AVS_CORE_MRGN_MODE5_PROXY;
    volatile uint32_t AVS_CORE_MRGN_MODE6_PROXY;
    volatile uint32_t AVS_CORE_MRGN_MODE7_PROXY;
    volatile uint32_t AVS_CORE_MRGN_MODE8_PROXY;
    volatile uint32_t AVS_CORE_MRGN_MODE9_PROXY;
    volatile uint8_t  Resv_75072[24];
    volatile uint32_t NON_AVS_MRGN_MODE0_PROXY;
    volatile uint32_t NON_AVS_MRGN_MODE1_PROXY;
    volatile uint32_t NON_AVS_MRGN_MODE2_PROXY;
    volatile uint32_t NON_AVS_MRGN_MODE3_PROXY;
    volatile uint32_t NON_AVS_MRGN_MODE4_PROXY;
    volatile uint32_t NON_AVS_MRGN_MODE5_PROXY;
    volatile uint32_t NON_AVS_MRGN_MODE6_PROXY;
    volatile uint32_t NON_AVS_MRGN_MODE7_PROXY;
    volatile uint32_t NON_AVS_MRGN_MODE8_PROXY;
    volatile uint32_t NON_AVS_MRGN_MODE9_PROXY;
    volatile uint8_t  Resv_75136[24];
    volatile uint32_t FAST_MRGN_MODE0_PROXY;
    volatile uint32_t FAST_MRGN_MODE1_PROXY;
    volatile uint32_t FAST_MRGN_MODE2_PROXY;
    volatile uint32_t FAST_MRGN_MODE3_PROXY;
    volatile uint32_t FAST_MRGN_MODE4_PROXY;
    volatile uint32_t FAST_MRGN_MODE5_PROXY;
    volatile uint32_t FAST_MRGN_MODE6_PROXY;
    volatile uint32_t FAST_MRGN_MODE7_PROXY;
    volatile uint32_t FAST_MRGN_MODE8_PROXY;
    volatile uint32_t FAST_MRGN_MODE9_PROXY;
    volatile uint8_t  Resv_77832[2656];
    volatile uint32_t LOCK4_KICK0_PROXY;         /*  - KICK0 component */
    volatile uint32_t LOCK4_KICK1_PROXY;         /*  - KICK1 component */
    volatile uint8_t  Resv_78080[240];
    volatile uint32_t CLAIMREG_P4_R0;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R1;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R2;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R3;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R4;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R5;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R6;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R7;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R8;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R9;            /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R10;           /* Claim bits for Partition 4 */
    volatile uint32_t CLAIMREG_P4_R11;           /* Claim bits for Partition 4 */
    volatile uint8_t  Resv_81920[3792];
    volatile uint32_t CHNG_DDR4_FSP_REQ0;
    volatile uint32_t CHNG_DDR4_FSP_ACK0;
    volatile uint8_t  Resv_81936[8];
    volatile uint32_t CHNG_DDR4_FSP_REQ1;
    volatile uint32_t CHNG_DDR4_FSP_ACK1;
    volatile uint8_t  Resv_81952[8];
    volatile uint32_t CHNG_DDR4_FSP_REQ2;
    volatile uint32_t CHNG_DDR4_FSP_ACK2;
    volatile uint8_t  Resv_81968[8];
    volatile uint32_t CHNG_DDR4_FSP_REQ3;
    volatile uint32_t CHNG_DDR4_FSP_ACK3;
    volatile uint8_t  Resv_82048[72];
    volatile uint32_t DDR4_FSP_CLKCHNG_REQ0;
    volatile uint8_t  Resv_82064[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_REQ1;
    volatile uint8_t  Resv_82080[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_REQ2;
    volatile uint8_t  Resv_82096[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_REQ3;
    volatile uint8_t  Resv_82112[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_ACK0;
    volatile uint8_t  Resv_82128[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_ACK1;
    volatile uint8_t  Resv_82144[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_ACK2;
    volatile uint8_t  Resv_82160[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_ACK3;
    volatile uint8_t  Resv_82176[12];
    volatile uint32_t MULTI_DDR_CFG0;
    volatile uint32_t MULTI_DDR_CFG1;
    volatile uint8_t  Resv_82192[8];
    volatile uint32_t DDR_CFG_LOAD;
    volatile uint8_t  Resv_86024[3828];
    volatile uint32_t LOCK5_KICK0;               /*  - KICK0 component */
    volatile uint32_t LOCK5_KICK1;               /*  - KICK1 component */
    volatile uint8_t  Resv_86272[240];
    volatile uint32_t CLAIMREG_P5_R0_READONLY;   /* Claim bits for Partition 5 */
    volatile uint32_t CLAIMREG_P5_R1_READONLY;   /* Claim bits for Partition 5 */
    volatile uint32_t CLAIMREG_P5_R2_READONLY;   /* Claim bits for Partition 5 */
    volatile uint8_t  Resv_90112[3828];
    volatile uint32_t CHNG_DDR4_FSP_REQ0_PROXY;
    volatile uint32_t CHNG_DDR4_FSP_ACK0_PROXY;
    volatile uint8_t  Resv_90128[8];
    volatile uint32_t CHNG_DDR4_FSP_REQ1_PROXY;
    volatile uint32_t CHNG_DDR4_FSP_ACK1_PROXY;
    volatile uint8_t  Resv_90144[8];
    volatile uint32_t CHNG_DDR4_FSP_REQ2_PROXY;
    volatile uint32_t CHNG_DDR4_FSP_ACK2_PROXY;
    volatile uint8_t  Resv_90160[8];
    volatile uint32_t CHNG_DDR4_FSP_REQ3_PROXY;
    volatile uint32_t CHNG_DDR4_FSP_ACK3_PROXY;
    volatile uint8_t  Resv_90240[72];
    volatile uint32_t DDR4_FSP_CLKCHNG_REQ0_PROXY;
    volatile uint8_t  Resv_90256[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_REQ1_PROXY;
    volatile uint8_t  Resv_90272[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_REQ2_PROXY;
    volatile uint8_t  Resv_90288[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_REQ3_PROXY;
    volatile uint8_t  Resv_90304[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_ACK0_PROXY;
    volatile uint8_t  Resv_90320[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_ACK1_PROXY;
    volatile uint8_t  Resv_90336[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_ACK2_PROXY;
    volatile uint8_t  Resv_90352[12];
    volatile uint32_t DDR4_FSP_CLKCHNG_ACK3_PROXY;
    volatile uint8_t  Resv_90368[12];
    volatile uint32_t MULTI_DDR_CFG0_PROXY;
    volatile uint32_t MULTI_DDR_CFG1_PROXY;
    volatile uint8_t  Resv_90384[8];
    volatile uint32_t DDR_CFG_LOAD_PROXY;
    volatile uint8_t  Resv_94216[3828];
    volatile uint32_t LOCK5_KICK0_PROXY;         /*  - KICK0 component */
    volatile uint32_t LOCK5_KICK1_PROXY;         /*  - KICK1 component */
    volatile uint8_t  Resv_94464[240];
    volatile uint32_t CLAIMREG_P5_R0;            /* Claim bits for Partition 5 */
    volatile uint32_t CLAIMREG_P5_R1;            /* Claim bits for Partition 5 */
    volatile uint32_t CLAIMREG_P5_R2;            /* Claim bits for Partition 5 */
    volatile uint8_t  Resv_98432[3956];
    volatile uint32_t ACSPCIE0_TRIM;
    volatile uint32_t ACSPCIE1_TRIM;
    volatile uint8_t  Resv_98448[8];
    volatile uint32_t ACSPCIE0_CTRL;
    volatile uint32_t ACSPCIE1_CTRL;
    volatile uint8_t  Resv_102656[4200];
    volatile uint32_t CLAIMREG_P6_R0_READONLY;   /* Claim bits for Partition 6 */
    volatile uint32_t CLAIMREG_P6_R1_READONLY;   /* Claim bits for Partition 6 */
    volatile uint8_t  Resv_106624[3960];
    volatile uint32_t ACSPCIE0_TRIM_PROXY;
    volatile uint32_t ACSPCIE1_TRIM_PROXY;
    volatile uint8_t  Resv_106640[8];
    volatile uint32_t ACSPCIE0_CTRL_PROXY;
    volatile uint32_t ACSPCIE1_CTRL_PROXY;
    volatile uint8_t  Resv_110848[4200];
    volatile uint32_t CLAIMREG_P6_R0;            /* Claim bits for Partition 6 */
    volatile uint32_t CLAIMREG_P6_R1;            /* Claim bits for Partition 6 */
    volatile uint8_t  Resv_114688[3832];
    volatile uint32_t PADCONFIG0;
    volatile uint32_t PADCONFIG1;
    volatile uint32_t PADCONFIG2;
    volatile uint32_t PADCONFIG3;
    volatile uint32_t PADCONFIG4;
    volatile uint32_t PADCONFIG5;
    volatile uint32_t PADCONFIG6;
    volatile uint32_t PADCONFIG7;
    volatile uint32_t PADCONFIG8;
    volatile uint32_t PADCONFIG9;
    volatile uint32_t PADCONFIG10;
    volatile uint32_t PADCONFIG11;
    volatile uint32_t PADCONFIG12;
    volatile uint32_t PADCONFIG13;
    volatile uint32_t PADCONFIG14;
    volatile uint32_t PADCONFIG15;
    volatile uint32_t PADCONFIG16;
    volatile uint32_t PADCONFIG17;
    volatile uint32_t PADCONFIG18;
    volatile uint32_t PADCONFIG19;
    volatile uint32_t PADCONFIG20;
    volatile uint32_t PADCONFIG21;
    volatile uint32_t PADCONFIG22;
    volatile uint32_t PADCONFIG23;
    volatile uint32_t PADCONFIG24;
    volatile uint32_t PADCONFIG25;
    volatile uint32_t PADCONFIG26;
    volatile uint32_t PADCONFIG27;
    volatile uint32_t PADCONFIG28;
    volatile uint32_t PADCONFIG29;
    volatile uint32_t PADCONFIG30;
    volatile uint32_t PADCONFIG31;
    volatile uint32_t PADCONFIG32;
    volatile uint32_t PADCONFIG33;
    volatile uint32_t PADCONFIG34;
    volatile uint32_t PADCONFIG35;
    volatile uint32_t PADCONFIG36;
    volatile uint32_t PADCONFIG37;
    volatile uint32_t PADCONFIG38;
    volatile uint32_t PADCONFIG39;
    volatile uint32_t PADCONFIG40;
    volatile uint32_t PADCONFIG41;
    volatile uint32_t PADCONFIG42;
    volatile uint32_t PADCONFIG43;
    volatile uint32_t PADCONFIG44;
    volatile uint32_t PADCONFIG45;
    volatile uint32_t PADCONFIG46;
    volatile uint32_t PADCONFIG47;
    volatile uint32_t PADCONFIG48;
    volatile uint32_t PADCONFIG49;
    volatile uint32_t PADCONFIG50;
    volatile uint32_t PADCONFIG51;
    volatile uint32_t PADCONFIG52;
    volatile uint32_t PADCONFIG53;
    volatile uint32_t PADCONFIG54;
    volatile uint32_t PADCONFIG55;
    volatile uint32_t PADCONFIG56;
    volatile uint32_t PADCONFIG57;
    volatile uint32_t PADCONFIG58;
    volatile uint32_t PADCONFIG59;
    volatile uint32_t PADCONFIG60;
    volatile uint32_t PADCONFIG61;
    volatile uint32_t PADCONFIG62;
    volatile uint32_t PADCONFIG63;
    volatile uint32_t PADCONFIG64;
    volatile uint32_t PADCONFIG65;
    volatile uint32_t PADCONFIG66;
    volatile uint32_t PADCONFIG67;
    volatile uint32_t PADCONFIG68;
    volatile uint32_t PADCONFIG69;
    volatile uint32_t PADCONFIG70;
    volatile uint32_t PADCONFIG71;
    volatile uint8_t  Resv_118792[3816];
    volatile uint32_t LOCK7_KICK0;               /*  - KICK0 component */
    volatile uint32_t LOCK7_KICK1;               /*  - KICK1 component */
    volatile uint8_t  Resv_119040[240];
    volatile uint32_t CLAIMREG_P7_R0_READONLY;   /* Claim bits for Partition 7 */
    volatile uint32_t CLAIMREG_P7_R1_READONLY;   /* Claim bits for Partition 7 */
    volatile uint32_t CLAIMREG_P7_R2_READONLY;   /* Claim bits for Partition 7 */
    volatile uint8_t  Resv_122880[3828];
    volatile uint32_t PADCONFIG0_PROXY;
    volatile uint32_t PADCONFIG1_PROXY;
    volatile uint32_t PADCONFIG2_PROXY;
    volatile uint32_t PADCONFIG3_PROXY;
    volatile uint32_t PADCONFIG4_PROXY;
    volatile uint32_t PADCONFIG5_PROXY;
    volatile uint32_t PADCONFIG6_PROXY;
    volatile uint32_t PADCONFIG7_PROXY;
    volatile uint32_t PADCONFIG8_PROXY;
    volatile uint32_t PADCONFIG9_PROXY;
    volatile uint32_t PADCONFIG10_PROXY;
    volatile uint32_t PADCONFIG11_PROXY;
    volatile uint32_t PADCONFIG12_PROXY;
    volatile uint32_t PADCONFIG13_PROXY;
    volatile uint32_t PADCONFIG14_PROXY;
    volatile uint32_t PADCONFIG15_PROXY;
    volatile uint32_t PADCONFIG16_PROXY;
    volatile uint32_t PADCONFIG17_PROXY;
    volatile uint32_t PADCONFIG18_PROXY;
    volatile uint32_t PADCONFIG19_PROXY;
    volatile uint32_t PADCONFIG20_PROXY;
    volatile uint32_t PADCONFIG21_PROXY;
    volatile uint32_t PADCONFIG22_PROXY;
    volatile uint32_t PADCONFIG23_PROXY;
    volatile uint32_t PADCONFIG24_PROXY;
    volatile uint32_t PADCONFIG25_PROXY;
    volatile uint32_t PADCONFIG26_PROXY;
    volatile uint32_t PADCONFIG27_PROXY;
    volatile uint32_t PADCONFIG28_PROXY;
    volatile uint32_t PADCONFIG29_PROXY;
    volatile uint32_t PADCONFIG30_PROXY;
    volatile uint32_t PADCONFIG31_PROXY;
    volatile uint32_t PADCONFIG32_PROXY;
    volatile uint32_t PADCONFIG33_PROXY;
    volatile uint32_t PADCONFIG34_PROXY;
    volatile uint32_t PADCONFIG35_PROXY;
    volatile uint32_t PADCONFIG36_PROXY;
    volatile uint32_t PADCONFIG37_PROXY;
    volatile uint32_t PADCONFIG38_PROXY;
    volatile uint32_t PADCONFIG39_PROXY;
    volatile uint32_t PADCONFIG40_PROXY;
    volatile uint32_t PADCONFIG41_PROXY;
    volatile uint32_t PADCONFIG42_PROXY;
    volatile uint32_t PADCONFIG43_PROXY;
    volatile uint32_t PADCONFIG44_PROXY;
    volatile uint32_t PADCONFIG45_PROXY;
    volatile uint32_t PADCONFIG46_PROXY;
    volatile uint32_t PADCONFIG47_PROXY;
    volatile uint32_t PADCONFIG48_PROXY;
    volatile uint32_t PADCONFIG49_PROXY;
    volatile uint32_t PADCONFIG50_PROXY;
    volatile uint32_t PADCONFIG51_PROXY;
    volatile uint32_t PADCONFIG52_PROXY;
    volatile uint32_t PADCONFIG53_PROXY;
    volatile uint32_t PADCONFIG54_PROXY;
    volatile uint32_t PADCONFIG55_PROXY;
    volatile uint32_t PADCONFIG56_PROXY;
    volatile uint32_t PADCONFIG57_PROXY;
    volatile uint32_t PADCONFIG58_PROXY;
    volatile uint32_t PADCONFIG59_PROXY;
    volatile uint32_t PADCONFIG60_PROXY;
    volatile uint32_t PADCONFIG61_PROXY;
    volatile uint32_t PADCONFIG62_PROXY;
    volatile uint32_t PADCONFIG63_PROXY;
    volatile uint32_t PADCONFIG64_PROXY;
    volatile uint32_t PADCONFIG65_PROXY;
    volatile uint32_t PADCONFIG66_PROXY;
    volatile uint32_t PADCONFIG67_PROXY;
    volatile uint32_t PADCONFIG68_PROXY;
    volatile uint32_t PADCONFIG69_PROXY;
    volatile uint32_t PADCONFIG70_PROXY;
    volatile uint32_t PADCONFIG71_PROXY;
    volatile uint8_t  Resv_126984[3816];
    volatile uint32_t LOCK7_KICK0_PROXY;         /*  - KICK0 component */
    volatile uint32_t LOCK7_KICK1_PROXY;         /*  - KICK1 component */
    volatile uint8_t  Resv_127232[240];
    volatile uint32_t CLAIMREG_P7_R0;            /* Claim bits for Partition 7 */
    volatile uint32_t CLAIMREG_P7_R1;            /* Claim bits for Partition 7 */
    volatile uint32_t CLAIMREG_P7_R2;            /* Claim bits for Partition 7 */
} LLD_main_ctrl_mmr_cfg0Regs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_MAIN_CTRL_MMR_CFG0_PID                                        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0                                   (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1                                   (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_DEVSTAT                               (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_BOOTCFG                               (0x00000034U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0                         (0x00000040U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1                         (0x00000044U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0                                   (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1                                   (0x00000104U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2                                   (0x00000108U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3                                   (0x0000010CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8                                   (0x00000120U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9                                   (0x00000124U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10                                  (0x00000128U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11                                  (0x0000012CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12                                  (0x00000130U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13                                  (0x00000134U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14                                  (0x00000138U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15                                  (0x0000013CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16                                  (0x00000140U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17                                  (0x00000144U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18                                  (0x00000148U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19                                  (0x0000014CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28                                  (0x00000170U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29                                  (0x00000174U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0                                   (0x00000180U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1                                   (0x00000184U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2                                   (0x00000188U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3                                   (0x0000018CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8                                   (0x000001A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9                                   (0x000001A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10                                  (0x000001A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11                                  (0x000001ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12                                  (0x000001B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13                                  (0x000001B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14                                  (0x000001B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15                                  (0x000001BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16                                  (0x000001C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17                                  (0x000001C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18                                  (0x000001C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19                                  (0x000001CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28                                  (0x000001F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29                                  (0x000001F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID                              (0x00000210U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID                              (0x00000220U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE0                                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE1                                (0x00000304U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE2                                (0x00000308U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE3                                (0x0000030CU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK0                                (0x00001008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK1                                (0x0000100CU)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS                            (0x00001010U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR                  (0x00001014U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE                                (0x00001018U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR                          (0x0000101CU)
#define CSL_MAIN_CTRL_MMR_CFG0_EOI                                        (0x00001020U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ADDRESS                              (0x00001024U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS                          (0x00001028U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS                          (0x0000102CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_CLEAR                                (0x00001030U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R0_READONLY                    (0x00001100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R1_READONLY                    (0x00001104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R2_READONLY                    (0x00001108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R3_READONLY                    (0x0000110CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R4_READONLY                    (0x00001110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R5_READONLY                    (0x00001114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R6_READONLY                    (0x00001118U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY                                  (0x00002000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_PROXY                             (0x00002004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY                             (0x00002008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_DEVSTAT_PROXY                         (0x00002030U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_BOOTCFG_PROXY                         (0x00002034U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY                   (0x00002040U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY                   (0x00002044U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_PROXY                             (0x00002100U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_PROXY                             (0x00002104U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_PROXY                             (0x00002108U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_PROXY                             (0x0000210CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_PROXY                             (0x00002120U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_PROXY                             (0x00002124U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_PROXY                            (0x00002128U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_PROXY                            (0x0000212CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_PROXY                            (0x00002130U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_PROXY                            (0x00002134U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_PROXY                            (0x00002138U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_PROXY                            (0x0000213CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_PROXY                            (0x00002140U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_PROXY                            (0x00002144U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_PROXY                            (0x00002148U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_PROXY                            (0x0000214CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_PROXY                            (0x00002170U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_PROXY                            (0x00002174U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_PROXY                             (0x00002180U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_PROXY                             (0x00002184U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_PROXY                             (0x00002188U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_PROXY                             (0x0000218CU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_PROXY                             (0x000021A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_PROXY                             (0x000021A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_PROXY                            (0x000021A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_PROXY                            (0x000021ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_PROXY                            (0x000021B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_PROXY                            (0x000021B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_PROXY                            (0x000021B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_PROXY                            (0x000021BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_PROXY                            (0x000021C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_PROXY                            (0x000021C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_PROXY                            (0x000021C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_PROXY                            (0x000021CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_PROXY                            (0x000021F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_PROXY                            (0x000021F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_PROXY                        (0x00002210U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_PROXY                        (0x00002220U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE0_PROXY                          (0x00002300U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE1_PROXY                          (0x00002304U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE2_PROXY                          (0x00002308U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE3_PROXY                          (0x0000230CU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK0_PROXY                          (0x00003008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK1_PROXY                          (0x0000300CU)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY                      (0x00003010U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY            (0x00003014U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY                          (0x00003018U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY                    (0x0000301CU)
#define CSL_MAIN_CTRL_MMR_CFG0_EOI_PROXY                                  (0x00003020U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ADDRESS_PROXY                        (0x00003024U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_PROXY                    (0x00003028U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY                    (0x0000302CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_CLEAR_PROXY                          (0x00003030U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R0                             (0x00003100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R1                             (0x00003104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R2                             (0x00003108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R3                             (0x0000310CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R4                             (0x00003110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R5                             (0x00003114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R6                             (0x00003118U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CTRL                                  (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_PHY_CTRL                              (0x00004008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL                           (0x00004034U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL                                 (0x00004044U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL                                 (0x00004048U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL                                 (0x0000404CU)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL                                 (0x00004050U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL                                 (0x00004054U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL                                 (0x00004058U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL                                 (0x0000405CU)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL                                 (0x00004060U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL                                 (0x00004070U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL                                 (0x00004074U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL                                 (0x00004078U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL                                 (0x0000407CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN0_CTRL                           (0x00004080U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN1_CTRL                           (0x00004084U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN2_CTRL                           (0x00004088U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN3_CTRL                           (0x0000408CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN0_CTRL                           (0x00004090U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN1_CTRL                           (0x00004094U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN2_CTRL                           (0x00004098U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN3_CTRL                           (0x0000409CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN0_CTRL                           (0x000040A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN1_CTRL                           (0x000040A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN2_CTRL                           (0x000040A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN3_CTRL                           (0x000040ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN0_CTRL                           (0x000040B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN1_CTRL                           (0x000040B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN2_CTRL                           (0x000040B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN3_CTRL                           (0x000040BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN0_CTRL                           (0x000040C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN1_CTRL                           (0x000040C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN2_CTRL                           (0x000040C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN3_CTRL                           (0x000040CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CTRL                               (0x000040E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CTRL                               (0x000040E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CTRL                               (0x000040E8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CTRL                               (0x000040ECU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL                               (0x000040F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL                                 (0x00004140U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL                                 (0x00004144U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL                                 (0x00004148U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL                                 (0x0000414CU)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL                                 (0x00004150U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL                                 (0x00004154U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCA_SEL                                   (0x00004160U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCB_SEL                                   (0x00004164U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT                                  (0x000041A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SDIO1_CTRL                                 (0x000041B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CTRL                                (0x00004200U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL                                (0x00004204U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CTRL                                (0x00004208U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL                                (0x0000420CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CTRL                                (0x00004210U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL                                (0x00004214U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CTRL                                (0x00004218U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL                                (0x0000421CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CTRL                                (0x00004220U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL                                (0x00004224U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CTRL                               (0x00004228U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL                               (0x0000422CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CTRL                               (0x00004230U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL                               (0x00004234U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CTRL                               (0x00004238U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL                               (0x0000423CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CTRL                               (0x00004240U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL                               (0x00004244U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CTRL                               (0x00004248U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL                               (0x0000424CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO0_CTRL                              (0x00004280U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO1_CTRL                              (0x00004284U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO2_CTRL                              (0x00004288U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO3_CTRL                              (0x0000428CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO4_CTRL                              (0x00004290U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO5_CTRL                              (0x00004294U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO6_CTRL                              (0x00004298U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO7_CTRL                              (0x0000429CU)
#define CSL_MAIN_CTRL_MMR_CFG0_I2C0_CTRL                                  (0x000042E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL                              (0x00004300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL                              (0x00004304U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL                                  (0x00004310U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_CAL0_CTRL                            (0x00004320U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_CAL0_CTRL                            (0x00004330U)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK                            (0x000043F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL0                                (0x00004400U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL1                                (0x00004404U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL2                                (0x00004408U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL3                                (0x0000440CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL4                                (0x00004410U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL5                                (0x00004414U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL6                                (0x00004418U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL7                                (0x0000441CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT0                                (0x00004440U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT1                                (0x00004444U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT2                                (0x00004448U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT3                                (0x0000444CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT4                                (0x00004450U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT5                                (0x00004454U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT6                                (0x00004458U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT7                                (0x0000445CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM0                                (0x00004480U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM1                                (0x00004484U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM2                                (0x00004488U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM3                                (0x0000448CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ                             (0x00004500U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_ACK                             (0x00004504U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ                            (0x00004508U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_ACK                            (0x0000450CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ                             (0x00004510U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_ACK                             (0x00004514U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ                            (0x00004518U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_ACK                            (0x0000451CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL                                  (0x00004520U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0                          (0x00004540U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1                          (0x00004544U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2                          (0x00004548U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT                           (0x0000454CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL                                (0x00004584U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL                                (0x00004588U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL                                (0x0000458CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL                                (0x00004590U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG                                   (0x000045B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG                                   (0x000045B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ                               (0x000045C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK                               (0x000045C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ                               (0x000045D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK                               (0x000045D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL                            (0x00004600U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL                            (0x00004604U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL                            (0x00004610U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL                            (0x00004614U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL                           (0x00004638U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL                           (0x00004640U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL                           (0x00004644U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL                           (0x00004648U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL                           (0x0000464CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL                           (0x00004650U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL                           (0x00004654U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL                           (0x00004658U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL                           (0x0000465CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL                           (0x00004660U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL                           (0x00004664U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL                           (0x00004680U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL                           (0x00004684U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL                           (0x00004688U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL                           (0x0000468CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL                           (0x00004690U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL                           (0x00004694U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL                           (0x00004698U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL                           (0x0000469CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL                           (0x000046A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL                           (0x000046A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL                           (0x000046A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL                           (0x000046ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL0                             (0x000046C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL1                             (0x000046C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL4                             (0x000046D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL5                             (0x000046D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL6                             (0x000046D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL7                             (0x000046DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL8                             (0x000046E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL9                             (0x000046E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL12                            (0x000046F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL13                            (0x000046F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL14                            (0x000046F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL15                            (0x000046FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL16                            (0x00004700U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL17                            (0x00004704U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL18                            (0x00004708U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL19                            (0x0000470CU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK0                                (0x00005008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK1                                (0x0000500CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R0_READONLY                    (0x00005100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R1_READONLY                    (0x00005104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R2_READONLY                    (0x00005108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R3_READONLY                    (0x0000510CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R4_READONLY                    (0x00005110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R5_READONLY                    (0x00005114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R6_READONLY                    (0x00005118U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R7_READONLY                    (0x0000511CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R8_READONLY                    (0x00005120U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R9_READONLY                    (0x00005124U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R10_READONLY                   (0x00005128U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R11_READONLY                   (0x0000512CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R12_READONLY                   (0x00005130U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R13_READONLY                   (0x00005134U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R14_READONLY                   (0x00005138U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CTRL_PROXY                            (0x00006000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_PHY_CTRL_PROXY                        (0x00006008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_PROXY                     (0x00006034U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY                           (0x00006044U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY                           (0x00006048U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY                           (0x0000604CU)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY                           (0x00006050U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PROXY                           (0x00006054U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PROXY                           (0x00006058U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PROXY                           (0x0000605CU)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PROXY                           (0x00006060U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY                           (0x00006070U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY                           (0x00006074U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY                           (0x00006078U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY                           (0x0000607CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN0_CTRL_PROXY                     (0x00006080U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN1_CTRL_PROXY                     (0x00006084U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN2_CTRL_PROXY                     (0x00006088U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN3_CTRL_PROXY                     (0x0000608CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN0_CTRL_PROXY                     (0x00006090U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN1_CTRL_PROXY                     (0x00006094U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN2_CTRL_PROXY                     (0x00006098U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN3_CTRL_PROXY                     (0x0000609CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN0_CTRL_PROXY                     (0x000060A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN1_CTRL_PROXY                     (0x000060A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN2_CTRL_PROXY                     (0x000060A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN3_CTRL_PROXY                     (0x000060ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN0_CTRL_PROXY                     (0x000060B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN1_CTRL_PROXY                     (0x000060B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN2_CTRL_PROXY                     (0x000060B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN3_CTRL_PROXY                     (0x000060BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN0_CTRL_PROXY                     (0x000060C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN1_CTRL_PROXY                     (0x000060C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN2_CTRL_PROXY                     (0x000060C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN3_CTRL_PROXY                     (0x000060CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CTRL_PROXY                         (0x000060E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CTRL_PROXY                         (0x000060E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CTRL_PROXY                         (0x000060E8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CTRL_PROXY                         (0x000060ECU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_PROXY                         (0x000060F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_PROXY                           (0x00006140U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_PROXY                           (0x00006144U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_PROXY                           (0x00006148U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY                           (0x0000614CU)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_PROXY                           (0x00006150U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_PROXY                           (0x00006154U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCA_SEL_PROXY                             (0x00006160U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCB_SEL_PROXY                             (0x00006164U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY                            (0x000061A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SDIO1_CTRL_PROXY                           (0x000061B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CTRL_PROXY                          (0x00006200U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_PROXY                          (0x00006204U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CTRL_PROXY                          (0x00006208U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_PROXY                          (0x0000620CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CTRL_PROXY                          (0x00006210U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_PROXY                          (0x00006214U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CTRL_PROXY                          (0x00006218U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_PROXY                          (0x0000621CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CTRL_PROXY                          (0x00006220U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_PROXY                          (0x00006224U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CTRL_PROXY                         (0x00006228U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_PROXY                         (0x0000622CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CTRL_PROXY                         (0x00006230U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_PROXY                         (0x00006234U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CTRL_PROXY                         (0x00006238U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_PROXY                         (0x0000623CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CTRL_PROXY                         (0x00006240U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_PROXY                         (0x00006244U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CTRL_PROXY                         (0x00006248U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_PROXY                         (0x0000624CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO0_CTRL_PROXY                        (0x00006280U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO1_CTRL_PROXY                        (0x00006284U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO2_CTRL_PROXY                        (0x00006288U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO3_CTRL_PROXY                        (0x0000628CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO4_CTRL_PROXY                        (0x00006290U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO5_CTRL_PROXY                        (0x00006294U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO6_CTRL_PROXY                        (0x00006298U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO7_CTRL_PROXY                        (0x0000629CU)
#define CSL_MAIN_CTRL_MMR_CFG0_I2C0_CTRL_PROXY                            (0x000062E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_PROXY                        (0x00006300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_PROXY                        (0x00006304U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_PROXY                            (0x00006310U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_CAL0_CTRL_PROXY                      (0x00006320U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_CAL0_CTRL_PROXY                      (0x00006330U)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_PROXY                      (0x000063F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL0_PROXY                          (0x00006400U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL1_PROXY                          (0x00006404U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL2_PROXY                          (0x00006408U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL3_PROXY                          (0x0000640CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL4_PROXY                          (0x00006410U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL5_PROXY                          (0x00006414U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL6_PROXY                          (0x00006418U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL7_PROXY                          (0x0000641CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT0_PROXY                          (0x00006440U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT1_PROXY                          (0x00006444U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT2_PROXY                          (0x00006448U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT3_PROXY                          (0x0000644CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT4_PROXY                          (0x00006450U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT5_PROXY                          (0x00006454U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT6_PROXY                          (0x00006458U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT7_PROXY                          (0x0000645CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM0_PROXY                          (0x00006480U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM1_PROXY                          (0x00006484U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM2_PROXY                          (0x00006488U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM3_PROXY                          (0x0000648CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_PROXY                       (0x00006500U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_ACK_PROXY                       (0x00006504U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_PROXY                      (0x00006508U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_ACK_PROXY                      (0x0000650CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_PROXY                       (0x00006510U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_ACK_PROXY                       (0x00006514U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_PROXY                      (0x00006518U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_ACK_PROXY                      (0x0000651CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY                            (0x00006520U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_PROXY                    (0x00006540U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_PROXY                    (0x00006544U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY                    (0x00006548U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY                     (0x0000654CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY                          (0x00006584U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY                          (0x00006588U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY                          (0x0000658CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY                          (0x00006590U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_PROXY                             (0x000065B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_PROXY                             (0x000065B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY                         (0x000065C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_PROXY                         (0x000065C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY                         (0x000065D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_PROXY                         (0x000065D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY                      (0x00006600U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY                      (0x00006604U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY                      (0x00006610U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY                      (0x00006614U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY                     (0x00006638U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY                     (0x00006640U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY                     (0x00006644U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY                     (0x00006648U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY                     (0x0000664CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY                     (0x00006650U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY                     (0x00006654U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY                     (0x00006658U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY                     (0x0000665CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY                     (0x00006660U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY                     (0x00006664U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY                     (0x00006680U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY                     (0x00006684U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY                     (0x00006688U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY                     (0x0000668CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY                     (0x00006690U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY                     (0x00006694U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY                     (0x00006698U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY                     (0x0000669CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY                     (0x000066A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY                     (0x000066A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY                     (0x000066A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY                     (0x000066ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL0_PROXY                       (0x000066C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL1_PROXY                       (0x000066C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL4_PROXY                       (0x000066D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL5_PROXY                       (0x000066D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL6_PROXY                       (0x000066D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL7_PROXY                       (0x000066DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL8_PROXY                       (0x000066E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL9_PROXY                       (0x000066E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL12_PROXY                      (0x000066F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL13_PROXY                      (0x000066F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL14_PROXY                      (0x000066F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL15_PROXY                      (0x000066FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL16_PROXY                      (0x00006700U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL17_PROXY                      (0x00006704U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL18_PROXY                      (0x00006708U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL19_PROXY                      (0x0000670CU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK0_PROXY                          (0x00007008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK1_PROXY                          (0x0000700CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R0                             (0x00007100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R1                             (0x00007104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R2                             (0x00007108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R3                             (0x0000710CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R4                             (0x00007110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R5                             (0x00007114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R6                             (0x00007118U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R7                             (0x0000711CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R8                             (0x00007120U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R9                             (0x00007124U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R10                            (0x00007128U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R11                            (0x0000712CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R12                            (0x00007130U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R13                            (0x00007134U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R14                            (0x00007138U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL                               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK1_CTRL                               (0x00008004U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL                                (0x00008010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GTC_CLKSEL                                 (0x00008030U)
#define CSL_MAIN_CTRL_MMR_CFG0_EFUSE_CLKSEL                               (0x0000803CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL                        (0x00008070U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL                        (0x00008074U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL                        (0x00008078U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL                        (0x0000807CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CLKSEL                               (0x00008080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CLKSEL                               (0x00008084U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CLKSEL                               (0x00008088U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CLKSEL                               (0x0000808CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW_CLKSEL                                (0x00008090U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_CLKSEL                               (0x00008094U)
#define CSL_MAIN_CTRL_MMR_CFG0_NAVSS_CLKSEL                               (0x00008098U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC0_CLKSEL                               (0x000080B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL                               (0x000080B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS0_CLKSEL                                (0x000080C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPMC_CLKSEL                                (0x000080D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CLKSEL                                (0x000080E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC_CLKSEL                                (0x000080F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CLKSEL                              (0x00008100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CLKSEL                              (0x00008104U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CLKSEL                              (0x00008108U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CLKSEL                              (0x0000810CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CLKSEL                              (0x00008110U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CLKSEL                              (0x00008114U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CLKSEL                              (0x00008118U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CLKSEL                              (0x0000811CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CLKSEL                              (0x00008120U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CLKSEL                              (0x00008124U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CLKSEL                             (0x00008128U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CLKSEL                             (0x0000812CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CLKSEL                             (0x00008130U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CLKSEL                             (0x00008134U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CLKSEL                             (0x00008138U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CLKSEL                             (0x0000813CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL                             (0x00008140U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL                             (0x00008144U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL                             (0x00008148U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL                             (0x0000814CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI0_CLKSEL                                (0x00008190U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI1_CLKSEL                                (0x00008194U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI2_CLKSEL                                (0x00008198U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI3_CLKSEL                                (0x0000819CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI5_CLKSEL                                (0x000081A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI6_CLKSEL                                (0x000081A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI7_CLKSEL                                (0x000081ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL                            (0x000081C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL                            (0x000081C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL                            (0x000081C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL                            (0x000081CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL                            (0x000081D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL                            (0x000081D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL                            (0x000081D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL                            (0x000081DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL                            (0x000081E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL                            (0x000081E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_CLKSEL                              (0x00008200U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CLKSEL                              (0x00008204U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CLKSEL                              (0x00008208U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CLKSEL                              (0x0000820CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CLKSEL                              (0x00008210U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL                            (0x00008240U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL                            (0x00008244U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL                            (0x00008248U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL                            (0x0000824CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL                            (0x00008250U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS0_SEL                               (0x000082A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS1_SEL                               (0x000082A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS2_SEL                               (0x000082A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS3_SEL                               (0x000082ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS0_SEL                               (0x000082B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS1_SEL                               (0x000082B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS2_SEL                               (0x000082B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS3_SEL                               (0x000082BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_CLKSEL                                 (0x000082C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL                         (0x000082E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL                         (0x000082E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL                              (0x00008300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY0_CLKSEL                               (0x00008310U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY1_CLKSEL                               (0x00008314U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL0                         (0x00008320U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL1                         (0x00008324U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL2                         (0x00008328U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL3                         (0x0000832CU)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP_PHY0_CLKSEL                            (0x00008340U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CLK_CTRL                              (0x00008350U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL                                (0x00008380U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL                                (0x00008384U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL                                (0x00008388U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL                                (0x0000838CU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL                                (0x00008390U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL                                (0x00008394U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL                                (0x00008398U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL                                (0x0000839CU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL                               (0x000083BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL                               (0x000083C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL                               (0x000083C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL                               (0x000083C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL                               (0x000083CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL                               (0x000083F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL                               (0x000083F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL                               (0x000083F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL                               (0x000083FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLKSEL                             (0x00008400U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLK1SEL                            (0x00008404U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLKSEL                             (0x00008410U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLK1SEL                            (0x00008414U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLKSEL                             (0x00008420U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLK1SEL                            (0x00008424U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CLK1SEL                            (0x00008434U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CLKSEL                             (0x00008440U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN0_CLKSEL                               (0x00008480U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN1_CLKSEL                               (0x00008484U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN2_CLKSEL                               (0x00008488U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN3_CLKSEL                               (0x0000848CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN4_CLKSEL                               (0x00008490U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN5_CLKSEL                               (0x00008494U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN6_CLKSEL                               (0x00008498U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN7_CLKSEL                               (0x0000849CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN8_CLKSEL                               (0x000084A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN9_CLKSEL                               (0x000084A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN10_CLKSEL                              (0x000084A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN11_CLKSEL                              (0x000084ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN12_CLKSEL                              (0x000084B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN13_CLKSEL                              (0x000084B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN14_CLKSEL                              (0x000084B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN15_CLKSEL                              (0x000084BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN16_CLKSEL                              (0x000084C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN17_CLKSEL                              (0x000084C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL                  (0x00008500U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL                  (0x00008504U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL                     (0x00008510U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL                     (0x00008514U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL                  (0x00008520U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL                  (0x00008524U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL                     (0x00008530U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL                     (0x00008534U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL                  (0x00008540U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL                  (0x00008544U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL                     (0x00008550U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL                     (0x00008554U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL                  (0x00008560U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL                  (0x00008564U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL                     (0x00008570U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL                     (0x00008574U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL                               (0x00008600U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL                               (0x00008604U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK0                                (0x00009008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK1                                (0x0000900CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R0_READONLY                    (0x00009100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R1_READONLY                    (0x00009104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R2_READONLY                    (0x00009108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R3_READONLY                    (0x0000910CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R4_READONLY                    (0x00009110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R5_READONLY                    (0x00009114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R6_READONLY                    (0x00009118U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R7_READONLY                    (0x0000911CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R8_READONLY                    (0x00009120U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R9_READONLY                    (0x00009124U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R10_READONLY                   (0x00009128U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R11_READONLY                   (0x0000912CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R12_READONLY                   (0x00009130U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY                         (0x0000A000U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK1_CTRL_PROXY                         (0x0000A004U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_PROXY                          (0x0000A010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GTC_CLKSEL_PROXY                           (0x0000A030U)
#define CSL_MAIN_CTRL_MMR_CFG0_EFUSE_CLKSEL_PROXY                         (0x0000A03CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_PROXY                  (0x0000A070U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_PROXY                  (0x0000A074U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_PROXY                  (0x0000A078U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_PROXY                  (0x0000A07CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CLKSEL_PROXY                         (0x0000A080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CLKSEL_PROXY                         (0x0000A084U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CLKSEL_PROXY                         (0x0000A088U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CLKSEL_PROXY                         (0x0000A08CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW_CLKSEL_PROXY                          (0x0000A090U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_CLKSEL_PROXY                         (0x0000A094U)
#define CSL_MAIN_CTRL_MMR_CFG0_NAVSS_CLKSEL_PROXY                         (0x0000A098U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC0_CLKSEL_PROXY                         (0x0000A0B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_PROXY                         (0x0000A0B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS0_CLKSEL_PROXY                          (0x0000A0C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPMC_CLKSEL_PROXY                          (0x0000A0D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CLKSEL_PROXY                          (0x0000A0E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC_CLKSEL_PROXY                          (0x0000A0F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CLKSEL_PROXY                        (0x0000A100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CLKSEL_PROXY                        (0x0000A104U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CLKSEL_PROXY                        (0x0000A108U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CLKSEL_PROXY                        (0x0000A10CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CLKSEL_PROXY                        (0x0000A110U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CLKSEL_PROXY                        (0x0000A114U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CLKSEL_PROXY                        (0x0000A118U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CLKSEL_PROXY                        (0x0000A11CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CLKSEL_PROXY                        (0x0000A120U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CLKSEL_PROXY                        (0x0000A124U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CLKSEL_PROXY                       (0x0000A128U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CLKSEL_PROXY                       (0x0000A12CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CLKSEL_PROXY                       (0x0000A130U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CLKSEL_PROXY                       (0x0000A134U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CLKSEL_PROXY                       (0x0000A138U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CLKSEL_PROXY                       (0x0000A13CU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY                       (0x0000A140U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY                       (0x0000A144U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY                       (0x0000A148U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY                       (0x0000A14CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI0_CLKSEL_PROXY                          (0x0000A190U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI1_CLKSEL_PROXY                          (0x0000A194U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI2_CLKSEL_PROXY                          (0x0000A198U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI3_CLKSEL_PROXY                          (0x0000A19CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI5_CLKSEL_PROXY                          (0x0000A1A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI6_CLKSEL_PROXY                          (0x0000A1A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI7_CLKSEL_PROXY                          (0x0000A1ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_PROXY                      (0x0000A1C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_PROXY                      (0x0000A1C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_PROXY                      (0x0000A1C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_PROXY                      (0x0000A1CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_PROXY                      (0x0000A1D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_PROXY                      (0x0000A1D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_PROXY                      (0x0000A1D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_PROXY                      (0x0000A1DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_PROXY                      (0x0000A1E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_PROXY                      (0x0000A1E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_CLKSEL_PROXY                        (0x0000A200U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CLKSEL_PROXY                        (0x0000A204U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CLKSEL_PROXY                        (0x0000A208U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CLKSEL_PROXY                        (0x0000A20CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CLKSEL_PROXY                        (0x0000A210U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_PROXY                      (0x0000A240U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_PROXY                      (0x0000A244U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_PROXY                      (0x0000A248U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_PROXY                      (0x0000A24CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_PROXY                      (0x0000A250U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS0_SEL_PROXY                         (0x0000A2A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS1_SEL_PROXY                         (0x0000A2A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS2_SEL_PROXY                         (0x0000A2A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS3_SEL_PROXY                         (0x0000A2ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS0_SEL_PROXY                         (0x0000A2B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS1_SEL_PROXY                         (0x0000A2B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS2_SEL_PROXY                         (0x0000A2B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS3_SEL_PROXY                         (0x0000A2BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_CLKSEL_PROXY                           (0x0000A2C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_PROXY                   (0x0000A2E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_PROXY                   (0x0000A2E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY                        (0x0000A300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY0_CLKSEL_PROXY                         (0x0000A310U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY1_CLKSEL_PROXY                         (0x0000A314U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL0_PROXY                   (0x0000A320U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL1_PROXY                   (0x0000A324U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL2_PROXY                   (0x0000A328U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL3_PROXY                   (0x0000A32CU)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP_PHY0_CLKSEL_PROXY                      (0x0000A340U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CLK_CTRL_PROXY                        (0x0000A350U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_PROXY                          (0x0000A380U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_PROXY                          (0x0000A384U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_PROXY                          (0x0000A388U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_PROXY                          (0x0000A38CU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_PROXY                          (0x0000A390U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_PROXY                          (0x0000A394U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_PROXY                          (0x0000A398U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_PROXY                          (0x0000A39CU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_PROXY                         (0x0000A3BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_PROXY                         (0x0000A3C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_PROXY                         (0x0000A3C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_PROXY                         (0x0000A3C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_PROXY                         (0x0000A3CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_PROXY                         (0x0000A3F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_PROXY                         (0x0000A3F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_PROXY                         (0x0000A3F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_PROXY                         (0x0000A3FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLKSEL_PROXY                       (0x0000A400U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLK1SEL_PROXY                      (0x0000A404U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLKSEL_PROXY                       (0x0000A410U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLK1SEL_PROXY                      (0x0000A414U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLKSEL_PROXY                       (0x0000A420U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLK1SEL_PROXY                      (0x0000A424U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CLK1SEL_PROXY                      (0x0000A434U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CLKSEL_PROXY                       (0x0000A440U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN0_CLKSEL_PROXY                         (0x0000A480U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN1_CLKSEL_PROXY                         (0x0000A484U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN2_CLKSEL_PROXY                         (0x0000A488U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN3_CLKSEL_PROXY                         (0x0000A48CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN4_CLKSEL_PROXY                         (0x0000A490U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN5_CLKSEL_PROXY                         (0x0000A494U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN6_CLKSEL_PROXY                         (0x0000A498U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN7_CLKSEL_PROXY                         (0x0000A49CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN8_CLKSEL_PROXY                         (0x0000A4A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN9_CLKSEL_PROXY                         (0x0000A4A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN10_CLKSEL_PROXY                        (0x0000A4A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN11_CLKSEL_PROXY                        (0x0000A4ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN12_CLKSEL_PROXY                        (0x0000A4B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN13_CLKSEL_PROXY                        (0x0000A4B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN14_CLKSEL_PROXY                        (0x0000A4B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN15_CLKSEL_PROXY                        (0x0000A4BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN16_CLKSEL_PROXY                        (0x0000A4C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN17_CLKSEL_PROXY                        (0x0000A4C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_PROXY            (0x0000A500U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_PROXY            (0x0000A504U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_PROXY               (0x0000A510U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_PROXY               (0x0000A514U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_PROXY            (0x0000A520U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_PROXY            (0x0000A524U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_PROXY               (0x0000A530U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_PROXY               (0x0000A534U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_PROXY            (0x0000A540U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_PROXY            (0x0000A544U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_PROXY               (0x0000A550U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_PROXY               (0x0000A554U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_PROXY            (0x0000A560U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_PROXY            (0x0000A564U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_PROXY               (0x0000A570U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_PROXY               (0x0000A574U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_PROXY                         (0x0000A600U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_PROXY                         (0x0000A604U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK0_PROXY                          (0x0000B008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK1_PROXY                          (0x0000B00CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R0                             (0x0000B100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R1                             (0x0000B104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R2                             (0x0000B108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R3                             (0x0000B10CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R4                             (0x0000B110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R5                             (0x0000B114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R6                             (0x0000B118U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R7                             (0x0000B11CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R8                             (0x0000B120U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R9                             (0x0000B124U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R10                            (0x0000B128U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R11                            (0x0000B12CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R12                            (0x0000B130U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL                            (0x0000C000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT                        (0x0000C004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED0                           (0x0000C008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED1                           (0x0000C00CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0                          (0x0000C010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE1                          (0x0000C014U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT                            (0x0000C018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_MISR                            (0x0000C01CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL                            (0x0000C020U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT                        (0x0000C024U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED0                           (0x0000C028U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED1                           (0x0000C02CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0                          (0x0000C030U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE1                          (0x0000C034U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT                            (0x0000C038U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_MISR                            (0x0000C03CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL                           (0x0000C040U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT                       (0x0000C044U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED0                          (0x0000C048U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED1                          (0x0000C04CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0                         (0x0000C050U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE1                         (0x0000C054U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT                           (0x0000C058U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_MISR                           (0x0000C05CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL                           (0x0000C060U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT                       (0x0000C064U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED0                          (0x0000C068U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED1                          (0x0000C06CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0                         (0x0000C070U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE1                         (0x0000C074U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT                           (0x0000C078U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_MISR                           (0x0000C07CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL                            (0x0000C080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT                        (0x0000C084U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED0                           (0x0000C088U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED1                           (0x0000C08CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0                          (0x0000C090U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE1                          (0x0000C094U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT                            (0x0000C098U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_MISR                            (0x0000C09CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL                            (0x0000C0A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT                        (0x0000C0A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED0                           (0x0000C0A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED1                           (0x0000C0ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0                          (0x0000C0B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE1                          (0x0000C0B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT                            (0x0000C0B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_MISR                            (0x0000C0BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL                            (0x0000C0C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT                        (0x0000C0C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED0                           (0x0000C0C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED1                           (0x0000C0CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0                          (0x0000C0D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE1                          (0x0000C0D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT                            (0x0000C0D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_MISR                            (0x0000C0DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL                            (0x0000C0E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT                        (0x0000C0E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED0                           (0x0000C0E8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED1                           (0x0000C0ECU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0                          (0x0000C0F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE1                          (0x0000C0F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT                            (0x0000C0F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_MISR                            (0x0000C0FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL                            (0x0000C100U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT                        (0x0000C104U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED0                           (0x0000C108U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED1                           (0x0000C10CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0                          (0x0000C110U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE1                          (0x0000C114U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT                            (0x0000C118U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_MISR                            (0x0000C11CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL                            (0x0000C120U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT                        (0x0000C124U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED0                           (0x0000C128U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED1                           (0x0000C12CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0                          (0x0000C130U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE1                          (0x0000C134U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT                            (0x0000C138U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_MISR                            (0x0000C13CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL                           (0x0000C180U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT                       (0x0000C184U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED0                          (0x0000C188U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED1                          (0x0000C18CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0                         (0x0000C190U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE1                         (0x0000C194U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT                           (0x0000C198U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_MISR                           (0x0000C19CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL                            (0x0000C1A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT                        (0x0000C1A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED0                           (0x0000C1A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED1                           (0x0000C1ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0                          (0x0000C1B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE1                          (0x0000C1B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT                            (0x0000C1B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_MISR                            (0x0000C1BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SIG                             (0x0000C280U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SIG                             (0x0000C284U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SIG                            (0x0000C288U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SIG                            (0x0000C28CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SIG                             (0x0000C290U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SIG                             (0x0000C294U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SIG                             (0x0000C298U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SIG                             (0x0000C29CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SIG                             (0x0000C2A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SIG                             (0x0000C2A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SIG                            (0x0000C2B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SIG                             (0x0000C2C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL                              (0x0000C300U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_FUSE                            (0x0000C304U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_FUSE                            (0x0000C308U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_FUSE                            (0x0000C30CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_FUSE                            (0x0000C310U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_FUSE                            (0x0000C314U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_FUSE                            (0x0000C318U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_FUSE                            (0x0000C31CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT                              (0x0000C320U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_CALC                            (0x0000C324U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_CALC                            (0x0000C328U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_CALC                            (0x0000C32CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_CALC                            (0x0000C330U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_CALC                            (0x0000C334U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_CALC                            (0x0000C338U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_CALC                            (0x0000C33CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_FUSE                       (0x0000C340U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_FUSE                       (0x0000C344U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_FUSE                       (0x0000C348U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_FUSE                       (0x0000C34CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_FUSE                       (0x0000C350U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_FUSE                       (0x0000C354U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_FUSE                       (0x0000C358U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_FUSE                       (0x0000C35CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_CALC                       (0x0000C360U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_CALC                       (0x0000C364U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_CALC                       (0x0000C368U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_CALC                       (0x0000C36CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_CALC                       (0x0000C370U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_CALC                       (0x0000C374U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_CALC                       (0x0000C378U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_CALC                       (0x0000C37CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN                                   (0x0000C400U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL                      (0x0000C500U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT                  (0x0000C504U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED0                     (0x0000C508U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED1                     (0x0000C50CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0                    (0x0000C510U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE1                    (0x0000C514U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT                      (0x0000C518U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_MISR                      (0x0000C51CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL                      (0x0000C520U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT                  (0x0000C524U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED0                     (0x0000C528U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED1                     (0x0000C52CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0                    (0x0000C530U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE1                    (0x0000C534U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT                      (0x0000C538U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_MISR                      (0x0000C53CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL                      (0x0000C540U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT                  (0x0000C544U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED0                     (0x0000C548U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED1                     (0x0000C54CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0                    (0x0000C550U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE1                    (0x0000C554U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT                      (0x0000C558U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_MISR                      (0x0000C55CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL                      (0x0000C560U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT                  (0x0000C564U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED0                     (0x0000C568U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED1                     (0x0000C56CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0                    (0x0000C570U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE1                    (0x0000C574U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT                      (0x0000C578U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_MISR                      (0x0000C57CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL                      (0x0000C580U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT                  (0x0000C584U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED0                     (0x0000C588U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED1                     (0x0000C58CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0                    (0x0000C590U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE1                    (0x0000C594U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT                      (0x0000C598U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_MISR                      (0x0000C59CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL                      (0x0000C5A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT                  (0x0000C5A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED0                     (0x0000C5A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED1                     (0x0000C5ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0                    (0x0000C5B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE1                    (0x0000C5B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT                      (0x0000C5B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_MISR                      (0x0000C5BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL                      (0x0000C5C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT                  (0x0000C5C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED0                     (0x0000C5C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED1                     (0x0000C5CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0                    (0x0000C5D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE1                    (0x0000C5D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT                      (0x0000C5D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_MISR                      (0x0000C5DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL                      (0x0000C5E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT                  (0x0000C5E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED0                     (0x0000C5E8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED1                     (0x0000C5ECU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0                    (0x0000C5F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE1                    (0x0000C5F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT                      (0x0000C5F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_MISR                      (0x0000C5FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SIG                       (0x0000C600U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SIG                       (0x0000C620U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SIG                       (0x0000C640U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SIG                       (0x0000C660U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SIG                       (0x0000C680U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SIG                       (0x0000C6A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SIG                       (0x0000C6C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SIG                       (0x0000C6E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK0                                (0x0000D008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK1                                (0x0000D00CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R0_READONLY                    (0x0000D100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R1_READONLY                    (0x0000D104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R2_READONLY                    (0x0000D108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R3_READONLY                    (0x0000D10CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R4_READONLY                    (0x0000D110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R5_READONLY                    (0x0000D114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R6_READONLY                    (0x0000D118U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R7_READONLY                    (0x0000D11CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R8_READONLY                    (0x0000D120U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R9_READONLY                    (0x0000D124U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R10_READONLY                   (0x0000D128U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R11_READONLY                   (0x0000D12CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R12_READONLY                   (0x0000D130U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R13_READONLY                   (0x0000D134U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY                      (0x0000E000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY                  (0x0000E004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED0_PROXY                     (0x0000E008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED1_PROXY                     (0x0000E00CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY                    (0x0000E010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE1_PROXY                    (0x0000E014U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY                      (0x0000E018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_MISR_PROXY                      (0x0000E01CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY                      (0x0000E020U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY                  (0x0000E024U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED0_PROXY                     (0x0000E028U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED1_PROXY                     (0x0000E02CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY                    (0x0000E030U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE1_PROXY                    (0x0000E034U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY                      (0x0000E038U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_MISR_PROXY                      (0x0000E03CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY                     (0x0000E040U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY                 (0x0000E044U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED0_PROXY                    (0x0000E048U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED1_PROXY                    (0x0000E04CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY                   (0x0000E050U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE1_PROXY                   (0x0000E054U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY                     (0x0000E058U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_MISR_PROXY                     (0x0000E05CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY                     (0x0000E060U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY                 (0x0000E064U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED0_PROXY                    (0x0000E068U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED1_PROXY                    (0x0000E06CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY                   (0x0000E070U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE1_PROXY                   (0x0000E074U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY                     (0x0000E078U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_MISR_PROXY                     (0x0000E07CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY                      (0x0000E080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY                  (0x0000E084U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED0_PROXY                     (0x0000E088U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED1_PROXY                     (0x0000E08CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY                    (0x0000E090U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE1_PROXY                    (0x0000E094U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY                      (0x0000E098U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_MISR_PROXY                      (0x0000E09CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY                      (0x0000E0A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY                  (0x0000E0A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED0_PROXY                     (0x0000E0A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED1_PROXY                     (0x0000E0ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY                    (0x0000E0B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE1_PROXY                    (0x0000E0B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY                      (0x0000E0B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_MISR_PROXY                      (0x0000E0BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY                      (0x0000E0C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY                  (0x0000E0C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED0_PROXY                     (0x0000E0C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED1_PROXY                     (0x0000E0CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY                    (0x0000E0D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE1_PROXY                    (0x0000E0D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY                      (0x0000E0D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_MISR_PROXY                      (0x0000E0DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY                      (0x0000E0E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY                  (0x0000E0E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED0_PROXY                     (0x0000E0E8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED1_PROXY                     (0x0000E0ECU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY                    (0x0000E0F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE1_PROXY                    (0x0000E0F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY                      (0x0000E0F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_MISR_PROXY                      (0x0000E0FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY                      (0x0000E100U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY                  (0x0000E104U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED0_PROXY                     (0x0000E108U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED1_PROXY                     (0x0000E10CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY                    (0x0000E110U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE1_PROXY                    (0x0000E114U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY                      (0x0000E118U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_MISR_PROXY                      (0x0000E11CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY                      (0x0000E120U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY                  (0x0000E124U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED0_PROXY                     (0x0000E128U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED1_PROXY                     (0x0000E12CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY                    (0x0000E130U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE1_PROXY                    (0x0000E134U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY                      (0x0000E138U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_MISR_PROXY                      (0x0000E13CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY                     (0x0000E180U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY                 (0x0000E184U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED0_PROXY                    (0x0000E188U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED1_PROXY                    (0x0000E18CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY                   (0x0000E190U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE1_PROXY                   (0x0000E194U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY                     (0x0000E198U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_MISR_PROXY                     (0x0000E19CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY                      (0x0000E1A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY                  (0x0000E1A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED0_PROXY                     (0x0000E1A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED1_PROXY                     (0x0000E1ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY                    (0x0000E1B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE1_PROXY                    (0x0000E1B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY                      (0x0000E1B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_MISR_PROXY                      (0x0000E1BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SIG_PROXY                       (0x0000E280U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SIG_PROXY                       (0x0000E284U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SIG_PROXY                      (0x0000E288U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SIG_PROXY                      (0x0000E28CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SIG_PROXY                       (0x0000E290U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SIG_PROXY                       (0x0000E294U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SIG_PROXY                       (0x0000E298U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SIG_PROXY                       (0x0000E29CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SIG_PROXY                       (0x0000E2A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SIG_PROXY                       (0x0000E2A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SIG_PROXY                      (0x0000E2B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SIG_PROXY                       (0x0000E2C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY                        (0x0000E300U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_FUSE_PROXY                      (0x0000E304U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_FUSE_PROXY                      (0x0000E308U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_FUSE_PROXY                      (0x0000E30CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_FUSE_PROXY                      (0x0000E310U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_FUSE_PROXY                      (0x0000E314U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_FUSE_PROXY                      (0x0000E318U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_FUSE_PROXY                      (0x0000E31CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY                        (0x0000E320U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_CALC_PROXY                      (0x0000E324U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_CALC_PROXY                      (0x0000E328U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_CALC_PROXY                      (0x0000E32CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_CALC_PROXY                      (0x0000E330U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_CALC_PROXY                      (0x0000E334U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_CALC_PROXY                      (0x0000E338U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_CALC_PROXY                      (0x0000E33CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_FUSE_PROXY                 (0x0000E340U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_FUSE_PROXY                 (0x0000E344U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_FUSE_PROXY                 (0x0000E348U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_FUSE_PROXY                 (0x0000E34CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_FUSE_PROXY                 (0x0000E350U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_FUSE_PROXY                 (0x0000E354U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_FUSE_PROXY                 (0x0000E358U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_FUSE_PROXY                 (0x0000E35CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_CALC_PROXY                 (0x0000E360U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_CALC_PROXY                 (0x0000E364U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_CALC_PROXY                 (0x0000E368U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_CALC_PROXY                 (0x0000E36CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_CALC_PROXY                 (0x0000E370U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_CALC_PROXY                 (0x0000E374U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_CALC_PROXY                 (0x0000E378U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_CALC_PROXY                 (0x0000E37CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY                             (0x0000E400U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY                (0x0000E500U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY            (0x0000E504U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED0_PROXY               (0x0000E508U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED1_PROXY               (0x0000E50CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY              (0x0000E510U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE1_PROXY              (0x0000E514U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY                (0x0000E518U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_MISR_PROXY                (0x0000E51CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY                (0x0000E520U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY            (0x0000E524U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED0_PROXY               (0x0000E528U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED1_PROXY               (0x0000E52CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY              (0x0000E530U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE1_PROXY              (0x0000E534U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY                (0x0000E538U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_MISR_PROXY                (0x0000E53CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY                (0x0000E540U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY            (0x0000E544U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED0_PROXY               (0x0000E548U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED1_PROXY               (0x0000E54CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY              (0x0000E550U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE1_PROXY              (0x0000E554U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY                (0x0000E558U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_MISR_PROXY                (0x0000E55CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY                (0x0000E560U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY            (0x0000E564U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED0_PROXY               (0x0000E568U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED1_PROXY               (0x0000E56CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY              (0x0000E570U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE1_PROXY              (0x0000E574U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY                (0x0000E578U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_MISR_PROXY                (0x0000E57CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY                (0x0000E580U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY            (0x0000E584U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED0_PROXY               (0x0000E588U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED1_PROXY               (0x0000E58CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY              (0x0000E590U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE1_PROXY              (0x0000E594U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY                (0x0000E598U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_MISR_PROXY                (0x0000E59CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY                (0x0000E5A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY            (0x0000E5A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED0_PROXY               (0x0000E5A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED1_PROXY               (0x0000E5ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY              (0x0000E5B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE1_PROXY              (0x0000E5B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY                (0x0000E5B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_MISR_PROXY                (0x0000E5BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY                (0x0000E5C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY            (0x0000E5C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED0_PROXY               (0x0000E5C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED1_PROXY               (0x0000E5CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY              (0x0000E5D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE1_PROXY              (0x0000E5D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY                (0x0000E5D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_MISR_PROXY                (0x0000E5DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY                (0x0000E5E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY            (0x0000E5E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED0_PROXY               (0x0000E5E8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED1_PROXY               (0x0000E5ECU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY              (0x0000E5F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE1_PROXY              (0x0000E5F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY                (0x0000E5F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_MISR_PROXY                (0x0000E5FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SIG_PROXY                 (0x0000E600U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SIG_PROXY                 (0x0000E620U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SIG_PROXY                 (0x0000E640U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SIG_PROXY                 (0x0000E660U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SIG_PROXY                 (0x0000E680U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SIG_PROXY                 (0x0000E6A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SIG_PROXY                 (0x0000E6C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SIG_PROXY                 (0x0000E6E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK0_PROXY                          (0x0000F008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK1_PROXY                          (0x0000F00CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R0                             (0x0000F100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R1                             (0x0000F104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R2                             (0x0000F108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R3                             (0x0000F10CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R4                             (0x0000F110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R5                             (0x0000F114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R6                             (0x0000F118U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R7                             (0x0000F11CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R8                             (0x0000F120U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R9                             (0x0000F124U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R10                            (0x0000F128U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R11                            (0x0000F12CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R12                            (0x0000F130U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R13                            (0x0000F134U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0                                    (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1                                    (0x00010004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2                                    (0x00010008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3                                    (0x0001000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG4                                    (0x00010010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG5                                    (0x00010014U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG6                                    (0x00010018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG7                                    (0x0001001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_SET                                (0x00010200U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_SET                                (0x00010204U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_SET                                (0x00010208U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_SET                                (0x0001020CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_CLR                                (0x00010300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_CLR                                (0x00010304U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_CLR                                (0x00010308U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_CLR                                (0x0001030CU)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PID                                    (0x00010400U)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PIDCTRL                                (0x00010404U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE0                        (0x00010500U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE1                        (0x00010504U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE2                        (0x00010508U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE3                        (0x0001050CU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE4                        (0x00010510U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE5                        (0x00010514U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE6                        (0x00010518U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE7                        (0x0001051CU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE8                        (0x00010520U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE9                        (0x00010524U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE0                         (0x00010540U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE1                         (0x00010544U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE2                         (0x00010548U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE3                         (0x0001054CU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE4                         (0x00010550U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE5                         (0x00010554U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE6                         (0x00010558U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE7                         (0x0001055CU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE8                         (0x00010560U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE9                         (0x00010564U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE0                            (0x00010580U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE1                            (0x00010584U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE2                            (0x00010588U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE3                            (0x0001058CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE4                            (0x00010590U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE5                            (0x00010594U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE6                            (0x00010598U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE7                            (0x0001059CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE8                            (0x000105A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE9                            (0x000105A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK0                                (0x00011008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK1                                (0x0001100CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R0_READONLY                    (0x00011100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R1_READONLY                    (0x00011104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R2_READONLY                    (0x00011108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R3_READONLY                    (0x0001110CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R4_READONLY                    (0x00011110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R5_READONLY                    (0x00011114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R6_READONLY                    (0x00011118U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R7_READONLY                    (0x0001111CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R8_READONLY                    (0x00011120U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R9_READONLY                    (0x00011124U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R10_READONLY                   (0x00011128U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R11_READONLY                   (0x0001112CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_PROXY                              (0x00012000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_PROXY                              (0x00012004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_PROXY                              (0x00012008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_PROXY                              (0x0001200CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG4_PROXY                              (0x00012010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG5_PROXY                              (0x00012014U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG6_PROXY                              (0x00012018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG7_PROXY                              (0x0001201CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_SET_PROXY                          (0x00012200U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_SET_PROXY                          (0x00012204U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_SET_PROXY                          (0x00012208U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_SET_PROXY                          (0x0001220CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_CLR_PROXY                          (0x00012300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_CLR_PROXY                          (0x00012304U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_CLR_PROXY                          (0x00012308U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_CLR_PROXY                          (0x0001230CU)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PID_PROXY                              (0x00012400U)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PIDCTRL_PROXY                          (0x00012404U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE0_PROXY                  (0x00012500U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE1_PROXY                  (0x00012504U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE2_PROXY                  (0x00012508U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE3_PROXY                  (0x0001250CU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE4_PROXY                  (0x00012510U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE5_PROXY                  (0x00012514U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE6_PROXY                  (0x00012518U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE7_PROXY                  (0x0001251CU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE8_PROXY                  (0x00012520U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE9_PROXY                  (0x00012524U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE0_PROXY                   (0x00012540U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE1_PROXY                   (0x00012544U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE2_PROXY                   (0x00012548U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE3_PROXY                   (0x0001254CU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE4_PROXY                   (0x00012550U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE5_PROXY                   (0x00012554U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE6_PROXY                   (0x00012558U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE7_PROXY                   (0x0001255CU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE8_PROXY                   (0x00012560U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE9_PROXY                   (0x00012564U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE0_PROXY                      (0x00012580U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE1_PROXY                      (0x00012584U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE2_PROXY                      (0x00012588U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE3_PROXY                      (0x0001258CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE4_PROXY                      (0x00012590U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE5_PROXY                      (0x00012594U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE6_PROXY                      (0x00012598U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE7_PROXY                      (0x0001259CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE8_PROXY                      (0x000125A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE9_PROXY                      (0x000125A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK0_PROXY                          (0x00013008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK1_PROXY                          (0x0001300CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R0                             (0x00013100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R1                             (0x00013104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R2                             (0x00013108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R3                             (0x0001310CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R4                             (0x00013110U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R5                             (0x00013114U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R6                             (0x00013118U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R7                             (0x0001311CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R8                             (0x00013120U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R9                             (0x00013124U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R10                            (0x00013128U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R11                            (0x0001312CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0                         (0x00014000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0                         (0x00014004U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1                         (0x00014010U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1                         (0x00014014U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2                         (0x00014020U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2                         (0x00014024U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3                         (0x00014030U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3                         (0x00014034U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0                      (0x00014080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1                      (0x00014090U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2                      (0x000140A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3                      (0x000140B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK0                      (0x000140C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK1                      (0x000140D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK2                      (0x000140E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK3                      (0x000140F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0                             (0x00014100U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1                             (0x00014104U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD                               (0x00014110U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK0                                (0x00015008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK1                                (0x0001500CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R0_READONLY                    (0x00015100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R1_READONLY                    (0x00015104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R2_READONLY                    (0x00015108U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_PROXY                   (0x00016000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_PROXY                   (0x00016004U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_PROXY                   (0x00016010U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_PROXY                   (0x00016014U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_PROXY                   (0x00016020U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_PROXY                   (0x00016024U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_PROXY                   (0x00016030U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_PROXY                   (0x00016034U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_PROXY                (0x00016080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_PROXY                (0x00016090U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_PROXY                (0x000160A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_PROXY                (0x000160B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK0_PROXY                (0x000160C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK1_PROXY                (0x000160D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK2_PROXY                (0x000160E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK3_PROXY                (0x000160F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY                       (0x00016100U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY                       (0x00016104U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_PROXY                         (0x00016110U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK0_PROXY                          (0x00017008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK1_PROXY                          (0x0001700CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R0                             (0x00017100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R1                             (0x00017104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R2                             (0x00017108U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM                              (0x00018080U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM                              (0x00018084U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL                              (0x00018090U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL                              (0x00018094U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R0_READONLY                    (0x00019100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R1_READONLY                    (0x00019104U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY                        (0x0001A080U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY                        (0x0001A084U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY                        (0x0001A090U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY                        (0x0001A094U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R0                             (0x0001B100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R1                             (0x0001B104U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0                                 (0x0001C000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1                                 (0x0001C004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2                                 (0x0001C008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3                                 (0x0001C00CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4                                 (0x0001C010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5                                 (0x0001C014U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6                                 (0x0001C018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7                                 (0x0001C01CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8                                 (0x0001C020U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9                                 (0x0001C024U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10                                (0x0001C028U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11                                (0x0001C02CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12                                (0x0001C030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13                                (0x0001C034U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14                                (0x0001C038U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15                                (0x0001C03CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16                                (0x0001C040U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17                                (0x0001C044U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18                                (0x0001C048U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19                                (0x0001C04CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20                                (0x0001C050U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21                                (0x0001C054U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22                                (0x0001C058U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23                                (0x0001C05CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24                                (0x0001C060U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25                                (0x0001C064U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26                                (0x0001C068U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27                                (0x0001C06CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28                                (0x0001C070U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29                                (0x0001C074U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30                                (0x0001C078U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31                                (0x0001C07CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32                                (0x0001C080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33                                (0x0001C084U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34                                (0x0001C088U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35                                (0x0001C08CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36                                (0x0001C090U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37                                (0x0001C094U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38                                (0x0001C098U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39                                (0x0001C09CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40                                (0x0001C0A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41                                (0x0001C0A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42                                (0x0001C0A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43                                (0x0001C0ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44                                (0x0001C0B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45                                (0x0001C0B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46                                (0x0001C0B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47                                (0x0001C0BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48                                (0x0001C0C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49                                (0x0001C0C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50                                (0x0001C0C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51                                (0x0001C0CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52                                (0x0001C0D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53                                (0x0001C0D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54                                (0x0001C0D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55                                (0x0001C0DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56                                (0x0001C0E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57                                (0x0001C0E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58                                (0x0001C0E8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59                                (0x0001C0ECU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60                                (0x0001C0F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61                                (0x0001C0F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62                                (0x0001C0F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63                                (0x0001C0FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64                                (0x0001C100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65                                (0x0001C104U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66                                (0x0001C108U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67                                (0x0001C10CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68                                (0x0001C110U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69                                (0x0001C114U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70                                (0x0001C118U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71                                (0x0001C11CU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK0                                (0x0001D008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK1                                (0x0001D00CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R0_READONLY                    (0x0001D100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R1_READONLY                    (0x0001D104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R2_READONLY                    (0x0001D108U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY                           (0x0001E000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY                           (0x0001E004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY                           (0x0001E008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY                           (0x0001E00CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY                           (0x0001E010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY                           (0x0001E014U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY                           (0x0001E018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY                           (0x0001E01CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY                           (0x0001E020U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY                           (0x0001E024U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY                          (0x0001E028U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY                          (0x0001E02CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY                          (0x0001E030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY                          (0x0001E034U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY                          (0x0001E038U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY                          (0x0001E03CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY                          (0x0001E040U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY                          (0x0001E044U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY                          (0x0001E048U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY                          (0x0001E04CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY                          (0x0001E050U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY                          (0x0001E054U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY                          (0x0001E058U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY                          (0x0001E05CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY                          (0x0001E060U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY                          (0x0001E064U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY                          (0x0001E068U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY                          (0x0001E06CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY                          (0x0001E070U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY                          (0x0001E074U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY                          (0x0001E078U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY                          (0x0001E07CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY                          (0x0001E080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY                          (0x0001E084U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY                          (0x0001E088U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY                          (0x0001E08CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY                          (0x0001E090U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY                          (0x0001E094U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY                          (0x0001E098U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY                          (0x0001E09CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY                          (0x0001E0A0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY                          (0x0001E0A4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY                          (0x0001E0A8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY                          (0x0001E0ACU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY                          (0x0001E0B0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY                          (0x0001E0B4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY                          (0x0001E0B8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY                          (0x0001E0BCU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY                          (0x0001E0C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY                          (0x0001E0C4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY                          (0x0001E0C8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY                          (0x0001E0CCU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY                          (0x0001E0D0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY                          (0x0001E0D4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY                          (0x0001E0D8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY                          (0x0001E0DCU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY                          (0x0001E0E0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY                          (0x0001E0E4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY                          (0x0001E0E8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY                          (0x0001E0ECU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY                          (0x0001E0F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY                          (0x0001E0F4U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY                          (0x0001E0F8U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY                          (0x0001E0FCU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY                          (0x0001E100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY                          (0x0001E104U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY                          (0x0001E108U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY                          (0x0001E10CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY                          (0x0001E110U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY                          (0x0001E114U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY                          (0x0001E118U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY                          (0x0001E11CU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK0_PROXY                          (0x0001F008U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK1_PROXY                          (0x0001F00CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R0                             (0x0001F100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R1                             (0x0001F104U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R2                             (0x0001F108U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MINOR_MASK                         (0x0000003FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MINOR_SHIFT                        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MINOR_MAX                          (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_CUSTOM_MASK                        (0x000000C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_CUSTOM_SHIFT                       (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_CUSTOM_MAX                         (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MAJOR_MASK                         (0x00000700U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MAJOR_SHIFT                        (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MAJOR_MAX                          (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MISC_MASK                          (0x0000F800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MISC_SHIFT                         (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MISC_MAX                           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MSB16_MASK                         (0xFFFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MSB16_SHIFT                        (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PID_MSB16_MAX                          (0x0000FFFFU)

/* MMR_CFG0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_SPEC_REV_MASK                     (0x0000FFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_SPEC_REV_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_SPEC_REV_MAX                      (0x0000FFFFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_CFG_REV_MASK                      (0xFFFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_CFG_REV_SHIFT                     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_CFG_REV_MAX                       (0x0000FFFFU)

/* MMR_CFG1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PARTITIONS_MASK                   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PARTITIONS_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PARTITIONS_MAX                    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY_EN_MASK                     (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY_EN_SHIFT                    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY_EN_MAX                      (0x00000001U)

/* MAIN_DEVSTAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_DEVSTAT_BOOTMODE_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_DEVSTAT_BOOTMODE_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_DEVSTAT_BOOTMODE_MAX                  (0x000000FFU)

/* MAIN_BOOTCFG */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_BOOTCFG_BOOTMODE_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_BOOTCFG_BOOTMODE_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_BOOTCFG_BOOTMODE_MAX                  (0x000000FFU)

/* MAIN_FEATURE_STAT0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_VPAC_DIS0_MASK          (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_VPAC_DIS0_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_VPAC_DIS0_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_VPAC_DIS1_MASK          (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_VPAC_DIS1_SHIFT         (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_VPAC_DIS1_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_DMPAC_DOF_DIS_MASK      (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_DMPAC_DOF_DIS_SHIFT     (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_DMPAC_DOF_DIS_MAX       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_DMPAC_SDE_DIS_MASK      (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_DMPAC_SDE_DIS_SHIFT     (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_DMPAC_SDE_DIS_MAX       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_SHA_DIS_MASK     (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_SHA_DIS_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_SHA_DIS_MAX      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_ENCR_DIS_MASK    (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_ENCR_DIS_SHIFT   (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_ENCR_DIS_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_PKA_DIS_MASK     (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_PKA_DIS_SHIFT    (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_PKA_DIS_MAX      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_SM34_DIS_MASK    (0x00080000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_SM34_DIS_SHIFT   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CRYPTO_SM34_DIS_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_EDP0_CRYPTO_DIS_MASK    (0x00100000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_EDP0_CRYPTO_DIS_SHIFT   (0x00000014U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_EDP0_CRYPTO_DIS_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_UFS_AES_DIS_MASK        (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_UFS_AES_DIS_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_UFS_AES_DIS_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CID_LKAHD_DIS_MASK      (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CID_LKAHD_DIS_SHIFT     (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_CID_LKAHD_DIS_MAX       (0x00000001U)

/* MAIN_FEATURE_STAT1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_H264_EN_MASK        (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_H264_EN_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_H264_EN_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_HEVC_EN_MASK        (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_HEVC_EN_SHIFT       (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_HEVC_EN_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_VC1_EN_MASK         (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_VC1_EN_SHIFT        (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_VC1_EN_MAX          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_WMV9_EN_MASK        (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_WMV9_EN_SHIFT       (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_WMV9_EN_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_MPEG1_EN_MASK       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_MPEG1_EN_SHIFT      (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_MPEG1_EN_MAX        (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_MPEG2_EN_MASK       (0x00000020U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_MPEG2_EN_SHIFT      (0x00000005U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_MPEG2_EN_MAX        (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_MPEG4_EN_MASK       (0x00000040U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_MPEG4_EN_SHIFT      (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_MPEG4_EN_MAX        (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_AVS_EN_MASK         (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_AVS_EN_SHIFT        (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_AVS_EN_MAX          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_SOREN_EN_MASK       (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_SOREN_EN_SHIFT      (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_SOREN_EN_MAX        (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_RV_EN_MASK          (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_RV_EN_SHIFT         (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_RV_EN_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_VP6_EN_MASK         (0x00000400U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_VP6_EN_SHIFT        (0x0000000AU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_VP6_EN_MAX          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_VP8_EN_MASK         (0x00000800U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_VP8_EN_SHIFT        (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_DEC_VP8_EN_MAX          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_HEV_ENC_EN_MASK  (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_HEV_ENC_EN_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_HEV_ENC_EN_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_HEV_DEC_EN_MASK  (0x00002000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_HEV_DEC_EN_SHIFT (0x0000000DU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_HEV_DEC_EN_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_GPU_ASTC_EN_MASK        (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_GPU_ASTC_EN_SHIFT       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_GPU_ASTC_EN_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_MCAN_FD_EN_MASK         (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_MCAN_FD_EN_SHIFT        (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_MCAN_FD_EN_MAX          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_AVC_ENC_EN_MASK  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_AVC_ENC_EN_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_AVC_ENC_EN_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_AVC_DEC_EN_MASK  (0x00080000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_AVC_DEC_EN_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_VENDEC_AVC_DEC_EN_MAX   (0x00000001U)

/* IPC_SET0 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_IPC_SET_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_IPC_SET_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_IPC_SET_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_IPC_SRC_SET_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_IPC_SRC_SET_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_IPC_SRC_SET_MAX                   (0x0FFFFFFFU)

/* IPC_SET1 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_IPC_SET_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_IPC_SET_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_IPC_SET_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_IPC_SRC_SET_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_IPC_SRC_SET_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_IPC_SRC_SET_MAX                   (0x0FFFFFFFU)

/* IPC_SET2 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_IPC_SET_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_IPC_SET_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_IPC_SET_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_IPC_SRC_SET_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_IPC_SRC_SET_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_IPC_SRC_SET_MAX                   (0x0FFFFFFFU)

/* IPC_SET3 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_IPC_SET_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_IPC_SET_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_IPC_SET_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_IPC_SRC_SET_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_IPC_SRC_SET_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_IPC_SRC_SET_MAX                   (0x0FFFFFFFU)

/* IPC_SET8 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_IPC_SET_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_IPC_SET_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_IPC_SET_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_IPC_SRC_SET_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_IPC_SRC_SET_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_IPC_SRC_SET_MAX                   (0x0FFFFFFFU)

/* IPC_SET9 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_IPC_SET_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_IPC_SET_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_IPC_SET_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_IPC_SRC_SET_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_IPC_SRC_SET_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_IPC_SRC_SET_MAX                   (0x0FFFFFFFU)

/* IPC_SET10 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET11 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET12 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET13 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET14 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET15 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET16 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET17 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET18 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET19 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET28 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_SET29 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_IPC_SET_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_IPC_SET_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_IPC_SET_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_IPC_SRC_SET_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_IPC_SRC_SET_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_IPC_SRC_SET_MAX                  (0x0FFFFFFFU)

/* IPC_CLR0 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_IPC_CLR_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_IPC_CLR_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_IPC_CLR_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_IPC_SRC_CLR_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_IPC_SRC_CLR_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_IPC_SRC_CLR_MAX                   (0x0FFFFFFFU)

/* IPC_CLR1 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_IPC_CLR_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_IPC_CLR_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_IPC_CLR_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_IPC_SRC_CLR_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_IPC_SRC_CLR_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_IPC_SRC_CLR_MAX                   (0x0FFFFFFFU)

/* IPC_CLR2 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_IPC_CLR_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_IPC_CLR_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_IPC_CLR_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_IPC_SRC_CLR_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_IPC_SRC_CLR_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_IPC_SRC_CLR_MAX                   (0x0FFFFFFFU)

/* IPC_CLR3 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_IPC_CLR_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_IPC_CLR_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_IPC_CLR_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_IPC_SRC_CLR_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_IPC_SRC_CLR_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_IPC_SRC_CLR_MAX                   (0x0FFFFFFFU)

/* IPC_CLR8 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_IPC_CLR_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_IPC_CLR_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_IPC_CLR_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_IPC_SRC_CLR_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_IPC_SRC_CLR_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_IPC_SRC_CLR_MAX                   (0x0FFFFFFFU)

/* IPC_CLR9 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_IPC_CLR_MASK                      (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_IPC_CLR_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_IPC_CLR_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_IPC_SRC_CLR_MASK                  (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_IPC_SRC_CLR_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_IPC_SRC_CLR_MAX                   (0x0FFFFFFFU)

/* IPC_CLR10 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR11 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR12 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR13 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR14 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR15 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR16 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR17 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR18 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR19 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR28 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* IPC_CLR29 */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_IPC_CLR_MASK                     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_IPC_CLR_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_IPC_CLR_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_IPC_SRC_CLR_MASK                 (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_IPC_SRC_CLR_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_IPC_SRC_CLR_MAX                  (0x0FFFFFFFU)

/* PCI_DEVICE_ID */

#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_VENDOR_ID_MASK               (0x0000FFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_VENDOR_ID_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_VENDOR_ID_MAX                (0x0000FFFFU)

#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_DEVICE_ID_MASK               (0xFFFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_DEVICE_ID_SHIFT              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_DEVICE_ID_MAX                (0x0000FFFFU)

/* USB_DEVICE_ID */

#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_VENDOR_ID_MASK               (0x0000FFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_VENDOR_ID_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_VENDOR_ID_MAX                (0x0000FFFFU)

#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_DEVICE_ID_MASK               (0xFFFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_DEVICE_ID_SHIFT              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_DEVICE_ID_MAX                (0x0000FFFFU)

/* SPARE_FUSE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE0_FUSE_VAL_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE0_FUSE_VAL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE0_FUSE_VAL_MAX                   (0xFFFFFFFFU)

/* SPARE_FUSE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE1_FUSE_VAL_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE1_FUSE_VAL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE1_FUSE_VAL_MAX                   (0xFFFFFFFFU)

/* SPARE_FUSE2 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE2_FUSE_VAL_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE2_FUSE_VAL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE2_FUSE_VAL_MAX                   (0xFFFFFFFFU)

/* SPARE_FUSE3 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE3_FUSE_VAL_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE3_FUSE_VAL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE3_FUSE_VAL_MAX                   (0xFFFFFFFFU)

/* LOCK0_KICK0 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK0_LOCK0_KICK0_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK0_LOCK0_KICK0_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK0_LOCK0_KICK0_MAX                (0xFFFFFFFFU)

/* LOCK0_KICK1 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK1_LOCK0_KICK1_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK1_LOCK0_KICK1_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK1_LOCK0_KICK1_MAX                (0xFFFFFFFFU)

/* INTR_RAW_STATUS */

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROT_ERR_MASK              (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROT_ERR_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROT_ERR_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_ADDR_ERR_MASK              (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_ADDR_ERR_SHIFT             (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_ADDR_ERR_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_KICK_ERR_MASK              (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_KICK_ERR_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_KICK_ERR_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_ERR_MASK             (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_ERR_SHIFT            (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_ERR_MAX              (0x00000001U)

/* INTR_ENABLED_STATUS_CLEAR */

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROT_ERR_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_ADDR_ERR_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_MASK (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_KICK_ERR_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_MASK (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_SHIFT (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_ENABLED_PROXY_ERR_MAX (0x00000001U)

/* INTR_ENABLE */

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROT_ERR_EN_MASK               (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROT_ERR_EN_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROT_ERR_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_ADDR_ERR_EN_MASK               (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_ADDR_ERR_EN_SHIFT              (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_ADDR_ERR_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_KICK_ERR_EN_MASK               (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_KICK_ERR_EN_SHIFT              (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_KICK_ERR_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_ERR_EN_MASK              (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_ERR_EN_SHIFT             (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_ERR_EN_MAX               (0x00000001U)

/* INTR_ENABLE_CLEAR */

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_MASK     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROT_ERR_EN_CLR_MAX      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_MASK     (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_SHIFT    (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_ADDR_ERR_EN_CLR_MAX      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_MASK     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_SHIFT    (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_KICK_ERR_EN_CLR_MAX      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_MASK    (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_SHIFT   (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_ERR_EN_CLR_MAX     (0x00000001U)

/* EOI */

#define CSL_MAIN_CTRL_MMR_CFG0_EOI_EOI_VECTOR_MASK                        (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_EOI_EOI_VECTOR_SHIFT                       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EOI_EOI_VECTOR_MAX                         (0x000000FFU)

/* FAULT_ADDRESS */

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ADDRESS_FAULT_ADDR_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ADDRESS_FAULT_ADDR_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ADDRESS_FAULT_ADDR_MAX               (0xFFFFFFFFU)

/* FAULT_TYPE_STATUS */

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_FAULT_TYPE_MASK          (0x0000003FU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_FAULT_TYPE_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_FAULT_TYPE_MAX           (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_FAULT_NS_MASK            (0x00000040U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_FAULT_NS_SHIFT           (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_FAULT_NS_MAX             (0x00000001U)

/* FAULT_ATTR_STATUS */

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_FAULT_PRIVID_MASK        (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_FAULT_PRIVID_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_FAULT_PRIVID_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_FAULT_ROUTEID_MASK       (0x000FFF00U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_FAULT_ROUTEID_SHIFT      (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_FAULT_ROUTEID_MAX        (0x00000FFFU)

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_FAULT_XID_MASK           (0xFFF00000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_FAULT_XID_SHIFT          (0x00000014U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_FAULT_XID_MAX            (0x00000FFFU)

/* FAULT_CLEAR */

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_CLEAR_FAULT_CLR_MASK                 (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_CLEAR_FAULT_CLR_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_CLEAR_FAULT_CLR_MAX                  (0x00000001U)

/* CLAIMREG_P0_R0_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R0_READONLY_CLAIMREG_P0_R0_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R0_READONLY_CLAIMREG_P0_R0_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R0_READONLY_CLAIMREG_P0_R0_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P0_R1_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R1_READONLY_CLAIMREG_P0_R1_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R1_READONLY_CLAIMREG_P0_R1_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R1_READONLY_CLAIMREG_P0_R1_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P0_R2_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R2_READONLY_CLAIMREG_P0_R2_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R2_READONLY_CLAIMREG_P0_R2_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R2_READONLY_CLAIMREG_P0_R2_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P0_R3_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R3_READONLY_CLAIMREG_P0_R3_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R3_READONLY_CLAIMREG_P0_R3_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R3_READONLY_CLAIMREG_P0_R3_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P0_R4_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R4_READONLY_CLAIMREG_P0_R4_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R4_READONLY_CLAIMREG_P0_R4_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R4_READONLY_CLAIMREG_P0_R4_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P0_R5_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R5_READONLY_CLAIMREG_P0_R5_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R5_READONLY_CLAIMREG_P0_R5_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R5_READONLY_CLAIMREG_P0_R5_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P0_R6_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R6_READONLY_CLAIMREG_P0_R6_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R6_READONLY_CLAIMREG_P0_R6_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R6_READONLY_CLAIMREG_P0_R6_READONLY_MAX (0xFFFFFFFFU)

/* PID_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MINOR_PROXY_MASK             (0x0000003FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MINOR_PROXY_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MINOR_PROXY_MAX              (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_CUSTOM_PROXY_MASK            (0x000000C0U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_CUSTOM_PROXY_SHIFT           (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_CUSTOM_PROXY_MAX             (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MAJOR_PROXY_MASK             (0x00000700U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MAJOR_PROXY_SHIFT            (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MAJOR_PROXY_MAX              (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MISC_PROXY_MASK              (0x0000F800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MISC_PROXY_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MISC_PROXY_MAX               (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MSB16_PROXY_MASK             (0xFFFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MSB16_PROXY_SHIFT            (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PID_PROXY_PID_MSB16_PROXY_MAX              (0x0000FFFFU)

/* MMR_CFG0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_PROXY_MMR_CFG0_SPEC_REV_PROXY_MASK (0x0000FFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_PROXY_MMR_CFG0_SPEC_REV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_PROXY_MMR_CFG0_SPEC_REV_PROXY_MAX (0x0000FFFFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_PROXY_MMR_CFG0_CFG_REV_PROXY_MASK (0xFFFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_PROXY_MMR_CFG0_CFG_REV_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG0_PROXY_MMR_CFG0_CFG_REV_PROXY_MAX  (0x0000FFFFU)

/* MMR_CFG1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY_MMR_CFG1_PARTITIONS_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY_MMR_CFG1_PARTITIONS_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY_MMR_CFG1_PARTITIONS_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY_MMR_CFG1_PROXY_EN_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY_MMR_CFG1_PROXY_EN_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MMR_CFG1_PROXY_MMR_CFG1_PROXY_EN_PROXY_MAX (0x00000001U)

/* MAIN_DEVSTAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_DEVSTAT_PROXY_MAIN_DEVSTAT_BOOTMODE_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_DEVSTAT_PROXY_MAIN_DEVSTAT_BOOTMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_DEVSTAT_PROXY_MAIN_DEVSTAT_BOOTMODE_PROXY_MAX (0x000000FFU)

/* MAIN_BOOTCFG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_BOOTCFG_PROXY_MAIN_BOOTCFG_BOOTMODE_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_BOOTCFG_PROXY_MAIN_BOOTCFG_BOOTMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_BOOTCFG_PROXY_MAIN_BOOTCFG_BOOTMODE_PROXY_MAX (0x000000FFU)

/* MAIN_FEATURE_STAT0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_VPAC_DIS0_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_VPAC_DIS0_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_VPAC_DIS0_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_VPAC_DIS1_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_VPAC_DIS1_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_VPAC_DIS1_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_DMPAC_DOF_DIS_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_DMPAC_DOF_DIS_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_DMPAC_DOF_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_DMPAC_SDE_DIS_PROXY_MASK (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_DMPAC_SDE_DIS_PROXY_SHIFT (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_DMPAC_SDE_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_SHA_DIS_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_SHA_DIS_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_SHA_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_ENCR_DIS_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_ENCR_DIS_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_ENCR_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_PKA_DIS_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_PKA_DIS_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_PKA_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_SM34_DIS_PROXY_MASK (0x00080000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_SM34_DIS_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CRYPTO_SM34_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_EDP0_CRYPTO_DIS_PROXY_MASK (0x00100000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_EDP0_CRYPTO_DIS_PROXY_SHIFT (0x00000014U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_EDP0_CRYPTO_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_UFS_AES_DIS_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_UFS_AES_DIS_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_UFS_AES_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CID_LKAHD_DIS_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CID_LKAHD_DIS_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT0_PROXY_MAIN_FEATURE_STAT0_CID_LKAHD_DIS_PROXY_MAX (0x00000001U)

/* MAIN_FEATURE_STAT1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_H264_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_H264_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_H264_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_HEVC_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_HEVC_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_HEVC_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_VC1_EN_PROXY_MASK (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_VC1_EN_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_VC1_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_WMV9_EN_PROXY_MASK (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_WMV9_EN_PROXY_SHIFT (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_WMV9_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_MPEG1_EN_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_MPEG1_EN_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_MPEG1_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_MPEG2_EN_PROXY_MASK (0x00000020U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_MPEG2_EN_PROXY_SHIFT (0x00000005U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_MPEG2_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_MPEG4_EN_PROXY_MASK (0x00000040U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_MPEG4_EN_PROXY_SHIFT (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_MPEG4_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_AVS_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_AVS_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_AVS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_SOREN_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_SOREN_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_SOREN_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_RV_EN_PROXY_MASK (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_RV_EN_PROXY_SHIFT (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_RV_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_VP6_EN_PROXY_MASK (0x00000400U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_VP6_EN_PROXY_SHIFT (0x0000000AU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_VP6_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_VP8_EN_PROXY_MASK (0x00000800U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_VP8_EN_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_DEC_VP8_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_HEV_ENC_EN_PROXY_MASK (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_HEV_ENC_EN_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_HEV_ENC_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_HEV_DEC_EN_PROXY_MASK (0x00002000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_HEV_DEC_EN_PROXY_SHIFT (0x0000000DU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_HEV_DEC_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_GPU_ASTC_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_GPU_ASTC_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_GPU_ASTC_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_MCAN_FD_EN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_MCAN_FD_EN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_MCAN_FD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_AVC_ENC_EN_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_AVC_ENC_EN_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_AVC_ENC_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_AVC_DEC_EN_PROXY_MASK (0x00080000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_AVC_DEC_EN_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_FEATURE_STAT1_PROXY_MAIN_FEATURE_STAT1_VENDEC_AVC_DEC_EN_PROXY_MAX (0x00000001U)

/* IPC_SET0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_PROXY_IPC_SET0_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_PROXY_IPC_SET0_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_PROXY_IPC_SET0_IPC_SET_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_PROXY_IPC_SET0_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_PROXY_IPC_SET0_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET0_PROXY_IPC_SET0_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_PROXY_IPC_SET1_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_PROXY_IPC_SET1_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_PROXY_IPC_SET1_IPC_SET_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_PROXY_IPC_SET1_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_PROXY_IPC_SET1_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET1_PROXY_IPC_SET1_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_PROXY_IPC_SET2_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_PROXY_IPC_SET2_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_PROXY_IPC_SET2_IPC_SET_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_PROXY_IPC_SET2_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_PROXY_IPC_SET2_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET2_PROXY_IPC_SET2_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_PROXY_IPC_SET3_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_PROXY_IPC_SET3_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_PROXY_IPC_SET3_IPC_SET_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_PROXY_IPC_SET3_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_PROXY_IPC_SET3_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET3_PROXY_IPC_SET3_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET8_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_PROXY_IPC_SET8_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_PROXY_IPC_SET8_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_PROXY_IPC_SET8_IPC_SET_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_PROXY_IPC_SET8_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_PROXY_IPC_SET8_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET8_PROXY_IPC_SET8_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET9_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_PROXY_IPC_SET9_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_PROXY_IPC_SET9_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_PROXY_IPC_SET9_IPC_SET_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_PROXY_IPC_SET9_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_PROXY_IPC_SET9_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET9_PROXY_IPC_SET9_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET10_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_PROXY_IPC_SET10_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_PROXY_IPC_SET10_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_PROXY_IPC_SET10_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_PROXY_IPC_SET10_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_PROXY_IPC_SET10_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET10_PROXY_IPC_SET10_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET11_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_PROXY_IPC_SET11_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_PROXY_IPC_SET11_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_PROXY_IPC_SET11_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_PROXY_IPC_SET11_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_PROXY_IPC_SET11_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET11_PROXY_IPC_SET11_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET12_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_PROXY_IPC_SET12_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_PROXY_IPC_SET12_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_PROXY_IPC_SET12_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_PROXY_IPC_SET12_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_PROXY_IPC_SET12_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET12_PROXY_IPC_SET12_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET13_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_PROXY_IPC_SET13_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_PROXY_IPC_SET13_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_PROXY_IPC_SET13_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_PROXY_IPC_SET13_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_PROXY_IPC_SET13_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET13_PROXY_IPC_SET13_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET14_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_PROXY_IPC_SET14_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_PROXY_IPC_SET14_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_PROXY_IPC_SET14_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_PROXY_IPC_SET14_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_PROXY_IPC_SET14_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET14_PROXY_IPC_SET14_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET15_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_PROXY_IPC_SET15_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_PROXY_IPC_SET15_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_PROXY_IPC_SET15_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_PROXY_IPC_SET15_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_PROXY_IPC_SET15_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET15_PROXY_IPC_SET15_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET16_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_PROXY_IPC_SET16_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_PROXY_IPC_SET16_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_PROXY_IPC_SET16_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_PROXY_IPC_SET16_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_PROXY_IPC_SET16_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET16_PROXY_IPC_SET16_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET17_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_PROXY_IPC_SET17_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_PROXY_IPC_SET17_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_PROXY_IPC_SET17_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_PROXY_IPC_SET17_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_PROXY_IPC_SET17_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET17_PROXY_IPC_SET17_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET18_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_PROXY_IPC_SET18_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_PROXY_IPC_SET18_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_PROXY_IPC_SET18_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_PROXY_IPC_SET18_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_PROXY_IPC_SET18_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET18_PROXY_IPC_SET18_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET19_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_PROXY_IPC_SET19_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_PROXY_IPC_SET19_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_PROXY_IPC_SET19_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_PROXY_IPC_SET19_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_PROXY_IPC_SET19_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET19_PROXY_IPC_SET19_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET28_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_PROXY_IPC_SET28_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_PROXY_IPC_SET28_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_PROXY_IPC_SET28_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_PROXY_IPC_SET28_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_PROXY_IPC_SET28_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET28_PROXY_IPC_SET28_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_SET29_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_PROXY_IPC_SET29_IPC_SET_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_PROXY_IPC_SET29_IPC_SET_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_PROXY_IPC_SET29_IPC_SET_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_PROXY_IPC_SET29_IPC_SRC_SET_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_PROXY_IPC_SET29_IPC_SRC_SET_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_SET29_PROXY_IPC_SET29_IPC_SRC_SET_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_PROXY_IPC_CLR0_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_PROXY_IPC_CLR0_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_PROXY_IPC_CLR0_IPC_CLR_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_PROXY_IPC_CLR0_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_PROXY_IPC_CLR0_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR0_PROXY_IPC_CLR0_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_PROXY_IPC_CLR1_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_PROXY_IPC_CLR1_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_PROXY_IPC_CLR1_IPC_CLR_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_PROXY_IPC_CLR1_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_PROXY_IPC_CLR1_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR1_PROXY_IPC_CLR1_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_PROXY_IPC_CLR2_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_PROXY_IPC_CLR2_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_PROXY_IPC_CLR2_IPC_CLR_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_PROXY_IPC_CLR2_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_PROXY_IPC_CLR2_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR2_PROXY_IPC_CLR2_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_PROXY_IPC_CLR3_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_PROXY_IPC_CLR3_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_PROXY_IPC_CLR3_IPC_CLR_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_PROXY_IPC_CLR3_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_PROXY_IPC_CLR3_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR3_PROXY_IPC_CLR3_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR8_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_PROXY_IPC_CLR8_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_PROXY_IPC_CLR8_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_PROXY_IPC_CLR8_IPC_CLR_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_PROXY_IPC_CLR8_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_PROXY_IPC_CLR8_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR8_PROXY_IPC_CLR8_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR9_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_PROXY_IPC_CLR9_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_PROXY_IPC_CLR9_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_PROXY_IPC_CLR9_IPC_CLR_PROXY_MAX  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_PROXY_IPC_CLR9_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_PROXY_IPC_CLR9_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR9_PROXY_IPC_CLR9_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR10_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_PROXY_IPC_CLR10_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_PROXY_IPC_CLR10_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_PROXY_IPC_CLR10_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_PROXY_IPC_CLR10_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_PROXY_IPC_CLR10_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR10_PROXY_IPC_CLR10_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR11_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_PROXY_IPC_CLR11_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_PROXY_IPC_CLR11_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_PROXY_IPC_CLR11_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_PROXY_IPC_CLR11_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_PROXY_IPC_CLR11_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR11_PROXY_IPC_CLR11_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR12_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_PROXY_IPC_CLR12_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_PROXY_IPC_CLR12_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_PROXY_IPC_CLR12_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_PROXY_IPC_CLR12_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_PROXY_IPC_CLR12_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR12_PROXY_IPC_CLR12_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR13_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_PROXY_IPC_CLR13_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_PROXY_IPC_CLR13_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_PROXY_IPC_CLR13_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_PROXY_IPC_CLR13_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_PROXY_IPC_CLR13_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR13_PROXY_IPC_CLR13_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR14_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_PROXY_IPC_CLR14_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_PROXY_IPC_CLR14_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_PROXY_IPC_CLR14_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_PROXY_IPC_CLR14_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_PROXY_IPC_CLR14_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR14_PROXY_IPC_CLR14_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR15_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_PROXY_IPC_CLR15_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_PROXY_IPC_CLR15_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_PROXY_IPC_CLR15_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_PROXY_IPC_CLR15_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_PROXY_IPC_CLR15_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR15_PROXY_IPC_CLR15_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR16_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_PROXY_IPC_CLR16_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_PROXY_IPC_CLR16_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_PROXY_IPC_CLR16_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_PROXY_IPC_CLR16_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_PROXY_IPC_CLR16_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR16_PROXY_IPC_CLR16_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR17_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_PROXY_IPC_CLR17_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_PROXY_IPC_CLR17_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_PROXY_IPC_CLR17_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_PROXY_IPC_CLR17_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_PROXY_IPC_CLR17_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR17_PROXY_IPC_CLR17_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR18_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_PROXY_IPC_CLR18_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_PROXY_IPC_CLR18_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_PROXY_IPC_CLR18_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_PROXY_IPC_CLR18_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_PROXY_IPC_CLR18_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR18_PROXY_IPC_CLR18_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR19_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_PROXY_IPC_CLR19_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_PROXY_IPC_CLR19_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_PROXY_IPC_CLR19_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_PROXY_IPC_CLR19_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_PROXY_IPC_CLR19_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR19_PROXY_IPC_CLR19_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR28_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_PROXY_IPC_CLR28_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_PROXY_IPC_CLR28_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_PROXY_IPC_CLR28_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_PROXY_IPC_CLR28_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_PROXY_IPC_CLR28_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR28_PROXY_IPC_CLR28_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* IPC_CLR29_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_PROXY_IPC_CLR29_IPC_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_PROXY_IPC_CLR29_IPC_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_PROXY_IPC_CLR29_IPC_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_PROXY_IPC_CLR29_IPC_SRC_CLR_PROXY_MASK (0xFFFFFFF0U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_PROXY_IPC_CLR29_IPC_SRC_CLR_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_IPC_CLR29_PROXY_IPC_CLR29_IPC_SRC_CLR_PROXY_MAX (0x0FFFFFFFU)

/* PCI_DEVICE_ID_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_PROXY_PCI_DEVICE_ID_VENDOR_ID_PROXY_MASK (0x0000FFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_PROXY_PCI_DEVICE_ID_VENDOR_ID_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_PROXY_PCI_DEVICE_ID_VENDOR_ID_PROXY_MAX (0x0000FFFFU)

#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_PROXY_PCI_DEVICE_ID_DEVICE_ID_PROXY_MASK (0xFFFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_PROXY_PCI_DEVICE_ID_DEVICE_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCI_DEVICE_ID_PROXY_PCI_DEVICE_ID_DEVICE_ID_PROXY_MAX (0x0000FFFFU)

/* USB_DEVICE_ID_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_PROXY_USB_DEVICE_ID_VENDOR_ID_PROXY_MASK (0x0000FFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_PROXY_USB_DEVICE_ID_VENDOR_ID_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_PROXY_USB_DEVICE_ID_VENDOR_ID_PROXY_MAX (0x0000FFFFU)

#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_PROXY_USB_DEVICE_ID_DEVICE_ID_PROXY_MASK (0xFFFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_PROXY_USB_DEVICE_ID_DEVICE_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB_DEVICE_ID_PROXY_USB_DEVICE_ID_DEVICE_ID_PROXY_MAX (0x0000FFFFU)

/* SPARE_FUSE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE0_PROXY_SPARE_FUSE0_FUSE_VAL_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE0_PROXY_SPARE_FUSE0_FUSE_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE0_PROXY_SPARE_FUSE0_FUSE_VAL_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_FUSE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE1_PROXY_SPARE_FUSE1_FUSE_VAL_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE1_PROXY_SPARE_FUSE1_FUSE_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE1_PROXY_SPARE_FUSE1_FUSE_VAL_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_FUSE2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE2_PROXY_SPARE_FUSE2_FUSE_VAL_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE2_PROXY_SPARE_FUSE2_FUSE_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE2_PROXY_SPARE_FUSE2_FUSE_VAL_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_FUSE3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE3_PROXY_SPARE_FUSE3_FUSE_VAL_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE3_PROXY_SPARE_FUSE3_FUSE_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_FUSE3_PROXY_SPARE_FUSE3_FUSE_VAL_PROXY_MAX (0xFFFFFFFFU)

/* LOCK0_KICK0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK0_PROXY_LOCK0_KICK0_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK0_PROXY_LOCK0_KICK0_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK0_PROXY_LOCK0_KICK0_PROXY_MAX    (0xFFFFFFFFU)

/* LOCK0_KICK1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK1_PROXY_LOCK0_KICK1_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK1_PROXY_LOCK0_KICK1_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK0_KICK1_PROXY_LOCK0_KICK1_PROXY_MAX    (0xFFFFFFFFU)

/* INTR_RAW_STATUS_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_PROT_ERR_PROXY_MASK  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_PROT_ERR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_PROT_ERR_PROXY_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_ADDR_ERR_PROXY_MASK  (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_ADDR_ERR_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_ADDR_ERR_PROXY_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_KICK_ERR_PROXY_MASK  (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_KICK_ERR_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_KICK_ERR_PROXY_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_PROXY_ERR_PROXY_MASK (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_PROXY_ERR_PROXY_SHIFT (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_RAW_STATUS_PROXY_PROXY_ERR_PROXY_MAX  (0x00000001U)

/* INTR_ENABLED_STATUS_CLEAR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_PROT_ERR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_PROT_ERR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_PROT_ERR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_ADDR_ERR_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_ADDR_ERR_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_ADDR_ERR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_KICK_ERR_PROXY_MASK (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_KICK_ERR_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_KICK_ERR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_PROXY_ERR_PROXY_MASK (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_PROXY_ERR_PROXY_SHIFT (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLED_STATUS_CLEAR_PROXY_ENABLED_PROXY_ERR_PROXY_MAX (0x00000001U)

/* INTR_ENABLE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_PROT_ERR_EN_PROXY_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_PROT_ERR_EN_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_PROT_ERR_EN_PROXY_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_ADDR_ERR_EN_PROXY_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_ADDR_ERR_EN_PROXY_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_ADDR_ERR_EN_PROXY_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_KICK_ERR_EN_PROXY_MASK   (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_KICK_ERR_EN_PROXY_SHIFT  (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_KICK_ERR_EN_PROXY_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_PROXY_ERR_EN_PROXY_MASK  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_PROXY_ERR_EN_PROXY_SHIFT (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_PROXY_PROXY_ERR_EN_PROXY_MAX   (0x00000001U)

/* INTR_ENABLE_CLEAR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_PROT_ERR_EN_CLR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_PROT_ERR_EN_CLR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_PROT_ERR_EN_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_ADDR_ERR_EN_CLR_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_ADDR_ERR_EN_CLR_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_ADDR_ERR_EN_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_KICK_ERR_EN_CLR_PROXY_MASK (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_KICK_ERR_EN_CLR_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_KICK_ERR_EN_CLR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_PROXY_ERR_EN_CLR_PROXY_MASK (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_PROXY_ERR_EN_CLR_PROXY_SHIFT (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_INTR_ENABLE_CLEAR_PROXY_PROXY_ERR_EN_CLR_PROXY_MAX (0x00000001U)

/* EOI_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EOI_PROXY_EOI_VECTOR_PROXY_MASK            (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_EOI_PROXY_EOI_VECTOR_PROXY_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EOI_PROXY_EOI_VECTOR_PROXY_MAX             (0x000000FFU)

/* FAULT_ADDRESS_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ADDRESS_PROXY_FAULT_ADDR_PROXY_MASK  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ADDRESS_PROXY_FAULT_ADDR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ADDRESS_PROXY_FAULT_ADDR_PROXY_MAX   (0xFFFFFFFFU)

/* FAULT_TYPE_STATUS_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_PROXY_FAULT_TYPE_PROXY_MASK (0x0000003FU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_PROXY_FAULT_TYPE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_PROXY_FAULT_TYPE_PROXY_MAX (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_PROXY_FAULT_NS_PROXY_MASK (0x00000040U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_PROXY_FAULT_NS_PROXY_SHIFT (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_TYPE_STATUS_PROXY_FAULT_NS_PROXY_MAX (0x00000001U)

/* FAULT_ATTR_STATUS_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY_FAULT_PRIVID_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY_FAULT_PRIVID_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY_FAULT_PRIVID_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY_FAULT_ROUTEID_PROXY_MASK (0x000FFF00U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY_FAULT_ROUTEID_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY_FAULT_ROUTEID_PROXY_MAX (0x00000FFFU)

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY_FAULT_XID_PROXY_MASK (0xFFF00000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY_FAULT_XID_PROXY_SHIFT (0x00000014U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_ATTR_STATUS_PROXY_FAULT_XID_PROXY_MAX (0x00000FFFU)

/* FAULT_CLEAR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_CLEAR_PROXY_FAULT_CLR_PROXY_MASK     (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_CLEAR_PROXY_FAULT_CLR_PROXY_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAULT_CLEAR_PROXY_FAULT_CLR_PROXY_MAX      (0x00000001U)

/* CLAIMREG_P0_R0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R0_CLAIMREG_P0_R0_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R0_CLAIMREG_P0_R0_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R0_CLAIMREG_P0_R0_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P0_R1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R1_CLAIMREG_P0_R1_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R1_CLAIMREG_P0_R1_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R1_CLAIMREG_P0_R1_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P0_R2 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R2_CLAIMREG_P0_R2_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R2_CLAIMREG_P0_R2_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R2_CLAIMREG_P0_R2_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P0_R3 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R3_CLAIMREG_P0_R3_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R3_CLAIMREG_P0_R3_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R3_CLAIMREG_P0_R3_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P0_R4 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R4_CLAIMREG_P0_R4_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R4_CLAIMREG_P0_R4_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R4_CLAIMREG_P0_R4_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P0_R5 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R5_CLAIMREG_P0_R5_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R5_CLAIMREG_P0_R5_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R5_CLAIMREG_P0_R5_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P0_R6 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R6_CLAIMREG_P0_R6_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R6_CLAIMREG_P0_R6_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P0_R6_CLAIMREG_P0_R6_MAX          (0xFFFFFFFFU)

/* USB0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CTRL_SERDES_SEL_MASK                  (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CTRL_SERDES_SEL_SHIFT                 (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CTRL_SERDES_SEL_MAX                   (0x00000001U)

/* USB0_PHY_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USB0_PHY_CTRL_CORE_VOLTAGE_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_PHY_CTRL_CORE_VOLTAGE_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_PHY_CTRL_CORE_VOLTAGE_MAX             (0x00000001U)

/* CPSW2_ENET1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_MODE_SEL_MASK             (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_MODE_SEL_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_MODE_SEL_MAX              (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_RGMII_ID_MODE_MASK        (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_RGMII_ID_MODE_SHIFT       (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_RGMII_ID_MODE_MAX         (0x00000001U)

/* ENET1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PORT_MODE_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PORT_MODE_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PORT_MODE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_RGMII_ID_MODE_MASK              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_RGMII_ID_MODE_SHIFT             (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_RGMII_ID_MODE_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_SERDES_SEL_MASK                 (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_SERDES_SEL_SHIFT                (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_SERDES_SEL_MAX                  (0x00000001U)

/* ENET2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PORT_MODE_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PORT_MODE_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PORT_MODE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_RGMII_ID_MODE_MASK              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_RGMII_ID_MODE_SHIFT             (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_RGMII_ID_MODE_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_SERDES_SEL_MASK                 (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_SERDES_SEL_SHIFT                (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_SERDES_SEL_MAX                  (0x00000001U)

/* ENET3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PORT_MODE_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PORT_MODE_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PORT_MODE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_RGMII_ID_MODE_MASK              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_RGMII_ID_MODE_SHIFT             (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_RGMII_ID_MODE_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_SERDES_SEL_MASK                 (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_SERDES_SEL_SHIFT                (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_SERDES_SEL_MAX                  (0x00000001U)

/* ENET4_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PORT_MODE_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PORT_MODE_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PORT_MODE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_RGMII_ID_MODE_MASK              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_RGMII_ID_MODE_SHIFT             (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_RGMII_ID_MODE_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_SERDES_SEL_MASK                 (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_SERDES_SEL_SHIFT                (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_SERDES_SEL_MAX                  (0x00000001U)

/* ENET5_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PORT_MODE_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PORT_MODE_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PORT_MODE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_RGMII_ID_MODE_MASK              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_RGMII_ID_MODE_SHIFT             (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_RGMII_ID_MODE_MAX               (0x00000001U)

/* ENET6_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PORT_MODE_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PORT_MODE_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PORT_MODE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_RGMII_ID_MODE_MASK              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_RGMII_ID_MODE_SHIFT             (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_RGMII_ID_MODE_MAX               (0x00000001U)

/* ENET7_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PORT_MODE_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PORT_MODE_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PORT_MODE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_RGMII_ID_MODE_MASK              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_RGMII_ID_MODE_SHIFT             (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_RGMII_ID_MODE_MAX               (0x00000001U)

/* ENET8_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PORT_MODE_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PORT_MODE_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PORT_MODE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_RGMII_ID_MODE_MASK              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_RGMII_ID_MODE_SHIFT             (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_RGMII_ID_MODE_MAX               (0x00000001U)

/* PCIE0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_GENERATION_SEL_MASK             (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_GENERATION_SEL_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_GENERATION_SEL_MAX              (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_MODE_SEL_MASK                   (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_MODE_SEL_SHIFT                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_MODE_SEL_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_LANE_COUNT_MASK                 (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_LANE_COUNT_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_LANE_COUNT_MAX                  (0x00000003U)

/* PCIE1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_GENERATION_SEL_MASK             (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_GENERATION_SEL_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_GENERATION_SEL_MAX              (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_MODE_SEL_MASK                   (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_MODE_SEL_SHIFT                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_MODE_SEL_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_LANE_COUNT_MASK                 (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_LANE_COUNT_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_LANE_COUNT_MAX                  (0x00000003U)

/* PCIE2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_GENERATION_SEL_MASK             (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_GENERATION_SEL_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_GENERATION_SEL_MAX              (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_MODE_SEL_MASK                   (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_MODE_SEL_SHIFT                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_MODE_SEL_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_LANE_COUNT_MASK                 (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_LANE_COUNT_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_LANE_COUNT_MAX                  (0x00000003U)

/* PCIE3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_GENERATION_SEL_MASK             (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_GENERATION_SEL_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_GENERATION_SEL_MAX              (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_MODE_SEL_MASK                   (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_MODE_SEL_SHIFT                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_MODE_SEL_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_LANE_COUNT_MASK                 (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_LANE_COUNT_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_LANE_COUNT_MAX                  (0x00000003U)

/* SERDES0_LN0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN0_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN0_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN0_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES0_LN1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN1_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN1_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN1_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES0_LN2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN2_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN2_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN2_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES0_LN3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN3_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN3_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN3_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES1_LN0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN0_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN0_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN0_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES1_LN1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN1_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN1_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN1_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES1_LN2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN2_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN2_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN2_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES1_LN3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN3_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN3_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN3_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES2_LN0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN0_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN0_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN0_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES2_LN1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN1_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN1_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN1_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES2_LN2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN2_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN2_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN2_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES2_LN3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN3_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN3_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN3_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES3_LN0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN0_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN0_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN0_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES3_LN1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN1_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN1_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN1_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES3_LN2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN2_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN2_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN2_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES3_LN3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN3_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN3_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN3_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES4_LN0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN0_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN0_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN0_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES4_LN1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN1_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN1_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN1_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES4_LN2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN2_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN2_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN2_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES4_LN3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN3_CTRL_LANE_FUNC_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN3_CTRL_LANE_FUNC_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN3_CTRL_LANE_FUNC_SEL_MAX         (0x00000003U)

/* SERDES0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CTRL_RET_EN_MASK                   (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CTRL_RET_EN_SHIFT                  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CTRL_RET_EN_MAX                    (0x00000001U)

/* SERDES1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CTRL_RET_EN_MASK                   (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CTRL_RET_EN_SHIFT                  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CTRL_RET_EN_MAX                    (0x00000001U)

/* SERDES2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CTRL_RET_EN_MASK                   (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CTRL_RET_EN_SHIFT                  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CTRL_RET_EN_MAX                    (0x00000001U)

/* SERDES3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CTRL_RET_EN_MASK                   (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CTRL_RET_EN_SHIFT                  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CTRL_RET_EN_MAX                    (0x00000001U)

/* SERDES4_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_RET_EN_MASK                   (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_RET_EN_SHIFT                  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_RET_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_REF_SEL_MASK                  (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_REF_SEL_SHIFT                 (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_REF_SEL_MAX                   (0x00000001U)

/* EPWM0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_TB_CLKEN_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_TB_CLKEN_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_TB_CLKEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_EALLOW_MASK                     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_EALLOW_SHIFT                    (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_EALLOW_MAX                      (0x00000001U)

/* EPWM1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_TB_CLKEN_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_TB_CLKEN_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_TB_CLKEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_EALLOW_MASK                     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_EALLOW_SHIFT                    (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_EALLOW_MAX                      (0x00000001U)

/* EPWM2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_TB_CLKEN_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_TB_CLKEN_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_TB_CLKEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_EALLOW_MASK                     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_EALLOW_SHIFT                    (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_EALLOW_MAX                      (0x00000001U)

/* EPWM3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_TB_CLKEN_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_TB_CLKEN_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_TB_CLKEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_EALLOW_MASK                     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_EALLOW_SHIFT                    (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_EALLOW_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_SYNCIN_SEL_MASK                 (0x00000700U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_SYNCIN_SEL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_SYNCIN_SEL_MAX                  (0x00000007U)

/* EPWM4_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_TB_CLKEN_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_TB_CLKEN_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_TB_CLKEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_EALLOW_MASK                     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_EALLOW_SHIFT                    (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_EALLOW_MAX                      (0x00000001U)

/* EPWM5_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_TB_CLKEN_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_TB_CLKEN_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_TB_CLKEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_EALLOW_MASK                     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_EALLOW_SHIFT                    (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_EALLOW_MAX                      (0x00000001U)

/* SOCA_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SOCA_SEL_SOCA_SEL_MASK                     (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCA_SEL_SOCA_SEL_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCA_SEL_SOCA_SEL_MAX                      (0x00000003U)

/* SOCB_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SOCB_SEL_SOCB_SEL_MASK                     (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCB_SEL_SOCB_SEL_SHIFT                    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCB_SEL_SOCB_SEL_MAX                      (0x00000003U)

/* EQEP_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PHASE_ERR0_MASK                  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PHASE_ERR0_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PHASE_ERR0_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PHASE_ERR1_MASK                  (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PHASE_ERR1_SHIFT                 (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PHASE_ERR1_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PHASE_ERR2_MASK                  (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PHASE_ERR2_SHIFT                 (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PHASE_ERR2_MAX                   (0x00000001U)

/* SDIO1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_SDIO1_CTRL_DRV_STR_MASK                    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_SDIO1_CTRL_DRV_STR_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SDIO1_CTRL_DRV_STR_MAX                     (0x0000001FU)

/* TIMER0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CTRL_CAP_SEL_MAX                    (0x00000007U)

/* TIMER1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_CAP_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_CASCADE_EN_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_CASCADE_EN_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_CASCADE_EN_MAX                 (0x00000001U)

/* TIMER2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CTRL_CAP_SEL_MAX                    (0x00000007U)

/* TIMER3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_CAP_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_CASCADE_EN_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_CASCADE_EN_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_CASCADE_EN_MAX                 (0x00000001U)

/* TIMER4_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CTRL_CAP_SEL_MAX                    (0x00000007U)

/* TIMER5_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_CAP_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_CASCADE_EN_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_CASCADE_EN_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_CASCADE_EN_MAX                 (0x00000001U)

/* TIMER6_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CTRL_CAP_SEL_MAX                    (0x00000007U)

/* TIMER7_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_CAP_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_CASCADE_EN_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_CASCADE_EN_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_CASCADE_EN_MAX                 (0x00000001U)

/* TIMER8_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CTRL_CAP_SEL_MAX                    (0x00000007U)

/* TIMER9_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_CAP_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_CAP_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_CAP_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_CASCADE_EN_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_CASCADE_EN_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_CASCADE_EN_MAX                 (0x00000001U)

/* TIMER10_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CTRL_CAP_SEL_MAX                   (0x00000007U)

/* TIMER11_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_CAP_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_CASCADE_EN_MASK               (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_CASCADE_EN_SHIFT              (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_CASCADE_EN_MAX                (0x00000001U)

/* TIMER12_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CTRL_CAP_SEL_MAX                   (0x00000007U)

/* TIMER13_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_CAP_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_CASCADE_EN_MASK               (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_CASCADE_EN_SHIFT              (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_CASCADE_EN_MAX                (0x00000001U)

/* TIMER14_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CTRL_CAP_SEL_MAX                   (0x00000007U)

/* TIMER15_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_CAP_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_CASCADE_EN_MASK               (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_CASCADE_EN_SHIFT              (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_CASCADE_EN_MAX                (0x00000001U)

/* TIMER16_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CTRL_CAP_SEL_MAX                   (0x00000007U)

/* TIMER17_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_CAP_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_CASCADE_EN_MASK               (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_CASCADE_EN_SHIFT              (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_CASCADE_EN_MAX                (0x00000001U)

/* TIMER18_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CTRL_CAP_SEL_MAX                   (0x00000007U)

/* TIMER19_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_CAP_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_CAP_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_CAP_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_CASCADE_EN_MASK               (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_CASCADE_EN_SHIFT              (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_CASCADE_EN_MAX                (0x00000001U)

/* TIMERIO0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO0_CTRL_OUT_SEL_MASK                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO0_CTRL_OUT_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO0_CTRL_OUT_SEL_MAX                  (0x0000001FU)

/* TIMERIO1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO1_CTRL_OUT_SEL_MASK                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO1_CTRL_OUT_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO1_CTRL_OUT_SEL_MAX                  (0x0000001FU)

/* TIMERIO2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO2_CTRL_OUT_SEL_MASK                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO2_CTRL_OUT_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO2_CTRL_OUT_SEL_MAX                  (0x0000001FU)

/* TIMERIO3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO3_CTRL_OUT_SEL_MASK                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO3_CTRL_OUT_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO3_CTRL_OUT_SEL_MAX                  (0x0000001FU)

/* TIMERIO4_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO4_CTRL_OUT_SEL_MASK                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO4_CTRL_OUT_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO4_CTRL_OUT_SEL_MAX                  (0x0000001FU)

/* TIMERIO5_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO5_CTRL_OUT_SEL_MASK                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO5_CTRL_OUT_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO5_CTRL_OUT_SEL_MAX                  (0x0000001FU)

/* TIMERIO6_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO6_CTRL_OUT_SEL_MASK                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO6_CTRL_OUT_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO6_CTRL_OUT_SEL_MAX                  (0x0000001FU)

/* TIMERIO7_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO7_CTRL_OUT_SEL_MASK                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO7_CTRL_OUT_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO7_CTRL_OUT_SEL_MAX                  (0x0000001FU)

/* I2C0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_I2C0_CTRL_HS_MCS_EN_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_I2C0_CTRL_HS_MCS_EN_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_I2C0_CTRL_HS_MCS_EN_MAX                    (0x00000001U)

/* DPHY_TX0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_LANE_FUNC_SEL_MASK           (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_LANE_FUNC_SEL_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_LANE_FUNC_SEL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_RET_EN_MASK                  (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_RET_EN_SHIFT                 (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_RET_EN_MAX                   (0x00000001U)

/* DPHY_TX1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_LANE_FUNC_SEL_MASK           (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_LANE_FUNC_SEL_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_LANE_FUNC_SEL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_RET_EN_MASK                  (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_RET_EN_SHIFT                 (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_RET_EN_MAX                   (0x00000001U)

/* EDP0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_RESET_ISO_MASK                   (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_RESET_ISO_SHIFT                  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_RESET_ISO_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_SERDES_SEL_MASK                  (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_SERDES_SEL_SHIFT                 (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_SERDES_SEL_MAX                   (0x00000001U)

/* VPAC0_CAL0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_CAL0_CTRL_CAL_SEL_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_CAL0_CTRL_CAL_SEL_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_CAL0_CTRL_CAL_SEL_MAX                (0x00000003U)

/* VPAC1_CAL0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_CAL0_CTRL_CAL_SEL_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_CAL0_CTRL_CAL_SEL_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_CAL0_CTRL_CAL_SEL_MAX                (0x00000003U)

/* CSI_RX_LOOPBACK */

#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_CSITX0_LB_SEL_MASK         (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_CSITX0_LB_SEL_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_CSITX0_LB_SEL_MAX          (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_CSITX1_LB_SEL_MASK         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_CSITX1_LB_SEL_SHIFT        (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_CSITX1_LB_SEL_MAX          (0x00000003U)

/* SPARE_CTRL0 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL0_SPARE_OUT_MASK                 (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL0_SPARE_OUT_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL0_SPARE_OUT_MAX                  (0xFFFFFFFFU)

/* SPARE_CTRL1 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL1_SPARE_OUT_MASK                 (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL1_SPARE_OUT_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL1_SPARE_OUT_MAX                  (0xFFFFFFFFU)

/* SPARE_CTRL2 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL2_SPARE_OUT_MASK                 (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL2_SPARE_OUT_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL2_SPARE_OUT_MAX                  (0xFFFFFFFFU)

/* SPARE_CTRL3 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL3_SPARE_OUT_MASK                 (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL3_SPARE_OUT_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL3_SPARE_OUT_MAX                  (0xFFFFFFFFU)

/* SPARE_CTRL4 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL4_SPARE_OUT_MASK                 (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL4_SPARE_OUT_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL4_SPARE_OUT_MAX                  (0xFFFFFFFFU)

/* SPARE_CTRL5 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL5_SPARE_OUT_MASK                 (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL5_SPARE_OUT_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL5_SPARE_OUT_MAX                  (0xFFFFFFFFU)

/* SPARE_CTRL6 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL6_SPARE_OUT_MASK                 (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL6_SPARE_OUT_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL6_SPARE_OUT_MAX                  (0xFFFFFFFFU)

/* SPARE_CTRL7 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL7_SPARE_OUT_MASK                 (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL7_SPARE_OUT_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL7_SPARE_OUT_MAX                  (0xFFFFFFFFU)

/* SPARE_STAT0 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT0_SPARE_IN_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT0_SPARE_IN_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT0_SPARE_IN_MAX                   (0xFFFFFFFFU)

/* SPARE_STAT1 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT1_SPARE_IN_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT1_SPARE_IN_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT1_SPARE_IN_MAX                   (0xFFFFFFFFU)

/* SPARE_STAT2 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT2_SPARE_IN_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT2_SPARE_IN_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT2_SPARE_IN_MAX                   (0xFFFFFFFFU)

/* SPARE_STAT3 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT3_SPARE_IN_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT3_SPARE_IN_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT3_SPARE_IN_MAX                   (0xFFFFFFFFU)

/* SPARE_STAT4 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT4_SPARE_IN_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT4_SPARE_IN_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT4_SPARE_IN_MAX                   (0xFFFFFFFFU)

/* SPARE_STAT5 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT5_SPARE_IN_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT5_SPARE_IN_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT5_SPARE_IN_MAX                   (0xFFFFFFFFU)

/* SPARE_STAT6 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT6_SPARE_IN_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT6_SPARE_IN_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT6_SPARE_IN_MAX                   (0xFFFFFFFFU)

/* SPARE_STAT7 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT7_SPARE_IN_MASK                  (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT7_SPARE_IN_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT7_SPARE_IN_MAX                   (0xFFFFFFFFU)

/* SPARE_TRIM0 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM0_TRIM_MASK                      (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM0_TRIM_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM0_TRIM_MAX                       (0xFFFFFFFFU)

/* SPARE_TRIM1 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM1_TRIM_MASK                      (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM1_TRIM_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM1_TRIM_MAX                       (0xFFFFFFFFU)

/* SPARE_TRIM2 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM2_TRIM_MASK                      (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM2_TRIM_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM2_TRIM_MAX                       (0xFFFFFFFFU)

/* SPARE_TRIM3 */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM3_TRIM_MASK                      (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM3_TRIM_SHIFT                     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM3_TRIM_MAX                       (0xFFFFFFFFU)

/* GPU0_GP_IN_REQ */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_DATA_MASK                   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_DATA_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_DATA_MAX                    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_REQ_MASK                    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_REQ_SHIFT                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_REQ_MAX                     (0x00000001U)

/* GPU0_GP_IN_ACK */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_ACK_ACK_MASK                    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_ACK_ACK_SHIFT                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_ACK_ACK_MAX                     (0x00000001U)

/* GPU0_GP_OUT_REQ */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_DATA_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_DATA_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_DATA_MAX                   (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_REQ_MASK                   (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_REQ_SHIFT                  (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_REQ_MAX                    (0x00000001U)

/* GPU0_GP_OUT_ACK */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_ACK_ACK_MASK                   (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_ACK_ACK_SHIFT                  (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_ACK_ACK_MAX                    (0x00000001U)

/* GPU1_GP_IN_REQ */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_DATA_MASK                   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_DATA_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_DATA_MAX                    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_REQ_MASK                    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_REQ_SHIFT                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_REQ_MAX                     (0x00000001U)

/* GPU1_GP_IN_ACK */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_ACK_ACK_MASK                    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_ACK_ACK_SHIFT                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_ACK_ACK_MAX                     (0x00000001U)

/* GPU1_GP_OUT_REQ */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_DATA_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_DATA_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_DATA_MAX                   (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_REQ_MASK                   (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_REQ_SHIFT                  (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_REQ_MAX                    (0x00000001U)

/* GPU1_GP_OUT_ACK */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_ACK_ACK_MASK                   (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_ACK_ACK_SHIFT                  (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_ACK_ACK_MAX                    (0x00000001U)

/* VUSR_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_V0_K3_MODE_MASK                  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_V0_K3_MODE_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_V0_K3_MODE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_V1_K3_MODE_MASK                  (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_V1_K3_MODE_SHIFT                 (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_V1_K3_MODE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_DUAL_VUSR_EN_MASK                (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_DUAL_VUSR_EN_SHIFT               (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_DUAL_VUSR_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN0_SERDES_SEL_MASK              (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN0_SERDES_SEL_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN0_SERDES_SEL_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN1_SERDES_SEL_MASK              (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN1_SERDES_SEL_SHIFT             (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN1_SERDES_SEL_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN2_SERDES_SEL_MASK              (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN2_SERDES_SEL_SHIFT             (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN2_SERDES_SEL_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN3_SERDES_SEL_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN3_SERDES_SEL_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_LN3_SERDES_SEL_MAX               (0x00000001U)

/* UFS_PHY_CAL_CTRL0 */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_LSVCO_DAC_MASK           (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_LSVCO_DAC_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_LSVCO_DAC_MAX            (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_REXT_MASK                (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_REXT_SHIFT               (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_REXT_MAX                 (0x0000001FU)

/* UFS_PHY_CAL_CTRL1 */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_RX0_ODT_MASK             (0x0000003FU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_RX0_ODT_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_RX0_ODT_MAX              (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_RX1_ODT_MASK             (0x003F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_RX1_ODT_SHIFT            (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_RX1_ODT_MAX              (0x0000003FU)

/* UFS_PHY_CAL_CTRL2 */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX0_LDO_SA_MASK          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX0_LDO_SA_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX0_LDO_SA_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX0_LDO_LA_MASK          (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX0_LDO_LA_SHIFT         (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX0_LDO_LA_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX0_DEEMPH_MAC_MASK      (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX0_DEEMPH_MAC_SHIFT     (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX0_DEEMPH_MAC_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX1_LDO_SA_MASK          (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX1_LDO_SA_SHIFT         (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX1_LDO_SA_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX1_LDO_LA_MASK          (0x00F00000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX1_LDO_LA_SHIFT         (0x00000014U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX1_LDO_LA_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX1_DEEMPH_MAC_MASK      (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX1_DEEMPH_MAC_SHIFT     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_TX1_DEEMPH_MAC_MAX       (0x0000000FU)

/* UFS_PHY_CAL_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_LSVCO_DAC_MASK            (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_LSVCO_DAC_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_LSVCO_DAC_MAX             (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_LSVCO_DONE_MASK           (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_LSVCO_DONE_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_LSVCO_DONE_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_TXPLL_ERR_MASK            (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_TXPLL_ERR_SHIFT           (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_TXPLL_ERR_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX0_ODT_MASK              (0x003F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX0_ODT_SHIFT             (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX0_ODT_MAX               (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX0_CDR_ERR_MASK          (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX0_CDR_ERR_SHIFT         (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX0_CDR_ERR_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX1_ODT_MASK              (0x3F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX1_ODT_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX1_ODT_MAX               (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX1_CDR_ERR_MASK          (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX1_CDR_ERR_SHIFT         (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_RX1_CDR_ERR_MAX           (0x00000001U)

/* MCASP1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR14_SRC_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR14_SRC_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR14_SRC_MAX                  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR14_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR14_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR14_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR15_SRC_MASK                 (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR15_SRC_SHIFT                (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR15_SRC_MAX                  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR15_EN_MASK                  (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR15_EN_SHIFT                 (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_AXR15_EN_MAX                   (0x00000001U)

/* MCASP2_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR14_SRC_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR14_SRC_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR14_SRC_MAX                  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR14_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR14_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR14_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR15_SRC_MASK                 (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR15_SRC_SHIFT                (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR15_SRC_MAX                  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR15_EN_MASK                  (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR15_EN_SHIFT                 (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_AXR15_EN_MAX                   (0x00000001U)

/* MCASP3_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR14_SRC_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR14_SRC_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR14_SRC_MAX                  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR14_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR14_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR14_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR15_SRC_MASK                 (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR15_SRC_SHIFT                (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR15_SRC_MAX                  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR15_EN_MASK                  (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR15_EN_SHIFT                 (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_AXR15_EN_MAX                   (0x00000001U)

/* MCASP4_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR14_SRC_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR14_SRC_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR14_SRC_MAX                  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR14_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR14_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR14_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR15_SRC_MASK                 (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR15_SRC_SHIFT                (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR15_SRC_MAX                  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR15_EN_MASK                  (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR15_EN_SHIFT                 (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_AXR15_EN_MAX                   (0x00000001U)

/* GPU0_CFG */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_GPU_ID_MASK                       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_GPU_ID_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_GPU_ID_MAX                        (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_GPU_COUNT_MASK                    (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_GPU_COUNT_SHIFT                   (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_GPU_COUNT_MAX                     (0x0000000FU)

/* GPU1_CFG */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_GPU_ID_MASK                       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_GPU_ID_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_GPU_ID_MAX                        (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_GPU_COUNT_MASK                    (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_GPU_COUNT_SHIFT                   (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_GPU_COUNT_MAX                     (0x0000000FU)

/* GPU0_PWR_REQ */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_GPU_MASK_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_GPU_MASK_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_GPU_MASK_MAX                  (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_DOMAIN_MASK                   (0x00000700U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_DOMAIN_SHIFT                  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_DOMAIN_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_TYPE_MASK                     (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_TYPE_SHIFT                    (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_TYPE_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_REQ_MASK                      (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_REQ_SHIFT                     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_REQ_MAX                       (0x00000001U)

/* GPU0_PWR_ACK */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_COMPLETE_MASK                 (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_COMPLETE_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_COMPLETE_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_ABORT_MASK                    (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_ABORT_SHIFT                   (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_ABORT_MAX                     (0x00000001U)

/* GPU1_PWR_REQ */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_GPU_MASK_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_GPU_MASK_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_GPU_MASK_MAX                  (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_DOMAIN_MASK                   (0x00000700U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_DOMAIN_SHIFT                  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_DOMAIN_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_TYPE_MASK                     (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_TYPE_SHIFT                    (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_TYPE_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_REQ_MASK                      (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_REQ_SHIFT                     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_REQ_MAX                       (0x00000001U)

/* GPU1_PWR_ACK */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_COMPLETE_MASK                 (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_COMPLETE_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_COMPLETE_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_ABORT_MASK                    (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_ABORT_SHIFT                   (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_ABORT_MAX                     (0x00000001U)

/* MAIN_MTOG0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_TIMEOUT_VAL_MASK           (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_TIMEOUT_VAL_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_TIMEOUT_VAL_MAX            (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_TIMEOUT_EN_MASK            (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_TIMEOUT_EN_SHIFT           (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_TIMEOUT_EN_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_FORCE_TIMEOUT_MASK         (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_FORCE_TIMEOUT_SHIFT        (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_FORCE_TIMEOUT_MAX          (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_IDLE_STAT_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_IDLE_STAT_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_IDLE_STAT_MAX              (0x00000001U)

/* MAIN_MTOG1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_TIMEOUT_VAL_MASK           (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_TIMEOUT_VAL_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_TIMEOUT_VAL_MAX            (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_TIMEOUT_EN_MASK            (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_TIMEOUT_EN_SHIFT           (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_TIMEOUT_EN_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_FORCE_TIMEOUT_MASK         (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_FORCE_TIMEOUT_SHIFT        (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_FORCE_TIMEOUT_MAX          (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_IDLE_STAT_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_IDLE_STAT_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_IDLE_STAT_MAX              (0x00000001U)

/* MAIN_MTOG4_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_TIMEOUT_VAL_MASK           (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_TIMEOUT_VAL_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_TIMEOUT_VAL_MAX            (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_TIMEOUT_EN_MASK            (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_TIMEOUT_EN_SHIFT           (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_TIMEOUT_EN_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_FORCE_TIMEOUT_MASK         (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_FORCE_TIMEOUT_SHIFT        (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_FORCE_TIMEOUT_MAX          (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_IDLE_STAT_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_IDLE_STAT_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_IDLE_STAT_MAX              (0x00000001U)

/* MAIN_MTOG5_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_TIMEOUT_VAL_MASK           (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_TIMEOUT_VAL_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_TIMEOUT_VAL_MAX            (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_TIMEOUT_EN_MASK            (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_TIMEOUT_EN_SHIFT           (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_TIMEOUT_EN_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_FORCE_TIMEOUT_MASK         (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_FORCE_TIMEOUT_SHIFT        (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_FORCE_TIMEOUT_MAX          (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_IDLE_STAT_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_IDLE_STAT_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_IDLE_STAT_MAX              (0x00000001U)

/* MAIN_MTOG14_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG16_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG17_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG18_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG19_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG20_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG21_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG22_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG23_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG24_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG25_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG32_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG33_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG34_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG35_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG36_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG37_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG38_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG39_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG40_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG41_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG42_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* MAIN_MTOG43_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_TIMEOUT_VAL_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_TIMEOUT_VAL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_TIMEOUT_VAL_MAX           (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_TIMEOUT_EN_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_TIMEOUT_EN_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_TIMEOUT_EN_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_FORCE_TIMEOUT_MASK        (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_FORCE_TIMEOUT_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_FORCE_TIMEOUT_MAX         (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_IDLE_STAT_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_IDLE_STAT_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_IDLE_STAT_MAX             (0x00000001U)

/* CC_FLUSH_CTRL0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL0_FLUSH_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL0_FLUSH_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL0_FLUSH_MAX                   (0x000000FFU)

/* CC_FLUSH_CTRL1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL1_FLUSH_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL1_FLUSH_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL1_FLUSH_MAX                   (0x000000FFU)

/* CC_FLUSH_CTRL4 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL4_FLUSH_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL4_FLUSH_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL4_FLUSH_MAX                   (0x000000FFU)

/* CC_FLUSH_CTRL5 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL5_FLUSH_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL5_FLUSH_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL5_FLUSH_MAX                   (0x000000FFU)

/* CC_FLUSH_CTRL6 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL6_FLUSH_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL6_FLUSH_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL6_FLUSH_MAX                   (0x000000FFU)

/* CC_FLUSH_CTRL7 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL7_FLUSH_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL7_FLUSH_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL7_FLUSH_MAX                   (0x000000FFU)

/* CC_FLUSH_CTRL8 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL8_FLUSH_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL8_FLUSH_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL8_FLUSH_MAX                   (0x000000FFU)

/* CC_FLUSH_CTRL9 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL9_FLUSH_MASK                  (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL9_FLUSH_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL9_FLUSH_MAX                   (0x000000FFU)

/* CC_FLUSH_CTRL12 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL12_FLUSH_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL12_FLUSH_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL12_FLUSH_MAX                  (0x000000FFU)

/* CC_FLUSH_CTRL13 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL13_FLUSH_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL13_FLUSH_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL13_FLUSH_MAX                  (0x000000FFU)

/* CC_FLUSH_CTRL14 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL14_FLUSH_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL14_FLUSH_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL14_FLUSH_MAX                  (0x000000FFU)

/* CC_FLUSH_CTRL15 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL15_FLUSH_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL15_FLUSH_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL15_FLUSH_MAX                  (0x000000FFU)

/* CC_FLUSH_CTRL16 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL16_FLUSH_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL16_FLUSH_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL16_FLUSH_MAX                  (0x000000FFU)

/* CC_FLUSH_CTRL17 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL17_FLUSH_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL17_FLUSH_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL17_FLUSH_MAX                  (0x000000FFU)

/* CC_FLUSH_CTRL18 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL18_FLUSH_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL18_FLUSH_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL18_FLUSH_MAX                  (0x000000FFU)

/* CC_FLUSH_CTRL19 */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL19_FLUSH_MASK                 (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL19_FLUSH_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL19_FLUSH_MAX                  (0x000000FFU)

/* LOCK1_KICK0 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK0_LOCK1_KICK0_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK0_LOCK1_KICK0_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK0_LOCK1_KICK0_MAX                (0xFFFFFFFFU)

/* LOCK1_KICK1 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK1_LOCK1_KICK1_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK1_LOCK1_KICK1_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK1_LOCK1_KICK1_MAX                (0xFFFFFFFFU)

/* CLAIMREG_P1_R0_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R0_READONLY_CLAIMREG_P1_R0_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R0_READONLY_CLAIMREG_P1_R0_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R0_READONLY_CLAIMREG_P1_R0_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R1_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R1_READONLY_CLAIMREG_P1_R1_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R1_READONLY_CLAIMREG_P1_R1_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R1_READONLY_CLAIMREG_P1_R1_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R2_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R2_READONLY_CLAIMREG_P1_R2_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R2_READONLY_CLAIMREG_P1_R2_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R2_READONLY_CLAIMREG_P1_R2_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R3_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R3_READONLY_CLAIMREG_P1_R3_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R3_READONLY_CLAIMREG_P1_R3_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R3_READONLY_CLAIMREG_P1_R3_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R4_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R4_READONLY_CLAIMREG_P1_R4_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R4_READONLY_CLAIMREG_P1_R4_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R4_READONLY_CLAIMREG_P1_R4_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R5_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R5_READONLY_CLAIMREG_P1_R5_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R5_READONLY_CLAIMREG_P1_R5_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R5_READONLY_CLAIMREG_P1_R5_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R6_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R6_READONLY_CLAIMREG_P1_R6_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R6_READONLY_CLAIMREG_P1_R6_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R6_READONLY_CLAIMREG_P1_R6_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R7_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R7_READONLY_CLAIMREG_P1_R7_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R7_READONLY_CLAIMREG_P1_R7_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R7_READONLY_CLAIMREG_P1_R7_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R8_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R8_READONLY_CLAIMREG_P1_R8_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R8_READONLY_CLAIMREG_P1_R8_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R8_READONLY_CLAIMREG_P1_R8_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R9_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R9_READONLY_CLAIMREG_P1_R9_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R9_READONLY_CLAIMREG_P1_R9_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R9_READONLY_CLAIMREG_P1_R9_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R10_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R10_READONLY_CLAIMREG_P1_R10_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R10_READONLY_CLAIMREG_P1_R10_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R10_READONLY_CLAIMREG_P1_R10_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R11_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R11_READONLY_CLAIMREG_P1_R11_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R11_READONLY_CLAIMREG_P1_R11_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R11_READONLY_CLAIMREG_P1_R11_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R12_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R12_READONLY_CLAIMREG_P1_R12_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R12_READONLY_CLAIMREG_P1_R12_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R12_READONLY_CLAIMREG_P1_R12_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R13_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R13_READONLY_CLAIMREG_P1_R13_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R13_READONLY_CLAIMREG_P1_R13_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R13_READONLY_CLAIMREG_P1_R13_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P1_R14_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R14_READONLY_CLAIMREG_P1_R14_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R14_READONLY_CLAIMREG_P1_R14_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R14_READONLY_CLAIMREG_P1_R14_READONLY_MAX (0xFFFFFFFFU)

/* USB0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CTRL_PROXY_USB0_CTRL_SERDES_SEL_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CTRL_PROXY_USB0_CTRL_SERDES_SEL_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CTRL_PROXY_USB0_CTRL_SERDES_SEL_PROXY_MAX (0x00000001U)

/* USB0_PHY_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USB0_PHY_CTRL_PROXY_USB0_PHY_CTRL_CORE_VOLTAGE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_PHY_CTRL_PROXY_USB0_PHY_CTRL_CORE_VOLTAGE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_PHY_CTRL_PROXY_USB0_PHY_CTRL_CORE_VOLTAGE_PROXY_MAX (0x00000001U)

/* CPSW2_ENET1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_PROXY_CPSW2_ENET1_CTRL_MODE_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_PROXY_CPSW2_ENET1_CTRL_MODE_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_PROXY_CPSW2_ENET1_CTRL_MODE_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_PROXY_CPSW2_ENET1_CTRL_RGMII_ID_MODE_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_PROXY_CPSW2_ENET1_CTRL_RGMII_ID_MODE_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_ENET1_CTRL_PROXY_CPSW2_ENET1_CTRL_RGMII_ID_MODE_PROXY_MAX (0x00000001U)

/* ENET1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY_ENET1_CTRL_PORT_MODE_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY_ENET1_CTRL_PORT_MODE_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY_ENET1_CTRL_PORT_MODE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY_ENET1_CTRL_RGMII_ID_MODE_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY_ENET1_CTRL_RGMII_ID_MODE_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY_ENET1_CTRL_RGMII_ID_MODE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY_ENET1_CTRL_SERDES_SEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY_ENET1_CTRL_SERDES_SEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET1_CTRL_PROXY_ENET1_CTRL_SERDES_SEL_PROXY_MAX (0x00000001U)

/* ENET2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY_ENET2_CTRL_PORT_MODE_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY_ENET2_CTRL_PORT_MODE_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY_ENET2_CTRL_PORT_MODE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY_ENET2_CTRL_RGMII_ID_MODE_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY_ENET2_CTRL_RGMII_ID_MODE_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY_ENET2_CTRL_RGMII_ID_MODE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY_ENET2_CTRL_SERDES_SEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY_ENET2_CTRL_SERDES_SEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET2_CTRL_PROXY_ENET2_CTRL_SERDES_SEL_PROXY_MAX (0x00000001U)

/* ENET3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY_ENET3_CTRL_PORT_MODE_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY_ENET3_CTRL_PORT_MODE_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY_ENET3_CTRL_PORT_MODE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY_ENET3_CTRL_RGMII_ID_MODE_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY_ENET3_CTRL_RGMII_ID_MODE_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY_ENET3_CTRL_RGMII_ID_MODE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY_ENET3_CTRL_SERDES_SEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY_ENET3_CTRL_SERDES_SEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET3_CTRL_PROXY_ENET3_CTRL_SERDES_SEL_PROXY_MAX (0x00000001U)

/* ENET4_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY_ENET4_CTRL_PORT_MODE_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY_ENET4_CTRL_PORT_MODE_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY_ENET4_CTRL_PORT_MODE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY_ENET4_CTRL_RGMII_ID_MODE_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY_ENET4_CTRL_RGMII_ID_MODE_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY_ENET4_CTRL_RGMII_ID_MODE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY_ENET4_CTRL_SERDES_SEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY_ENET4_CTRL_SERDES_SEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET4_CTRL_PROXY_ENET4_CTRL_SERDES_SEL_PROXY_MAX (0x00000001U)

/* ENET5_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PROXY_ENET5_CTRL_PORT_MODE_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PROXY_ENET5_CTRL_PORT_MODE_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PROXY_ENET5_CTRL_PORT_MODE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PROXY_ENET5_CTRL_RGMII_ID_MODE_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PROXY_ENET5_CTRL_RGMII_ID_MODE_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET5_CTRL_PROXY_ENET5_CTRL_RGMII_ID_MODE_PROXY_MAX (0x00000001U)

/* ENET6_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PROXY_ENET6_CTRL_PORT_MODE_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PROXY_ENET6_CTRL_PORT_MODE_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PROXY_ENET6_CTRL_PORT_MODE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PROXY_ENET6_CTRL_RGMII_ID_MODE_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PROXY_ENET6_CTRL_RGMII_ID_MODE_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET6_CTRL_PROXY_ENET6_CTRL_RGMII_ID_MODE_PROXY_MAX (0x00000001U)

/* ENET7_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PROXY_ENET7_CTRL_PORT_MODE_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PROXY_ENET7_CTRL_PORT_MODE_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PROXY_ENET7_CTRL_PORT_MODE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PROXY_ENET7_CTRL_RGMII_ID_MODE_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PROXY_ENET7_CTRL_RGMII_ID_MODE_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET7_CTRL_PROXY_ENET7_CTRL_RGMII_ID_MODE_PROXY_MAX (0x00000001U)

/* ENET8_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PROXY_ENET8_CTRL_PORT_MODE_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PROXY_ENET8_CTRL_PORT_MODE_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PROXY_ENET8_CTRL_PORT_MODE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PROXY_ENET8_CTRL_RGMII_ID_MODE_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PROXY_ENET8_CTRL_RGMII_ID_MODE_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_ENET8_CTRL_PROXY_ENET8_CTRL_RGMII_ID_MODE_PROXY_MAX (0x00000001U)

/* PCIE0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY_PCIE0_CTRL_GENERATION_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY_PCIE0_CTRL_GENERATION_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY_PCIE0_CTRL_GENERATION_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY_PCIE0_CTRL_MODE_SEL_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY_PCIE0_CTRL_MODE_SEL_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY_PCIE0_CTRL_MODE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY_PCIE0_CTRL_LANE_COUNT_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY_PCIE0_CTRL_LANE_COUNT_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CTRL_PROXY_PCIE0_CTRL_LANE_COUNT_PROXY_MAX (0x00000003U)

/* PCIE1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY_PCIE1_CTRL_GENERATION_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY_PCIE1_CTRL_GENERATION_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY_PCIE1_CTRL_GENERATION_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY_PCIE1_CTRL_MODE_SEL_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY_PCIE1_CTRL_MODE_SEL_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY_PCIE1_CTRL_MODE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY_PCIE1_CTRL_LANE_COUNT_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY_PCIE1_CTRL_LANE_COUNT_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CTRL_PROXY_PCIE1_CTRL_LANE_COUNT_PROXY_MAX (0x00000003U)

/* PCIE2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY_PCIE2_CTRL_GENERATION_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY_PCIE2_CTRL_GENERATION_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY_PCIE2_CTRL_GENERATION_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY_PCIE2_CTRL_MODE_SEL_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY_PCIE2_CTRL_MODE_SEL_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY_PCIE2_CTRL_MODE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY_PCIE2_CTRL_LANE_COUNT_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY_PCIE2_CTRL_LANE_COUNT_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CTRL_PROXY_PCIE2_CTRL_LANE_COUNT_PROXY_MAX (0x00000003U)

/* PCIE3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY_PCIE3_CTRL_GENERATION_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY_PCIE3_CTRL_GENERATION_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY_PCIE3_CTRL_GENERATION_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY_PCIE3_CTRL_MODE_SEL_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY_PCIE3_CTRL_MODE_SEL_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY_PCIE3_CTRL_MODE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY_PCIE3_CTRL_LANE_COUNT_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY_PCIE3_CTRL_LANE_COUNT_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CTRL_PROXY_PCIE3_CTRL_LANE_COUNT_PROXY_MAX (0x00000003U)

/* SERDES0_LN0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN0_CTRL_PROXY_SERDES0_LN0_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN0_CTRL_PROXY_SERDES0_LN0_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN0_CTRL_PROXY_SERDES0_LN0_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES0_LN1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN1_CTRL_PROXY_SERDES0_LN1_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN1_CTRL_PROXY_SERDES0_LN1_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN1_CTRL_PROXY_SERDES0_LN1_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES0_LN2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN2_CTRL_PROXY_SERDES0_LN2_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN2_CTRL_PROXY_SERDES0_LN2_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN2_CTRL_PROXY_SERDES0_LN2_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES0_LN3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN3_CTRL_PROXY_SERDES0_LN3_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN3_CTRL_PROXY_SERDES0_LN3_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_LN3_CTRL_PROXY_SERDES0_LN3_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES1_LN0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN0_CTRL_PROXY_SERDES1_LN0_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN0_CTRL_PROXY_SERDES1_LN0_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN0_CTRL_PROXY_SERDES1_LN0_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES1_LN1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN1_CTRL_PROXY_SERDES1_LN1_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN1_CTRL_PROXY_SERDES1_LN1_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN1_CTRL_PROXY_SERDES1_LN1_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES1_LN2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN2_CTRL_PROXY_SERDES1_LN2_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN2_CTRL_PROXY_SERDES1_LN2_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN2_CTRL_PROXY_SERDES1_LN2_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES1_LN3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN3_CTRL_PROXY_SERDES1_LN3_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN3_CTRL_PROXY_SERDES1_LN3_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_LN3_CTRL_PROXY_SERDES1_LN3_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES2_LN0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN0_CTRL_PROXY_SERDES2_LN0_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN0_CTRL_PROXY_SERDES2_LN0_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN0_CTRL_PROXY_SERDES2_LN0_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES2_LN1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN1_CTRL_PROXY_SERDES2_LN1_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN1_CTRL_PROXY_SERDES2_LN1_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN1_CTRL_PROXY_SERDES2_LN1_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES2_LN2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN2_CTRL_PROXY_SERDES2_LN2_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN2_CTRL_PROXY_SERDES2_LN2_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN2_CTRL_PROXY_SERDES2_LN2_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES2_LN3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN3_CTRL_PROXY_SERDES2_LN3_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN3_CTRL_PROXY_SERDES2_LN3_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_LN3_CTRL_PROXY_SERDES2_LN3_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES3_LN0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN0_CTRL_PROXY_SERDES3_LN0_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN0_CTRL_PROXY_SERDES3_LN0_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN0_CTRL_PROXY_SERDES3_LN0_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES3_LN1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN1_CTRL_PROXY_SERDES3_LN1_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN1_CTRL_PROXY_SERDES3_LN1_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN1_CTRL_PROXY_SERDES3_LN1_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES3_LN2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN2_CTRL_PROXY_SERDES3_LN2_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN2_CTRL_PROXY_SERDES3_LN2_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN2_CTRL_PROXY_SERDES3_LN2_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES3_LN3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN3_CTRL_PROXY_SERDES3_LN3_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN3_CTRL_PROXY_SERDES3_LN3_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_LN3_CTRL_PROXY_SERDES3_LN3_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES4_LN0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN0_CTRL_PROXY_SERDES4_LN0_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN0_CTRL_PROXY_SERDES4_LN0_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN0_CTRL_PROXY_SERDES4_LN0_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES4_LN1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN1_CTRL_PROXY_SERDES4_LN1_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN1_CTRL_PROXY_SERDES4_LN1_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN1_CTRL_PROXY_SERDES4_LN1_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES4_LN2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN2_CTRL_PROXY_SERDES4_LN2_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN2_CTRL_PROXY_SERDES4_LN2_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN2_CTRL_PROXY_SERDES4_LN2_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES4_LN3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN3_CTRL_PROXY_SERDES4_LN3_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN3_CTRL_PROXY_SERDES4_LN3_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_LN3_CTRL_PROXY_SERDES4_LN3_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

/* SERDES0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CTRL_PROXY_SERDES0_CTRL_RET_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CTRL_PROXY_SERDES0_CTRL_RET_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CTRL_PROXY_SERDES0_CTRL_RET_EN_PROXY_MAX (0x00000001U)

/* SERDES1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CTRL_PROXY_SERDES1_CTRL_RET_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CTRL_PROXY_SERDES1_CTRL_RET_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CTRL_PROXY_SERDES1_CTRL_RET_EN_PROXY_MAX (0x00000001U)

/* SERDES2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CTRL_PROXY_SERDES2_CTRL_RET_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CTRL_PROXY_SERDES2_CTRL_RET_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CTRL_PROXY_SERDES2_CTRL_RET_EN_PROXY_MAX (0x00000001U)

/* SERDES3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CTRL_PROXY_SERDES3_CTRL_RET_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CTRL_PROXY_SERDES3_CTRL_RET_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CTRL_PROXY_SERDES3_CTRL_RET_EN_PROXY_MAX (0x00000001U)

/* SERDES4_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_PROXY_SERDES4_CTRL_RET_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_PROXY_SERDES4_CTRL_RET_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_PROXY_SERDES4_CTRL_RET_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_PROXY_SERDES4_CTRL_REF_SEL_PROXY_MASK (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_PROXY_SERDES4_CTRL_REF_SEL_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CTRL_PROXY_SERDES4_CTRL_REF_SEL_PROXY_MAX (0x00000001U)

/* EPWM0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_PROXY_EPWM0_CTRL_TB_CLKEN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_PROXY_EPWM0_CTRL_TB_CLKEN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_PROXY_EPWM0_CTRL_TB_CLKEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_PROXY_EPWM0_CTRL_EALLOW_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_PROXY_EPWM0_CTRL_EALLOW_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_PROXY_EPWM0_CTRL_EALLOW_PROXY_MAX (0x00000001U)

/* EPWM1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_PROXY_EPWM1_CTRL_TB_CLKEN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_PROXY_EPWM1_CTRL_TB_CLKEN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_PROXY_EPWM1_CTRL_TB_CLKEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_PROXY_EPWM1_CTRL_EALLOW_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_PROXY_EPWM1_CTRL_EALLOW_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM1_CTRL_PROXY_EPWM1_CTRL_EALLOW_PROXY_MAX (0x00000001U)

/* EPWM2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_PROXY_EPWM2_CTRL_TB_CLKEN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_PROXY_EPWM2_CTRL_TB_CLKEN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_PROXY_EPWM2_CTRL_TB_CLKEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_PROXY_EPWM2_CTRL_EALLOW_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_PROXY_EPWM2_CTRL_EALLOW_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM2_CTRL_PROXY_EPWM2_CTRL_EALLOW_PROXY_MAX (0x00000001U)

/* EPWM3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY_EPWM3_CTRL_TB_CLKEN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY_EPWM3_CTRL_TB_CLKEN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY_EPWM3_CTRL_TB_CLKEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY_EPWM3_CTRL_EALLOW_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY_EPWM3_CTRL_EALLOW_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY_EPWM3_CTRL_EALLOW_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY_EPWM3_CTRL_SYNCIN_SEL_PROXY_MASK (0x00000700U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY_EPWM3_CTRL_SYNCIN_SEL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_PROXY_EPWM3_CTRL_SYNCIN_SEL_PROXY_MAX (0x00000007U)

/* EPWM4_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_PROXY_EPWM4_CTRL_TB_CLKEN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_PROXY_EPWM4_CTRL_TB_CLKEN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_PROXY_EPWM4_CTRL_TB_CLKEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_PROXY_EPWM4_CTRL_EALLOW_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_PROXY_EPWM4_CTRL_EALLOW_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM4_CTRL_PROXY_EPWM4_CTRL_EALLOW_PROXY_MAX (0x00000001U)

/* EPWM5_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_PROXY_EPWM5_CTRL_TB_CLKEN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_PROXY_EPWM5_CTRL_TB_CLKEN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_PROXY_EPWM5_CTRL_TB_CLKEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_PROXY_EPWM5_CTRL_EALLOW_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_PROXY_EPWM5_CTRL_EALLOW_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EPWM5_CTRL_PROXY_EPWM5_CTRL_EALLOW_PROXY_MAX (0x00000001U)

/* SOCA_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SOCA_SEL_PROXY_SOCA_SEL_SOCA_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCA_SEL_PROXY_SOCA_SEL_SOCA_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCA_SEL_PROXY_SOCA_SEL_SOCA_SEL_PROXY_MAX (0x00000003U)

/* SOCB_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SOCB_SEL_PROXY_SOCB_SEL_SOCB_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCB_SEL_PROXY_SOCB_SEL_SOCB_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SOCB_SEL_PROXY_SOCB_SEL_SOCB_SEL_PROXY_MAX (0x00000003U)

/* EQEP_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY_EQEP_STAT_PHASE_ERR0_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY_EQEP_STAT_PHASE_ERR0_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY_EQEP_STAT_PHASE_ERR0_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY_EQEP_STAT_PHASE_ERR1_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY_EQEP_STAT_PHASE_ERR1_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY_EQEP_STAT_PHASE_ERR1_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY_EQEP_STAT_PHASE_ERR2_PROXY_MASK (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY_EQEP_STAT_PHASE_ERR2_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_EQEP_STAT_PROXY_EQEP_STAT_PHASE_ERR2_PROXY_MAX (0x00000001U)

/* SDIO1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SDIO1_CTRL_PROXY_SDIO1_CTRL_DRV_STR_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_SDIO1_CTRL_PROXY_SDIO1_CTRL_DRV_STR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SDIO1_CTRL_PROXY_SDIO1_CTRL_DRV_STR_PROXY_MAX (0x0000001FU)

/* TIMER0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CTRL_PROXY_TIMER0_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CTRL_PROXY_TIMER0_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CTRL_PROXY_TIMER0_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_PROXY_TIMER1_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_PROXY_TIMER1_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_PROXY_TIMER1_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_PROXY_TIMER1_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_PROXY_TIMER1_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CTRL_PROXY_TIMER1_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMER2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CTRL_PROXY_TIMER2_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CTRL_PROXY_TIMER2_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CTRL_PROXY_TIMER2_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_PROXY_TIMER3_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_PROXY_TIMER3_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_PROXY_TIMER3_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_PROXY_TIMER3_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_PROXY_TIMER3_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CTRL_PROXY_TIMER3_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMER4_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CTRL_PROXY_TIMER4_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CTRL_PROXY_TIMER4_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CTRL_PROXY_TIMER4_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER5_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_PROXY_TIMER5_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_PROXY_TIMER5_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_PROXY_TIMER5_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_PROXY_TIMER5_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_PROXY_TIMER5_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CTRL_PROXY_TIMER5_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMER6_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CTRL_PROXY_TIMER6_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CTRL_PROXY_TIMER6_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CTRL_PROXY_TIMER6_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER7_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_PROXY_TIMER7_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_PROXY_TIMER7_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_PROXY_TIMER7_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_PROXY_TIMER7_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_PROXY_TIMER7_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CTRL_PROXY_TIMER7_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMER8_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CTRL_PROXY_TIMER8_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CTRL_PROXY_TIMER8_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CTRL_PROXY_TIMER8_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER9_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_PROXY_TIMER9_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_PROXY_TIMER9_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_PROXY_TIMER9_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_PROXY_TIMER9_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_PROXY_TIMER9_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CTRL_PROXY_TIMER9_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMER10_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CTRL_PROXY_TIMER10_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CTRL_PROXY_TIMER10_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CTRL_PROXY_TIMER10_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER11_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_PROXY_TIMER11_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_PROXY_TIMER11_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_PROXY_TIMER11_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_PROXY_TIMER11_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_PROXY_TIMER11_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CTRL_PROXY_TIMER11_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMER12_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CTRL_PROXY_TIMER12_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CTRL_PROXY_TIMER12_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CTRL_PROXY_TIMER12_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER13_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_PROXY_TIMER13_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_PROXY_TIMER13_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_PROXY_TIMER13_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_PROXY_TIMER13_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_PROXY_TIMER13_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CTRL_PROXY_TIMER13_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMER14_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CTRL_PROXY_TIMER14_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CTRL_PROXY_TIMER14_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CTRL_PROXY_TIMER14_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER15_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_PROXY_TIMER15_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_PROXY_TIMER15_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_PROXY_TIMER15_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_PROXY_TIMER15_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_PROXY_TIMER15_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CTRL_PROXY_TIMER15_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMER16_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CTRL_PROXY_TIMER16_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CTRL_PROXY_TIMER16_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CTRL_PROXY_TIMER16_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER17_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_PROXY_TIMER17_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_PROXY_TIMER17_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_PROXY_TIMER17_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_PROXY_TIMER17_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_PROXY_TIMER17_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CTRL_PROXY_TIMER17_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMER18_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CTRL_PROXY_TIMER18_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CTRL_PROXY_TIMER18_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CTRL_PROXY_TIMER18_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

/* TIMER19_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_PROXY_TIMER19_CTRL_CAP_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_PROXY_TIMER19_CTRL_CAP_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_PROXY_TIMER19_CTRL_CAP_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_PROXY_TIMER19_CTRL_CASCADE_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_PROXY_TIMER19_CTRL_CASCADE_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CTRL_PROXY_TIMER19_CTRL_CASCADE_EN_PROXY_MAX (0x00000001U)

/* TIMERIO0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO0_CTRL_PROXY_TIMERIO0_CTRL_OUT_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO0_CTRL_PROXY_TIMERIO0_CTRL_OUT_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO0_CTRL_PROXY_TIMERIO0_CTRL_OUT_SEL_PROXY_MAX (0x0000001FU)

/* TIMERIO1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO1_CTRL_PROXY_TIMERIO1_CTRL_OUT_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO1_CTRL_PROXY_TIMERIO1_CTRL_OUT_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO1_CTRL_PROXY_TIMERIO1_CTRL_OUT_SEL_PROXY_MAX (0x0000001FU)

/* TIMERIO2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO2_CTRL_PROXY_TIMERIO2_CTRL_OUT_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO2_CTRL_PROXY_TIMERIO2_CTRL_OUT_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO2_CTRL_PROXY_TIMERIO2_CTRL_OUT_SEL_PROXY_MAX (0x0000001FU)

/* TIMERIO3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO3_CTRL_PROXY_TIMERIO3_CTRL_OUT_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO3_CTRL_PROXY_TIMERIO3_CTRL_OUT_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO3_CTRL_PROXY_TIMERIO3_CTRL_OUT_SEL_PROXY_MAX (0x0000001FU)

/* TIMERIO4_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO4_CTRL_PROXY_TIMERIO4_CTRL_OUT_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO4_CTRL_PROXY_TIMERIO4_CTRL_OUT_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO4_CTRL_PROXY_TIMERIO4_CTRL_OUT_SEL_PROXY_MAX (0x0000001FU)

/* TIMERIO5_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO5_CTRL_PROXY_TIMERIO5_CTRL_OUT_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO5_CTRL_PROXY_TIMERIO5_CTRL_OUT_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO5_CTRL_PROXY_TIMERIO5_CTRL_OUT_SEL_PROXY_MAX (0x0000001FU)

/* TIMERIO6_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO6_CTRL_PROXY_TIMERIO6_CTRL_OUT_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO6_CTRL_PROXY_TIMERIO6_CTRL_OUT_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO6_CTRL_PROXY_TIMERIO6_CTRL_OUT_SEL_PROXY_MAX (0x0000001FU)

/* TIMERIO7_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO7_CTRL_PROXY_TIMERIO7_CTRL_OUT_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO7_CTRL_PROXY_TIMERIO7_CTRL_OUT_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMERIO7_CTRL_PROXY_TIMERIO7_CTRL_OUT_SEL_PROXY_MAX (0x0000001FU)

/* I2C0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_I2C0_CTRL_PROXY_I2C0_CTRL_HS_MCS_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_I2C0_CTRL_PROXY_I2C0_CTRL_HS_MCS_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_I2C0_CTRL_PROXY_I2C0_CTRL_HS_MCS_EN_PROXY_MAX (0x00000001U)

/* DPHY_TX0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_PROXY_DPHY_TX0_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_PROXY_DPHY_TX0_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_PROXY_DPHY_TX0_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_PROXY_DPHY_TX0_CTRL_RET_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_PROXY_DPHY_TX0_CTRL_RET_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX0_CTRL_PROXY_DPHY_TX0_CTRL_RET_EN_PROXY_MAX (0x00000001U)

/* DPHY_TX1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_PROXY_DPHY_TX1_CTRL_LANE_FUNC_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_PROXY_DPHY_TX1_CTRL_LANE_FUNC_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_PROXY_DPHY_TX1_CTRL_LANE_FUNC_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_PROXY_DPHY_TX1_CTRL_RET_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_PROXY_DPHY_TX1_CTRL_RET_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY_TX1_CTRL_PROXY_DPHY_TX1_CTRL_RET_EN_PROXY_MAX (0x00000001U)

/* EDP0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_PROXY_EDP0_CTRL_RESET_ISO_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_PROXY_EDP0_CTRL_RESET_ISO_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_PROXY_EDP0_CTRL_RESET_ISO_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_PROXY_EDP0_CTRL_SERDES_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_PROXY_EDP0_CTRL_SERDES_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CTRL_PROXY_EDP0_CTRL_SERDES_SEL_PROXY_MAX (0x00000001U)

/* VPAC0_CAL0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_CAL0_CTRL_PROXY_VPAC0_CAL0_CTRL_CAL_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_CAL0_CTRL_PROXY_VPAC0_CAL0_CTRL_CAL_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_CAL0_CTRL_PROXY_VPAC0_CAL0_CTRL_CAL_SEL_PROXY_MAX (0x00000003U)

/* VPAC1_CAL0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_CAL0_CTRL_PROXY_VPAC1_CAL0_CTRL_CAL_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_CAL0_CTRL_PROXY_VPAC1_CAL0_CTRL_CAL_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_CAL0_CTRL_PROXY_VPAC1_CAL0_CTRL_CAL_SEL_PROXY_MAX (0x00000003U)

/* CSI_RX_LOOPBACK_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_PROXY_CSI_RX_LOOPBACK_CSITX0_LB_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_PROXY_CSI_RX_LOOPBACK_CSITX0_LB_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_PROXY_CSI_RX_LOOPBACK_CSITX0_LB_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_PROXY_CSI_RX_LOOPBACK_CSITX1_LB_SEL_PROXY_MASK (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_PROXY_CSI_RX_LOOPBACK_CSITX1_LB_SEL_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_CSI_RX_LOOPBACK_PROXY_CSI_RX_LOOPBACK_CSITX1_LB_SEL_PROXY_MAX (0x00000003U)

/* SPARE_CTRL0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL0_PROXY_SPARE_CTRL0_SPARE_OUT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL0_PROXY_SPARE_CTRL0_SPARE_OUT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL0_PROXY_SPARE_CTRL0_SPARE_OUT_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_CTRL1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL1_PROXY_SPARE_CTRL1_SPARE_OUT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL1_PROXY_SPARE_CTRL1_SPARE_OUT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL1_PROXY_SPARE_CTRL1_SPARE_OUT_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_CTRL2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL2_PROXY_SPARE_CTRL2_SPARE_OUT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL2_PROXY_SPARE_CTRL2_SPARE_OUT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL2_PROXY_SPARE_CTRL2_SPARE_OUT_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_CTRL3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL3_PROXY_SPARE_CTRL3_SPARE_OUT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL3_PROXY_SPARE_CTRL3_SPARE_OUT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL3_PROXY_SPARE_CTRL3_SPARE_OUT_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_CTRL4_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL4_PROXY_SPARE_CTRL4_SPARE_OUT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL4_PROXY_SPARE_CTRL4_SPARE_OUT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL4_PROXY_SPARE_CTRL4_SPARE_OUT_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_CTRL5_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL5_PROXY_SPARE_CTRL5_SPARE_OUT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL5_PROXY_SPARE_CTRL5_SPARE_OUT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL5_PROXY_SPARE_CTRL5_SPARE_OUT_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_CTRL6_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL6_PROXY_SPARE_CTRL6_SPARE_OUT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL6_PROXY_SPARE_CTRL6_SPARE_OUT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL6_PROXY_SPARE_CTRL6_SPARE_OUT_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_CTRL7_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL7_PROXY_SPARE_CTRL7_SPARE_OUT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL7_PROXY_SPARE_CTRL7_SPARE_OUT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_CTRL7_PROXY_SPARE_CTRL7_SPARE_OUT_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_STAT0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT0_PROXY_SPARE_STAT0_SPARE_IN_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT0_PROXY_SPARE_STAT0_SPARE_IN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT0_PROXY_SPARE_STAT0_SPARE_IN_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_STAT1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT1_PROXY_SPARE_STAT1_SPARE_IN_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT1_PROXY_SPARE_STAT1_SPARE_IN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT1_PROXY_SPARE_STAT1_SPARE_IN_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_STAT2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT2_PROXY_SPARE_STAT2_SPARE_IN_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT2_PROXY_SPARE_STAT2_SPARE_IN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT2_PROXY_SPARE_STAT2_SPARE_IN_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_STAT3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT3_PROXY_SPARE_STAT3_SPARE_IN_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT3_PROXY_SPARE_STAT3_SPARE_IN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT3_PROXY_SPARE_STAT3_SPARE_IN_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_STAT4_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT4_PROXY_SPARE_STAT4_SPARE_IN_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT4_PROXY_SPARE_STAT4_SPARE_IN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT4_PROXY_SPARE_STAT4_SPARE_IN_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_STAT5_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT5_PROXY_SPARE_STAT5_SPARE_IN_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT5_PROXY_SPARE_STAT5_SPARE_IN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT5_PROXY_SPARE_STAT5_SPARE_IN_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_STAT6_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT6_PROXY_SPARE_STAT6_SPARE_IN_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT6_PROXY_SPARE_STAT6_SPARE_IN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT6_PROXY_SPARE_STAT6_SPARE_IN_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_STAT7_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT7_PROXY_SPARE_STAT7_SPARE_IN_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT7_PROXY_SPARE_STAT7_SPARE_IN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_STAT7_PROXY_SPARE_STAT7_SPARE_IN_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_TRIM0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM0_PROXY_SPARE_TRIM0_TRIM_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM0_PROXY_SPARE_TRIM0_TRIM_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM0_PROXY_SPARE_TRIM0_TRIM_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_TRIM1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM1_PROXY_SPARE_TRIM1_TRIM_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM1_PROXY_SPARE_TRIM1_TRIM_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM1_PROXY_SPARE_TRIM1_TRIM_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_TRIM2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM2_PROXY_SPARE_TRIM2_TRIM_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM2_PROXY_SPARE_TRIM2_TRIM_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM2_PROXY_SPARE_TRIM2_TRIM_PROXY_MAX (0xFFFFFFFFU)

/* SPARE_TRIM3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM3_PROXY_SPARE_TRIM3_TRIM_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM3_PROXY_SPARE_TRIM3_TRIM_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPARE_TRIM3_PROXY_SPARE_TRIM3_TRIM_PROXY_MAX (0xFFFFFFFFU)

/* GPU0_GP_IN_REQ_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_PROXY_GPU0_GP_IN_REQ_DATA_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_PROXY_GPU0_GP_IN_REQ_DATA_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_PROXY_GPU0_GP_IN_REQ_DATA_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_PROXY_GPU0_GP_IN_REQ_REQ_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_PROXY_GPU0_GP_IN_REQ_REQ_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_REQ_PROXY_GPU0_GP_IN_REQ_REQ_PROXY_MAX (0x00000001U)

/* GPU0_GP_IN_ACK_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_ACK_PROXY_GPU0_GP_IN_ACK_ACK_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_ACK_PROXY_GPU0_GP_IN_ACK_ACK_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_IN_ACK_PROXY_GPU0_GP_IN_ACK_ACK_PROXY_MAX (0x00000001U)

/* GPU0_GP_OUT_REQ_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_PROXY_GPU0_GP_OUT_REQ_DATA_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_PROXY_GPU0_GP_OUT_REQ_DATA_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_PROXY_GPU0_GP_OUT_REQ_DATA_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_PROXY_GPU0_GP_OUT_REQ_REQ_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_PROXY_GPU0_GP_OUT_REQ_REQ_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_REQ_PROXY_GPU0_GP_OUT_REQ_REQ_PROXY_MAX (0x00000001U)

/* GPU0_GP_OUT_ACK_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_ACK_PROXY_GPU0_GP_OUT_ACK_ACK_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_ACK_PROXY_GPU0_GP_OUT_ACK_ACK_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_GP_OUT_ACK_PROXY_GPU0_GP_OUT_ACK_ACK_PROXY_MAX (0x00000001U)

/* GPU1_GP_IN_REQ_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_PROXY_GPU1_GP_IN_REQ_DATA_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_PROXY_GPU1_GP_IN_REQ_DATA_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_PROXY_GPU1_GP_IN_REQ_DATA_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_PROXY_GPU1_GP_IN_REQ_REQ_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_PROXY_GPU1_GP_IN_REQ_REQ_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_REQ_PROXY_GPU1_GP_IN_REQ_REQ_PROXY_MAX (0x00000001U)

/* GPU1_GP_IN_ACK_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_ACK_PROXY_GPU1_GP_IN_ACK_ACK_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_ACK_PROXY_GPU1_GP_IN_ACK_ACK_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_IN_ACK_PROXY_GPU1_GP_IN_ACK_ACK_PROXY_MAX (0x00000001U)

/* GPU1_GP_OUT_REQ_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_PROXY_GPU1_GP_OUT_REQ_DATA_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_PROXY_GPU1_GP_OUT_REQ_DATA_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_PROXY_GPU1_GP_OUT_REQ_DATA_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_PROXY_GPU1_GP_OUT_REQ_REQ_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_PROXY_GPU1_GP_OUT_REQ_REQ_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_REQ_PROXY_GPU1_GP_OUT_REQ_REQ_PROXY_MAX (0x00000001U)

/* GPU1_GP_OUT_ACK_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_ACK_PROXY_GPU1_GP_OUT_ACK_ACK_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_ACK_PROXY_GPU1_GP_OUT_ACK_ACK_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_GP_OUT_ACK_PROXY_GPU1_GP_OUT_ACK_ACK_PROXY_MAX (0x00000001U)

/* VUSR_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_V0_K3_MODE_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_V0_K3_MODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_V0_K3_MODE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_V1_K3_MODE_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_V1_K3_MODE_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_V1_K3_MODE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_DUAL_VUSR_EN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_DUAL_VUSR_EN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_DUAL_VUSR_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN0_SERDES_SEL_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN0_SERDES_SEL_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN0_SERDES_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN1_SERDES_SEL_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN1_SERDES_SEL_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN1_SERDES_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN2_SERDES_SEL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN2_SERDES_SEL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN2_SERDES_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN3_SERDES_SEL_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN3_SERDES_SEL_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_VUSR_CTRL_PROXY_VUSR_CTRL_LN3_SERDES_SEL_PROXY_MAX (0x00000001U)

/* UFS_PHY_CAL_CTRL0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_PROXY_UFS_PHY_CAL_CTRL0_LSVCO_DAC_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_PROXY_UFS_PHY_CAL_CTRL0_LSVCO_DAC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_PROXY_UFS_PHY_CAL_CTRL0_LSVCO_DAC_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_PROXY_UFS_PHY_CAL_CTRL0_REXT_PROXY_MASK (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_PROXY_UFS_PHY_CAL_CTRL0_REXT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL0_PROXY_UFS_PHY_CAL_CTRL0_REXT_PROXY_MAX (0x0000001FU)

/* UFS_PHY_CAL_CTRL1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_PROXY_UFS_PHY_CAL_CTRL1_RX0_ODT_PROXY_MASK (0x0000003FU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_PROXY_UFS_PHY_CAL_CTRL1_RX0_ODT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_PROXY_UFS_PHY_CAL_CTRL1_RX0_ODT_PROXY_MAX (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_PROXY_UFS_PHY_CAL_CTRL1_RX1_ODT_PROXY_MASK (0x003F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_PROXY_UFS_PHY_CAL_CTRL1_RX1_ODT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL1_PROXY_UFS_PHY_CAL_CTRL1_RX1_ODT_PROXY_MAX (0x0000003FU)

/* UFS_PHY_CAL_CTRL2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX0_LDO_SA_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX0_LDO_SA_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX0_LDO_SA_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX0_LDO_LA_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX0_LDO_LA_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX0_LDO_LA_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX0_DEEMPH_MAC_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX0_DEEMPH_MAC_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX0_DEEMPH_MAC_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX1_LDO_SA_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX1_LDO_SA_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX1_LDO_SA_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX1_LDO_LA_PROXY_MASK (0x00F00000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX1_LDO_LA_PROXY_SHIFT (0x00000014U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX1_LDO_LA_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX1_DEEMPH_MAC_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX1_DEEMPH_MAC_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_CTRL2_PROXY_UFS_PHY_CAL_CTRL2_TX1_DEEMPH_MAC_PROXY_MAX (0x0000000FU)

/* UFS_PHY_CAL_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_LSVCO_DAC_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_LSVCO_DAC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_LSVCO_DAC_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_LSVCO_DONE_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_LSVCO_DONE_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_LSVCO_DONE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_TXPLL_ERR_PROXY_MASK (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_TXPLL_ERR_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_TXPLL_ERR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX0_ODT_PROXY_MASK (0x003F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX0_ODT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX0_ODT_PROXY_MAX (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX0_CDR_ERR_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX0_CDR_ERR_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX0_CDR_ERR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX1_ODT_PROXY_MASK (0x3F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX1_ODT_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX1_ODT_PROXY_MAX (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX1_CDR_ERR_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX1_CDR_ERR_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS_PHY_CAL_STAT_PROXY_UFS_PHY_CAL_STAT_RX1_CDR_ERR_PROXY_MAX (0x00000001U)

/* MCASP1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR14_SRC_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR14_SRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR14_SRC_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR14_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR14_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR14_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR15_SRC_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR15_SRC_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR15_SRC_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR15_EN_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR15_EN_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CTRL_PROXY_MCASP1_CTRL_AXR15_EN_PROXY_MAX (0x00000001U)

/* MCASP2_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR14_SRC_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR14_SRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR14_SRC_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR14_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR14_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR14_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR15_SRC_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR15_SRC_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR15_SRC_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR15_EN_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR15_EN_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CTRL_PROXY_MCASP2_CTRL_AXR15_EN_PROXY_MAX (0x00000001U)

/* MCASP3_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR14_SRC_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR14_SRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR14_SRC_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR14_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR14_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR14_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR15_SRC_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR15_SRC_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR15_SRC_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR15_EN_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR15_EN_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CTRL_PROXY_MCASP3_CTRL_AXR15_EN_PROXY_MAX (0x00000001U)

/* MCASP4_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR14_SRC_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR14_SRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR14_SRC_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR14_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR14_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR14_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR15_SRC_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR15_SRC_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR15_SRC_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR15_EN_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR15_EN_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CTRL_PROXY_MCASP4_CTRL_AXR15_EN_PROXY_MAX (0x00000001U)

/* GPU0_CFG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_PROXY_GPU0_CFG_GPU_ID_PROXY_MASK  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_PROXY_GPU0_CFG_GPU_ID_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_PROXY_GPU0_CFG_GPU_ID_PROXY_MAX   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_PROXY_GPU0_CFG_GPU_COUNT_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_PROXY_GPU0_CFG_GPU_COUNT_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_CFG_PROXY_GPU0_CFG_GPU_COUNT_PROXY_MAX (0x0000000FU)

/* GPU1_CFG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_PROXY_GPU1_CFG_GPU_ID_PROXY_MASK  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_PROXY_GPU1_CFG_GPU_ID_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_PROXY_GPU1_CFG_GPU_ID_PROXY_MAX   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_PROXY_GPU1_CFG_GPU_COUNT_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_PROXY_GPU1_CFG_GPU_COUNT_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_CFG_PROXY_GPU1_CFG_GPU_COUNT_PROXY_MAX (0x0000000FU)

/* GPU0_PWR_REQ_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_GPU_MASK_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_GPU_MASK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_GPU_MASK_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_DOMAIN_PROXY_MASK (0x00000700U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_DOMAIN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_DOMAIN_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_TYPE_PROXY_MASK (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_TYPE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_TYPE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_REQ_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_REQ_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_REQ_PROXY_GPU0_PWR_REQ_REQ_PROXY_MAX (0x00000001U)

/* GPU0_PWR_ACK_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_PROXY_GPU0_PWR_ACK_COMPLETE_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_PROXY_GPU0_PWR_ACK_COMPLETE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_PROXY_GPU0_PWR_ACK_COMPLETE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_PROXY_GPU0_PWR_ACK_ABORT_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_PROXY_GPU0_PWR_ACK_ABORT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU0_PWR_ACK_PROXY_GPU0_PWR_ACK_ABORT_PROXY_MAX (0x00000001U)

/* GPU1_PWR_REQ_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_GPU_MASK_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_GPU_MASK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_GPU_MASK_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_DOMAIN_PROXY_MASK (0x00000700U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_DOMAIN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_DOMAIN_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_TYPE_PROXY_MASK (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_TYPE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_TYPE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_REQ_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_REQ_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_REQ_PROXY_GPU1_PWR_REQ_REQ_PROXY_MAX (0x00000001U)

/* GPU1_PWR_ACK_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_PROXY_GPU1_PWR_ACK_COMPLETE_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_PROXY_GPU1_PWR_ACK_COMPLETE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_PROXY_GPU1_PWR_ACK_COMPLETE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_PROXY_GPU1_PWR_ACK_ABORT_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_PROXY_GPU1_PWR_ACK_ABORT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPU1_PWR_ACK_PROXY_GPU1_PWR_ACK_ABORT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG0_CTRL_PROXY_MAIN_MTOG0_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG1_CTRL_PROXY_MAIN_MTOG1_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG4_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG4_CTRL_PROXY_MAIN_MTOG4_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG5_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG5_CTRL_PROXY_MAIN_MTOG5_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG14_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG14_CTRL_PROXY_MAIN_MTOG14_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG16_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG16_CTRL_PROXY_MAIN_MTOG16_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG17_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG17_CTRL_PROXY_MAIN_MTOG17_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG18_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG18_CTRL_PROXY_MAIN_MTOG18_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG19_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG19_CTRL_PROXY_MAIN_MTOG19_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG20_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG20_CTRL_PROXY_MAIN_MTOG20_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG21_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG21_CTRL_PROXY_MAIN_MTOG21_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG22_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG22_CTRL_PROXY_MAIN_MTOG22_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG23_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG23_CTRL_PROXY_MAIN_MTOG23_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG24_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG24_CTRL_PROXY_MAIN_MTOG24_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG25_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG25_CTRL_PROXY_MAIN_MTOG25_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG32_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG32_CTRL_PROXY_MAIN_MTOG32_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG33_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG33_CTRL_PROXY_MAIN_MTOG33_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG34_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG34_CTRL_PROXY_MAIN_MTOG34_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG35_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG35_CTRL_PROXY_MAIN_MTOG35_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG36_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG36_CTRL_PROXY_MAIN_MTOG36_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG37_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG37_CTRL_PROXY_MAIN_MTOG37_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG38_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG38_CTRL_PROXY_MAIN_MTOG38_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG39_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG39_CTRL_PROXY_MAIN_MTOG39_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG40_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG40_CTRL_PROXY_MAIN_MTOG40_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG41_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG41_CTRL_PROXY_MAIN_MTOG41_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG42_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG42_CTRL_PROXY_MAIN_MTOG42_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* MAIN_MTOG43_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_TIMEOUT_VAL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_TIMEOUT_VAL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_TIMEOUT_VAL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_TIMEOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_TIMEOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_TIMEOUT_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_FORCE_TIMEOUT_PROXY_MASK (0x00FF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_FORCE_TIMEOUT_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_FORCE_TIMEOUT_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_IDLE_STAT_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_IDLE_STAT_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MAIN_MTOG43_CTRL_PROXY_MAIN_MTOG43_CTRL_IDLE_STAT_PROXY_MAX (0x00000001U)

/* CC_FLUSH_CTRL0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL0_PROXY_CC_FLUSH_CTRL0_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL0_PROXY_CC_FLUSH_CTRL0_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL0_PROXY_CC_FLUSH_CTRL0_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL1_PROXY_CC_FLUSH_CTRL1_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL1_PROXY_CC_FLUSH_CTRL1_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL1_PROXY_CC_FLUSH_CTRL1_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL4_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL4_PROXY_CC_FLUSH_CTRL4_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL4_PROXY_CC_FLUSH_CTRL4_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL4_PROXY_CC_FLUSH_CTRL4_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL5_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL5_PROXY_CC_FLUSH_CTRL5_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL5_PROXY_CC_FLUSH_CTRL5_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL5_PROXY_CC_FLUSH_CTRL5_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL6_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL6_PROXY_CC_FLUSH_CTRL6_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL6_PROXY_CC_FLUSH_CTRL6_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL6_PROXY_CC_FLUSH_CTRL6_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL7_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL7_PROXY_CC_FLUSH_CTRL7_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL7_PROXY_CC_FLUSH_CTRL7_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL7_PROXY_CC_FLUSH_CTRL7_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL8_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL8_PROXY_CC_FLUSH_CTRL8_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL8_PROXY_CC_FLUSH_CTRL8_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL8_PROXY_CC_FLUSH_CTRL8_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL9_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL9_PROXY_CC_FLUSH_CTRL9_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL9_PROXY_CC_FLUSH_CTRL9_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL9_PROXY_CC_FLUSH_CTRL9_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL12_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL12_PROXY_CC_FLUSH_CTRL12_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL12_PROXY_CC_FLUSH_CTRL12_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL12_PROXY_CC_FLUSH_CTRL12_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL13_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL13_PROXY_CC_FLUSH_CTRL13_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL13_PROXY_CC_FLUSH_CTRL13_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL13_PROXY_CC_FLUSH_CTRL13_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL14_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL14_PROXY_CC_FLUSH_CTRL14_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL14_PROXY_CC_FLUSH_CTRL14_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL14_PROXY_CC_FLUSH_CTRL14_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL15_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL15_PROXY_CC_FLUSH_CTRL15_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL15_PROXY_CC_FLUSH_CTRL15_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL15_PROXY_CC_FLUSH_CTRL15_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL16_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL16_PROXY_CC_FLUSH_CTRL16_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL16_PROXY_CC_FLUSH_CTRL16_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL16_PROXY_CC_FLUSH_CTRL16_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL17_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL17_PROXY_CC_FLUSH_CTRL17_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL17_PROXY_CC_FLUSH_CTRL17_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL17_PROXY_CC_FLUSH_CTRL17_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL18_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL18_PROXY_CC_FLUSH_CTRL18_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL18_PROXY_CC_FLUSH_CTRL18_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL18_PROXY_CC_FLUSH_CTRL18_FLUSH_PROXY_MAX (0x000000FFU)

/* CC_FLUSH_CTRL19_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL19_PROXY_CC_FLUSH_CTRL19_FLUSH_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL19_PROXY_CC_FLUSH_CTRL19_FLUSH_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CC_FLUSH_CTRL19_PROXY_CC_FLUSH_CTRL19_FLUSH_PROXY_MAX (0x000000FFU)

/* LOCK1_KICK0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK0_PROXY_LOCK1_KICK0_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK0_PROXY_LOCK1_KICK0_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK0_PROXY_LOCK1_KICK0_PROXY_MAX    (0xFFFFFFFFU)

/* LOCK1_KICK1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK1_PROXY_LOCK1_KICK1_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK1_PROXY_LOCK1_KICK1_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK1_KICK1_PROXY_LOCK1_KICK1_PROXY_MAX    (0xFFFFFFFFU)

/* CLAIMREG_P1_R0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R0_CLAIMREG_P1_R0_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R0_CLAIMREG_P1_R0_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R0_CLAIMREG_P1_R0_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R1_CLAIMREG_P1_R1_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R1_CLAIMREG_P1_R1_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R1_CLAIMREG_P1_R1_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R2 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R2_CLAIMREG_P1_R2_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R2_CLAIMREG_P1_R2_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R2_CLAIMREG_P1_R2_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R3 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R3_CLAIMREG_P1_R3_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R3_CLAIMREG_P1_R3_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R3_CLAIMREG_P1_R3_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R4 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R4_CLAIMREG_P1_R4_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R4_CLAIMREG_P1_R4_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R4_CLAIMREG_P1_R4_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R5 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R5_CLAIMREG_P1_R5_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R5_CLAIMREG_P1_R5_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R5_CLAIMREG_P1_R5_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R6 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R6_CLAIMREG_P1_R6_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R6_CLAIMREG_P1_R6_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R6_CLAIMREG_P1_R6_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R7 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R7_CLAIMREG_P1_R7_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R7_CLAIMREG_P1_R7_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R7_CLAIMREG_P1_R7_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R8 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R8_CLAIMREG_P1_R8_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R8_CLAIMREG_P1_R8_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R8_CLAIMREG_P1_R8_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R9 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R9_CLAIMREG_P1_R9_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R9_CLAIMREG_P1_R9_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R9_CLAIMREG_P1_R9_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P1_R10 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R10_CLAIMREG_P1_R10_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R10_CLAIMREG_P1_R10_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R10_CLAIMREG_P1_R10_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P1_R11 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R11_CLAIMREG_P1_R11_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R11_CLAIMREG_P1_R11_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R11_CLAIMREG_P1_R11_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P1_R12 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R12_CLAIMREG_P1_R12_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R12_CLAIMREG_P1_R12_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R12_CLAIMREG_P1_R12_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P1_R13 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R13_CLAIMREG_P1_R13_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R13_CLAIMREG_P1_R13_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R13_CLAIMREG_P1_R13_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P1_R14 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R14_CLAIMREG_P1_R14_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R14_CLAIMREG_P1_R14_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P1_R14_CLAIMREG_P1_R14_MAX        (0xFFFFFFFFU)

/* OBSCLK0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_CLK_SEL_MASK                  (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_CLK_SEL_MAX                   (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_CLK_DIV_MASK                  (0x0000FF00U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_CLK_DIV_SHIFT                 (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_CLK_DIV_MAX                   (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_CLK_DIV_LD_MASK               (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_CLK_DIV_LD_SHIFT              (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_CLK_DIV_LD_MAX                (0x00000001U)

/* OBSCLK1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK1_CTRL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK1_CTRL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK1_CTRL_CLK_SEL_MAX                   (0x00000003U)

/* CLKOUT_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_CLK_SEL_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_CLK_SEL_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_CLK_EN_MASK                    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_CLK_EN_SHIFT                   (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_CLK_EN_MAX                     (0x00000001U)

/* GTC_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_GTC_CLKSEL_CLK_SEL_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GTC_CLKSEL_CLK_SEL_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GTC_CLKSEL_CLK_SEL_MAX                     (0x0000000FU)

/* EFUSE_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_EFUSE_CLKSEL_CLK_SEL_MASK                  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EFUSE_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EFUSE_CLKSEL_CLK_SEL_MAX                   (0x00000001U)

/* PCIE_REFCLK0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_OUT_CLKSEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_OUT_CLKSEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_OUT_CLKSEL_MAX         (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_OUT_CLK_EN_MASK        (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_OUT_CLK_EN_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_OUT_CLK_EN_MAX         (0x00000001U)

/* PCIE_REFCLK1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_OUT_CLKSEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_OUT_CLKSEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_OUT_CLKSEL_MAX         (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_OUT_CLK_EN_MASK        (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_OUT_CLK_EN_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_OUT_CLK_EN_MAX         (0x00000001U)

/* PCIE_REFCLK2_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_OUT_CLKSEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_OUT_CLKSEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_OUT_CLKSEL_MAX         (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_OUT_CLK_EN_MASK        (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_OUT_CLK_EN_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_OUT_CLK_EN_MAX         (0x00000001U)

/* PCIE_REFCLK3_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_OUT_CLKSEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_OUT_CLKSEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_OUT_CLKSEL_MAX         (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_OUT_CLK_EN_MASK        (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_OUT_CLK_EN_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_OUT_CLK_EN_MAX         (0x00000001U)

/* PCIE0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CLKSEL_CPTS_CLKSEL_MASK              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CLKSEL_CPTS_CLKSEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CLKSEL_CPTS_CLKSEL_MAX               (0x0000000FU)

/* PCIE1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CLKSEL_CPTS_CLKSEL_MASK              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CLKSEL_CPTS_CLKSEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CLKSEL_CPTS_CLKSEL_MAX               (0x0000000FU)

/* PCIE2_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CLKSEL_CPTS_CLKSEL_MASK              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CLKSEL_CPTS_CLKSEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CLKSEL_CPTS_CLKSEL_MAX               (0x0000000FU)

/* PCIE3_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CLKSEL_CPTS_CLKSEL_MASK              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CLKSEL_CPTS_CLKSEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CLKSEL_CPTS_CLKSEL_MAX               (0x0000000FU)

/* CPSW_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_CPSW_CLKSEL_CPTS_CLKSEL_MASK               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW_CLKSEL_CPTS_CLKSEL_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW_CLKSEL_CPTS_CLKSEL_MAX                (0x0000000FU)

/* CPSW2_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_CLKSEL_CPTS_CLKSEL_MASK              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_CLKSEL_CPTS_CLKSEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_CLKSEL_CPTS_CLKSEL_MAX               (0x0000000FU)

/* NAVSS_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_NAVSS_CLKSEL_CPTS_CLKSEL_MASK              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_NAVSS_CLKSEL_CPTS_CLKSEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NAVSS_CLKSEL_CPTS_CLKSEL_MAX               (0x0000000FU)

/* EMMC0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_EMMC0_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC0_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC0_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* EMMC1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_LB_CLKSEL_MASK                (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_LB_CLKSEL_SHIFT               (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_LB_CLKSEL_MAX                 (0x00000001U)

/* UFS0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS0_CLKSEL_MCLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS0_CLKSEL_MCLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS0_CLKSEL_MCLK_SEL_MAX                   (0x00000003U)

/* GPMC_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_GPMC_CLKSEL_CLK_SEL_MASK                   (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPMC_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPMC_CLKSEL_CLK_SEL_MAX                    (0x00000003U)

/* USB0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CLKSEL_REFCLK_SEL_MASK                (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CLKSEL_REFCLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CLKSEL_REFCLK_SEL_MAX                 (0x00000001U)

/* VPAC_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC_CLKSEL_CLK_SEL_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC_CLKSEL_CLK_SEL_MAX                    (0x00000001U)

/* TIMER0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER2_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER3_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER4_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER5_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER6_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER7_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER8_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER9_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CLKSEL_CLK_SEL_MASK                 (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CLKSEL_CLK_SEL_MAX                  (0x0000000FU)

/* TIMER10_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

/* TIMER11_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

/* TIMER12_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

/* TIMER13_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

/* TIMER14_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

/* TIMER15_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

/* TIMER16_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_AFS_SRC_SEL_MASK            (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_AFS_SRC_SEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_AFS_SRC_SEL_MAX             (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_AFS_SRC_EN_MASK             (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_AFS_SRC_EN_SHIFT            (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_AFS_SRC_EN_MAX              (0x00000001U)

/* TIMER17_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_AFS_SRC_SEL_MASK            (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_AFS_SRC_SEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_AFS_SRC_SEL_MAX             (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_AFS_SRC_EN_MASK             (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_AFS_SRC_EN_SHIFT            (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_AFS_SRC_EN_MAX              (0x00000001U)

/* TIMER18_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_AFS_SRC_SEL_MASK            (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_AFS_SRC_SEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_AFS_SRC_SEL_MAX             (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_AFS_SRC_EN_MASK             (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_AFS_SRC_EN_SHIFT            (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_AFS_SRC_EN_MAX              (0x00000001U)

/* TIMER19_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_CLK_SEL_MASK                (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_CLK_SEL_SHIFT               (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_CLK_SEL_MAX                 (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_AFS_SRC_SEL_MASK            (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_AFS_SRC_SEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_AFS_SRC_SEL_MAX             (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_AFS_SRC_EN_MASK             (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_AFS_SRC_EN_SHIFT            (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_AFS_SRC_EN_MAX              (0x00000001U)

/* SPI0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI0_CLKSEL_MSTR_LB_CLKSEL_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI0_CLKSEL_MSTR_LB_CLKSEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI0_CLKSEL_MSTR_LB_CLKSEL_MAX             (0x00000001U)

/* SPI1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI1_CLKSEL_MSTR_LB_CLKSEL_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI1_CLKSEL_MSTR_LB_CLKSEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI1_CLKSEL_MSTR_LB_CLKSEL_MAX             (0x00000001U)

/* SPI2_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI2_CLKSEL_MSTR_LB_CLKSEL_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI2_CLKSEL_MSTR_LB_CLKSEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI2_CLKSEL_MSTR_LB_CLKSEL_MAX             (0x00000001U)

/* SPI3_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI3_CLKSEL_MSTR_LB_CLKSEL_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI3_CLKSEL_MSTR_LB_CLKSEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI3_CLKSEL_MSTR_LB_CLKSEL_MAX             (0x00000001U)

/* SPI5_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI5_CLKSEL_MSTR_LB_CLKSEL_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI5_CLKSEL_MSTR_LB_CLKSEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI5_CLKSEL_MSTR_LB_CLKSEL_MAX             (0x00000001U)

/* SPI6_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI6_CLKSEL_MSTR_LB_CLKSEL_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI6_CLKSEL_MSTR_LB_CLKSEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI6_CLKSEL_MSTR_LB_CLKSEL_MAX             (0x00000001U)

/* SPI7_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI7_CLKSEL_MSTR_LB_CLKSEL_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI7_CLKSEL_MSTR_LB_CLKSEL_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI7_CLKSEL_MSTR_LB_CLKSEL_MAX             (0x00000001U)

/* USART0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* USART1_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* USART2_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* USART3_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* USART4_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* USART5_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* USART6_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* USART7_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* USART8_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* USART9_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_CLK_DIV_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_CLK_DIV_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_CLK_DIV_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_CLK_DIV_LD_MASK            (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_CLK_DIV_LD_SHIFT           (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_CLK_DIV_LD_MAX             (0x00000001U)

/* MCASP0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_CLKSEL_AUXCLK_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_CLKSEL_AUXCLK_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_CLKSEL_AUXCLK_SEL_MAX               (0x00000007U)

/* MCASP1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CLKSEL_AUXCLK_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CLKSEL_AUXCLK_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CLKSEL_AUXCLK_SEL_MAX               (0x00000007U)

/* MCASP2_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CLKSEL_AUXCLK_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CLKSEL_AUXCLK_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CLKSEL_AUXCLK_SEL_MAX               (0x00000007U)

/* MCASP3_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CLKSEL_AUXCLK_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CLKSEL_AUXCLK_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CLKSEL_AUXCLK_SEL_MAX               (0x00000007U)

/* MCASP4_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CLKSEL_AUXCLK_SEL_MASK              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CLKSEL_AUXCLK_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CLKSEL_AUXCLK_SEL_MAX               (0x00000007U)

/* MCASP0_AHCLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_AHCLKR_SEL_MASK            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_AHCLKR_SEL_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_AHCLKR_SEL_MAX             (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_AHCLKX_SEL_MASK            (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_AHCLKX_SEL_SHIFT           (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_AHCLKX_SEL_MAX             (0x0000000FU)

/* MCASP1_AHCLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_AHCLKR_SEL_MASK            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_AHCLKR_SEL_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_AHCLKR_SEL_MAX             (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_AHCLKX_SEL_MASK            (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_AHCLKX_SEL_SHIFT           (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_AHCLKX_SEL_MAX             (0x0000000FU)

/* MCASP2_AHCLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_AHCLKR_SEL_MASK            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_AHCLKR_SEL_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_AHCLKR_SEL_MAX             (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_AHCLKX_SEL_MASK            (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_AHCLKX_SEL_SHIFT           (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_AHCLKX_SEL_MAX             (0x0000000FU)

/* MCASP3_AHCLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_AHCLKR_SEL_MASK            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_AHCLKR_SEL_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_AHCLKR_SEL_MAX             (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_AHCLKX_SEL_MASK            (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_AHCLKX_SEL_SHIFT           (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_AHCLKX_SEL_MAX             (0x0000000FU)

/* MCASP4_AHCLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_AHCLKR_SEL_MASK            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_AHCLKR_SEL_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_AHCLKR_SEL_MAX             (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_AHCLKX_SEL_MASK            (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_AHCLKX_SEL_SHIFT           (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_AHCLKX_SEL_MAX             (0x0000000FU)

/* ATL_BWS0_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS0_SEL_WD_SEL_MASK                   (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS0_SEL_WD_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS0_SEL_WD_SEL_MAX                    (0x0000001FU)

/* ATL_BWS1_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS1_SEL_WD_SEL_MASK                   (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS1_SEL_WD_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS1_SEL_WD_SEL_MAX                    (0x0000001FU)

/* ATL_BWS2_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS2_SEL_WD_SEL_MASK                   (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS2_SEL_WD_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS2_SEL_WD_SEL_MAX                    (0x0000001FU)

/* ATL_BWS3_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS3_SEL_WD_SEL_MASK                   (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS3_SEL_WD_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS3_SEL_WD_SEL_MAX                    (0x0000001FU)

/* ATL_AWS0_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS0_SEL_WD_SEL_MASK                   (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS0_SEL_WD_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS0_SEL_WD_SEL_MAX                    (0x0000001FU)

/* ATL_AWS1_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS1_SEL_WD_SEL_MASK                   (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS1_SEL_WD_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS1_SEL_WD_SEL_MAX                    (0x0000001FU)

/* ATL_AWS2_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS2_SEL_WD_SEL_MASK                   (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS2_SEL_WD_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS2_SEL_WD_SEL_MAX                    (0x0000001FU)

/* ATL_AWS3_SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS3_SEL_WD_SEL_MASK                   (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS3_SEL_WD_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS3_SEL_WD_SEL_MAX                    (0x0000001FU)

/* ATL_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_CLKSEL_PCLK_SEL_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_CLKSEL_PCLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_CLKSEL_PCLK_SEL_MAX                    (0x0000000FU)

/* AUDIO_REFCLK0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_CLK_SEL_MASK            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_CLK_SEL_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_CLK_SEL_MAX             (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_CLKOUT_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_CLKOUT_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_CLKOUT_EN_MAX           (0x00000001U)

/* AUDIO_REFCLK1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_CLK_SEL_MASK            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_CLK_SEL_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_CLK_SEL_MAX             (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_CLKOUT_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_CLKOUT_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_CLKOUT_EN_MAX           (0x00000001U)

/* DPI0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_EXT_CLKSEL_MASK              (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_EXT_CLKSEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_EXT_CLKSEL_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_DATA_CLK_INVDIS_MASK         (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_DATA_CLK_INVDIS_SHIFT        (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_DATA_CLK_INVDIS_MAX          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_SYNC_CLK_INVDIS_MASK         (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_SYNC_CLK_INVDIS_SHIFT        (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_SYNC_CLK_INVDIS_MAX          (0x00000001U)

/* DPHY0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY0_CLKSEL_REF_CLK_SEL_MASK              (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY0_CLKSEL_REF_CLK_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY0_CLKSEL_REF_CLK_SEL_MAX               (0x00000003U)

/* DPHY1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY1_CLKSEL_REF_CLK_SEL_MASK              (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY1_CLKSEL_REF_CLK_SEL_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY1_CLKSEL_REF_CLK_SEL_MAX               (0x00000003U)

/* DSS_DISPC0_CLKSEL0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL0_DPI0_PCLK_MASK          (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL0_DPI0_PCLK_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL0_DPI0_PCLK_MAX           (0x00000001U)

/* DSS_DISPC0_CLKSEL1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL1_DPI1_PCLK_MASK          (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL1_DPI1_PCLK_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL1_DPI1_PCLK_MAX           (0x00000003U)

/* DSS_DISPC0_CLKSEL2 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL2_DPI2_PCLK_MASK          (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL2_DPI2_PCLK_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL2_DPI2_PCLK_MAX           (0x00000001U)

/* DSS_DISPC0_CLKSEL3 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL3_DPI3_PCLK_MASK          (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL3_DPI3_PCLK_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL3_DPI3_PCLK_MAX           (0x00000007U)

/* EDP_PHY0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_EDP_PHY0_CLKSEL_CLK_SEL_MASK               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP_PHY0_CLKSEL_CLK_SEL_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP_PHY0_CLKSEL_CLK_SEL_MAX                (0x00000003U)

/* EDP0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CLK_CTRL_DSI_CLK_DYN_SWTCH_DIS_MASK   (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CLK_CTRL_DSI_CLK_DYN_SWTCH_DIS_SHIFT  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CLK_CTRL_DSI_CLK_DYN_SWTCH_DIS_MAX    (0x00000001U)

/* WWD0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_CLK_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_CLK_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_WRTLOCK_MASK                   (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_WRTLOCK_SHIFT                  (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_WRTLOCK_MAX                    (0x00000001U)

/* WWD1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_CLK_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_CLK_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_WRTLOCK_MASK                   (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_WRTLOCK_SHIFT                  (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_WRTLOCK_MAX                    (0x00000001U)

/* WWD2_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_CLK_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_CLK_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_WRTLOCK_MASK                   (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_WRTLOCK_SHIFT                  (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_WRTLOCK_MAX                    (0x00000001U)

/* WWD3_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_CLK_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_CLK_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_WRTLOCK_MASK                   (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_WRTLOCK_SHIFT                  (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_WRTLOCK_MAX                    (0x00000001U)

/* WWD4_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_CLK_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_CLK_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_WRTLOCK_MASK                   (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_WRTLOCK_SHIFT                  (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_WRTLOCK_MAX                    (0x00000001U)

/* WWD5_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_CLK_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_CLK_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_WRTLOCK_MASK                   (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_WRTLOCK_SHIFT                  (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_WRTLOCK_MAX                    (0x00000001U)

/* WWD6_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_CLK_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_CLK_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_WRTLOCK_MASK                   (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_WRTLOCK_SHIFT                  (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_WRTLOCK_MAX                    (0x00000001U)

/* WWD7_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_CLK_SEL_MASK                   (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_CLK_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_CLK_SEL_MAX                    (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_WRTLOCK_MASK                   (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_WRTLOCK_SHIFT                  (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_WRTLOCK_MAX                    (0x00000001U)

/* WWD15_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* WWD16_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* WWD17_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* WWD18_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* WWD19_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* WWD28_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* WWD29_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* WWD30_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* WWD31_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* SERDES0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLKSEL_CORE_REFCLK_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLKSEL_CORE_REFCLK_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLKSEL_CORE_REFCLK_SEL_MAX         (0x00000003U)

/* SERDES0_CLK1SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLK1SEL_CORE_REFCLK1_SEL_MASK      (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLK1SEL_CORE_REFCLK1_SEL_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLK1SEL_CORE_REFCLK1_SEL_MAX       (0x00000003U)

/* SERDES1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLKSEL_CORE_REFCLK_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLKSEL_CORE_REFCLK_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLKSEL_CORE_REFCLK_SEL_MAX         (0x00000003U)

/* SERDES1_CLK1SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLK1SEL_CORE_REFCLK1_SEL_MASK      (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLK1SEL_CORE_REFCLK1_SEL_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLK1SEL_CORE_REFCLK1_SEL_MAX       (0x00000003U)

/* SERDES2_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLKSEL_CORE_REFCLK_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLKSEL_CORE_REFCLK_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLKSEL_CORE_REFCLK_SEL_MAX         (0x00000003U)

/* SERDES2_CLK1SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLK1SEL_CORE_REFCLK1_SEL_MASK      (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLK1SEL_CORE_REFCLK1_SEL_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLK1SEL_CORE_REFCLK1_SEL_MAX       (0x00000003U)

/* SERDES3_CLK1SEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CLK1SEL_CORE_REFCLK1_SEL_MASK      (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CLK1SEL_CORE_REFCLK1_SEL_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CLK1SEL_CORE_REFCLK1_SEL_MAX       (0x00000003U)

/* SERDES4_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CLKSEL_CORE_REFCLK_SEL_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CLKSEL_CORE_REFCLK_SEL_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CLKSEL_CORE_REFCLK_SEL_MAX         (0x00000003U)

/* MCAN0_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN0_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN0_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN0_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN1_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN1_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN1_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN1_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN2_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN2_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN2_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN2_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN3_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN3_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN3_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN3_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN4_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN4_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN4_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN4_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN5_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN5_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN5_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN5_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN6_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN6_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN6_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN6_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN7_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN7_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN7_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN7_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN8_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN8_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN8_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN8_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN9_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN9_CLKSEL_CLK_SEL_MASK                  (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN9_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN9_CLKSEL_CLK_SEL_MAX                   (0x00000003U)

/* MCAN10_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN10_CLKSEL_CLK_SEL_MASK                 (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN10_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN10_CLKSEL_CLK_SEL_MAX                  (0x00000003U)

/* MCAN11_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN11_CLKSEL_CLK_SEL_MASK                 (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN11_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN11_CLKSEL_CLK_SEL_MAX                  (0x00000003U)

/* MCAN12_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN12_CLKSEL_CLK_SEL_MASK                 (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN12_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN12_CLKSEL_CLK_SEL_MAX                  (0x00000003U)

/* MCAN13_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN13_CLKSEL_CLK_SEL_MASK                 (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN13_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN13_CLKSEL_CLK_SEL_MAX                  (0x00000003U)

/* MCAN14_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN14_CLKSEL_CLK_SEL_MASK                 (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN14_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN14_CLKSEL_CLK_SEL_MAX                  (0x00000003U)

/* MCAN15_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN15_CLKSEL_CLK_SEL_MASK                 (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN15_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN15_CLKSEL_CLK_SEL_MAX                  (0x00000003U)

/* MCAN16_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN16_CLKSEL_CLK_SEL_MASK                 (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN16_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN16_CLKSEL_CLK_SEL_MAX                  (0x00000003U)

/* MCAN17_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN17_CLKSEL_CLK_SEL_MASK                 (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN17_CLKSEL_CLK_SEL_SHIFT                (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN17_CLKSEL_CLK_SEL_MAX                  (0x00000003U)

/* DDR0_RFCLK_TEST0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_MASK   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_MAX    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_EN_MAX           (0x00000001U)

/* DDR0_RFCLK_TEST1_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_MASK   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_MAX    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_EN_MAX           (0x00000001U)

/* DDR0_TESTOUT0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_DIV_RATIO_MASK      (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_DIV_RATIO_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_DIV_RATIO_MAX       (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_EN_MASK             (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_EN_SHIFT            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_EN_MAX              (0x00000001U)

/* DDR0_TESTOUT1_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_DIV_RATIO_MASK      (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_DIV_RATIO_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_DIV_RATIO_MAX       (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_EN_MASK             (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_EN_SHIFT            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_EN_MAX              (0x00000001U)

/* DDR1_RFCLK_TEST0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_MASK   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_MAX    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_EN_MAX           (0x00000001U)

/* DDR1_RFCLK_TEST1_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_MASK   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_MAX    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_EN_MAX           (0x00000001U)

/* DDR1_TESTOUT0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_DIV_RATIO_MASK      (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_DIV_RATIO_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_DIV_RATIO_MAX       (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_EN_MASK             (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_EN_SHIFT            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_EN_MAX              (0x00000001U)

/* DDR1_TESTOUT1_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_DIV_RATIO_MASK      (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_DIV_RATIO_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_DIV_RATIO_MAX       (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_EN_MASK             (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_EN_SHIFT            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_EN_MAX              (0x00000001U)

/* DDR2_RFCLK_TEST0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_MASK   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_MAX    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_EN_MAX           (0x00000001U)

/* DDR2_RFCLK_TEST1_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_MASK   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_MAX    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_EN_MAX           (0x00000001U)

/* DDR2_TESTOUT0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_DIV_RATIO_MASK      (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_DIV_RATIO_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_DIV_RATIO_MAX       (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_EN_MASK             (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_EN_SHIFT            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_EN_MAX              (0x00000001U)

/* DDR2_TESTOUT1_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_DIV_RATIO_MASK      (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_DIV_RATIO_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_DIV_RATIO_MAX       (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_EN_MASK             (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_EN_SHIFT            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_EN_MAX              (0x00000001U)

/* DDR3_RFCLK_TEST0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_MASK   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_MAX    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_EN_MAX           (0x00000001U)

/* DDR3_RFCLK_TEST1_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_MASK   (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_MAX    (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_EN_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_EN_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_EN_MAX           (0x00000001U)

/* DDR3_TESTOUT0_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_DIV_RATIO_MASK      (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_DIV_RATIO_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_DIV_RATIO_MAX       (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_EN_MASK             (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_EN_SHIFT            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_EN_MAX              (0x00000001U)

/* DDR3_TESTOUT1_CLK_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_DIV_RATIO_MASK      (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_DIV_RATIO_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_DIV_RATIO_MAX       (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_EN_MASK             (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_EN_SHIFT            (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_EN_MAX              (0x00000001U)

/* WWD32_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* WWD33_CLKSEL */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_CLK_SEL_MASK                  (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_CLK_SEL_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_CLK_SEL_MAX                   (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_WRTLOCK_MASK                  (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_WRTLOCK_SHIFT                 (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_WRTLOCK_MAX                   (0x00000001U)

/* LOCK2_KICK0 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK0_LOCK2_KICK0_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK0_LOCK2_KICK0_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK0_LOCK2_KICK0_MAX                (0xFFFFFFFFU)

/* LOCK2_KICK1 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK1_LOCK2_KICK1_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK1_LOCK2_KICK1_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK1_LOCK2_KICK1_MAX                (0xFFFFFFFFU)

/* CLAIMREG_P2_R0_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R0_READONLY_CLAIMREG_P2_R0_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R0_READONLY_CLAIMREG_P2_R0_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R0_READONLY_CLAIMREG_P2_R0_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R1_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R1_READONLY_CLAIMREG_P2_R1_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R1_READONLY_CLAIMREG_P2_R1_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R1_READONLY_CLAIMREG_P2_R1_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R2_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R2_READONLY_CLAIMREG_P2_R2_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R2_READONLY_CLAIMREG_P2_R2_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R2_READONLY_CLAIMREG_P2_R2_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R3_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R3_READONLY_CLAIMREG_P2_R3_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R3_READONLY_CLAIMREG_P2_R3_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R3_READONLY_CLAIMREG_P2_R3_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R4_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R4_READONLY_CLAIMREG_P2_R4_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R4_READONLY_CLAIMREG_P2_R4_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R4_READONLY_CLAIMREG_P2_R4_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R5_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R5_READONLY_CLAIMREG_P2_R5_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R5_READONLY_CLAIMREG_P2_R5_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R5_READONLY_CLAIMREG_P2_R5_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R6_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R6_READONLY_CLAIMREG_P2_R6_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R6_READONLY_CLAIMREG_P2_R6_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R6_READONLY_CLAIMREG_P2_R6_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R7_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R7_READONLY_CLAIMREG_P2_R7_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R7_READONLY_CLAIMREG_P2_R7_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R7_READONLY_CLAIMREG_P2_R7_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R8_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R8_READONLY_CLAIMREG_P2_R8_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R8_READONLY_CLAIMREG_P2_R8_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R8_READONLY_CLAIMREG_P2_R8_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R9_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R9_READONLY_CLAIMREG_P2_R9_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R9_READONLY_CLAIMREG_P2_R9_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R9_READONLY_CLAIMREG_P2_R9_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R10_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R10_READONLY_CLAIMREG_P2_R10_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R10_READONLY_CLAIMREG_P2_R10_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R10_READONLY_CLAIMREG_P2_R10_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R11_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R11_READONLY_CLAIMREG_P2_R11_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R11_READONLY_CLAIMREG_P2_R11_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R11_READONLY_CLAIMREG_P2_R11_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P2_R12_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R12_READONLY_CLAIMREG_P2_R12_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R12_READONLY_CLAIMREG_P2_R12_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R12_READONLY_CLAIMREG_P2_R12_READONLY_MAX (0xFFFFFFFFU)

/* OBSCLK0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY_OBSCLK0_CTRL_CLK_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY_OBSCLK0_CTRL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY_OBSCLK0_CTRL_CLK_SEL_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY_OBSCLK0_CTRL_CLK_DIV_PROXY_MASK (0x0000FF00U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY_OBSCLK0_CTRL_CLK_DIV_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY_OBSCLK0_CTRL_CLK_DIV_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY_OBSCLK0_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY_OBSCLK0_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK0_CTRL_PROXY_OBSCLK0_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* OBSCLK1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK1_CTRL_PROXY_OBSCLK1_CTRL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK1_CTRL_PROXY_OBSCLK1_CTRL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_OBSCLK1_CTRL_PROXY_OBSCLK1_CTRL_CLK_SEL_PROXY_MAX (0x00000003U)

/* CLKOUT_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_PROXY_CLKOUT_CTRL_CLK_SEL_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_PROXY_CLKOUT_CTRL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_PROXY_CLKOUT_CTRL_CLK_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_PROXY_CLKOUT_CTRL_CLK_EN_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_PROXY_CLKOUT_CTRL_CLK_EN_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLKOUT_CTRL_PROXY_CLKOUT_CTRL_CLK_EN_PROXY_MAX (0x00000001U)

/* GTC_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GTC_CLKSEL_PROXY_GTC_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_GTC_CLKSEL_PROXY_GTC_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GTC_CLKSEL_PROXY_GTC_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* EFUSE_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EFUSE_CLKSEL_PROXY_EFUSE_CLKSEL_CLK_SEL_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_EFUSE_CLKSEL_PROXY_EFUSE_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EFUSE_CLKSEL_PROXY_EFUSE_CLKSEL_CLK_SEL_PROXY_MAX (0x00000001U)

/* PCIE_REFCLK0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_PROXY_PCIE_REFCLK0_CLKSEL_OUT_CLKSEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_PROXY_PCIE_REFCLK0_CLKSEL_OUT_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_PROXY_PCIE_REFCLK0_CLKSEL_OUT_CLKSEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_PROXY_PCIE_REFCLK0_CLKSEL_OUT_CLK_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_PROXY_PCIE_REFCLK0_CLKSEL_OUT_CLK_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK0_CLKSEL_PROXY_PCIE_REFCLK0_CLKSEL_OUT_CLK_EN_PROXY_MAX (0x00000001U)

/* PCIE_REFCLK1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_PROXY_PCIE_REFCLK1_CLKSEL_OUT_CLKSEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_PROXY_PCIE_REFCLK1_CLKSEL_OUT_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_PROXY_PCIE_REFCLK1_CLKSEL_OUT_CLKSEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_PROXY_PCIE_REFCLK1_CLKSEL_OUT_CLK_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_PROXY_PCIE_REFCLK1_CLKSEL_OUT_CLK_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK1_CLKSEL_PROXY_PCIE_REFCLK1_CLKSEL_OUT_CLK_EN_PROXY_MAX (0x00000001U)

/* PCIE_REFCLK2_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_PROXY_PCIE_REFCLK2_CLKSEL_OUT_CLKSEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_PROXY_PCIE_REFCLK2_CLKSEL_OUT_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_PROXY_PCIE_REFCLK2_CLKSEL_OUT_CLKSEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_PROXY_PCIE_REFCLK2_CLKSEL_OUT_CLK_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_PROXY_PCIE_REFCLK2_CLKSEL_OUT_CLK_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK2_CLKSEL_PROXY_PCIE_REFCLK2_CLKSEL_OUT_CLK_EN_PROXY_MAX (0x00000001U)

/* PCIE_REFCLK3_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_PROXY_PCIE_REFCLK3_CLKSEL_OUT_CLKSEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_PROXY_PCIE_REFCLK3_CLKSEL_OUT_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_PROXY_PCIE_REFCLK3_CLKSEL_OUT_CLKSEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_PROXY_PCIE_REFCLK3_CLKSEL_OUT_CLK_EN_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_PROXY_PCIE_REFCLK3_CLKSEL_OUT_CLK_EN_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE_REFCLK3_CLKSEL_PROXY_PCIE_REFCLK3_CLKSEL_OUT_CLK_EN_PROXY_MAX (0x00000001U)

/* PCIE0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CLKSEL_PROXY_PCIE0_CLKSEL_CPTS_CLKSEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CLKSEL_PROXY_PCIE0_CLKSEL_CPTS_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE0_CLKSEL_PROXY_PCIE0_CLKSEL_CPTS_CLKSEL_PROXY_MAX (0x0000000FU)

/* PCIE1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CLKSEL_PROXY_PCIE1_CLKSEL_CPTS_CLKSEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CLKSEL_PROXY_PCIE1_CLKSEL_CPTS_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE1_CLKSEL_PROXY_PCIE1_CLKSEL_CPTS_CLKSEL_PROXY_MAX (0x0000000FU)

/* PCIE2_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CLKSEL_PROXY_PCIE2_CLKSEL_CPTS_CLKSEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CLKSEL_PROXY_PCIE2_CLKSEL_CPTS_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE2_CLKSEL_PROXY_PCIE2_CLKSEL_CPTS_CLKSEL_PROXY_MAX (0x0000000FU)

/* PCIE3_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CLKSEL_PROXY_PCIE3_CLKSEL_CPTS_CLKSEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CLKSEL_PROXY_PCIE3_CLKSEL_CPTS_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PCIE3_CLKSEL_PROXY_PCIE3_CLKSEL_CPTS_CLKSEL_PROXY_MAX (0x0000000FU)

/* CPSW_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CPSW_CLKSEL_PROXY_CPSW_CLKSEL_CPTS_CLKSEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW_CLKSEL_PROXY_CPSW_CLKSEL_CPTS_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW_CLKSEL_PROXY_CPSW_CLKSEL_CPTS_CLKSEL_PROXY_MAX (0x0000000FU)

/* CPSW2_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_CLKSEL_PROXY_CPSW2_CLKSEL_CPTS_CLKSEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_CLKSEL_PROXY_CPSW2_CLKSEL_CPTS_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CPSW2_CLKSEL_PROXY_CPSW2_CLKSEL_CPTS_CLKSEL_PROXY_MAX (0x0000000FU)

/* NAVSS_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NAVSS_CLKSEL_PROXY_NAVSS_CLKSEL_CPTS_CLKSEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_NAVSS_CLKSEL_PROXY_NAVSS_CLKSEL_CPTS_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NAVSS_CLKSEL_PROXY_NAVSS_CLKSEL_CPTS_CLKSEL_PROXY_MAX (0x0000000FU)

/* EMMC0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EMMC0_CLKSEL_PROXY_EMMC0_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC0_CLKSEL_PROXY_EMMC0_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC0_CLKSEL_PROXY_EMMC0_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* EMMC1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_PROXY_EMMC1_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_PROXY_EMMC1_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_PROXY_EMMC1_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_PROXY_EMMC1_CLKSEL_LB_CLKSEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_PROXY_EMMC1_CLKSEL_LB_CLKSEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_EMMC1_CLKSEL_PROXY_EMMC1_CLKSEL_LB_CLKSEL_PROXY_MAX (0x00000001U)

/* UFS0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_UFS0_CLKSEL_PROXY_UFS0_CLKSEL_MCLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS0_CLKSEL_PROXY_UFS0_CLKSEL_MCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_UFS0_CLKSEL_PROXY_UFS0_CLKSEL_MCLK_SEL_PROXY_MAX (0x00000003U)

/* GPMC_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GPMC_CLKSEL_PROXY_GPMC_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPMC_CLKSEL_PROXY_GPMC_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GPMC_CLKSEL_PROXY_GPMC_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* USB0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CLKSEL_PROXY_USB0_CLKSEL_REFCLK_SEL_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CLKSEL_PROXY_USB0_CLKSEL_REFCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USB0_CLKSEL_PROXY_USB0_CLKSEL_REFCLK_SEL_PROXY_MAX (0x00000001U)

/* VPAC_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC_CLKSEL_PROXY_VPAC_CLKSEL_CLK_SEL_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC_CLKSEL_PROXY_VPAC_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC_CLKSEL_PROXY_VPAC_CLKSEL_CLK_SEL_PROXY_MAX (0x00000001U)

/* TIMER0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CLKSEL_PROXY_TIMER0_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CLKSEL_PROXY_TIMER0_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER0_CLKSEL_PROXY_TIMER0_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CLKSEL_PROXY_TIMER1_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CLKSEL_PROXY_TIMER1_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER1_CLKSEL_PROXY_TIMER1_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER2_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CLKSEL_PROXY_TIMER2_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CLKSEL_PROXY_TIMER2_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER2_CLKSEL_PROXY_TIMER2_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER3_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CLKSEL_PROXY_TIMER3_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CLKSEL_PROXY_TIMER3_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER3_CLKSEL_PROXY_TIMER3_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER4_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CLKSEL_PROXY_TIMER4_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CLKSEL_PROXY_TIMER4_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER4_CLKSEL_PROXY_TIMER4_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER5_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CLKSEL_PROXY_TIMER5_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CLKSEL_PROXY_TIMER5_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER5_CLKSEL_PROXY_TIMER5_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER6_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CLKSEL_PROXY_TIMER6_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CLKSEL_PROXY_TIMER6_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER6_CLKSEL_PROXY_TIMER6_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER7_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CLKSEL_PROXY_TIMER7_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CLKSEL_PROXY_TIMER7_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER7_CLKSEL_PROXY_TIMER7_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER8_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CLKSEL_PROXY_TIMER8_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CLKSEL_PROXY_TIMER8_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER8_CLKSEL_PROXY_TIMER8_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER9_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CLKSEL_PROXY_TIMER9_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CLKSEL_PROXY_TIMER9_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER9_CLKSEL_PROXY_TIMER9_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER10_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CLKSEL_PROXY_TIMER10_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CLKSEL_PROXY_TIMER10_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER10_CLKSEL_PROXY_TIMER10_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER11_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CLKSEL_PROXY_TIMER11_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CLKSEL_PROXY_TIMER11_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER11_CLKSEL_PROXY_TIMER11_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER12_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CLKSEL_PROXY_TIMER12_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CLKSEL_PROXY_TIMER12_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER12_CLKSEL_PROXY_TIMER12_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER13_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CLKSEL_PROXY_TIMER13_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CLKSEL_PROXY_TIMER13_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER13_CLKSEL_PROXY_TIMER13_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER14_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CLKSEL_PROXY_TIMER14_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CLKSEL_PROXY_TIMER14_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER14_CLKSEL_PROXY_TIMER14_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER15_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CLKSEL_PROXY_TIMER15_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CLKSEL_PROXY_TIMER15_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER15_CLKSEL_PROXY_TIMER15_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

/* TIMER16_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY_TIMER16_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY_TIMER16_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY_TIMER16_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY_TIMER16_CLKSEL_AFS_SRC_SEL_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY_TIMER16_CLKSEL_AFS_SRC_SEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY_TIMER16_CLKSEL_AFS_SRC_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY_TIMER16_CLKSEL_AFS_SRC_EN_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY_TIMER16_CLKSEL_AFS_SRC_EN_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER16_CLKSEL_PROXY_TIMER16_CLKSEL_AFS_SRC_EN_PROXY_MAX (0x00000001U)

/* TIMER17_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY_TIMER17_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY_TIMER17_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY_TIMER17_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY_TIMER17_CLKSEL_AFS_SRC_SEL_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY_TIMER17_CLKSEL_AFS_SRC_SEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY_TIMER17_CLKSEL_AFS_SRC_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY_TIMER17_CLKSEL_AFS_SRC_EN_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY_TIMER17_CLKSEL_AFS_SRC_EN_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER17_CLKSEL_PROXY_TIMER17_CLKSEL_AFS_SRC_EN_PROXY_MAX (0x00000001U)

/* TIMER18_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY_TIMER18_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY_TIMER18_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY_TIMER18_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY_TIMER18_CLKSEL_AFS_SRC_SEL_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY_TIMER18_CLKSEL_AFS_SRC_SEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY_TIMER18_CLKSEL_AFS_SRC_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY_TIMER18_CLKSEL_AFS_SRC_EN_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY_TIMER18_CLKSEL_AFS_SRC_EN_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER18_CLKSEL_PROXY_TIMER18_CLKSEL_AFS_SRC_EN_PROXY_MAX (0x00000001U)

/* TIMER19_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY_TIMER19_CLKSEL_CLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY_TIMER19_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY_TIMER19_CLKSEL_CLK_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY_TIMER19_CLKSEL_AFS_SRC_SEL_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY_TIMER19_CLKSEL_AFS_SRC_SEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY_TIMER19_CLKSEL_AFS_SRC_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY_TIMER19_CLKSEL_AFS_SRC_EN_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY_TIMER19_CLKSEL_AFS_SRC_EN_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_TIMER19_CLKSEL_PROXY_TIMER19_CLKSEL_AFS_SRC_EN_PROXY_MAX (0x00000001U)

/* SPI0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI0_CLKSEL_PROXY_SPI0_CLKSEL_MSTR_LB_CLKSEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI0_CLKSEL_PROXY_SPI0_CLKSEL_MSTR_LB_CLKSEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI0_CLKSEL_PROXY_SPI0_CLKSEL_MSTR_LB_CLKSEL_PROXY_MAX (0x00000001U)

/* SPI1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI1_CLKSEL_PROXY_SPI1_CLKSEL_MSTR_LB_CLKSEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI1_CLKSEL_PROXY_SPI1_CLKSEL_MSTR_LB_CLKSEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI1_CLKSEL_PROXY_SPI1_CLKSEL_MSTR_LB_CLKSEL_PROXY_MAX (0x00000001U)

/* SPI2_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI2_CLKSEL_PROXY_SPI2_CLKSEL_MSTR_LB_CLKSEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI2_CLKSEL_PROXY_SPI2_CLKSEL_MSTR_LB_CLKSEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI2_CLKSEL_PROXY_SPI2_CLKSEL_MSTR_LB_CLKSEL_PROXY_MAX (0x00000001U)

/* SPI3_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI3_CLKSEL_PROXY_SPI3_CLKSEL_MSTR_LB_CLKSEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI3_CLKSEL_PROXY_SPI3_CLKSEL_MSTR_LB_CLKSEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI3_CLKSEL_PROXY_SPI3_CLKSEL_MSTR_LB_CLKSEL_PROXY_MAX (0x00000001U)

/* SPI5_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI5_CLKSEL_PROXY_SPI5_CLKSEL_MSTR_LB_CLKSEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI5_CLKSEL_PROXY_SPI5_CLKSEL_MSTR_LB_CLKSEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI5_CLKSEL_PROXY_SPI5_CLKSEL_MSTR_LB_CLKSEL_PROXY_MAX (0x00000001U)

/* SPI6_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI6_CLKSEL_PROXY_SPI6_CLKSEL_MSTR_LB_CLKSEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI6_CLKSEL_PROXY_SPI6_CLKSEL_MSTR_LB_CLKSEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI6_CLKSEL_PROXY_SPI6_CLKSEL_MSTR_LB_CLKSEL_PROXY_MAX (0x00000001U)

/* SPI7_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SPI7_CLKSEL_PROXY_SPI7_CLKSEL_MSTR_LB_CLKSEL_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI7_CLKSEL_PROXY_SPI7_CLKSEL_MSTR_LB_CLKSEL_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_SPI7_CLKSEL_PROXY_SPI7_CLKSEL_MSTR_LB_CLKSEL_PROXY_MAX (0x00000001U)

/* USART0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_PROXY_USART0_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_PROXY_USART0_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_PROXY_USART0_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_PROXY_USART0_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_PROXY_USART0_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART0_CLK_CTRL_PROXY_USART0_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* USART1_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_PROXY_USART1_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_PROXY_USART1_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_PROXY_USART1_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_PROXY_USART1_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_PROXY_USART1_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART1_CLK_CTRL_PROXY_USART1_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* USART2_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_PROXY_USART2_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_PROXY_USART2_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_PROXY_USART2_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_PROXY_USART2_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_PROXY_USART2_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART2_CLK_CTRL_PROXY_USART2_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* USART3_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_PROXY_USART3_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_PROXY_USART3_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_PROXY_USART3_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_PROXY_USART3_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_PROXY_USART3_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART3_CLK_CTRL_PROXY_USART3_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* USART4_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_PROXY_USART4_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_PROXY_USART4_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_PROXY_USART4_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_PROXY_USART4_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_PROXY_USART4_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART4_CLK_CTRL_PROXY_USART4_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* USART5_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_PROXY_USART5_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_PROXY_USART5_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_PROXY_USART5_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_PROXY_USART5_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_PROXY_USART5_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART5_CLK_CTRL_PROXY_USART5_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* USART6_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_PROXY_USART6_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_PROXY_USART6_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_PROXY_USART6_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_PROXY_USART6_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_PROXY_USART6_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART6_CLK_CTRL_PROXY_USART6_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* USART7_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_PROXY_USART7_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_PROXY_USART7_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_PROXY_USART7_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_PROXY_USART7_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_PROXY_USART7_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART7_CLK_CTRL_PROXY_USART7_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* USART8_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_PROXY_USART8_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_PROXY_USART8_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_PROXY_USART8_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_PROXY_USART8_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_PROXY_USART8_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART8_CLK_CTRL_PROXY_USART8_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* USART9_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_PROXY_USART9_CLK_CTRL_CLK_DIV_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_PROXY_USART9_CLK_CTRL_CLK_DIV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_PROXY_USART9_CLK_CTRL_CLK_DIV_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_PROXY_USART9_CLK_CTRL_CLK_DIV_LD_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_PROXY_USART9_CLK_CTRL_CLK_DIV_LD_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_USART9_CLK_CTRL_PROXY_USART9_CLK_CTRL_CLK_DIV_LD_PROXY_MAX (0x00000001U)

/* MCASP0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_CLKSEL_PROXY_MCASP0_CLKSEL_AUXCLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_CLKSEL_PROXY_MCASP0_CLKSEL_AUXCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_CLKSEL_PROXY_MCASP0_CLKSEL_AUXCLK_SEL_PROXY_MAX (0x00000007U)

/* MCASP1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CLKSEL_PROXY_MCASP1_CLKSEL_AUXCLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CLKSEL_PROXY_MCASP1_CLKSEL_AUXCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_CLKSEL_PROXY_MCASP1_CLKSEL_AUXCLK_SEL_PROXY_MAX (0x00000007U)

/* MCASP2_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CLKSEL_PROXY_MCASP2_CLKSEL_AUXCLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CLKSEL_PROXY_MCASP2_CLKSEL_AUXCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_CLKSEL_PROXY_MCASP2_CLKSEL_AUXCLK_SEL_PROXY_MAX (0x00000007U)

/* MCASP3_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CLKSEL_PROXY_MCASP3_CLKSEL_AUXCLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CLKSEL_PROXY_MCASP3_CLKSEL_AUXCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_CLKSEL_PROXY_MCASP3_CLKSEL_AUXCLK_SEL_PROXY_MAX (0x00000007U)

/* MCASP4_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CLKSEL_PROXY_MCASP4_CLKSEL_AUXCLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CLKSEL_PROXY_MCASP4_CLKSEL_AUXCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_CLKSEL_PROXY_MCASP4_CLKSEL_AUXCLK_SEL_PROXY_MAX (0x00000007U)

/* MCASP0_AHCLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_PROXY_MCASP0_AHCLKSEL_AHCLKR_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_PROXY_MCASP0_AHCLKSEL_AHCLKR_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_PROXY_MCASP0_AHCLKSEL_AHCLKR_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_PROXY_MCASP0_AHCLKSEL_AHCLKX_SEL_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_PROXY_MCASP0_AHCLKSEL_AHCLKX_SEL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP0_AHCLKSEL_PROXY_MCASP0_AHCLKSEL_AHCLKX_SEL_PROXY_MAX (0x0000000FU)

/* MCASP1_AHCLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_PROXY_MCASP1_AHCLKSEL_AHCLKR_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_PROXY_MCASP1_AHCLKSEL_AHCLKR_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_PROXY_MCASP1_AHCLKSEL_AHCLKR_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_PROXY_MCASP1_AHCLKSEL_AHCLKX_SEL_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_PROXY_MCASP1_AHCLKSEL_AHCLKX_SEL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP1_AHCLKSEL_PROXY_MCASP1_AHCLKSEL_AHCLKX_SEL_PROXY_MAX (0x0000000FU)

/* MCASP2_AHCLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_PROXY_MCASP2_AHCLKSEL_AHCLKR_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_PROXY_MCASP2_AHCLKSEL_AHCLKR_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_PROXY_MCASP2_AHCLKSEL_AHCLKR_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_PROXY_MCASP2_AHCLKSEL_AHCLKX_SEL_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_PROXY_MCASP2_AHCLKSEL_AHCLKX_SEL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP2_AHCLKSEL_PROXY_MCASP2_AHCLKSEL_AHCLKX_SEL_PROXY_MAX (0x0000000FU)

/* MCASP3_AHCLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_PROXY_MCASP3_AHCLKSEL_AHCLKR_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_PROXY_MCASP3_AHCLKSEL_AHCLKR_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_PROXY_MCASP3_AHCLKSEL_AHCLKR_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_PROXY_MCASP3_AHCLKSEL_AHCLKX_SEL_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_PROXY_MCASP3_AHCLKSEL_AHCLKX_SEL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP3_AHCLKSEL_PROXY_MCASP3_AHCLKSEL_AHCLKX_SEL_PROXY_MAX (0x0000000FU)

/* MCASP4_AHCLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_PROXY_MCASP4_AHCLKSEL_AHCLKR_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_PROXY_MCASP4_AHCLKSEL_AHCLKR_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_PROXY_MCASP4_AHCLKSEL_AHCLKR_SEL_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_PROXY_MCASP4_AHCLKSEL_AHCLKX_SEL_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_PROXY_MCASP4_AHCLKSEL_AHCLKX_SEL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCASP4_AHCLKSEL_PROXY_MCASP4_AHCLKSEL_AHCLKX_SEL_PROXY_MAX (0x0000000FU)

/* ATL_BWS0_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS0_SEL_PROXY_ATL_BWS0_SEL_WD_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS0_SEL_PROXY_ATL_BWS0_SEL_WD_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS0_SEL_PROXY_ATL_BWS0_SEL_WD_SEL_PROXY_MAX (0x0000001FU)

/* ATL_BWS1_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS1_SEL_PROXY_ATL_BWS1_SEL_WD_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS1_SEL_PROXY_ATL_BWS1_SEL_WD_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS1_SEL_PROXY_ATL_BWS1_SEL_WD_SEL_PROXY_MAX (0x0000001FU)

/* ATL_BWS2_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS2_SEL_PROXY_ATL_BWS2_SEL_WD_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS2_SEL_PROXY_ATL_BWS2_SEL_WD_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS2_SEL_PROXY_ATL_BWS2_SEL_WD_SEL_PROXY_MAX (0x0000001FU)

/* ATL_BWS3_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS3_SEL_PROXY_ATL_BWS3_SEL_WD_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS3_SEL_PROXY_ATL_BWS3_SEL_WD_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_BWS3_SEL_PROXY_ATL_BWS3_SEL_WD_SEL_PROXY_MAX (0x0000001FU)

/* ATL_AWS0_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS0_SEL_PROXY_ATL_AWS0_SEL_WD_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS0_SEL_PROXY_ATL_AWS0_SEL_WD_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS0_SEL_PROXY_ATL_AWS0_SEL_WD_SEL_PROXY_MAX (0x0000001FU)

/* ATL_AWS1_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS1_SEL_PROXY_ATL_AWS1_SEL_WD_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS1_SEL_PROXY_ATL_AWS1_SEL_WD_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS1_SEL_PROXY_ATL_AWS1_SEL_WD_SEL_PROXY_MAX (0x0000001FU)

/* ATL_AWS2_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS2_SEL_PROXY_ATL_AWS2_SEL_WD_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS2_SEL_PROXY_ATL_AWS2_SEL_WD_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS2_SEL_PROXY_ATL_AWS2_SEL_WD_SEL_PROXY_MAX (0x0000001FU)

/* ATL_AWS3_SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS3_SEL_PROXY_ATL_AWS3_SEL_WD_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS3_SEL_PROXY_ATL_AWS3_SEL_WD_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_AWS3_SEL_PROXY_ATL_AWS3_SEL_WD_SEL_PROXY_MAX (0x0000001FU)

/* ATL_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ATL_CLKSEL_PROXY_ATL_CLKSEL_PCLK_SEL_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_CLKSEL_PROXY_ATL_CLKSEL_PCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ATL_CLKSEL_PROXY_ATL_CLKSEL_PCLK_SEL_PROXY_MAX (0x0000000FU)

/* AUDIO_REFCLK0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_PROXY_AUDIO_REFCLK0_CTRL_CLK_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_PROXY_AUDIO_REFCLK0_CTRL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_PROXY_AUDIO_REFCLK0_CTRL_CLK_SEL_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_PROXY_AUDIO_REFCLK0_CTRL_CLKOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_PROXY_AUDIO_REFCLK0_CTRL_CLKOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK0_CTRL_PROXY_AUDIO_REFCLK0_CTRL_CLKOUT_EN_PROXY_MAX (0x00000001U)

/* AUDIO_REFCLK1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_PROXY_AUDIO_REFCLK1_CTRL_CLK_SEL_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_PROXY_AUDIO_REFCLK1_CTRL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_PROXY_AUDIO_REFCLK1_CTRL_CLK_SEL_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_PROXY_AUDIO_REFCLK1_CTRL_CLKOUT_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_PROXY_AUDIO_REFCLK1_CTRL_CLKOUT_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_AUDIO_REFCLK1_CTRL_PROXY_AUDIO_REFCLK1_CTRL_CLKOUT_EN_PROXY_MAX (0x00000001U)

/* DPI0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY_DPI0_CLK_CTRL_EXT_CLKSEL_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY_DPI0_CLK_CTRL_EXT_CLKSEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY_DPI0_CLK_CTRL_EXT_CLKSEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY_DPI0_CLK_CTRL_DATA_CLK_INVDIS_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY_DPI0_CLK_CTRL_DATA_CLK_INVDIS_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY_DPI0_CLK_CTRL_DATA_CLK_INVDIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY_DPI0_CLK_CTRL_SYNC_CLK_INVDIS_PROXY_MASK (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY_DPI0_CLK_CTRL_SYNC_CLK_INVDIS_PROXY_SHIFT (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPI0_CLK_CTRL_PROXY_DPI0_CLK_CTRL_SYNC_CLK_INVDIS_PROXY_MAX (0x00000001U)

/* DPHY0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY0_CLKSEL_PROXY_DPHY0_CLKSEL_REF_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY0_CLKSEL_PROXY_DPHY0_CLKSEL_REF_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY0_CLKSEL_PROXY_DPHY0_CLKSEL_REF_CLK_SEL_PROXY_MAX (0x00000003U)

/* DPHY1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DPHY1_CLKSEL_PROXY_DPHY1_CLKSEL_REF_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY1_CLKSEL_PROXY_DPHY1_CLKSEL_REF_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DPHY1_CLKSEL_PROXY_DPHY1_CLKSEL_REF_CLK_SEL_PROXY_MAX (0x00000003U)

/* DSS_DISPC0_CLKSEL0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL0_PROXY_DSS_DISPC0_CLKSEL0_DPI0_PCLK_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL0_PROXY_DSS_DISPC0_CLKSEL0_DPI0_PCLK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL0_PROXY_DSS_DISPC0_CLKSEL0_DPI0_PCLK_PROXY_MAX (0x00000001U)

/* DSS_DISPC0_CLKSEL1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL1_PROXY_DSS_DISPC0_CLKSEL1_DPI1_PCLK_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL1_PROXY_DSS_DISPC0_CLKSEL1_DPI1_PCLK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL1_PROXY_DSS_DISPC0_CLKSEL1_DPI1_PCLK_PROXY_MAX (0x00000003U)

/* DSS_DISPC0_CLKSEL2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL2_PROXY_DSS_DISPC0_CLKSEL2_DPI2_PCLK_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL2_PROXY_DSS_DISPC0_CLKSEL2_DPI2_PCLK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL2_PROXY_DSS_DISPC0_CLKSEL2_DPI2_PCLK_PROXY_MAX (0x00000001U)

/* DSS_DISPC0_CLKSEL3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL3_PROXY_DSS_DISPC0_CLKSEL3_DPI3_PCLK_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL3_PROXY_DSS_DISPC0_CLKSEL3_DPI3_PCLK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSS_DISPC0_CLKSEL3_PROXY_DSS_DISPC0_CLKSEL3_DPI3_PCLK_PROXY_MAX (0x00000007U)

/* EDP_PHY0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EDP_PHY0_CLKSEL_PROXY_EDP_PHY0_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP_PHY0_CLKSEL_PROXY_EDP_PHY0_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP_PHY0_CLKSEL_PROXY_EDP_PHY0_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* EDP0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CLK_CTRL_PROXY_EDP0_CLK_CTRL_DSI_CLK_DYN_SWTCH_DIS_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CLK_CTRL_PROXY_EDP0_CLK_CTRL_DSI_CLK_DYN_SWTCH_DIS_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_EDP0_CLK_CTRL_PROXY_EDP0_CLK_CTRL_DSI_CLK_DYN_SWTCH_DIS_PROXY_MAX (0x00000001U)

/* WWD0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_PROXY_WWD0_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_PROXY_WWD0_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_PROXY_WWD0_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_PROXY_WWD0_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_PROXY_WWD0_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD0_CLKSEL_PROXY_WWD0_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_PROXY_WWD1_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_PROXY_WWD1_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_PROXY_WWD1_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_PROXY_WWD1_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_PROXY_WWD1_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD1_CLKSEL_PROXY_WWD1_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD2_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_PROXY_WWD2_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_PROXY_WWD2_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_PROXY_WWD2_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_PROXY_WWD2_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_PROXY_WWD2_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD2_CLKSEL_PROXY_WWD2_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD3_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_PROXY_WWD3_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_PROXY_WWD3_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_PROXY_WWD3_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_PROXY_WWD3_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_PROXY_WWD3_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD3_CLKSEL_PROXY_WWD3_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD4_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_PROXY_WWD4_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_PROXY_WWD4_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_PROXY_WWD4_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_PROXY_WWD4_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_PROXY_WWD4_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD4_CLKSEL_PROXY_WWD4_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD5_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_PROXY_WWD5_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_PROXY_WWD5_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_PROXY_WWD5_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_PROXY_WWD5_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_PROXY_WWD5_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD5_CLKSEL_PROXY_WWD5_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD6_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_PROXY_WWD6_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_PROXY_WWD6_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_PROXY_WWD6_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_PROXY_WWD6_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_PROXY_WWD6_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD6_CLKSEL_PROXY_WWD6_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD7_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_PROXY_WWD7_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_PROXY_WWD7_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_PROXY_WWD7_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_PROXY_WWD7_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_PROXY_WWD7_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD7_CLKSEL_PROXY_WWD7_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD15_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_PROXY_WWD15_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_PROXY_WWD15_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_PROXY_WWD15_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_PROXY_WWD15_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_PROXY_WWD15_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD15_CLKSEL_PROXY_WWD15_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD16_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_PROXY_WWD16_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_PROXY_WWD16_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_PROXY_WWD16_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_PROXY_WWD16_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_PROXY_WWD16_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD16_CLKSEL_PROXY_WWD16_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD17_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_PROXY_WWD17_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_PROXY_WWD17_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_PROXY_WWD17_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_PROXY_WWD17_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_PROXY_WWD17_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD17_CLKSEL_PROXY_WWD17_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD18_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_PROXY_WWD18_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_PROXY_WWD18_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_PROXY_WWD18_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_PROXY_WWD18_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_PROXY_WWD18_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD18_CLKSEL_PROXY_WWD18_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD19_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_PROXY_WWD19_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_PROXY_WWD19_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_PROXY_WWD19_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_PROXY_WWD19_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_PROXY_WWD19_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD19_CLKSEL_PROXY_WWD19_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD28_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_PROXY_WWD28_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_PROXY_WWD28_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_PROXY_WWD28_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_PROXY_WWD28_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_PROXY_WWD28_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD28_CLKSEL_PROXY_WWD28_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD29_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_PROXY_WWD29_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_PROXY_WWD29_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_PROXY_WWD29_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_PROXY_WWD29_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_PROXY_WWD29_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD29_CLKSEL_PROXY_WWD29_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD30_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_PROXY_WWD30_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_PROXY_WWD30_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_PROXY_WWD30_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_PROXY_WWD30_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_PROXY_WWD30_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD30_CLKSEL_PROXY_WWD30_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD31_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_PROXY_WWD31_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_PROXY_WWD31_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_PROXY_WWD31_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_PROXY_WWD31_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_PROXY_WWD31_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD31_CLKSEL_PROXY_WWD31_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* SERDES0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLKSEL_PROXY_SERDES0_CLKSEL_CORE_REFCLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLKSEL_PROXY_SERDES0_CLKSEL_CORE_REFCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLKSEL_PROXY_SERDES0_CLKSEL_CORE_REFCLK_SEL_PROXY_MAX (0x00000003U)

/* SERDES0_CLK1SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLK1SEL_PROXY_SERDES0_CLK1SEL_CORE_REFCLK1_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLK1SEL_PROXY_SERDES0_CLK1SEL_CORE_REFCLK1_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES0_CLK1SEL_PROXY_SERDES0_CLK1SEL_CORE_REFCLK1_SEL_PROXY_MAX (0x00000003U)

/* SERDES1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLKSEL_PROXY_SERDES1_CLKSEL_CORE_REFCLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLKSEL_PROXY_SERDES1_CLKSEL_CORE_REFCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLKSEL_PROXY_SERDES1_CLKSEL_CORE_REFCLK_SEL_PROXY_MAX (0x00000003U)

/* SERDES1_CLK1SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLK1SEL_PROXY_SERDES1_CLK1SEL_CORE_REFCLK1_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLK1SEL_PROXY_SERDES1_CLK1SEL_CORE_REFCLK1_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES1_CLK1SEL_PROXY_SERDES1_CLK1SEL_CORE_REFCLK1_SEL_PROXY_MAX (0x00000003U)

/* SERDES2_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLKSEL_PROXY_SERDES2_CLKSEL_CORE_REFCLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLKSEL_PROXY_SERDES2_CLKSEL_CORE_REFCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLKSEL_PROXY_SERDES2_CLKSEL_CORE_REFCLK_SEL_PROXY_MAX (0x00000003U)

/* SERDES2_CLK1SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLK1SEL_PROXY_SERDES2_CLK1SEL_CORE_REFCLK1_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLK1SEL_PROXY_SERDES2_CLK1SEL_CORE_REFCLK1_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES2_CLK1SEL_PROXY_SERDES2_CLK1SEL_CORE_REFCLK1_SEL_PROXY_MAX (0x00000003U)

/* SERDES3_CLK1SEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CLK1SEL_PROXY_SERDES3_CLK1SEL_CORE_REFCLK1_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CLK1SEL_PROXY_SERDES3_CLK1SEL_CORE_REFCLK1_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES3_CLK1SEL_PROXY_SERDES3_CLK1SEL_CORE_REFCLK1_SEL_PROXY_MAX (0x00000003U)

/* SERDES4_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CLKSEL_PROXY_SERDES4_CLKSEL_CORE_REFCLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CLKSEL_PROXY_SERDES4_CLKSEL_CORE_REFCLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_SERDES4_CLKSEL_PROXY_SERDES4_CLKSEL_CORE_REFCLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN0_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN0_CLKSEL_PROXY_MCAN0_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN0_CLKSEL_PROXY_MCAN0_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN0_CLKSEL_PROXY_MCAN0_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN1_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN1_CLKSEL_PROXY_MCAN1_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN1_CLKSEL_PROXY_MCAN1_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN1_CLKSEL_PROXY_MCAN1_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN2_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN2_CLKSEL_PROXY_MCAN2_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN2_CLKSEL_PROXY_MCAN2_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN2_CLKSEL_PROXY_MCAN2_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN3_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN3_CLKSEL_PROXY_MCAN3_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN3_CLKSEL_PROXY_MCAN3_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN3_CLKSEL_PROXY_MCAN3_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN4_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN4_CLKSEL_PROXY_MCAN4_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN4_CLKSEL_PROXY_MCAN4_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN4_CLKSEL_PROXY_MCAN4_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN5_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN5_CLKSEL_PROXY_MCAN5_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN5_CLKSEL_PROXY_MCAN5_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN5_CLKSEL_PROXY_MCAN5_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN6_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN6_CLKSEL_PROXY_MCAN6_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN6_CLKSEL_PROXY_MCAN6_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN6_CLKSEL_PROXY_MCAN6_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN7_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN7_CLKSEL_PROXY_MCAN7_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN7_CLKSEL_PROXY_MCAN7_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN7_CLKSEL_PROXY_MCAN7_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN8_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN8_CLKSEL_PROXY_MCAN8_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN8_CLKSEL_PROXY_MCAN8_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN8_CLKSEL_PROXY_MCAN8_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN9_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN9_CLKSEL_PROXY_MCAN9_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN9_CLKSEL_PROXY_MCAN9_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN9_CLKSEL_PROXY_MCAN9_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN10_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN10_CLKSEL_PROXY_MCAN10_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN10_CLKSEL_PROXY_MCAN10_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN10_CLKSEL_PROXY_MCAN10_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN11_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN11_CLKSEL_PROXY_MCAN11_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN11_CLKSEL_PROXY_MCAN11_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN11_CLKSEL_PROXY_MCAN11_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN12_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN12_CLKSEL_PROXY_MCAN12_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN12_CLKSEL_PROXY_MCAN12_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN12_CLKSEL_PROXY_MCAN12_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN13_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN13_CLKSEL_PROXY_MCAN13_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN13_CLKSEL_PROXY_MCAN13_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN13_CLKSEL_PROXY_MCAN13_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN14_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN14_CLKSEL_PROXY_MCAN14_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN14_CLKSEL_PROXY_MCAN14_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN14_CLKSEL_PROXY_MCAN14_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN15_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN15_CLKSEL_PROXY_MCAN15_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN15_CLKSEL_PROXY_MCAN15_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN15_CLKSEL_PROXY_MCAN15_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN16_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN16_CLKSEL_PROXY_MCAN16_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN16_CLKSEL_PROXY_MCAN16_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN16_CLKSEL_PROXY_MCAN16_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* MCAN17_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCAN17_CLKSEL_PROXY_MCAN17_CLKSEL_CLK_SEL_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN17_CLKSEL_PROXY_MCAN17_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCAN17_CLKSEL_PROXY_MCAN17_CLKSEL_CLK_SEL_PROXY_MAX (0x00000003U)

/* DDR0_RFCLK_TEST0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_PROXY_DDR0_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_PROXY_DDR0_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_PROXY_DDR0_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_PROXY_DDR0_RFCLK_TEST0_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_PROXY_DDR0_RFCLK_TEST0_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST0_CLK_CTRL_PROXY_DDR0_RFCLK_TEST0_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR0_RFCLK_TEST1_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_PROXY_DDR0_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_PROXY_DDR0_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_PROXY_DDR0_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_PROXY_DDR0_RFCLK_TEST1_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_PROXY_DDR0_RFCLK_TEST1_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_RFCLK_TEST1_CLK_CTRL_PROXY_DDR0_RFCLK_TEST1_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR0_TESTOUT0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_PROXY_DDR0_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_PROXY_DDR0_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_PROXY_DDR0_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_PROXY_DDR0_TESTOUT0_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_PROXY_DDR0_TESTOUT0_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT0_CLK_CTRL_PROXY_DDR0_TESTOUT0_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR0_TESTOUT1_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_PROXY_DDR0_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_PROXY_DDR0_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_PROXY_DDR0_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_PROXY_DDR0_TESTOUT1_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_PROXY_DDR0_TESTOUT1_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR0_TESTOUT1_CLK_CTRL_PROXY_DDR0_TESTOUT1_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR1_RFCLK_TEST0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_PROXY_DDR1_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_PROXY_DDR1_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_PROXY_DDR1_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_PROXY_DDR1_RFCLK_TEST0_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_PROXY_DDR1_RFCLK_TEST0_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST0_CLK_CTRL_PROXY_DDR1_RFCLK_TEST0_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR1_RFCLK_TEST1_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_PROXY_DDR1_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_PROXY_DDR1_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_PROXY_DDR1_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_PROXY_DDR1_RFCLK_TEST1_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_PROXY_DDR1_RFCLK_TEST1_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_RFCLK_TEST1_CLK_CTRL_PROXY_DDR1_RFCLK_TEST1_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR1_TESTOUT0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_PROXY_DDR1_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_PROXY_DDR1_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_PROXY_DDR1_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_PROXY_DDR1_TESTOUT0_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_PROXY_DDR1_TESTOUT0_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT0_CLK_CTRL_PROXY_DDR1_TESTOUT0_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR1_TESTOUT1_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_PROXY_DDR1_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_PROXY_DDR1_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_PROXY_DDR1_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_PROXY_DDR1_TESTOUT1_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_PROXY_DDR1_TESTOUT1_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR1_TESTOUT1_CLK_CTRL_PROXY_DDR1_TESTOUT1_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR2_RFCLK_TEST0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_PROXY_DDR2_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_PROXY_DDR2_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_PROXY_DDR2_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_PROXY_DDR2_RFCLK_TEST0_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_PROXY_DDR2_RFCLK_TEST0_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST0_CLK_CTRL_PROXY_DDR2_RFCLK_TEST0_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR2_RFCLK_TEST1_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_PROXY_DDR2_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_PROXY_DDR2_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_PROXY_DDR2_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_PROXY_DDR2_RFCLK_TEST1_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_PROXY_DDR2_RFCLK_TEST1_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_RFCLK_TEST1_CLK_CTRL_PROXY_DDR2_RFCLK_TEST1_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR2_TESTOUT0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_PROXY_DDR2_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_PROXY_DDR2_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_PROXY_DDR2_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_PROXY_DDR2_TESTOUT0_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_PROXY_DDR2_TESTOUT0_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT0_CLK_CTRL_PROXY_DDR2_TESTOUT0_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR2_TESTOUT1_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_PROXY_DDR2_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_PROXY_DDR2_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_PROXY_DDR2_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_PROXY_DDR2_TESTOUT1_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_PROXY_DDR2_TESTOUT1_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR2_TESTOUT1_CLK_CTRL_PROXY_DDR2_TESTOUT1_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR3_RFCLK_TEST0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_PROXY_DDR3_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_PROXY_DDR3_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_PROXY_DDR3_RFCLK_TEST0_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_PROXY_DDR3_RFCLK_TEST0_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_PROXY_DDR3_RFCLK_TEST0_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST0_CLK_CTRL_PROXY_DDR3_RFCLK_TEST0_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR3_RFCLK_TEST1_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_PROXY_DDR3_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_PROXY_DDR3_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_PROXY_DDR3_RFCLK_TEST1_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_PROXY_DDR3_RFCLK_TEST1_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_PROXY_DDR3_RFCLK_TEST1_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_RFCLK_TEST1_CLK_CTRL_PROXY_DDR3_RFCLK_TEST1_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR3_TESTOUT0_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_PROXY_DDR3_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_PROXY_DDR3_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_PROXY_DDR3_TESTOUT0_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_PROXY_DDR3_TESTOUT0_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_PROXY_DDR3_TESTOUT0_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT0_CLK_CTRL_PROXY_DDR3_TESTOUT0_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* DDR3_TESTOUT1_CLK_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_PROXY_DDR3_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_PROXY_DDR3_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_PROXY_DDR3_TESTOUT1_CLK_CTRL_DIV_RATIO_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_PROXY_DDR3_TESTOUT1_CLK_CTRL_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_PROXY_DDR3_TESTOUT1_CLK_CTRL_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR3_TESTOUT1_CLK_CTRL_PROXY_DDR3_TESTOUT1_CLK_CTRL_EN_PROXY_MAX (0x00000001U)

/* WWD32_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_PROXY_WWD32_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_PROXY_WWD32_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_PROXY_WWD32_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_PROXY_WWD32_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_PROXY_WWD32_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD32_CLKSEL_PROXY_WWD32_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* WWD33_CLKSEL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_PROXY_WWD33_CLKSEL_CLK_SEL_PROXY_MASK (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_PROXY_WWD33_CLKSEL_CLK_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_PROXY_WWD33_CLKSEL_CLK_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_PROXY_WWD33_CLKSEL_WRTLOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_PROXY_WWD33_CLKSEL_WRTLOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_WWD33_CLKSEL_PROXY_WWD33_CLKSEL_WRTLOCK_PROXY_MAX (0x00000001U)

/* LOCK2_KICK0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK0_PROXY_LOCK2_KICK0_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK0_PROXY_LOCK2_KICK0_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK0_PROXY_LOCK2_KICK0_PROXY_MAX    (0xFFFFFFFFU)

/* LOCK2_KICK1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK1_PROXY_LOCK2_KICK1_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK1_PROXY_LOCK2_KICK1_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK2_KICK1_PROXY_LOCK2_KICK1_PROXY_MAX    (0xFFFFFFFFU)

/* CLAIMREG_P2_R0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R0_CLAIMREG_P2_R0_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R0_CLAIMREG_P2_R0_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R0_CLAIMREG_P2_R0_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R1_CLAIMREG_P2_R1_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R1_CLAIMREG_P2_R1_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R1_CLAIMREG_P2_R1_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R2 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R2_CLAIMREG_P2_R2_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R2_CLAIMREG_P2_R2_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R2_CLAIMREG_P2_R2_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R3 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R3_CLAIMREG_P2_R3_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R3_CLAIMREG_P2_R3_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R3_CLAIMREG_P2_R3_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R4 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R4_CLAIMREG_P2_R4_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R4_CLAIMREG_P2_R4_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R4_CLAIMREG_P2_R4_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R5 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R5_CLAIMREG_P2_R5_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R5_CLAIMREG_P2_R5_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R5_CLAIMREG_P2_R5_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R6 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R6_CLAIMREG_P2_R6_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R6_CLAIMREG_P2_R6_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R6_CLAIMREG_P2_R6_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R7 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R7_CLAIMREG_P2_R7_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R7_CLAIMREG_P2_R7_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R7_CLAIMREG_P2_R7_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R8 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R8_CLAIMREG_P2_R8_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R8_CLAIMREG_P2_R8_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R8_CLAIMREG_P2_R8_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R9 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R9_CLAIMREG_P2_R9_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R9_CLAIMREG_P2_R9_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R9_CLAIMREG_P2_R9_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P2_R10 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R10_CLAIMREG_P2_R10_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R10_CLAIMREG_P2_R10_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R10_CLAIMREG_P2_R10_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P2_R11 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R11_CLAIMREG_P2_R11_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R11_CLAIMREG_P2_R11_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R11_CLAIMREG_P2_R11_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P2_R12 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R12_CLAIMREG_P2_R12_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R12_CLAIMREG_P2_R12_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P2_R12_CLAIMREG_P2_R12_MAX        (0xFFFFFFFFU)

/* MCU0_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_DIVIDE_RATIO_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_DIVIDE_RATIO_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_DIVIDE_RATIO_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_LOAD_DIV_MASK              (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_LOAD_DIV_SHIFT             (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_LOAD_DIV_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_DC_DEF_MASK                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_DC_DEF_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_DC_DEF_MAX                 (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_RUNBIST_MODE_MASK          (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_RUNBIST_MODE_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_RUNBIST_MODE_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_BIST_RUN_MASK              (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_BIST_RUN_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_BIST_RUN_MAX               (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_BIST_RESET_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_BIST_RESET_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_BIST_RESET_MAX             (0x00000001U)

/* MCU0_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_SCAN_PC_DEF_MASK       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_SCAN_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_RESET_PC_DEF_MASK      (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_RESET_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_SET_PC_DEF_MASK        (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_SET_PC_DEF_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_SET_PC_DEF_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_STATIC_PC_DEF_MASK     (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_STATIC_PC_DEF_MAX      (0x00003FFFU)

/* MCU0_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED0_PRPG_DEF_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED0_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED0_PRPG_DEF_MAX              (0xFFFFFFFFU)

/* MCU0_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED1_PRPG_DEF_MASK             (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED1_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED1_PRPG_DEF_MAX              (0x001FFFFFU)

/* MCU0_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_SPARE0_MASK              (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_SPARE0_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_SPARE0_MAX               (0x3FFFFFFFU)

/* MCU0_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE1_SPARE1_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE1_SPARE1_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE1_SPARE1_MAX               (0xFFFFFFFFU)

/* MCU0_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_MISR_MUX_CTL_MASK          (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_MISR_MUX_CTL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_MISR_MUX_CTL_MAX           (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_OUT_MUX_CTL_MASK           (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_OUT_MUX_CTL_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_OUT_MUX_CTL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_BIST_RUNNING_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_BIST_RUNNING_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_BIST_RUNNING_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_BIST_DONE_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_BIST_DONE_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_BIST_DONE_MAX              (0x00000001U)

/* MCU0_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_MISR_MISR_RESULT_MASK           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_MISR_MISR_RESULT_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_MISR_MISR_RESULT_MAX            (0xFFFFFFFFU)

/* MCU1_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_DIVIDE_RATIO_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_DIVIDE_RATIO_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_DIVIDE_RATIO_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_LOAD_DIV_MASK              (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_LOAD_DIV_SHIFT             (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_LOAD_DIV_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_DC_DEF_MASK                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_DC_DEF_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_DC_DEF_MAX                 (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_RUNBIST_MODE_MASK          (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_RUNBIST_MODE_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_RUNBIST_MODE_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_BIST_RUN_MASK              (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_BIST_RUN_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_BIST_RUN_MAX               (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_BIST_RESET_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_BIST_RESET_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_BIST_RESET_MAX             (0x00000001U)

/* MCU1_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_SCAN_PC_DEF_MASK       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_SCAN_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_RESET_PC_DEF_MASK      (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_RESET_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_SET_PC_DEF_MASK        (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_SET_PC_DEF_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_SET_PC_DEF_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_STATIC_PC_DEF_MASK     (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_STATIC_PC_DEF_MAX      (0x00003FFFU)

/* MCU1_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED0_PRPG_DEF_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED0_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED0_PRPG_DEF_MAX              (0xFFFFFFFFU)

/* MCU1_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED1_PRPG_DEF_MASK             (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED1_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED1_PRPG_DEF_MAX              (0x001FFFFFU)

/* MCU1_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_SPARE0_MASK              (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_SPARE0_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_SPARE0_MAX               (0x3FFFFFFFU)

/* MCU1_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE1_SPARE1_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE1_SPARE1_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE1_SPARE1_MAX               (0xFFFFFFFFU)

/* MCU1_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_MISR_MUX_CTL_MASK          (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_MISR_MUX_CTL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_MISR_MUX_CTL_MAX           (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_OUT_MUX_CTL_MASK           (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_OUT_MUX_CTL_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_OUT_MUX_CTL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_BIST_RUNNING_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_BIST_RUNNING_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_BIST_RUNNING_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_BIST_DONE_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_BIST_DONE_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_BIST_DONE_MAX              (0x00000001U)

/* MCU1_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_MISR_MISR_RESULT_MASK           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_MISR_MISR_RESULT_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_MISR_MISR_RESULT_MAX            (0xFFFFFFFFU)

/* DMPAC_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_DIVIDE_RATIO_MASK         (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_DIVIDE_RATIO_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_DIVIDE_RATIO_MAX          (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_LOAD_DIV_MASK             (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_LOAD_DIV_SHIFT            (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_LOAD_DIV_MAX              (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_DC_DEF_MASK               (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_DC_DEF_SHIFT              (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_DC_DEF_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_RUNBIST_MODE_MASK         (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_RUNBIST_MODE_SHIFT        (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_RUNBIST_MODE_MAX          (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_BIST_RUN_MASK             (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_BIST_RUN_SHIFT            (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_BIST_RUN_MAX              (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_BIST_RESET_MASK           (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_BIST_RESET_SHIFT          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_BIST_RESET_MAX            (0x00000001U)

/* DMPAC_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_SCAN_PC_DEF_MASK      (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_SCAN_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_RESET_PC_DEF_MASK     (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT    (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_RESET_PC_DEF_MAX      (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_SET_PC_DEF_MASK       (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_SET_PC_DEF_SHIFT      (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_SET_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_STATIC_PC_DEF_MASK    (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT   (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_STATIC_PC_DEF_MAX     (0x00003FFFU)

/* DMPAC_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED0_PRPG_DEF_MASK            (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED0_PRPG_DEF_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED0_PRPG_DEF_MAX             (0xFFFFFFFFU)

/* DMPAC_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED1_PRPG_DEF_MASK            (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED1_PRPG_DEF_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED1_PRPG_DEF_MAX             (0x001FFFFFU)

/* DMPAC_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK  (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_SPARE0_MASK             (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_SPARE0_SHIFT            (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_SPARE0_MAX              (0x3FFFFFFFU)

/* DMPAC_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE1_SPARE1_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE1_SPARE1_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE1_SPARE1_MAX              (0xFFFFFFFFU)

/* DMPAC_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_MISR_MUX_CTL_MASK         (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_MISR_MUX_CTL_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_MISR_MUX_CTL_MAX          (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_OUT_MUX_CTL_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_OUT_MUX_CTL_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_OUT_MUX_CTL_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_BIST_RUNNING_MASK         (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_BIST_RUNNING_SHIFT        (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_BIST_RUNNING_MAX          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_BIST_DONE_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_BIST_DONE_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_BIST_DONE_MAX             (0x00000001U)

/* DMPAC_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_MISR_MISR_RESULT_MASK          (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_MISR_MISR_RESULT_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_MISR_MISR_RESULT_MAX           (0xFFFFFFFFU)

/* VPAC0_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_DIVIDE_RATIO_MASK         (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_DIVIDE_RATIO_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_DIVIDE_RATIO_MAX          (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_LOAD_DIV_MASK             (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_LOAD_DIV_SHIFT            (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_LOAD_DIV_MAX              (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_DC_DEF_MASK               (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_DC_DEF_SHIFT              (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_DC_DEF_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_RUNBIST_MODE_MASK         (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_RUNBIST_MODE_SHIFT        (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_RUNBIST_MODE_MAX          (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_BIST_RUN_MASK             (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_BIST_RUN_SHIFT            (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_BIST_RUN_MAX              (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_BIST_RESET_MASK           (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_BIST_RESET_SHIFT          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_BIST_RESET_MAX            (0x00000001U)

/* VPAC0_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_SCAN_PC_DEF_MASK      (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_SCAN_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_RESET_PC_DEF_MASK     (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT    (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_RESET_PC_DEF_MAX      (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_SET_PC_DEF_MASK       (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_SET_PC_DEF_SHIFT      (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_SET_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_STATIC_PC_DEF_MASK    (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT   (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_STATIC_PC_DEF_MAX     (0x00003FFFU)

/* VPAC0_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED0_PRPG_DEF_MASK            (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED0_PRPG_DEF_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED0_PRPG_DEF_MAX             (0xFFFFFFFFU)

/* VPAC0_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED1_PRPG_DEF_MASK            (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED1_PRPG_DEF_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED1_PRPG_DEF_MAX             (0x001FFFFFU)

/* VPAC0_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK  (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_SPARE0_MASK             (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_SPARE0_SHIFT            (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_SPARE0_MAX              (0x3FFFFFFFU)

/* VPAC0_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE1_SPARE1_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE1_SPARE1_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE1_SPARE1_MAX              (0xFFFFFFFFU)

/* VPAC0_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_MISR_MUX_CTL_MASK         (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_MISR_MUX_CTL_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_MISR_MUX_CTL_MAX          (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_OUT_MUX_CTL_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_OUT_MUX_CTL_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_OUT_MUX_CTL_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_BIST_RUNNING_MASK         (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_BIST_RUNNING_SHIFT        (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_BIST_RUNNING_MAX          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_BIST_DONE_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_BIST_DONE_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_BIST_DONE_MAX             (0x00000001U)

/* VPAC0_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_MISR_MISR_RESULT_MASK          (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_MISR_MISR_RESULT_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_MISR_MISR_RESULT_MAX           (0xFFFFFFFFU)

/* DSP0_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_DIVIDE_RATIO_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_DIVIDE_RATIO_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_DIVIDE_RATIO_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_LOAD_DIV_MASK              (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_LOAD_DIV_SHIFT             (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_LOAD_DIV_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_DC_DEF_MASK                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_DC_DEF_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_DC_DEF_MAX                 (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_RUNBIST_MODE_MASK          (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_RUNBIST_MODE_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_RUNBIST_MODE_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_BIST_RUN_MASK              (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_BIST_RUN_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_BIST_RUN_MAX               (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_BIST_RESET_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_BIST_RESET_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_BIST_RESET_MAX             (0x00000001U)

/* DSP0_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_SCAN_PC_DEF_MASK       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_SCAN_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_RESET_PC_DEF_MASK      (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_RESET_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_SET_PC_DEF_MASK        (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_SET_PC_DEF_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_SET_PC_DEF_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_STATIC_PC_DEF_MASK     (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_STATIC_PC_DEF_MAX      (0x00003FFFU)

/* DSP0_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED0_PRPG_DEF_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED0_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED0_PRPG_DEF_MAX              (0xFFFFFFFFU)

/* DSP0_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED1_PRPG_DEF_MASK             (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED1_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED1_PRPG_DEF_MAX              (0x001FFFFFU)

/* DSP0_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_SPARE0_MASK              (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_SPARE0_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_SPARE0_MAX               (0x3FFFFFFFU)

/* DSP0_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE1_SPARE1_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE1_SPARE1_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE1_SPARE1_MAX               (0xFFFFFFFFU)

/* DSP0_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_MISR_MUX_CTL_MASK          (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_MISR_MUX_CTL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_MISR_MUX_CTL_MAX           (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_OUT_MUX_CTL_MASK           (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_OUT_MUX_CTL_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_OUT_MUX_CTL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_BIST_RUNNING_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_BIST_RUNNING_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_BIST_RUNNING_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_BIST_DONE_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_BIST_DONE_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_BIST_DONE_MAX              (0x00000001U)

/* DSP0_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_MISR_MISR_RESULT_MASK           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_MISR_MISR_RESULT_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_MISR_MISR_RESULT_MAX            (0xFFFFFFFFU)

/* DSP1_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_DIVIDE_RATIO_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_DIVIDE_RATIO_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_DIVIDE_RATIO_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_LOAD_DIV_MASK              (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_LOAD_DIV_SHIFT             (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_LOAD_DIV_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_DC_DEF_MASK                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_DC_DEF_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_DC_DEF_MAX                 (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_RUNBIST_MODE_MASK          (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_RUNBIST_MODE_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_RUNBIST_MODE_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_BIST_RUN_MASK              (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_BIST_RUN_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_BIST_RUN_MAX               (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_BIST_RESET_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_BIST_RESET_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_BIST_RESET_MAX             (0x00000001U)

/* DSP1_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_SCAN_PC_DEF_MASK       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_SCAN_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_RESET_PC_DEF_MASK      (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_RESET_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_SET_PC_DEF_MASK        (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_SET_PC_DEF_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_SET_PC_DEF_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_STATIC_PC_DEF_MASK     (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_STATIC_PC_DEF_MAX      (0x00003FFFU)

/* DSP1_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED0_PRPG_DEF_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED0_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED0_PRPG_DEF_MAX              (0xFFFFFFFFU)

/* DSP1_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED1_PRPG_DEF_MASK             (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED1_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED1_PRPG_DEF_MAX              (0x001FFFFFU)

/* DSP1_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_SPARE0_MASK              (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_SPARE0_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_SPARE0_MAX               (0x3FFFFFFFU)

/* DSP1_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE1_SPARE1_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE1_SPARE1_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE1_SPARE1_MAX               (0xFFFFFFFFU)

/* DSP1_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_MISR_MUX_CTL_MASK          (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_MISR_MUX_CTL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_MISR_MUX_CTL_MAX           (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_OUT_MUX_CTL_MASK           (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_OUT_MUX_CTL_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_OUT_MUX_CTL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_BIST_RUNNING_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_BIST_RUNNING_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_BIST_RUNNING_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_BIST_DONE_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_BIST_DONE_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_BIST_DONE_MAX              (0x00000001U)

/* DSP1_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_MISR_MISR_RESULT_MASK           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_MISR_MISR_RESULT_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_MISR_MISR_RESULT_MAX            (0xFFFFFFFFU)

/* DSP2_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_DIVIDE_RATIO_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_DIVIDE_RATIO_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_DIVIDE_RATIO_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_LOAD_DIV_MASK              (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_LOAD_DIV_SHIFT             (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_LOAD_DIV_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_DC_DEF_MASK                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_DC_DEF_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_DC_DEF_MAX                 (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_RUNBIST_MODE_MASK          (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_RUNBIST_MODE_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_RUNBIST_MODE_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_BIST_RUN_MASK              (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_BIST_RUN_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_BIST_RUN_MAX               (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_BIST_RESET_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_BIST_RESET_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_BIST_RESET_MAX             (0x00000001U)

/* DSP2_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_SCAN_PC_DEF_MASK       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_SCAN_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_RESET_PC_DEF_MASK      (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_RESET_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_SET_PC_DEF_MASK        (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_SET_PC_DEF_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_SET_PC_DEF_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_STATIC_PC_DEF_MASK     (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_STATIC_PC_DEF_MAX      (0x00003FFFU)

/* DSP2_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED0_PRPG_DEF_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED0_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED0_PRPG_DEF_MAX              (0xFFFFFFFFU)

/* DSP2_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED1_PRPG_DEF_MASK             (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED1_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED1_PRPG_DEF_MAX              (0x001FFFFFU)

/* DSP2_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_SPARE0_MASK              (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_SPARE0_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_SPARE0_MAX               (0x3FFFFFFFU)

/* DSP2_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE1_SPARE1_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE1_SPARE1_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE1_SPARE1_MAX               (0xFFFFFFFFU)

/* DSP2_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_MISR_MUX_CTL_MASK          (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_MISR_MUX_CTL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_MISR_MUX_CTL_MAX           (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_OUT_MUX_CTL_MASK           (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_OUT_MUX_CTL_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_OUT_MUX_CTL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_BIST_RUNNING_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_BIST_RUNNING_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_BIST_RUNNING_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_BIST_DONE_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_BIST_DONE_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_BIST_DONE_MAX              (0x00000001U)

/* DSP2_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_MISR_MISR_RESULT_MASK           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_MISR_MISR_RESULT_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_MISR_MISR_RESULT_MAX            (0xFFFFFFFFU)

/* DSP3_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_DIVIDE_RATIO_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_DIVIDE_RATIO_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_DIVIDE_RATIO_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_LOAD_DIV_MASK              (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_LOAD_DIV_SHIFT             (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_LOAD_DIV_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_DC_DEF_MASK                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_DC_DEF_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_DC_DEF_MAX                 (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_RUNBIST_MODE_MASK          (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_RUNBIST_MODE_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_RUNBIST_MODE_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_BIST_RUN_MASK              (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_BIST_RUN_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_BIST_RUN_MAX               (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_BIST_RESET_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_BIST_RESET_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_BIST_RESET_MAX             (0x00000001U)

/* DSP3_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_SCAN_PC_DEF_MASK       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_SCAN_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_RESET_PC_DEF_MASK      (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_RESET_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_SET_PC_DEF_MASK        (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_SET_PC_DEF_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_SET_PC_DEF_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_STATIC_PC_DEF_MASK     (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_STATIC_PC_DEF_MAX      (0x00003FFFU)

/* DSP3_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED0_PRPG_DEF_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED0_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED0_PRPG_DEF_MAX              (0xFFFFFFFFU)

/* DSP3_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED1_PRPG_DEF_MASK             (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED1_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED1_PRPG_DEF_MAX              (0x001FFFFFU)

/* DSP3_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_SPARE0_MASK              (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_SPARE0_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_SPARE0_MAX               (0x3FFFFFFFU)

/* DSP3_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE1_SPARE1_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE1_SPARE1_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE1_SPARE1_MAX               (0xFFFFFFFFU)

/* DSP3_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_MISR_MUX_CTL_MASK          (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_MISR_MUX_CTL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_MISR_MUX_CTL_MAX           (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_OUT_MUX_CTL_MASK           (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_OUT_MUX_CTL_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_OUT_MUX_CTL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_BIST_RUNNING_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_BIST_RUNNING_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_BIST_RUNNING_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_BIST_DONE_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_BIST_DONE_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_BIST_DONE_MAX              (0x00000001U)

/* DSP3_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_MISR_MISR_RESULT_MASK           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_MISR_MISR_RESULT_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_MISR_MISR_RESULT_MAX            (0xFFFFFFFFU)

/* MPU0_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_DIVIDE_RATIO_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_DIVIDE_RATIO_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_DIVIDE_RATIO_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_LOAD_DIV_MASK              (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_LOAD_DIV_SHIFT             (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_LOAD_DIV_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_DC_DEF_MASK                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_DC_DEF_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_DC_DEF_MAX                 (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_RUNBIST_MODE_MASK          (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_RUNBIST_MODE_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_RUNBIST_MODE_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_BIST_RUN_MASK              (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_BIST_RUN_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_BIST_RUN_MAX               (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_BIST_RESET_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_BIST_RESET_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_BIST_RESET_MAX             (0x00000001U)

/* MPU0_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_SCAN_PC_DEF_MASK       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_SCAN_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_RESET_PC_DEF_MASK      (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_RESET_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_SET_PC_DEF_MASK        (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_SET_PC_DEF_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_SET_PC_DEF_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_STATIC_PC_DEF_MASK     (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_STATIC_PC_DEF_MAX      (0x00003FFFU)

/* MPU0_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED0_PRPG_DEF_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED0_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED0_PRPG_DEF_MAX              (0xFFFFFFFFU)

/* MPU0_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED1_PRPG_DEF_MASK             (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED1_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED1_PRPG_DEF_MAX              (0x001FFFFFU)

/* MPU0_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_SPARE0_MASK              (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_SPARE0_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_SPARE0_MAX               (0x3FFFFFFFU)

/* MPU0_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE1_SPARE1_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE1_SPARE1_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE1_SPARE1_MAX               (0xFFFFFFFFU)

/* MPU0_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_MISR_MUX_CTL_MASK          (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_MISR_MUX_CTL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_MISR_MUX_CTL_MAX           (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_OUT_MUX_CTL_MASK           (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_OUT_MUX_CTL_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_OUT_MUX_CTL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_BIST_RUNNING_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_BIST_RUNNING_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_BIST_RUNNING_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_BIST_DONE_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_BIST_DONE_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_BIST_DONE_MAX              (0x00000001U)

/* MPU0_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_MISR_MISR_RESULT_MASK           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_MISR_MISR_RESULT_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_MISR_MISR_RESULT_MAX            (0xFFFFFFFFU)

/* MPU1_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_DIVIDE_RATIO_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_DIVIDE_RATIO_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_DIVIDE_RATIO_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_LOAD_DIV_MASK              (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_LOAD_DIV_SHIFT             (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_LOAD_DIV_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_DC_DEF_MASK                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_DC_DEF_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_DC_DEF_MAX                 (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_RUNBIST_MODE_MASK          (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_RUNBIST_MODE_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_RUNBIST_MODE_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_BIST_RUN_MASK              (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_BIST_RUN_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_BIST_RUN_MAX               (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_BIST_RESET_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_BIST_RESET_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_BIST_RESET_MAX             (0x00000001U)

/* MPU1_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_SCAN_PC_DEF_MASK       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_SCAN_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_RESET_PC_DEF_MASK      (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_RESET_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_SET_PC_DEF_MASK        (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_SET_PC_DEF_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_SET_PC_DEF_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_STATIC_PC_DEF_MASK     (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_STATIC_PC_DEF_MAX      (0x00003FFFU)

/* MPU1_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED0_PRPG_DEF_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED0_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED0_PRPG_DEF_MAX              (0xFFFFFFFFU)

/* MPU1_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED1_PRPG_DEF_MASK             (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED1_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED1_PRPG_DEF_MAX              (0x001FFFFFU)

/* MPU1_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_SPARE0_MASK              (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_SPARE0_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_SPARE0_MAX               (0x3FFFFFFFU)

/* MPU1_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE1_SPARE1_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE1_SPARE1_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE1_SPARE1_MAX               (0xFFFFFFFFU)

/* MPU1_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_MISR_MUX_CTL_MASK          (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_MISR_MUX_CTL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_MISR_MUX_CTL_MAX           (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_OUT_MUX_CTL_MASK           (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_OUT_MUX_CTL_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_OUT_MUX_CTL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_BIST_RUNNING_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_BIST_RUNNING_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_BIST_RUNNING_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_BIST_DONE_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_BIST_DONE_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_BIST_DONE_MAX              (0x00000001U)

/* MPU1_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_MISR_MISR_RESULT_MASK           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_MISR_MISR_RESULT_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_MISR_MISR_RESULT_MAX            (0xFFFFFFFFU)

/* VPAC1_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_DIVIDE_RATIO_MASK         (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_DIVIDE_RATIO_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_DIVIDE_RATIO_MAX          (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_LOAD_DIV_MASK             (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_LOAD_DIV_SHIFT            (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_LOAD_DIV_MAX              (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_DC_DEF_MASK               (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_DC_DEF_SHIFT              (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_DC_DEF_MAX                (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_RUNBIST_MODE_MASK         (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_RUNBIST_MODE_SHIFT        (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_RUNBIST_MODE_MAX          (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_BIST_RUN_MASK             (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_BIST_RUN_SHIFT            (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_BIST_RUN_MAX              (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_BIST_RESET_MASK           (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_BIST_RESET_SHIFT          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_BIST_RESET_MAX            (0x00000001U)

/* VPAC1_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_SCAN_PC_DEF_MASK      (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT     (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_SCAN_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_RESET_PC_DEF_MASK     (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT    (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_RESET_PC_DEF_MAX      (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_SET_PC_DEF_MASK       (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_SET_PC_DEF_SHIFT      (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_SET_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_STATIC_PC_DEF_MASK    (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT   (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_STATIC_PC_DEF_MAX     (0x00003FFFU)

/* VPAC1_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED0_PRPG_DEF_MASK            (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED0_PRPG_DEF_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED0_PRPG_DEF_MAX             (0xFFFFFFFFU)

/* VPAC1_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED1_PRPG_DEF_MASK            (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED1_PRPG_DEF_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED1_PRPG_DEF_MAX             (0x001FFFFFU)

/* VPAC1_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK  (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_SPARE0_MASK             (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_SPARE0_SHIFT            (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_SPARE0_MAX              (0x3FFFFFFFU)

/* VPAC1_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE1_SPARE1_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE1_SPARE1_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE1_SPARE1_MAX              (0xFFFFFFFFU)

/* VPAC1_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_MISR_MUX_CTL_MASK         (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_MISR_MUX_CTL_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_MISR_MUX_CTL_MAX          (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_OUT_MUX_CTL_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_OUT_MUX_CTL_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_OUT_MUX_CTL_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_BIST_RUNNING_MASK         (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_BIST_RUNNING_SHIFT        (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_BIST_RUNNING_MAX          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_BIST_DONE_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_BIST_DONE_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_BIST_DONE_MAX             (0x00000001U)

/* VPAC1_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_MISR_MISR_RESULT_MASK          (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_MISR_MISR_RESULT_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_MISR_MISR_RESULT_MAX           (0xFFFFFFFFU)

/* MCU2_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_DIVIDE_RATIO_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_DIVIDE_RATIO_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_DIVIDE_RATIO_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_LOAD_DIV_MASK              (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_LOAD_DIV_SHIFT             (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_LOAD_DIV_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_DC_DEF_MASK                (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_DC_DEF_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_DC_DEF_MAX                 (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_RUNBIST_MODE_MASK          (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_RUNBIST_MODE_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_RUNBIST_MODE_MAX           (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_BIST_RUN_MASK              (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_BIST_RUN_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_BIST_RUN_MAX               (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_BIST_RESET_MASK            (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_BIST_RESET_SHIFT           (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_BIST_RESET_MAX             (0x00000001U)

/* MCU2_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_SCAN_PC_DEF_MASK       (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_SCAN_PC_DEF_MAX        (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_RESET_PC_DEF_MASK      (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT     (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_RESET_PC_DEF_MAX       (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_SET_PC_DEF_MASK        (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_SET_PC_DEF_SHIFT       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_SET_PC_DEF_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_STATIC_PC_DEF_MASK     (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_STATIC_PC_DEF_MAX      (0x00003FFFU)

/* MCU2_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED0_PRPG_DEF_MASK             (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED0_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED0_PRPG_DEF_MAX              (0xFFFFFFFFU)

/* MCU2_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED1_PRPG_DEF_MASK             (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED1_PRPG_DEF_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED1_PRPG_DEF_MAX              (0x001FFFFFU)

/* MCU2_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_SPARE0_MASK              (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_SPARE0_SHIFT             (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_SPARE0_MAX               (0x3FFFFFFFU)

/* MCU2_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE1_SPARE1_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE1_SPARE1_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE1_SPARE1_MAX               (0xFFFFFFFFU)

/* MCU2_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_MISR_MUX_CTL_MASK          (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_MISR_MUX_CTL_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_MISR_MUX_CTL_MAX           (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_OUT_MUX_CTL_MASK           (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_OUT_MUX_CTL_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_OUT_MUX_CTL_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_BIST_RUNNING_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_BIST_RUNNING_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_BIST_RUNNING_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_BIST_DONE_MASK             (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_BIST_DONE_SHIFT            (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_BIST_DONE_MAX              (0x00000001U)

/* MCU2_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_MISR_MISR_RESULT_MASK           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_MISR_MISR_RESULT_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_MISR_MISR_RESULT_MAX            (0xFFFFFFFFU)

/* MCU0_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SIG_MISR_SIG_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SIG_MISR_SIG_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SIG_MISR_SIG_MAX                (0xFFFFFFFFU)

/* MCU1_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SIG_MISR_SIG_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SIG_MISR_SIG_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SIG_MISR_SIG_MAX                (0xFFFFFFFFU)

/* DMPAC_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SIG_MISR_SIG_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SIG_MISR_SIG_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SIG_MISR_SIG_MAX               (0xFFFFFFFFU)

/* VPAC0_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SIG_MISR_SIG_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SIG_MISR_SIG_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SIG_MISR_SIG_MAX               (0xFFFFFFFFU)

/* DSP0_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SIG_MISR_SIG_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SIG_MISR_SIG_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SIG_MISR_SIG_MAX                (0xFFFFFFFFU)

/* DSP1_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SIG_MISR_SIG_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SIG_MISR_SIG_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SIG_MISR_SIG_MAX                (0xFFFFFFFFU)

/* DSP2_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SIG_MISR_SIG_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SIG_MISR_SIG_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SIG_MISR_SIG_MAX                (0xFFFFFFFFU)

/* DSP3_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SIG_MISR_SIG_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SIG_MISR_SIG_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SIG_MISR_SIG_MAX                (0xFFFFFFFFU)

/* MPU0_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SIG_MISR_SIG_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SIG_MISR_SIG_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SIG_MISR_SIG_MAX                (0xFFFFFFFFU)

/* MPU1_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SIG_MISR_SIG_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SIG_MISR_SIG_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SIG_MISR_SIG_MAX                (0xFFFFFFFFU)

/* VPAC1_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SIG_MISR_SIG_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SIG_MISR_SIG_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SIG_MISR_SIG_MAX               (0xFFFFFFFFU)

/* MCU2_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SIG_MISR_SIG_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SIG_MISR_SIG_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SIG_MISR_SIG_MAX                (0xFFFFFFFFU)

/* FUSE_CRC_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_1_MASK                (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_1_SHIFT               (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_1_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_2_MASK                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_2_SHIFT               (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_2_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_3_MASK                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_3_SHIFT               (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_3_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_4_MASK                (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_4_SHIFT               (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_4_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_5_MASK                (0x00000020U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_5_SHIFT               (0x00000005U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_5_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_6_MASK                (0x00000040U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_6_SHIFT               (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_6_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_7_MASK                (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_7_SHIFT               (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_CRC_EN_7_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_0_MASK           (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_0_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_0_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_1_MASK           (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_1_SHIFT          (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_1_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_2_MASK           (0x00000400U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_2_SHIFT          (0x0000000AU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_2_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_3_MASK           (0x00000800U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_3_SHIFT          (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_3_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_4_MASK           (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_4_SHIFT          (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_4_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_5_MASK           (0x00002000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_5_SHIFT          (0x0000000DU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_5_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_6_MASK           (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_6_SHIFT          (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_6_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_7_MASK           (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_7_SHIFT          (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_GRP1_CRC_EN_7_MAX            (0x00000001U)

/* CHAIN1_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_FUSE_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_FUSE_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_FUSE_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN2_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_FUSE_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_FUSE_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_FUSE_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN3_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_FUSE_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_FUSE_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_FUSE_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN4_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_FUSE_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_FUSE_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_FUSE_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN5_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_FUSE_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_FUSE_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_FUSE_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN6_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_FUSE_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_FUSE_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_FUSE_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN7_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_FUSE_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_FUSE_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_FUSE_CRC_MAX                    (0xFFFFFFFFU)

/* FUSE_CRC_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_1_MASK               (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_1_SHIFT              (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_1_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_2_MASK               (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_2_SHIFT              (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_2_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_3_MASK               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_3_SHIFT              (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_3_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_4_MASK               (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_4_SHIFT              (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_4_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_5_MASK               (0x00000020U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_5_SHIFT              (0x00000005U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_5_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_6_MASK               (0x00000040U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_6_SHIFT              (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_6_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_7_MASK               (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_7_SHIFT              (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_CRC_ERR_7_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_0_MASK          (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_0_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_0_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_1_MASK          (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_1_SHIFT         (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_1_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_2_MASK          (0x00000400U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_2_SHIFT         (0x0000000AU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_2_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_3_MASK          (0x00000800U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_3_SHIFT         (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_3_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_4_MASK          (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_4_SHIFT         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_4_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_5_MASK          (0x00002000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_5_SHIFT         (0x0000000DU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_5_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_6_MASK          (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_6_SHIFT         (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_6_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_7_MASK          (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_7_SHIFT         (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_GRP1_CRC_ERR_7_MAX           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_AUTOLD_ERR_MASK              (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_AUTOLD_ERR_SHIFT             (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_AUTOLD_ERR_MAX               (0x00000001U)

/* CHAIN1_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_CALC_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_CALC_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_CALC_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN2_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_CALC_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_CALC_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_CALC_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN3_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_CALC_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_CALC_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_CALC_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN4_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_CALC_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_CALC_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_CALC_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN5_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_CALC_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_CALC_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_CALC_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN6_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_CALC_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_CALC_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_CALC_CRC_MAX                    (0xFFFFFFFFU)

/* CHAIN7_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_CALC_CRC_MASK                   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_CALC_CRC_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_CALC_CRC_MAX                    (0xFFFFFFFFU)

/* GRP1_CHAIN0_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_FUSE_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_FUSE_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_FUSE_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN1_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_FUSE_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_FUSE_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_FUSE_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN2_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_FUSE_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_FUSE_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_FUSE_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN3_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_FUSE_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_FUSE_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_FUSE_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN4_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_FUSE_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_FUSE_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_FUSE_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN5_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_FUSE_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_FUSE_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_FUSE_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN6_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_FUSE_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_FUSE_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_FUSE_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN7_CRC_FUSE */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_FUSE_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_FUSE_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_FUSE_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN0_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_CALC_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_CALC_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_CALC_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN1_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_CALC_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_CALC_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_CALC_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN2_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_CALC_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_CALC_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_CALC_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN3_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_CALC_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_CALC_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_CALC_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN4_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_CALC_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_CALC_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_CALC_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN5_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_CALC_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_CALC_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_CALC_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN6_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_CALC_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_CALC_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_CALC_CRC_MAX               (0xFFFFFFFFU)

/* GRP1_CHAIN7_CRC_CALC */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_CALC_CRC_MASK              (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_CALC_CRC_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_CALC_CRC_MAX               (0xFFFFFFFFU)

/* PBIST_EN */

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_EMMC0_MASK                        (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_EMMC0_SHIFT                       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_EMMC0_MAX                         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_EMMC1_MASK                        (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_EMMC1_SHIFT                       (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_EMMC1_MAX                         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_USB0_MASK                         (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_USB0_SHIFT                        (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_USB0_MAX                          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE0_MASK                        (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE0_SHIFT                       (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE0_MAX                         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE1_MASK                        (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE1_SHIFT                       (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE1_MAX                         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE2_MASK                        (0x00000400U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE2_SHIFT                       (0x0000000AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE2_MAX                         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE3_MASK                        (0x00000800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE3_SHIFT                       (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PCIE3_MAX                         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_DSI_MASK                          (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_DSI_SHIFT                         (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_DSI_MAX                           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_CSI_MASK                          (0x00002000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_CSI_SHIFT                         (0x0000000DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_CSI_MAX                           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_UFS_MASK                          (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_UFS_SHIFT                         (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_UFS_MAX                           (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_VENCDEC0_MASK                     (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_VENCDEC0_SHIFT                    (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_VENCDEC0_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_VENCDEC1_MASK                     (0x00080000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_VENCDEC1_SHIFT                    (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_VENCDEC1_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_VUSR_MASK                         (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_VUSR_SHIFT                        (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_VUSR_MAX                          (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PBIST_RSVD_MASK                   (0xFC000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PBIST_RSVD_SHIFT                  (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PBIST_RSVD_MAX                    (0x0000003FU)

/* MPU0_CORE0_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_DIVIDE_RATIO_MASK    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_DIVIDE_RATIO_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_DIVIDE_RATIO_MAX     (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_LOAD_DIV_MASK        (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_LOAD_DIV_SHIFT       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_LOAD_DIV_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_DC_DEF_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_DC_DEF_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_DC_DEF_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_RUNBIST_MODE_MASK    (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_RUNBIST_MODE_SHIFT   (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_RUNBIST_MODE_MAX     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_SUBCHIP_ID_MASK      (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_SUBCHIP_ID_SHIFT     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_SUBCHIP_ID_MAX       (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_BIST_RUN_MASK        (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_BIST_RUN_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_BIST_RUN_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_BIST_RESET_MASK      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_BIST_RESET_SHIFT     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_BIST_RESET_MAX       (0x00000001U)

/* MPU0_CORE0_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_MAX  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_SET_PC_DEF_MASK  (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_SET_PC_DEF_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_SET_PC_DEF_MAX   (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_MAX (0x00003FFFU)

/* MPU0_CORE0_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED0_PRPG_DEF_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED0_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED0_PRPG_DEF_MAX        (0xFFFFFFFFU)

/* MPU0_CORE0_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED1_PRPG_DEF_MASK       (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED1_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED1_PRPG_DEF_MAX        (0x001FFFFFU)

/* MPU0_CORE0_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_SPARE0_MASK        (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_SPARE0_SHIFT       (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_SPARE0_MAX         (0x3FFFFFFFU)

/* MPU0_CORE0_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE1_SPARE1_MASK        (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE1_SPARE1_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE1_SPARE1_MAX         (0xFFFFFFFFU)

/* MPU0_CORE0_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_MISR_MUX_CTL_MASK    (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_MISR_MUX_CTL_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_MISR_MUX_CTL_MAX     (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_OUT_MUX_CTL_MASK     (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_OUT_MUX_CTL_SHIFT    (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_OUT_MUX_CTL_MAX      (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_BIST_RUNNING_MASK    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_BIST_RUNNING_SHIFT   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_BIST_RUNNING_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_BIST_DONE_MASK       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_BIST_DONE_SHIFT      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_BIST_DONE_MAX        (0x00000001U)

/* MPU0_CORE0_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_MISR_MISR_RESULT_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_MISR_MISR_RESULT_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_MISR_MISR_RESULT_MAX      (0xFFFFFFFFU)

/* MPU0_CORE1_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_DIVIDE_RATIO_MASK    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_DIVIDE_RATIO_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_DIVIDE_RATIO_MAX     (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_LOAD_DIV_MASK        (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_LOAD_DIV_SHIFT       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_LOAD_DIV_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_DC_DEF_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_DC_DEF_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_DC_DEF_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_RUNBIST_MODE_MASK    (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_RUNBIST_MODE_SHIFT   (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_RUNBIST_MODE_MAX     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_SUBCHIP_ID_MASK      (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_SUBCHIP_ID_SHIFT     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_SUBCHIP_ID_MAX       (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_BIST_RUN_MASK        (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_BIST_RUN_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_BIST_RUN_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_BIST_RESET_MASK      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_BIST_RESET_SHIFT     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_BIST_RESET_MAX       (0x00000001U)

/* MPU0_CORE1_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_MAX  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_SET_PC_DEF_MASK  (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_SET_PC_DEF_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_SET_PC_DEF_MAX   (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_MAX (0x00003FFFU)

/* MPU0_CORE1_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED0_PRPG_DEF_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED0_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED0_PRPG_DEF_MAX        (0xFFFFFFFFU)

/* MPU0_CORE1_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED1_PRPG_DEF_MASK       (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED1_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED1_PRPG_DEF_MAX        (0x001FFFFFU)

/* MPU0_CORE1_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_SPARE0_MASK        (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_SPARE0_SHIFT       (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_SPARE0_MAX         (0x3FFFFFFFU)

/* MPU0_CORE1_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE1_SPARE1_MASK        (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE1_SPARE1_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE1_SPARE1_MAX         (0xFFFFFFFFU)

/* MPU0_CORE1_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_MISR_MUX_CTL_MASK    (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_MISR_MUX_CTL_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_MISR_MUX_CTL_MAX     (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_OUT_MUX_CTL_MASK     (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_OUT_MUX_CTL_SHIFT    (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_OUT_MUX_CTL_MAX      (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_BIST_RUNNING_MASK    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_BIST_RUNNING_SHIFT   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_BIST_RUNNING_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_BIST_DONE_MASK       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_BIST_DONE_SHIFT      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_BIST_DONE_MAX        (0x00000001U)

/* MPU0_CORE1_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_MISR_MISR_RESULT_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_MISR_MISR_RESULT_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_MISR_MISR_RESULT_MAX      (0xFFFFFFFFU)

/* MPU0_CORE2_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_DIVIDE_RATIO_MASK    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_DIVIDE_RATIO_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_DIVIDE_RATIO_MAX     (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_LOAD_DIV_MASK        (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_LOAD_DIV_SHIFT       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_LOAD_DIV_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_DC_DEF_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_DC_DEF_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_DC_DEF_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_RUNBIST_MODE_MASK    (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_RUNBIST_MODE_SHIFT   (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_RUNBIST_MODE_MAX     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_SUBCHIP_ID_MASK      (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_SUBCHIP_ID_SHIFT     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_SUBCHIP_ID_MAX       (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_BIST_RUN_MASK        (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_BIST_RUN_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_BIST_RUN_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_BIST_RESET_MASK      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_BIST_RESET_SHIFT     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_BIST_RESET_MAX       (0x00000001U)

/* MPU0_CORE2_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_MAX  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_SET_PC_DEF_MASK  (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_SET_PC_DEF_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_SET_PC_DEF_MAX   (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_MAX (0x00003FFFU)

/* MPU0_CORE2_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED0_PRPG_DEF_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED0_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED0_PRPG_DEF_MAX        (0xFFFFFFFFU)

/* MPU0_CORE2_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED1_PRPG_DEF_MASK       (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED1_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED1_PRPG_DEF_MAX        (0x001FFFFFU)

/* MPU0_CORE2_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_SPARE0_MASK        (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_SPARE0_SHIFT       (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_SPARE0_MAX         (0x3FFFFFFFU)

/* MPU0_CORE2_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE1_SPARE1_MASK        (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE1_SPARE1_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE1_SPARE1_MAX         (0xFFFFFFFFU)

/* MPU0_CORE2_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_MISR_MUX_CTL_MASK    (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_MISR_MUX_CTL_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_MISR_MUX_CTL_MAX     (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_OUT_MUX_CTL_MASK     (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_OUT_MUX_CTL_SHIFT    (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_OUT_MUX_CTL_MAX      (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_BIST_RUNNING_MASK    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_BIST_RUNNING_SHIFT   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_BIST_RUNNING_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_BIST_DONE_MASK       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_BIST_DONE_SHIFT      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_BIST_DONE_MAX        (0x00000001U)

/* MPU0_CORE2_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_MISR_MISR_RESULT_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_MISR_MISR_RESULT_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_MISR_MISR_RESULT_MAX      (0xFFFFFFFFU)

/* MPU0_CORE3_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_DIVIDE_RATIO_MASK    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_DIVIDE_RATIO_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_DIVIDE_RATIO_MAX     (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_LOAD_DIV_MASK        (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_LOAD_DIV_SHIFT       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_LOAD_DIV_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_DC_DEF_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_DC_DEF_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_DC_DEF_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_RUNBIST_MODE_MASK    (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_RUNBIST_MODE_SHIFT   (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_RUNBIST_MODE_MAX     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_SUBCHIP_ID_MASK      (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_SUBCHIP_ID_SHIFT     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_SUBCHIP_ID_MAX       (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_BIST_RUN_MASK        (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_BIST_RUN_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_BIST_RUN_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_BIST_RESET_MASK      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_BIST_RESET_SHIFT     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_BIST_RESET_MAX       (0x00000001U)

/* MPU0_CORE3_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_MAX  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_SET_PC_DEF_MASK  (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_SET_PC_DEF_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_SET_PC_DEF_MAX   (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_MAX (0x00003FFFU)

/* MPU0_CORE3_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED0_PRPG_DEF_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED0_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED0_PRPG_DEF_MAX        (0xFFFFFFFFU)

/* MPU0_CORE3_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED1_PRPG_DEF_MASK       (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED1_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED1_PRPG_DEF_MAX        (0x001FFFFFU)

/* MPU0_CORE3_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_SPARE0_MASK        (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_SPARE0_SHIFT       (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_SPARE0_MAX         (0x3FFFFFFFU)

/* MPU0_CORE3_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE1_SPARE1_MASK        (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE1_SPARE1_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE1_SPARE1_MAX         (0xFFFFFFFFU)

/* MPU0_CORE3_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_MISR_MUX_CTL_MASK    (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_MISR_MUX_CTL_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_MISR_MUX_CTL_MAX     (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_OUT_MUX_CTL_MASK     (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_OUT_MUX_CTL_SHIFT    (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_OUT_MUX_CTL_MAX      (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_BIST_RUNNING_MASK    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_BIST_RUNNING_SHIFT   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_BIST_RUNNING_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_BIST_DONE_MASK       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_BIST_DONE_SHIFT      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_BIST_DONE_MAX        (0x00000001U)

/* MPU0_CORE3_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_MISR_MISR_RESULT_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_MISR_MISR_RESULT_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_MISR_MISR_RESULT_MAX      (0xFFFFFFFFU)

/* MPU1_CORE0_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_DIVIDE_RATIO_MASK    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_DIVIDE_RATIO_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_DIVIDE_RATIO_MAX     (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_LOAD_DIV_MASK        (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_LOAD_DIV_SHIFT       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_LOAD_DIV_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_DC_DEF_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_DC_DEF_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_DC_DEF_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_RUNBIST_MODE_MASK    (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_RUNBIST_MODE_SHIFT   (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_RUNBIST_MODE_MAX     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_SUBCHIP_ID_MASK      (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_SUBCHIP_ID_SHIFT     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_SUBCHIP_ID_MAX       (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_BIST_RUN_MASK        (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_BIST_RUN_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_BIST_RUN_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_BIST_RESET_MASK      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_BIST_RESET_SHIFT     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_BIST_RESET_MAX       (0x00000001U)

/* MPU1_CORE0_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_MAX  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_SET_PC_DEF_MASK  (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_SET_PC_DEF_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_SET_PC_DEF_MAX   (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_MAX (0x00003FFFU)

/* MPU1_CORE0_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED0_PRPG_DEF_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED0_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED0_PRPG_DEF_MAX        (0xFFFFFFFFU)

/* MPU1_CORE0_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED1_PRPG_DEF_MASK       (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED1_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED1_PRPG_DEF_MAX        (0x001FFFFFU)

/* MPU1_CORE0_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_SPARE0_MASK        (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_SPARE0_SHIFT       (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_SPARE0_MAX         (0x3FFFFFFFU)

/* MPU1_CORE0_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE1_SPARE1_MASK        (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE1_SPARE1_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE1_SPARE1_MAX         (0xFFFFFFFFU)

/* MPU1_CORE0_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_MISR_MUX_CTL_MASK    (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_MISR_MUX_CTL_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_MISR_MUX_CTL_MAX     (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_OUT_MUX_CTL_MASK     (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_OUT_MUX_CTL_SHIFT    (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_OUT_MUX_CTL_MAX      (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_BIST_RUNNING_MASK    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_BIST_RUNNING_SHIFT   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_BIST_RUNNING_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_BIST_DONE_MASK       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_BIST_DONE_SHIFT      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_BIST_DONE_MAX        (0x00000001U)

/* MPU1_CORE0_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_MISR_MISR_RESULT_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_MISR_MISR_RESULT_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_MISR_MISR_RESULT_MAX      (0xFFFFFFFFU)

/* MPU1_CORE1_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_DIVIDE_RATIO_MASK    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_DIVIDE_RATIO_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_DIVIDE_RATIO_MAX     (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_LOAD_DIV_MASK        (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_LOAD_DIV_SHIFT       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_LOAD_DIV_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_DC_DEF_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_DC_DEF_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_DC_DEF_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_RUNBIST_MODE_MASK    (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_RUNBIST_MODE_SHIFT   (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_RUNBIST_MODE_MAX     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_SUBCHIP_ID_MASK      (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_SUBCHIP_ID_SHIFT     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_SUBCHIP_ID_MAX       (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_BIST_RUN_MASK        (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_BIST_RUN_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_BIST_RUN_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_BIST_RESET_MASK      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_BIST_RESET_SHIFT     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_BIST_RESET_MAX       (0x00000001U)

/* MPU1_CORE1_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_MAX  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_SET_PC_DEF_MASK  (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_SET_PC_DEF_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_SET_PC_DEF_MAX   (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_MAX (0x00003FFFU)

/* MPU1_CORE1_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED0_PRPG_DEF_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED0_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED0_PRPG_DEF_MAX        (0xFFFFFFFFU)

/* MPU1_CORE1_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED1_PRPG_DEF_MASK       (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED1_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED1_PRPG_DEF_MAX        (0x001FFFFFU)

/* MPU1_CORE1_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_SPARE0_MASK        (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_SPARE0_SHIFT       (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_SPARE0_MAX         (0x3FFFFFFFU)

/* MPU1_CORE1_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE1_SPARE1_MASK        (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE1_SPARE1_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE1_SPARE1_MAX         (0xFFFFFFFFU)

/* MPU1_CORE1_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_MISR_MUX_CTL_MASK    (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_MISR_MUX_CTL_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_MISR_MUX_CTL_MAX     (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_OUT_MUX_CTL_MASK     (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_OUT_MUX_CTL_SHIFT    (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_OUT_MUX_CTL_MAX      (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_BIST_RUNNING_MASK    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_BIST_RUNNING_SHIFT   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_BIST_RUNNING_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_BIST_DONE_MASK       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_BIST_DONE_SHIFT      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_BIST_DONE_MAX        (0x00000001U)

/* MPU1_CORE1_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_MISR_MISR_RESULT_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_MISR_MISR_RESULT_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_MISR_MISR_RESULT_MAX      (0xFFFFFFFFU)

/* MPU1_CORE2_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_DIVIDE_RATIO_MASK    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_DIVIDE_RATIO_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_DIVIDE_RATIO_MAX     (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_LOAD_DIV_MASK        (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_LOAD_DIV_SHIFT       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_LOAD_DIV_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_DC_DEF_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_DC_DEF_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_DC_DEF_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_RUNBIST_MODE_MASK    (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_RUNBIST_MODE_SHIFT   (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_RUNBIST_MODE_MAX     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_SUBCHIP_ID_MASK      (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_SUBCHIP_ID_SHIFT     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_SUBCHIP_ID_MAX       (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_BIST_RUN_MASK        (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_BIST_RUN_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_BIST_RUN_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_BIST_RESET_MASK      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_BIST_RESET_SHIFT     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_BIST_RESET_MAX       (0x00000001U)

/* MPU1_CORE2_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_MAX  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_SET_PC_DEF_MASK  (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_SET_PC_DEF_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_SET_PC_DEF_MAX   (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_MAX (0x00003FFFU)

/* MPU1_CORE2_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED0_PRPG_DEF_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED0_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED0_PRPG_DEF_MAX        (0xFFFFFFFFU)

/* MPU1_CORE2_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED1_PRPG_DEF_MASK       (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED1_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED1_PRPG_DEF_MAX        (0x001FFFFFU)

/* MPU1_CORE2_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_SPARE0_MASK        (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_SPARE0_SHIFT       (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_SPARE0_MAX         (0x3FFFFFFFU)

/* MPU1_CORE2_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE1_SPARE1_MASK        (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE1_SPARE1_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE1_SPARE1_MAX         (0xFFFFFFFFU)

/* MPU1_CORE2_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_MISR_MUX_CTL_MASK    (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_MISR_MUX_CTL_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_MISR_MUX_CTL_MAX     (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_OUT_MUX_CTL_MASK     (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_OUT_MUX_CTL_SHIFT    (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_OUT_MUX_CTL_MAX      (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_BIST_RUNNING_MASK    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_BIST_RUNNING_SHIFT   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_BIST_RUNNING_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_BIST_DONE_MASK       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_BIST_DONE_SHIFT      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_BIST_DONE_MAX        (0x00000001U)

/* MPU1_CORE2_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_MISR_MISR_RESULT_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_MISR_MISR_RESULT_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_MISR_MISR_RESULT_MAX      (0xFFFFFFFFU)

/* MPU1_CORE3_LBIST_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_DIVIDE_RATIO_MASK    (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_DIVIDE_RATIO_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_DIVIDE_RATIO_MAX     (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_LOAD_DIV_MASK        (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_LOAD_DIV_SHIFT       (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_LOAD_DIV_MAX         (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_DC_DEF_MASK          (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_DC_DEF_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_DC_DEF_MAX           (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_RUNBIST_MODE_MASK    (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_RUNBIST_MODE_SHIFT   (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_RUNBIST_MODE_MAX     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_SUBCHIP_ID_MASK      (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_SUBCHIP_ID_SHIFT     (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_SUBCHIP_ID_MAX       (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_BIST_RUN_MASK        (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_BIST_RUN_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_BIST_RUN_MAX         (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_BIST_RESET_MASK      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_BIST_RESET_SHIFT     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_BIST_RESET_MAX       (0x00000001U)

/* MPU1_CORE3_LBIST_PATCOUNT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_MAX  (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_SET_PC_DEF_MASK  (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_SET_PC_DEF_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_SET_PC_DEF_MAX   (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_MAX (0x00003FFFU)

/* MPU1_CORE3_LBIST_SEED0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED0_PRPG_DEF_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED0_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED0_PRPG_DEF_MAX        (0xFFFFFFFFU)

/* MPU1_CORE3_LBIST_SEED1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED1_PRPG_DEF_MASK       (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED1_PRPG_DEF_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED1_PRPG_DEF_MAX        (0x001FFFFFU)

/* MPU1_CORE3_LBIST_SPARE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_SPARE0_MASK        (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_SPARE0_SHIFT       (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_SPARE0_MAX         (0x3FFFFFFFU)

/* MPU1_CORE3_LBIST_SPARE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE1_SPARE1_MASK        (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE1_SPARE1_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE1_SPARE1_MAX         (0xFFFFFFFFU)

/* MPU1_CORE3_LBIST_STAT */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_MISR_MUX_CTL_MASK    (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_MISR_MUX_CTL_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_MISR_MUX_CTL_MAX     (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_OUT_MUX_CTL_MASK     (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_OUT_MUX_CTL_SHIFT    (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_OUT_MUX_CTL_MAX      (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_BIST_RUNNING_MASK    (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_BIST_RUNNING_SHIFT   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_BIST_RUNNING_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_BIST_DONE_MASK       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_BIST_DONE_SHIFT      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_BIST_DONE_MAX        (0x00000001U)

/* MPU1_CORE3_LBIST_MISR */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_MISR_MISR_RESULT_MASK     (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_MISR_MISR_RESULT_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_MISR_MISR_RESULT_MAX      (0xFFFFFFFFU)

/* MPU0_CORE0_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SIG_MISR_SIG_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SIG_MISR_SIG_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SIG_MISR_SIG_MAX          (0xFFFFFFFFU)

/* MPU0_CORE1_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SIG_MISR_SIG_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SIG_MISR_SIG_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SIG_MISR_SIG_MAX          (0xFFFFFFFFU)

/* MPU0_CORE2_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SIG_MISR_SIG_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SIG_MISR_SIG_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SIG_MISR_SIG_MAX          (0xFFFFFFFFU)

/* MPU0_CORE3_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SIG_MISR_SIG_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SIG_MISR_SIG_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SIG_MISR_SIG_MAX          (0xFFFFFFFFU)

/* MPU1_CORE0_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SIG_MISR_SIG_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SIG_MISR_SIG_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SIG_MISR_SIG_MAX          (0xFFFFFFFFU)

/* MPU1_CORE1_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SIG_MISR_SIG_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SIG_MISR_SIG_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SIG_MISR_SIG_MAX          (0xFFFFFFFFU)

/* MPU1_CORE2_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SIG_MISR_SIG_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SIG_MISR_SIG_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SIG_MISR_SIG_MAX          (0xFFFFFFFFU)

/* MPU1_CORE3_LBIST_SIG */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SIG_MISR_SIG_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SIG_MISR_SIG_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SIG_MISR_SIG_MAX          (0xFFFFFFFFU)

/* LOCK3_KICK0 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK0_LOCK3_KICK0_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK0_LOCK3_KICK0_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK0_LOCK3_KICK0_MAX                (0xFFFFFFFFU)

/* LOCK3_KICK1 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK1_LOCK3_KICK1_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK1_LOCK3_KICK1_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK1_LOCK3_KICK1_MAX                (0xFFFFFFFFU)

/* CLAIMREG_P3_R0_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R0_READONLY_CLAIMREG_P3_R0_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R0_READONLY_CLAIMREG_P3_R0_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R0_READONLY_CLAIMREG_P3_R0_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R1_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R1_READONLY_CLAIMREG_P3_R1_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R1_READONLY_CLAIMREG_P3_R1_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R1_READONLY_CLAIMREG_P3_R1_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R2_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R2_READONLY_CLAIMREG_P3_R2_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R2_READONLY_CLAIMREG_P3_R2_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R2_READONLY_CLAIMREG_P3_R2_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R3_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R3_READONLY_CLAIMREG_P3_R3_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R3_READONLY_CLAIMREG_P3_R3_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R3_READONLY_CLAIMREG_P3_R3_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R4_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R4_READONLY_CLAIMREG_P3_R4_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R4_READONLY_CLAIMREG_P3_R4_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R4_READONLY_CLAIMREG_P3_R4_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R5_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R5_READONLY_CLAIMREG_P3_R5_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R5_READONLY_CLAIMREG_P3_R5_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R5_READONLY_CLAIMREG_P3_R5_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R6_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R6_READONLY_CLAIMREG_P3_R6_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R6_READONLY_CLAIMREG_P3_R6_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R6_READONLY_CLAIMREG_P3_R6_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R7_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R7_READONLY_CLAIMREG_P3_R7_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R7_READONLY_CLAIMREG_P3_R7_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R7_READONLY_CLAIMREG_P3_R7_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R8_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R8_READONLY_CLAIMREG_P3_R8_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R8_READONLY_CLAIMREG_P3_R8_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R8_READONLY_CLAIMREG_P3_R8_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R9_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R9_READONLY_CLAIMREG_P3_R9_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R9_READONLY_CLAIMREG_P3_R9_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R9_READONLY_CLAIMREG_P3_R9_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R10_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R10_READONLY_CLAIMREG_P3_R10_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R10_READONLY_CLAIMREG_P3_R10_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R10_READONLY_CLAIMREG_P3_R10_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R11_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R11_READONLY_CLAIMREG_P3_R11_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R11_READONLY_CLAIMREG_P3_R11_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R11_READONLY_CLAIMREG_P3_R11_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R12_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R12_READONLY_CLAIMREG_P3_R12_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R12_READONLY_CLAIMREG_P3_R12_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R12_READONLY_CLAIMREG_P3_R12_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P3_R13_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R13_READONLY_CLAIMREG_P3_R13_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R13_READONLY_CLAIMREG_P3_R13_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R13_READONLY_CLAIMREG_P3_R13_READONLY_MAX (0xFFFFFFFFU)

/* MCU0_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_CTRL_PROXY_MCU0_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MCU0_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_PATCOUNT_PROXY_MCU0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MCU0_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED0_PROXY_MCU0_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED0_PROXY_MCU0_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED0_PROXY_MCU0_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MCU0_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED1_PROXY_MCU0_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED1_PROXY_MCU0_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SEED1_PROXY_MCU0_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MCU0_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY_MCU0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY_MCU0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY_MCU0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY_MCU0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY_MCU0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY_MCU0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY_MCU0_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY_MCU0_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE0_PROXY_MCU0_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MCU0_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE1_PROXY_MCU0_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE1_PROXY_MCU0_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SPARE1_PROXY_MCU0_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MCU0_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_STAT_PROXY_MCU0_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MCU0_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_MISR_PROXY_MCU0_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_MISR_PROXY_MCU0_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_MISR_PROXY_MCU0_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MCU1_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_CTRL_PROXY_MCU1_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MCU1_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_PATCOUNT_PROXY_MCU1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MCU1_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED0_PROXY_MCU1_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED0_PROXY_MCU1_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED0_PROXY_MCU1_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MCU1_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED1_PROXY_MCU1_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED1_PROXY_MCU1_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SEED1_PROXY_MCU1_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MCU1_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY_MCU1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY_MCU1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY_MCU1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY_MCU1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY_MCU1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY_MCU1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY_MCU1_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY_MCU1_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE0_PROXY_MCU1_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MCU1_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE1_PROXY_MCU1_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE1_PROXY_MCU1_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SPARE1_PROXY_MCU1_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MCU1_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_STAT_PROXY_MCU1_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MCU1_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_MISR_PROXY_MCU1_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_MISR_PROXY_MCU1_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_MISR_PROXY_MCU1_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* DMPAC_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_CTRL_PROXY_DMPAC_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* DMPAC_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_PATCOUNT_PROXY_DMPAC_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* DMPAC_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED0_PROXY_DMPAC_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED0_PROXY_DMPAC_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED0_PROXY_DMPAC_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* DMPAC_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED1_PROXY_DMPAC_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED1_PROXY_DMPAC_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SEED1_PROXY_DMPAC_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* DMPAC_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY_DMPAC_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY_DMPAC_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY_DMPAC_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY_DMPAC_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY_DMPAC_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY_DMPAC_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY_DMPAC_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY_DMPAC_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE0_PROXY_DMPAC_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* DMPAC_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE1_PROXY_DMPAC_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE1_PROXY_DMPAC_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SPARE1_PROXY_DMPAC_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* DMPAC_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_STAT_PROXY_DMPAC_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* DMPAC_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_MISR_PROXY_DMPAC_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_MISR_PROXY_DMPAC_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_MISR_PROXY_DMPAC_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* VPAC0_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_CTRL_PROXY_VPAC0_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* VPAC0_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_PATCOUNT_PROXY_VPAC0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* VPAC0_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED0_PROXY_VPAC0_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED0_PROXY_VPAC0_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED0_PROXY_VPAC0_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* VPAC0_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED1_PROXY_VPAC0_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED1_PROXY_VPAC0_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SEED1_PROXY_VPAC0_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* VPAC0_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY_VPAC0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY_VPAC0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY_VPAC0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY_VPAC0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY_VPAC0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY_VPAC0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY_VPAC0_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY_VPAC0_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE0_PROXY_VPAC0_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* VPAC0_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE1_PROXY_VPAC0_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE1_PROXY_VPAC0_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SPARE1_PROXY_VPAC0_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* VPAC0_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_STAT_PROXY_VPAC0_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* VPAC0_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_MISR_PROXY_VPAC0_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_MISR_PROXY_VPAC0_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_MISR_PROXY_VPAC0_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* DSP0_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_CTRL_PROXY_DSP0_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* DSP0_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_PATCOUNT_PROXY_DSP0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* DSP0_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED0_PROXY_DSP0_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED0_PROXY_DSP0_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED0_PROXY_DSP0_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* DSP0_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED1_PROXY_DSP0_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED1_PROXY_DSP0_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SEED1_PROXY_DSP0_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* DSP0_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY_DSP0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY_DSP0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY_DSP0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY_DSP0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY_DSP0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY_DSP0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY_DSP0_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY_DSP0_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE0_PROXY_DSP0_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* DSP0_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE1_PROXY_DSP0_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE1_PROXY_DSP0_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SPARE1_PROXY_DSP0_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* DSP0_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_STAT_PROXY_DSP0_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* DSP0_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_MISR_PROXY_DSP0_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_MISR_PROXY_DSP0_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_MISR_PROXY_DSP0_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* DSP1_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_CTRL_PROXY_DSP1_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* DSP1_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_PATCOUNT_PROXY_DSP1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* DSP1_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED0_PROXY_DSP1_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED0_PROXY_DSP1_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED0_PROXY_DSP1_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* DSP1_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED1_PROXY_DSP1_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED1_PROXY_DSP1_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SEED1_PROXY_DSP1_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* DSP1_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY_DSP1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY_DSP1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY_DSP1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY_DSP1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY_DSP1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY_DSP1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY_DSP1_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY_DSP1_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE0_PROXY_DSP1_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* DSP1_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE1_PROXY_DSP1_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE1_PROXY_DSP1_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SPARE1_PROXY_DSP1_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* DSP1_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_STAT_PROXY_DSP1_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* DSP1_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_MISR_PROXY_DSP1_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_MISR_PROXY_DSP1_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_MISR_PROXY_DSP1_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* DSP2_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_CTRL_PROXY_DSP2_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* DSP2_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_PATCOUNT_PROXY_DSP2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* DSP2_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED0_PROXY_DSP2_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED0_PROXY_DSP2_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED0_PROXY_DSP2_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* DSP2_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED1_PROXY_DSP2_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED1_PROXY_DSP2_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SEED1_PROXY_DSP2_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* DSP2_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY_DSP2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY_DSP2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY_DSP2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY_DSP2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY_DSP2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY_DSP2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY_DSP2_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY_DSP2_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE0_PROXY_DSP2_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* DSP2_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE1_PROXY_DSP2_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE1_PROXY_DSP2_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SPARE1_PROXY_DSP2_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* DSP2_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_STAT_PROXY_DSP2_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* DSP2_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_MISR_PROXY_DSP2_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_MISR_PROXY_DSP2_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_MISR_PROXY_DSP2_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* DSP3_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_CTRL_PROXY_DSP3_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* DSP3_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_PATCOUNT_PROXY_DSP3_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* DSP3_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED0_PROXY_DSP3_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED0_PROXY_DSP3_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED0_PROXY_DSP3_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* DSP3_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED1_PROXY_DSP3_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED1_PROXY_DSP3_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SEED1_PROXY_DSP3_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* DSP3_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY_DSP3_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY_DSP3_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY_DSP3_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY_DSP3_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY_DSP3_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY_DSP3_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY_DSP3_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY_DSP3_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE0_PROXY_DSP3_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* DSP3_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE1_PROXY_DSP3_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE1_PROXY_DSP3_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SPARE1_PROXY_DSP3_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* DSP3_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_STAT_PROXY_DSP3_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* DSP3_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_MISR_PROXY_DSP3_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_MISR_PROXY_DSP3_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_MISR_PROXY_DSP3_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_CTRL_PROXY_MPU0_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU0_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_PATCOUNT_PROXY_MPU0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU0_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED0_PROXY_MPU0_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED0_PROXY_MPU0_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED0_PROXY_MPU0_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED1_PROXY_MPU0_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED1_PROXY_MPU0_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SEED1_PROXY_MPU0_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU0_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY_MPU0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY_MPU0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY_MPU0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY_MPU0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY_MPU0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY_MPU0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY_MPU0_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY_MPU0_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE0_PROXY_MPU0_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU0_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE1_PROXY_MPU0_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE1_PROXY_MPU0_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SPARE1_PROXY_MPU0_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_STAT_PROXY_MPU0_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU0_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_MISR_PROXY_MPU0_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_MISR_PROXY_MPU0_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_MISR_PROXY_MPU0_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_CTRL_PROXY_MPU1_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU1_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_PATCOUNT_PROXY_MPU1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU1_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED0_PROXY_MPU1_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED0_PROXY_MPU1_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED0_PROXY_MPU1_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED1_PROXY_MPU1_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED1_PROXY_MPU1_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SEED1_PROXY_MPU1_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU1_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY_MPU1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY_MPU1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY_MPU1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY_MPU1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY_MPU1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY_MPU1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY_MPU1_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY_MPU1_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE0_PROXY_MPU1_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU1_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE1_PROXY_MPU1_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE1_PROXY_MPU1_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SPARE1_PROXY_MPU1_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_STAT_PROXY_MPU1_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU1_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_MISR_PROXY_MPU1_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_MISR_PROXY_MPU1_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_MISR_PROXY_MPU1_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* VPAC1_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_CTRL_PROXY_VPAC1_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* VPAC1_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_PATCOUNT_PROXY_VPAC1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* VPAC1_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED0_PROXY_VPAC1_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED0_PROXY_VPAC1_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED0_PROXY_VPAC1_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* VPAC1_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED1_PROXY_VPAC1_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED1_PROXY_VPAC1_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SEED1_PROXY_VPAC1_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* VPAC1_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY_VPAC1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY_VPAC1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY_VPAC1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY_VPAC1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY_VPAC1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY_VPAC1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY_VPAC1_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY_VPAC1_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE0_PROXY_VPAC1_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* VPAC1_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE1_PROXY_VPAC1_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE1_PROXY_VPAC1_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SPARE1_PROXY_VPAC1_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* VPAC1_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_STAT_PROXY_VPAC1_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* VPAC1_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_MISR_PROXY_VPAC1_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_MISR_PROXY_VPAC1_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_MISR_PROXY_VPAC1_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MCU2_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_CTRL_PROXY_MCU2_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MCU2_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_PATCOUNT_PROXY_MCU2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MCU2_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED0_PROXY_MCU2_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED0_PROXY_MCU2_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED0_PROXY_MCU2_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MCU2_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED1_PROXY_MCU2_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED1_PROXY_MCU2_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SEED1_PROXY_MCU2_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MCU2_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY_MCU2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY_MCU2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY_MCU2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY_MCU2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY_MCU2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY_MCU2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY_MCU2_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY_MCU2_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE0_PROXY_MCU2_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MCU2_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE1_PROXY_MCU2_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE1_PROXY_MCU2_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SPARE1_PROXY_MCU2_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MCU2_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_STAT_PROXY_MCU2_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MCU2_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_MISR_PROXY_MCU2_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_MISR_PROXY_MCU2_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_MISR_PROXY_MCU2_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MCU0_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SIG_PROXY_MCU0_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SIG_PROXY_MCU0_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU0_LBIST_SIG_PROXY_MCU0_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MCU1_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SIG_PROXY_MCU1_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SIG_PROXY_MCU1_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU1_LBIST_SIG_PROXY_MCU1_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* DMPAC_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SIG_PROXY_DMPAC_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SIG_PROXY_DMPAC_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DMPAC_LBIST_SIG_PROXY_DMPAC_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* VPAC0_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SIG_PROXY_VPAC0_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SIG_PROXY_VPAC0_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC0_LBIST_SIG_PROXY_VPAC0_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* DSP0_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SIG_PROXY_DSP0_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SIG_PROXY_DSP0_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP0_LBIST_SIG_PROXY_DSP0_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* DSP1_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SIG_PROXY_DSP1_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SIG_PROXY_DSP1_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP1_LBIST_SIG_PROXY_DSP1_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* DSP2_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SIG_PROXY_DSP2_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SIG_PROXY_DSP2_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP2_LBIST_SIG_PROXY_DSP2_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* DSP3_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SIG_PROXY_DSP3_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SIG_PROXY_DSP3_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DSP3_LBIST_SIG_PROXY_DSP3_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SIG_PROXY_MPU0_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SIG_PROXY_MPU0_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_LBIST_SIG_PROXY_MPU0_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SIG_PROXY_MPU1_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SIG_PROXY_MPU1_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_LBIST_SIG_PROXY_MPU1_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* VPAC1_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SIG_PROXY_VPAC1_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SIG_PROXY_VPAC1_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_VPAC1_LBIST_SIG_PROXY_VPAC1_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MCU2_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SIG_PROXY_MCU2_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SIG_PROXY_MCU2_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MCU2_LBIST_SIG_PROXY_MCU2_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* FUSE_CRC_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_1_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_1_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_1_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_2_PROXY_MASK (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_2_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_2_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_3_PROXY_MASK (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_3_PROXY_SHIFT (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_3_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_4_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_4_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_4_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_5_PROXY_MASK (0x00000020U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_5_PROXY_SHIFT (0x00000005U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_5_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_6_PROXY_MASK (0x00000040U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_6_PROXY_SHIFT (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_6_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_7_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_7_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_CRC_EN_7_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_0_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_0_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_0_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_1_PROXY_MASK (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_1_PROXY_SHIFT (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_1_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_2_PROXY_MASK (0x00000400U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_2_PROXY_SHIFT (0x0000000AU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_2_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_3_PROXY_MASK (0x00000800U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_3_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_3_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_4_PROXY_MASK (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_4_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_4_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_5_PROXY_MASK (0x00002000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_5_PROXY_SHIFT (0x0000000DU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_5_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_6_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_6_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_6_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_7_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_7_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_CTRL_PROXY_FUSE_CRC_CTRL_GRP1_CRC_EN_7_PROXY_MAX (0x00000001U)

/* CHAIN1_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_FUSE_PROXY_CHAIN1_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_FUSE_PROXY_CHAIN1_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_FUSE_PROXY_CHAIN1_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN2_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_FUSE_PROXY_CHAIN2_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_FUSE_PROXY_CHAIN2_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_FUSE_PROXY_CHAIN2_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN3_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_FUSE_PROXY_CHAIN3_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_FUSE_PROXY_CHAIN3_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_FUSE_PROXY_CHAIN3_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN4_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_FUSE_PROXY_CHAIN4_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_FUSE_PROXY_CHAIN4_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_FUSE_PROXY_CHAIN4_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN5_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_FUSE_PROXY_CHAIN5_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_FUSE_PROXY_CHAIN5_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_FUSE_PROXY_CHAIN5_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN6_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_FUSE_PROXY_CHAIN6_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_FUSE_PROXY_CHAIN6_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_FUSE_PROXY_CHAIN6_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN7_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_FUSE_PROXY_CHAIN7_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_FUSE_PROXY_CHAIN7_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_FUSE_PROXY_CHAIN7_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* FUSE_CRC_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_1_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_1_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_1_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_2_PROXY_MASK (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_2_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_2_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_3_PROXY_MASK (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_3_PROXY_SHIFT (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_3_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_4_PROXY_MASK (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_4_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_4_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_5_PROXY_MASK (0x00000020U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_5_PROXY_SHIFT (0x00000005U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_5_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_6_PROXY_MASK (0x00000040U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_6_PROXY_SHIFT (0x00000006U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_6_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_7_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_7_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_CRC_ERR_7_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_0_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_0_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_0_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_1_PROXY_MASK (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_1_PROXY_SHIFT (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_1_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_2_PROXY_MASK (0x00000400U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_2_PROXY_SHIFT (0x0000000AU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_2_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_3_PROXY_MASK (0x00000800U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_3_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_3_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_4_PROXY_MASK (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_4_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_4_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_5_PROXY_MASK (0x00002000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_5_PROXY_SHIFT (0x0000000DU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_5_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_6_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_6_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_6_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_7_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_7_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_GRP1_CRC_ERR_7_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_AUTOLD_ERR_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_AUTOLD_ERR_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_FUSE_CRC_STAT_PROXY_FUSE_CRC_STAT_AUTOLD_ERR_PROXY_MAX (0x00000001U)

/* CHAIN1_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_CALC_PROXY_CHAIN1_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_CALC_PROXY_CHAIN1_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN1_CRC_CALC_PROXY_CHAIN1_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN2_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_CALC_PROXY_CHAIN2_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_CALC_PROXY_CHAIN2_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN2_CRC_CALC_PROXY_CHAIN2_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN3_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_CALC_PROXY_CHAIN3_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_CALC_PROXY_CHAIN3_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN3_CRC_CALC_PROXY_CHAIN3_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN4_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_CALC_PROXY_CHAIN4_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_CALC_PROXY_CHAIN4_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN4_CRC_CALC_PROXY_CHAIN4_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN5_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_CALC_PROXY_CHAIN5_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_CALC_PROXY_CHAIN5_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN5_CRC_CALC_PROXY_CHAIN5_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN6_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_CALC_PROXY_CHAIN6_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_CALC_PROXY_CHAIN6_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN6_CRC_CALC_PROXY_CHAIN6_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* CHAIN7_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_CALC_PROXY_CHAIN7_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_CALC_PROXY_CHAIN7_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHAIN7_CRC_CALC_PROXY_CHAIN7_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN0_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_FUSE_PROXY_GRP1_CHAIN0_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_FUSE_PROXY_GRP1_CHAIN0_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_FUSE_PROXY_GRP1_CHAIN0_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN1_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_FUSE_PROXY_GRP1_CHAIN1_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_FUSE_PROXY_GRP1_CHAIN1_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_FUSE_PROXY_GRP1_CHAIN1_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN2_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_FUSE_PROXY_GRP1_CHAIN2_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_FUSE_PROXY_GRP1_CHAIN2_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_FUSE_PROXY_GRP1_CHAIN2_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN3_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_FUSE_PROXY_GRP1_CHAIN3_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_FUSE_PROXY_GRP1_CHAIN3_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_FUSE_PROXY_GRP1_CHAIN3_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN4_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_FUSE_PROXY_GRP1_CHAIN4_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_FUSE_PROXY_GRP1_CHAIN4_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_FUSE_PROXY_GRP1_CHAIN4_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN5_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_FUSE_PROXY_GRP1_CHAIN5_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_FUSE_PROXY_GRP1_CHAIN5_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_FUSE_PROXY_GRP1_CHAIN5_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN6_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_FUSE_PROXY_GRP1_CHAIN6_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_FUSE_PROXY_GRP1_CHAIN6_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_FUSE_PROXY_GRP1_CHAIN6_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN7_CRC_FUSE_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_FUSE_PROXY_GRP1_CHAIN7_CRC_FUSE_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_FUSE_PROXY_GRP1_CHAIN7_CRC_FUSE_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_FUSE_PROXY_GRP1_CHAIN7_CRC_FUSE_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN0_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_CALC_PROXY_GRP1_CHAIN0_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_CALC_PROXY_GRP1_CHAIN0_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN0_CRC_CALC_PROXY_GRP1_CHAIN0_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN1_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_CALC_PROXY_GRP1_CHAIN1_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_CALC_PROXY_GRP1_CHAIN1_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN1_CRC_CALC_PROXY_GRP1_CHAIN1_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN2_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_CALC_PROXY_GRP1_CHAIN2_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_CALC_PROXY_GRP1_CHAIN2_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN2_CRC_CALC_PROXY_GRP1_CHAIN2_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN3_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_CALC_PROXY_GRP1_CHAIN3_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_CALC_PROXY_GRP1_CHAIN3_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN3_CRC_CALC_PROXY_GRP1_CHAIN3_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN4_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_CALC_PROXY_GRP1_CHAIN4_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_CALC_PROXY_GRP1_CHAIN4_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN4_CRC_CALC_PROXY_GRP1_CHAIN4_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN5_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_CALC_PROXY_GRP1_CHAIN5_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_CALC_PROXY_GRP1_CHAIN5_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN5_CRC_CALC_PROXY_GRP1_CHAIN5_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN6_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_CALC_PROXY_GRP1_CHAIN6_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_CALC_PROXY_GRP1_CHAIN6_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN6_CRC_CALC_PROXY_GRP1_CHAIN6_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* GRP1_CHAIN7_CRC_CALC_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_CALC_PROXY_GRP1_CHAIN7_CRC_CALC_CRC_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_CALC_PROXY_GRP1_CHAIN7_CRC_CALC_CRC_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_GRP1_CHAIN7_CRC_CALC_PROXY_GRP1_CHAIN7_CRC_CALC_CRC_PROXY_MAX (0xFFFFFFFFU)

/* PBIST_EN_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_EMMC0_PROXY_MASK   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_EMMC0_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_EMMC0_PROXY_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_EMMC1_PROXY_MASK   (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_EMMC1_PROXY_SHIFT  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_EMMC1_PROXY_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_USB0_PROXY_MASK    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_USB0_PROXY_SHIFT   (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_USB0_PROXY_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE0_PROXY_MASK   (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE0_PROXY_SHIFT  (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE0_PROXY_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE1_PROXY_MASK   (0x00000200U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE1_PROXY_SHIFT  (0x00000009U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE1_PROXY_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE2_PROXY_MASK   (0x00000400U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE2_PROXY_SHIFT  (0x0000000AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE2_PROXY_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE3_PROXY_MASK   (0x00000800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE3_PROXY_SHIFT  (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PCIE3_PROXY_MAX    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_DSI_PROXY_MASK     (0x00001000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_DSI_PROXY_SHIFT    (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_DSI_PROXY_MAX      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_CSI_PROXY_MASK     (0x00002000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_CSI_PROXY_SHIFT    (0x0000000DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_CSI_PROXY_MAX      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_UFS_PROXY_MASK     (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_UFS_PROXY_SHIFT    (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_UFS_PROXY_MAX      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_VENCDEC0_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_VENCDEC0_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_VENCDEC0_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_VENCDEC1_PROXY_MASK (0x00080000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_VENCDEC1_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_VENCDEC1_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_VUSR_PROXY_MASK    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_VUSR_PROXY_SHIFT   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_VUSR_PROXY_MAX     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PBIST_RSVD_PROXY_MASK (0xFC000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PBIST_RSVD_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PBIST_EN_PROXY_PBIST_EN_PBIST_RSVD_PROXY_MAX (0x0000003FU)

/* MPU0_CORE0_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_SUBCHIP_ID_PROXY_MASK (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_SUBCHIP_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_SUBCHIP_ID_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_CTRL_PROXY_MPU0_CORE0_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU0_CORE0_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_PATCOUNT_PROXY_MPU0_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU0_CORE0_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED0_PROXY_MPU0_CORE0_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED0_PROXY_MPU0_CORE0_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED0_PROXY_MPU0_CORE0_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE0_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED1_PROXY_MPU0_CORE0_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED1_PROXY_MPU0_CORE0_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SEED1_PROXY_MPU0_CORE0_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU0_CORE0_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY_MPU0_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY_MPU0_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY_MPU0_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY_MPU0_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY_MPU0_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY_MPU0_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY_MPU0_CORE0_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY_MPU0_CORE0_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE0_PROXY_MPU0_CORE0_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU0_CORE0_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE1_PROXY_MPU0_CORE0_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE1_PROXY_MPU0_CORE0_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SPARE1_PROXY_MPU0_CORE0_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE0_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_STAT_PROXY_MPU0_CORE0_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU0_CORE0_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_MISR_PROXY_MPU0_CORE0_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_MISR_PROXY_MPU0_CORE0_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_MISR_PROXY_MPU0_CORE0_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE1_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_SUBCHIP_ID_PROXY_MASK (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_SUBCHIP_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_SUBCHIP_ID_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_CTRL_PROXY_MPU0_CORE1_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU0_CORE1_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_PATCOUNT_PROXY_MPU0_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU0_CORE1_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED0_PROXY_MPU0_CORE1_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED0_PROXY_MPU0_CORE1_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED0_PROXY_MPU0_CORE1_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE1_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED1_PROXY_MPU0_CORE1_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED1_PROXY_MPU0_CORE1_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SEED1_PROXY_MPU0_CORE1_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU0_CORE1_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY_MPU0_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY_MPU0_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY_MPU0_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY_MPU0_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY_MPU0_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY_MPU0_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY_MPU0_CORE1_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY_MPU0_CORE1_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE0_PROXY_MPU0_CORE1_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU0_CORE1_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE1_PROXY_MPU0_CORE1_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE1_PROXY_MPU0_CORE1_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SPARE1_PROXY_MPU0_CORE1_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE1_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_STAT_PROXY_MPU0_CORE1_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU0_CORE1_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_MISR_PROXY_MPU0_CORE1_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_MISR_PROXY_MPU0_CORE1_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_MISR_PROXY_MPU0_CORE1_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE2_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_SUBCHIP_ID_PROXY_MASK (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_SUBCHIP_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_SUBCHIP_ID_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_CTRL_PROXY_MPU0_CORE2_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU0_CORE2_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_PATCOUNT_PROXY_MPU0_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU0_CORE2_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED0_PROXY_MPU0_CORE2_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED0_PROXY_MPU0_CORE2_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED0_PROXY_MPU0_CORE2_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE2_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED1_PROXY_MPU0_CORE2_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED1_PROXY_MPU0_CORE2_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SEED1_PROXY_MPU0_CORE2_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU0_CORE2_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY_MPU0_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY_MPU0_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY_MPU0_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY_MPU0_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY_MPU0_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY_MPU0_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY_MPU0_CORE2_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY_MPU0_CORE2_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE0_PROXY_MPU0_CORE2_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU0_CORE2_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE1_PROXY_MPU0_CORE2_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE1_PROXY_MPU0_CORE2_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SPARE1_PROXY_MPU0_CORE2_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE2_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_STAT_PROXY_MPU0_CORE2_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU0_CORE2_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_MISR_PROXY_MPU0_CORE2_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_MISR_PROXY_MPU0_CORE2_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_MISR_PROXY_MPU0_CORE2_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE3_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_SUBCHIP_ID_PROXY_MASK (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_SUBCHIP_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_SUBCHIP_ID_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_CTRL_PROXY_MPU0_CORE3_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU0_CORE3_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_PATCOUNT_PROXY_MPU0_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU0_CORE3_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED0_PROXY_MPU0_CORE3_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED0_PROXY_MPU0_CORE3_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED0_PROXY_MPU0_CORE3_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE3_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED1_PROXY_MPU0_CORE3_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED1_PROXY_MPU0_CORE3_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SEED1_PROXY_MPU0_CORE3_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU0_CORE3_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY_MPU0_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY_MPU0_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY_MPU0_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY_MPU0_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY_MPU0_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY_MPU0_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY_MPU0_CORE3_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY_MPU0_CORE3_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE0_PROXY_MPU0_CORE3_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU0_CORE3_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE1_PROXY_MPU0_CORE3_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE1_PROXY_MPU0_CORE3_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SPARE1_PROXY_MPU0_CORE3_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE3_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_STAT_PROXY_MPU0_CORE3_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU0_CORE3_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_MISR_PROXY_MPU0_CORE3_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_MISR_PROXY_MPU0_CORE3_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_MISR_PROXY_MPU0_CORE3_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE0_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_SUBCHIP_ID_PROXY_MASK (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_SUBCHIP_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_SUBCHIP_ID_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_CTRL_PROXY_MPU1_CORE0_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU1_CORE0_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_PATCOUNT_PROXY_MPU1_CORE0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU1_CORE0_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED0_PROXY_MPU1_CORE0_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED0_PROXY_MPU1_CORE0_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED0_PROXY_MPU1_CORE0_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE0_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED1_PROXY_MPU1_CORE0_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED1_PROXY_MPU1_CORE0_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SEED1_PROXY_MPU1_CORE0_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU1_CORE0_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY_MPU1_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY_MPU1_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY_MPU1_CORE0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY_MPU1_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY_MPU1_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY_MPU1_CORE0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY_MPU1_CORE0_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY_MPU1_CORE0_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE0_PROXY_MPU1_CORE0_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU1_CORE0_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE1_PROXY_MPU1_CORE0_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE1_PROXY_MPU1_CORE0_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SPARE1_PROXY_MPU1_CORE0_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE0_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_STAT_PROXY_MPU1_CORE0_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU1_CORE0_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_MISR_PROXY_MPU1_CORE0_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_MISR_PROXY_MPU1_CORE0_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_MISR_PROXY_MPU1_CORE0_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE1_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_SUBCHIP_ID_PROXY_MASK (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_SUBCHIP_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_SUBCHIP_ID_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_CTRL_PROXY_MPU1_CORE1_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU1_CORE1_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_PATCOUNT_PROXY_MPU1_CORE1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU1_CORE1_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED0_PROXY_MPU1_CORE1_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED0_PROXY_MPU1_CORE1_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED0_PROXY_MPU1_CORE1_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE1_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED1_PROXY_MPU1_CORE1_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED1_PROXY_MPU1_CORE1_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SEED1_PROXY_MPU1_CORE1_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU1_CORE1_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY_MPU1_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY_MPU1_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY_MPU1_CORE1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY_MPU1_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY_MPU1_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY_MPU1_CORE1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY_MPU1_CORE1_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY_MPU1_CORE1_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE0_PROXY_MPU1_CORE1_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU1_CORE1_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE1_PROXY_MPU1_CORE1_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE1_PROXY_MPU1_CORE1_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SPARE1_PROXY_MPU1_CORE1_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE1_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_STAT_PROXY_MPU1_CORE1_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU1_CORE1_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_MISR_PROXY_MPU1_CORE1_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_MISR_PROXY_MPU1_CORE1_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_MISR_PROXY_MPU1_CORE1_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE2_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_SUBCHIP_ID_PROXY_MASK (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_SUBCHIP_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_SUBCHIP_ID_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_CTRL_PROXY_MPU1_CORE2_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU1_CORE2_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_PATCOUNT_PROXY_MPU1_CORE2_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU1_CORE2_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED0_PROXY_MPU1_CORE2_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED0_PROXY_MPU1_CORE2_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED0_PROXY_MPU1_CORE2_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE2_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED1_PROXY_MPU1_CORE2_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED1_PROXY_MPU1_CORE2_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SEED1_PROXY_MPU1_CORE2_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU1_CORE2_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY_MPU1_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY_MPU1_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY_MPU1_CORE2_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY_MPU1_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY_MPU1_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY_MPU1_CORE2_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY_MPU1_CORE2_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY_MPU1_CORE2_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE0_PROXY_MPU1_CORE2_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU1_CORE2_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE1_PROXY_MPU1_CORE2_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE1_PROXY_MPU1_CORE2_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SPARE1_PROXY_MPU1_CORE2_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE2_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_STAT_PROXY_MPU1_CORE2_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU1_CORE2_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_MISR_PROXY_MPU1_CORE2_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_MISR_PROXY_MPU1_CORE2_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_MISR_PROXY_MPU1_CORE2_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE3_LBIST_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_DIVIDE_RATIO_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_DIVIDE_RATIO_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_DIVIDE_RATIO_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_LOAD_DIV_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_LOAD_DIV_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_LOAD_DIV_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_DC_DEF_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_DC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_DC_DEF_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_RUNBIST_MODE_PROXY_MASK (0x0000F000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_RUNBIST_MODE_PROXY_SHIFT (0x0000000CU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_RUNBIST_MODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_SUBCHIP_ID_PROXY_MASK (0x001F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_SUBCHIP_ID_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_SUBCHIP_ID_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_BIST_RUN_PROXY_MASK (0x0F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_BIST_RUN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_BIST_RUN_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_BIST_RESET_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_BIST_RESET_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_CTRL_PROXY_MPU1_CORE3_LBIST_CTRL_BIST_RESET_PROXY_MAX (0x00000001U)

/* MPU1_CORE3_LBIST_PATCOUNT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MASK (0x000000F0U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_RESET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MASK (0x00000F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_SET_PC_DEF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_SET_PC_DEF_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MASK (0x3FFF0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_PATCOUNT_PROXY_MPU1_CORE3_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY_MAX (0x00003FFFU)

/* MPU1_CORE3_LBIST_SEED0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED0_PROXY_MPU1_CORE3_LBIST_SEED0_PRPG_DEF_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED0_PROXY_MPU1_CORE3_LBIST_SEED0_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED0_PROXY_MPU1_CORE3_LBIST_SEED0_PRPG_DEF_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE3_LBIST_SEED1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED1_PROXY_MPU1_CORE3_LBIST_SEED1_PRPG_DEF_PROXY_MASK (0x001FFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED1_PROXY_MPU1_CORE3_LBIST_SEED1_PRPG_DEF_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SEED1_PROXY_MPU1_CORE3_LBIST_SEED1_PRPG_DEF_PROXY_MAX (0x001FFFFFU)

/* MPU1_CORE3_LBIST_SPARE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY_MPU1_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY_MPU1_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY_MPU1_CORE3_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY_MPU1_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY_MPU1_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY_MPU1_CORE3_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY_MPU1_CORE3_LBIST_SPARE0_SPARE0_PROXY_MASK (0xFFFFFFFCU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY_MPU1_CORE3_LBIST_SPARE0_SPARE0_PROXY_SHIFT (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE0_PROXY_MPU1_CORE3_LBIST_SPARE0_SPARE0_PROXY_MAX (0x3FFFFFFFU)

/* MPU1_CORE3_LBIST_SPARE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE1_PROXY_MPU1_CORE3_LBIST_SPARE1_SPARE1_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE1_PROXY_MPU1_CORE3_LBIST_SPARE1_SPARE1_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SPARE1_PROXY_MPU1_CORE3_LBIST_SPARE1_SPARE1_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE3_LBIST_STAT_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_MISR_MUX_CTL_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_MISR_MUX_CTL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_MISR_MUX_CTL_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_OUT_MUX_CTL_PROXY_MASK (0x00000300U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_OUT_MUX_CTL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_OUT_MUX_CTL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_BIST_RUNNING_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_BIST_RUNNING_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_BIST_RUNNING_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_BIST_DONE_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_BIST_DONE_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_STAT_PROXY_MPU1_CORE3_LBIST_STAT_BIST_DONE_PROXY_MAX (0x00000001U)

/* MPU1_CORE3_LBIST_MISR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_MISR_PROXY_MPU1_CORE3_LBIST_MISR_MISR_RESULT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_MISR_PROXY_MPU1_CORE3_LBIST_MISR_MISR_RESULT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_MISR_PROXY_MPU1_CORE3_LBIST_MISR_MISR_RESULT_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE0_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SIG_PROXY_MPU0_CORE0_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SIG_PROXY_MPU0_CORE0_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE0_LBIST_SIG_PROXY_MPU0_CORE0_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE1_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SIG_PROXY_MPU0_CORE1_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SIG_PROXY_MPU0_CORE1_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE1_LBIST_SIG_PROXY_MPU0_CORE1_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE2_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SIG_PROXY_MPU0_CORE2_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SIG_PROXY_MPU0_CORE2_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE2_LBIST_SIG_PROXY_MPU0_CORE2_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MPU0_CORE3_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SIG_PROXY_MPU0_CORE3_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SIG_PROXY_MPU0_CORE3_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU0_CORE3_LBIST_SIG_PROXY_MPU0_CORE3_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE0_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SIG_PROXY_MPU1_CORE0_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SIG_PROXY_MPU1_CORE0_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE0_LBIST_SIG_PROXY_MPU1_CORE0_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE1_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SIG_PROXY_MPU1_CORE1_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SIG_PROXY_MPU1_CORE1_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE1_LBIST_SIG_PROXY_MPU1_CORE1_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE2_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SIG_PROXY_MPU1_CORE2_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SIG_PROXY_MPU1_CORE2_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE2_LBIST_SIG_PROXY_MPU1_CORE2_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* MPU1_CORE3_LBIST_SIG_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SIG_PROXY_MPU1_CORE3_LBIST_SIG_MISR_SIG_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SIG_PROXY_MPU1_CORE3_LBIST_SIG_MISR_SIG_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MPU1_CORE3_LBIST_SIG_PROXY_MPU1_CORE3_LBIST_SIG_MISR_SIG_PROXY_MAX (0xFFFFFFFFU)

/* LOCK3_KICK0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK0_PROXY_LOCK3_KICK0_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK0_PROXY_LOCK3_KICK0_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK0_PROXY_LOCK3_KICK0_PROXY_MAX    (0xFFFFFFFFU)

/* LOCK3_KICK1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK1_PROXY_LOCK3_KICK1_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK1_PROXY_LOCK3_KICK1_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK3_KICK1_PROXY_LOCK3_KICK1_PROXY_MAX    (0xFFFFFFFFU)

/* CLAIMREG_P3_R0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R0_CLAIMREG_P3_R0_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R0_CLAIMREG_P3_R0_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R0_CLAIMREG_P3_R0_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R1_CLAIMREG_P3_R1_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R1_CLAIMREG_P3_R1_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R1_CLAIMREG_P3_R1_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R2 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R2_CLAIMREG_P3_R2_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R2_CLAIMREG_P3_R2_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R2_CLAIMREG_P3_R2_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R3 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R3_CLAIMREG_P3_R3_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R3_CLAIMREG_P3_R3_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R3_CLAIMREG_P3_R3_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R4 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R4_CLAIMREG_P3_R4_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R4_CLAIMREG_P3_R4_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R4_CLAIMREG_P3_R4_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R5 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R5_CLAIMREG_P3_R5_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R5_CLAIMREG_P3_R5_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R5_CLAIMREG_P3_R5_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R6 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R6_CLAIMREG_P3_R6_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R6_CLAIMREG_P3_R6_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R6_CLAIMREG_P3_R6_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R7 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R7_CLAIMREG_P3_R7_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R7_CLAIMREG_P3_R7_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R7_CLAIMREG_P3_R7_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R8 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R8_CLAIMREG_P3_R8_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R8_CLAIMREG_P3_R8_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R8_CLAIMREG_P3_R8_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R9 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R9_CLAIMREG_P3_R9_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R9_CLAIMREG_P3_R9_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R9_CLAIMREG_P3_R9_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P3_R10 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R10_CLAIMREG_P3_R10_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R10_CLAIMREG_P3_R10_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R10_CLAIMREG_P3_R10_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P3_R11 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R11_CLAIMREG_P3_R11_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R11_CLAIMREG_P3_R11_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R11_CLAIMREG_P3_R11_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P3_R12 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R12_CLAIMREG_P3_R12_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R12_CLAIMREG_P3_R12_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R12_CLAIMREG_P3_R12_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P3_R13 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R13_CLAIMREG_P3_R13_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R13_CLAIMREG_P3_R13_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P3_R13_CLAIMREG_P3_R13_MAX        (0xFFFFFFFFU)

/* DV_REG0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_BIT_MASK                           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_BIT_SHIFT                          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_BIT_MAX                            (0xFFFFFFFFU)

/* DV_REG1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_BIT_MASK                           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_BIT_SHIFT                          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_BIT_MAX                            (0xFFFFFFFFU)

/* DV_REG2 */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_BIT_MASK                           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_BIT_SHIFT                          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_BIT_MAX                            (0xFFFFFFFFU)

/* DV_REG3 */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_BIT_MASK                           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_BIT_SHIFT                          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_BIT_MAX                            (0xFFFFFFFFU)

/* DV_REG4 */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG4_BIT_MASK                           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG4_BIT_SHIFT                          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG4_BIT_MAX                            (0xFFFFFFFFU)

/* DV_REG5 */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG5_BIT_MASK                           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG5_BIT_SHIFT                          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG5_BIT_MAX                            (0xFFFFFFFFU)

/* DV_REG6 */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG6_BIT_MASK                           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG6_BIT_SHIFT                          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG6_BIT_MAX                            (0xFFFFFFFFU)

/* DV_REG7 */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG7_BIT_MASK                           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG7_BIT_SHIFT                          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG7_BIT_MAX                            (0xFFFFFFFFU)

/* DV_REG0_SET */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_SET_BIT_MASK                       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_SET_BIT_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_SET_BIT_MAX                        (0xFFFFFFFFU)

/* DV_REG1_SET */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_SET_BIT_MASK                       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_SET_BIT_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_SET_BIT_MAX                        (0xFFFFFFFFU)

/* DV_REG2_SET */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_SET_BIT_MASK                       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_SET_BIT_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_SET_BIT_MAX                        (0xFFFFFFFFU)

/* DV_REG3_SET */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_SET_BIT_MASK                       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_SET_BIT_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_SET_BIT_MAX                        (0xFFFFFFFFU)

/* DV_REG0_CLR */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_CLR_BIT_MASK                       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_CLR_BIT_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_CLR_BIT_MAX                        (0xFFFFFFFFU)

/* DV_REG1_CLR */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_CLR_BIT_MASK                       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_CLR_BIT_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_CLR_BIT_MAX                        (0xFFFFFFFFU)

/* DV_REG2_CLR */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_CLR_BIT_MASK                       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_CLR_BIT_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_CLR_BIT_MAX                        (0xFFFFFFFFU)

/* DV_REG3_CLR */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_CLR_BIT_MASK                       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_CLR_BIT_SHIFT                      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_CLR_BIT_MAX                        (0xFFFFFFFFU)

/* LED_PID */

#define CSL_MAIN_CTRL_MMR_CFG0_LED_PID_PID_MASK                           (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PID_PID_SHIFT                          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PID_PID_MAX                            (0xFFFFFFFFU)

/* LED_PIDCTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_LED_PIDCTRL_PID_SEL_MASK                   (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PIDCTRL_PID_SEL_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PIDCTRL_PID_SEL_MAX                    (0x00000001U)

/* AVS_CORE_MRGN_MODE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE1_HDDP_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE1_HDDP_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE1_HDDP_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE2 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE3 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE4 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE5 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE5_ROM_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE5_ROM_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE5_ROM_MEM_MRGN_ASST_MAX  (0x00000FFFU)

/* AVS_CORE_MRGN_MODE6 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE6_HDSP_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE6_HDSP_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE6_HDSP_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE7 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE7_HSSP_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE7_HSSP_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE7_HSSP_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE8 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE9 */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE1_HDDP_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE1_HDDP_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE1_HDDP_MEM_MRGN_ASST_MAX  (0x00000FFFU)

/* NON_AVS_MRGN_MODE2 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE3 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE4 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE5 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE5_ROM_MEM_MRGN_ASST_MASK  (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE5_ROM_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE5_ROM_MEM_MRGN_ASST_MAX   (0x00000FFFU)

/* NON_AVS_MRGN_MODE6 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE6_HDSP_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE6_HDSP_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE6_HDSP_MEM_MRGN_ASST_MAX  (0x00000FFFU)

/* NON_AVS_MRGN_MODE7 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE7_HSSP_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE7_HSSP_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE7_HSSP_MEM_MRGN_ASST_MAX  (0x00000FFFU)

/* NON_AVS_MRGN_MODE8 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE9 */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_MAX (0x00000FFFU)

/* FAST_MRGN_MODE0 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_MAX  (0x00000FFFU)

/* FAST_MRGN_MODE1 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE1_HDDP_MEM_MRGN_ASST_MASK    (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE1_HDDP_MEM_MRGN_ASST_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE1_HDDP_MEM_MRGN_ASST_MAX     (0x00000FFFU)

/* FAST_MRGN_MODE2 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_MASK   (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_MAX    (0x00000FFFU)

/* FAST_MRGN_MODE3 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_MASK  (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_MAX   (0x00000FFFU)

/* FAST_MRGN_MODE4 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_MAX  (0x00000FFFU)

/* FAST_MRGN_MODE5 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE5_ROM_MEM_MRGN_ASST_MASK     (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE5_ROM_MEM_MRGN_ASST_SHIFT    (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE5_ROM_MEM_MRGN_ASST_MAX      (0x00000FFFU)

/* FAST_MRGN_MODE6 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE6_HDSP_MEM_MRGN_ASST_MASK    (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE6_HDSP_MEM_MRGN_ASST_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE6_HDSP_MEM_MRGN_ASST_MAX     (0x00000FFFU)

/* FAST_MRGN_MODE7 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE7_HSSP_MEM_MRGN_ASST_MASK    (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE7_HSSP_MEM_MRGN_ASST_SHIFT   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE7_HSSP_MEM_MRGN_ASST_MAX     (0x00000FFFU)

/* FAST_MRGN_MODE8 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_MASK  (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_MAX   (0x00000FFFU)

/* FAST_MRGN_MODE9 */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_MASK  (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_MAX   (0x00000FFFU)

/* LOCK4_KICK0 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK0_LOCK4_KICK0_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK0_LOCK4_KICK0_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK0_LOCK4_KICK0_MAX                (0xFFFFFFFFU)

/* LOCK4_KICK1 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK1_LOCK4_KICK1_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK1_LOCK4_KICK1_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK1_LOCK4_KICK1_MAX                (0xFFFFFFFFU)

/* CLAIMREG_P4_R0_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R0_READONLY_CLAIMREG_P4_R0_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R0_READONLY_CLAIMREG_P4_R0_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R0_READONLY_CLAIMREG_P4_R0_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R1_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R1_READONLY_CLAIMREG_P4_R1_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R1_READONLY_CLAIMREG_P4_R1_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R1_READONLY_CLAIMREG_P4_R1_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R2_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R2_READONLY_CLAIMREG_P4_R2_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R2_READONLY_CLAIMREG_P4_R2_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R2_READONLY_CLAIMREG_P4_R2_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R3_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R3_READONLY_CLAIMREG_P4_R3_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R3_READONLY_CLAIMREG_P4_R3_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R3_READONLY_CLAIMREG_P4_R3_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R4_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R4_READONLY_CLAIMREG_P4_R4_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R4_READONLY_CLAIMREG_P4_R4_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R4_READONLY_CLAIMREG_P4_R4_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R5_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R5_READONLY_CLAIMREG_P4_R5_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R5_READONLY_CLAIMREG_P4_R5_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R5_READONLY_CLAIMREG_P4_R5_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R6_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R6_READONLY_CLAIMREG_P4_R6_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R6_READONLY_CLAIMREG_P4_R6_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R6_READONLY_CLAIMREG_P4_R6_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R7_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R7_READONLY_CLAIMREG_P4_R7_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R7_READONLY_CLAIMREG_P4_R7_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R7_READONLY_CLAIMREG_P4_R7_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R8_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R8_READONLY_CLAIMREG_P4_R8_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R8_READONLY_CLAIMREG_P4_R8_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R8_READONLY_CLAIMREG_P4_R8_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R9_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R9_READONLY_CLAIMREG_P4_R9_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R9_READONLY_CLAIMREG_P4_R9_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R9_READONLY_CLAIMREG_P4_R9_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R10_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R10_READONLY_CLAIMREG_P4_R10_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R10_READONLY_CLAIMREG_P4_R10_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R10_READONLY_CLAIMREG_P4_R10_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P4_R11_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R11_READONLY_CLAIMREG_P4_R11_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R11_READONLY_CLAIMREG_P4_R11_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R11_READONLY_CLAIMREG_P4_R11_READONLY_MAX (0xFFFFFFFFU)

/* DV_REG0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_PROXY_DV_REG0_BIT_PROXY_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_PROXY_DV_REG0_BIT_PROXY_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_PROXY_DV_REG0_BIT_PROXY_MAX        (0xFFFFFFFFU)

/* DV_REG1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_PROXY_DV_REG1_BIT_PROXY_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_PROXY_DV_REG1_BIT_PROXY_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_PROXY_DV_REG1_BIT_PROXY_MAX        (0xFFFFFFFFU)

/* DV_REG2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_PROXY_DV_REG2_BIT_PROXY_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_PROXY_DV_REG2_BIT_PROXY_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_PROXY_DV_REG2_BIT_PROXY_MAX        (0xFFFFFFFFU)

/* DV_REG3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_PROXY_DV_REG3_BIT_PROXY_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_PROXY_DV_REG3_BIT_PROXY_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_PROXY_DV_REG3_BIT_PROXY_MAX        (0xFFFFFFFFU)

/* DV_REG4_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG4_PROXY_DV_REG4_BIT_PROXY_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG4_PROXY_DV_REG4_BIT_PROXY_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG4_PROXY_DV_REG4_BIT_PROXY_MAX        (0xFFFFFFFFU)

/* DV_REG5_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG5_PROXY_DV_REG5_BIT_PROXY_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG5_PROXY_DV_REG5_BIT_PROXY_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG5_PROXY_DV_REG5_BIT_PROXY_MAX        (0xFFFFFFFFU)

/* DV_REG6_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG6_PROXY_DV_REG6_BIT_PROXY_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG6_PROXY_DV_REG6_BIT_PROXY_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG6_PROXY_DV_REG6_BIT_PROXY_MAX        (0xFFFFFFFFU)

/* DV_REG7_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG7_PROXY_DV_REG7_BIT_PROXY_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG7_PROXY_DV_REG7_BIT_PROXY_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG7_PROXY_DV_REG7_BIT_PROXY_MAX        (0xFFFFFFFFU)

/* DV_REG0_SET_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_SET_PROXY_DV_REG0_SET_BIT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_SET_PROXY_DV_REG0_SET_BIT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_SET_PROXY_DV_REG0_SET_BIT_PROXY_MAX (0xFFFFFFFFU)

/* DV_REG1_SET_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_SET_PROXY_DV_REG1_SET_BIT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_SET_PROXY_DV_REG1_SET_BIT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_SET_PROXY_DV_REG1_SET_BIT_PROXY_MAX (0xFFFFFFFFU)

/* DV_REG2_SET_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_SET_PROXY_DV_REG2_SET_BIT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_SET_PROXY_DV_REG2_SET_BIT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_SET_PROXY_DV_REG2_SET_BIT_PROXY_MAX (0xFFFFFFFFU)

/* DV_REG3_SET_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_SET_PROXY_DV_REG3_SET_BIT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_SET_PROXY_DV_REG3_SET_BIT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_SET_PROXY_DV_REG3_SET_BIT_PROXY_MAX (0xFFFFFFFFU)

/* DV_REG0_CLR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_CLR_PROXY_DV_REG0_CLR_BIT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_CLR_PROXY_DV_REG0_CLR_BIT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG0_CLR_PROXY_DV_REG0_CLR_BIT_PROXY_MAX (0xFFFFFFFFU)

/* DV_REG1_CLR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_CLR_PROXY_DV_REG1_CLR_BIT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_CLR_PROXY_DV_REG1_CLR_BIT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG1_CLR_PROXY_DV_REG1_CLR_BIT_PROXY_MAX (0xFFFFFFFFU)

/* DV_REG2_CLR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_CLR_PROXY_DV_REG2_CLR_BIT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_CLR_PROXY_DV_REG2_CLR_BIT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG2_CLR_PROXY_DV_REG2_CLR_BIT_PROXY_MAX (0xFFFFFFFFU)

/* DV_REG3_CLR_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_CLR_PROXY_DV_REG3_CLR_BIT_PROXY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_CLR_PROXY_DV_REG3_CLR_BIT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DV_REG3_CLR_PROXY_DV_REG3_CLR_BIT_PROXY_MAX (0xFFFFFFFFU)

/* LED_PID_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LED_PID_PROXY_LED_PID_PID_PROXY_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PID_PROXY_LED_PID_PID_PROXY_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PID_PROXY_LED_PID_PID_PROXY_MAX        (0xFFFFFFFFU)

/* LED_PIDCTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LED_PIDCTRL_PROXY_LED_PIDCTRL_PID_SEL_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PIDCTRL_PROXY_LED_PIDCTRL_PID_SEL_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LED_PIDCTRL_PROXY_LED_PIDCTRL_PID_SEL_PROXY_MAX (0x00000001U)

/* AVS_CORE_MRGN_MODE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE0_PROXY_AVS_CORE_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE0_PROXY_AVS_CORE_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE0_PROXY_AVS_CORE_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE1_PROXY_AVS_CORE_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE1_PROXY_AVS_CORE_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE1_PROXY_AVS_CORE_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE2_PROXY_AVS_CORE_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE2_PROXY_AVS_CORE_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE2_PROXY_AVS_CORE_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE3_PROXY_AVS_CORE_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE3_PROXY_AVS_CORE_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE3_PROXY_AVS_CORE_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE4_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE4_PROXY_AVS_CORE_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE4_PROXY_AVS_CORE_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE4_PROXY_AVS_CORE_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE5_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE5_PROXY_AVS_CORE_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE5_PROXY_AVS_CORE_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE5_PROXY_AVS_CORE_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE6_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE6_PROXY_AVS_CORE_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE6_PROXY_AVS_CORE_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE6_PROXY_AVS_CORE_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE7_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE7_PROXY_AVS_CORE_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE7_PROXY_AVS_CORE_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE7_PROXY_AVS_CORE_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE8_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE8_PROXY_AVS_CORE_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE8_PROXY_AVS_CORE_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE8_PROXY_AVS_CORE_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* AVS_CORE_MRGN_MODE9_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE9_PROXY_AVS_CORE_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE9_PROXY_AVS_CORE_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_AVS_CORE_MRGN_MODE9_PROXY_AVS_CORE_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE0_PROXY_NON_AVS_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE0_PROXY_NON_AVS_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE0_PROXY_NON_AVS_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE1_PROXY_NON_AVS_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE1_PROXY_NON_AVS_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE1_PROXY_NON_AVS_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE2_PROXY_NON_AVS_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE2_PROXY_NON_AVS_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE2_PROXY_NON_AVS_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE3_PROXY_NON_AVS_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE3_PROXY_NON_AVS_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE3_PROXY_NON_AVS_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE4_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE4_PROXY_NON_AVS_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE4_PROXY_NON_AVS_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE4_PROXY_NON_AVS_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE5_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE5_PROXY_NON_AVS_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE5_PROXY_NON_AVS_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE5_PROXY_NON_AVS_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE6_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE6_PROXY_NON_AVS_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE6_PROXY_NON_AVS_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE6_PROXY_NON_AVS_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE7_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE7_PROXY_NON_AVS_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE7_PROXY_NON_AVS_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE7_PROXY_NON_AVS_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE8_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE8_PROXY_NON_AVS_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE8_PROXY_NON_AVS_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE8_PROXY_NON_AVS_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* NON_AVS_MRGN_MODE9_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE9_PROXY_NON_AVS_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE9_PROXY_NON_AVS_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_NON_AVS_MRGN_MODE9_PROXY_NON_AVS_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE0_PROXY_FAST_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE0_PROXY_FAST_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE0_PROXY_FAST_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE1_PROXY_FAST_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE1_PROXY_FAST_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE1_PROXY_FAST_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE2_PROXY_FAST_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE2_PROXY_FAST_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE2_PROXY_FAST_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE3_PROXY_FAST_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE3_PROXY_FAST_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE3_PROXY_FAST_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE4_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE4_PROXY_FAST_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE4_PROXY_FAST_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE4_PROXY_FAST_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE5_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE5_PROXY_FAST_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE5_PROXY_FAST_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE5_PROXY_FAST_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE6_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE6_PROXY_FAST_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE6_PROXY_FAST_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE6_PROXY_FAST_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE7_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE7_PROXY_FAST_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE7_PROXY_FAST_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE7_PROXY_FAST_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE8_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE8_PROXY_FAST_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE8_PROXY_FAST_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE8_PROXY_FAST_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* FAST_MRGN_MODE9_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE9_PROXY_FAST_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY_MASK (0x00000FFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE9_PROXY_FAST_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_FAST_MRGN_MODE9_PROXY_FAST_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY_MAX (0x00000FFFU)

/* LOCK4_KICK0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK0_PROXY_LOCK4_KICK0_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK0_PROXY_LOCK4_KICK0_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK0_PROXY_LOCK4_KICK0_PROXY_MAX    (0xFFFFFFFFU)

/* LOCK4_KICK1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK1_PROXY_LOCK4_KICK1_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK1_PROXY_LOCK4_KICK1_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK4_KICK1_PROXY_LOCK4_KICK1_PROXY_MAX    (0xFFFFFFFFU)

/* CLAIMREG_P4_R0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R0_CLAIMREG_P4_R0_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R0_CLAIMREG_P4_R0_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R0_CLAIMREG_P4_R0_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R1_CLAIMREG_P4_R1_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R1_CLAIMREG_P4_R1_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R1_CLAIMREG_P4_R1_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R2 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R2_CLAIMREG_P4_R2_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R2_CLAIMREG_P4_R2_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R2_CLAIMREG_P4_R2_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R3 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R3_CLAIMREG_P4_R3_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R3_CLAIMREG_P4_R3_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R3_CLAIMREG_P4_R3_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R4 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R4_CLAIMREG_P4_R4_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R4_CLAIMREG_P4_R4_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R4_CLAIMREG_P4_R4_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R5 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R5_CLAIMREG_P4_R5_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R5_CLAIMREG_P4_R5_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R5_CLAIMREG_P4_R5_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R6 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R6_CLAIMREG_P4_R6_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R6_CLAIMREG_P4_R6_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R6_CLAIMREG_P4_R6_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R7 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R7_CLAIMREG_P4_R7_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R7_CLAIMREG_P4_R7_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R7_CLAIMREG_P4_R7_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R8 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R8_CLAIMREG_P4_R8_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R8_CLAIMREG_P4_R8_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R8_CLAIMREG_P4_R8_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R9 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R9_CLAIMREG_P4_R9_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R9_CLAIMREG_P4_R9_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R9_CLAIMREG_P4_R9_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P4_R10 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R10_CLAIMREG_P4_R10_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R10_CLAIMREG_P4_R10_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R10_CLAIMREG_P4_R10_MAX        (0xFFFFFFFFU)

/* CLAIMREG_P4_R11 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R11_CLAIMREG_P4_R11_MASK       (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R11_CLAIMREG_P4_R11_SHIFT      (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P4_R11_CLAIMREG_P4_R11_MAX        (0xFFFFFFFFU)

/* CHNG_DDR4_FSP_REQ0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_REQ_TYPE_MASK           (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_REQ_TYPE_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_REQ_TYPE_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_REQ_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_REQ_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_REQ_MAX                 (0x00000001U)

/* CHNG_DDR4_FSP_ACK0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_ERROR_MASK              (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_ERROR_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_ERROR_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_ACK_MASK                (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_ACK_SHIFT               (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_ACK_MAX                 (0x00000001U)

/* CHNG_DDR4_FSP_REQ1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_REQ_TYPE_MASK           (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_REQ_TYPE_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_REQ_TYPE_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_REQ_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_REQ_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_REQ_MAX                 (0x00000001U)

/* CHNG_DDR4_FSP_ACK1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_ERROR_MASK              (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_ERROR_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_ERROR_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_ACK_MASK                (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_ACK_SHIFT               (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_ACK_MAX                 (0x00000001U)

/* CHNG_DDR4_FSP_REQ2 */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_REQ_TYPE_MASK           (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_REQ_TYPE_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_REQ_TYPE_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_REQ_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_REQ_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_REQ_MAX                 (0x00000001U)

/* CHNG_DDR4_FSP_ACK2 */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_ERROR_MASK              (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_ERROR_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_ERROR_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_ACK_MASK                (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_ACK_SHIFT               (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_ACK_MAX                 (0x00000001U)

/* CHNG_DDR4_FSP_REQ3 */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_REQ_TYPE_MASK           (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_REQ_TYPE_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_REQ_TYPE_MAX            (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_REQ_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_REQ_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_REQ_MAX                 (0x00000001U)

/* CHNG_DDR4_FSP_ACK3 */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_ERROR_MASK              (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_ERROR_SHIFT             (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_ERROR_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_ACK_MASK                (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_ACK_SHIFT               (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_ACK_MAX                 (0x00000001U)

/* DDR4_FSP_CLKCHNG_REQ0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_REQ_TYPE_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_REQ_TYPE_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_REQ_TYPE_MAX         (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_REQ_MASK             (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_REQ_SHIFT            (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_REQ_MAX              (0x00000001U)

/* DDR4_FSP_CLKCHNG_REQ1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_REQ_TYPE_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_REQ_TYPE_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_REQ_TYPE_MAX         (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_REQ_MASK             (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_REQ_SHIFT            (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_REQ_MAX              (0x00000001U)

/* DDR4_FSP_CLKCHNG_REQ2 */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_REQ_TYPE_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_REQ_TYPE_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_REQ_TYPE_MAX         (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_REQ_MASK             (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_REQ_SHIFT            (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_REQ_MAX              (0x00000001U)

/* DDR4_FSP_CLKCHNG_REQ3 */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_REQ_TYPE_MASK        (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_REQ_TYPE_SHIFT       (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_REQ_TYPE_MAX         (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_REQ_MASK             (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_REQ_SHIFT            (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_REQ_MAX              (0x00000001U)

/* DDR4_FSP_CLKCHNG_ACK0 */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK0_ACK_MASK             (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK0_ACK_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK0_ACK_MAX              (0x00000001U)

/* DDR4_FSP_CLKCHNG_ACK1 */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK1_ACK_MASK             (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK1_ACK_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK1_ACK_MAX              (0x00000001U)

/* DDR4_FSP_CLKCHNG_ACK2 */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK2_ACK_MASK             (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK2_ACK_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK2_ACK_MAX              (0x00000001U)

/* DDR4_FSP_CLKCHNG_ACK3 */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK3_ACK_MASK             (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK3_ACK_SHIFT            (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK3_ACK_MAX              (0x00000001U)

/* MULTI_DDR_CFG0 */

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_HEARTBEAT_PER_MASK          (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_HEARTBEAT_PER_SHIFT         (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_HEARTBEAT_PER_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_DDR_INTRLV_SIZE_MASK        (0x003F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_DDR_INTRLV_SIZE_SHIFT       (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_DDR_INTRLV_SIZE_MAX         (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_DDR_INTRLV_GRAN_MASK        (0x3F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_DDR_INTRLV_GRAN_SHIFT       (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_DDR_INTRLV_GRAN_MAX         (0x0000003FU)

/* MULTI_DDR_CFG1 */

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_EMIFS_ACTIVE_MASK           (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_EMIFS_ACTIVE_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_EMIFS_ACTIVE_MAX            (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_HYBRID_SELECT_MASK          (0x00001F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_HYBRID_SELECT_SHIFT         (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_HYBRID_SELECT_MAX           (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_ECC_ENABLE_MASK             (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_ECC_ENABLE_SHIFT            (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_ECC_ENABLE_MAX              (0x0000000FU)

/* DDR_CFG_LOAD */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_DDR_LOAD_STAT_MASK            (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_DDR_LOAD_STAT_SHIFT           (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_DDR_LOAD_STAT_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_DDR_CFG_LOAD_MASK             (0xF0000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_DDR_CFG_LOAD_SHIFT            (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_DDR_CFG_LOAD_MAX              (0x0000000FU)

/* LOCK5_KICK0 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK0_LOCK5_KICK0_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK0_LOCK5_KICK0_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK0_LOCK5_KICK0_MAX                (0xFFFFFFFFU)

/* LOCK5_KICK1 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK1_LOCK5_KICK1_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK1_LOCK5_KICK1_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK1_LOCK5_KICK1_MAX                (0xFFFFFFFFU)

/* CLAIMREG_P5_R0_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R0_READONLY_CLAIMREG_P5_R0_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R0_READONLY_CLAIMREG_P5_R0_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R0_READONLY_CLAIMREG_P5_R0_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P5_R1_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R1_READONLY_CLAIMREG_P5_R1_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R1_READONLY_CLAIMREG_P5_R1_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R1_READONLY_CLAIMREG_P5_R1_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P5_R2_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R2_READONLY_CLAIMREG_P5_R2_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R2_READONLY_CLAIMREG_P5_R2_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R2_READONLY_CLAIMREG_P5_R2_READONLY_MAX (0xFFFFFFFFU)

/* CHNG_DDR4_FSP_REQ0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_PROXY_CHNG_DDR4_FSP_REQ0_REQ_TYPE_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_PROXY_CHNG_DDR4_FSP_REQ0_REQ_TYPE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_PROXY_CHNG_DDR4_FSP_REQ0_REQ_TYPE_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_PROXY_CHNG_DDR4_FSP_REQ0_REQ_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_PROXY_CHNG_DDR4_FSP_REQ0_REQ_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ0_PROXY_CHNG_DDR4_FSP_REQ0_REQ_PROXY_MAX (0x00000001U)

/* CHNG_DDR4_FSP_ACK0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_PROXY_CHNG_DDR4_FSP_ACK0_ERROR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_PROXY_CHNG_DDR4_FSP_ACK0_ERROR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_PROXY_CHNG_DDR4_FSP_ACK0_ERROR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_PROXY_CHNG_DDR4_FSP_ACK0_ACK_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_PROXY_CHNG_DDR4_FSP_ACK0_ACK_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK0_PROXY_CHNG_DDR4_FSP_ACK0_ACK_PROXY_MAX (0x00000001U)

/* CHNG_DDR4_FSP_REQ1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_PROXY_CHNG_DDR4_FSP_REQ1_REQ_TYPE_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_PROXY_CHNG_DDR4_FSP_REQ1_REQ_TYPE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_PROXY_CHNG_DDR4_FSP_REQ1_REQ_TYPE_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_PROXY_CHNG_DDR4_FSP_REQ1_REQ_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_PROXY_CHNG_DDR4_FSP_REQ1_REQ_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ1_PROXY_CHNG_DDR4_FSP_REQ1_REQ_PROXY_MAX (0x00000001U)

/* CHNG_DDR4_FSP_ACK1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_PROXY_CHNG_DDR4_FSP_ACK1_ERROR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_PROXY_CHNG_DDR4_FSP_ACK1_ERROR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_PROXY_CHNG_DDR4_FSP_ACK1_ERROR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_PROXY_CHNG_DDR4_FSP_ACK1_ACK_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_PROXY_CHNG_DDR4_FSP_ACK1_ACK_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK1_PROXY_CHNG_DDR4_FSP_ACK1_ACK_PROXY_MAX (0x00000001U)

/* CHNG_DDR4_FSP_REQ2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_PROXY_CHNG_DDR4_FSP_REQ2_REQ_TYPE_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_PROXY_CHNG_DDR4_FSP_REQ2_REQ_TYPE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_PROXY_CHNG_DDR4_FSP_REQ2_REQ_TYPE_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_PROXY_CHNG_DDR4_FSP_REQ2_REQ_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_PROXY_CHNG_DDR4_FSP_REQ2_REQ_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ2_PROXY_CHNG_DDR4_FSP_REQ2_REQ_PROXY_MAX (0x00000001U)

/* CHNG_DDR4_FSP_ACK2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_PROXY_CHNG_DDR4_FSP_ACK2_ERROR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_PROXY_CHNG_DDR4_FSP_ACK2_ERROR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_PROXY_CHNG_DDR4_FSP_ACK2_ERROR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_PROXY_CHNG_DDR4_FSP_ACK2_ACK_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_PROXY_CHNG_DDR4_FSP_ACK2_ACK_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK2_PROXY_CHNG_DDR4_FSP_ACK2_ACK_PROXY_MAX (0x00000001U)

/* CHNG_DDR4_FSP_REQ3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_PROXY_CHNG_DDR4_FSP_REQ3_REQ_TYPE_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_PROXY_CHNG_DDR4_FSP_REQ3_REQ_TYPE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_PROXY_CHNG_DDR4_FSP_REQ3_REQ_TYPE_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_PROXY_CHNG_DDR4_FSP_REQ3_REQ_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_PROXY_CHNG_DDR4_FSP_REQ3_REQ_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_REQ3_PROXY_CHNG_DDR4_FSP_REQ3_REQ_PROXY_MAX (0x00000001U)

/* CHNG_DDR4_FSP_ACK3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_PROXY_CHNG_DDR4_FSP_ACK3_ERROR_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_PROXY_CHNG_DDR4_FSP_ACK3_ERROR_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_PROXY_CHNG_DDR4_FSP_ACK3_ERROR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_PROXY_CHNG_DDR4_FSP_ACK3_ACK_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_PROXY_CHNG_DDR4_FSP_ACK3_ACK_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_CHNG_DDR4_FSP_ACK3_PROXY_CHNG_DDR4_FSP_ACK3_ACK_PROXY_MAX (0x00000001U)

/* DDR4_FSP_CLKCHNG_REQ0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_PROXY_DDR4_FSP_CLKCHNG_REQ0_REQ_TYPE_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_PROXY_DDR4_FSP_CLKCHNG_REQ0_REQ_TYPE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_PROXY_DDR4_FSP_CLKCHNG_REQ0_REQ_TYPE_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_PROXY_DDR4_FSP_CLKCHNG_REQ0_REQ_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_PROXY_DDR4_FSP_CLKCHNG_REQ0_REQ_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ0_PROXY_DDR4_FSP_CLKCHNG_REQ0_REQ_PROXY_MAX (0x00000001U)

/* DDR4_FSP_CLKCHNG_REQ1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_PROXY_DDR4_FSP_CLKCHNG_REQ1_REQ_TYPE_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_PROXY_DDR4_FSP_CLKCHNG_REQ1_REQ_TYPE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_PROXY_DDR4_FSP_CLKCHNG_REQ1_REQ_TYPE_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_PROXY_DDR4_FSP_CLKCHNG_REQ1_REQ_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_PROXY_DDR4_FSP_CLKCHNG_REQ1_REQ_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ1_PROXY_DDR4_FSP_CLKCHNG_REQ1_REQ_PROXY_MAX (0x00000001U)

/* DDR4_FSP_CLKCHNG_REQ2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_PROXY_DDR4_FSP_CLKCHNG_REQ2_REQ_TYPE_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_PROXY_DDR4_FSP_CLKCHNG_REQ2_REQ_TYPE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_PROXY_DDR4_FSP_CLKCHNG_REQ2_REQ_TYPE_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_PROXY_DDR4_FSP_CLKCHNG_REQ2_REQ_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_PROXY_DDR4_FSP_CLKCHNG_REQ2_REQ_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ2_PROXY_DDR4_FSP_CLKCHNG_REQ2_REQ_PROXY_MAX (0x00000001U)

/* DDR4_FSP_CLKCHNG_REQ3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_PROXY_DDR4_FSP_CLKCHNG_REQ3_REQ_TYPE_PROXY_MASK (0x00000003U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_PROXY_DDR4_FSP_CLKCHNG_REQ3_REQ_TYPE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_PROXY_DDR4_FSP_CLKCHNG_REQ3_REQ_TYPE_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_PROXY_DDR4_FSP_CLKCHNG_REQ3_REQ_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_PROXY_DDR4_FSP_CLKCHNG_REQ3_REQ_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_REQ3_PROXY_DDR4_FSP_CLKCHNG_REQ3_REQ_PROXY_MAX (0x00000001U)

/* DDR4_FSP_CLKCHNG_ACK0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK0_PROXY_DDR4_FSP_CLKCHNG_ACK0_ACK_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK0_PROXY_DDR4_FSP_CLKCHNG_ACK0_ACK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK0_PROXY_DDR4_FSP_CLKCHNG_ACK0_ACK_PROXY_MAX (0x00000001U)

/* DDR4_FSP_CLKCHNG_ACK1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK1_PROXY_DDR4_FSP_CLKCHNG_ACK1_ACK_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK1_PROXY_DDR4_FSP_CLKCHNG_ACK1_ACK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK1_PROXY_DDR4_FSP_CLKCHNG_ACK1_ACK_PROXY_MAX (0x00000001U)

/* DDR4_FSP_CLKCHNG_ACK2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK2_PROXY_DDR4_FSP_CLKCHNG_ACK2_ACK_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK2_PROXY_DDR4_FSP_CLKCHNG_ACK2_ACK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK2_PROXY_DDR4_FSP_CLKCHNG_ACK2_ACK_PROXY_MAX (0x00000001U)

/* DDR4_FSP_CLKCHNG_ACK3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK3_PROXY_DDR4_FSP_CLKCHNG_ACK3_ACK_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK3_PROXY_DDR4_FSP_CLKCHNG_ACK3_ACK_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR4_FSP_CLKCHNG_ACK3_PROXY_DDR4_FSP_CLKCHNG_ACK3_ACK_PROXY_MAX (0x00000001U)

/* MULTI_DDR_CFG0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY_MULTI_DDR_CFG0_HEARTBEAT_PER_PROXY_MASK (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY_MULTI_DDR_CFG0_HEARTBEAT_PER_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY_MULTI_DDR_CFG0_HEARTBEAT_PER_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY_MULTI_DDR_CFG0_DDR_INTRLV_SIZE_PROXY_MASK (0x003F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY_MULTI_DDR_CFG0_DDR_INTRLV_SIZE_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY_MULTI_DDR_CFG0_DDR_INTRLV_SIZE_PROXY_MAX (0x0000003FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY_MULTI_DDR_CFG0_DDR_INTRLV_GRAN_PROXY_MASK (0x3F000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY_MULTI_DDR_CFG0_DDR_INTRLV_GRAN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG0_PROXY_MULTI_DDR_CFG0_DDR_INTRLV_GRAN_PROXY_MAX (0x0000003FU)

/* MULTI_DDR_CFG1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY_MULTI_DDR_CFG1_EMIFS_ACTIVE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY_MULTI_DDR_CFG1_EMIFS_ACTIVE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY_MULTI_DDR_CFG1_EMIFS_ACTIVE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY_MULTI_DDR_CFG1_HYBRID_SELECT_PROXY_MASK (0x00001F00U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY_MULTI_DDR_CFG1_HYBRID_SELECT_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY_MULTI_DDR_CFG1_HYBRID_SELECT_PROXY_MAX (0x0000001FU)

#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY_MULTI_DDR_CFG1_ECC_ENABLE_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY_MULTI_DDR_CFG1_ECC_ENABLE_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_MULTI_DDR_CFG1_PROXY_MULTI_DDR_CFG1_ECC_ENABLE_PROXY_MAX (0x0000000FU)

/* DDR_CFG_LOAD_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_PROXY_DDR_CFG_LOAD_DDR_LOAD_STAT_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_PROXY_DDR_CFG_LOAD_DDR_LOAD_STAT_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_PROXY_DDR_CFG_LOAD_DDR_LOAD_STAT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_PROXY_DDR_CFG_LOAD_DDR_CFG_LOAD_PROXY_MASK (0xF0000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_PROXY_DDR_CFG_LOAD_DDR_CFG_LOAD_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_DDR_CFG_LOAD_PROXY_DDR_CFG_LOAD_DDR_CFG_LOAD_PROXY_MAX (0x0000000FU)

/* LOCK5_KICK0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK0_PROXY_LOCK5_KICK0_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK0_PROXY_LOCK5_KICK0_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK0_PROXY_LOCK5_KICK0_PROXY_MAX    (0xFFFFFFFFU)

/* LOCK5_KICK1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK1_PROXY_LOCK5_KICK1_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK1_PROXY_LOCK5_KICK1_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK5_KICK1_PROXY_LOCK5_KICK1_PROXY_MAX    (0xFFFFFFFFU)

/* CLAIMREG_P5_R0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R0_CLAIMREG_P5_R0_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R0_CLAIMREG_P5_R0_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R0_CLAIMREG_P5_R0_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P5_R1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R1_CLAIMREG_P5_R1_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R1_CLAIMREG_P5_R1_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R1_CLAIMREG_P5_R1_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P5_R2 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R2_CLAIMREG_P5_R2_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R2_CLAIMREG_P5_R2_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P5_R2_CLAIMREG_P5_R2_MAX          (0xFFFFFFFFU)

/* ACSPCIE0_TRIM */

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_DTRBGAPC_LOWV_MASK           (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_DTRBGAPC_LOWV_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_DTRBGAPC_LOWV_MAX            (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_DTRBGAPV_LOWV_MASK           (0x0000FF00U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_DTRBGAPV_LOWV_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_DTRBGAPV_LOWV_MAX            (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_DTRBGAPI_LOWV_MASK           (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_DTRBGAPI_LOWV_SHIFT          (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_DTRBGAPI_LOWV_MAX            (0x0000000FU)

/* ACSPCIE1_TRIM */

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_DTRBGAPC_LOWV_MASK           (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_DTRBGAPC_LOWV_SHIFT          (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_DTRBGAPC_LOWV_MAX            (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_DTRBGAPV_LOWV_MASK           (0x0000FF00U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_DTRBGAPV_LOWV_SHIFT          (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_DTRBGAPV_LOWV_MAX            (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_DTRBGAPI_LOWV_MASK           (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_DTRBGAPI_LOWV_SHIFT          (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_DTRBGAPI_LOWV_MAX            (0x0000000FU)

/* ACSPCIE0_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PWRDN0_MASK                  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PWRDN0_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PWRDN0_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PWRDN1_MASK                  (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PWRDN1_SHIFT                 (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PWRDN1_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_AIPOFF_MASK                  (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_AIPOFF_SHIFT                 (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_AIPOFF_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_BANDGAP_OK_MASK              (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_BANDGAP_OK_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_BANDGAP_OK_MAX               (0x00000001U)

/* ACSPCIE1_CTRL */

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PWRDN0_MASK                  (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PWRDN0_SHIFT                 (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PWRDN0_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PWRDN1_MASK                  (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PWRDN1_SHIFT                 (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PWRDN1_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_AIPOFF_MASK                  (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_AIPOFF_SHIFT                 (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_AIPOFF_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_BANDGAP_OK_MASK              (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_BANDGAP_OK_SHIFT             (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_BANDGAP_OK_MAX               (0x00000001U)

/* CLAIMREG_P6_R0_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R0_READONLY_CLAIMREG_P6_R0_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R0_READONLY_CLAIMREG_P6_R0_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R0_READONLY_CLAIMREG_P6_R0_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P6_R1_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R1_READONLY_CLAIMREG_P6_R1_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R1_READONLY_CLAIMREG_P6_R1_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R1_READONLY_CLAIMREG_P6_R1_READONLY_MAX (0xFFFFFFFFU)

/* ACSPCIE0_TRIM_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY_ACSPCIE0_TRIM_DTRBGAPC_LOWV_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY_ACSPCIE0_TRIM_DTRBGAPC_LOWV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY_ACSPCIE0_TRIM_DTRBGAPC_LOWV_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY_ACSPCIE0_TRIM_DTRBGAPV_LOWV_PROXY_MASK (0x0000FF00U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY_ACSPCIE0_TRIM_DTRBGAPV_LOWV_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY_ACSPCIE0_TRIM_DTRBGAPV_LOWV_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY_ACSPCIE0_TRIM_DTRBGAPI_LOWV_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY_ACSPCIE0_TRIM_DTRBGAPI_LOWV_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_TRIM_PROXY_ACSPCIE0_TRIM_DTRBGAPI_LOWV_PROXY_MAX (0x0000000FU)

/* ACSPCIE1_TRIM_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY_ACSPCIE1_TRIM_DTRBGAPC_LOWV_PROXY_MASK (0x000000FFU)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY_ACSPCIE1_TRIM_DTRBGAPC_LOWV_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY_ACSPCIE1_TRIM_DTRBGAPC_LOWV_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY_ACSPCIE1_TRIM_DTRBGAPV_LOWV_PROXY_MASK (0x0000FF00U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY_ACSPCIE1_TRIM_DTRBGAPV_LOWV_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY_ACSPCIE1_TRIM_DTRBGAPV_LOWV_PROXY_MAX (0x000000FFU)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY_ACSPCIE1_TRIM_DTRBGAPI_LOWV_PROXY_MASK (0x000F0000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY_ACSPCIE1_TRIM_DTRBGAPI_LOWV_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_TRIM_PROXY_ACSPCIE1_TRIM_DTRBGAPI_LOWV_PROXY_MAX (0x0000000FU)

/* ACSPCIE0_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_PWRDN0_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_PWRDN0_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_PWRDN0_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_PWRDN1_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_PWRDN1_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_PWRDN1_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_AIPOFF_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_AIPOFF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_AIPOFF_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_BANDGAP_OK_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_BANDGAP_OK_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE0_CTRL_PROXY_ACSPCIE0_CTRL_BANDGAP_OK_PROXY_MAX (0x00000001U)

/* ACSPCIE1_CTRL_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_PWRDN0_PROXY_MASK (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_PWRDN0_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_PWRDN0_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_PWRDN1_PROXY_MASK (0x00000002U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_PWRDN1_PROXY_SHIFT (0x00000001U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_PWRDN1_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_AIPOFF_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_AIPOFF_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_AIPOFF_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_BANDGAP_OK_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_BANDGAP_OK_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_ACSPCIE1_CTRL_PROXY_ACSPCIE1_CTRL_BANDGAP_OK_PROXY_MAX (0x00000001U)

/* CLAIMREG_P6_R0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R0_CLAIMREG_P6_R0_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R0_CLAIMREG_P6_R0_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R0_CLAIMREG_P6_R0_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P6_R1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R1_CLAIMREG_P6_R1_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R1_CLAIMREG_P6_R1_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P6_R1_CLAIMREG_P6_R1_MAX          (0xFFFFFFFFU)

/* PADCONFIG0 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_LOCK_MAX                        (0x00000001U)

/* PADCONFIG1 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PULLUDEN_MASK                   (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PULLUDEN_SHIFT                  (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PULLUDEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PULLTYPESEL_MASK                (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PULLTYPESEL_SHIFT               (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PULLTYPESEL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DRV_STR_MASK                    (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DRV_STR_SHIFT                   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DRV_STR_MAX                     (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DS_PULLUD_EN_MASK               (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DS_PULLUD_EN_SHIFT              (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DS_PULLUD_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DS_PULLTYPE_SEL_MASK            (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DS_PULLTYPE_SEL_SHIFT           (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_DS_PULLTYPE_SEL_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_LOCK_MAX                        (0x00000001U)

/* PADCONFIG2 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PULLUDEN_MASK                   (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PULLUDEN_SHIFT                  (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PULLUDEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PULLTYPESEL_MASK                (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PULLTYPESEL_SHIFT               (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PULLTYPESEL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DRV_STR_MASK                    (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DRV_STR_SHIFT                   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DRV_STR_MAX                     (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DS_PULLUD_EN_MASK               (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DS_PULLUD_EN_SHIFT              (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DS_PULLUD_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DS_PULLTYPE_SEL_MASK            (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DS_PULLTYPE_SEL_SHIFT           (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_DS_PULLTYPE_SEL_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_LOCK_MAX                        (0x00000001U)

/* PADCONFIG3 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PULLUDEN_MASK                   (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PULLUDEN_SHIFT                  (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PULLUDEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PULLTYPESEL_MASK                (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PULLTYPESEL_SHIFT               (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PULLTYPESEL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DRV_STR_MASK                    (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DRV_STR_SHIFT                   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DRV_STR_MAX                     (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DS_PULLUD_EN_MASK               (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DS_PULLUD_EN_SHIFT              (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DS_PULLUD_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DS_PULLTYPE_SEL_MASK            (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DS_PULLTYPE_SEL_SHIFT           (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_DS_PULLTYPE_SEL_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_LOCK_MAX                        (0x00000001U)

/* PADCONFIG4 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PULLUDEN_MASK                   (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PULLUDEN_SHIFT                  (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PULLUDEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PULLTYPESEL_MASK                (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PULLTYPESEL_SHIFT               (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PULLTYPESEL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DRV_STR_MASK                    (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DRV_STR_SHIFT                   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DRV_STR_MAX                     (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DS_PULLUD_EN_MASK               (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DS_PULLUD_EN_SHIFT              (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DS_PULLUD_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DS_PULLTYPE_SEL_MASK            (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DS_PULLTYPE_SEL_SHIFT           (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_DS_PULLTYPE_SEL_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_LOCK_MAX                        (0x00000001U)

/* PADCONFIG5 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PULLUDEN_MASK                   (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PULLUDEN_SHIFT                  (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PULLUDEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PULLTYPESEL_MASK                (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PULLTYPESEL_SHIFT               (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PULLTYPESEL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DRV_STR_MASK                    (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DRV_STR_SHIFT                   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DRV_STR_MAX                     (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DS_PULLUD_EN_MASK               (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DS_PULLUD_EN_SHIFT              (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DS_PULLUD_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DS_PULLTYPE_SEL_MASK            (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DS_PULLTYPE_SEL_SHIFT           (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_DS_PULLTYPE_SEL_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_LOCK_MAX                        (0x00000001U)

/* PADCONFIG6 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PULLUDEN_MASK                   (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PULLUDEN_SHIFT                  (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PULLUDEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PULLTYPESEL_MASK                (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PULLTYPESEL_SHIFT               (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PULLTYPESEL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DRV_STR_MASK                    (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DRV_STR_SHIFT                   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DRV_STR_MAX                     (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DS_PULLUD_EN_MASK               (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DS_PULLUD_EN_SHIFT              (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DS_PULLUD_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DS_PULLTYPE_SEL_MASK            (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DS_PULLTYPE_SEL_SHIFT           (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_DS_PULLTYPE_SEL_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_LOCK_MAX                        (0x00000001U)

/* PADCONFIG7 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PULLUDEN_MASK                   (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PULLUDEN_SHIFT                  (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PULLUDEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PULLTYPESEL_MASK                (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PULLTYPESEL_SHIFT               (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PULLTYPESEL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DRV_STR_MASK                    (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DRV_STR_SHIFT                   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DRV_STR_MAX                     (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DS_PULLUD_EN_MASK               (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DS_PULLUD_EN_SHIFT              (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DS_PULLUD_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DS_PULLTYPE_SEL_MASK            (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DS_PULLTYPE_SEL_SHIFT           (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_DS_PULLTYPE_SEL_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_LOCK_MAX                        (0x00000001U)

/* PADCONFIG8 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PULLUDEN_MASK                   (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PULLUDEN_SHIFT                  (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PULLUDEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PULLTYPESEL_MASK                (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PULLTYPESEL_SHIFT               (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PULLTYPESEL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DRV_STR_MASK                    (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DRV_STR_SHIFT                   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DRV_STR_MAX                     (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DS_PULLUD_EN_MASK               (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DS_PULLUD_EN_SHIFT              (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DS_PULLUD_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DS_PULLTYPE_SEL_MASK            (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DS_PULLTYPE_SEL_SHIFT           (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_DS_PULLTYPE_SEL_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_LOCK_MAX                        (0x00000001U)

/* PADCONFIG9 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_MUXMODE_MASK                    (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_MUXMODE_SHIFT                   (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_MUXMODE_MAX                     (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_VGPIO_SEL_MASK                  (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_VGPIO_SEL_SHIFT                 (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_VGPIO_SEL_MAX                   (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WK_LVL_EN_MASK                  (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WK_LVL_EN_SHIFT                 (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WK_LVL_EN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WK_LVL_POL_MASK                 (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WK_LVL_POL_SHIFT                (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WK_LVL_POL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DEBOUNCE_SEL_MASK               (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DEBOUNCE_SEL_SHIFT              (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DEBOUNCE_SEL_MAX                (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_ST_EN_MASK                      (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_ST_EN_SHIFT                     (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_ST_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_FORCE_DS_EN_MASK                (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_FORCE_DS_EN_SHIFT               (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_FORCE_DS_EN_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PULLUDEN_MASK                   (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PULLUDEN_SHIFT                  (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PULLUDEN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PULLTYPESEL_MASK                (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PULLTYPESEL_SHIFT               (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PULLTYPESEL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_RXACTIVE_MASK                   (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_RXACTIVE_SHIFT                  (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_RXACTIVE_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DRV_STR_MASK                    (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DRV_STR_SHIFT                   (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DRV_STR_MAX                     (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_TX_DIS_MASK                     (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_TX_DIS_SHIFT                    (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_TX_DIS_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_ISO_OVR_MASK                    (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_ISO_OVR_SHIFT                   (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_ISO_OVR_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_ISO_BYP_MASK                    (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_ISO_BYP_SHIFT                   (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_ISO_BYP_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DS_EN_MASK                      (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DS_EN_SHIFT                     (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DS_EN_MAX                       (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DSOUT_DIS_MASK                  (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DSOUT_DIS_SHIFT                 (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DSOUT_DIS_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DSOUT_VAL_MASK                  (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DSOUT_VAL_SHIFT                 (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DSOUT_VAL_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DS_PULLUD_EN_MASK               (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DS_PULLUD_EN_SHIFT              (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DS_PULLUD_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DS_PULLTYPE_SEL_MASK            (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DS_PULLTYPE_SEL_SHIFT           (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_DS_PULLTYPE_SEL_MAX             (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WKUP_EN_MASK                    (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WKUP_EN_SHIFT                   (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WKUP_EN_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WKUP_EVT_MASK                   (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WKUP_EVT_SHIFT                  (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_WKUP_EVT_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_LOCK_MASK                       (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_LOCK_SHIFT                      (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_LOCK_MAX                        (0x00000001U)

/* PADCONFIG10 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_LOCK_MAX                       (0x00000001U)

/* PADCONFIG11 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_LOCK_MAX                       (0x00000001U)

/* PADCONFIG12 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_LOCK_MAX                       (0x00000001U)

/* PADCONFIG13 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_LOCK_MAX                       (0x00000001U)

/* PADCONFIG14 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_LOCK_MAX                       (0x00000001U)

/* PADCONFIG15 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_LOCK_MAX                       (0x00000001U)

/* PADCONFIG16 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_LOCK_MAX                       (0x00000001U)

/* PADCONFIG17 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_LOCK_MAX                       (0x00000001U)

/* PADCONFIG18 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_LOCK_MAX                       (0x00000001U)

/* PADCONFIG19 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_LOCK_MAX                       (0x00000001U)

/* PADCONFIG20 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_LOCK_MAX                       (0x00000001U)

/* PADCONFIG21 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_LOCK_MAX                       (0x00000001U)

/* PADCONFIG22 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_LOCK_MAX                       (0x00000001U)

/* PADCONFIG23 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_LOCK_MAX                       (0x00000001U)

/* PADCONFIG24 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_LOCK_MAX                       (0x00000001U)

/* PADCONFIG25 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_LOCK_MAX                       (0x00000001U)

/* PADCONFIG26 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_LOCK_MAX                       (0x00000001U)

/* PADCONFIG27 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_LOCK_MAX                       (0x00000001U)

/* PADCONFIG28 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_LOCK_MAX                       (0x00000001U)

/* PADCONFIG29 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_LOCK_MAX                       (0x00000001U)

/* PADCONFIG30 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_LOCK_MAX                       (0x00000001U)

/* PADCONFIG31 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_LOCK_MAX                       (0x00000001U)

/* PADCONFIG32 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_LOCK_MAX                       (0x00000001U)

/* PADCONFIG33 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_LOCK_MAX                       (0x00000001U)

/* PADCONFIG34 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_LOCK_MAX                       (0x00000001U)

/* PADCONFIG35 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_LOCK_MAX                       (0x00000001U)

/* PADCONFIG36 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_LOCK_MAX                       (0x00000001U)

/* PADCONFIG37 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_LOCK_MAX                       (0x00000001U)

/* PADCONFIG38 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_LOCK_MAX                       (0x00000001U)

/* PADCONFIG39 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_LOCK_MAX                       (0x00000001U)

/* PADCONFIG40 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_LOCK_MAX                       (0x00000001U)

/* PADCONFIG41 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_LOCK_MAX                       (0x00000001U)

/* PADCONFIG42 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_LOCK_MAX                       (0x00000001U)

/* PADCONFIG43 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_LOCK_MAX                       (0x00000001U)

/* PADCONFIG44 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_LOCK_MAX                       (0x00000001U)

/* PADCONFIG45 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_LOCK_MAX                       (0x00000001U)

/* PADCONFIG46 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_LOCK_MAX                       (0x00000001U)

/* PADCONFIG47 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_LOCK_MAX                       (0x00000001U)

/* PADCONFIG48 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_LOCK_MAX                       (0x00000001U)

/* PADCONFIG49 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_LOCK_MAX                       (0x00000001U)

/* PADCONFIG50 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_LOCK_MAX                       (0x00000001U)

/* PADCONFIG51 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_LOCK_MAX                       (0x00000001U)

/* PADCONFIG52 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_LOCK_MAX                       (0x00000001U)

/* PADCONFIG53 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_LOCK_MAX                       (0x00000001U)

/* PADCONFIG54 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_LOCK_MAX                       (0x00000001U)

/* PADCONFIG55 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_LOCK_MAX                       (0x00000001U)

/* PADCONFIG56 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_LOCK_MAX                       (0x00000001U)

/* PADCONFIG57 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_LOCK_MAX                       (0x00000001U)

/* PADCONFIG58 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_LOCK_MAX                       (0x00000001U)

/* PADCONFIG59 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_LOCK_MAX                       (0x00000001U)

/* PADCONFIG60 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_LOCK_MAX                       (0x00000001U)

/* PADCONFIG61 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_LOCK_MAX                       (0x00000001U)

/* PADCONFIG62 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_LOCK_MAX                       (0x00000001U)

/* PADCONFIG63 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_LOCK_MAX                       (0x00000001U)

/* PADCONFIG64 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_LOCK_MAX                       (0x00000001U)

/* PADCONFIG65 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_LOCK_MAX                       (0x00000001U)

/* PADCONFIG66 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_LOCK_MAX                       (0x00000001U)

/* PADCONFIG67 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_LOCK_MAX                       (0x00000001U)

/* PADCONFIG68 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_LOCK_MAX                       (0x00000001U)

/* PADCONFIG69 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_LOCK_MAX                       (0x00000001U)

/* PADCONFIG70 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_LOCK_MAX                       (0x00000001U)

/* PADCONFIG71 */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_MUXMODE_MASK                   (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_MUXMODE_SHIFT                  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_MUXMODE_MAX                    (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_VGPIO_SEL_MASK                 (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_VGPIO_SEL_SHIFT                (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_VGPIO_SEL_MAX                  (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WK_LVL_EN_MASK                 (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WK_LVL_EN_SHIFT                (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WK_LVL_EN_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WK_LVL_POL_MASK                (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WK_LVL_POL_SHIFT               (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WK_LVL_POL_MAX                 (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DEBOUNCE_SEL_MASK              (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DEBOUNCE_SEL_SHIFT             (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DEBOUNCE_SEL_MAX               (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_ST_EN_MASK                     (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_ST_EN_SHIFT                    (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_ST_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_FORCE_DS_EN_MASK               (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_FORCE_DS_EN_SHIFT              (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_FORCE_DS_EN_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PULLUDEN_MASK                  (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PULLUDEN_SHIFT                 (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PULLUDEN_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PULLTYPESEL_MASK               (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PULLTYPESEL_SHIFT              (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PULLTYPESEL_MAX                (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_RXACTIVE_MASK                  (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_RXACTIVE_SHIFT                 (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_RXACTIVE_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DRV_STR_MASK                   (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DRV_STR_SHIFT                  (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DRV_STR_MAX                    (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_TX_DIS_MASK                    (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_TX_DIS_SHIFT                   (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_TX_DIS_MAX                     (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_ISO_OVR_MASK                   (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_ISO_OVR_SHIFT                  (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_ISO_OVR_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_ISO_BYP_MASK                   (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_ISO_BYP_SHIFT                  (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_ISO_BYP_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DS_EN_MASK                     (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DS_EN_SHIFT                    (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DS_EN_MAX                      (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DSOUT_DIS_MASK                 (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DSOUT_DIS_SHIFT                (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DSOUT_DIS_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DSOUT_VAL_MASK                 (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DSOUT_VAL_SHIFT                (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DSOUT_VAL_MAX                  (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DS_PULLUD_EN_MASK              (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DS_PULLUD_EN_SHIFT             (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DS_PULLUD_EN_MAX               (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DS_PULLTYPE_SEL_MASK           (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DS_PULLTYPE_SEL_SHIFT          (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_DS_PULLTYPE_SEL_MAX            (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WKUP_EN_MASK                   (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WKUP_EN_SHIFT                  (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WKUP_EN_MAX                    (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WKUP_EVT_MASK                  (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WKUP_EVT_SHIFT                 (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_WKUP_EVT_MAX                   (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_LOCK_MASK                      (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_LOCK_SHIFT                     (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_LOCK_MAX                       (0x00000001U)

/* LOCK7_KICK0 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK0_LOCK7_KICK0_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK0_LOCK7_KICK0_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK0_LOCK7_KICK0_MAX                (0xFFFFFFFFU)

/* LOCK7_KICK1 */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK1_LOCK7_KICK1_MASK               (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK1_LOCK7_KICK1_SHIFT              (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK1_LOCK7_KICK1_MAX                (0xFFFFFFFFU)

/* CLAIMREG_P7_R0_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R0_READONLY_CLAIMREG_P7_R0_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R0_READONLY_CLAIMREG_P7_R0_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R0_READONLY_CLAIMREG_P7_R0_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P7_R1_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R1_READONLY_CLAIMREG_P7_R1_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R1_READONLY_CLAIMREG_P7_R1_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R1_READONLY_CLAIMREG_P7_R1_READONLY_MAX (0xFFFFFFFFU)

/* CLAIMREG_P7_R2_READONLY */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R2_READONLY_CLAIMREG_P7_R2_READONLY_MASK (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R2_READONLY_CLAIMREG_P7_R2_READONLY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R2_READONLY_CLAIMREG_P7_R2_READONLY_MAX (0xFFFFFFFFU)

/* PADCONFIG0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG0_PROXY_PADCONFIG0_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG1_PROXY_PADCONFIG1_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG2_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG2_PROXY_PADCONFIG2_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG3_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG3_PROXY_PADCONFIG3_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG4_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG4_PROXY_PADCONFIG4_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG5_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG5_PROXY_PADCONFIG5_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG6_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG6_PROXY_PADCONFIG6_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG7_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG7_PROXY_PADCONFIG7_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG8_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG8_PROXY_PADCONFIG8_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG9_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG9_PROXY_PADCONFIG9_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG10_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG10_PROXY_PADCONFIG10_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG11_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG11_PROXY_PADCONFIG11_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG12_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG12_PROXY_PADCONFIG12_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG13_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG13_PROXY_PADCONFIG13_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG14_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG14_PROXY_PADCONFIG14_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG15_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG15_PROXY_PADCONFIG15_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG16_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG16_PROXY_PADCONFIG16_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG17_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG17_PROXY_PADCONFIG17_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG18_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG18_PROXY_PADCONFIG18_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG19_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG19_PROXY_PADCONFIG19_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG20_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG20_PROXY_PADCONFIG20_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG21_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG21_PROXY_PADCONFIG21_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG22_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG22_PROXY_PADCONFIG22_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG23_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG23_PROXY_PADCONFIG23_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG24_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG24_PROXY_PADCONFIG24_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG25_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG25_PROXY_PADCONFIG25_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG26_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG26_PROXY_PADCONFIG26_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG27_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG27_PROXY_PADCONFIG27_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG28_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG28_PROXY_PADCONFIG28_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG29_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG29_PROXY_PADCONFIG29_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG30_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG30_PROXY_PADCONFIG30_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG31_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG31_PROXY_PADCONFIG31_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG32_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG32_PROXY_PADCONFIG32_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG33_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG33_PROXY_PADCONFIG33_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG34_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG34_PROXY_PADCONFIG34_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG35_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG35_PROXY_PADCONFIG35_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG36_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG36_PROXY_PADCONFIG36_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG37_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG37_PROXY_PADCONFIG37_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG38_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG38_PROXY_PADCONFIG38_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG39_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG39_PROXY_PADCONFIG39_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG40_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG40_PROXY_PADCONFIG40_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG41_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG41_PROXY_PADCONFIG41_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG42_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG42_PROXY_PADCONFIG42_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG43_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG43_PROXY_PADCONFIG43_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG44_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG44_PROXY_PADCONFIG44_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG45_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG45_PROXY_PADCONFIG45_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG46_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG46_PROXY_PADCONFIG46_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG47_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG47_PROXY_PADCONFIG47_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG48_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG48_PROXY_PADCONFIG48_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG49_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG49_PROXY_PADCONFIG49_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG50_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG50_PROXY_PADCONFIG50_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG51_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG51_PROXY_PADCONFIG51_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG52_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG52_PROXY_PADCONFIG52_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG53_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG53_PROXY_PADCONFIG53_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG54_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG54_PROXY_PADCONFIG54_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG55_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG55_PROXY_PADCONFIG55_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG56_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG56_PROXY_PADCONFIG56_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG57_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG57_PROXY_PADCONFIG57_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG58_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG58_PROXY_PADCONFIG58_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG59_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG59_PROXY_PADCONFIG59_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG60_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG60_PROXY_PADCONFIG60_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG61_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG61_PROXY_PADCONFIG61_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG62_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG62_PROXY_PADCONFIG62_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG63_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG63_PROXY_PADCONFIG63_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG64_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG64_PROXY_PADCONFIG64_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG65_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG65_PROXY_PADCONFIG65_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG66_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG66_PROXY_PADCONFIG66_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG67_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG67_PROXY_PADCONFIG67_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG68_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG68_PROXY_PADCONFIG68_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG69_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG69_PROXY_PADCONFIG69_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG70_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG70_PROXY_PADCONFIG70_LOCK_PROXY_MAX (0x00000001U)

/* PADCONFIG71_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_MUXMODE_PROXY_MASK (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_MUXMODE_PROXY_SHIFT (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_MUXMODE_PROXY_MAX (0x0000000FU)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_VGPIO_SEL_PROXY_MASK (0x00000030U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_VGPIO_SEL_PROXY_SHIFT (0x00000004U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_VGPIO_SEL_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WK_LVL_EN_PROXY_MASK (0x00000080U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WK_LVL_EN_PROXY_SHIFT (0x00000007U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WK_LVL_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WK_LVL_POL_PROXY_MASK (0x00000100U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WK_LVL_POL_PROXY_SHIFT (0x00000008U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WK_LVL_POL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DEBOUNCE_SEL_PROXY_MASK (0x00003800U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DEBOUNCE_SEL_PROXY_SHIFT (0x0000000BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DEBOUNCE_SEL_PROXY_MAX (0x00000007U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_ST_EN_PROXY_MASK (0x00004000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_ST_EN_PROXY_SHIFT (0x0000000EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_ST_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_FORCE_DS_EN_PROXY_MASK (0x00008000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_FORCE_DS_EN_PROXY_SHIFT (0x0000000FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_FORCE_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_PULLUDEN_PROXY_MASK (0x00010000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_PULLUDEN_PROXY_SHIFT (0x00000010U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_PULLUDEN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_PULLTYPESEL_PROXY_MASK (0x00020000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_PULLTYPESEL_PROXY_SHIFT (0x00000011U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_PULLTYPESEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_RXACTIVE_PROXY_MASK (0x00040000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_RXACTIVE_PROXY_SHIFT (0x00000012U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_RXACTIVE_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DRV_STR_PROXY_MASK (0x00180000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DRV_STR_PROXY_SHIFT (0x00000013U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DRV_STR_PROXY_MAX (0x00000003U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_TX_DIS_PROXY_MASK (0x00200000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_TX_DIS_PROXY_SHIFT (0x00000015U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_TX_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_ISO_OVR_PROXY_MASK (0x00400000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_ISO_OVR_PROXY_SHIFT (0x00000016U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_ISO_OVR_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_ISO_BYP_PROXY_MASK (0x00800000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_ISO_BYP_PROXY_SHIFT (0x00000017U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_ISO_BYP_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DS_EN_PROXY_MASK (0x01000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DS_EN_PROXY_SHIFT (0x00000018U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DS_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DSOUT_DIS_PROXY_MASK (0x02000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DSOUT_DIS_PROXY_SHIFT (0x00000019U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DSOUT_DIS_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DSOUT_VAL_PROXY_MASK (0x04000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DSOUT_VAL_PROXY_SHIFT (0x0000001AU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DSOUT_VAL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DS_PULLUD_EN_PROXY_MASK (0x08000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DS_PULLUD_EN_PROXY_SHIFT (0x0000001BU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DS_PULLUD_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DS_PULLTYPE_SEL_PROXY_MASK (0x10000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DS_PULLTYPE_SEL_PROXY_SHIFT (0x0000001CU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_DS_PULLTYPE_SEL_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WKUP_EN_PROXY_MASK (0x20000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WKUP_EN_PROXY_SHIFT (0x0000001DU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WKUP_EN_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WKUP_EVT_PROXY_MASK (0x40000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WKUP_EVT_PROXY_SHIFT (0x0000001EU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_WKUP_EVT_PROXY_MAX (0x00000001U)

#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_LOCK_PROXY_MASK (0x80000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_LOCK_PROXY_SHIFT (0x0000001FU)
#define CSL_MAIN_CTRL_MMR_CFG0_PADCONFIG71_PROXY_PADCONFIG71_LOCK_PROXY_MAX (0x00000001U)

/* LOCK7_KICK0_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK0_PROXY_LOCK7_KICK0_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK0_PROXY_LOCK7_KICK0_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK0_PROXY_LOCK7_KICK0_PROXY_MAX    (0xFFFFFFFFU)

/* LOCK7_KICK1_PROXY */

#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK1_PROXY_LOCK7_KICK1_PROXY_MASK   (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK1_PROXY_LOCK7_KICK1_PROXY_SHIFT  (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_LOCK7_KICK1_PROXY_LOCK7_KICK1_PROXY_MAX    (0xFFFFFFFFU)

/* CLAIMREG_P7_R0 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R0_CLAIMREG_P7_R0_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R0_CLAIMREG_P7_R0_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R0_CLAIMREG_P7_R0_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P7_R1 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R1_CLAIMREG_P7_R1_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R1_CLAIMREG_P7_R1_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R1_CLAIMREG_P7_R1_MAX          (0xFFFFFFFFU)

/* CLAIMREG_P7_R2 */

#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R2_CLAIMREG_P7_R2_MASK         (0xFFFFFFFFU)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R2_CLAIMREG_P7_R2_SHIFT        (0x00000000U)
#define CSL_MAIN_CTRL_MMR_CFG0_CLAIMREG_P7_R2_CLAIMREG_P7_R2_MAX          (0xFFFFFFFFU)

#ifdef __cplusplus
}
#endif
#endif
