+++
date = "2025-01-01T00:00:00"
+++

<div style="text-align: justify;">
  
### Selected Academic Projects

<hr>
 
#### Advanced Operating Systems (C++/xv6/Kernel Development/Scheduling):

- Used **C++** to add a real kernel thread to [xv6](https://pdos.csail.mit.edu/6.828/2017/xv6.html) (A minimal, instructional UNIX-based OS) using a new system call, Advanced Operating Systems course project, Prof. [Nael Abu-Ghazaleh](https://www.cs.ucr.edu/~nael/), Spring 2021 ([Code](https://github.com/mahbod-afarin/xv6-Kernel-Threads/tree/main) | [Summery](https://www.cs.ucr.edu/~nael/cs202/labs.html) | [Report](/uploads/AdvancedOS1.pdf)).

- Used **C++** to implement the lottery and stride scheduling, and a system call that tracks the information about the system (information includes number of the process, system calls, and used pages) in [xv6](https://pdos.csail.mit.edu/6.828/2017/xv6.html) , Advanced Operating System course project, Prof. [Nael Abu-Ghazaleh](https://www.cs.ucr.edu/~nael/), Spring 2021 ([Code](https://github.com/mahbod-afarin/xv6-kerenl-scheduling) | [Summery](/uploads/AdvancedOS2.pdf) | [Report](/uploads/AdvancedOS2.pdf)).

<hr>

#### Multiprocessor Architecture and Programming (OpenMP/Parallel Programming):

- Parallelize matrix multiplication using the **OpenMP** work-sharing <i> for </i> directive, as specified in the [OpenMP](https://www.openmp.org/) API for **parallel programming**, [Multiprocessor Architecture and Programming](https://www.cs.ucr.edu/~elaheh/cs213_winter2021.html), Prof. [Elaheh Sadredini](https://www.cs.ucr.edu/~elaheh/), Winter 2022 ([Code](https://github.com/mahbod-afarin/Parallelize-matrix-multiplication-OpenMP) | [Summery](/uploads/AdvancedMulti1.pdf) | [Report](/uploads/AdvancedMulti2.pdf)).

- Improving the Performance of <i> Sparse Matrix-Vector Multiplication </i> Using **OpenMP**, [Multiprocessor Architecture and Programming](https://www.cs.ucr.edu/~elaheh/cs213_winter2021.html), Prof. [Elaheh Sadredini](https://www.cs.ucr.edu/~elaheh/), Winter 2022 ([Code]() | [Summery](https://www.cs.ucr.edu/~elaheh/cs213_winter2021.html#homeworks) | [Report](/uploads/AdvancedMulti3.pdf)).

<hr>

#### GPU Architecture and Programming (CUDA/OpenMP/OpenCL/Parallel Programming):

- Implementation of a **CUDA-based** histogram kernel showcasing the efficient use of <i> atomic operations </i> for parallel computation, [GPU Architecture and Programming](http://teaching.danielwong.org/csee217/fall24) course project, Prof. [Daniel Wong](https://www.danielwong.org/), Fall 2021 ([Code](https://github.com/mahbod-afarin/histogram-kernel-/tree/main) | [Summery](http://teaching.danielwong.org/csee217/fall21/lab4-histogram) | [Report](/uploads/GPU1.pdf)).

- Implementation of a <i> tiled matrix multiplication kernel </i> which can support arbitrary-sized matrices using **CUDA**, [GPU Architecture and Programming](http://teaching.danielwong.org/csee217/fall24) course project, Prof. [Daniel Wong](https://www.danielwong.org/), Fall 2021 ([Code](https://github.com/mahbod-afarin/Tiled-Matrix-Multiplication/tree/main) | [Summery](http://teaching.danielwong.org/csee217/fall21/lab3-matrixmultiplication) | [Report](/uploads/GPU2.pdf)).

- Implementing and optimizing the <i> reduction kernel </i> and analyzing basic architectural performance properties using **CUDA**, [GPU Architecture and Programming](http://teaching.danielwong.org/csee217/fall24) project, Prof. [Daniel Wong](https://www.danielwong.org/), Fall 2021 ([Code](https://github.com/mahbod-art/optimized-reduction-kernel-/tree/main) | [Summery](http://teaching.danielwong.org/csee217/fall21/lab2-reduction) | [Report](/uploads/GPU5.pdf)).

- Improving the performance of <i> Vector Addition </i> program by finding the best basic block size using **CUDA**, [GPU Architecture and Programming](http://teaching.danielwong.org/csee217/fall24) course project, Prof. [Daniel Wong](https://www.danielwong.org/), Fall 2021 ([Code](https://github.com/mahbod-afarin/Verctor-Add-Improvement) | [Summery](http://teaching.danielwong.org/csee217/fall21/lab1-cuda) | [Report](/uploads/GPU10.pdf)).

- Performance comparison of various GPU programming APIs ([OpenMP](https://www.openmp.org/) , [CUDA](https://developer.nvidia.com/cuda-toolkit), [OpenCL](https://www.khronos.org/opencl/)), [GPU Architecture and Programming](http://teaching.danielwong.org/csee217/fall24) course project, Prof. [Daniel Wong](https://www.danielwong.org/), Fall 2021 ([Code]() | [Summery]() | [Report]()).

<hr>

#### Compiler Construction (C++/LLVM/Available Expression Analysis/Liveness Analysis):

 - Implementation of the **fundamental available expression analysis** and **common sub-expression elimination** on **LLVM** using **C++**, [Compiler Construction](https://www.cs.ucr.edu/~gupta/classes.html) course project, Prof. [Rajiv Gupta](https://www.cs.ucr.edu/~gupta/), Fall 2021 ([Code](https://github.com/mahbod-afarin/Common-Subexpression-Elimination) | [Summery](/uploads/Compiler1.pdf)).

 - Implementation of the **fundamental liveness analysis** as an **LLVM** pass using **C++**, [Compiler Construction](https://www.cs.ucr.edu/~gupta/classes.html) course project, Prof. [Rajiv Gupta](https://www.cs.ucr.edu/~gupta/), Fall 2021 ([Code](https://github.com/mahbod-afarin/Liveness-Analysis/tree/main) | [Summery](/uploads/Compiler2.pdf)).
  
<hr>

#### High Performance Computing (C++/OpenCL/Parallel Programming): 

- Performance optimization of a matrix multiplication program via **register and cache reuse** using **C++**, [High Performance Computing](https://www.cs.ucr.edu/~chen/teaching.html) course project, Prof. [Zizhong Chen](https://www.cs.ucr.edu/~chen/index.html), Fall 2021 ([Code](https://github.com/mahbod-afarin/Register-and-Cache-Reuse/tree/main) | [Summery](/uploads/HP1.pdf) | [Report](/uploads/HP2.pdf)).

- High performance sequential codes for **Solving Large Linear Systems**, [High Performance Computing](https://www.cs.ucr.edu/~chen/teaching.html) course project, Prof. [Zizhong Chen](https://www.cs.ucr.edu/~chen/index.html), Fall 2021 ([Code](https://github.com/mahbod-afarin/Solving-Large-Linear-System) | [Summery](/uploads/HP5.pdf) | [Report](/uploads/HP8.pdf)).

- Parallel Sieve of Eratosthenes for Finding All Prime Numbers using **Open Message Passing Interface** (Open MPI), [High Performance Computing](https://www.cs.ucr.edu/~chen/teaching.html) course project, Prof. [Zizhong Chen](https://www.cs.ucr.edu/~chen/index.html), Fall 2021 ([Code](https://github.com/mahbod-afarin/Parallel-Sieve-of-Eratosthenes-for-Finding-All-Prime-Numbers) | [Summery](/uploads/HP10.pdf) | [Report](/uploads/HP10.pdf)).

<hr>

#### Data Mining (C++/Data Analysis): 

- Finding influencers in a network using **Data Mining Techniques** and **SNAP Stanford Dataset** collections, Data Mining course project, Prof. [Vagelis Papalexakis](https://www.cs.ucr.edu/~epapalex/), Spring 2021.

<hr>

#### Algorithmic Techniques in Computational Biology (Java/Algorithm Implementation):

- Design and implementation of a O(m×n) space, O(m×n×k) time **SP Alignment Algorithm** for three DNA sequences using **JAVA** language, [Algorithmic Techniques in Computational Biology](https://www.cs.ucr.edu/~jiang/238-homepage.html) course project, Prof. [Tao Jiang](https://www.cs.ucr.edu/~jiang/) , Spring 2021.

<hr>

#### Advanced Computer Architecture (C++/Tomasulo/Pipeline/Brach Predictors/Caches):

- Implementing the **Tomasulo Speculative Algorithm** using **C++** language, [Advanced Computer Architecture](http://teaching.danielwong.org/cs203/winter21) course project, Prof. [Daniel Wong](https://www.danielwong.org/), Winter 2020 ([Code](https://github.com/mahbod-afarin/Tomasulo-Speculative-Algorithm) | [Summery](http://teaching.danielwong.org/cs203/winter21/final-project) | [Report](/uploads/ACA1.pdf)).

- Design and implementation of a **Pipeline Simulator** which supports forwarding technique using **C++** language, [Advanced Computer Architecture](http://teaching.danielwong.org/cs203/winter21) course project, Prof. [Daniel Wong](https://www.danielwong.org/), Winter 2020 ([Code](https://github.com/mahbod-afarin/Pipeline-Simulator) | [Summery](http://teaching.danielwong.org/cs203/winter21/assignment-1) | [Report](/uploads/ACA2.pdf)).

- Design and implementation of various **branch predictors**, including simple 1-bit and 2-bit predictors, as well as correlating (m,n) predictors using **C++** language, [Advanced Computer Architecture](http://teaching.danielwong.org/cs203/winter21) course project, Prof. [Daniel Wong](https://www.danielwong.org/), Winter 2020 ([Code](https://github.com/mahbod-afarin/Branch-Predictor) | [Summery](http://teaching.danielwong.org/cs203/winter21/assignment-2) | [Report](/uploads/ACA3.pdf)).

- Design and implementation of a cache, with support for **direct-mapped**, **set-associative**, and **fully-associative** mapping,  [Advanced Computer Architecture](http://teaching.danielwong.org/cs203/winter21) course project, Prof. [Daniel Wong](https://www.danielwong.org/), Winter 2020 ([Code](https://github.com/mahbod-afarin/cache-with-support-for-direct--mapped-set-associative-and-fully-associative) | [Summery](http://teaching.danielwong.org/cs203/winter21/assignment-3) | [Report](/uploads/ACA4.pdf)).

<hr>

#### Information Retrieval and Web Search (C++/Search Engine/Page Rank):

- Design and implementation of a **Search Engine** which allows users to search related tweets in the cryptocurrency area using [Hadoop](https://hadoop.apache.org/) and [Lucene](https://lucene.apache.org/),  [Information Retrieval and Web Search](https://www.cs.ucr.edu/~vagelis/classes/CS242/index.htm) course project, Prof. [Vagelis Hristidis](https://www.cs.ucr.edu/~vagelis/), Winter 2020.

<hr>

#### System on Chip Design (Xilinx ISE Design Suite/Synopsis Design Compiler/Post-Layout Simulation/SoC Encounter):

- Design, Simulation, and implementation of a complex ALU with exciting IP cores in **ISE Design Suite (Xilinx)**, synthesized using **Synopsis Design Compiler**, System on Chip Design course project, Prof. [Shaahin Hessabi](https://www.amd.com/en/products/software/adaptive-socs-and-fpgas.html), Fall 2017 ([Code](https://github.com/mahbod-afarin/RTL-Design-Using-IP-Cores) | [Summery](https://github.com/mahbod-afarin/RTL-Design-Using-IP-Cores) | [Report](/uploads/SoC1.pdf)).

- End to End ASIC Design and Verification of a Mixed ALU Using Cadence Tools, System on Chip Design course project, Prof. [Shaahin Hessabi](https://www.amd.com/en/products/software/adaptive-socs-and-fpgas.html), Fall 2017 ([Code](https://github.com/mahbod-afarin/End-to-End-ASIC-Design-and-Verification-of-a-Mixed-ALU-Using-Cadence-Tools) | [Summery](https://github.com/mahbod-afarin/End-to-End-ASIC-Design-and-Verification-of-a-Mixed-ALU-Using-Cadence-Tools) | [Report](/uploads/SoC2.pdf)).

<hr>

#### Testability (Java/Scan Chain/Computer Architecture):

- Design, Simulation, and implementation of a serial divider at gate level and synthesized it using a **Scan Chain**, Testability course project, Prof. [Shaahin Hessabi](https://www.amd.com/en/products/software/adaptive-socs-and-fpgas.html), Spring 2017.

- Implementing a software for simulating the impact of fault and delay on standard combinations logic using **JAVA**, Testability course project, Prof. [Shaahin Hessabi](https://www.amd.com/en/products/software/adaptive-socs-and-fpgas.html), Spring 2017.

- Implementing a software for simulating ISCAS combinational circuits at gate level with **JAVA**, Testability course project, Prof. [Shaahin Hessabi](https://www.amd.com/en/products/software/adaptive-socs-and-fpgas.html), Spring 2017.

<hr>

#### Fault Tolerant System Design (C++/Redundancy/Failover/Replication/Checkpointing \& Recovery/Graceful Degradation):

- Analysis of Aging Mitigation Methods in **Graphic Processing Units**, Advanced Topics in Dependable Computing Systems course project, Prof. [Seyed-Ghassem Miremadi](http://sina.sharif.edu/~miremadi/), Spring 2017.

- Analysis of the overhead of **crosstalk avoidance codes** for reliable data transfer of NoCs, , Advanced Topics in Dependable Computing Systems course project, Prof. [Seyed-Ghassem Miremadi](http://sina.sharif.edu/~miremadi/), Spring 2017.

<hr>

#### Advanced VLSI Design (SoC-EncounterVerilog/Modelsim/Synopsis Design Compiler /RTL Desing/HSPICE/PSPICE/SoC Encounter/Power, PDP, & Delay Analysis):

- Pre and Post-Synthesis Evaluation of a Designs: **Functional Verification, Area, Timing, and Power Analysis**, Advanced VLSI Design course project, Prof. [Shaahin Hessabi](https://sharif.edu/~hessabi/), Fall 2016 ([Code](https://github.com/mahbod-afarin/Post-Synthesis-Evaluation) | [Summery](https://github.com/mahbod-afarin/Post-Synthesis-Evaluation) | [Report](/uploads/AdvancedVLSI2.pdf)).

- Physical Design and Layout Flow Using Cadence for Synthesized Digital Circuits, Advanced VLSI Design course project, Prof. [Shaahin Hessabi](https://sharif.edu/~hessabi/), Fall 2016 ([Code](https://github.com/mahbod-afarin/Layout-Design-Using-Cadence-Tools) | [Summery](https://github.com/mahbod-afarin/Layout-Design-Using-Cadence-Tools) | [Report](/uploads/AdvancedVLSI4.pdf)).

- Transistor Sizing for Power, Delay, and PDP Optimization Using HSPICE, Advanced VLSI Design course project, Prof. [Shaahin Hessabi](https://sharif.edu/~hessabi/), Fall 2016 ([Code](https://github.com/mahbod-afarin/Transistor-Sizing-for-Power-Delay-and-PDP-Optimization-Using-HSPICE) | [Summery](https://github.com/mahbod-afarin/Transistor-Sizing-for-Power-Delay-and-PDP-Optimization-Using-HSPICE) | [Report](/uploads/AdvancedVLSI2.pdf)).

- Designing and simulating NAND gate in **RTL logic** and examining the effects of pull up resistor on the output load, Advanced VLSI Design course project, Prof. [Shaahin Hessabi](https://sharif.edu/~hessabi/), Fall 2016 ([Code](https://github.com/mahbod-afarin/NAND-Gate-Design-in-RTL-Logic-and-Impact-of-Up-Pull-Resistor) | [Summery](https://github.com/mahbod-afarin/NAND-Gate-Design-in-RTL-Logic-and-Impact-of-Up-Pull-Resistor) | [Report](https://github.com/mahbod-afarin/NAND-Gate-Design-in-RTL-Logic-and-Impact-of-Up-Pull-Resistor)).

<hr>

#### RTL Design (VHDL/Verilog/ISE Design/MIPS Processor/FPGA Design):

- Design, Simulation, and Implementation of a **Double Precision Floating Point Multiplier** with **VHDL** and **ISE Design**, VHDL course project, Prof. [Naser Mohammadzadeh](http://ceit.aut.ac.ir/~mohamadz/), Spring 2014.

- Design, Simulation, and Implementation of **MIPS Processor** with **Verilog**, **ISE Design Suite**, and **Xilinx FPGA**, Computer Architecture laboratory course, Prof. [Naser Mohammadzadeh](http://ceit.aut.ac.ir/~mohamadz/), Spring 2014.

<hr>

#### Digital System Design (Xilinx ISE/Modelsim/FPGAs/Verilog):

- Implementation of a Stack-based Processor, Digital System Design Labraturay, I was the Lab Instructor, Summer 2016 ([Code](https://github.com/mahbod-afarin/Implementation-of-a-Stack-based-Processor) | [Summery](https://github.com/mahbod-afarin/Implementation-of-a-Stack-based-Processor) | [Report](https://github.com/mahbod-afarin/Implementation-of-a-Stack-based-Processor)).
- Ternary Content-Addressable Memory (TCAM), Digital System Design, Summer 2016 ([Code](https://github.com/mahbod-afarin/Implementation-of-a-ternary-content-addressable-memory-TCAM-) | [Summery](https://github.com/mahbod-afarin/Implementation-of-a-ternary-content-addressable-memory-TCAM-) | [Report](https://github.com/mahbod-afarin/Implementation-of-a-ternary-content-addressable-memory-TCAM-)).
- ALU for Complex Numbers, Digital System Design, Summer 2016 ([Code]() | [Summery]() | [Report]()).
- , Digital System Design, Summer 2016 ([Code](https://github.com/mahbod-afarin/ALU-for-Complex-Numbers) | [Summery](https://github.com/mahbod-afarin/ALU-for-Complex-Numbers) | [Report](https://github.com/mahbod-afarin/ALU-for-Complex-Numbers)).
- Universal Asynchronous Receiver Transmitter UART, Digital System Design, Summer 2016 ([Code](https://github.com/mahbod-afarin/Universal-Asynchronous-Receiver-Transmitter-UART-) | [Summery](https://github.com/mahbod-afarin/Universal-Asynchronous-Receiver-Transmitter-UART-) | [Report](https://github.com/mahbod-afarin/Universal-Asynchronous-Receiver-Transmitter-UART-)).
- Designing a Digital Incubator Controller, Digital System Design, Summer 2016 ([Code](https://github.com/mahbod-afarin/Designing-a-Digital-Incubator-Controller) | [Summery](https://github.com/mahbod-afarin/Designing-a-Digital-Incubator-Controller) | [Report](https://github.com/mahbod-afarin/Designing-a-Digital-Incubator-Controller)).
- Multiplier Design using Booth Algorithm, Digital System Design, Summer 2016 ([Code](https://github.com/mahbod-afarin/Multiplier-Design-using-Booth-Algorithm) | [Summery](https://github.com/mahbod-afarin/Multiplier-Design-using-Booth-Algorithm) | [Report](https://github.com/mahbod-afarin/Multiplier-Design-using-Booth-Algorithm)).
- Behavioral Modeling of a Stack with Push and Pop Operations, Digital System Design, Summer 2016 ([Code](https://github.com/mahbod-afarin/Behavioral-modeling-Stack-with-push-and-pop-operations) | [Summery](https://github.com/mahbod-afarin/Behavioral-modeling-Stack-with-push-and-pop-operations) | [Report](https://github.com/mahbod-afarin/Behavioral-modeling-Stack-with-push-and-pop-operations)).
- Dataflow Modeling of a 4-bit Cascadable Comparator and Serial Comparator, Digital System Design, Summer 2016 ([Code](https://github.com/mahbod-afarin/Dataflow-modeling-4-bit-cascadable-comparator-and-serial-comparator) | [Summery](https://github.com/mahbod-afarin/Dataflow-modeling-4-bit-cascadable-comparator-and-serial-comparator) | [Report](https://github.com/mahbod-afarin/Dataflow-modeling-4-bit-cascadable-comparator-and-serial-comparator)).

<hr>

#### Artificial Intelligence (C++/Prolog):

- Design and Implementation of Quoridor Game with Prolog, Artificial Intelligence course project, Prof. Shahrouz Moaven, Spring 2014.

<hr>

</div>
