

================================================================
== Vitis HLS Report for 'push_tensor2d_bycol_5'
================================================================
* Date:           Thu Oct  2 22:23:42 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.516 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min   |   max   |                      Type                      |
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+
    |  2359310|  2359310|  9.437 ms|  9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2  |  2359308|  2359308|        14|          1|          1|  2359296|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      242|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       70|     -|
|Register             |        -|      -|      222|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      222|      312|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_174_p2                     |         +|   0|  0|  10|          10|           1|
    |add_ln24_fu_142_p2                       |         +|   0|  0|  22|          22|           1|
    |add_ln25_fu_188_p2                       |         +|   0|  0|  12|          12|           1|
    |add_ln27_1_fu_254_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln27_fu_236_p2                       |         +|   0|  0|  45|          22|          22|
    |sub_ln27_fu_230_p2                       |         -|   0|  0|  45|          22|          22|
    |ap_block_pp0_stage0_01001_grp1           |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_148_p2                      |      icmp|   0|  0|   9|          22|          22|
    |icmp_ln25_fu_160_p2                      |      icmp|   0|  0|   5|          12|          12|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter14_grp1  |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_180_p3                  |    select|   0|  0|  10|           1|          10|
    |select_ln24_fu_166_p3                    |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 242|         192|         161|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |W_strm_blk_n             |   1|          2|    1|          2|
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   1|          2|    1|          2|
    |c_fu_90                  |  16|          2|   10|         20|
    |gmem2_blk_n_AR           |   1|          2|    1|          2|
    |gmem2_blk_n_R            |   1|          2|    1|          2|
    |indvar_flatten_fu_94     |  32|          2|   22|         44|
    |r_fu_86                  |  16|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         18|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_90                            |  10|   0|   10|          0|
    |gmem2_addr_reg_333                 |  64|   0|   64|          0|
    |indvar_flatten_fu_94               |  22|   0|   22|          0|
    |r_fu_86                            |  12|   0|   12|          0|
    |select_ln24_1_reg_328              |  10|   0|   10|          0|
    |select_ln24_reg_322                |  12|   0|   12|          0|
    |tsor_read_reg_313                  |  64|   0|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 222|   0|  222|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  push_tensor2d_bycol.5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  push_tensor2d_bycol.5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  push_tensor2d_bycol.5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  push_tensor2d_bycol.5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  push_tensor2d_bycol.5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  push_tensor2d_bycol.5|  return value|
|m_axi_gmem2_0_AWVALID   |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWREADY   |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWADDR    |  out|   64|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWID      |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWLEN     |  out|   32|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE    |  out|    3|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWBURST   |  out|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK    |  out|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE   |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWPROT    |  out|    3|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWQOS     |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWREGION  |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWUSER    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WVALID    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WREADY    |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WDATA     |  out|   32|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WSTRB     |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WLAST     |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WID       |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WUSER     |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARVALID   |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARREADY   |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARADDR    |  out|   64|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARID      |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARLEN     |  out|   32|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE    |  out|    3|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARBURST   |  out|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK    |  out|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE   |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARPROT    |  out|    3|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARQOS     |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARREGION  |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARUSER    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RVALID    |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RREADY    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RDATA     |   in|   32|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RLAST     |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RID       |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM  |   in|   13|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RUSER     |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RRESP     |   in|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BVALID    |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BREADY    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BRESP     |   in|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BID       |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BUSER     |   in|    1|       m_axi|                  gmem2|       pointer|
|W_strm_din              |  out|   32|     ap_fifo|                 W_strm|       pointer|
|W_strm_full_n           |   in|    1|     ap_fifo|                 W_strm|       pointer|
|W_strm_write            |  out|    1|     ap_fifo|                 W_strm|       pointer|
|tsor                    |   in|   64|   ap_stable|                   tsor|        scalar|
+------------------------+-----+-----+------------+-----------------------+--------------+

