//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324574
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_20
.address_size 64

	// .globl	_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii
// _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227024_34_non_const_buf_A has been demoted
// _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227025_34_non_const_buf_B has been demoted

.visible .entry _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii(
	.param .u64 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_0,
	.param .u64 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_1,
	.param .u64 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_2,
	.param .u32 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_3,
	.param .u32 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_4,
	.param .u32 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_5,
	.param .u32 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_6
)
{
	.reg .pred 	%p<20>;
	.reg .s16 	%rs<11>;
	.reg .f32 	%f<11>;
	.reg .s32 	%r<61>;
	.reg .s64 	%rd<19>;
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227024_34_non_const_buf_A[16384];
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227025_34_non_const_buf_B[16384];

	ld.param.u64 	%rd4, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_0];
	ld.param.u64 	%rd5, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_1];
	ld.param.u64 	%rd6, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_2];
	ld.param.u32 	%r16, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_3];
	ld.param.u32 	%r19, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_4];
	ld.param.u32 	%r17, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_5];
	ld.param.u32 	%r18, [_ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii_param_6];
	mov.u32 	%r20, %ctaid.x;
	shl.b32 	%r21, %r20, 6;
	mov.u32 	%r22, %ctaid.y;
	shl.b32 	%r23, %r22, 6;
	sub.s32 	%r24, %r16, %r21;
	mov.u32 	%r25, 64;
	min.s32 	%r1, %r24, %r25;
	sub.s32 	%r26, %r19, %r23;
	min.s32 	%r2, %r26, %r25;
	mov.u32 	%r3, %tid.x;
	setp.lt.s32	%p1, %r18, 1;
	@%p1 bra 	BB0_9;

	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r57, 0;
	mov.u32 	%r4, %tid.y;

BB0_2:
	shl.b32 	%r6, %r57, 6;
	sub.s32 	%r28, %r17, %r6;
	min.s32 	%r7, %r28, %r25;
	setp.ge.s32	%p2, %r3, %r7;
	setp.ge.s32	%p3, %r4, %r1;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_5;

	add.s32 	%r30, %r6, %r3;
	mad.lo.s32 	%r8, %r30, %r16, %r21;
	mov.u32 	%r60, %r4;

BB0_4:
	mov.u32 	%r9, %r60;
	add.s32 	%r33, %r8, %r9;
	mul.wide.s32 	%rd7, %r33, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.u16 	%rs1, [%rd8];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs1;
	cvt.f32.f16 	%f1, %temp;
	}
	shl.b32 	%r34, %r9, 6;
	add.s32 	%r35, %r34, %r3;
	mul.wide.s32 	%rd9, %r35, 4;
	mov.u64 	%rd10, _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227024_34_non_const_buf_A;
	add.s64 	%rd11, %rd10, %rd9;
	st.shared.f32 	[%rd11], %f1;
	add.s32 	%r10, %r9, 8;
	setp.lt.s32	%p5, %r10, %r1;
	mov.u32 	%r60, %r10;
	@%p5 bra 	BB0_4;

BB0_5:
	setp.lt.s32	%p6, %r3, %r2;
	setp.lt.s32	%p7, %r4, %r7;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_6:
	add.s32 	%r39, %r3, %r23;
	mad.lo.s32 	%r11, %r39, %r17, %r6;
	mov.u32 	%r59, %r4;

BB0_7:
	add.s32 	%r40, %r11, %r59;
	mul.wide.s32 	%rd12, %r40, 2;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.u16 	%rs2, [%rd13];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs2;
	cvt.f32.f16 	%f2, %temp;
	}
	shl.b32 	%r41, %r59, 6;
	add.s32 	%r42, %r41, %r3;
	mul.wide.s32 	%rd14, %r42, 4;
	mov.u64 	%rd15, _ZN5kukri19_half_mm_v03_kernelEPKtS1_Ptiiii$__cuda_local_var_227025_34_non_const_buf_B;
	add.s64 	%rd16, %rd15, %rd14;
	st.shared.f32 	[%rd16], %f2;
	add.s32 	%r59, %r59, 8;
	setp.lt.s32	%p9, %r59, %r7;
	@%p9 bra 	BB0_7;

BB0_8:
	bar.sync 	0;
	add.s32 	%r57, %r57, 1;
	setp.lt.s32	%p10, %r57, %r18;
	@%p10 bra 	BB0_2;

BB0_9:
	setp.ge.s32	%p11, %r3, %r2;
	@%p11 bra 	BB0_26;

	mov.u32 	%r15, %tid.y;
	add.s32 	%r45, %r3, %r23;
	mad.lo.s32 	%r48, %r45, %r16, %r21;
	add.s32 	%r49, %r48, %r15;
	cvta.to.global.u64 	%rd17, %rd6;
	mul.wide.s32 	%rd18, %r49, 2;
	add.s64 	%rd3, %rd17, %rd18;
	setp.ge.s32	%p12, %r15, %r1;
	@%p12 bra 	BB0_12;

	mov.f32 	%f3, 0f00000000;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f3;
	mov.b16 	%rs3, %temp;
}
	st.global.u16 	[%rd3], %rs3;

BB0_12:
	add.s32 	%r50, %r15, 8;
	setp.ge.s32	%p13, %r50, %r1;
	@%p13 bra 	BB0_14;

	mov.f32 	%f4, 0f3F800000;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f4;
	mov.b16 	%rs4, %temp;
}
	st.global.u16 	[%rd3+16], %rs4;

BB0_14:
	add.s32 	%r51, %r15, 16;
	setp.ge.s32	%p14, %r51, %r1;
	@%p14 bra 	BB0_16;

	mov.f32 	%f5, 0f40000000;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f5;
	mov.b16 	%rs5, %temp;
}
	st.global.u16 	[%rd3+32], %rs5;

BB0_16:
	add.s32 	%r52, %r15, 24;
	setp.ge.s32	%p15, %r52, %r1;
	@%p15 bra 	BB0_18;

	mov.f32 	%f6, 0f40400000;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f6;
	mov.b16 	%rs6, %temp;
}
	st.global.u16 	[%rd3+48], %rs6;

BB0_18:
	add.s32 	%r53, %r15, 32;
	setp.ge.s32	%p16, %r53, %r1;
	@%p16 bra 	BB0_20;

	mov.f32 	%f7, 0f40800000;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f7;
	mov.b16 	%rs7, %temp;
}
	st.global.u16 	[%rd3+64], %rs7;

BB0_20:
	add.s32 	%r54, %r15, 40;
	setp.ge.s32	%p17, %r54, %r1;
	@%p17 bra 	BB0_22;

	mov.f32 	%f8, 0f40A00000;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f8;
	mov.b16 	%rs8, %temp;
}
	st.global.u16 	[%rd3+80], %rs8;

BB0_22:
	add.s32 	%r55, %r15, 48;
	setp.ge.s32	%p18, %r55, %r1;
	@%p18 bra 	BB0_24;

	mov.f32 	%f9, 0f40C00000;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f9;
	mov.b16 	%rs9, %temp;
}
	st.global.u16 	[%rd3+96], %rs9;

BB0_24:
	add.s32 	%r56, %r15, 56;
	setp.ge.s32	%p19, %r56, %r1;
	@%p19 bra 	BB0_26;

	mov.f32 	%f10, 0f40E00000;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f10;
	mov.b16 	%rs10, %temp;
}
	st.global.u16 	[%rd3+112], %rs10;

BB0_26:
	ret;
}


