#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr  9 08:08:35 2025
# Process ID: 3789
# Current directory: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator
# Command line: vivado
# Log file: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/vivado.log
# Journal file: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/vivado.jou
# Running On: insa-11279, OS: Linux, CPU Frequency: 900.188 MHz, CPU Physical cores: 6, Host memory: 67247 MB
#-----------------------------------------------------------
start_gui
open_project /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 7894.117 ; gain = 418.484 ; free physical = 60382 ; free virtual = 62044
update_compile_order -fileset sources_1
file mkdir /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.v w ]
add_files -fileset sim_1 /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd w ]
add_files -fileset sim_1 /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Apr  9 08:33:53 2025] Launched synth_1...
Run output will be captured here: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ALU
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8798.156 ; gain = 370.828 ; free physical = 55374 ; free virtual = 58751
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:46]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:57]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:58]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 2 wide [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:59]
ERROR: [Synth 8-690] width mismatch in assignment; target has 16 bits, source has 8 bits [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:57]
ERROR: [Synth 8-285] failed synthesizing module 'ALU' [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8892.938 ; gain = 465.609 ; free physical = 55143 ; free virtual = 58523
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Apr  9 08:37:04 2025] Launched synth_1...
Run output will be captured here: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Apr  9 08:39:22 2025] Launched synth_1...
Run output will be captured here: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Apr  9 09:17:21 2025] Launched synth_1...
Run output will be captured here: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Apr  9 09:18:14 2025] Launched impl_1...
Run output will be captured here: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.runs/synth_1/ALU.dcp to /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 6
[Wed Apr  9 09:19:41 2025] Launched synth_1...
Run output will be captured here: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Apr  9 09:19:59 2025] Launched synth_1...
Run output will be captured here: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Apr  9 09:21:17 2025] Launched synth_1...
Run output will be captured here: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8554] selected assignment statement does not cover all choices; 'others' clause is needed [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:58]
ERROR: [VRFC 10-494] choice "00" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:59]
ERROR: [VRFC 10-494] choice "01" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:60]
ERROR: [VRFC 10-494] choice "10" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:61]
ERROR: [VRFC 10-494] choice "11" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:62]
ERROR: [VRFC 10-9391] statement might not cover all possible choices; 'others' clause is recommended [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testalu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 9073.945 ; gain = 0.000 ; free physical = 54939 ; free virtual = 58528
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8554] selected assignment statement does not cover all choices; 'others' clause is needed [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:58]
ERROR: [VRFC 10-494] choice "00" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:59]
ERROR: [VRFC 10-494] choice "01" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:60]
ERROR: [VRFC 10-494] choice "10" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:61]
ERROR: [VRFC 10-494] choice "11" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:62]
ERROR: [VRFC 10-9391] statement might not cover all possible choices; 'others' clause is recommended [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testalu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9083.949 ; gain = 0.008 ; free physical = 54974 ; free virtual = 58564
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-494] choice "00" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:59]
ERROR: [VRFC 10-494] choice "01" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:60]
ERROR: [VRFC 10-494] choice "10" should have 3 elements [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testalu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9111.949 ; gain = 10.004 ; free physical = 54899 ; free virtual = 58488
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 2 elements; expected 3 [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testalu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9131.949 ; gain = 10.004 ; free physical = 54696 ; free virtual = 58294
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 12 elements; expected 8 [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd:57]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testalu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9141.949 ; gain = 0.000 ; free physical = 54643 ; free virtual = 58240
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 24 elements; expected 16 [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:66]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testalu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9141.949 ; gain = 0.000 ; free physical = 54621 ; free virtual = 58218
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 12 elements; expected 8 [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd:57]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testalu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.testalu
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9202.121 ; gain = 60.172 ; free physical = 54631 ; free virtual = 58275
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.testalu
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9209.121 ; gain = 7.000 ; free physical = 54620 ; free virtual = 58265
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.testalu
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9209.121 ; gain = 0.000 ; free physical = 54556 ; free virtual = 58201
add_bp {/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd} 72
remove_bps -file {/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd} -line 72
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.testalu
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9209.121 ; gain = 0.000 ; free physical = 54515 ; free virtual = 58161
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.testalu
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 9 elements
Time: 50 ns  Iteration: 0  Process: /testALU/Label_uut/line__62
  File: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd

HDL Line: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9209.121 ; gain = 0.000 ; free physical = 54634 ; free virtual = 58280
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.testalu
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 9 elements
Time: 50 ns  Iteration: 0  Process: /testALU/Label_uut/line__62
  File: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd

HDL Line: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 9209.121 ; gain = 0.000 ; free physical = 54532 ; free virtual = 58179
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/DoublePort.vhd w ]
add_files -fileset sim_1 /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/DoublePort.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/DoublePort.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/DoublePort.vhd
close [ open /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/doubleport.vhd w ]
add_files /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/doubleport.vhd
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/doubleport.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/testALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/doubleport.vhd:]
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
impl_1_copy_1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 9 elements
Time: 50 ns  Iteration: 0  Process: /testALU/Label_uut/line__62
  File: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd

HDL Line: /home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd:63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9309.141 ; gain = 14.812 ; free physical = 54443 ; free virtual = 58093
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testALU_behav xil_defaultlib.testALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.testalu
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/loubejac-com/Documents/4A/Semestre2/PSI/Kompilator/u_controleur/ALUME/ALUME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9309.141 ; gain = 0.000 ; free physical = 54406 ; free virtual = 58057
