Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 28 20:31:22 2024
| Host         : lab41 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[0].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[10].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[11].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[12].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[13].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[14].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[15].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[16].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[17].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[18].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[19].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[1].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[20].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[21].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[22].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[23].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[24].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[25].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[26].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[27].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[28].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[29].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[2].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[30].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[3].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[4].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[5].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[6].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[7].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[8].stage/out_stage_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod/pipeline_stage[9].stage/out_stage_reg[9]_P/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: reset_sync/reset_syncbuf_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: seed_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1024 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2521 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.819        0.000                      0                 5334        0.069        0.000                      0                 5334        3.000        0.000                       0                  2527  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          4.819        0.000                      0                 3286        0.144        0.000                      0                 3286        4.500        0.000                       0                  2523  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        4.820        0.000                      0                 3286        0.144        0.000                      0                 3286        4.500        0.000                       0                  2523  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          4.819        0.000                      0                 3286        0.069        0.000                      0                 3286  
clk_out1_sys_clk    clk_out1_sys_clk_1        4.819        0.000                      0                 3286        0.069        0.000                      0                 3286  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          5.957        0.000                      0                 2048        0.295        0.000                      0                 2048  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          5.957        0.000                      0                 2048        0.221        0.000                      0                 2048  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        5.957        0.000                      0                 2048        0.221        0.000                      0                 2048  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        5.958        0.000                      0                 2048        0.295        0.000                      0                 2048  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[10]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[11]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[12]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[9]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.535ns (11.346%)  route 4.181ns (88.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.559     2.494    udm/udm_controller/Q[0]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.097     2.591 r  udm/udm_controller/udm_csr_rdata[31]_i_3/O
                         net (fo=1, routed)           0.717     3.308    udm/udm_controller/udm_csr_rdata[31]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.097     3.405 r  udm/udm_controller/udm_csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.904     4.309    udm_n_65
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    clk_gen
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[21]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm_csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.535ns (11.346%)  route 4.181ns (88.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.559     2.494    udm/udm_controller/Q[0]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.097     2.591 r  udm/udm_controller/udm_csr_rdata[31]_i_3/O
                         net (fo=1, routed)           0.717     3.308    udm/udm_controller/udm_csr_rdata[31]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.097     3.405 r  udm/udm_controller/udm_csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.904     4.309    udm_n_65
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    clk_gen
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[24]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.573    -0.591    clk_gen
    SLICE_X29Y99         FDRE                                         r  udm_csr_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm_csr_rdata_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.336    udm/udm_controller/RD_DATA_reg_reg[15]_0[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.434    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[13].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[14].stage/out_stage_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.632%)  route 0.283ns (60.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.569    -0.595    mod/pipeline_stage[13].stage/clk_out1
    SLICE_X65Y99         FDPE                                         r  mod/pipeline_stage[13].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  mod/pipeline_stage[13].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.105    -0.350    mod/pipeline_stage[13].stage/out_stage_reg[16]_P_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.305 r  mod/pipeline_stage[13].stage/out_stage[15]_C_i_1__12/O
                         net (fo=2, routed)           0.179    -0.126    mod/pipeline_stage[14].stage/stage[14]_13[15]
    SLICE_X66Y100        FDCE                                         r  mod/pipeline_stage[14].stage/out_stage_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.835    -0.838    mod/pipeline_stage[14].stage/clk_out1
    SLICE_X66Y100        FDCE                                         r  mod/pipeline_stage[14].stage/out_stage_reg[15]_C/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.059    -0.270    mod/pipeline_stage[14].stage/out_stage_reg[15]_C
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.375%)  route 0.117ns (38.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.573    -0.591    clk_gen
    SLICE_X29Y98         FDRE                                         r  udm_csr_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm_csr_rdata_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.333    udm/udm_controller/RD_DATA_reg_reg[15]_0[1]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    udm/udm_controller/RD_DATA_reg[1]
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120    -0.435    udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X31Y98         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/RD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.352    udm/udm_controller/RD_DATA_reg_reg_n_0_[6]
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.076    -0.500    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X31Y98         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/RD_DATA_reg_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.352    udm/udm_controller/RD_DATA_reg_reg_n_0_[5]
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.071    -0.505    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[31].stage/out_stage_reg[25]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.571    -0.593    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X28Y91         FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[25]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 r  mod/pipeline_stage[31].stage/out_stage_reg[25]_P/Q
                         net (fo=1, routed)           0.084    -0.368    mod/pipeline_stage[31].stage/out_stage_reg[25]_P_n_0
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.323 r  mod/pipeline_stage[31].stage/udm_csr_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    lfsr_out[25]
    SLICE_X29Y91         FDRE                                         r  udm_csr_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    clk_gen
    SLICE_X29Y91         FDRE                                         r  udm_csr_rdata_reg[25]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.091    -0.489    udm_csr_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.030%)  route 0.329ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567    -0.597    udm/udm_controller/clk_out1
    SLICE_X29Y102        FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  udm/udm_controller/bus_wdata_bo_reg[8]/Q
                         net (fo=5, routed)           0.329    -0.141    udm_bus\\.wdata[8]
    SLICE_X8Y96          FDSE                                         r  LED_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.846    -0.827    clk_gen
    SLICE_X8Y96          FDSE                                         r  LED_reg[8]_lopt_replica/C
                         clock pessimism              0.509    -0.318    
    SLICE_X8Y96          FDSE (Hold_fdse_C_D)         0.010    -0.308    LED_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.066%)  route 0.344ns (64.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.568    -0.596    clk_gen
    SLICE_X39Y94         FDRE                                         r  udm_csr_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[17]/Q
                         net (fo=1, routed)           0.344    -0.111    udm/udm_controller/RD_DATA_reg_reg[17]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I2_O)        0.045    -0.066 r  udm/udm_controller/RD_DATA_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    udm/udm_controller/RD_DATA_reg[17]
    SLICE_X31Y101        FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.837    -0.836    udm/udm_controller/clk_out1
    SLICE_X31Y101        FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.091    -0.236    udm/udm_controller/RD_DATA_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 udm/udm_controller/r_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.184ns (32.252%)  route 0.387ns (67.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X33Y99         FDRE                                         r  udm/udm_controller/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/r_data_reg[3]/Q
                         net (fo=5, routed)           0.387    -0.065    udm/udm_controller/r_data_reg_n_0_[3]
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.043    -0.022 r  udm/udm_controller/bus_addr_bo[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    udm/udm_controller/bus_addr_bo[27]_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X12Y100        FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.131    -0.192    udm/udm_controller/bus_addr_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[31].stage/out_stage_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.565    -0.599    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X29Y107        FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  mod/pipeline_stage[31].stage/out_stage_reg[28]_P/Q
                         net (fo=1, routed)           0.089    -0.369    mod/pipeline_stage[31].stage/out_stage_reg[28]_P_n_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  mod/pipeline_stage[31].stage/udm_csr_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    lfsr_out[28]
    SLICE_X28Y107        FDRE                                         r  udm_csr_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.835    -0.838    clk_gen
    SLICE_X28Y107        FDRE                                         r  udm_csr_rdata_reg[28]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.091    -0.495    udm_csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y20     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y20     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X15Y101    LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X9Y101     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y98     LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X9Y97      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y98     LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y97      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X65Y131    mod/pipeline_stage[16].stage/out_stage_reg[30]_P/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X67Y131    mod/pipeline_stage[16].stage/out_stage_reg[31]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y131    mod/pipeline_stage[11].stage/out_stage_reg[30]_C/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y118    mod/pipeline_stage[11].stage/out_stage_reg[6]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X66Y118    mod/pipeline_stage[11].stage/out_stage_reg[6]_P/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y131    mod/pipeline_stage[12].stage/feedback_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X50Y116    mod/pipeline_stage[24].stage/out_stage_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y120    mod/pipeline_stage[26].stage/out_stage_reg[29]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X44Y120    mod/pipeline_stage[26].stage/out_stage_reg[29]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y133    mod/pipeline_stage[12].stage/out_stage_reg[29]_C/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X15Y101    LED_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y101     LED_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X15Y101    LED_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y101     LED_reg[13]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y115    mod/pipeline_stage[13].stage/out_stage_reg[7]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y108    mod/pipeline_stage[13].stage/out_stage_reg[9]_C/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X66Y117    mod/pipeline_stage[16].stage/out_stage_reg[20]_P/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y127    mod/pipeline_stage[16].stage/out_stage_reg[23]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y84     mod/pipeline_stage[23].stage/out_stage_reg[12]_C/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129    mod/pipeline_stage[3].stage/out_stage_reg[27]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[10]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[11]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[12]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[9]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.535ns (11.346%)  route 4.181ns (88.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.559     2.494    udm/udm_controller/Q[0]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.097     2.591 r  udm/udm_controller/udm_csr_rdata[31]_i_3/O
                         net (fo=1, routed)           0.717     3.308    udm/udm_controller/udm_csr_rdata[31]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.097     3.405 r  udm/udm_controller/udm_csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.904     4.309    udm_n_65
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    clk_gen
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[21]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm_csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.535ns (11.346%)  route 4.181ns (88.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.559     2.494    udm/udm_controller/Q[0]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.097     2.591 r  udm/udm_controller/udm_csr_rdata[31]_i_3/O
                         net (fo=1, routed)           0.717     3.308    udm/udm_controller/udm_csr_rdata[31]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.097     3.405 r  udm/udm_controller/udm_csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.904     4.309    udm_n_65
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    clk_gen
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.443    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.129    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.443    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.129    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.443    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.129    udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[24]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.443    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.129    udm/udm_controller/timeout_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.573    -0.591    clk_gen
    SLICE_X29Y99         FDRE                                         r  udm_csr_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm_csr_rdata_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.336    udm/udm_controller/RD_DATA_reg_reg[15]_0[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.434    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[13].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[14].stage/out_stage_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.632%)  route 0.283ns (60.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.569    -0.595    mod/pipeline_stage[13].stage/clk_out1
    SLICE_X65Y99         FDPE                                         r  mod/pipeline_stage[13].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  mod/pipeline_stage[13].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.105    -0.350    mod/pipeline_stage[13].stage/out_stage_reg[16]_P_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.305 r  mod/pipeline_stage[13].stage/out_stage[15]_C_i_1__12/O
                         net (fo=2, routed)           0.179    -0.126    mod/pipeline_stage[14].stage/stage[14]_13[15]
    SLICE_X66Y100        FDCE                                         r  mod/pipeline_stage[14].stage/out_stage_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.835    -0.838    mod/pipeline_stage[14].stage/clk_out1
    SLICE_X66Y100        FDCE                                         r  mod/pipeline_stage[14].stage/out_stage_reg[15]_C/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.059    -0.270    mod/pipeline_stage[14].stage/out_stage_reg[15]_C
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.375%)  route 0.117ns (38.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.573    -0.591    clk_gen
    SLICE_X29Y98         FDRE                                         r  udm_csr_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm_csr_rdata_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.333    udm/udm_controller/RD_DATA_reg_reg[15]_0[1]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    udm/udm_controller/RD_DATA_reg[1]
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120    -0.435    udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X31Y98         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/RD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.352    udm/udm_controller/RD_DATA_reg_reg_n_0_[6]
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.076    -0.500    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X31Y98         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/RD_DATA_reg_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.352    udm/udm_controller/RD_DATA_reg_reg_n_0_[5]
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.071    -0.505    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[31].stage/out_stage_reg[25]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.571    -0.593    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X28Y91         FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[25]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 r  mod/pipeline_stage[31].stage/out_stage_reg[25]_P/Q
                         net (fo=1, routed)           0.084    -0.368    mod/pipeline_stage[31].stage/out_stage_reg[25]_P_n_0
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.323 r  mod/pipeline_stage[31].stage/udm_csr_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    lfsr_out[25]
    SLICE_X29Y91         FDRE                                         r  udm_csr_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    clk_gen
    SLICE_X29Y91         FDRE                                         r  udm_csr_rdata_reg[25]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.091    -0.489    udm_csr_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.030%)  route 0.329ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567    -0.597    udm/udm_controller/clk_out1
    SLICE_X29Y102        FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  udm/udm_controller/bus_wdata_bo_reg[8]/Q
                         net (fo=5, routed)           0.329    -0.141    udm_bus\\.wdata[8]
    SLICE_X8Y96          FDSE                                         r  LED_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.846    -0.827    clk_gen
    SLICE_X8Y96          FDSE                                         r  LED_reg[8]_lopt_replica/C
                         clock pessimism              0.509    -0.318    
    SLICE_X8Y96          FDSE (Hold_fdse_C_D)         0.010    -0.308    LED_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.066%)  route 0.344ns (64.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.568    -0.596    clk_gen
    SLICE_X39Y94         FDRE                                         r  udm_csr_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[17]/Q
                         net (fo=1, routed)           0.344    -0.111    udm/udm_controller/RD_DATA_reg_reg[17]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I2_O)        0.045    -0.066 r  udm/udm_controller/RD_DATA_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    udm/udm_controller/RD_DATA_reg[17]
    SLICE_X31Y101        FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.837    -0.836    udm/udm_controller/clk_out1
    SLICE_X31Y101        FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.091    -0.236    udm/udm_controller/RD_DATA_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 udm/udm_controller/r_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.184ns (32.252%)  route 0.387ns (67.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X33Y99         FDRE                                         r  udm/udm_controller/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/r_data_reg[3]/Q
                         net (fo=5, routed)           0.387    -0.065    udm/udm_controller/r_data_reg_n_0_[3]
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.043    -0.022 r  udm/udm_controller/bus_addr_bo[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    udm/udm_controller/bus_addr_bo[27]_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X12Y100        FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.131    -0.192    udm/udm_controller/bus_addr_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[31].stage/out_stage_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.565    -0.599    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X29Y107        FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  mod/pipeline_stage[31].stage/out_stage_reg[28]_P/Q
                         net (fo=1, routed)           0.089    -0.369    mod/pipeline_stage[31].stage/out_stage_reg[28]_P_n_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  mod/pipeline_stage[31].stage/udm_csr_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    lfsr_out[28]
    SLICE_X28Y107        FDRE                                         r  udm_csr_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.835    -0.838    clk_gen
    SLICE_X28Y107        FDRE                                         r  udm_csr_rdata_reg[28]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.091    -0.495    udm_csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y20     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y20     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X15Y101    LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X9Y101     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y98     LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X9Y97      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y98     LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y97      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X65Y131    mod/pipeline_stage[16].stage/out_stage_reg[30]_P/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X67Y131    mod/pipeline_stage[16].stage/out_stage_reg[31]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y131    mod/pipeline_stage[11].stage/out_stage_reg[30]_C/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y118    mod/pipeline_stage[11].stage/out_stage_reg[6]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X66Y118    mod/pipeline_stage[11].stage/out_stage_reg[6]_P/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y131    mod/pipeline_stage[12].stage/feedback_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X50Y116    mod/pipeline_stage[24].stage/out_stage_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y120    mod/pipeline_stage[26].stage/out_stage_reg[29]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X44Y120    mod/pipeline_stage[26].stage/out_stage_reg[29]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y133    mod/pipeline_stage[12].stage/out_stage_reg[29]_C/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X15Y101    LED_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y101     LED_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X15Y101    LED_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y101     LED_reg[13]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y115    mod/pipeline_stage[13].stage/out_stage_reg[7]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y108    mod/pipeline_stage[13].stage/out_stage_reg[9]_C/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X66Y117    mod/pipeline_stage[16].stage/out_stage_reg[20]_P/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y127    mod/pipeline_stage[16].stage/out_stage_reg[23]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y84     mod/pipeline_stage[23].stage/out_stage_reg[12]_C/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129    mod/pipeline_stage[3].stage/out_stage_reg[27]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[10]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[11]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[12]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[9]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.535ns (11.346%)  route 4.181ns (88.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.559     2.494    udm/udm_controller/Q[0]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.097     2.591 r  udm/udm_controller/udm_csr_rdata[31]_i_3/O
                         net (fo=1, routed)           0.717     3.308    udm/udm_controller/udm_csr_rdata[31]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.097     3.405 r  udm/udm_controller/udm_csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.904     4.309    udm_n_65
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    clk_gen
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[21]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm_csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.535ns (11.346%)  route 4.181ns (88.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.559     2.494    udm/udm_controller/Q[0]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.097     2.591 r  udm/udm_controller/udm_csr_rdata[31]_i_3/O
                         net (fo=1, routed)           0.717     3.308    udm/udm_controller/udm_csr_rdata[31]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.097     3.405 r  udm/udm_controller/udm_csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.904     4.309    udm_n_65
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    clk_gen
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[24]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.573    -0.591    clk_gen
    SLICE_X29Y99         FDRE                                         r  udm_csr_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm_csr_rdata_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.336    udm/udm_controller/RD_DATA_reg_reg[15]_0[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.360    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[13].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[14].stage/out_stage_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.632%)  route 0.283ns (60.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.569    -0.595    mod/pipeline_stage[13].stage/clk_out1
    SLICE_X65Y99         FDPE                                         r  mod/pipeline_stage[13].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  mod/pipeline_stage[13].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.105    -0.350    mod/pipeline_stage[13].stage/out_stage_reg[16]_P_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.305 r  mod/pipeline_stage[13].stage/out_stage[15]_C_i_1__12/O
                         net (fo=2, routed)           0.179    -0.126    mod/pipeline_stage[14].stage/stage[14]_13[15]
    SLICE_X66Y100        FDCE                                         r  mod/pipeline_stage[14].stage/out_stage_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.835    -0.838    mod/pipeline_stage[14].stage/clk_out1
    SLICE_X66Y100        FDCE                                         r  mod/pipeline_stage[14].stage/out_stage_reg[15]_C/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.074    -0.255    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.059    -0.196    mod/pipeline_stage[14].stage/out_stage_reg[15]_C
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.375%)  route 0.117ns (38.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.573    -0.591    clk_gen
    SLICE_X29Y98         FDRE                                         r  udm_csr_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm_csr_rdata_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.333    udm/udm_controller/RD_DATA_reg_reg[15]_0[1]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    udm/udm_controller/RD_DATA_reg[1]
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120    -0.361    udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X31Y98         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/RD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.352    udm/udm_controller/RD_DATA_reg_reg_n_0_[6]
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.076    -0.426    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X31Y98         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/RD_DATA_reg_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.352    udm/udm_controller/RD_DATA_reg_reg_n_0_[5]
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.071    -0.431    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[31].stage/out_stage_reg[25]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.571    -0.593    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X28Y91         FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[25]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 r  mod/pipeline_stage[31].stage/out_stage_reg[25]_P/Q
                         net (fo=1, routed)           0.084    -0.368    mod/pipeline_stage[31].stage/out_stage_reg[25]_P_n_0
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.323 r  mod/pipeline_stage[31].stage/udm_csr_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    lfsr_out[25]
    SLICE_X29Y91         FDRE                                         r  udm_csr_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    clk_gen
    SLICE_X29Y91         FDRE                                         r  udm_csr_rdata_reg[25]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.091    -0.415    udm_csr_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.030%)  route 0.329ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567    -0.597    udm/udm_controller/clk_out1
    SLICE_X29Y102        FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  udm/udm_controller/bus_wdata_bo_reg[8]/Q
                         net (fo=5, routed)           0.329    -0.141    udm_bus\\.wdata[8]
    SLICE_X8Y96          FDSE                                         r  LED_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.846    -0.827    clk_gen
    SLICE_X8Y96          FDSE                                         r  LED_reg[8]_lopt_replica/C
                         clock pessimism              0.509    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X8Y96          FDSE (Hold_fdse_C_D)         0.010    -0.234    LED_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.066%)  route 0.344ns (64.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.568    -0.596    clk_gen
    SLICE_X39Y94         FDRE                                         r  udm_csr_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[17]/Q
                         net (fo=1, routed)           0.344    -0.111    udm/udm_controller/RD_DATA_reg_reg[17]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I2_O)        0.045    -0.066 r  udm/udm_controller/RD_DATA_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    udm/udm_controller/RD_DATA_reg[17]
    SLICE_X31Y101        FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.837    -0.836    udm/udm_controller/clk_out1
    SLICE_X31Y101        FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.074    -0.253    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.091    -0.162    udm/udm_controller/RD_DATA_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 udm/udm_controller/r_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.184ns (32.252%)  route 0.387ns (67.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X33Y99         FDRE                                         r  udm/udm_controller/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/r_data_reg[3]/Q
                         net (fo=5, routed)           0.387    -0.065    udm/udm_controller/r_data_reg_n_0_[3]
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.043    -0.022 r  udm/udm_controller/bus_addr_bo[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    udm/udm_controller/bus_addr_bo[27]_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X12Y100        FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.131    -0.118    udm/udm_controller/bus_addr_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[31].stage/out_stage_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.565    -0.599    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X29Y107        FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  mod/pipeline_stage[31].stage/out_stage_reg[28]_P/Q
                         net (fo=1, routed)           0.089    -0.369    mod/pipeline_stage[31].stage/out_stage_reg[28]_P_n_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  mod/pipeline_stage[31].stage/udm_csr_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    lfsr_out[28]
    SLICE_X28Y107        FDRE                                         r  udm_csr_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.835    -0.838    clk_gen
    SLICE_X28Y107        FDRE                                         r  udm_csr_rdata_reg[28]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.091    -0.421    udm_csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[10]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[11]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[12]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.788ns (16.658%)  route 3.942ns (83.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.692     4.324    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    udm/udm_controller/clk_out1
    SLICE_X41Y97         FDRE                                         r  udm/udm_controller/timeout_counter_reg[9]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm/udm_controller/timeout_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.535ns (11.346%)  route 4.181ns (88.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.559     2.494    udm/udm_controller/Q[0]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.097     2.591 r  udm/udm_controller/udm_csr_rdata[31]_i_3/O
                         net (fo=1, routed)           0.717     3.308    udm/udm_controller/udm_csr_rdata[31]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.097     3.405 r  udm/udm_controller/udm_csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.904     4.309    udm_n_65
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    clk_gen
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[21]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm_csr_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.535ns (11.346%)  route 4.181ns (88.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.559     2.494    udm/udm_controller/Q[0]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.097     2.591 r  udm/udm_controller/udm_csr_rdata[31]_i_3/O
                         net (fo=1, routed)           0.717     3.308    udm/udm_controller/udm_csr_rdata[31]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.097     3.405 r  udm/udm_controller/udm_csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.904     4.309    udm_n_65
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.149     9.245    clk_gen
    SLICE_X31Y88         FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.287     9.532    
                         clock uncertainty           -0.074     9.458    
    SLICE_X31Y88         FDRE (Setup_fdre_C_R)       -0.314     9.144    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.788ns (17.051%)  route 3.833ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.111     2.236 r  reset_sync/tx_sendbyte[7]_i_3/O
                         net (fo=5, routed)           0.599     2.834    udm/udm_controller/tx_sendbyte_reg[0]_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.239     3.073 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.535    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.632 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.583     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.128     9.224    udm/udm_controller/clk_out1
    SLICE_X41Y100        FDRE                                         r  udm/udm_controller/timeout_counter_reg[24]/C
                         clock pessimism              0.292     9.516    
                         clock uncertainty           -0.074     9.442    
    SLICE_X41Y100        FDRE (Setup_fdre_C_R)       -0.314     9.128    udm/udm_controller/timeout_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.573    -0.591    clk_gen
    SLICE_X29Y99         FDRE                                         r  udm_csr_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm_csr_rdata_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.336    udm/udm_controller/RD_DATA_reg_reg[15]_0[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.360    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[13].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[14].stage/out_stage_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.632%)  route 0.283ns (60.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.569    -0.595    mod/pipeline_stage[13].stage/clk_out1
    SLICE_X65Y99         FDPE                                         r  mod/pipeline_stage[13].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  mod/pipeline_stage[13].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.105    -0.350    mod/pipeline_stage[13].stage/out_stage_reg[16]_P_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.305 r  mod/pipeline_stage[13].stage/out_stage[15]_C_i_1__12/O
                         net (fo=2, routed)           0.179    -0.126    mod/pipeline_stage[14].stage/stage[14]_13[15]
    SLICE_X66Y100        FDCE                                         r  mod/pipeline_stage[14].stage/out_stage_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.835    -0.838    mod/pipeline_stage[14].stage/clk_out1
    SLICE_X66Y100        FDCE                                         r  mod/pipeline_stage[14].stage/out_stage_reg[15]_C/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.074    -0.255    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.059    -0.196    mod/pipeline_stage[14].stage/out_stage_reg[15]_C
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.375%)  route 0.117ns (38.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.573    -0.591    clk_gen
    SLICE_X29Y98         FDRE                                         r  udm_csr_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  udm_csr_rdata_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.333    udm/udm_controller/RD_DATA_reg_reg[15]_0[1]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    udm/udm_controller/RD_DATA_reg[1]
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X30Y99         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120    -0.361    udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X31Y98         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/RD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.352    udm/udm_controller/RD_DATA_reg_reg_n_0_[6]
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.076    -0.426    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X31Y98         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/RD_DATA_reg_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.352    udm/udm_controller/RD_DATA_reg_reg_n_0_[5]
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    udm/udm_controller/clk_out1
    SLICE_X32Y98         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.071    -0.431    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[31].stage/out_stage_reg[25]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.571    -0.593    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X28Y91         FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[25]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 r  mod/pipeline_stage[31].stage/out_stage_reg[25]_P/Q
                         net (fo=1, routed)           0.084    -0.368    mod/pipeline_stage[31].stage/out_stage_reg[25]_P_n_0
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.323 r  mod/pipeline_stage[31].stage/udm_csr_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    lfsr_out[25]
    SLICE_X29Y91         FDRE                                         r  udm_csr_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    clk_gen
    SLICE_X29Y91         FDRE                                         r  udm_csr_rdata_reg[25]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.091    -0.415    udm_csr_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.030%)  route 0.329ns (71.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.567    -0.597    udm/udm_controller/clk_out1
    SLICE_X29Y102        FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  udm/udm_controller/bus_wdata_bo_reg[8]/Q
                         net (fo=5, routed)           0.329    -0.141    udm_bus\\.wdata[8]
    SLICE_X8Y96          FDSE                                         r  LED_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.846    -0.827    clk_gen
    SLICE_X8Y96          FDSE                                         r  LED_reg[8]_lopt_replica/C
                         clock pessimism              0.509    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X8Y96          FDSE (Hold_fdse_C_D)         0.010    -0.234    LED_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.066%)  route 0.344ns (64.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.568    -0.596    clk_gen
    SLICE_X39Y94         FDRE                                         r  udm_csr_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[17]/Q
                         net (fo=1, routed)           0.344    -0.111    udm/udm_controller/RD_DATA_reg_reg[17]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I2_O)        0.045    -0.066 r  udm/udm_controller/RD_DATA_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    udm/udm_controller/RD_DATA_reg[17]
    SLICE_X31Y101        FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.837    -0.836    udm/udm_controller/clk_out1
    SLICE_X31Y101        FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[17]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.074    -0.253    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.091    -0.162    udm/udm_controller/RD_DATA_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 udm/udm_controller/r_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.184ns (32.252%)  route 0.387ns (67.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.572    -0.592    udm/udm_controller/clk_out1
    SLICE_X33Y99         FDRE                                         r  udm/udm_controller/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  udm/udm_controller/r_data_reg[3]/Q
                         net (fo=5, routed)           0.387    -0.065    udm/udm_controller/r_data_reg_n_0_[3]
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.043    -0.022 r  udm/udm_controller/bus_addr_bo[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    udm/udm_controller/bus_addr_bo[27]_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    udm/udm_controller/clk_out1
    SLICE_X12Y100        FDRE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.131    -0.118    udm/udm_controller/bus_addr_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[31].stage/out_stage_reg[28]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.565    -0.599    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X29Y107        FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[28]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  mod/pipeline_stage[31].stage/out_stage_reg[28]_P/Q
                         net (fo=1, routed)           0.089    -0.369    mod/pipeline_stage[31].stage/out_stage_reg[28]_P_n_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  mod/pipeline_stage[31].stage/udm_csr_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    lfsr_out[28]
    SLICE_X28Y107        FDRE                                         r  udm_csr_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.835    -0.838    clk_gen
    SLICE_X28Y107        FDRE                                         r  udm_csr_rdata_reg[28]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.091    -0.421    udm_csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[17]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.454ns (12.962%)  route 3.048ns (87.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.869     1.804    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y77         LUT4 (Prop_lut4_I0_O)        0.113     1.917 f  mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_2__8/O
                         net (fo=2, routed)           1.180     3.096    mod/pipeline_stage[10].stage/out_stage_reg[17]_C_1
    SLICE_X61Y105        FDCE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.121     9.217    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X61Y105        FDCE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[17]_C/C
                         clock pessimism              0.346     9.563    
                         clock uncertainty           -0.074     9.488    
    SLICE_X61Y105        FDCE (Recov_fdce_C_CLR)     -0.435     9.053    mod/pipeline_stage[10].stage/out_stage_reg[17]_C
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.438ns (11.913%)  route 3.239ns (88.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.869     1.804    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.097     1.901 f  mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_1__8/O
                         net (fo=2, routed)           1.370     3.270    mod/pipeline_stage[10].stage/out_stage_reg[17]_P_0
    SLICE_X61Y103        FDPE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.121     9.217    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X61Y103        FDPE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[17]_P/C
                         clock pessimism              0.346     9.563    
                         clock uncertainty           -0.074     9.488    
    SLICE_X61Y103        FDPE (Recov_fdpe_C_PRE)     -0.259     9.229    mod/pipeline_stage[10].stage/out_stage_reg[17]_P
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[8].stage/out_stage_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.446ns (12.607%)  route 3.092ns (87.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.026     1.961    mod/pipeline_stage[7].stage/Q[0]
    SLICE_X53Y82         LUT4 (Prop_lut4_I0_O)        0.105     2.066 f  mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_2__6/O
                         net (fo=2, routed)           1.066     3.131    mod/pipeline_stage[8].stage/out_stage_reg[19]_C_1
    SLICE_X54Y109        FDCE                                         f  mod/pipeline_stage[8].stage/out_stage_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.116     9.212    mod/pipeline_stage[8].stage/clk_out1
    SLICE_X54Y109        FDCE                                         r  mod/pipeline_stage[8].stage/out_stage_reg[19]_C/C
                         clock pessimism              0.346     9.558    
                         clock uncertainty           -0.074     9.483    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.377     9.106    mod/pipeline_stage[8].stage/out_stage_reg[19]_C
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.438ns (12.115%)  route 3.177ns (87.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.425     2.360    mod/pipeline_stage[29].stage/Q[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.097     2.457 f  mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_1__28/O
                         net (fo=2, routed)           0.752     3.209    mod/pipeline_stage[30].stage/out_stage_reg[2]_P_0
    SLICE_X41Y85         FDPE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.144     9.240    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X41Y85         FDPE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[2]_P/C
                         clock pessimism              0.287     9.527    
                         clock uncertainty           -0.074     9.453    
    SLICE_X41Y85         FDPE (Recov_fdpe_C_PRE)     -0.259     9.194    mod/pipeline_stage[30].stage/out_stage_reg[2]_P
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[9].stage/out_stage_reg[15]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.438ns (12.286%)  route 3.127ns (87.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.297     2.232    mod/pipeline_stage[8].stage/Q[0]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.097     2.329 f  mod/pipeline_stage[8].stage/out_stage_reg[15]_LDC_i_1__7/O
                         net (fo=2, routed)           0.830     3.159    mod/pipeline_stage[9].stage/out_stage_reg[15]_P_0
    SLICE_X61Y77         FDPE                                         f  mod/pipeline_stage[9].stage/out_stage_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.130     9.226    mod/pipeline_stage[9].stage/clk_out1
    SLICE_X61Y77         FDPE                                         r  mod/pipeline_stage[9].stage/out_stage_reg[15]_P/C
                         clock pessimism              0.287     9.513    
                         clock uncertainty           -0.074     9.439    
    SLICE_X61Y77         FDPE (Recov_fdpe_C_PRE)     -0.259     9.180    mod/pipeline_stage[9].stage/out_stage_reg[15]_P
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.438ns (12.687%)  route 3.014ns (87.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.425     2.360    mod/pipeline_stage[29].stage/Q[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.097     2.457 f  mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_2__28/O
                         net (fo=2, routed)           0.590     3.046    mod/pipeline_stage[30].stage/out_stage_reg[2]_C_1
    SLICE_X42Y86         FDCE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.143     9.239    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X42Y86         FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[2]_C/C
                         clock pessimism              0.287     9.526    
                         clock uncertainty           -0.074     9.452    
    SLICE_X42Y86         FDCE (Recov_fdce_C_CLR)     -0.369     9.083    mod/pipeline_stage[30].stage/out_stage_reg[2]_C
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[0].stage/out_stage_reg[31]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.438ns (12.536%)  route 3.056ns (87.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.097     2.222 f  reset_sync/out_stage_reg[31]_LDC_i_2__30/O
                         net (fo=2, routed)           0.866     3.088    mod/pipeline_stage[0].stage/out_stage_reg[31]_C_1
    SLICE_X31Y116        FDCE                                         f  mod/pipeline_stage[0].stage/out_stage_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.125     9.221    mod/pipeline_stage[0].stage/clk_out1
    SLICE_X31Y116        FDCE                                         r  mod/pipeline_stage[0].stage/out_stage_reg[31]_C/C
                         clock pessimism              0.292     9.513    
                         clock uncertainty           -0.074     9.439    
    SLICE_X31Y116        FDCE (Recov_fdce_C_CLR)     -0.293     9.146    mod/pipeline_stage[0].stage/out_stage_reg[31]_C
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[8].stage/out_stage_reg[19]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.438ns (12.271%)  route 3.131ns (87.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.026     1.961    mod/pipeline_stage[7].stage/Q[0]
    SLICE_X53Y82         LUT4 (Prop_lut4_I3_O)        0.097     2.058 f  mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_1__6/O
                         net (fo=2, routed)           1.105     3.163    mod/pipeline_stage[8].stage/out_stage_reg[19]_P_0
    SLICE_X55Y109        FDPE                                         f  mod/pipeline_stage[8].stage/out_stage_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.116     9.212    mod/pipeline_stage[8].stage/clk_out1
    SLICE_X55Y109        FDPE                                         r  mod/pipeline_stage[8].stage/out_stage_reg[19]_P/C
                         clock pessimism              0.346     9.558    
                         clock uncertainty           -0.074     9.483    
    SLICE_X55Y109        FDPE (Recov_fdpe_C_PRE)     -0.259     9.224    mod/pipeline_stage[8].stage/out_stage_reg[19]_P
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.438ns (12.947%)  route 2.945ns (87.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 9.213 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.806     1.741    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y147        LUT4 (Prop_lut4_I0_O)        0.097     1.838 f  mod/pipeline_stage[9].stage/out_stage_reg[7]_LDC_i_2__8/O
                         net (fo=2, routed)           1.139     2.977    mod/pipeline_stage[10].stage/out_stage_reg[7]_C_1
    SLICE_X63Y117        FDCE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.117     9.213    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X63Y117        FDCE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[7]_C/C
                         clock pessimism              0.346     9.559    
                         clock uncertainty           -0.074     9.484    
    SLICE_X63Y117        FDCE (Recov_fdce_C_CLR)     -0.435     9.049    mod/pipeline_stage[10].stage/out_stage_reg[7]_C
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[7].stage/out_stage_reg[13]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.441ns (13.394%)  route 2.852ns (86.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.400     2.335    mod/pipeline_stage[6].stage/Q[0]
    SLICE_X56Y75         LUT4 (Prop_lut4_I0_O)        0.100     2.435 f  mod/pipeline_stage[6].stage/out_stage_reg[13]_LDC_i_2__5/O
                         net (fo=2, routed)           0.452     2.887    mod/pipeline_stage[7].stage/out_stage_reg[13]_C_1
    SLICE_X59Y75         FDCE                                         f  mod/pipeline_stage[7].stage/out_stage_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.127     9.223    mod/pipeline_stage[7].stage/clk_out1
    SLICE_X59Y75         FDCE                                         r  mod/pipeline_stage[7].stage/out_stage_reg[13]_C/C
                         clock pessimism              0.287     9.510    
                         clock uncertainty           -0.074     9.436    
    SLICE_X59Y75         FDCE (Recov_fdce_C_CLR)     -0.430     9.006    mod/pipeline_stage[7].stage/out_stage_reg[13]_C
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -2.887    
  -------------------------------------------------------------------
                         slack                                  6.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[30].stage/out_stage_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[31].stage/out_stage_reg[19]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.881%)  route 0.318ns (63.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.562    -0.602    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X39Y103        FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  mod/pipeline_stage[30].stage/out_stage_reg[19]_C/Q
                         net (fo=3, routed)           0.168    -0.293    mod/pipeline_stage[30].stage/out_stage_reg[19]_C_n_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.045    -0.248 f  mod/pipeline_stage[30].stage/out_stage_reg[19]_LDC_i_1__29/O
                         net (fo=2, routed)           0.150    -0.098    mod/pipeline_stage[31].stage/out_stage_reg[19]_P_0
    SLICE_X34Y99         FDPE                                         f  mod/pipeline_stage[31].stage/out_stage_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.842    -0.831    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X34Y99         FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[19]_P/C
                         clock pessimism              0.509    -0.322    
    SLICE_X34Y99         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.393    mod/pipeline_stage[31].stage/out_stage_reg[19]_P
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[23].stage/out_stage_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.619%)  route 0.351ns (65.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[22].stage/clk_out1
    SLICE_X59Y100        FDCE                                         r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/Q
                         net (fo=3, routed)           0.097    -0.365    mod/pipeline_stage[22].stage/out_stage_reg[17]_C_n_0
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.045    -0.320 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_1__21/O
                         net (fo=2, routed)           0.254    -0.066    mod/pipeline_stage[23].stage/out_stage_reg[17]_P_0
    SLICE_X58Y98         FDPE                                         f  mod/pipeline_stage[23].stage/out_stage_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[23].stage/clk_out1
    SLICE_X58Y98         FDPE                                         r  mod/pipeline_stage[23].stage/out_stage_reg[17]_P/C
                         clock pessimism              0.509    -0.326    
    SLICE_X58Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.397    mod/pipeline_stage[23].stage/out_stage_reg[17]_P
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[23].stage/out_stage_reg[17]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.189ns (40.728%)  route 0.275ns (59.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[22].stage/clk_out1
    SLICE_X59Y100        FDCE                                         r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/Q
                         net (fo=3, routed)           0.097    -0.365    mod/pipeline_stage[22].stage/out_stage_reg[17]_C_n_0
    SLICE_X58Y100        LUT4 (Prop_lut4_I1_O)        0.048    -0.317 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_2__21/O
                         net (fo=2, routed)           0.178    -0.139    mod/pipeline_stage[23].stage/out_stage_reg[17]_C_1
    SLICE_X59Y99         FDCE                                         f  mod/pipeline_stage[23].stage/out_stage_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[23].stage/clk_out1
    SLICE_X59Y99         FDCE                                         r  mod/pipeline_stage[23].stage/out_stage_reg[17]_C/C
                         clock pessimism              0.509    -0.326    
    SLICE_X59Y99         FDCE (Remov_fdce_C_CLR)     -0.158    -0.484    mod/pipeline_stage[23].stage/out_stage_reg[17]_C
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[25].stage/out_stage_reg[20]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[26].stage/out_stage_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.840%)  route 0.333ns (64.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.556    -0.608    mod/pipeline_stage[25].stage/clk_out1
    SLICE_X52Y110        FDPE                                         r  mod/pipeline_stage[25].stage/out_stage_reg[20]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDPE (Prop_fdpe_C_Q)         0.141    -0.467 f  mod/pipeline_stage[25].stage/out_stage_reg[20]_P/Q
                         net (fo=3, routed)           0.172    -0.296    mod/pipeline_stage[25].stage/out_stage_reg[20]_P_n_0
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.045    -0.251 f  mod/pipeline_stage[25].stage/out_stage_reg[20]_LDC_i_1__24/O
                         net (fo=2, routed)           0.161    -0.089    mod/pipeline_stage[26].stage/out_stage_reg[20]_P_0
    SLICE_X51Y110        FDPE                                         f  mod/pipeline_stage[26].stage/out_stage_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.827    -0.846    mod/pipeline_stage[26].stage/clk_out1
    SLICE_X51Y110        FDPE                                         r  mod/pipeline_stage[26].stage/out_stage_reg[20]_P/C
                         clock pessimism              0.504    -0.342    
    SLICE_X51Y110        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.437    mod/pipeline_stage[26].stage/out_stage_reg[20]_P
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[10].stage/out_stage_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[11].stage/out_stage_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.867%)  route 0.333ns (64.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.558    -0.606    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X51Y141        FDPE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  mod/pipeline_stage[10].stage/out_stage_reg[1]_P/Q
                         net (fo=3, routed)           0.165    -0.300    mod/pipeline_stage[10].stage/out_stage_reg[1]_P_n_0
    SLICE_X51Y141        LUT4 (Prop_lut4_I2_O)        0.045    -0.255 f  mod/pipeline_stage[10].stage/out_stage_reg[1]_LDC_i_1__9/O
                         net (fo=2, routed)           0.168    -0.088    mod/pipeline_stage[11].stage/out_stage_reg[1]_P_0
    SLICE_X52Y141        FDPE                                         f  mod/pipeline_stage[11].stage/out_stage_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.826    -0.846    mod/pipeline_stage[11].stage/clk_out1
    SLICE_X52Y141        FDPE                                         r  mod/pipeline_stage[11].stage/out_stage_reg[1]_P/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y141        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.437    mod/pipeline_stage[11].stage/out_stage_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[21].stage/out_stage_reg[16]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.906%)  route 0.347ns (65.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[20].stage/clk_out1
    SLICE_X61Y100        FDPE                                         r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.165    -0.297    mod/pipeline_stage[20].stage/out_stage_reg[16]_P_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.252 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_1__19/O
                         net (fo=2, routed)           0.182    -0.070    mod/pipeline_stage[21].stage/out_stage_reg[16]_P_0
    SLICE_X61Y99         FDPE                                         f  mod/pipeline_stage[21].stage/out_stage_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[21].stage/clk_out1
    SLICE_X61Y99         FDPE                                         r  mod/pipeline_stage[21].stage/out_stage_reg[16]_P/C
                         clock pessimism              0.509    -0.326    
    SLICE_X61Y99         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.421    mod/pipeline_stage[21].stage/out_stage_reg[16]_P
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[18].stage/out_stage_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[19].stage/out_stage_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.033%)  route 0.377ns (66.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.563    -0.601    mod/pipeline_stage[18].stage/clk_out1
    SLICE_X71Y100        FDPE                                         r  mod/pipeline_stage[18].stage/out_stage_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  mod/pipeline_stage[18].stage/out_stage_reg[8]_P/Q
                         net (fo=3, routed)           0.165    -0.295    mod/pipeline_stage[18].stage/out_stage_reg[8]_P_n_0
    SLICE_X71Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.250 f  mod/pipeline_stage[18].stage/out_stage_reg[8]_LDC_i_1__17/O
                         net (fo=2, routed)           0.212    -0.038    mod/pipeline_stage[19].stage/out_stage_reg[8]_P_0
    SLICE_X70Y98         FDPE                                         f  mod/pipeline_stage[19].stage/out_stage_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    mod/pipeline_stage[19].stage/clk_out1
    SLICE_X70Y98         FDPE                                         r  mod/pipeline_stage[19].stage/out_stage_reg[8]_P/C
                         clock pessimism              0.509    -0.323    
    SLICE_X70Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.394    mod/pipeline_stage[19].stage/out_stage_reg[8]_P
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[21].stage/out_stage_reg[16]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.183ns (34.607%)  route 0.346ns (65.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[20].stage/clk_out1
    SLICE_X61Y100        FDPE                                         r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.165    -0.297    mod/pipeline_stage[20].stage/out_stage_reg[16]_P_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I3_O)        0.042    -0.255 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_2__19/O
                         net (fo=2, routed)           0.181    -0.074    mod/pipeline_stage[21].stage/out_stage_reg[16]_C_1
    SLICE_X60Y99         FDCE                                         f  mod/pipeline_stage[21].stage/out_stage_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[21].stage/clk_out1
    SLICE_X60Y99         FDCE                                         r  mod/pipeline_stage[21].stage/out_stage_reg[16]_C/C
                         clock pessimism              0.509    -0.326    
    SLICE_X60Y99         FDCE (Remov_fdce_C_CLR)     -0.129    -0.455    mod/pipeline_stage[21].stage/out_stage_reg[16]_C
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[29].stage/out_stage_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.189ns (37.437%)  route 0.316ns (62.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.564    -0.600    mod/pipeline_stage[29].stage/clk_out1
    SLICE_X35Y106        FDPE                                         r  mod/pipeline_stage[29].stage/out_stage_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  mod/pipeline_stage[29].stage/out_stage_reg[0]_P/Q
                         net (fo=3, routed)           0.096    -0.363    mod/pipeline_stage[29].stage/out_stage_reg[0]_P_n_0
    SLICE_X34Y106        LUT4 (Prop_lut4_I3_O)        0.048    -0.315 f  mod/pipeline_stage[29].stage/out_stage_reg[0]_LDC_i_2__28/O
                         net (fo=2, routed)           0.220    -0.095    mod/pipeline_stage[30].stage/out_stage_reg[0]_C_1
    SLICE_X32Y99         FDCE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X32Y99         FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[0]_C/C
                         clock pessimism              0.509    -0.321    
    SLICE_X32Y99         FDCE (Remov_fdce_C_CLR)     -0.158    -0.479    mod/pipeline_stage[30].stage/out_stage_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[4].stage/out_stage_reg[13]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[5].stage/out_stage_reg[13]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.258%)  route 0.391ns (67.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.555    -0.609    mod/pipeline_stage[4].stage/clk_out1
    SLICE_X51Y78         FDCE                                         r  mod/pipeline_stage[4].stage/out_stage_reg[13]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.468 f  mod/pipeline_stage[4].stage/out_stage_reg[13]_C/Q
                         net (fo=3, routed)           0.223    -0.245    mod/pipeline_stage[4].stage/out_stage_reg[13]_C_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.200 f  mod/pipeline_stage[4].stage/out_stage_reg[13]_LDC_i_1__3/O
                         net (fo=2, routed)           0.168    -0.033    mod/pipeline_stage[5].stage/out_stage_reg[13]_P_0
    SLICE_X54Y78         FDPE                                         f  mod/pipeline_stage[5].stage/out_stage_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.822    -0.851    mod/pipeline_stage[5].stage/clk_out1
    SLICE_X54Y78         FDPE                                         r  mod/pipeline_stage[5].stage/out_stage_reg[13]_P/C
                         clock pessimism              0.504    -0.347    
    SLICE_X54Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.418    mod/pipeline_stage[5].stage/out_stage_reg[13]_P
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[17]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.454ns (12.962%)  route 3.048ns (87.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.869     1.804    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y77         LUT4 (Prop_lut4_I0_O)        0.113     1.917 f  mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_2__8/O
                         net (fo=2, routed)           1.180     3.096    mod/pipeline_stage[10].stage/out_stage_reg[17]_C_1
    SLICE_X61Y105        FDCE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.121     9.217    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X61Y105        FDCE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[17]_C/C
                         clock pessimism              0.346     9.563    
                         clock uncertainty           -0.074     9.488    
    SLICE_X61Y105        FDCE (Recov_fdce_C_CLR)     -0.435     9.053    mod/pipeline_stage[10].stage/out_stage_reg[17]_C
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.438ns (11.913%)  route 3.239ns (88.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.869     1.804    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.097     1.901 f  mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_1__8/O
                         net (fo=2, routed)           1.370     3.270    mod/pipeline_stage[10].stage/out_stage_reg[17]_P_0
    SLICE_X61Y103        FDPE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.121     9.217    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X61Y103        FDPE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[17]_P/C
                         clock pessimism              0.346     9.563    
                         clock uncertainty           -0.074     9.488    
    SLICE_X61Y103        FDPE (Recov_fdpe_C_PRE)     -0.259     9.229    mod/pipeline_stage[10].stage/out_stage_reg[17]_P
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[8].stage/out_stage_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.446ns (12.607%)  route 3.092ns (87.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.026     1.961    mod/pipeline_stage[7].stage/Q[0]
    SLICE_X53Y82         LUT4 (Prop_lut4_I0_O)        0.105     2.066 f  mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_2__6/O
                         net (fo=2, routed)           1.066     3.131    mod/pipeline_stage[8].stage/out_stage_reg[19]_C_1
    SLICE_X54Y109        FDCE                                         f  mod/pipeline_stage[8].stage/out_stage_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.116     9.212    mod/pipeline_stage[8].stage/clk_out1
    SLICE_X54Y109        FDCE                                         r  mod/pipeline_stage[8].stage/out_stage_reg[19]_C/C
                         clock pessimism              0.346     9.558    
                         clock uncertainty           -0.074     9.483    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.377     9.106    mod/pipeline_stage[8].stage/out_stage_reg[19]_C
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.438ns (12.115%)  route 3.177ns (87.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.425     2.360    mod/pipeline_stage[29].stage/Q[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.097     2.457 f  mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_1__28/O
                         net (fo=2, routed)           0.752     3.209    mod/pipeline_stage[30].stage/out_stage_reg[2]_P_0
    SLICE_X41Y85         FDPE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.144     9.240    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X41Y85         FDPE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[2]_P/C
                         clock pessimism              0.287     9.527    
                         clock uncertainty           -0.074     9.453    
    SLICE_X41Y85         FDPE (Recov_fdpe_C_PRE)     -0.259     9.194    mod/pipeline_stage[30].stage/out_stage_reg[2]_P
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[9].stage/out_stage_reg[15]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.438ns (12.286%)  route 3.127ns (87.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.297     2.232    mod/pipeline_stage[8].stage/Q[0]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.097     2.329 f  mod/pipeline_stage[8].stage/out_stage_reg[15]_LDC_i_1__7/O
                         net (fo=2, routed)           0.830     3.159    mod/pipeline_stage[9].stage/out_stage_reg[15]_P_0
    SLICE_X61Y77         FDPE                                         f  mod/pipeline_stage[9].stage/out_stage_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.130     9.226    mod/pipeline_stage[9].stage/clk_out1
    SLICE_X61Y77         FDPE                                         r  mod/pipeline_stage[9].stage/out_stage_reg[15]_P/C
                         clock pessimism              0.287     9.513    
                         clock uncertainty           -0.074     9.439    
    SLICE_X61Y77         FDPE (Recov_fdpe_C_PRE)     -0.259     9.180    mod/pipeline_stage[9].stage/out_stage_reg[15]_P
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.438ns (12.687%)  route 3.014ns (87.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.425     2.360    mod/pipeline_stage[29].stage/Q[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.097     2.457 f  mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_2__28/O
                         net (fo=2, routed)           0.590     3.046    mod/pipeline_stage[30].stage/out_stage_reg[2]_C_1
    SLICE_X42Y86         FDCE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.143     9.239    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X42Y86         FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[2]_C/C
                         clock pessimism              0.287     9.526    
                         clock uncertainty           -0.074     9.452    
    SLICE_X42Y86         FDCE (Recov_fdce_C_CLR)     -0.369     9.083    mod/pipeline_stage[30].stage/out_stage_reg[2]_C
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[0].stage/out_stage_reg[31]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.438ns (12.536%)  route 3.056ns (87.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.097     2.222 f  reset_sync/out_stage_reg[31]_LDC_i_2__30/O
                         net (fo=2, routed)           0.866     3.088    mod/pipeline_stage[0].stage/out_stage_reg[31]_C_1
    SLICE_X31Y116        FDCE                                         f  mod/pipeline_stage[0].stage/out_stage_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.125     9.221    mod/pipeline_stage[0].stage/clk_out1
    SLICE_X31Y116        FDCE                                         r  mod/pipeline_stage[0].stage/out_stage_reg[31]_C/C
                         clock pessimism              0.292     9.513    
                         clock uncertainty           -0.074     9.439    
    SLICE_X31Y116        FDCE (Recov_fdce_C_CLR)     -0.293     9.146    mod/pipeline_stage[0].stage/out_stage_reg[31]_C
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[8].stage/out_stage_reg[19]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.438ns (12.271%)  route 3.131ns (87.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.026     1.961    mod/pipeline_stage[7].stage/Q[0]
    SLICE_X53Y82         LUT4 (Prop_lut4_I3_O)        0.097     2.058 f  mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_1__6/O
                         net (fo=2, routed)           1.105     3.163    mod/pipeline_stage[8].stage/out_stage_reg[19]_P_0
    SLICE_X55Y109        FDPE                                         f  mod/pipeline_stage[8].stage/out_stage_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.116     9.212    mod/pipeline_stage[8].stage/clk_out1
    SLICE_X55Y109        FDPE                                         r  mod/pipeline_stage[8].stage/out_stage_reg[19]_P/C
                         clock pessimism              0.346     9.558    
                         clock uncertainty           -0.074     9.483    
    SLICE_X55Y109        FDPE (Recov_fdpe_C_PRE)     -0.259     9.224    mod/pipeline_stage[8].stage/out_stage_reg[19]_P
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.438ns (12.947%)  route 2.945ns (87.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 9.213 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.806     1.741    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y147        LUT4 (Prop_lut4_I0_O)        0.097     1.838 f  mod/pipeline_stage[9].stage/out_stage_reg[7]_LDC_i_2__8/O
                         net (fo=2, routed)           1.139     2.977    mod/pipeline_stage[10].stage/out_stage_reg[7]_C_1
    SLICE_X63Y117        FDCE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.117     9.213    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X63Y117        FDCE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[7]_C/C
                         clock pessimism              0.346     9.559    
                         clock uncertainty           -0.074     9.484    
    SLICE_X63Y117        FDCE (Recov_fdce_C_CLR)     -0.435     9.049    mod/pipeline_stage[10].stage/out_stage_reg[7]_C
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[7].stage/out_stage_reg[13]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.441ns (13.394%)  route 2.852ns (86.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.400     2.335    mod/pipeline_stage[6].stage/Q[0]
    SLICE_X56Y75         LUT4 (Prop_lut4_I0_O)        0.100     2.435 f  mod/pipeline_stage[6].stage/out_stage_reg[13]_LDC_i_2__5/O
                         net (fo=2, routed)           0.452     2.887    mod/pipeline_stage[7].stage/out_stage_reg[13]_C_1
    SLICE_X59Y75         FDCE                                         f  mod/pipeline_stage[7].stage/out_stage_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.127     9.223    mod/pipeline_stage[7].stage/clk_out1
    SLICE_X59Y75         FDCE                                         r  mod/pipeline_stage[7].stage/out_stage_reg[13]_C/C
                         clock pessimism              0.287     9.510    
                         clock uncertainty           -0.074     9.436    
    SLICE_X59Y75         FDCE (Recov_fdce_C_CLR)     -0.430     9.006    mod/pipeline_stage[7].stage/out_stage_reg[13]_C
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -2.887    
  -------------------------------------------------------------------
                         slack                                  6.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[30].stage/out_stage_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[31].stage/out_stage_reg[19]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.881%)  route 0.318ns (63.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.562    -0.602    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X39Y103        FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  mod/pipeline_stage[30].stage/out_stage_reg[19]_C/Q
                         net (fo=3, routed)           0.168    -0.293    mod/pipeline_stage[30].stage/out_stage_reg[19]_C_n_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.045    -0.248 f  mod/pipeline_stage[30].stage/out_stage_reg[19]_LDC_i_1__29/O
                         net (fo=2, routed)           0.150    -0.098    mod/pipeline_stage[31].stage/out_stage_reg[19]_P_0
    SLICE_X34Y99         FDPE                                         f  mod/pipeline_stage[31].stage/out_stage_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.842    -0.831    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X34Y99         FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[19]_P/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.074    -0.248    
    SLICE_X34Y99         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.319    mod/pipeline_stage[31].stage/out_stage_reg[19]_P
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[23].stage/out_stage_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.619%)  route 0.351ns (65.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[22].stage/clk_out1
    SLICE_X59Y100        FDCE                                         r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/Q
                         net (fo=3, routed)           0.097    -0.365    mod/pipeline_stage[22].stage/out_stage_reg[17]_C_n_0
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.045    -0.320 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_1__21/O
                         net (fo=2, routed)           0.254    -0.066    mod/pipeline_stage[23].stage/out_stage_reg[17]_P_0
    SLICE_X58Y98         FDPE                                         f  mod/pipeline_stage[23].stage/out_stage_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[23].stage/clk_out1
    SLICE_X58Y98         FDPE                                         r  mod/pipeline_stage[23].stage/out_stage_reg[17]_P/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X58Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.323    mod/pipeline_stage[23].stage/out_stage_reg[17]_P
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[23].stage/out_stage_reg[17]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.189ns (40.728%)  route 0.275ns (59.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[22].stage/clk_out1
    SLICE_X59Y100        FDCE                                         r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/Q
                         net (fo=3, routed)           0.097    -0.365    mod/pipeline_stage[22].stage/out_stage_reg[17]_C_n_0
    SLICE_X58Y100        LUT4 (Prop_lut4_I1_O)        0.048    -0.317 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_2__21/O
                         net (fo=2, routed)           0.178    -0.139    mod/pipeline_stage[23].stage/out_stage_reg[17]_C_1
    SLICE_X59Y99         FDCE                                         f  mod/pipeline_stage[23].stage/out_stage_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[23].stage/clk_out1
    SLICE_X59Y99         FDCE                                         r  mod/pipeline_stage[23].stage/out_stage_reg[17]_C/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X59Y99         FDCE (Remov_fdce_C_CLR)     -0.158    -0.410    mod/pipeline_stage[23].stage/out_stage_reg[17]_C
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[25].stage/out_stage_reg[20]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[26].stage/out_stage_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.840%)  route 0.333ns (64.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.556    -0.608    mod/pipeline_stage[25].stage/clk_out1
    SLICE_X52Y110        FDPE                                         r  mod/pipeline_stage[25].stage/out_stage_reg[20]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDPE (Prop_fdpe_C_Q)         0.141    -0.467 f  mod/pipeline_stage[25].stage/out_stage_reg[20]_P/Q
                         net (fo=3, routed)           0.172    -0.296    mod/pipeline_stage[25].stage/out_stage_reg[20]_P_n_0
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.045    -0.251 f  mod/pipeline_stage[25].stage/out_stage_reg[20]_LDC_i_1__24/O
                         net (fo=2, routed)           0.161    -0.089    mod/pipeline_stage[26].stage/out_stage_reg[20]_P_0
    SLICE_X51Y110        FDPE                                         f  mod/pipeline_stage[26].stage/out_stage_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.827    -0.846    mod/pipeline_stage[26].stage/clk_out1
    SLICE_X51Y110        FDPE                                         r  mod/pipeline_stage[26].stage/out_stage_reg[20]_P/C
                         clock pessimism              0.504    -0.342    
                         clock uncertainty            0.074    -0.268    
    SLICE_X51Y110        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.363    mod/pipeline_stage[26].stage/out_stage_reg[20]_P
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[10].stage/out_stage_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[11].stage/out_stage_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.867%)  route 0.333ns (64.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.558    -0.606    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X51Y141        FDPE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  mod/pipeline_stage[10].stage/out_stage_reg[1]_P/Q
                         net (fo=3, routed)           0.165    -0.300    mod/pipeline_stage[10].stage/out_stage_reg[1]_P_n_0
    SLICE_X51Y141        LUT4 (Prop_lut4_I2_O)        0.045    -0.255 f  mod/pipeline_stage[10].stage/out_stage_reg[1]_LDC_i_1__9/O
                         net (fo=2, routed)           0.168    -0.088    mod/pipeline_stage[11].stage/out_stage_reg[1]_P_0
    SLICE_X52Y141        FDPE                                         f  mod/pipeline_stage[11].stage/out_stage_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.826    -0.846    mod/pipeline_stage[11].stage/clk_out1
    SLICE_X52Y141        FDPE                                         r  mod/pipeline_stage[11].stage/out_stage_reg[1]_P/C
                         clock pessimism              0.504    -0.342    
                         clock uncertainty            0.074    -0.268    
    SLICE_X52Y141        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.363    mod/pipeline_stage[11].stage/out_stage_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[21].stage/out_stage_reg[16]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.906%)  route 0.347ns (65.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[20].stage/clk_out1
    SLICE_X61Y100        FDPE                                         r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.165    -0.297    mod/pipeline_stage[20].stage/out_stage_reg[16]_P_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.252 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_1__19/O
                         net (fo=2, routed)           0.182    -0.070    mod/pipeline_stage[21].stage/out_stage_reg[16]_P_0
    SLICE_X61Y99         FDPE                                         f  mod/pipeline_stage[21].stage/out_stage_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[21].stage/clk_out1
    SLICE_X61Y99         FDPE                                         r  mod/pipeline_stage[21].stage/out_stage_reg[16]_P/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X61Y99         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.347    mod/pipeline_stage[21].stage/out_stage_reg[16]_P
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[18].stage/out_stage_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[19].stage/out_stage_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.033%)  route 0.377ns (66.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.563    -0.601    mod/pipeline_stage[18].stage/clk_out1
    SLICE_X71Y100        FDPE                                         r  mod/pipeline_stage[18].stage/out_stage_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  mod/pipeline_stage[18].stage/out_stage_reg[8]_P/Q
                         net (fo=3, routed)           0.165    -0.295    mod/pipeline_stage[18].stage/out_stage_reg[8]_P_n_0
    SLICE_X71Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.250 f  mod/pipeline_stage[18].stage/out_stage_reg[8]_LDC_i_1__17/O
                         net (fo=2, routed)           0.212    -0.038    mod/pipeline_stage[19].stage/out_stage_reg[8]_P_0
    SLICE_X70Y98         FDPE                                         f  mod/pipeline_stage[19].stage/out_stage_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    mod/pipeline_stage[19].stage/clk_out1
    SLICE_X70Y98         FDPE                                         r  mod/pipeline_stage[19].stage/out_stage_reg[8]_P/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X70Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.320    mod/pipeline_stage[19].stage/out_stage_reg[8]_P
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[21].stage/out_stage_reg[16]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.183ns (34.607%)  route 0.346ns (65.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[20].stage/clk_out1
    SLICE_X61Y100        FDPE                                         r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.165    -0.297    mod/pipeline_stage[20].stage/out_stage_reg[16]_P_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I3_O)        0.042    -0.255 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_2__19/O
                         net (fo=2, routed)           0.181    -0.074    mod/pipeline_stage[21].stage/out_stage_reg[16]_C_1
    SLICE_X60Y99         FDCE                                         f  mod/pipeline_stage[21].stage/out_stage_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[21].stage/clk_out1
    SLICE_X60Y99         FDCE                                         r  mod/pipeline_stage[21].stage/out_stage_reg[16]_C/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X60Y99         FDCE (Remov_fdce_C_CLR)     -0.129    -0.381    mod/pipeline_stage[21].stage/out_stage_reg[16]_C
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[29].stage/out_stage_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.189ns (37.437%)  route 0.316ns (62.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.564    -0.600    mod/pipeline_stage[29].stage/clk_out1
    SLICE_X35Y106        FDPE                                         r  mod/pipeline_stage[29].stage/out_stage_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  mod/pipeline_stage[29].stage/out_stage_reg[0]_P/Q
                         net (fo=3, routed)           0.096    -0.363    mod/pipeline_stage[29].stage/out_stage_reg[0]_P_n_0
    SLICE_X34Y106        LUT4 (Prop_lut4_I3_O)        0.048    -0.315 f  mod/pipeline_stage[29].stage/out_stage_reg[0]_LDC_i_2__28/O
                         net (fo=2, routed)           0.220    -0.095    mod/pipeline_stage[30].stage/out_stage_reg[0]_C_1
    SLICE_X32Y99         FDCE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X32Y99         FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[0]_C/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.074    -0.247    
    SLICE_X32Y99         FDCE (Remov_fdce_C_CLR)     -0.158    -0.405    mod/pipeline_stage[30].stage/out_stage_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[4].stage/out_stage_reg[13]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[5].stage/out_stage_reg[13]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.258%)  route 0.391ns (67.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.555    -0.609    mod/pipeline_stage[4].stage/clk_out1
    SLICE_X51Y78         FDCE                                         r  mod/pipeline_stage[4].stage/out_stage_reg[13]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.468 f  mod/pipeline_stage[4].stage/out_stage_reg[13]_C/Q
                         net (fo=3, routed)           0.223    -0.245    mod/pipeline_stage[4].stage/out_stage_reg[13]_C_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.200 f  mod/pipeline_stage[4].stage/out_stage_reg[13]_LDC_i_1__3/O
                         net (fo=2, routed)           0.168    -0.033    mod/pipeline_stage[5].stage/out_stage_reg[13]_P_0
    SLICE_X54Y78         FDPE                                         f  mod/pipeline_stage[5].stage/out_stage_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.822    -0.851    mod/pipeline_stage[5].stage/clk_out1
    SLICE_X54Y78         FDPE                                         r  mod/pipeline_stage[5].stage/out_stage_reg[13]_P/C
                         clock pessimism              0.504    -0.347    
                         clock uncertainty            0.074    -0.273    
    SLICE_X54Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.344    mod/pipeline_stage[5].stage/out_stage_reg[13]_P
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[17]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.454ns (12.962%)  route 3.048ns (87.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.869     1.804    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y77         LUT4 (Prop_lut4_I0_O)        0.113     1.917 f  mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_2__8/O
                         net (fo=2, routed)           1.180     3.096    mod/pipeline_stage[10].stage/out_stage_reg[17]_C_1
    SLICE_X61Y105        FDCE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.121     9.217    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X61Y105        FDCE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[17]_C/C
                         clock pessimism              0.346     9.563    
                         clock uncertainty           -0.074     9.488    
    SLICE_X61Y105        FDCE (Recov_fdce_C_CLR)     -0.435     9.053    mod/pipeline_stage[10].stage/out_stage_reg[17]_C
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.438ns (11.913%)  route 3.239ns (88.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.869     1.804    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.097     1.901 f  mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_1__8/O
                         net (fo=2, routed)           1.370     3.270    mod/pipeline_stage[10].stage/out_stage_reg[17]_P_0
    SLICE_X61Y103        FDPE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.121     9.217    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X61Y103        FDPE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[17]_P/C
                         clock pessimism              0.346     9.563    
                         clock uncertainty           -0.074     9.488    
    SLICE_X61Y103        FDPE (Recov_fdpe_C_PRE)     -0.259     9.229    mod/pipeline_stage[10].stage/out_stage_reg[17]_P
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[8].stage/out_stage_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.446ns (12.607%)  route 3.092ns (87.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.026     1.961    mod/pipeline_stage[7].stage/Q[0]
    SLICE_X53Y82         LUT4 (Prop_lut4_I0_O)        0.105     2.066 f  mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_2__6/O
                         net (fo=2, routed)           1.066     3.131    mod/pipeline_stage[8].stage/out_stage_reg[19]_C_1
    SLICE_X54Y109        FDCE                                         f  mod/pipeline_stage[8].stage/out_stage_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.116     9.212    mod/pipeline_stage[8].stage/clk_out1
    SLICE_X54Y109        FDCE                                         r  mod/pipeline_stage[8].stage/out_stage_reg[19]_C/C
                         clock pessimism              0.346     9.558    
                         clock uncertainty           -0.074     9.483    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.377     9.106    mod/pipeline_stage[8].stage/out_stage_reg[19]_C
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.438ns (12.115%)  route 3.177ns (87.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.425     2.360    mod/pipeline_stage[29].stage/Q[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.097     2.457 f  mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_1__28/O
                         net (fo=2, routed)           0.752     3.209    mod/pipeline_stage[30].stage/out_stage_reg[2]_P_0
    SLICE_X41Y85         FDPE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.144     9.240    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X41Y85         FDPE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[2]_P/C
                         clock pessimism              0.287     9.527    
                         clock uncertainty           -0.074     9.453    
    SLICE_X41Y85         FDPE (Recov_fdpe_C_PRE)     -0.259     9.194    mod/pipeline_stage[30].stage/out_stage_reg[2]_P
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[9].stage/out_stage_reg[15]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.438ns (12.286%)  route 3.127ns (87.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.297     2.232    mod/pipeline_stage[8].stage/Q[0]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.097     2.329 f  mod/pipeline_stage[8].stage/out_stage_reg[15]_LDC_i_1__7/O
                         net (fo=2, routed)           0.830     3.159    mod/pipeline_stage[9].stage/out_stage_reg[15]_P_0
    SLICE_X61Y77         FDPE                                         f  mod/pipeline_stage[9].stage/out_stage_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.130     9.226    mod/pipeline_stage[9].stage/clk_out1
    SLICE_X61Y77         FDPE                                         r  mod/pipeline_stage[9].stage/out_stage_reg[15]_P/C
                         clock pessimism              0.287     9.513    
                         clock uncertainty           -0.074     9.439    
    SLICE_X61Y77         FDPE (Recov_fdpe_C_PRE)     -0.259     9.180    mod/pipeline_stage[9].stage/out_stage_reg[15]_P
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.438ns (12.687%)  route 3.014ns (87.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.425     2.360    mod/pipeline_stage[29].stage/Q[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.097     2.457 f  mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_2__28/O
                         net (fo=2, routed)           0.590     3.046    mod/pipeline_stage[30].stage/out_stage_reg[2]_C_1
    SLICE_X42Y86         FDCE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.143     9.239    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X42Y86         FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[2]_C/C
                         clock pessimism              0.287     9.526    
                         clock uncertainty           -0.074     9.452    
    SLICE_X42Y86         FDCE (Recov_fdce_C_CLR)     -0.369     9.083    mod/pipeline_stage[30].stage/out_stage_reg[2]_C
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[0].stage/out_stage_reg[31]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.438ns (12.536%)  route 3.056ns (87.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.097     2.222 f  reset_sync/out_stage_reg[31]_LDC_i_2__30/O
                         net (fo=2, routed)           0.866     3.088    mod/pipeline_stage[0].stage/out_stage_reg[31]_C_1
    SLICE_X31Y116        FDCE                                         f  mod/pipeline_stage[0].stage/out_stage_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.125     9.221    mod/pipeline_stage[0].stage/clk_out1
    SLICE_X31Y116        FDCE                                         r  mod/pipeline_stage[0].stage/out_stage_reg[31]_C/C
                         clock pessimism              0.292     9.513    
                         clock uncertainty           -0.074     9.439    
    SLICE_X31Y116        FDCE (Recov_fdce_C_CLR)     -0.293     9.146    mod/pipeline_stage[0].stage/out_stage_reg[31]_C
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[8].stage/out_stage_reg[19]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.438ns (12.271%)  route 3.131ns (87.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.026     1.961    mod/pipeline_stage[7].stage/Q[0]
    SLICE_X53Y82         LUT4 (Prop_lut4_I3_O)        0.097     2.058 f  mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_1__6/O
                         net (fo=2, routed)           1.105     3.163    mod/pipeline_stage[8].stage/out_stage_reg[19]_P_0
    SLICE_X55Y109        FDPE                                         f  mod/pipeline_stage[8].stage/out_stage_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.116     9.212    mod/pipeline_stage[8].stage/clk_out1
    SLICE_X55Y109        FDPE                                         r  mod/pipeline_stage[8].stage/out_stage_reg[19]_P/C
                         clock pessimism              0.346     9.558    
                         clock uncertainty           -0.074     9.483    
    SLICE_X55Y109        FDPE (Recov_fdpe_C_PRE)     -0.259     9.224    mod/pipeline_stage[8].stage/out_stage_reg[19]_P
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.438ns (12.947%)  route 2.945ns (87.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 9.213 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.806     1.741    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y147        LUT4 (Prop_lut4_I0_O)        0.097     1.838 f  mod/pipeline_stage[9].stage/out_stage_reg[7]_LDC_i_2__8/O
                         net (fo=2, routed)           1.139     2.977    mod/pipeline_stage[10].stage/out_stage_reg[7]_C_1
    SLICE_X63Y117        FDCE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.117     9.213    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X63Y117        FDCE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[7]_C/C
                         clock pessimism              0.346     9.559    
                         clock uncertainty           -0.074     9.484    
    SLICE_X63Y117        FDCE (Recov_fdce_C_CLR)     -0.435     9.049    mod/pipeline_stage[10].stage/out_stage_reg[7]_C
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[7].stage/out_stage_reg[13]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.441ns (13.394%)  route 2.852ns (86.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.400     2.335    mod/pipeline_stage[6].stage/Q[0]
    SLICE_X56Y75         LUT4 (Prop_lut4_I0_O)        0.100     2.435 f  mod/pipeline_stage[6].stage/out_stage_reg[13]_LDC_i_2__5/O
                         net (fo=2, routed)           0.452     2.887    mod/pipeline_stage[7].stage/out_stage_reg[13]_C_1
    SLICE_X59Y75         FDCE                                         f  mod/pipeline_stage[7].stage/out_stage_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.127     9.223    mod/pipeline_stage[7].stage/clk_out1
    SLICE_X59Y75         FDCE                                         r  mod/pipeline_stage[7].stage/out_stage_reg[13]_C/C
                         clock pessimism              0.287     9.510    
                         clock uncertainty           -0.074     9.436    
    SLICE_X59Y75         FDCE (Recov_fdce_C_CLR)     -0.430     9.006    mod/pipeline_stage[7].stage/out_stage_reg[13]_C
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -2.887    
  -------------------------------------------------------------------
                         slack                                  6.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[30].stage/out_stage_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[31].stage/out_stage_reg[19]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.881%)  route 0.318ns (63.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.562    -0.602    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X39Y103        FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  mod/pipeline_stage[30].stage/out_stage_reg[19]_C/Q
                         net (fo=3, routed)           0.168    -0.293    mod/pipeline_stage[30].stage/out_stage_reg[19]_C_n_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.045    -0.248 f  mod/pipeline_stage[30].stage/out_stage_reg[19]_LDC_i_1__29/O
                         net (fo=2, routed)           0.150    -0.098    mod/pipeline_stage[31].stage/out_stage_reg[19]_P_0
    SLICE_X34Y99         FDPE                                         f  mod/pipeline_stage[31].stage/out_stage_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.842    -0.831    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X34Y99         FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[19]_P/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.074    -0.248    
    SLICE_X34Y99         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.319    mod/pipeline_stage[31].stage/out_stage_reg[19]_P
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[23].stage/out_stage_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.619%)  route 0.351ns (65.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[22].stage/clk_out1
    SLICE_X59Y100        FDCE                                         r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/Q
                         net (fo=3, routed)           0.097    -0.365    mod/pipeline_stage[22].stage/out_stage_reg[17]_C_n_0
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.045    -0.320 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_1__21/O
                         net (fo=2, routed)           0.254    -0.066    mod/pipeline_stage[23].stage/out_stage_reg[17]_P_0
    SLICE_X58Y98         FDPE                                         f  mod/pipeline_stage[23].stage/out_stage_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[23].stage/clk_out1
    SLICE_X58Y98         FDPE                                         r  mod/pipeline_stage[23].stage/out_stage_reg[17]_P/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X58Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.323    mod/pipeline_stage[23].stage/out_stage_reg[17]_P
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[23].stage/out_stage_reg[17]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.189ns (40.728%)  route 0.275ns (59.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[22].stage/clk_out1
    SLICE_X59Y100        FDCE                                         r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/Q
                         net (fo=3, routed)           0.097    -0.365    mod/pipeline_stage[22].stage/out_stage_reg[17]_C_n_0
    SLICE_X58Y100        LUT4 (Prop_lut4_I1_O)        0.048    -0.317 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_2__21/O
                         net (fo=2, routed)           0.178    -0.139    mod/pipeline_stage[23].stage/out_stage_reg[17]_C_1
    SLICE_X59Y99         FDCE                                         f  mod/pipeline_stage[23].stage/out_stage_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[23].stage/clk_out1
    SLICE_X59Y99         FDCE                                         r  mod/pipeline_stage[23].stage/out_stage_reg[17]_C/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X59Y99         FDCE (Remov_fdce_C_CLR)     -0.158    -0.410    mod/pipeline_stage[23].stage/out_stage_reg[17]_C
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[25].stage/out_stage_reg[20]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[26].stage/out_stage_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.840%)  route 0.333ns (64.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.556    -0.608    mod/pipeline_stage[25].stage/clk_out1
    SLICE_X52Y110        FDPE                                         r  mod/pipeline_stage[25].stage/out_stage_reg[20]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDPE (Prop_fdpe_C_Q)         0.141    -0.467 f  mod/pipeline_stage[25].stage/out_stage_reg[20]_P/Q
                         net (fo=3, routed)           0.172    -0.296    mod/pipeline_stage[25].stage/out_stage_reg[20]_P_n_0
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.045    -0.251 f  mod/pipeline_stage[25].stage/out_stage_reg[20]_LDC_i_1__24/O
                         net (fo=2, routed)           0.161    -0.089    mod/pipeline_stage[26].stage/out_stage_reg[20]_P_0
    SLICE_X51Y110        FDPE                                         f  mod/pipeline_stage[26].stage/out_stage_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.827    -0.846    mod/pipeline_stage[26].stage/clk_out1
    SLICE_X51Y110        FDPE                                         r  mod/pipeline_stage[26].stage/out_stage_reg[20]_P/C
                         clock pessimism              0.504    -0.342    
                         clock uncertainty            0.074    -0.268    
    SLICE_X51Y110        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.363    mod/pipeline_stage[26].stage/out_stage_reg[20]_P
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[10].stage/out_stage_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[11].stage/out_stage_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.867%)  route 0.333ns (64.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.558    -0.606    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X51Y141        FDPE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  mod/pipeline_stage[10].stage/out_stage_reg[1]_P/Q
                         net (fo=3, routed)           0.165    -0.300    mod/pipeline_stage[10].stage/out_stage_reg[1]_P_n_0
    SLICE_X51Y141        LUT4 (Prop_lut4_I2_O)        0.045    -0.255 f  mod/pipeline_stage[10].stage/out_stage_reg[1]_LDC_i_1__9/O
                         net (fo=2, routed)           0.168    -0.088    mod/pipeline_stage[11].stage/out_stage_reg[1]_P_0
    SLICE_X52Y141        FDPE                                         f  mod/pipeline_stage[11].stage/out_stage_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.826    -0.846    mod/pipeline_stage[11].stage/clk_out1
    SLICE_X52Y141        FDPE                                         r  mod/pipeline_stage[11].stage/out_stage_reg[1]_P/C
                         clock pessimism              0.504    -0.342    
                         clock uncertainty            0.074    -0.268    
    SLICE_X52Y141        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.363    mod/pipeline_stage[11].stage/out_stage_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[21].stage/out_stage_reg[16]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.906%)  route 0.347ns (65.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[20].stage/clk_out1
    SLICE_X61Y100        FDPE                                         r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.165    -0.297    mod/pipeline_stage[20].stage/out_stage_reg[16]_P_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.252 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_1__19/O
                         net (fo=2, routed)           0.182    -0.070    mod/pipeline_stage[21].stage/out_stage_reg[16]_P_0
    SLICE_X61Y99         FDPE                                         f  mod/pipeline_stage[21].stage/out_stage_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[21].stage/clk_out1
    SLICE_X61Y99         FDPE                                         r  mod/pipeline_stage[21].stage/out_stage_reg[16]_P/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X61Y99         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.347    mod/pipeline_stage[21].stage/out_stage_reg[16]_P
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[18].stage/out_stage_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[19].stage/out_stage_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.033%)  route 0.377ns (66.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.563    -0.601    mod/pipeline_stage[18].stage/clk_out1
    SLICE_X71Y100        FDPE                                         r  mod/pipeline_stage[18].stage/out_stage_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  mod/pipeline_stage[18].stage/out_stage_reg[8]_P/Q
                         net (fo=3, routed)           0.165    -0.295    mod/pipeline_stage[18].stage/out_stage_reg[8]_P_n_0
    SLICE_X71Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.250 f  mod/pipeline_stage[18].stage/out_stage_reg[8]_LDC_i_1__17/O
                         net (fo=2, routed)           0.212    -0.038    mod/pipeline_stage[19].stage/out_stage_reg[8]_P_0
    SLICE_X70Y98         FDPE                                         f  mod/pipeline_stage[19].stage/out_stage_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    mod/pipeline_stage[19].stage/clk_out1
    SLICE_X70Y98         FDPE                                         r  mod/pipeline_stage[19].stage/out_stage_reg[8]_P/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X70Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.320    mod/pipeline_stage[19].stage/out_stage_reg[8]_P
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[21].stage/out_stage_reg[16]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.183ns (34.607%)  route 0.346ns (65.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[20].stage/clk_out1
    SLICE_X61Y100        FDPE                                         r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.165    -0.297    mod/pipeline_stage[20].stage/out_stage_reg[16]_P_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I3_O)        0.042    -0.255 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_2__19/O
                         net (fo=2, routed)           0.181    -0.074    mod/pipeline_stage[21].stage/out_stage_reg[16]_C_1
    SLICE_X60Y99         FDCE                                         f  mod/pipeline_stage[21].stage/out_stage_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[21].stage/clk_out1
    SLICE_X60Y99         FDCE                                         r  mod/pipeline_stage[21].stage/out_stage_reg[16]_C/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.074    -0.252    
    SLICE_X60Y99         FDCE (Remov_fdce_C_CLR)     -0.129    -0.381    mod/pipeline_stage[21].stage/out_stage_reg[16]_C
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[29].stage/out_stage_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.189ns (37.437%)  route 0.316ns (62.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.564    -0.600    mod/pipeline_stage[29].stage/clk_out1
    SLICE_X35Y106        FDPE                                         r  mod/pipeline_stage[29].stage/out_stage_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  mod/pipeline_stage[29].stage/out_stage_reg[0]_P/Q
                         net (fo=3, routed)           0.096    -0.363    mod/pipeline_stage[29].stage/out_stage_reg[0]_P_n_0
    SLICE_X34Y106        LUT4 (Prop_lut4_I3_O)        0.048    -0.315 f  mod/pipeline_stage[29].stage/out_stage_reg[0]_LDC_i_2__28/O
                         net (fo=2, routed)           0.220    -0.095    mod/pipeline_stage[30].stage/out_stage_reg[0]_C_1
    SLICE_X32Y99         FDCE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X32Y99         FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[0]_C/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.074    -0.247    
    SLICE_X32Y99         FDCE (Remov_fdce_C_CLR)     -0.158    -0.405    mod/pipeline_stage[30].stage/out_stage_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[4].stage/out_stage_reg[13]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[5].stage/out_stage_reg[13]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.258%)  route 0.391ns (67.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.555    -0.609    mod/pipeline_stage[4].stage/clk_out1
    SLICE_X51Y78         FDCE                                         r  mod/pipeline_stage[4].stage/out_stage_reg[13]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.468 f  mod/pipeline_stage[4].stage/out_stage_reg[13]_C/Q
                         net (fo=3, routed)           0.223    -0.245    mod/pipeline_stage[4].stage/out_stage_reg[13]_C_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.200 f  mod/pipeline_stage[4].stage/out_stage_reg[13]_LDC_i_1__3/O
                         net (fo=2, routed)           0.168    -0.033    mod/pipeline_stage[5].stage/out_stage_reg[13]_P_0
    SLICE_X54Y78         FDPE                                         f  mod/pipeline_stage[5].stage/out_stage_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.822    -0.851    mod/pipeline_stage[5].stage/clk_out1
    SLICE_X54Y78         FDPE                                         r  mod/pipeline_stage[5].stage/out_stage_reg[13]_P/C
                         clock pessimism              0.504    -0.347    
                         clock uncertainty            0.074    -0.273    
    SLICE_X54Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.344    mod/pipeline_stage[5].stage/out_stage_reg[13]_P
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[17]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.454ns (12.962%)  route 3.048ns (87.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.869     1.804    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y77         LUT4 (Prop_lut4_I0_O)        0.113     1.917 f  mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_2__8/O
                         net (fo=2, routed)           1.180     3.096    mod/pipeline_stage[10].stage/out_stage_reg[17]_C_1
    SLICE_X61Y105        FDCE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.121     9.217    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X61Y105        FDCE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[17]_C/C
                         clock pessimism              0.346     9.563    
                         clock uncertainty           -0.074     9.489    
    SLICE_X61Y105        FDCE (Recov_fdce_C_CLR)     -0.435     9.054    mod/pipeline_stage[10].stage/out_stage_reg[17]_C
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.438ns (11.913%)  route 3.239ns (88.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.869     1.804    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.097     1.901 f  mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_1__8/O
                         net (fo=2, routed)           1.370     3.270    mod/pipeline_stage[10].stage/out_stage_reg[17]_P_0
    SLICE_X61Y103        FDPE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.121     9.217    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X61Y103        FDPE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[17]_P/C
                         clock pessimism              0.346     9.563    
                         clock uncertainty           -0.074     9.489    
    SLICE_X61Y103        FDPE (Recov_fdpe_C_PRE)     -0.259     9.230    mod/pipeline_stage[10].stage/out_stage_reg[17]_P
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[8].stage/out_stage_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.446ns (12.607%)  route 3.092ns (87.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.026     1.961    mod/pipeline_stage[7].stage/Q[0]
    SLICE_X53Y82         LUT4 (Prop_lut4_I0_O)        0.105     2.066 f  mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_2__6/O
                         net (fo=2, routed)           1.066     3.131    mod/pipeline_stage[8].stage/out_stage_reg[19]_C_1
    SLICE_X54Y109        FDCE                                         f  mod/pipeline_stage[8].stage/out_stage_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.116     9.212    mod/pipeline_stage[8].stage/clk_out1
    SLICE_X54Y109        FDCE                                         r  mod/pipeline_stage[8].stage/out_stage_reg[19]_C/C
                         clock pessimism              0.346     9.558    
                         clock uncertainty           -0.074     9.484    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.377     9.107    mod/pipeline_stage[8].stage/out_stage_reg[19]_C
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.438ns (12.115%)  route 3.177ns (87.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.425     2.360    mod/pipeline_stage[29].stage/Q[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.097     2.457 f  mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_1__28/O
                         net (fo=2, routed)           0.752     3.209    mod/pipeline_stage[30].stage/out_stage_reg[2]_P_0
    SLICE_X41Y85         FDPE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.144     9.240    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X41Y85         FDPE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[2]_P/C
                         clock pessimism              0.287     9.527    
                         clock uncertainty           -0.074     9.453    
    SLICE_X41Y85         FDPE (Recov_fdpe_C_PRE)     -0.259     9.194    mod/pipeline_stage[30].stage/out_stage_reg[2]_P
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[9].stage/out_stage_reg[15]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.438ns (12.286%)  route 3.127ns (87.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.297     2.232    mod/pipeline_stage[8].stage/Q[0]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.097     2.329 f  mod/pipeline_stage[8].stage/out_stage_reg[15]_LDC_i_1__7/O
                         net (fo=2, routed)           0.830     3.159    mod/pipeline_stage[9].stage/out_stage_reg[15]_P_0
    SLICE_X61Y77         FDPE                                         f  mod/pipeline_stage[9].stage/out_stage_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.130     9.226    mod/pipeline_stage[9].stage/clk_out1
    SLICE_X61Y77         FDPE                                         r  mod/pipeline_stage[9].stage/out_stage_reg[15]_P/C
                         clock pessimism              0.287     9.513    
                         clock uncertainty           -0.074     9.439    
    SLICE_X61Y77         FDPE (Recov_fdpe_C_PRE)     -0.259     9.180    mod/pipeline_stage[9].stage/out_stage_reg[15]_P
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.438ns (12.687%)  route 3.014ns (87.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.425     2.360    mod/pipeline_stage[29].stage/Q[0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.097     2.457 f  mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_2__28/O
                         net (fo=2, routed)           0.590     3.046    mod/pipeline_stage[30].stage/out_stage_reg[2]_C_1
    SLICE_X42Y86         FDCE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.143     9.239    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X42Y86         FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[2]_C/C
                         clock pessimism              0.287     9.526    
                         clock uncertainty           -0.074     9.452    
    SLICE_X42Y86         FDCE (Recov_fdce_C_CLR)     -0.369     9.083    mod/pipeline_stage[30].stage/out_stage_reg[2]_C
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[0].stage/out_stage_reg[31]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.438ns (12.536%)  route 3.056ns (87.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.190     2.125    reset_sync/Q[0]
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.097     2.222 f  reset_sync/out_stage_reg[31]_LDC_i_2__30/O
                         net (fo=2, routed)           0.866     3.088    mod/pipeline_stage[0].stage/out_stage_reg[31]_C_1
    SLICE_X31Y116        FDCE                                         f  mod/pipeline_stage[0].stage/out_stage_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.125     9.221    mod/pipeline_stage[0].stage/clk_out1
    SLICE_X31Y116        FDCE                                         r  mod/pipeline_stage[0].stage/out_stage_reg[31]_C/C
                         clock pessimism              0.292     9.513    
                         clock uncertainty           -0.074     9.440    
    SLICE_X31Y116        FDCE (Recov_fdce_C_CLR)     -0.293     9.147    mod/pipeline_stage[0].stage/out_stage_reg[31]_C
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[8].stage/out_stage_reg[19]_P/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.438ns (12.271%)  route 3.131ns (87.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.026     1.961    mod/pipeline_stage[7].stage/Q[0]
    SLICE_X53Y82         LUT4 (Prop_lut4_I3_O)        0.097     2.058 f  mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_1__6/O
                         net (fo=2, routed)           1.105     3.163    mod/pipeline_stage[8].stage/out_stage_reg[19]_P_0
    SLICE_X55Y109        FDPE                                         f  mod/pipeline_stage[8].stage/out_stage_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.116     9.212    mod/pipeline_stage[8].stage/clk_out1
    SLICE_X55Y109        FDPE                                         r  mod/pipeline_stage[8].stage/out_stage_reg[19]_P/C
                         clock pessimism              0.346     9.558    
                         clock uncertainty           -0.074     9.484    
    SLICE_X55Y109        FDPE (Recov_fdpe_C_PRE)     -0.259     9.225    mod/pipeline_stage[8].stage/out_stage_reg[19]_P
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[10].stage/out_stage_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.438ns (12.947%)  route 2.945ns (87.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 9.213 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        1.806     1.741    mod/pipeline_stage[9].stage/Q[0]
    SLICE_X61Y147        LUT4 (Prop_lut4_I0_O)        0.097     1.838 f  mod/pipeline_stage[9].stage/out_stage_reg[7]_LDC_i_2__8/O
                         net (fo=2, routed)           1.139     2.977    mod/pipeline_stage[10].stage/out_stage_reg[7]_C_1
    SLICE_X63Y117        FDCE                                         f  mod/pipeline_stage[10].stage/out_stage_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.117     9.213    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X63Y117        FDCE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[7]_C/C
                         clock pessimism              0.346     9.559    
                         clock uncertainty           -0.074     9.485    
    SLICE_X63Y117        FDCE (Recov_fdce_C_CLR)     -0.435     9.050    mod/pipeline_stage[10].stage/out_stage_reg[7]_C
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[7].stage/out_stage_reg[13]_C/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.441ns (13.394%)  route 2.852ns (86.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.211    -0.406    reset_sync/clk_out1
    SLICE_X71Y126        FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDPE (Prop_fdpe_C_Q)         0.341    -0.065 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=2265, routed)        2.400     2.335    mod/pipeline_stage[6].stage/Q[0]
    SLICE_X56Y75         LUT4 (Prop_lut4_I0_O)        0.100     2.435 f  mod/pipeline_stage[6].stage/out_stage_reg[13]_LDC_i_2__5/O
                         net (fo=2, routed)           0.452     2.887    mod/pipeline_stage[7].stage/out_stage_reg[13]_C_1
    SLICE_X59Y75         FDCE                                         f  mod/pipeline_stage[7].stage/out_stage_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        1.127     9.223    mod/pipeline_stage[7].stage/clk_out1
    SLICE_X59Y75         FDCE                                         r  mod/pipeline_stage[7].stage/out_stage_reg[13]_C/C
                         clock pessimism              0.287     9.510    
                         clock uncertainty           -0.074     9.436    
    SLICE_X59Y75         FDCE (Recov_fdce_C_CLR)     -0.430     9.006    mod/pipeline_stage[7].stage/out_stage_reg[13]_C
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -2.887    
  -------------------------------------------------------------------
                         slack                                  6.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[30].stage/out_stage_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[31].stage/out_stage_reg[19]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.881%)  route 0.318ns (63.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.562    -0.602    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X39Y103        FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 f  mod/pipeline_stage[30].stage/out_stage_reg[19]_C/Q
                         net (fo=3, routed)           0.168    -0.293    mod/pipeline_stage[30].stage/out_stage_reg[19]_C_n_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.045    -0.248 f  mod/pipeline_stage[30].stage/out_stage_reg[19]_LDC_i_1__29/O
                         net (fo=2, routed)           0.150    -0.098    mod/pipeline_stage[31].stage/out_stage_reg[19]_P_0
    SLICE_X34Y99         FDPE                                         f  mod/pipeline_stage[31].stage/out_stage_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.842    -0.831    mod/pipeline_stage[31].stage/clk_out1
    SLICE_X34Y99         FDPE                                         r  mod/pipeline_stage[31].stage/out_stage_reg[19]_P/C
                         clock pessimism              0.509    -0.322    
    SLICE_X34Y99         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.393    mod/pipeline_stage[31].stage/out_stage_reg[19]_P
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[23].stage/out_stage_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.619%)  route 0.351ns (65.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[22].stage/clk_out1
    SLICE_X59Y100        FDCE                                         r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.462 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/Q
                         net (fo=3, routed)           0.097    -0.365    mod/pipeline_stage[22].stage/out_stage_reg[17]_C_n_0
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.045    -0.320 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_1__21/O
                         net (fo=2, routed)           0.254    -0.066    mod/pipeline_stage[23].stage/out_stage_reg[17]_P_0
    SLICE_X58Y98         FDPE                                         f  mod/pipeline_stage[23].stage/out_stage_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[23].stage/clk_out1
    SLICE_X58Y98         FDPE                                         r  mod/pipeline_stage[23].stage/out_stage_reg[17]_P/C
                         clock pessimism              0.509    -0.326    
    SLICE_X58Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.397    mod/pipeline_stage[23].stage/out_stage_reg[17]_P
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[23].stage/out_stage_reg[17]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.189ns (40.728%)  route 0.275ns (59.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[22].stage/clk_out1
    SLICE_X59Y100        FDCE                                         r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  mod/pipeline_stage[22].stage/out_stage_reg[17]_C/Q
                         net (fo=3, routed)           0.097    -0.365    mod/pipeline_stage[22].stage/out_stage_reg[17]_C_n_0
    SLICE_X58Y100        LUT4 (Prop_lut4_I1_O)        0.048    -0.317 f  mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_2__21/O
                         net (fo=2, routed)           0.178    -0.139    mod/pipeline_stage[23].stage/out_stage_reg[17]_C_1
    SLICE_X59Y99         FDCE                                         f  mod/pipeline_stage[23].stage/out_stage_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[23].stage/clk_out1
    SLICE_X59Y99         FDCE                                         r  mod/pipeline_stage[23].stage/out_stage_reg[17]_C/C
                         clock pessimism              0.509    -0.326    
    SLICE_X59Y99         FDCE (Remov_fdce_C_CLR)     -0.158    -0.484    mod/pipeline_stage[23].stage/out_stage_reg[17]_C
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[25].stage/out_stage_reg[20]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[26].stage/out_stage_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.840%)  route 0.333ns (64.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.556    -0.608    mod/pipeline_stage[25].stage/clk_out1
    SLICE_X52Y110        FDPE                                         r  mod/pipeline_stage[25].stage/out_stage_reg[20]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDPE (Prop_fdpe_C_Q)         0.141    -0.467 f  mod/pipeline_stage[25].stage/out_stage_reg[20]_P/Q
                         net (fo=3, routed)           0.172    -0.296    mod/pipeline_stage[25].stage/out_stage_reg[20]_P_n_0
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.045    -0.251 f  mod/pipeline_stage[25].stage/out_stage_reg[20]_LDC_i_1__24/O
                         net (fo=2, routed)           0.161    -0.089    mod/pipeline_stage[26].stage/out_stage_reg[20]_P_0
    SLICE_X51Y110        FDPE                                         f  mod/pipeline_stage[26].stage/out_stage_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.827    -0.846    mod/pipeline_stage[26].stage/clk_out1
    SLICE_X51Y110        FDPE                                         r  mod/pipeline_stage[26].stage/out_stage_reg[20]_P/C
                         clock pessimism              0.504    -0.342    
    SLICE_X51Y110        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.437    mod/pipeline_stage[26].stage/out_stage_reg[20]_P
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[10].stage/out_stage_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[11].stage/out_stage_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.867%)  route 0.333ns (64.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.558    -0.606    mod/pipeline_stage[10].stage/clk_out1
    SLICE_X51Y141        FDPE                                         r  mod/pipeline_stage[10].stage/out_stage_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  mod/pipeline_stage[10].stage/out_stage_reg[1]_P/Q
                         net (fo=3, routed)           0.165    -0.300    mod/pipeline_stage[10].stage/out_stage_reg[1]_P_n_0
    SLICE_X51Y141        LUT4 (Prop_lut4_I2_O)        0.045    -0.255 f  mod/pipeline_stage[10].stage/out_stage_reg[1]_LDC_i_1__9/O
                         net (fo=2, routed)           0.168    -0.088    mod/pipeline_stage[11].stage/out_stage_reg[1]_P_0
    SLICE_X52Y141        FDPE                                         f  mod/pipeline_stage[11].stage/out_stage_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.826    -0.846    mod/pipeline_stage[11].stage/clk_out1
    SLICE_X52Y141        FDPE                                         r  mod/pipeline_stage[11].stage/out_stage_reg[1]_P/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y141        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.437    mod/pipeline_stage[11].stage/out_stage_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[21].stage/out_stage_reg[16]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.906%)  route 0.347ns (65.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[20].stage/clk_out1
    SLICE_X61Y100        FDPE                                         r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.165    -0.297    mod/pipeline_stage[20].stage/out_stage_reg[16]_P_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.252 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_1__19/O
                         net (fo=2, routed)           0.182    -0.070    mod/pipeline_stage[21].stage/out_stage_reg[16]_P_0
    SLICE_X61Y99         FDPE                                         f  mod/pipeline_stage[21].stage/out_stage_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[21].stage/clk_out1
    SLICE_X61Y99         FDPE                                         r  mod/pipeline_stage[21].stage/out_stage_reg[16]_P/C
                         clock pessimism              0.509    -0.326    
    SLICE_X61Y99         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.421    mod/pipeline_stage[21].stage/out_stage_reg[16]_P
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[18].stage/out_stage_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[19].stage/out_stage_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.033%)  route 0.377ns (66.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.563    -0.601    mod/pipeline_stage[18].stage/clk_out1
    SLICE_X71Y100        FDPE                                         r  mod/pipeline_stage[18].stage/out_stage_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  mod/pipeline_stage[18].stage/out_stage_reg[8]_P/Q
                         net (fo=3, routed)           0.165    -0.295    mod/pipeline_stage[18].stage/out_stage_reg[8]_P_n_0
    SLICE_X71Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.250 f  mod/pipeline_stage[18].stage/out_stage_reg[8]_LDC_i_1__17/O
                         net (fo=2, routed)           0.212    -0.038    mod/pipeline_stage[19].stage/out_stage_reg[8]_P_0
    SLICE_X70Y98         FDPE                                         f  mod/pipeline_stage[19].stage/out_stage_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.841    -0.832    mod/pipeline_stage[19].stage/clk_out1
    SLICE_X70Y98         FDPE                                         r  mod/pipeline_stage[19].stage/out_stage_reg[8]_P/C
                         clock pessimism              0.509    -0.323    
    SLICE_X70Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.394    mod/pipeline_stage[19].stage/out_stage_reg[8]_P
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[21].stage/out_stage_reg[16]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.183ns (34.607%)  route 0.346ns (65.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.561    -0.603    mod/pipeline_stage[20].stage/clk_out1
    SLICE_X61Y100        FDPE                                         r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 r  mod/pipeline_stage[20].stage/out_stage_reg[16]_P/Q
                         net (fo=3, routed)           0.165    -0.297    mod/pipeline_stage[20].stage/out_stage_reg[16]_P_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I3_O)        0.042    -0.255 f  mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_2__19/O
                         net (fo=2, routed)           0.181    -0.074    mod/pipeline_stage[21].stage/out_stage_reg[16]_C_1
    SLICE_X60Y99         FDCE                                         f  mod/pipeline_stage[21].stage/out_stage_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.838    -0.835    mod/pipeline_stage[21].stage/clk_out1
    SLICE_X60Y99         FDCE                                         r  mod/pipeline_stage[21].stage/out_stage_reg[16]_C/C
                         clock pessimism              0.509    -0.326    
    SLICE_X60Y99         FDCE (Remov_fdce_C_CLR)     -0.129    -0.455    mod/pipeline_stage[21].stage/out_stage_reg[16]_C
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[29].stage/out_stage_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[30].stage/out_stage_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.189ns (37.437%)  route 0.316ns (62.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.564    -0.600    mod/pipeline_stage[29].stage/clk_out1
    SLICE_X35Y106        FDPE                                         r  mod/pipeline_stage[29].stage/out_stage_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  mod/pipeline_stage[29].stage/out_stage_reg[0]_P/Q
                         net (fo=3, routed)           0.096    -0.363    mod/pipeline_stage[29].stage/out_stage_reg[0]_P_n_0
    SLICE_X34Y106        LUT4 (Prop_lut4_I3_O)        0.048    -0.315 f  mod/pipeline_stage[29].stage/out_stage_reg[0]_LDC_i_2__28/O
                         net (fo=2, routed)           0.220    -0.095    mod/pipeline_stage[30].stage/out_stage_reg[0]_C_1
    SLICE_X32Y99         FDCE                                         f  mod/pipeline_stage[30].stage/out_stage_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.843    -0.830    mod/pipeline_stage[30].stage/clk_out1
    SLICE_X32Y99         FDCE                                         r  mod/pipeline_stage[30].stage/out_stage_reg[0]_C/C
                         clock pessimism              0.509    -0.321    
    SLICE_X32Y99         FDCE (Remov_fdce_C_CLR)     -0.158    -0.479    mod/pipeline_stage[30].stage/out_stage_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 mod/pipeline_stage[4].stage/out_stage_reg[13]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/pipeline_stage[5].stage/out_stage_reg[13]_P/PRE
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.258%)  route 0.391ns (67.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.555    -0.609    mod/pipeline_stage[4].stage/clk_out1
    SLICE_X51Y78         FDCE                                         r  mod/pipeline_stage[4].stage/out_stage_reg[13]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.468 f  mod/pipeline_stage[4].stage/out_stage_reg[13]_C/Q
                         net (fo=3, routed)           0.223    -0.245    mod/pipeline_stage[4].stage/out_stage_reg[13]_C_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.200 f  mod/pipeline_stage[4].stage/out_stage_reg[13]_LDC_i_1__3/O
                         net (fo=2, routed)           0.168    -0.033    mod/pipeline_stage[5].stage/out_stage_reg[13]_P_0
    SLICE_X54Y78         FDPE                                         f  mod/pipeline_stage[5].stage/out_stage_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2521, routed)        0.822    -0.851    mod/pipeline_stage[5].stage/clk_out1
    SLICE_X54Y78         FDPE                                         r  mod/pipeline_stage[5].stage/out_stage_reg[13]_P/C
                         clock pessimism              0.504    -0.347    
    SLICE_X54Y78         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.418    mod/pipeline_stage[5].stage/out_stage_reg[13]_P
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.386    





