INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/blk_mem_gen_ff/sim/blk_mem_gen_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/pruebas_ipd432/Modulos_utiles/uart/data_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_baud_tick_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_tick_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/TOP_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/main_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/ContadorN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContadorN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/memory_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/divisor_frec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divisor_frec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/EContadorN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EContadorN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/EContadorN_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EContadorN_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/dista_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dista_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/sqrt_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
