// MSR
pub const MSR_IA32_SYSENTER_CS: u32 = 0x0000_0174;
pub const MSR_IA32_SYSENTER_ESP: u32 = 0x0000_0175;
pub const MSR_IA32_SYSENTER_EIP: u32 = 0x0000_0176;

pub const MSR_IA32_CR_PAT: u32 = 0x0000_0277;

pub const MSR_IA32_VMX_BASIC: u32 = 0x0000_0480;
pub const MSR_IA32_VMX_PINBASED_CTLS: u32 = 0x0000_0481;
pub const MSR_IA32_VMX_PROCBASED_CTLS: u32 = 0x0000_0482;
pub const MSR_IA32_VMX_EXIT_CTLS: u32 = 0x0000_0483;
pub const MSR_IA32_VMX_ENTRY_CTLS: u32 = 0x0000_0484;
pub const MSR_IA32_VMX_MISC: u32 = 0x0000_0485;
pub const MSR_IA32_VMX_CR0_FIXED0: u32 = 0x0000_0486;
pub const MSR_IA32_VMX_CR0_FIXED1: u32 = 0x0000_0487;
pub const MSR_IA32_VMX_CR4_FIXED0: u32 = 0x0000_0488;
pub const MSR_IA32_VMX_CR4_FIXED1: u32 = 0x0000_0489;
pub const MSR_IA32_VMX_VMCS_ENUM: u32 = 0x0000_048a;
pub const MSR_IA32_VMX_PROCBASED_CTLS2: u32 = 0x0000_048b;
pub const MSR_IA32_VMX_EPT_VPID_CAP: u32 = 0x0000_048c;

pub const MSR_EFER: u32 = 0xc000_0080;
