[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|LFSR_8",
    "duplicate":"~top|top/crossbar:Crossbar/ICache:ICache/lfsr8:LFSR_8",
    "index":0.5405405405405406
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|S011HD1P_X32Y2D128_BW",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM:ICacheRAM/S011HD1P_X32Y2D128_BW:S011HD1P_X32Y2D128_BW",
    "index":0.5945945945945946
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|S011HD1P_X32Y2D128_BW_1",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM:ICacheRAM/S011HD1P_X32Y2D128_BW_1:S011HD1P_X32Y2D128_BW",
    "index":0.6216216216216216
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|S011HD1P_X32Y2D128_BW_2",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM:ICacheRAM/S011HD1P_X32Y2D128_BW_2:S011HD1P_X32Y2D128_BW",
    "index":0.6486486486486487
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|S011HD1P_X32Y2D128_BW_3",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM:ICacheRAM/S011HD1P_X32Y2D128_BW_3:S011HD1P_X32Y2D128_BW",
    "index":0.6756756756756757
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|ICacheRAM",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM:ICacheRAM",
    "index":0.7027027027027027
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|LFSR_8_1",
    "duplicate":"~top|top/crossbar:Crossbar/DCache:DCache/lfsr8:LFSR_8",
    "index":0.7297297297297297
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|S011HD1P_X32Y2D128_BW_4",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM_1:ICacheRAM/S011HD1P_X32Y2D128_BW:S011HD1P_X32Y2D128_BW",
    "index":0.7837837837837838
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|S011HD1P_X32Y2D128_BW_5",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM_1:ICacheRAM/S011HD1P_X32Y2D128_BW_1:S011HD1P_X32Y2D128_BW",
    "index":0.8108108108108109
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|S011HD1P_X32Y2D128_BW_6",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM_1:ICacheRAM/S011HD1P_X32Y2D128_BW_2:S011HD1P_X32Y2D128_BW",
    "index":0.8378378378378378
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|S011HD1P_X32Y2D128_BW_7",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM_1:ICacheRAM/S011HD1P_X32Y2D128_BW_3:S011HD1P_X32Y2D128_BW",
    "index":0.8648648648648649
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~top|ICacheRAM_1",
    "duplicate":"~top|top/crossbar:Crossbar/ICacheRAM_1:ICacheRAM",
    "index":0.8918918918918919
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"top.S011HD1P_X32Y2D128_BW",
    "name":"S011HD1P_X32Y2D128_BW.v",
    "text":"\nmodule S011HD1P_X32Y2D128_BW(\n    Q, CLK, CEN, WEN, BWEN, A, D\n);\nparameter Bits = 128;\nparameter Word_Depth = 64;\nparameter Add_Width = 6;\nparameter Wen_Width = 128;\n\noutput reg [Bits-1:0] Q;\ninput                 CLK;\ninput                 CEN;\ninput                 WEN;\ninput [Wen_Width-1:0] BWEN;\ninput [Add_Width-1:0] A;\ninput [Bits-1:0]      D;\n\nwire cen  = ~CEN;\nwire wen  = ~WEN;\nwire [Wen_Width-1:0] bwen = ~BWEN;\n\nreg [Bits-1:0] ram [0:Word_Depth-1];\nalways @(posedge CLK) begin\n    if(cen && wen) begin\n        ram[A] <= (D & bwen) | (ram[A] & ~bwen);\n    end\n    Q <= cen && !wen ? ram[A] : {4{$random}};\nend\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"top.memory",
    "name":"memory.v",
    "text":"import \"DPI-C\" function void pmem_read(input int raddr, output longint rdata);\nimport \"DPI-C\" function void pmem_write(input int waddr, input longint wdata, input byte wmask);\nmodule memory(input clock,input [31:0]raddr,output [63:0] rdata,input [31:0]waddr,input [63:0]wdata,input [7:0]wmask);\n always @(negedge clock) begin\n  pmem_read(raddr, rdata);\n  pmem_write(waddr, wdata, wmask);\n end\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"top.print_csr",
    "name":"print_csr.v",
    "text":"import \"DPI-C\" function void set_csr_ptr(input logic [63:0] a []);\n\nmodule print_csr(\n input [63:0] rf_0,\n input [63:0] rf_1,\n input [63:0] rf_2,\n input [63:0] rf_3,\n input [63:0] rf_4,\n input [63:0] rf_5\n);\nlogic [63:0] rf[5:0];\n\nassign rf[0]=rf_0;\nassign rf[1]=rf_1;\nassign rf[2]=rf_2;\nassign rf[3]=rf_3;\nassign rf[4]=rf_4;\nassign rf[5]=rf_5;\n\ninitial set_csr_ptr(rf);  // rf为通用寄存器的二维数组变量\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"top.print_gpr",
    "name":"print_gpr.v",
    "text":"import \"DPI-C\" function void set_gpr_ptr(input logic [63:0] a []);\n\nmodule print_gpr(\n input [63:0] rf_0,\n input [63:0] rf_1,\n input [63:0] rf_2,\n input [63:0] rf_3,\n input [63:0] rf_4,\n input [63:0] rf_5,\n input [63:0] rf_6,\n input [63:0] rf_7,\n input [63:0] rf_8,\n input [63:0] rf_9,\n input [63:0] rf_10,\n input [63:0] rf_11,\n input [63:0] rf_12,\n input [63:0] rf_13,\n input [63:0] rf_14,\n input [63:0] rf_15,\n input [63:0] rf_16,\n input [63:0] rf_17,\n input [63:0] rf_18,\n input [63:0] rf_19,\n input [63:0] rf_20,\n input [63:0] rf_21,\n input [63:0] rf_22,\n input [63:0] rf_23,\n input [63:0] rf_24,\n input [63:0] rf_25,\n input [63:0] rf_26,\n input [63:0] rf_27,\n input [63:0] rf_28,\n input [63:0] rf_29,\n input [63:0] rf_30,\n input [63:0] rf_31\n \n);\nlogic [63:0] rf[31:0];\n\nassign rf[0]=rf_0;\nassign rf[1]=rf_1;\nassign rf[2]=rf_2;\nassign rf[3]=rf_3;\nassign rf[4]=rf_4;\nassign rf[5]=rf_5;\nassign rf[6]=rf_6;\nassign rf[7]=rf_7;\nassign rf[8]=rf_8;\nassign rf[9]=rf_9;\nassign rf[10]=rf_10;\nassign rf[11]=rf_11;\nassign rf[12]=rf_12;\nassign rf[13]=rf_13;\nassign rf[14]=rf_14;\nassign rf[15]=rf_15;\nassign rf[16]=rf_16;\nassign rf[17]=rf_17;\nassign rf[18]=rf_18;\nassign rf[19]=rf_19;\nassign rf[20]=rf_20;\nassign rf[21]=rf_21;\nassign rf[22]=rf_22;\nassign rf[23]=rf_23;\nassign rf[24]=rf_24;\nassign rf[25]=rf_25;\nassign rf[26]=rf_26;\nassign rf[27]=rf_27;\nassign rf[28]=rf_28;\nassign rf[29]=rf_29;\nassign rf[30]=rf_30;\nassign rf[31]=rf_31;\n\ninitial set_gpr_ptr(rf);  // rf为通用寄存器的二维数组变量\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|WBU>WB_reg_pc"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"top.ebreak",
    "name":"ebreak.v",
    "text":"import \"DPI-C\" function void cpp_break ();\n\nmodule ebreak(input en_break,input clk);\n  \n  always @ (posedge clk)\n    if(en_break)\n      cpp_break();\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|EXU>EXE_reg_inst"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|EXU>EXE_reg_pc"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"top.itrace",
    "name":"itrace.v",
    "text":"import \"DPI-C\" function void set_itrace_ptr(input logic [63:0] a []);\n\nmodule itrace(\n input [63:0] pc,\n input [31:0] inst,\n input en\n);\nlogic [63:0] rf[2:0];\nassign rf[0]=pc;\nassign rf[1]={32'h0,inst};\nassign rf[2]={63'h0,en};\ninitial set_itrace_ptr(rf);  // rf为通用寄存器的二维数组变量\n\nendmodule\n"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/cyh/ysyx-workbench/npc/vsrc"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~top|top>io_timer_diff_skip",
    "sources":[
      "~top|top>reset"
    ]
  }
]