Running: E:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/tb_isim_beh.exe -prj C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/tb_beh.prj work.tb work.glbl 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/adder.v\" into library work
Analyzing Verilog file \"C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/regfile.v\" into library work
Analyzing Verilog file \"C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/inst_rom.v\" into library work
Analyzing Verilog file \"C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/data_ram.v\" into library work
Analyzing Verilog file \"C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/alu.v\" into library work
Analyzing Verilog file \"C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/single_cycle_cpu.v\" into library work
WARNING:HDLCompiler:327 - "C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/single_cycle_cpu.v" Line 222: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file \"C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/tb.v\" into library work
Analyzing Verilog file \"E:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/single_cycle_cpu.v" Line 222: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module inst_rom
Compiling module regfile
Compiling module adder
Compiling module alu
Compiling module data_ram
Compiling module single_cycle_cpu
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/shichenyang/Desktop/CPU_LAB_fpga_blue/LS_CPU_LAB/6_single_cycle_cpu/tb_isim_beh.exe
Fuse Memory Usage: 22008 KB
Fuse CPU Usage: 374 ms
