// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pyrconstuct_top_Block_dummy_proc2_exit_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        imgOutTmpBlockRam_M_real_V_address0,
        imgOutTmpBlockRam_M_real_V_ce0,
        imgOutTmpBlockRam_M_real_V_q0,
        imgOutTmpBlockRam_M_imag_V_address0,
        imgOutTmpBlockRam_M_imag_V_ce0,
        imgOutTmpBlockRam_M_imag_V_q0,
        fftPyrOut_M_real_V_address0,
        fftPyrOut_M_real_V_ce0,
        fftPyrOut_M_real_V_we0,
        fftPyrOut_M_real_V_d0,
        fftPyrOut_M_imag_V_address0,
        fftPyrOut_M_imag_V_ce0,
        fftPyrOut_M_imag_V_we0,
        fftPyrOut_M_imag_V_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_st3_fsm_2 = 4'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_1F = 32'b11111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [9:0] imgOutTmpBlockRam_M_real_V_address0;
output   imgOutTmpBlockRam_M_real_V_ce0;
input  [23:0] imgOutTmpBlockRam_M_real_V_q0;
output  [9:0] imgOutTmpBlockRam_M_imag_V_address0;
output   imgOutTmpBlockRam_M_imag_V_ce0;
input  [23:0] imgOutTmpBlockRam_M_imag_V_q0;
output  [10:0] fftPyrOut_M_real_V_address0;
output   fftPyrOut_M_real_V_ce0;
output   fftPyrOut_M_real_V_we0;
output  [23:0] fftPyrOut_M_real_V_d0;
output  [10:0] fftPyrOut_M_imag_V_address0;
output   fftPyrOut_M_imag_V_ce0;
output   fftPyrOut_M_imag_V_we0;
output  [23:0] fftPyrOut_M_imag_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg imgOutTmpBlockRam_M_real_V_ce0;
reg imgOutTmpBlockRam_M_imag_V_ce0;
reg fftPyrOut_M_real_V_ce0;
reg fftPyrOut_M_real_V_we0;
reg fftPyrOut_M_imag_V_ce0;
reg fftPyrOut_M_imag_V_we0;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
wire   [2:0] limits_address0;
reg    limits_ce0;
wire   [9:0] limits_q0;
wire   [10:0] consFilters_V_address0;
reg    consFilters_V_ce0;
wire   [8:0] consFilters_V_q0;
reg   [11:0] coefIdx_1_i_reg_159;
reg   [9:0] idx_reg_169;
wire   [2:0] l_fu_186_p2;
reg   [2:0] l_reg_339;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_81;
wire   [0:0] exitcond_i2_fu_180_p2;
wire   [9:0] tmp_fu_215_p1;
reg   [9:0] tmp_reg_349;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_96;
wire   [11:0] coefIdx_fu_219_p2;
reg   [11:0] coefIdx_reg_354;
wire   [9:0] tmp_13_cast_fu_231_p1;
reg   [9:0] tmp_13_cast_reg_359;
wire   [9:0] tmp_11_fu_239_p2;
reg   [9:0] tmp_11_reg_364;
wire   [0:0] exitcond_fu_249_p2;
reg   [0:0] exitcond_reg_369;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_bdd_111;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_369_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_369_pp0_it2;
wire   [9:0] i_fu_254_p2;
wire   [63:0] tmp_8_fu_284_p1;
reg   [63:0] tmp_8_reg_388;
reg   [63:0] ap_reg_ppstg_tmp_8_reg_388_pp0_it1;
reg   [63:0] ap_reg_ppstg_tmp_8_reg_388_pp0_it2;
wire   [11:0] tmp_12_fu_289_p2;
reg  signed [23:0] imgOutTmpBlockRam_M_real_V_lo_reg_404;
reg  signed [23:0] imgOutTmpBlockRam_M_imag_V_lo_reg_409;
reg   [8:0] consFilters_V_load_reg_414;
reg   [23:0] tmp_2_reg_419;
reg   [23:0] tmp_10_reg_424;
reg   [11:0] coefIdx_0_i_reg_136;
reg    ap_sig_bdd_162;
reg   [11:0] ap_reg_phibuf_coefIdx_0_i_reg_136;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_nseq_ST_st2_fsm_1;
reg    ap_sig_bdd_172;
reg   [2:0] l_0_i_reg_148;
wire   [63:0] tmp_3_fu_192_p1;
wire   [63:0] tmp_7_fu_278_p1;
wire   [8:0] tmp_4_fu_205_p4;
wire   [11:0] nlimit_cast_fu_197_p1;
wire   [8:0] tmp_9_fu_201_p1;
wire   [8:0] tmp_s_fu_225_p2;
wire   [9:0] tmp_13_fu_235_p1;
wire   [9:0] tmp_14_fu_245_p1;
wire   [0:0] tmp_6_fu_260_p2;
wire   [9:0] idx_1_fu_265_p2;
wire   [9:0] i_0_i_fu_270_p3;
wire  signed [31:0] p_Val2_s_fu_322_p2;
wire  signed [31:0] p_Val2_2_fu_329_p2;
wire   [8:0] p_Val2_s_fu_322_p1;
wire   [31:0] OP2_V_cast_fu_301_p1;
wire   [8:0] p_Val2_2_fu_329_p1;


pyrconstuct_top_Block_dummy_proc2_exit_proc_limits #(
    .DataWidth( 10 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
limits_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( limits_address0 ),
    .ce0( limits_ce0 ),
    .q0( limits_q0 )
);

pyrconstuct_top_Block_dummy_proc2_exit_proc_consFilters_V #(
    .DataWidth( 9 ),
    .AddressRange( 1520 ),
    .AddressWidth( 11 ))
consFilters_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( consFilters_V_address0 ),
    .ce0( consFilters_V_ce0 ),
    .q0( consFilters_V_q0 )
);

pyrconstuct_top_mul_mul_24s_9ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
pyrconstuct_top_mul_mul_24s_9ns_32_1_U8(
    .din0( imgOutTmpBlockRam_M_real_V_lo_reg_404 ),
    .din1( p_Val2_s_fu_322_p1 ),
    .dout( p_Val2_s_fu_322_p2 )
);

pyrconstuct_top_mul_mul_24s_9ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
pyrconstuct_top_mul_mul_24s_9ns_32_1_U9(
    .din0( imgOutTmpBlockRam_M_imag_V_lo_reg_409 ),
    .din1( p_Val2_2_fu_329_p1 ),
    .dout( p_Val2_2_fu_329_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond_i2_fu_180_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(ap_const_lv1_0 == exitcond_fu_249_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_fu_249_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(ap_const_lv1_0 == exitcond_fu_249_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond_fu_249_p2) & (ap_const_logic_1 == ap_sig_nseq_ST_st2_fsm_1))) begin
        coefIdx_0_i_reg_136 <= coefIdx_reg_354;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_1 == ap_sig_nseq_ST_st2_fsm_1))) begin
        coefIdx_0_i_reg_136 <= ap_reg_phibuf_coefIdx_0_i_reg_136;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_162)) begin
        coefIdx_0_i_reg_136 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_fu_249_p2))) begin
        coefIdx_1_i_reg_159 <= tmp_12_fu_289_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        coefIdx_1_i_reg_159 <= coefIdx_0_i_reg_136;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_fu_249_p2))) begin
        idx_reg_169 <= i_fu_254_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        idx_reg_169 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond_fu_249_p2))) begin
        l_0_i_reg_148 <= l_reg_339;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_162)) begin
        l_0_i_reg_148 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond_fu_249_p2))) begin
        ap_reg_phibuf_coefIdx_0_i_reg_136 <= coefIdx_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3)) begin
        ap_reg_ppstg_exitcond_reg_369_pp0_it1 <= exitcond_reg_369;
        ap_reg_ppstg_tmp_8_reg_388_pp0_it1[11 : 0] <= tmp_8_reg_388[11 : 0];
        exitcond_reg_369 <= exitcond_fu_249_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_true == ap_true)) begin
        ap_reg_ppstg_exitcond_reg_369_pp0_it2 <= ap_reg_ppstg_exitcond_reg_369_pp0_it1;
        ap_reg_ppstg_tmp_8_reg_388_pp0_it2[11 : 0] <= ap_reg_ppstg_tmp_8_reg_388_pp0_it1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        coefIdx_reg_354 <= coefIdx_fu_219_p2;
        tmp_11_reg_364 <= tmp_11_fu_239_p2;
        tmp_13_cast_reg_359[8 : 0] <= tmp_13_cast_fu_231_p1[8 : 0];
        tmp_reg_349[8 : 0] <= tmp_fu_215_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_369))) begin
        consFilters_V_load_reg_414 <= consFilters_V_q0;
        imgOutTmpBlockRam_M_imag_V_lo_reg_409 <= imgOutTmpBlockRam_M_imag_V_q0;
        imgOutTmpBlockRam_M_real_V_lo_reg_404 <= imgOutTmpBlockRam_M_real_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        l_reg_339 <= l_fu_186_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_369_pp0_it1)) begin
        tmp_10_reg_424 <= {{p_Val2_2_fu_329_p2[ap_const_lv32_1F : ap_const_lv32_8]}};
        tmp_2_reg_419 <= {{p_Val2_s_fu_322_p2[ap_const_lv32_1F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_fu_249_p2))) begin
        tmp_8_reg_388[11 : 0] <= tmp_8_fu_284_p1[11 : 0];
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st2_fsm_1 or exitcond_i2_fu_180_p2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond_i2_fu_180_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_i2_fu_180_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond_i2_fu_180_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_111) begin
    if (ap_sig_bdd_111) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_81) begin
    if (ap_sig_bdd_81) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_96) begin
    if (ap_sig_bdd_96) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_172) begin
    if (ap_sig_bdd_172) begin
        ap_sig_nseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_nseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        consFilters_V_ce0 = ap_const_logic_1;
    end else begin
        consFilters_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it3) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
        fftPyrOut_M_imag_V_ce0 = ap_const_logic_1;
    end else begin
        fftPyrOut_M_imag_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_exitcond_reg_369_pp0_it2) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_369_pp0_it2))) begin
        fftPyrOut_M_imag_V_we0 = ap_const_logic_1;
    end else begin
        fftPyrOut_M_imag_V_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it3) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
        fftPyrOut_M_real_V_ce0 = ap_const_logic_1;
    end else begin
        fftPyrOut_M_real_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_exitcond_reg_369_pp0_it2) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_369_pp0_it2))) begin
        fftPyrOut_M_real_V_we0 = ap_const_logic_1;
    end else begin
        fftPyrOut_M_real_V_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        imgOutTmpBlockRam_M_imag_V_ce0 = ap_const_logic_1;
    end else begin
        imgOutTmpBlockRam_M_imag_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        imgOutTmpBlockRam_M_real_V_ce0 = ap_const_logic_1;
    end else begin
        imgOutTmpBlockRam_M_real_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        limits_ce0 = ap_const_logic_1;
    end else begin
        limits_ce0 = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or exitcond_i2_fu_180_p2 or exitcond_fu_249_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_162) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_162) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond_i2_fu_180_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
        end
        ap_ST_pp0_stg0_fsm_3 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond_fu_249_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond_fu_249_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign OP2_V_cast_fu_301_p1 = consFilters_V_load_reg_414;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_111 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_162 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_NS_fsm) begin
    ap_sig_bdd_172 = (ap_const_lv1_1 == ap_NS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_81 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_96 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign coefIdx_fu_219_p2 = (coefIdx_0_i_reg_136 + nlimit_cast_fu_197_p1);

assign consFilters_V_address0 = tmp_8_fu_284_p1;

assign exitcond_fu_249_p2 = (tmp_14_fu_245_p1 == tmp_11_reg_364? 1'b1: 1'b0);

assign exitcond_i2_fu_180_p2 = (l_0_i_reg_148 == ap_const_lv3_7? 1'b1: 1'b0);

assign fftPyrOut_M_imag_V_address0 = ap_reg_ppstg_tmp_8_reg_388_pp0_it2;

assign fftPyrOut_M_imag_V_d0 = tmp_10_reg_424;

assign fftPyrOut_M_real_V_address0 = ap_reg_ppstg_tmp_8_reg_388_pp0_it2;

assign fftPyrOut_M_real_V_d0 = tmp_2_reg_419;

assign i_0_i_fu_270_p3 = ((tmp_6_fu_260_p2[0:0] === 1'b1) ? idx_reg_169 : idx_1_fu_265_p2);

assign i_fu_254_p2 = (ap_const_lv10_1 + idx_reg_169);

assign idx_1_fu_265_p2 = (idx_reg_169 + tmp_13_cast_reg_359);

assign imgOutTmpBlockRam_M_imag_V_address0 = tmp_7_fu_278_p1;

assign imgOutTmpBlockRam_M_real_V_address0 = tmp_7_fu_278_p1;

assign l_fu_186_p2 = (l_0_i_reg_148 + ap_const_lv3_1);

assign limits_address0 = tmp_3_fu_192_p1;

assign nlimit_cast_fu_197_p1 = limits_q0;

assign p_Val2_2_fu_329_p1 = OP2_V_cast_fu_301_p1;

assign p_Val2_s_fu_322_p1 = OP2_V_cast_fu_301_p1;

assign tmp_11_fu_239_p2 = (limits_q0 + tmp_13_fu_235_p1);

assign tmp_12_fu_289_p2 = (coefIdx_1_i_reg_159 + ap_const_lv12_1);

assign tmp_13_cast_fu_231_p1 = tmp_s_fu_225_p2;

assign tmp_13_fu_235_p1 = coefIdx_0_i_reg_136[9:0];

assign tmp_14_fu_245_p1 = coefIdx_1_i_reg_159[9:0];

assign tmp_3_fu_192_p1 = l_0_i_reg_148;

assign tmp_4_fu_205_p4 = {{limits_q0[ap_const_lv32_9 : ap_const_lv32_1]}};

assign tmp_6_fu_260_p2 = (idx_reg_169 < tmp_reg_349? 1'b1: 1'b0);

assign tmp_7_fu_278_p1 = i_0_i_fu_270_p3;

assign tmp_8_fu_284_p1 = coefIdx_1_i_reg_159;

assign tmp_9_fu_201_p1 = limits_q0[8:0];

assign tmp_fu_215_p1 = tmp_4_fu_205_p4;

assign tmp_s_fu_225_p2 = (ap_const_lv9_0 - tmp_9_fu_201_p1);
always @ (posedge ap_clk) begin
    tmp_reg_349[9] <= 1'b0;
    tmp_13_cast_reg_359[9] <= 1'b0;
    tmp_8_reg_388[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_8_reg_388_pp0_it1[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_8_reg_388_pp0_it2[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end



endmodule //pyrconstuct_top_Block_dummy_proc2_exit_proc

