Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 20 15:35:30 2023
| Host         : DESKTOP-5CIH7MF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mips_wrapper_timing_summary_routed.rpt -pb mips_wrapper_timing_summary_routed.pb -rpx mips_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                782         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (782)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5540)
5. checking no_input_delay (1)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (782)
--------------------------
 There are 782 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5540)
---------------------------------------------------
 There are 5540 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5604          inf        0.000                      0                 5604           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5604 Endpoints
Min Delay          5604 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.322ns  (logic 3.615ns (12.764%)  route 24.707ns (87.236%))
  Logic Levels:           19  (FDRE=1 LUT3=2 LUT5=5 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.511     9.018    inst_decode/RegisterFile/RD2[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.327     9.345 r  inst_decode/RegisterFile/Result[22]_INST_0_i_128/O
                         net (fo=5, routed)           1.043    10.388    inst_decode/RegisterFile/Result[22]_INST_0_i_128_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  inst_decode/RegisterFile/Result[22]_INST_0_i_116/O
                         net (fo=3, routed)           0.951    11.464    inst_decode/RegisterFile/Result[22]_INST_0_i_116_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  inst_decode/RegisterFile/Result[22]_INST_0_i_100/O
                         net (fo=3, routed)           0.658    12.246    inst_decode/RegisterFile/Result[22]_INST_0_i_100_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.124    12.370 r  inst_decode/RegisterFile/Result[22]_INST_0_i_86/O
                         net (fo=5, routed)           1.266    13.635    inst_decode/RegisterFile/Result[22]_INST_0_i_86_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I3_O)        0.124    13.759 r  inst_decode/RegisterFile/Result[22]_INST_0_i_70/O
                         net (fo=4, routed)           0.974    14.733    inst_decode/RegisterFile/Result[22]_INST_0_i_70_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124    14.857 r  inst_decode/RegisterFile/Result[22]_INST_0_i_54/O
                         net (fo=3, routed)           1.049    15.906    inst_decode/RegisterFile/Result[22]_INST_0_i_54_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I3_O)        0.124    16.030 r  inst_decode/RegisterFile/Result[20]_INST_0_i_39/O
                         net (fo=4, routed)           0.699    16.729    inst_decode/RegisterFile/Result[20]_INST_0_i_39_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.853 r  inst_decode/RegisterFile/Result[18]_INST_0_i_19/O
                         net (fo=2, routed)           0.813    17.666    inst_decode/RegisterFile/Result[18]_INST_0_i_19_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.790 r  inst_decode/RegisterFile/Result[17]_INST_0_i_21/O
                         net (fo=3, routed)           1.033    18.823    inst_decode/RegisterFile/Result[17]_INST_0_i_21_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.947 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           1.089    20.036    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I0_O)        0.124    20.160 r  inst_decode/RegisterFile/Result[20]_INST_0_i_10/O
                         net (fo=3, routed)           0.838    20.999    inst_decode/RegisterFile/Result[20]_INST_0_i_10_n_0
    SLICE_X29Y2          LUT5 (Prop_lut5_I0_O)        0.152    21.151 r  inst_decode/RegisterFile/Result[22]_INST_0_i_11/O
                         net (fo=3, routed)           1.028    22.178    inst_decode/RegisterFile/Result[22]_INST_0_i_11_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.358    22.536 r  inst_decode/RegisterFile/Result[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.680    23.216    inst_decode/RegisterFile/Result[24]_INST_0_i_12_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.352    23.568 r  inst_decode/RegisterFile/Result[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.803    24.371    inst_decode/RegisterFile/Result[27]_INST_0_i_15_n_0
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.328    24.699 r  inst_decode/RegisterFile/Result[25]_INST_0_i_4/O
                         net (fo=3, routed)           1.366    26.065    execute/ALU_inst/Result[31][24]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.189 r  execute/ALU_inst/Result[25]_INST_0_i_1/O
                         net (fo=1, routed)           1.036    27.225    execute/ALU_inst/Result[25]_INST_0_i_1_n_0
    SLICE_X39Y11         LUT5 (Prop_lut5_I0_O)        0.124    27.349 r  execute/ALU_inst/Result[25]_INST_0/O
                         net (fo=1, unset)            0.973    28.322    Result[25]
                                                                      r  Result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.168ns  (logic 3.492ns (12.397%)  route 24.676ns (87.603%))
  Logic Levels:           20  (FDRE=1 LUT3=1 LUT5=7 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.511     9.018    inst_decode/RegisterFile/RD2[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.327     9.345 r  inst_decode/RegisterFile/Result[22]_INST_0_i_128/O
                         net (fo=5, routed)           1.043    10.388    inst_decode/RegisterFile/Result[22]_INST_0_i_128_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.124    10.512 f  inst_decode/RegisterFile/Result[22]_INST_0_i_116/O
                         net (fo=3, routed)           1.314    11.826    inst_decode/RegisterFile/Result[22]_INST_0_i_116_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.950 r  inst_decode/RegisterFile/Result[22]_INST_0_i_97/O
                         net (fo=3, routed)           1.058    13.008    inst_decode/RegisterFile/Result[22]_INST_0_i_97_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124    13.132 r  inst_decode/RegisterFile/Result[22]_INST_0_i_81/O
                         net (fo=3, routed)           0.304    13.436    inst_decode/RegisterFile/Result[22]_INST_0_i_81_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    13.560 r  inst_decode/RegisterFile/Result[22]_INST_0_i_68/O
                         net (fo=3, routed)           0.838    14.398    inst_decode/RegisterFile/Result[22]_INST_0_i_68_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    14.522 r  inst_decode/RegisterFile/Result[22]_INST_0_i_58/O
                         net (fo=4, routed)           1.363    15.885    inst_decode/RegisterFile/Result[22]_INST_0_i_58_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    16.009 r  inst_decode/RegisterFile/Result[22]_INST_0_i_47/O
                         net (fo=2, routed)           0.968    16.977    inst_decode/RegisterFile/Result[22]_INST_0_i_47_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I1_O)        0.124    17.101 r  inst_decode/RegisterFile/Result[20]_INST_0_i_34/O
                         net (fo=3, routed)           0.831    17.932    inst_decode/RegisterFile/Result[20]_INST_0_i_34_n_0
    SLICE_X13Y2          LUT5 (Prop_lut5_I0_O)        0.124    18.056 r  inst_decode/RegisterFile/Result[22]_INST_0_i_31/O
                         net (fo=2, routed)           0.940    18.996    inst_decode/RegisterFile/Result[22]_INST_0_i_31_n_0
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.120 r  inst_decode/RegisterFile/Result[22]_INST_0_i_23/O
                         net (fo=2, routed)           1.164    20.283    inst_decode/RegisterFile/Result[22]_INST_0_i_23_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124    20.407 r  inst_decode/RegisterFile/Result[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.811    21.218    inst_decode/RegisterFile/Result[22]_INST_0_i_13_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.124    21.342 r  inst_decode/RegisterFile/Result[31]_INST_0_i_37/O
                         net (fo=2, routed)           0.967    22.308    inst_decode/RegisterFile/Result[31]_INST_0_i_37_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.432 r  inst_decode/RegisterFile/Result[30]_INST_0_i_22/O
                         net (fo=1, routed)           0.494    22.926    inst_decode/RegisterFile/Result[30]_INST_0_i_22_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.117    23.043 f  inst_decode/RegisterFile/Result[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.570    23.614    inst_decode/RegisterFile/Result[30]_INST_0_i_18_n_0
    SLICE_X32Y3          LUT5 (Prop_lut5_I0_O)        0.348    23.962 r  inst_decode/RegisterFile/Result[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.839    24.801    inst_decode/RegisterFile/Result[30]_INST_0_i_12_n_0
    SLICE_X35Y4          LUT5 (Prop_lut5_I2_O)        0.152    24.953 r  inst_decode/RegisterFile/Result[29]_INST_0_i_4/O
                         net (fo=3, routed)           1.153    26.106    execute/ALU_inst/Result[31][28]
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.326    26.432 r  execute/ALU_inst/Result[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.639    27.071    execute/ALU_inst/Result[29]_INST_0_i_3_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I4_O)        0.124    27.195 r  execute/ALU_inst/Result[29]_INST_0/O
                         net (fo=1, unset)            0.973    28.168    Result[29]
                                                                      r  Result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.861ns  (logic 3.262ns (11.708%)  route 24.599ns (88.292%))
  Logic Levels:           20  (FDRE=1 LUT3=2 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.511     9.018    inst_decode/RegisterFile/RD2[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.327     9.345 r  inst_decode/RegisterFile/Result[22]_INST_0_i_128/O
                         net (fo=5, routed)           1.043    10.388    inst_decode/RegisterFile/Result[22]_INST_0_i_128_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.124    10.512 f  inst_decode/RegisterFile/Result[22]_INST_0_i_116/O
                         net (fo=3, routed)           1.314    11.826    inst_decode/RegisterFile/Result[22]_INST_0_i_116_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.950 r  inst_decode/RegisterFile/Result[22]_INST_0_i_97/O
                         net (fo=3, routed)           1.058    13.008    inst_decode/RegisterFile/Result[22]_INST_0_i_97_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124    13.132 r  inst_decode/RegisterFile/Result[22]_INST_0_i_81/O
                         net (fo=3, routed)           0.304    13.436    inst_decode/RegisterFile/Result[22]_INST_0_i_81_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    13.560 r  inst_decode/RegisterFile/Result[22]_INST_0_i_68/O
                         net (fo=3, routed)           0.838    14.398    inst_decode/RegisterFile/Result[22]_INST_0_i_68_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    14.522 r  inst_decode/RegisterFile/Result[22]_INST_0_i_58/O
                         net (fo=4, routed)           1.363    15.885    inst_decode/RegisterFile/Result[22]_INST_0_i_58_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    16.009 r  inst_decode/RegisterFile/Result[22]_INST_0_i_47/O
                         net (fo=2, routed)           0.968    16.977    inst_decode/RegisterFile/Result[22]_INST_0_i_47_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I1_O)        0.124    17.101 r  inst_decode/RegisterFile/Result[20]_INST_0_i_34/O
                         net (fo=3, routed)           0.831    17.932    inst_decode/RegisterFile/Result[20]_INST_0_i_34_n_0
    SLICE_X13Y2          LUT5 (Prop_lut5_I0_O)        0.124    18.056 r  inst_decode/RegisterFile/Result[22]_INST_0_i_31/O
                         net (fo=2, routed)           0.940    18.996    inst_decode/RegisterFile/Result[22]_INST_0_i_31_n_0
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.120 r  inst_decode/RegisterFile/Result[22]_INST_0_i_23/O
                         net (fo=2, routed)           1.164    20.283    inst_decode/RegisterFile/Result[22]_INST_0_i_23_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124    20.407 r  inst_decode/RegisterFile/Result[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.811    21.218    inst_decode/RegisterFile/Result[22]_INST_0_i_13_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.124    21.342 r  inst_decode/RegisterFile/Result[31]_INST_0_i_37/O
                         net (fo=2, routed)           0.967    22.308    inst_decode/RegisterFile/Result[31]_INST_0_i_37_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.432 r  inst_decode/RegisterFile/Result[30]_INST_0_i_22/O
                         net (fo=1, routed)           0.494    22.926    inst_decode/RegisterFile/Result[30]_INST_0_i_22_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.117    23.043 f  inst_decode/RegisterFile/Result[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.570    23.614    inst_decode/RegisterFile/Result[30]_INST_0_i_18_n_0
    SLICE_X32Y3          LUT5 (Prop_lut5_I0_O)        0.348    23.962 r  inst_decode/RegisterFile/Result[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.839    24.801    inst_decode/RegisterFile/Result[30]_INST_0_i_12_n_0
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.124    24.925 r  inst_decode/RegisterFile/Result[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.985    25.911    execute/ALU_inst/Result[31][27]
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    26.035 r  execute/ALU_inst/Result[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.729    26.764    execute/ALU_inst/Result[28]_INST_0_i_1_n_0
    SLICE_X38Y8          LUT5 (Prop_lut5_I0_O)        0.124    26.888 r  execute/ALU_inst/Result[28]_INST_0/O
                         net (fo=1, unset)            0.973    27.861    Result[28]
                                                                      r  Result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.832ns  (logic 3.262ns (11.720%)  route 24.570ns (88.280%))
  Logic Levels:           20  (FDRE=1 LUT3=1 LUT5=6 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.511     9.018    inst_decode/RegisterFile/RD2[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.327     9.345 r  inst_decode/RegisterFile/Result[22]_INST_0_i_128/O
                         net (fo=5, routed)           1.043    10.388    inst_decode/RegisterFile/Result[22]_INST_0_i_128_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.124    10.512 f  inst_decode/RegisterFile/Result[22]_INST_0_i_116/O
                         net (fo=3, routed)           1.314    11.826    inst_decode/RegisterFile/Result[22]_INST_0_i_116_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.950 r  inst_decode/RegisterFile/Result[22]_INST_0_i_97/O
                         net (fo=3, routed)           1.058    13.008    inst_decode/RegisterFile/Result[22]_INST_0_i_97_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124    13.132 r  inst_decode/RegisterFile/Result[22]_INST_0_i_81/O
                         net (fo=3, routed)           0.304    13.436    inst_decode/RegisterFile/Result[22]_INST_0_i_81_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    13.560 r  inst_decode/RegisterFile/Result[22]_INST_0_i_68/O
                         net (fo=3, routed)           0.838    14.398    inst_decode/RegisterFile/Result[22]_INST_0_i_68_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    14.522 r  inst_decode/RegisterFile/Result[22]_INST_0_i_58/O
                         net (fo=4, routed)           1.363    15.885    inst_decode/RegisterFile/Result[22]_INST_0_i_58_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    16.009 r  inst_decode/RegisterFile/Result[22]_INST_0_i_47/O
                         net (fo=2, routed)           0.968    16.977    inst_decode/RegisterFile/Result[22]_INST_0_i_47_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I1_O)        0.124    17.101 r  inst_decode/RegisterFile/Result[20]_INST_0_i_34/O
                         net (fo=3, routed)           0.831    17.932    inst_decode/RegisterFile/Result[20]_INST_0_i_34_n_0
    SLICE_X13Y2          LUT5 (Prop_lut5_I0_O)        0.124    18.056 r  inst_decode/RegisterFile/Result[22]_INST_0_i_31/O
                         net (fo=2, routed)           0.940    18.996    inst_decode/RegisterFile/Result[22]_INST_0_i_31_n_0
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.120 r  inst_decode/RegisterFile/Result[22]_INST_0_i_23/O
                         net (fo=2, routed)           1.164    20.283    inst_decode/RegisterFile/Result[22]_INST_0_i_23_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124    20.407 r  inst_decode/RegisterFile/Result[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.811    21.218    inst_decode/RegisterFile/Result[22]_INST_0_i_13_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.124    21.342 r  inst_decode/RegisterFile/Result[31]_INST_0_i_37/O
                         net (fo=2, routed)           0.967    22.308    inst_decode/RegisterFile/Result[31]_INST_0_i_37_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.432 r  inst_decode/RegisterFile/Result[30]_INST_0_i_22/O
                         net (fo=1, routed)           0.494    22.926    inst_decode/RegisterFile/Result[30]_INST_0_i_22_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.117    23.043 f  inst_decode/RegisterFile/Result[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.570    23.614    inst_decode/RegisterFile/Result[30]_INST_0_i_18_n_0
    SLICE_X32Y3          LUT5 (Prop_lut5_I0_O)        0.348    23.962 r  inst_decode/RegisterFile/Result[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.674    24.636    inst_decode/RegisterFile/Result[30]_INST_0_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.124    24.760 r  inst_decode/RegisterFile/Result[30]_INST_0_i_4/O
                         net (fo=3, routed)           1.171    25.931    execute/ALU_inst/Result[31][29]
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.055 r  execute/ALU_inst/Result[30]_INST_0_i_3/O
                         net (fo=1, routed)           0.680    26.735    execute/ALU_inst/Result[30]_INST_0_i_3_n_0
    SLICE_X38Y14         LUT5 (Prop_lut5_I4_O)        0.124    26.859 r  execute/ALU_inst/Result[30]_INST_0/O
                         net (fo=1, unset)            0.973    27.832    Result[30]
                                                                      r  Result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.823ns  (logic 3.845ns (13.820%)  route 23.978ns (86.180%))
  Logic Levels:           19  (FDRE=1 LUT3=1 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.511     9.018    inst_decode/RegisterFile/RD2[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.327     9.345 r  inst_decode/RegisterFile/Result[22]_INST_0_i_128/O
                         net (fo=5, routed)           1.043    10.388    inst_decode/RegisterFile/Result[22]_INST_0_i_128_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  inst_decode/RegisterFile/Result[22]_INST_0_i_116/O
                         net (fo=3, routed)           0.951    11.464    inst_decode/RegisterFile/Result[22]_INST_0_i_116_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  inst_decode/RegisterFile/Result[22]_INST_0_i_100/O
                         net (fo=3, routed)           0.658    12.246    inst_decode/RegisterFile/Result[22]_INST_0_i_100_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.124    12.370 r  inst_decode/RegisterFile/Result[22]_INST_0_i_86/O
                         net (fo=5, routed)           1.266    13.635    inst_decode/RegisterFile/Result[22]_INST_0_i_86_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I3_O)        0.124    13.759 r  inst_decode/RegisterFile/Result[22]_INST_0_i_70/O
                         net (fo=4, routed)           0.974    14.733    inst_decode/RegisterFile/Result[22]_INST_0_i_70_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124    14.857 r  inst_decode/RegisterFile/Result[22]_INST_0_i_54/O
                         net (fo=3, routed)           1.049    15.906    inst_decode/RegisterFile/Result[22]_INST_0_i_54_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I3_O)        0.124    16.030 r  inst_decode/RegisterFile/Result[20]_INST_0_i_39/O
                         net (fo=4, routed)           0.699    16.729    inst_decode/RegisterFile/Result[20]_INST_0_i_39_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.853 r  inst_decode/RegisterFile/Result[18]_INST_0_i_19/O
                         net (fo=2, routed)           0.813    17.666    inst_decode/RegisterFile/Result[18]_INST_0_i_19_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.790 r  inst_decode/RegisterFile/Result[17]_INST_0_i_21/O
                         net (fo=3, routed)           1.033    18.823    inst_decode/RegisterFile/Result[17]_INST_0_i_21_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.947 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           1.089    20.036    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I0_O)        0.124    20.160 r  inst_decode/RegisterFile/Result[20]_INST_0_i_10/O
                         net (fo=3, routed)           0.838    20.999    inst_decode/RegisterFile/Result[20]_INST_0_i_10_n_0
    SLICE_X29Y2          LUT5 (Prop_lut5_I0_O)        0.152    21.151 r  inst_decode/RegisterFile/Result[22]_INST_0_i_11/O
                         net (fo=3, routed)           1.028    22.178    inst_decode/RegisterFile/Result[22]_INST_0_i_11_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.358    22.536 r  inst_decode/RegisterFile/Result[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.680    23.216    inst_decode/RegisterFile/Result[24]_INST_0_i_12_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.352    23.568 r  inst_decode/RegisterFile/Result[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.803    24.371    inst_decode/RegisterFile/Result[27]_INST_0_i_15_n_0
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.356    24.727 r  inst_decode/RegisterFile/Result[26]_INST_0_i_4/O
                         net (fo=3, routed)           1.240    25.967    execute/ALU_inst/Result[31][25]
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.293 r  execute/ALU_inst/Result[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.433    26.726    execute/ALU_inst/Result[26]_INST_0_i_1_n_0
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.124    26.850 r  execute/ALU_inst/Result[26]_INST_0/O
                         net (fo=1, unset)            0.973    27.823    Result[26]
                                                                      r  Result[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.701ns  (logic 3.511ns (12.675%)  route 24.190ns (87.325%))
  Logic Levels:           20  (FDRE=1 LUT2=1 LUT3=1 LUT5=5 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.113     8.620    inst_decode/RegisterFile/RD2[0]
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.327     8.947 r  inst_decode/RegisterFile/Result[22]_INST_0_i_134/O
                         net (fo=4, routed)           0.677     9.624    inst_decode/RegisterFile/Result[22]_INST_0_i_134_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.748 r  inst_decode/RegisterFile/Result[22]_INST_0_i_121/O
                         net (fo=4, routed)           1.443    11.191    inst_decode/RegisterFile/Result[22]_INST_0_i_121_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124    11.315 r  inst_decode/RegisterFile/Result[22]_INST_0_i_109/O
                         net (fo=2, routed)           0.988    12.304    inst_decode/RegisterFile/Result[22]_INST_0_i_109_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124    12.428 r  inst_decode/RegisterFile/Result[22]_INST_0_i_87/O
                         net (fo=5, routed)           1.444    13.871    inst_decode/RegisterFile/Result[22]_INST_0_i_87_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.124    13.995 r  inst_decode/RegisterFile/Result[22]_INST_0_i_71/O
                         net (fo=3, routed)           0.964    14.959    inst_decode/RegisterFile/Result[22]_INST_0_i_71_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    15.083 r  inst_decode/RegisterFile/Result[22]_INST_0_i_57/O
                         net (fo=4, routed)           0.508    15.591    inst_decode/RegisterFile/Result[22]_INST_0_i_57_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.124    15.715 f  inst_decode/RegisterFile/Result[22]_INST_0_i_44/O
                         net (fo=1, routed)           0.795    16.510    inst_decode/RegisterFile/Result[22]_INST_0_i_44_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.634 f  inst_decode/RegisterFile/Result[22]_INST_0_i_33/O
                         net (fo=3, routed)           0.997    17.631    inst_decode/RegisterFile/Result[22]_INST_0_i_33_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.755 f  inst_decode/RegisterFile/Result[22]_INST_0_i_37/O
                         net (fo=2, routed)           0.872    18.628    inst_decode/RegisterFile/Result[22]_INST_0_i_37_n_0
    SLICE_X15Y4          LUT5 (Prop_lut5_I0_O)        0.152    18.780 f  inst_decode/RegisterFile/Result[24]_INST_0_i_26/O
                         net (fo=2, routed)           0.795    19.575    inst_decode/RegisterFile/Result[24]_INST_0_i_26_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I4_O)        0.332    19.907 r  inst_decode/RegisterFile/Result[24]_INST_0_i_21/O
                         net (fo=3, routed)           1.235    21.142    inst_decode/RegisterFile/Result[24]_INST_0_i_21_n_0
    SLICE_X29Y3          LUT5 (Prop_lut5_I4_O)        0.152    21.294 r  inst_decode/RegisterFile/Result[24]_INST_0_i_14/O
                         net (fo=4, routed)           0.812    22.106    inst_decode/RegisterFile/Result[24]_INST_0_i_14_n_0
    SLICE_X30Y3          LUT2 (Prop_lut2_I0_O)        0.326    22.432 r  inst_decode/RegisterFile/Result[31]_INST_0_i_27/O
                         net (fo=1, routed)           0.569    23.002    inst_decode/RegisterFile/Result[31]_INST_0_i_27_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124    23.126 r  inst_decode/RegisterFile/Result[31]_INST_0_i_19/O
                         net (fo=1, routed)           0.656    23.782    inst_decode/RegisterFile/Result[31]_INST_0_i_19_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.906 r  inst_decode/RegisterFile/Result[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.614    24.520    inst_decode/RegisterFile/Result[31]_INST_0_i_12_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124    24.644 r  inst_decode/RegisterFile/Result[31]_INST_0_i_4/O
                         net (fo=3, routed)           1.172    25.815    execute/ALU_inst/Result[31][30]
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124    25.939 r  execute/ALU_inst/Result[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.665    26.604    execute/ALU_inst/Result[31]_INST_0_i_3_n_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124    26.728 r  execute/ALU_inst/Result[31]_INST_0/O
                         net (fo=1, unset)            0.973    27.701    Result[31]
                                                                      r  Result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResult_int_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.349ns  (logic 3.615ns (13.218%)  route 23.734ns (86.782%))
  Logic Levels:           19  (FDRE=1 LUT3=2 LUT5=5 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.511     9.018    inst_decode/RegisterFile/RD2[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.327     9.345 r  inst_decode/RegisterFile/Result[22]_INST_0_i_128/O
                         net (fo=5, routed)           1.043    10.388    inst_decode/RegisterFile/Result[22]_INST_0_i_128_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  inst_decode/RegisterFile/Result[22]_INST_0_i_116/O
                         net (fo=3, routed)           0.951    11.464    inst_decode/RegisterFile/Result[22]_INST_0_i_116_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  inst_decode/RegisterFile/Result[22]_INST_0_i_100/O
                         net (fo=3, routed)           0.658    12.246    inst_decode/RegisterFile/Result[22]_INST_0_i_100_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.124    12.370 r  inst_decode/RegisterFile/Result[22]_INST_0_i_86/O
                         net (fo=5, routed)           1.266    13.635    inst_decode/RegisterFile/Result[22]_INST_0_i_86_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I3_O)        0.124    13.759 r  inst_decode/RegisterFile/Result[22]_INST_0_i_70/O
                         net (fo=4, routed)           0.974    14.733    inst_decode/RegisterFile/Result[22]_INST_0_i_70_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124    14.857 r  inst_decode/RegisterFile/Result[22]_INST_0_i_54/O
                         net (fo=3, routed)           1.049    15.906    inst_decode/RegisterFile/Result[22]_INST_0_i_54_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I3_O)        0.124    16.030 r  inst_decode/RegisterFile/Result[20]_INST_0_i_39/O
                         net (fo=4, routed)           0.699    16.729    inst_decode/RegisterFile/Result[20]_INST_0_i_39_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.853 r  inst_decode/RegisterFile/Result[18]_INST_0_i_19/O
                         net (fo=2, routed)           0.813    17.666    inst_decode/RegisterFile/Result[18]_INST_0_i_19_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.790 r  inst_decode/RegisterFile/Result[17]_INST_0_i_21/O
                         net (fo=3, routed)           1.033    18.823    inst_decode/RegisterFile/Result[17]_INST_0_i_21_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.947 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           1.089    20.036    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I0_O)        0.124    20.160 r  inst_decode/RegisterFile/Result[20]_INST_0_i_10/O
                         net (fo=3, routed)           0.838    20.999    inst_decode/RegisterFile/Result[20]_INST_0_i_10_n_0
    SLICE_X29Y2          LUT5 (Prop_lut5_I0_O)        0.152    21.151 r  inst_decode/RegisterFile/Result[22]_INST_0_i_11/O
                         net (fo=3, routed)           1.028    22.178    inst_decode/RegisterFile/Result[22]_INST_0_i_11_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.358    22.536 r  inst_decode/RegisterFile/Result[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.680    23.216    inst_decode/RegisterFile/Result[24]_INST_0_i_12_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.352    23.568 r  inst_decode/RegisterFile/Result[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.803    24.371    inst_decode/RegisterFile/Result[27]_INST_0_i_15_n_0
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.328    24.699 r  inst_decode/RegisterFile/Result[25]_INST_0_i_4/O
                         net (fo=3, routed)           1.366    26.065    execute/ALU_inst/Result[31][24]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.189 r  execute/ALU_inst/Result[25]_INST_0_i_1/O
                         net (fo=1, routed)           1.036    27.225    execute/ALU_inst/Result[25]_INST_0_i_1_n_0
    SLICE_X39Y11         LUT5 (Prop_lut5_I0_O)        0.124    27.349 r  execute/ALU_inst/Result[25]_INST_0/O
                         net (fo=1, routed)           0.000    27.349    Result[25]
    SLICE_X39Y11         FDRE                                         r  ALUResult_int_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.322ns  (logic 3.615ns (13.231%)  route 23.707ns (86.769%))
  Logic Levels:           19  (FDRE=1 LUT3=1 LUT5=5 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.511     9.018    inst_decode/RegisterFile/RD2[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.327     9.345 r  inst_decode/RegisterFile/Result[22]_INST_0_i_128/O
                         net (fo=5, routed)           1.043    10.388    inst_decode/RegisterFile/Result[22]_INST_0_i_128_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  inst_decode/RegisterFile/Result[22]_INST_0_i_116/O
                         net (fo=3, routed)           0.951    11.464    inst_decode/RegisterFile/Result[22]_INST_0_i_116_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    11.588 r  inst_decode/RegisterFile/Result[22]_INST_0_i_100/O
                         net (fo=3, routed)           0.658    12.246    inst_decode/RegisterFile/Result[22]_INST_0_i_100_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.124    12.370 r  inst_decode/RegisterFile/Result[22]_INST_0_i_86/O
                         net (fo=5, routed)           1.266    13.635    inst_decode/RegisterFile/Result[22]_INST_0_i_86_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I3_O)        0.124    13.759 r  inst_decode/RegisterFile/Result[22]_INST_0_i_70/O
                         net (fo=4, routed)           0.974    14.733    inst_decode/RegisterFile/Result[22]_INST_0_i_70_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124    14.857 r  inst_decode/RegisterFile/Result[22]_INST_0_i_54/O
                         net (fo=3, routed)           1.049    15.906    inst_decode/RegisterFile/Result[22]_INST_0_i_54_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I3_O)        0.124    16.030 r  inst_decode/RegisterFile/Result[20]_INST_0_i_39/O
                         net (fo=4, routed)           0.699    16.729    inst_decode/RegisterFile/Result[20]_INST_0_i_39_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.853 r  inst_decode/RegisterFile/Result[18]_INST_0_i_19/O
                         net (fo=2, routed)           0.813    17.666    inst_decode/RegisterFile/Result[18]_INST_0_i_19_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.790 r  inst_decode/RegisterFile/Result[17]_INST_0_i_21/O
                         net (fo=3, routed)           1.033    18.823    inst_decode/RegisterFile/Result[17]_INST_0_i_21_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.947 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           1.089    20.036    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I0_O)        0.124    20.160 r  inst_decode/RegisterFile/Result[20]_INST_0_i_10/O
                         net (fo=3, routed)           0.838    20.999    inst_decode/RegisterFile/Result[20]_INST_0_i_10_n_0
    SLICE_X29Y2          LUT5 (Prop_lut5_I0_O)        0.152    21.151 r  inst_decode/RegisterFile/Result[22]_INST_0_i_11/O
                         net (fo=3, routed)           1.028    22.178    inst_decode/RegisterFile/Result[22]_INST_0_i_11_n_0
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.358    22.536 r  inst_decode/RegisterFile/Result[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.680    23.216    inst_decode/RegisterFile/Result[24]_INST_0_i_12_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.352    23.568 r  inst_decode/RegisterFile/Result[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.805    24.374    inst_decode/RegisterFile/Result[27]_INST_0_i_15_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.328    24.702 r  inst_decode/RegisterFile/Result[27]_INST_0_i_4/O
                         net (fo=3, routed)           0.984    25.686    execute/ALU_inst/Result[31][26]
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.124    25.810 r  execute/ALU_inst/Result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.415    26.225    execute/ALU_inst/Result[27]_INST_0_i_2_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.124    26.349 r  execute/ALU_inst/Result[27]_INST_0/O
                         net (fo=1, unset)            0.973    27.322    Result[27]
                                                                      r  Result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResult_int_reg_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.195ns  (logic 3.492ns (12.841%)  route 23.703ns (87.159%))
  Logic Levels:           20  (FDRE=1 LUT3=1 LUT5=7 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.511     9.018    inst_decode/RegisterFile/RD2[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.327     9.345 r  inst_decode/RegisterFile/Result[22]_INST_0_i_128/O
                         net (fo=5, routed)           1.043    10.388    inst_decode/RegisterFile/Result[22]_INST_0_i_128_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.124    10.512 f  inst_decode/RegisterFile/Result[22]_INST_0_i_116/O
                         net (fo=3, routed)           1.314    11.826    inst_decode/RegisterFile/Result[22]_INST_0_i_116_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.950 r  inst_decode/RegisterFile/Result[22]_INST_0_i_97/O
                         net (fo=3, routed)           1.058    13.008    inst_decode/RegisterFile/Result[22]_INST_0_i_97_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124    13.132 r  inst_decode/RegisterFile/Result[22]_INST_0_i_81/O
                         net (fo=3, routed)           0.304    13.436    inst_decode/RegisterFile/Result[22]_INST_0_i_81_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    13.560 r  inst_decode/RegisterFile/Result[22]_INST_0_i_68/O
                         net (fo=3, routed)           0.838    14.398    inst_decode/RegisterFile/Result[22]_INST_0_i_68_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    14.522 r  inst_decode/RegisterFile/Result[22]_INST_0_i_58/O
                         net (fo=4, routed)           1.363    15.885    inst_decode/RegisterFile/Result[22]_INST_0_i_58_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    16.009 r  inst_decode/RegisterFile/Result[22]_INST_0_i_47/O
                         net (fo=2, routed)           0.968    16.977    inst_decode/RegisterFile/Result[22]_INST_0_i_47_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I1_O)        0.124    17.101 r  inst_decode/RegisterFile/Result[20]_INST_0_i_34/O
                         net (fo=3, routed)           0.831    17.932    inst_decode/RegisterFile/Result[20]_INST_0_i_34_n_0
    SLICE_X13Y2          LUT5 (Prop_lut5_I0_O)        0.124    18.056 r  inst_decode/RegisterFile/Result[22]_INST_0_i_31/O
                         net (fo=2, routed)           0.940    18.996    inst_decode/RegisterFile/Result[22]_INST_0_i_31_n_0
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.120 r  inst_decode/RegisterFile/Result[22]_INST_0_i_23/O
                         net (fo=2, routed)           1.164    20.283    inst_decode/RegisterFile/Result[22]_INST_0_i_23_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124    20.407 r  inst_decode/RegisterFile/Result[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.811    21.218    inst_decode/RegisterFile/Result[22]_INST_0_i_13_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.124    21.342 r  inst_decode/RegisterFile/Result[31]_INST_0_i_37/O
                         net (fo=2, routed)           0.967    22.308    inst_decode/RegisterFile/Result[31]_INST_0_i_37_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.432 r  inst_decode/RegisterFile/Result[30]_INST_0_i_22/O
                         net (fo=1, routed)           0.494    22.926    inst_decode/RegisterFile/Result[30]_INST_0_i_22_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.117    23.043 f  inst_decode/RegisterFile/Result[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.570    23.614    inst_decode/RegisterFile/Result[30]_INST_0_i_18_n_0
    SLICE_X32Y3          LUT5 (Prop_lut5_I0_O)        0.348    23.962 r  inst_decode/RegisterFile/Result[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.839    24.801    inst_decode/RegisterFile/Result[30]_INST_0_i_12_n_0
    SLICE_X35Y4          LUT5 (Prop_lut5_I2_O)        0.152    24.953 r  inst_decode/RegisterFile/Result[29]_INST_0_i_4/O
                         net (fo=3, routed)           1.153    26.106    execute/ALU_inst/Result[31][28]
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.326    26.432 r  execute/ALU_inst/Result[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.639    27.071    execute/ALU_inst/Result[29]_INST_0_i_3_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I4_O)        0.124    27.195 r  execute/ALU_inst/Result[29]_INST_0/O
                         net (fo=1, routed)           0.000    27.195    Result[29]
    SLICE_X36Y10         FDRE                                         r  ALUResult_int_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrc_int_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResult_int_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.888ns  (logic 3.262ns (12.132%)  route 23.626ns (87.868%))
  Logic Levels:           20  (FDRE=1 LUT3=2 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  ALUSrc_int_reg_reg_rep__1/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ALUSrc_int_reg_reg_rep__1/Q
                         net (fo=128, routed)         3.897     4.353    execute/Result[11]_INST_0_i_16
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.154     4.507 r  execute/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         4.511     9.018    inst_decode/RegisterFile/RD2[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.327     9.345 r  inst_decode/RegisterFile/Result[22]_INST_0_i_128/O
                         net (fo=5, routed)           1.043    10.388    inst_decode/RegisterFile/Result[22]_INST_0_i_128_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.124    10.512 f  inst_decode/RegisterFile/Result[22]_INST_0_i_116/O
                         net (fo=3, routed)           1.314    11.826    inst_decode/RegisterFile/Result[22]_INST_0_i_116_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.950 r  inst_decode/RegisterFile/Result[22]_INST_0_i_97/O
                         net (fo=3, routed)           1.058    13.008    inst_decode/RegisterFile/Result[22]_INST_0_i_97_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124    13.132 r  inst_decode/RegisterFile/Result[22]_INST_0_i_81/O
                         net (fo=3, routed)           0.304    13.436    inst_decode/RegisterFile/Result[22]_INST_0_i_81_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    13.560 r  inst_decode/RegisterFile/Result[22]_INST_0_i_68/O
                         net (fo=3, routed)           0.838    14.398    inst_decode/RegisterFile/Result[22]_INST_0_i_68_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    14.522 r  inst_decode/RegisterFile/Result[22]_INST_0_i_58/O
                         net (fo=4, routed)           1.363    15.885    inst_decode/RegisterFile/Result[22]_INST_0_i_58_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    16.009 r  inst_decode/RegisterFile/Result[22]_INST_0_i_47/O
                         net (fo=2, routed)           0.968    16.977    inst_decode/RegisterFile/Result[22]_INST_0_i_47_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I1_O)        0.124    17.101 r  inst_decode/RegisterFile/Result[20]_INST_0_i_34/O
                         net (fo=3, routed)           0.831    17.932    inst_decode/RegisterFile/Result[20]_INST_0_i_34_n_0
    SLICE_X13Y2          LUT5 (Prop_lut5_I0_O)        0.124    18.056 r  inst_decode/RegisterFile/Result[22]_INST_0_i_31/O
                         net (fo=2, routed)           0.940    18.996    inst_decode/RegisterFile/Result[22]_INST_0_i_31_n_0
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.124    19.120 r  inst_decode/RegisterFile/Result[22]_INST_0_i_23/O
                         net (fo=2, routed)           1.164    20.283    inst_decode/RegisterFile/Result[22]_INST_0_i_23_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124    20.407 r  inst_decode/RegisterFile/Result[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.811    21.218    inst_decode/RegisterFile/Result[22]_INST_0_i_13_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I5_O)        0.124    21.342 r  inst_decode/RegisterFile/Result[31]_INST_0_i_37/O
                         net (fo=2, routed)           0.967    22.308    inst_decode/RegisterFile/Result[31]_INST_0_i_37_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.432 r  inst_decode/RegisterFile/Result[30]_INST_0_i_22/O
                         net (fo=1, routed)           0.494    22.926    inst_decode/RegisterFile/Result[30]_INST_0_i_22_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I0_O)        0.117    23.043 f  inst_decode/RegisterFile/Result[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.570    23.614    inst_decode/RegisterFile/Result[30]_INST_0_i_18_n_0
    SLICE_X32Y3          LUT5 (Prop_lut5_I0_O)        0.348    23.962 r  inst_decode/RegisterFile/Result[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.839    24.801    inst_decode/RegisterFile/Result[30]_INST_0_i_12_n_0
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.124    24.925 r  inst_decode/RegisterFile/Result[28]_INST_0_i_4/O
                         net (fo=3, routed)           0.985    25.911    execute/ALU_inst/Result[31][27]
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    26.035 r  execute/ALU_inst/Result[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.729    26.764    execute/ALU_inst/Result[28]_INST_0_i_1_n_0
    SLICE_X38Y8          LUT5 (Prop_lut5_I0_O)        0.124    26.888 r  execute/ALU_inst/Result[28]_INST_0/O
                         net (fo=1, routed)           0.000    26.888    Result[28]
    SLICE_X38Y8          FDRE                                         r  ALUResult_int_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WriteData_int_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/dataMem_inst/mips_mem_reg_512_767_10_10/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE                         0.000     0.000 r  WriteData_int_reg_reg[10]/C
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteData_int_reg_reg[10]/Q
                         net (fo=16, routed)          0.068     0.209    memory/dataMem_inst/mips_mem_reg_512_767_10_10/D
    SLICE_X10Y13         RAMS64E                                      r  memory/dataMem_inst/mips_mem_reg_512_767_10_10/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WriteData_int_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/dataMem_inst/mips_mem_reg_512_767_10_10/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE                         0.000     0.000 r  WriteData_int_reg_reg[10]/C
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteData_int_reg_reg[10]/Q
                         net (fo=16, routed)          0.068     0.209    memory/dataMem_inst/mips_mem_reg_512_767_10_10/D
    SLICE_X10Y13         RAMS64E                                      r  memory/dataMem_inst/mips_mem_reg_512_767_10_10/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WriteData_int_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/dataMem_inst/mips_mem_reg_512_767_10_10/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE                         0.000     0.000 r  WriteData_int_reg_reg[10]/C
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteData_int_reg_reg[10]/Q
                         net (fo=16, routed)          0.068     0.209    memory/dataMem_inst/mips_mem_reg_512_767_10_10/D
    SLICE_X10Y13         RAMS64E                                      r  memory/dataMem_inst/mips_mem_reg_512_767_10_10/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WriteData_int_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/dataMem_inst/mips_mem_reg_512_767_10_10/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE                         0.000     0.000 r  WriteData_int_reg_reg[10]/C
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteData_int_reg_reg[10]/Q
                         net (fo=16, routed)          0.068     0.209    memory/dataMem_inst/mips_mem_reg_512_767_10_10/D
    SLICE_X10Y13         RAMS64E                                      r  memory/dataMem_inst/mips_mem_reg_512_767_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[13]/C
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ALUResult_int_reg_reg[13]/Q
                         net (fo=1, routed)           0.056     0.220    ALUResult_int_reg[13]
    SLICE_X30Y9          FDRE                                         r  ALUResultOut_int_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WriteData_int_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/dataMem_inst/mips_mem_reg_256_511_13_13/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE                         0.000     0.000 r  WriteData_int_reg_reg[13]/C
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteData_int_reg_reg[13]/Q
                         net (fo=16, routed)          0.109     0.250    memory/dataMem_inst/mips_mem_reg_256_511_13_13/D
    SLICE_X12Y6          RAMS64E                                      r  memory/dataMem_inst/mips_mem_reg_256_511_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WriteData_int_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/dataMem_inst/mips_mem_reg_256_511_13_13/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE                         0.000     0.000 r  WriteData_int_reg_reg[13]/C
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteData_int_reg_reg[13]/Q
                         net (fo=16, routed)          0.109     0.250    memory/dataMem_inst/mips_mem_reg_256_511_13_13/D
    SLICE_X12Y6          RAMS64E                                      r  memory/dataMem_inst/mips_mem_reg_256_511_13_13/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WriteData_int_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/dataMem_inst/mips_mem_reg_256_511_13_13/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE                         0.000     0.000 r  WriteData_int_reg_reg[13]/C
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteData_int_reg_reg[13]/Q
                         net (fo=16, routed)          0.109     0.250    memory/dataMem_inst/mips_mem_reg_256_511_13_13/D
    SLICE_X12Y6          RAMS64E                                      r  memory/dataMem_inst/mips_mem_reg_256_511_13_13/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WriteData_int_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/dataMem_inst/mips_mem_reg_256_511_13_13/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE                         0.000     0.000 r  WriteData_int_reg_reg[13]/C
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteData_int_reg_reg[13]/Q
                         net (fo=16, routed)          0.109     0.250    memory/dataMem_inst/mips_mem_reg_256_511_13_13/D
    SLICE_X12Y6          RAMS64E                                      r  memory/dataMem_inst/mips_mem_reg_256_511_13_13/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/dataMem_inst/D_OUT_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MemOut_int_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  memory/dataMem_inst/D_OUT_reg[14]/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  memory/dataMem_inst/D_OUT_reg[14]/Q
                         net (fo=1, routed)           0.112     0.253    D_OUT[14]
    SLICE_X15Y14         FDRE                                         r  MemOut_int_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------





