// Seed: 3171568271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output uwire id_2;
  input wire id_1;
  logic id_5;
  ;
  always_ff @(id_2++
  )
  begin : LABEL_0
    id_5 <= -1 == id_5;
  end
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  inout tri1 id_1;
  assign id_2[-1'h0] = id_1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
