// Seed: 3866021225
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_17, id_18;
endmodule
module module_1 #(
    parameter id_14 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  defparam id_14 = id_8;
  wire id_15 = id_2[1-1];
  module_0(
      id_1,
      id_15,
      id_4,
      id_4,
      id_9,
      id_4,
      id_7,
      id_15,
      id_10,
      id_13,
      id_9,
      id_7,
      id_7,
      id_13,
      id_10,
      id_10
  );
  wire id_16 = id_9.id_3;
  assign id_5 = 1;
endmodule
