// Seed: 3068785452
`timescale 1ps / 1ps
`define pp_4 0
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_3 = id_4;
  logic id_4;
  logic id_5;
  type_10(
      1, !id_1, 1'h0
  );
  logic id_6;
  logic id_7;
endmodule
