/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [17:0] _01_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 4'h0;
    else _00_ <= in_data[59:56];
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 18'h00000;
    else _01_ <= in_data[172:155];
  assign celloutsig_1_7z = { celloutsig_1_5z[3:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z } === { in_data[142:130], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z & ~(celloutsig_1_3z);
  assign celloutsig_1_6z = celloutsig_1_1z & ~(celloutsig_1_5z[2]);
  assign celloutsig_0_3z = in_data[70] ? { in_data[59:52], celloutsig_0_1z, celloutsig_0_1z } : { _00_[3:1], celloutsig_0_2z, celloutsig_0_1z, _00_, celloutsig_0_2z };
  assign celloutsig_0_2z = ^ _00_[2:0];
  assign celloutsig_1_0z = ^ in_data[111:109];
  assign celloutsig_1_1z = ^ in_data[164:158];
  assign celloutsig_1_2z = ^ { in_data[173], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = ^ celloutsig_1_5z[2:0];
  assign celloutsig_1_10z = ^ { in_data[156:153], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_14z = ^ in_data[155:150];
  assign celloutsig_1_16z = ^ { _01_[17:1], celloutsig_1_7z };
  assign celloutsig_1_5z = { in_data[171:168], celloutsig_1_2z } - { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_18z = { in_data[105:103], celloutsig_1_11z, celloutsig_1_7z } - { _01_[7:5], celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_19z = { _01_[12:9], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_9z } ^ { _01_[16:3], celloutsig_1_16z };
  assign celloutsig_1_11z = ~((celloutsig_1_3z & celloutsig_1_1z) | in_data[135]);
  assign celloutsig_0_1z = ~((_00_[1] & _00_[3]) | in_data[51]);
  assign { out_data[132:128], out_data[110:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
