/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_tpg_v7_0_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_tpg_v7_0_11 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_tpg_v7_0_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work v_tpg_v7_0_11 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_tpg_v7_0_11/.cxl.verilog.v_tpg_v7_0_11.v_tpg_v7_0_11.lin64.cmf
