<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_3" LaunchPart="xc7a100tcsg324-1" LaunchTime="1506686728">
  <File Type="RDS-PROPCONSTRS" Name="ADC_BRIDGE_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="ADC_BRIDGE.tcl"/>
  <File Type="RDS-RDS" Name="ADC_BRIDGE.vds"/>
  <File Type="RDS-UTIL" Name="ADC_BRIDGE_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ADC_BRIDGE_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="ADC_BRIDGE.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ADC_BRIDGE_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="ADC_BRIDGE_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd"/>
        <Attr Name="ImportTime" Val="1493294990"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/transmitter_fsm.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/transmitter_fsm.vhd"/>
        <Attr Name="ImportTime" Val="1492079745"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/receiver_fsm.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/receiver_fsm.vhd"/>
        <Attr Name="ImportTime" Val="1470331972"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/arbiter.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/arbiter.vhd"/>
        <Attr Name="ImportTime" Val="1462280318"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd"/>
        <Attr Name="ImportTime" Val="1492074774"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd"/>
        <Attr Name="ImportTime" Val="1493367292"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/TESI_DIGITALE/VIVADO TRANSMIT FROM FPGA/import_ise_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VIVADO TRANSMIT FROM FPGA/import_ise_summary.txt"/>
        <Attr Name="ImportTime" Val="1491902909"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/command_block.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../start_stop_5_13/start_stop_5_13.srcs/sources_1/new/command_block.vhd"/>
        <Attr Name="ImportTime" Val="1494862754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/PIPO_SHIFT.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../start_stop_5_13/start_stop_5_13.srcs/sources_1/new/PIPO_SHIFT.vhd"/>
        <Attr Name="ImportTime" Val="1494849886"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SINGLE_SHOT_ADC.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../PROVA_ADC_TEST_AX3/PROVA_ADC_TEST_AX3.srcs/sources_1/new/SINGLE_SHOT_ADC.vhd"/>
        <Attr Name="ImportTime" Val="1501792337"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ADC_BRIDGE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/transmit_from_fpga_test/mirror_ucf.ucf">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror_ucf.ucf"/>
        <Attr Name="ImportTime" Val="1476192135"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/transmit_from_fpga_test/mirror_nets.ucf">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror_nets.ucf"/>
        <Attr Name="ImportTime" Val="1470391670"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/CONSTRAINTS_PROVA.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../start_stop_5_13/start_stop_5_13.srcs/constrs_1/new/CONSTRAINTS_PROVA.xdc"/>
        <Attr Name="ImportTime" Val="1495113779"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/CONSTRAINTS_PROVA.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="transmitter_fifo"/>
  <BlockFileSet Type="BlockSrcs" Name="clock_generator"/>
  <BlockFileSet Type="BlockSrcs" Name="ftdi_clock_gen"/>
  <BlockFileSet Type="BlockSrcs" Name="receiver_FIFO"/>
</GenRun>
