**/work/
.bender/
Bender.lock
modelsim.ini
transcript
vsim.wlf
memories/
traces/
sim/tcl/compile.tcl

