

================================================================
== Vitis HLS Report for 'cancellation_unit_top_0_s'
================================================================
* Date:           Fri Aug 16 17:28:37 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.465 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285  |cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303  |cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?|         ?|          -|          -|     4|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     104|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     350|     514|    -|
|Memory           |        6|     -|      32|       2|    0|
|Multiplexer      |        -|     -|       -|     555|    -|
|Register         |        -|     -|     158|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        6|     0|     540|    1175|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303  |cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1  |        0|   0|  270|  314|    0|
    |grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285  |cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2  |        0|   0|   80|  200|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        0|   0|  350|  514|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                      Memory                      |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |cancellation_unit_buffer_event_data_V_1_U         |cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W   |        1|   0|   0|    0|    64|   32|     1|         2048|
    |cancellation_unit_buffer_event_send_time_V_1_U    |cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W   |        1|   0|   0|    0|    64|   32|     1|         2048|
    |cancellation_unit_buffer_event_recv_time_V_1_U    |cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb  |        1|   0|   0|    0|    64|   32|     1|         2048|
    |cancellation_unit_buffer_event_sender_id_V_1_U    |cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |cancellation_unit_buffer_event_receiver_id_V_1_U  |cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |cancellation_unit_buffer_next_V_1_U               |cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W         |        1|   0|   0|    0|    64|   16|     1|         1024|
    |cancellation_unit_lp_sizes_V_1_U                  |cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W            |        0|  16|   1|    0|     4|   16|     1|           64|
    |cancellation_unit_lp_heads_V_1_U                  |event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W                        |        0|  16|   1|    0|     4|   16|     1|           64|
    +--------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                             |                                                                                  |        6|  32|   2|    0|   392|  176|     8|         9344|
    +--------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln886_8_fu_442_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln886_9_fu_486_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln886_fu_527_p2              |         +|   0|  0|  23|          16|           1|
    |sub_ln887_fu_509_p2              |         -|   0|  0|  23|          16|          16|
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1    |       and|   0|  0|   2|           1|           1|
    |tmp_3_nbreadreq_fu_138_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_122_p3          |       and|   0|  0|   2|           1|           0|
    |tmp_s_nbreadreq_fu_130_p3        |       and|   0|  0|   2|           1|           0|
    |icmp_ln1073_fu_480_p2            |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln1077_fu_415_p2            |      icmp|   0|  0|  11|          10|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 104|          62|          28|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                |  49|          9|    1|          9|
    |ap_done                                                  |   9|          2|    1|          2|
    |cancellation_unit_buffer_event_data_V_1_address0         |  14|          3|    6|         18|
    |cancellation_unit_buffer_event_data_V_1_ce0              |  14|          3|    1|          3|
    |cancellation_unit_buffer_event_receiver_id_V_1_address0  |  14|          3|    6|         18|
    |cancellation_unit_buffer_event_receiver_id_V_1_ce0       |  14|          3|    1|          3|
    |cancellation_unit_buffer_event_recv_time_V_1_address0    |  14|          3|    6|         18|
    |cancellation_unit_buffer_event_recv_time_V_1_ce0         |  14|          3|    1|          3|
    |cancellation_unit_buffer_event_send_time_V_1_address0    |  20|          4|    6|         24|
    |cancellation_unit_buffer_event_send_time_V_1_ce0         |  20|          4|    1|          4|
    |cancellation_unit_buffer_event_sender_id_V_1_address0    |  14|          3|    6|         18|
    |cancellation_unit_buffer_event_sender_id_V_1_ce0         |  14|          3|    1|          3|
    |cancellation_unit_buffer_next_V_1_address0               |  26|          5|    6|         30|
    |cancellation_unit_buffer_next_V_1_ce0                    |  20|          4|    1|          4|
    |cancellation_unit_buffer_next_V_1_d0                     |  20|          4|   16|         64|
    |cancellation_unit_buffer_next_V_1_we0                    |  20|          4|    1|          4|
    |cancellation_unit_commit_time_stream17_blk_n             |   9|          2|    1|          2|
    |cancellation_unit_free_head_V_1                          |  14|          3|   16|         48|
    |cancellation_unit_input_stream_blk_n                     |   9|          2|    1|          2|
    |cancellation_unit_lp_heads_V_1_address0                  |  31|          6|    2|         12|
    |cancellation_unit_lp_heads_V_1_ce0                       |  20|          4|    1|          4|
    |cancellation_unit_lp_heads_V_1_d0                        |  20|          4|   16|         64|
    |cancellation_unit_lp_heads_V_1_we0                       |  20|          4|    1|          4|
    |cancellation_unit_lp_sizes_V_1_address0                  |  26|          5|    2|         10|
    |cancellation_unit_lp_sizes_V_1_ce0                       |  20|          4|    1|          4|
    |cancellation_unit_lp_sizes_V_1_d0                        |  20|          4|   16|         64|
    |cancellation_unit_lp_sizes_V_1_we0                       |  20|          4|    1|          4|
    |cancellation_unit_rollback_info_stream_blk_n             |   9|          2|    1|          2|
    |cancellation_unit_total_size_V_1                         |  14|          3|   16|         48|
    |lp_id_V_fu_118                                           |   9|          2|    3|          6|
    |lpcore_cancellation_unit_output_stream_0_write           |   9|          2|    1|          2|
    |removed_V_fu_114                                         |   9|          2|   16|         32|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    | 555|        113|  156|        533|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   8|   0|    8|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |cancellation_unit_buffer_next_V_1_addr_reg_569                            |   6|   0|    6|          0|
    |cancellation_unit_free_head_V_1                                           |  16|   0|   16|          0|
    |cancellation_unit_lp_sizes_V_1_addr_reg_579                               |   2|   0|    2|          0|
    |cancellation_unit_total_size_V_1                                          |  16|   0|   16|          0|
    |grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303_ap_start_reg  |   1|   0|    1|          0|
    |grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1077_reg_565                                                       |   1|   0|    1|          0|
    |lp_id_V_fu_118                                                            |   3|   0|    3|          0|
    |reg_336                                                                   |  16|   0|   16|          0|
    |removed_V_fu_114                                                          |  16|   0|   16|          0|
    |tmp_3_reg_542                                                             |   1|   0|    1|          0|
    |tmp_44_reg_560                                                            |  32|   0|   32|          0|
    |tmp_lp_id_V_reg_584                                                       |   2|   0|    2|          0|
    |tmp_reg_534                                                               |   1|   0|    1|          0|
    |tmp_s_reg_538                                                             |   1|   0|    1|          0|
    |tmp_to_time_V_reg_589                                                     |  32|   0|   32|          0|
    |trunc_ln88_reg_602                                                        |   2|   0|    2|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 158|   0|  158|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                        RTL Ports                        | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                                   |   in|    1|  ap_ctrl_hs|                  cancellation_unit_top<0>|  return value|
|ap_rst                                                   |   in|    1|  ap_ctrl_hs|                  cancellation_unit_top<0>|  return value|
|ap_start                                                 |   in|    1|  ap_ctrl_hs|                  cancellation_unit_top<0>|  return value|
|ap_done                                                  |  out|    1|  ap_ctrl_hs|                  cancellation_unit_top<0>|  return value|
|ap_continue                                              |   in|    1|  ap_ctrl_hs|                  cancellation_unit_top<0>|  return value|
|ap_idle                                                  |  out|    1|  ap_ctrl_hs|                  cancellation_unit_top<0>|  return value|
|ap_ready                                                 |  out|    1|  ap_ctrl_hs|                  cancellation_unit_top<0>|  return value|
|cancellation_unit_rollback_info_stream_dout              |   in|   48|     ap_fifo|    cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_num_data_valid    |   in|    2|     ap_fifo|    cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_fifo_cap          |   in|    2|     ap_fifo|    cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_empty_n           |   in|    1|     ap_fifo|    cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_rollback_info_stream_read              |  out|    1|     ap_fifo|    cancellation_unit_rollback_info_stream|       pointer|
|cancellation_unit_commit_time_stream17_dout              |   in|   32|     ap_fifo|    cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_num_data_valid    |   in|    2|     ap_fifo|    cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_fifo_cap          |   in|    2|     ap_fifo|    cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_empty_n           |   in|    1|     ap_fifo|    cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_read              |  out|    1|     ap_fifo|    cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_input_stream_dout                      |   in|  129|     ap_fifo|            cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_num_data_valid            |   in|    2|     ap_fifo|            cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_fifo_cap                  |   in|    2|     ap_fifo|            cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_empty_n                   |   in|    1|     ap_fifo|            cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_read                      |  out|    1|     ap_fifo|            cancellation_unit_input_stream|       pointer|
|lpcore_cancellation_unit_output_stream_0_din             |  out|  129|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_num_data_valid  |   in|    2|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_fifo_cap        |   in|    2|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_full_n          |   in|    1|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_write           |  out|    1|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
+---------------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

