# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of InputPort.sv was successful.
# Compile of Mux4.sv was successful.
# Compile of OutputPort.sv was successful.
# Compile of Simple_CPU.sv was successful.
# Compile of Simple_CPU_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim work.Simple_CPU_tb
# vsim work.Simple_CPU_tb 
# Start time: 22:40:28 on Apr 15,2022
# Loading sv_std.std
# Loading work.Simple_CPU_tb
# Loading work.Simple_CPU
# Loading work.Control
# Loading work.Mux4
# Loading work.ALU
# Loading work.InputPort
# Loading work.OutputPort
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /Simple_CPU_tb/cpu File: C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/tb/Simple_CPU_tb.sv Line: 24
vsim work.Simple_CPU_tb
# End time: 22:41:51 on Apr 15,2022, Elapsed time: 0:01:23
# Errors: 0, Warnings: 7
# vsim work.Simple_CPU_tb 
# Start time: 22:41:51 on Apr 15,2022
# Loading sv_std.std
# Loading work.Simple_CPU_tb
# Loading work.Simple_CPU
# Loading work.Control
# Loading work.Mux4
# Loading work.ALU
# Loading work.InputPort
# Loading work.OutputPort
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /Simple_CPU_tb/cpu File: C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/tb/Simple_CPU_tb.sv Line: 24
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of InputPort.sv was successful.
# Compile of Mux4.sv was successful.
# Compile of OutputPort.sv was successful.
# Compile of Simple_CPU.sv was successful.
# Compile of Simple_CPU_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim work.Simple_CPU_tb
# End time: 22:42:21 on Apr 15,2022, Elapsed time: 0:00:30
# Errors: 0, Warnings: 3
# vsim work.Simple_CPU_tb 
# Start time: 22:42:21 on Apr 15,2022
# Loading sv_std.std
# Loading work.Simple_CPU_tb
# Loading work.Simple_CPU
# Loading work.Control
# Loading work.Mux4
# Loading work.ALU
# Loading work.InputPort
# Loading work.OutputPort
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /Simple_CPU_tb/cpu File: C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/tb/Simple_CPU_tb.sv Line: 24
# Compile of Simple_CPU.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Simple_CPU
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /Simple_CPU_tb/cpu File: C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/tb/Simple_CPU_tb.sv Line: 24
# ** Warning: (vsim-3722) C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/tb/Simple_CPU_tb.sv(24): [TFMPC] - Missing connection for port 'LED1'.
# Compile of Simple_CPU.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Simple_CPU
# Compile of Simple_CPU.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Simple_CPU
# Compile of Simple_CPU.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Simple_CPU
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cpu'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /Simple_CPU_tb/cpu File: C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/tb/Simple_CPU_tb.sv Line: 24
# Compile of Simple_CPU.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Simple_CPU
run
run
vsim work.Simple_CPU_tb
# End time: 22:45:04 on Apr 15,2022, Elapsed time: 0:02:43
# Errors: 0, Warnings: 1
# vsim work.Simple_CPU_tb 
# Start time: 22:45:04 on Apr 15,2022
# Loading sv_std.std
# Loading work.Simple_CPU_tb
# Loading work.Simple_CPU
# Loading work.Control
# Loading work.Mux4
# Loading work.ALU
# Loading work.InputPort
# Loading work.OutputPort
add wave -position insertpoint  \
sim:/Simple_CPU_tb/clk \
sim:/Simple_CPU_tb/ELED \
sim:/Simple_CPU_tb/Execute \
sim:/Simple_CPU_tb/ExternalSwitch \
sim:/Simple_CPU_tb/LED \
sim:/Simple_CPU_tb/OpcodeInput \
sim:/Simple_CPU_tb/OutputDozens \
sim:/Simple_CPU_tb/OutputHundreds \
sim:/Simple_CPU_tb/OutputUnits \
sim:/Simple_CPU_tb/Rstn
run
run
