# Compile of mainboard.sv was successful.
vsim -gui work.topMod
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 17:37:18 on Jul 31,2017
# Loading sv_std.std
# Loading work.topMod
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.HA
# Loading work.FA
# Loading work.OpDataSelect
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.tri_state_mux_k
# Loading work.tri_state_k
# Loading work.DATA_MUX
# Loading work.nand3_mod
# Loading work.JMP_CTRL
# Loading work.nand4_mod
# Loading work.MemChipSelect
# Loading work.MemChipSelectBlock
# Loading work.MEM
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(343): [PCDPC] - Port size (15) does not match connection size (16) for port 'addr'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/MEM.sv(5).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/ramChip1 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/MEM.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(365): [PCDPC] - Port size (15) does not match connection size (16) for port 'addr'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/MEM.sv(5).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/ramChip2 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/MEM.sv
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
restart
add wave -position end sim:/topMod/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Nathan  Hostname: FRANKENSTEIN  ProcessID: 39608
# 
#           Attempting to use alternate WLF file "./wlftec490z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftec490z
# 
add wave -position end sim:/topMod/mainboard/*
run
run
run
run
run
run
restart
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
# Warning in wave window restart: (vish-4014) No objects found matching '/topMod/mainboard/oe'. 
run
add wave -position 27 sim:/topMod/mainboard/AddCard/AC_AddSub/*
# checkArgs: WlfValueId has no logfile info.
restart
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
# Compile of mainboard.sv was successful.
# Compile of tri_state_mux_k.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.mainboard
# Loading work.tri_state_mux_k
run
restart
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
# Compile of mainboard.sv was successful.
# Compile of MemChipSelect.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.mainboard
# Loading work.MemChipSelect
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
# Compile of mainboard.sv was successful.
# Compile of MEM.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.mainboard
# Loading work.MEM
run
add wave -position 6  sim:/topMod/mainboard/ctrl_reg_
add wave -position 7  sim:/topMod/mainboard/ctrl_reg0_latch
add wave -position 8  sim:/topMod/mainboard/ctrl_reg0_latch_pc_
add wave -position 9  sim:/topMod/mainboard/ctrl_reg0_latch_pc
add wave -position 10  sim:/topMod/mainboard/mem_sel_prom_gated_
add wave -position 11  sim:/topMod/mainboard/mem_sel_prom_gated
# Compile of mainboard.sv was successful.
# Compile of MemChipSelect.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of MemChipSelect.sv failed with 2 errors.
# Compile of MemChipSelect.sv was successful.
restart
# Loading work.mainboard
# Loading work.MemChipSelect
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
# Warning in wave window restart: (vish-4014) No objects found matching '/topMod/mainboard/ctrl_reg0_latch_pc_'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/topMod/mainboard/ctrl_reg0_latch_pc'. 
run
add wave -position 5  sim:/topMod/mainboard/mem_sel_prom_gated
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
# Compile of mainboard.sv failed with 1 errors.
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
# Compile of mainboard.sv was successful with warnings.
restart
# Loading work.mainboard
run
# Compile of mainboard.sv was successful with warnings.
restart
# Loading work.mainboard
run
# could not find interpreter "ScintillaTk"
add wave -position 2  sim:/topMod/mainboard/pre_ctrl_reg0_
add wave -position 3  sim:/topMod/mainboard/pre_ctrl_reg0
# Compile of mainboard.sv failed with 1 errors.
# Compile of mainboard.sv failed with 1 errors.
# End time: 00:36:02 on Aug 01,2017, Elapsed time: 6:58:44
# Errors: 4, Warnings: 4
