#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf473a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf563c0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xf4b190 .functor NOT 1, L_0xfa61f0, C4<0>, C4<0>, C4<0>;
L_0xf60f80 .functor XOR 1, L_0xfa5e90, L_0xfa5fc0, C4<0>, C4<0>;
L_0xf6f480 .functor XOR 1, L_0xf60f80, L_0xfa60b0, C4<0>, C4<0>;
v0xf93e70_0 .net *"_ivl_10", 0 0, L_0xfa60b0;  1 drivers
v0xf93f70_0 .net *"_ivl_12", 0 0, L_0xf6f480;  1 drivers
v0xf94050_0 .net *"_ivl_2", 0 0, L_0xfa5df0;  1 drivers
v0xf94110_0 .net *"_ivl_4", 0 0, L_0xfa5e90;  1 drivers
v0xf941f0_0 .net *"_ivl_6", 0 0, L_0xfa5fc0;  1 drivers
v0xf94320_0 .net *"_ivl_8", 0 0, L_0xf60f80;  1 drivers
v0xf94400_0 .net "areset", 0 0, L_0xf45280;  1 drivers
v0xf944a0_0 .var "clk", 0 0;
v0xf94540_0 .var/2u "stats1", 159 0;
v0xf946b0_0 .var/2u "strobe", 0 0;
v0xf94770_0 .net "tb_match", 0 0, L_0xfa61f0;  1 drivers
v0xf94810_0 .net "tb_mismatch", 0 0, L_0xf4b190;  1 drivers
v0xf948b0_0 .net "wavedrom_enable", 0 0, v0xf92ab0_0;  1 drivers
v0xf94950_0 .net "wavedrom_title", 511 0, v0xf92ba0_0;  1 drivers
v0xf949f0_0 .net "x", 0 0, v0xf92c80_0;  1 drivers
v0xf94a90_0 .net "z_dut", 0 0, L_0xfa5c10;  1 drivers
v0xf94b30_0 .net "z_ref", 0 0, L_0xf45f00;  1 drivers
L_0xfa5df0 .concat [ 1 0 0 0], L_0xf45f00;
L_0xfa5e90 .concat [ 1 0 0 0], L_0xf45f00;
L_0xfa5fc0 .concat [ 1 0 0 0], L_0xfa5c10;
L_0xfa60b0 .concat [ 1 0 0 0], L_0xf45f00;
L_0xfa61f0 .cmp/eeq 1, L_0xfa5df0, L_0xf6f480;
S_0xf604f0 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xf563c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xf6e550 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xf6e590 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0xf454c0 .functor AND 1, L_0xfa4eb0, L_0xfa5180, C4<1>, C4<1>;
L_0xf45780 .functor AND 1, L_0xfa5550, L_0xfa57c0, C4<1>, C4<1>;
L_0xf45f00 .functor OR 1, L_0xf454c0, L_0xf45780, C4<0>, C4<0>;
v0xf4ad60_0 .net *"_ivl_0", 31 0, L_0xf94d40;  1 drivers
L_0x7f55e3c410a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf4b0a0_0 .net *"_ivl_11", 30 0, L_0x7f55e3c410a8;  1 drivers
L_0x7f55e3c410f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xf4b2a0_0 .net/2u *"_ivl_12", 31 0, L_0x7f55e3c410f0;  1 drivers
v0xf452f0_0 .net *"_ivl_14", 0 0, L_0xfa5180;  1 drivers
v0xf45590_0 .net *"_ivl_17", 0 0, L_0xf454c0;  1 drivers
v0xf45850_0 .net *"_ivl_18", 31 0, L_0xfa53c0;  1 drivers
L_0x7f55e3c41138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf46050_0 .net *"_ivl_21", 30 0, L_0x7f55e3c41138;  1 drivers
L_0x7f55e3c41180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xf90d40_0 .net/2u *"_ivl_22", 31 0, L_0x7f55e3c41180;  1 drivers
v0xf90e20_0 .net *"_ivl_24", 0 0, L_0xfa5550;  1 drivers
v0xf90f70_0 .net *"_ivl_26", 31 0, L_0xfa56d0;  1 drivers
L_0x7f55e3c411c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf91050_0 .net *"_ivl_29", 30 0, L_0x7f55e3c411c8;  1 drivers
L_0x7f55e3c41018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf91130_0 .net *"_ivl_3", 30 0, L_0x7f55e3c41018;  1 drivers
L_0x7f55e3c41210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf91210_0 .net/2u *"_ivl_30", 31 0, L_0x7f55e3c41210;  1 drivers
v0xf912f0_0 .net *"_ivl_32", 0 0, L_0xfa57c0;  1 drivers
v0xf913b0_0 .net *"_ivl_35", 0 0, L_0xf45780;  1 drivers
L_0x7f55e3c41060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf91470_0 .net/2u *"_ivl_4", 31 0, L_0x7f55e3c41060;  1 drivers
v0xf91550_0 .net *"_ivl_6", 0 0, L_0xfa4eb0;  1 drivers
v0xf91610_0 .net *"_ivl_8", 31 0, L_0xfa5020;  1 drivers
v0xf916f0_0 .net "areset", 0 0, L_0xf45280;  alias, 1 drivers
v0xf917b0_0 .net "clk", 0 0, v0xf944a0_0;  1 drivers
v0xf91870_0 .var "state", 0 0;
v0xf91930_0 .net "x", 0 0, v0xf92c80_0;  alias, 1 drivers
v0xf919f0_0 .net "z", 0 0, L_0xf45f00;  alias, 1 drivers
E_0xf544e0 .event posedge, v0xf916f0_0, v0xf917b0_0;
L_0xf94d40 .concat [ 1 31 0 0], v0xf91870_0, L_0x7f55e3c41018;
L_0xfa4eb0 .cmp/eq 32, L_0xf94d40, L_0x7f55e3c41060;
L_0xfa5020 .concat [ 1 31 0 0], v0xf92c80_0, L_0x7f55e3c410a8;
L_0xfa5180 .cmp/eq 32, L_0xfa5020, L_0x7f55e3c410f0;
L_0xfa53c0 .concat [ 1 31 0 0], v0xf91870_0, L_0x7f55e3c41138;
L_0xfa5550 .cmp/eq 32, L_0xfa53c0, L_0x7f55e3c41180;
L_0xfa56d0 .concat [ 1 31 0 0], v0xf92c80_0, L_0x7f55e3c411c8;
L_0xfa57c0 .cmp/eq 32, L_0xfa56d0, L_0x7f55e3c41210;
S_0xf91b30 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0xf563c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xf45280 .functor BUFZ 1, v0xf92940_0, C4<0>, C4<0>, C4<0>;
v0xf927a0_0 .net "areset", 0 0, L_0xf45280;  alias, 1 drivers
v0xf92870_0 .net "clk", 0 0, v0xf944a0_0;  alias, 1 drivers
v0xf92940_0 .var "reset", 0 0;
v0xf92a10_0 .net "tb_match", 0 0, L_0xfa61f0;  alias, 1 drivers
v0xf92ab0_0 .var "wavedrom_enable", 0 0;
v0xf92ba0_0 .var "wavedrom_title", 511 0;
v0xf92c80_0 .var "x", 0 0;
E_0xf53fc0/0 .event negedge, v0xf917b0_0;
E_0xf53fc0/1 .event posedge, v0xf917b0_0;
E_0xf53fc0 .event/or E_0xf53fc0/0, E_0xf53fc0/1;
S_0xf91dd0 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xf91b30;
 .timescale -12 -12;
v0xf91fe0_0 .var/2u "arfail", 0 0;
v0xf920c0_0 .var "async", 0 0;
v0xf92180_0 .var/2u "datafail", 0 0;
v0xf92220_0 .var/2u "srfail", 0 0;
E_0xf3d9f0 .event posedge, v0xf917b0_0;
E_0xf73700 .event negedge, v0xf917b0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xf3d9f0;
    %wait E_0xf3d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf92940_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf3d9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf73700;
    %load/vec4 v0xf92a10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf92180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %load/vec4 v0xf92a10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf91fe0_0, 0, 1;
    %wait E_0xf3d9f0;
    %load/vec4 v0xf92a10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf92220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf92940_0, 0;
    %load/vec4 v0xf92220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xf91fe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xf920c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xf92180_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xf920c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xf922e0 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0xf91b30;
 .timescale -12 -12;
v0xf924e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf925c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0xf91b30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf92dc0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xf563c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
L_0x7f55e3c41258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xf93220_0 .net/2u *"_ivl_0", 1 0, L_0x7f55e3c41258;  1 drivers
v0xf93320_0 .net *"_ivl_2", 0 0, L_0xfa5b70;  1 drivers
L_0x7f55e3c412a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xf933e0_0 .net/2u *"_ivl_4", 0 0, L_0x7f55e3c412a0;  1 drivers
L_0x7f55e3c412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xf934d0_0 .net/2u *"_ivl_6", 0 0, L_0x7f55e3c412e8;  1 drivers
v0xf935b0_0 .net "areset", 0 0, L_0xf45280;  alias, 1 drivers
v0xf936f0_0 .net "clk", 0 0, v0xf944a0_0;  alias, 1 drivers
v0xf937e0_0 .var "next_state", 1 0;
v0xf938c0_0 .var "state", 1 0;
v0xf939a0_0 .net "x", 0 0, v0xf92c80_0;  alias, 1 drivers
v0xf93ad0_0 .net "z", 0 0, L_0xfa5c10;  alias, 1 drivers
E_0xf53d60 .event anyedge, v0xf938c0_0, v0xf91930_0;
L_0xfa5b70 .cmp/eq 2, v0xf938c0_0, L_0x7f55e3c41258;
L_0xfa5c10 .functor MUXZ 1, L_0x7f55e3c412e8, L_0x7f55e3c412a0, L_0xfa5b70, C4<>;
S_0xf93020 .scope begin, "transition_logic" "transition_logic" 4 16, 4 16 0, S_0xf92dc0;
 .timescale 0 0;
S_0xf93c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xf563c0;
 .timescale -12 -12;
E_0xf93df0 .event anyedge, v0xf946b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf946b0_0;
    %nor/r;
    %assign/vec4 v0xf946b0_0, 0;
    %wait E_0xf93df0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf91b30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf92c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf92940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf92c80_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf92c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf920c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xf91dd0;
    %join;
    %wait E_0xf73700;
    %wait E_0xf3d9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf3d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %wait E_0xf73700;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf925c0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf53fc0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0xf92c80_0, 0;
    %assign/vec4 v0xf92940_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf604f0;
T_5 ;
    %wait E_0xf544e0;
    %load/vec4 v0xf916f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf91870_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xf91870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xf91930_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0xf91870_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf91870_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xf92dc0;
T_6 ;
    %wait E_0xf544e0;
    %load/vec4 v0xf935b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf938c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xf937e0_0;
    %assign/vec4 v0xf938c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf92dc0;
T_7 ;
    %wait E_0xf53d60;
    %fork t_1, S_0xf93020;
    %jmp t_0;
    .scope S_0xf93020;
t_1 ;
    %load/vec4 v0xf938c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xf937e0_0, 0, 2;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0xf939a0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0xf937e0_0, 0, 2;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0xf939a0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0xf937e0_0, 0, 2;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf92dc0;
t_0 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xf563c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf944a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf946b0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xf563c0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xf944a0_0;
    %inv;
    %store/vec4 v0xf944a0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xf563c0;
T_10 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf92870_0, v0xf94810_0, v0xf944a0_0, v0xf94400_0, v0xf949f0_0, v0xf94b30_0, v0xf94a90_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xf563c0;
T_11 ;
    %load/vec4 v0xf94540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xf94540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf94540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0xf94540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf94540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf94540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf94540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xf563c0;
T_12 ;
    %wait E_0xf53fc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf94540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf94540_0, 4, 32;
    %load/vec4 v0xf94770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xf94540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf94540_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf94540_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf94540_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xf94b30_0;
    %load/vec4 v0xf94b30_0;
    %load/vec4 v0xf94a90_0;
    %xor;
    %load/vec4 v0xf94b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xf94540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf94540_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xf94540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf94540_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2014_q5b/iter0/response10/top_module.sv";
