\doxysection{system/include/cmsis/stm32f407xx.h File Reference}
\label{stm32f407xx_8h}\index{system/include/cmsis/stm32f407xx.h@{system/include/cmsis/stm32f407xx.h}}


CMSIS STM32\+F407xx Device Peripheral Access Layer Header File.  


{\ttfamily \#include \char`\"{}core\+\_\+cm4.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+stm32f4xx.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for stm32f407xx.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f407xx_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ ADC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \textbf{ CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network FIFOMail\+Box. \end{DoxyCompactList}\item 
struct \textbf{ CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \textbf{ CAN\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \textbf{ CRC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \textbf{ DAC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \textbf{ DBGMCU\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \textbf{ DCMI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DCMI. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Type\+Def}
\item 
struct \textbf{ ETH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Ethernet MAC. \end{DoxyCompactList}\item 
struct \textbf{ EXTI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \textbf{ GPIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \textbf{ SYSCFG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \textbf{ I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \textbf{ IWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ PWR\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \textbf{ RTC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \textbf{ SDIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \textbf{ SPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \textbf{ USART\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \textbf{ WWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ RNG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+device\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM4\+\_\+\+REV}~0x0001U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}~4U
\item 
\#define \textbf{ \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0U
\item 
\#define \textbf{ \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ FLASH\+\_\+\+BASE}~0x08000000U
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \textbf{ CCMDATARAM\+\_\+\+BASE}~0x10000000U
\item 
\#define \textbf{ SRAM1\+\_\+\+BASE}~0x20000000U
\item 
\#define \textbf{ SRAM2\+\_\+\+BASE}~0x2001\+C000U
\item 
\#define \textbf{ PERIPH\+\_\+\+BASE}~0x40000000U
\item 
\#define \textbf{ BKPSRAM\+\_\+\+BASE}~0x40024000U
\item 
\#define \textbf{ FSMC\+\_\+\+R\+\_\+\+BASE}~0x\+A0000000U
\item 
\#define \textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}~0x22000000U
\item 
\#define \textbf{ SRAM2\+\_\+\+BB\+\_\+\+BASE}~0x22380000U
\item 
\#define \textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE}~0x42000000U
\item 
\#define \textbf{ BKPSRAM\+\_\+\+BB\+\_\+\+BASE}~0x42480000U
\item 
\#define \textbf{ FLASH\+\_\+\+END}~0x080\+FFFFFU
\item 
\#define \textbf{ CCMDATARAM\+\_\+\+END}~0x1000\+FFFFU
\item 
\#define \textbf{ SRAM\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BASE}
\item 
\#define \textbf{ SRAM\+\_\+\+BB\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}
\item 
\#define \textbf{ APB1\+PERIPH\+\_\+\+BASE}~\textbf{ PERIPH\+\_\+\+BASE}
\item 
\#define \textbf{ APB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000U)
\item 
\#define \textbf{ AHB1\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000U)
\item 
\#define \textbf{ AHB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x10000000U)
\item 
\#define \textbf{ TIM2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0000U)
\item 
\#define \textbf{ TIM3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0400U)
\item 
\#define \textbf{ TIM4\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0800U)
\item 
\#define \textbf{ TIM5\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00U)
\item 
\#define \textbf{ TIM6\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1000U)
\item 
\#define \textbf{ TIM7\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1400U)
\item 
\#define \textbf{ TIM12\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1800U)
\item 
\#define \textbf{ TIM13\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00U)
\item 
\#define \textbf{ TIM14\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2000U)
\item 
\#define \textbf{ RTC\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2800U)
\item 
\#define \textbf{ WWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2\+C00U)
\item 
\#define \textbf{ IWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3000U)
\item 
\#define \textbf{ I2\+S2ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3400U)
\item 
\#define \textbf{ SPI2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3800U)
\item 
\#define \textbf{ SPI3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00U)
\item 
\#define \textbf{ I2\+S3ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4000U)
\item 
\#define \textbf{ USART2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4400U)
\item 
\#define \textbf{ USART3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4800U)
\item 
\#define \textbf{ UART4\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4\+C00U)
\item 
\#define \textbf{ UART5\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5000U)
\item 
\#define \textbf{ I2\+C1\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5400U)
\item 
\#define \textbf{ I2\+C2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5800U)
\item 
\#define \textbf{ I2\+C3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5\+C00U)
\item 
\#define \textbf{ CAN1\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6400U)
\item 
\#define \textbf{ CAN2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6800U)
\item 
\#define \textbf{ PWR\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7000U)
\item 
\#define \textbf{ DAC\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7400U)
\item 
\#define \textbf{ TIM1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0000U)
\item 
\#define \textbf{ TIM8\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0400U)
\item 
\#define \textbf{ USART1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1000U)
\item 
\#define \textbf{ USART6\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1400U)
\item 
\#define \textbf{ ADC1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2000U)
\item 
\#define \textbf{ ADC2\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2100U)
\item 
\#define \textbf{ ADC3\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2200U)
\item 
\#define \textbf{ ADC\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2300U)
\item 
\#define \textbf{ SDIO\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2\+C00U)
\item 
\#define \textbf{ SPI1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3000U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3800U)
\item 
\#define \textbf{ EXTI\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3\+C00U)
\item 
\#define \textbf{ TIM9\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4000U)
\item 
\#define \textbf{ TIM10\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4400U)
\item 
\#define \textbf{ TIM11\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4800U)
\item 
\#define \textbf{ GPIOA\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0000U)
\item 
\#define \textbf{ GPIOB\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0400U)
\item 
\#define \textbf{ GPIOC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0800U)
\item 
\#define \textbf{ GPIOD\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00U)
\item 
\#define \textbf{ GPIOE\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1000U)
\item 
\#define \textbf{ GPIOF\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1400U)
\item 
\#define \textbf{ GPIOG\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1800U)
\item 
\#define \textbf{ GPIOH\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00U)
\item 
\#define \textbf{ GPIOI\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x2000U)
\item 
\#define \textbf{ CRC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3000U)
\item 
\#define \textbf{ RCC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3800U)
\item 
\#define \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00U)
\item 
\#define \textbf{ DMA1\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6000U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x010U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x028U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x040U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x058U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x070U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x088U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+A0U)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+B8U)
\item 
\#define \textbf{ DMA2\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6400U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x010U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x028U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x040U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x058U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x070U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x088U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+A0U)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+B8U)
\item 
\#define \textbf{ ETH\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x8000U)
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE})
\item 
\#define \textbf{ ETH\+\_\+\+MMC\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x0100U)
\item 
\#define \textbf{ ETH\+\_\+\+PTP\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x0700U)
\item 
\#define \textbf{ ETH\+\_\+\+DMA\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x1000U)
\item 
\#define \textbf{ DCMI\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x50000U)
\item 
\#define \textbf{ RNG\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60800U)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0000U)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0104U)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0060U)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x00\+A0U)
\item 
\#define \textbf{ DBGMCU\+\_\+\+BASE}~0x\+E0042000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}~0x40040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}~0x50000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}~0x000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}~0x800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x900U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x\+B00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}~0x20U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}~0x400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}~0x440U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}~0x500U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}~0x20U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}~0x\+E00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}~0x1000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}~0x1000U
\item 
\#define \textbf{ TIM2}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM2\+\_\+\+BASE})
\item 
\#define \textbf{ TIM3}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM3\+\_\+\+BASE})
\item 
\#define \textbf{ TIM4}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM4\+\_\+\+BASE})
\item 
\#define \textbf{ TIM5}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM5\+\_\+\+BASE})
\item 
\#define \textbf{ TIM6}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM6\+\_\+\+BASE})
\item 
\#define \textbf{ TIM7}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM7\+\_\+\+BASE})
\item 
\#define \textbf{ TIM12}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM12\+\_\+\+BASE})
\item 
\#define \textbf{ TIM13}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM13\+\_\+\+BASE})
\item 
\#define \textbf{ TIM14}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM14\+\_\+\+BASE})
\item 
\#define \textbf{ RTC}~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) \textbf{ RTC\+\_\+\+BASE})
\item 
\#define \textbf{ WWDG}~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ WWDG\+\_\+\+BASE})
\item 
\#define \textbf{ IWDG}~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ IWDG\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S2ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S2ext\+\_\+\+BASE})
\item 
\#define \textbf{ SPI2}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI2\+\_\+\+BASE})
\item 
\#define \textbf{ SPI3}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI3\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S3ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S3ext\+\_\+\+BASE})
\item 
\#define \textbf{ USART2}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART2\+\_\+\+BASE})
\item 
\#define \textbf{ USART3}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART3\+\_\+\+BASE})
\item 
\#define \textbf{ UART4}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ UART4\+\_\+\+BASE})
\item 
\#define \textbf{ UART5}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ UART5\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C1}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C1\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C2}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C2\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C3}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C3\+\_\+\+BASE})
\item 
\#define \textbf{ CAN1}~((\textbf{ CAN\+\_\+\+Type\+Def} $\ast$) \textbf{ CAN1\+\_\+\+BASE})
\item 
\#define \textbf{ CAN2}~((\textbf{ CAN\+\_\+\+Type\+Def} $\ast$) \textbf{ CAN2\+\_\+\+BASE})
\item 
\#define \textbf{ PWR}~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) \textbf{ PWR\+\_\+\+BASE})
\item 
\#define \textbf{ DAC}~((\textbf{ DAC\+\_\+\+Type\+Def} $\ast$) \textbf{ DAC\+\_\+\+BASE})
\item 
\#define \textbf{ TIM1}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM1\+\_\+\+BASE})
\item 
\#define \textbf{ TIM8}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM8\+\_\+\+BASE})
\item 
\#define \textbf{ USART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART1\+\_\+\+BASE})
\item 
\#define \textbf{ USART6}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART6\+\_\+\+BASE})
\item 
\#define \textbf{ ADC}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC\+\_\+\+BASE})
\item 
\#define \textbf{ ADC1}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+BASE})
\item 
\#define \textbf{ ADC2}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC2\+\_\+\+BASE})
\item 
\#define \textbf{ ADC3}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC3\+\_\+\+BASE})
\item 
\#define \textbf{ SDIO}~((\textbf{ SDIO\+\_\+\+Type\+Def} $\ast$) \textbf{ SDIO\+\_\+\+BASE})
\item 
\#define \textbf{ SPI1}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI1\+\_\+\+BASE})
\item 
\#define \textbf{ SYSCFG}~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) \textbf{ SYSCFG\+\_\+\+BASE})
\item 
\#define \textbf{ EXTI}~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) \textbf{ EXTI\+\_\+\+BASE})
\item 
\#define \textbf{ TIM9}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM9\+\_\+\+BASE})
\item 
\#define \textbf{ TIM10}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM10\+\_\+\+BASE})
\item 
\#define \textbf{ TIM11}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM11\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOA}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOA\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOB}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOB\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOC}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOC\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOD}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOD\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOE}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOE\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOF}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOF\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOG}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOG\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOH}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOH\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOI}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOI\+\_\+\+BASE})
\item 
\#define \textbf{ CRC}~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) \textbf{ CRC\+\_\+\+BASE})
\item 
\#define \textbf{ RCC}~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) \textbf{ RCC\+\_\+\+BASE})
\item 
\#define \textbf{ FLASH}~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ ETH}~((\textbf{ ETH\+\_\+\+Type\+Def} $\ast$) \textbf{ ETH\+\_\+\+BASE})
\item 
\#define \textbf{ DCMI}~((\textbf{ DCMI\+\_\+\+Type\+Def} $\ast$) \textbf{ DCMI\+\_\+\+BASE})
\item 
\#define \textbf{ RNG}~((\textbf{ RNG\+\_\+\+Type\+Def} $\ast$) \textbf{ RNG\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1}~((\textbf{ FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1E}~((\textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank2\+\_\+3}~((\textbf{ FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ FSMC\+\_\+\+Bank4}~((\textbf{ FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def} $\ast$) \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DBGMCU}~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) \textbf{ DBGMCU\+\_\+\+BASE})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS}~((\textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def} $\ast$) \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HS}~((\textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def} $\ast$) \textbf{ USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+AWD}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+EOC}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JEOC}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JSTRT}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+STRT}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+OVR}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+EOCIE}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDIE}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JEOCIE}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+SCAN}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAUTO}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCEN}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JDISCEN}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM}~0x0000\+E000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES}~0x03000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+OVRIE}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+CONT}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DMA}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DDS}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCS}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ALIGN}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}~0x000\+F0000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN}~0x00300000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JSWSTART}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL}~0x0\+F000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}~0x08000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN}~0x30000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}~0x10000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}~0x20000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+SWSTART}~0x40000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10}~0x00000007U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11}~0x00000038U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12}~0x000001\+C0U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13}~0x00000\+E00U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14}~0x00007000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15}~0x00038000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16}~0x001\+C0000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17}~0x00\+E00000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18}~0x07000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0}~0x00000007U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1}~0x00000038U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2}~0x000001\+C0U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3}~0x00000\+E00U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4}~0x00007000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5}~0x00038000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6}~0x001\+C0000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7}~0x00\+E00000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8}~0x07000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9}~0x38000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}~0x08000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}~0x10000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}~0x20000000U
\item 
\#define \textbf{ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+HTR\+\_\+\+HT}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+LTR\+\_\+\+LT}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14}~0x000003\+E0U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15}~0x00007\+C00U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16}~0x000\+F8000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+L}~0x00\+F00000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8}~0x000003\+E0U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9}~0x00007\+C00U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10}~0x000\+F8000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11}~0x01\+F00000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12}~0x3\+E000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}~0x08000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}~0x10000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}~0x20000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2}~0x000003\+E0U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3}~0x00007\+C00U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4}~0x000\+F8000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5}~0x01\+F00000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6}~0x3\+E000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}~0x08000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}~0x10000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}~0x20000000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2}~0x000003\+E0U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3}~0x00007\+C00U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4}~0x000\+F8000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL}~0x00300000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA}~0x\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA}~0x\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA}~0x\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA}~0x\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA}~0x0000\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}~0x\+FFFF0000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC1}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT1}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT1}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC2}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC2}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT2}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR2}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC3}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT3}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT3}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR3}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR1}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR2}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR2}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR3}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR3}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY}~0x00000\+F00U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DDS}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA}~0x0000\+C000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE}~0x00030000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATE}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSVREFE}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA1}~0x0000\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA2}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+INRQ}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+SLEEP}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+TXFP}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+RFLM}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+NART}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+AWUM}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+ABOM}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+TTCM}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+RESET}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+DBF}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+INAK}~0x0001U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+SLAK}~0x0002U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+ERRI}~0x0004U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+WKUI}~0x0008U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+SLAKI}~0x0010U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+TXM}~0x0100U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+RXM}~0x0200U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+SAMP}~0x0400U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+RX}~0x0800U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+RQCP0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TXOK0}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ALST0}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TERR0}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ABRQ0}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+RQCP1}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TXOK1}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ALST1}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TERR1}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ABRQ1}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+RQCP2}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TXOK2}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ALST2}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TERR2}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ABRQ2}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+CODE}~0x03000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME}~0x1\+C000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME0}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME1}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME2}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW}~0x\+E0000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW0}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW1}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW2}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+FMP0}~0x03U
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+FULL0}~0x08U
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0}~0x10U
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0}~0x20U
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+FMP1}~0x03U
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+FULL1}~0x08U
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1}~0x10U
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1}~0x20U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+TMEIE}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FMPIE0}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FFIE0}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FOVIE0}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FMPIE1}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FFIE1}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FOVIE1}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EWGIE}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EPVIE}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+BOFIE}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+LECIE}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+ERRIE}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+WKUIE}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+SLKIE}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EWGIE}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EPVIE}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+BOFIE}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+LECIE}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+ERRIE}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+EWGF}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+EPVF}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+BOFF}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC}~0x00000070U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+TEC}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+REC}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+BRP}~0x000003\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1}~0x000\+F0000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+0}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+1}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+2}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+3}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS2}~0x00700000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+0}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+1}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+2}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SJW}~0x03000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+0}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+1}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+LBKM}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SILM}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+TDT0\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+TDT0\+R\+\_\+\+TGT}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+TDT0\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+TDT1\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+TDT1\+R\+\_\+\+TGT}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+TDT1\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+TDT2\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+TDT2\+R\+\_\+\+TGT}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+TDT2\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+RDT0\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+RDT0\+R\+\_\+\+FMI}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDT0\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+RDT1\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+RDT1\+R\+\_\+\+FMI}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDT1\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+FMR\+\_\+\+FINIT}~0x01U
\item 
\#define \textbf{ CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB}~0x00003\+F00U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM}~0x0\+FFFFFFFU
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC}~0x0\+FFFFFFFU
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA}~0x0\+FFFFFFFU
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT}~0x0\+FFFFFFFU
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR}~0x\+FFFFFFFFU
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR}~0x\+FFU
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET}~0x01U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN1}~0x00000001U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+BOFF1}~0x00000002U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN1}~0x00000004U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1}~0x00000038U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}~0x00000008U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}~0x00000010U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}~0x00000020U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1}~0x000000\+C0U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}~0x00000040U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}~0x00000080U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1}~0x00000\+F00U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}~0x00000100U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}~0x00000200U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}~0x00000400U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}~0x00000800U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN1}~0x00001000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}~0x00002000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN2}~0x00010000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+BOFF2}~0x00020000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN2}~0x00040000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2}~0x00380000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}~0x00080000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}~0x00100000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}~0x00200000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2}~0x00\+C00000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}~0x00400000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}~0x00800000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2}~0x0\+F000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}~0x01000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}~0x02000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}~0x04000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}~0x08000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN2}~0x10000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2}~0x20000000U
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}~0x01U
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}~0x02U
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}~0x0\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}~0x\+FFF0U
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}~0x\+FFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}~0x0\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}~0x\+FFF0U
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}~0x\+FFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}~0x00000\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}~0x0\+FFF0000U
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}~0x0000\+FFF0U
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}~0x\+FFF00000U
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}~0x00\+FFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}~0x\+FF00U
\item 
\#define \textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}~0x0\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}~0x0\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR1}~0x00002000U
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR2}~0x20000000U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CAPTURE}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CM}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CROP}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+JPEG}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+ESS}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+PCKPOL}~0x00000020U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+HSPOL}~0x00000040U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+VSPOL}~0x00000080U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+0}~0x00000100U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+1}~0x00000200U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+0}~0x00000400U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+1}~0x00000800U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CRE}~0x00001000U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+ENABLE}~0x00004000U
\item 
\#define \textbf{ DCMI\+\_\+\+SR\+\_\+\+HSYNC}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+SR\+\_\+\+VSYNC}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+SR\+\_\+\+FNE}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+FRAME\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+OVR\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+ERR\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+VSYNC\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+LINE\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+OVF\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+OVF\+\_\+\+IE}~\textbf{ DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE}
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+FRAME\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+OVF\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+ERR\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+VSYNC\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+LINE\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+OVF\+\_\+\+ISC}~\textbf{ DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC}
\item 
\#define \textbf{ DCMI\+\_\+\+ESCR\+\_\+\+FSC}~0x000000\+FFU
\item 
\#define \textbf{ DCMI\+\_\+\+ESCR\+\_\+\+LSC}~0x0000\+FF00U
\item 
\#define \textbf{ DCMI\+\_\+\+ESCR\+\_\+\+LEC}~0x00\+FF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+ESCR\+\_\+\+FEC}~0x\+FF000000U
\item 
\#define \textbf{ DCMI\+\_\+\+ESUR\+\_\+\+FSU}~0x000000\+FFU
\item 
\#define \textbf{ DCMI\+\_\+\+ESUR\+\_\+\+LSU}~0x0000\+FF00U
\item 
\#define \textbf{ DCMI\+\_\+\+ESUR\+\_\+\+LEU}~0x00\+FF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+ESUR\+\_\+\+FEU}~0x\+FF000000U
\item 
\#define \textbf{ DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT}~0x00003\+FFFU
\item 
\#define \textbf{ DCMI\+\_\+\+CWSTRT\+\_\+\+VST}~0x1\+FFF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT}~0x00003\+FFFU
\item 
\#define \textbf{ DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE}~0x3\+FFF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+DR\+\_\+\+BYTE0}~0x000000\+FFU
\item 
\#define \textbf{ DCMI\+\_\+\+DR\+\_\+\+BYTE1}~0x0000\+FF00U
\item 
\#define \textbf{ DCMI\+\_\+\+DR\+\_\+\+BYTE2}~0x00\+FF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+DR\+\_\+\+BYTE3}~0x\+FF000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL}~0x0\+E000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST}~0x01800000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}~0x00800000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}~0x00600000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CT}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL}~0x00030000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}~0x00020000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS}~0x00008000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE}~0x00006000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0}~0x00002000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1}~0x00004000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE}~0x00001800U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1}~0x00001000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR}~0x000000\+C0U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}~0x00000080U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}~0x00000002U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+EN}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+ACK}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT}~0x0000\+FFFFU
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+0}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+1}~0x00000002U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+2}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+3}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+4}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+5}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+6}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+7}~0x00000080U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+8}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+9}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+10}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+11}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+12}~0x00001000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+13}~0x00002000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+14}~0x00004000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+15}~0x00008000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE}~0x00000080U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}~0x00000038U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}~0x00000003U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}~0x00000002U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF3}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF3}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF3}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF3}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF3}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF2}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF2}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF2}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF2}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF2}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF1}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF1}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF1}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF1}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF1}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF0}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF0}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF0}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF0}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF0}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF7}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF7}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF7}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF7}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF7}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF6}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF6}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF6}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF6}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF6}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF5}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF5}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF5}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF5}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF5}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF4}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF4}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF4}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF4}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF4}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR22}~0x00400000U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~0x0000000\+FU
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~0x00000000U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~0x00000002U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~0x00000003U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~0x00000004U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}~0x00000005U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}~0x00000006U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}~0x00000007U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~0x00000100U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN}~0x00000200U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN}~0x00000400U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST}~0x00000800U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST}~0x00001000U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~0x40023\+C00U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~0x40023\+C03U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SOP}~0x00000002U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR}~0x00000010U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR}~0x00000020U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGPERR}~0x00000040U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR}~0x00000080U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY}~0x00010000U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SER}~0x00000002U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER}~0x00000004U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB}~0x000000\+F8U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0}~0x00000008U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1}~0x00000010U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2}~0x00000020U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3}~0x00000040U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+4}~0x00000080U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE}~0x00000300U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT}~0x00010000U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE}~0x01000000U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK}~0x80000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT}~0x00000002U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV}~0x0000000\+CU
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW}~0x00000020U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP}~0x00000040U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY}~0x00000080U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP}~0x0000\+FF00U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP}~0x0\+FFF0000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8}~0x01000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9}~0x02000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10}~0x04000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11}~0x08000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP}~0x0\+FFF0000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+8}~0x01000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+9}~0x02000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+10}~0x04000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+11}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MBKEN}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MUXEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MTYP}~0x0000000\+CU
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+FACCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WREN}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WAITEN}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE}~0x00070000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MBKEN}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MUXEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MTYP}~0x0000000\+CU
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+FACCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WREN}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WAITEN}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE}~0x00070000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MBKEN}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MUXEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MTYP}~0x0000000\+CU
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+FACCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WREN}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WAITEN}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE}~0x00070000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MBKEN}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MUXEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MTYP}~0x0000000\+CU
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+FACCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WREN}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WAITEN}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE}~0x00070000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV}~0x00\+F00000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+0}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+1}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+2}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+3}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT}~0x0\+F000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV}~0x00\+F00000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+0}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+1}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+2}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+3}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT}~0x0\+F000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV}~0x00\+F00000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+0}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+1}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+2}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+3}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT}~0x0\+F000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV}~0x00\+F00000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+0}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+1}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+2}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+3}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT}~0x0\+F000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PBKEN}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PTYP}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR}~0x00001\+E00U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+0}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+1}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+2}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+3}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR}~0x0001\+E000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+0}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+1}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+2}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+3}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS}~0x000\+E0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PBKEN}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PTYP}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR}~0x00001\+E00U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+0}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+1}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+2}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+3}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR}~0x0001\+E000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+0}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+1}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+2}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+3}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS}~0x000\+E0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PBKEN}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PTYP}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR}~0x00001\+E00U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+0}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+1}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+2}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+3}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR}~0x0001\+E000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+0}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+1}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+2}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+3}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS}~0x000\+E0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IRS}~0x01U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+ILS}~0x02U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IFS}~0x04U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IREN}~0x08U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+ILEN}~0x10U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IFEN}~0x20U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+FEMPT}~0x40U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IRS}~0x01U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+ILS}~0x02U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IFS}~0x04U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IREN}~0x08U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+ILEN}~0x10U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IFEN}~0x20U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+FEMPT}~0x40U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IRS}~0x01U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+ILS}~0x02U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IFS}~0x04U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IREN}~0x08U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+ILEN}~0x10U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IFEN}~0x20U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+FEMPT}~0x40U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+ECCR2\+\_\+\+ECC2}~0x\+FFFFFFFFU
\item 
\#define \textbf{ FSMC\+\_\+\+ECCR3\+\_\+\+ECC3}~0x\+FFFFFFFFU
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0}~0x00000003U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1}~0x0000000\+CU
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2}~0x00000030U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3}~0x000000\+C0U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4}~0x00000300U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5}~0x00000\+C00U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6}~0x00003000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7}~0x0000\+C000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8}~0x00030000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}~0x00010000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}~0x00020000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9}~0x000\+C0000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}~0x00040000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}~0x00080000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10}~0x00300000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}~0x00100000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}~0x00200000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11}~0x00\+C00000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}~0x00400000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}~0x00800000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12}~0x03000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}~0x01000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}~0x02000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13}~0x0\+C000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}~0x04000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}~0x08000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14}~0x30000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}~0x10000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}~0x20000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15}~0x\+C0000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}~0x40000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}~0x80000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}~0x00000003U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}~0x0000000\+CU
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}~0x00000030U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}~0x000000\+C0U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}~0x00000300U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}~0x00000\+C00U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}~0x00003000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}~0x0000\+C000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}~0x00030000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}~0x00010000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}~0x00020000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}~0x000\+C0000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}~0x00040000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}~0x00080000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}~0x00300000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}~0x00100000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}~0x00200000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}~0x00\+C00000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}~0x00400000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}~0x00800000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}~0x03000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}~0x01000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}~0x02000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}~0x0\+C000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}~0x04000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}~0x08000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}~0x30000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}~0x10000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}~0x20000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}~0x\+C0000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}~0x40000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}~0x80000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}~0x00000003U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}~0x0000000\+CU
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}~0x00000030U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}~0x000000\+C0U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}~0x00000300U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}~0x00000\+C00U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}~0x00003000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}~0x0000\+C000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}~0x00030000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}~0x00010000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}~0x00020000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}~0x000\+C0000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}~0x00040000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}~0x00080000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}~0x00300000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}~0x00100000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}~0x00200000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}~0x00\+C00000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}~0x00400000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}~0x00800000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}~0x03000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}~0x01000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}~0x02000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}~0x0\+C000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}~0x04000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}~0x08000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}~0x30000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}~0x10000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}~0x20000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}~0x\+C0000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}~0x40000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}~0x80000000U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}~0x00010000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}~0x00020000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}~0x00040000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}~0x00080000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}~0x00100000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}~0x00200000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}~0x00400000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}~0x00800000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}~0x01000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}~0x02000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}~0x04000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}~0x08000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}~0x10000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}~0x20000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}~0x40000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}~0x80000000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK}~0x00010000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}~0x00000008U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENARP}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}~0x00000020U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENGC}~0x00000040U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}~0x00000080U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+START}~0x00000100U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOP}~0x00000200U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ACK}~0x00000400U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+POS}~0x00000800U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PEC}~0x00001000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERT}~0x00002000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST}~0x00008000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ}~0x0000003\+FU
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}~0x00000004U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}~0x00000008U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}~0x00000020U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}~0x00000100U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}~0x00000200U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}~0x00000400U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}~0x00000800U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+LAST}~0x00001000U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}~0x000000\+FEU
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}~0x00000300U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}~0x00000004U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}~0x00000008U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}~0x00000020U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}~0x00000040U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}~0x00000080U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}~0x00000100U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}~0x00000200U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}~0x00008000U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}~0x000000\+FEU
\item 
\#define \textbf{ I2\+C\+\_\+\+DR\+\_\+\+DR}~0x000000\+FFU
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SB}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADDR}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BTF}~0x00000004U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADD10}~0x00000008U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+STOPF}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+RXNE}~0x00000040U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TXE}~0x00000080U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BERR}~0x00000100U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ARLO}~0x00000200U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+AF}~0x00000400U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+OVR}~0x00000800U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+PECERR}~0x00001000U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}~0x00004000U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}~0x00008000U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+MSL}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+BUSY}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+TRA}~0x00000004U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}~0x00000020U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}~0x00000040U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+DUALF}~0x00000080U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+PEC}~0x0000\+FF00U
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR}~0x00000\+FFFU
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+DUTY}~0x00004000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+FS}~0x00008000U
\item 
\#define \textbf{ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}~0x0000003\+FU
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+DNF}~0x0000000\+FU
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF}~0x00000010U
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY}~0x\+FFFFU
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR}~0x07U
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}~0x01U
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}~0x02U
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}~0x04U
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL}~0x0\+FFFU
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU}~0x01U
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU}~0x02U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+LPDS}~0x00000001U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PDDS}~0x00000002U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CWUF}~0x00000004U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CSBF}~0x00000008U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE}~0x00000010U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS}~0x000000\+E0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}~0x00000020U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}~0x00000040U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}~0x00000080U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}~0x00000000U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}~0x00000020U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}~0x00000040U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}~0x00000060U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}~0x00000080U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}~0x000000\+A0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}~0x000000\+C0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}~0x000000\+E0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+DBP}~0x00000100U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS}~0x00000200U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+VOS}~0x00004000U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PMODE}~\textbf{ PWR\+\_\+\+CR\+\_\+\+VOS}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+WUF}~0x00000001U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+SBF}~0x00000002U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+PVDO}~0x00000004U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRR}~0x00000008U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP}~0x00000100U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE}~0x00000200U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}~0x00004000U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+REGRDY}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM}~0x000000\+F8U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL}~0x0000\+FF00U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON}~0x01000000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~0x0000003\+FU
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~0x00007\+FC0U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~0x00030000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}~0x0\+F000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW}~0x00000003U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS}~0x0000000\+CU
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE}~0x000000\+F0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}~0x00000090U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}~0x000000\+A0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}~0x000000\+B0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}~0x000000\+C0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}~0x000000\+D0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}~0x000000\+E0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}~0x000000\+F0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1}~0x00001\+C00U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}~0x00001400U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}~0x00001800U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}~0x00001\+C00U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2}~0x0000\+E000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}~0x0000\+A000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}~0x0000\+C000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}~0x0000\+E000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}~0x001\+F0000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1}~0x00600000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}~0x07000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}~0x38000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2}~0x\+C0000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}~0x80000000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYF}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYF}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSF}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYC}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYC}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSC}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI6\+EN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~0x00000300U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF}~0x01000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PADRSTF}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PORRSTF}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WDGRSTF}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~0x80000000U
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+MODPER}~0x00001\+FFFU
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP}~0x0\+FFFE000U
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN}~0x80000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN}~0x00007\+FC0U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+0}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+1}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+2}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+3}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+4}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+5}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+6}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+7}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+8}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR}~0x70000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+0}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+1}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+2}~0x40000000U
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+RNGEN}~0x00000004U
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+IE}~0x00000008U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+DRDY}~0x00000001U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CECS}~0x00000002U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SECS}~0x00000004U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CEIS}~0x00000020U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SEIS}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT}~0x00300000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT}~0x00007000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST}~0x00000070U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT}~0x00\+F00000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}~0x00800000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU}~0x0000\+E000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT}~0x00000030U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE}~0x00800000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL}~0x00600000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BCK}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1H}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1H}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+DCE}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~0x00000007U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RECALPF}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP1F}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP2F}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSOVF}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSF}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTF}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBF}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAF}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INIT}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITF}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RSF}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITS}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+SHPF}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTWF}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBWF}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAWF}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~0x007\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~0x00007\+FFFU
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT}~0x0000\+FFFFU
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DCS}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DC}~0x0000001\+FU
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~0x80000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~0x40000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT}~0x30000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}~0x10000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}~0x20000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU}~0x0\+F000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~0x00800000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT}~0x00300000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~0x00007000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST}~0x00000070U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~0x80000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~0x40000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT}~0x30000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}~0x10000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}~0x20000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU}~0x0\+F000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~0x00800000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT}~0x00300000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~0x00007000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST}~0x00000070U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY}~0x000000\+FFU
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS}~0x0000\+FFFFU
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~0x00007\+FFFU
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~0x80000000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT}~0x00300000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT}~0x00007000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST}~0x00000070U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU}~0x0000\+E000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT}~0x00000030U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS}~0x0000\+FFFFU
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM}~0x000001\+FFU
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH}~0x00006000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT}~0x00001800U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ}~0x00000700U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2E}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~0x0\+F000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~0x00007\+FFFU
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~0x0\+F000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~0x00007\+FFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP0R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP1R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP2R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP3R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP4R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP5R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP6R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP7R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP8R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP9R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP10R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP11R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP12R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP13R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP14R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP15R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP16R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP17R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP18R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP19R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL}~0x03U
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}~0x01U
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}~0x02U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV}~0x00\+FFU
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN}~0x0100U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV}~0x0200U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS}~0x0400U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS}~0x1800U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}~0x0800U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}~0x1000U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE}~0x2000U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}~0x4000U
\item 
\#define \textbf{ SDIO\+\_\+\+ARG\+\_\+\+CMDARG}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX}~0x003\+FU
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP}~0x00\+C0U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}~0x0040U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}~0x0080U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITINT}~0x0100U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITPEND}~0x0200U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CPSMEN}~0x0400U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND}~0x0800U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL}~0x1000U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+NIEN}~0x2000U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CEATACMD}~0x4000U
\item 
\#define \textbf{ SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD}~0x3\+FU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH}~0x01\+FFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTEN}~0x0001U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR}~0x0002U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE}~0x0004U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN}~0x0008U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}~0x00\+F0U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}~0x0010U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}~0x0020U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}~0x0040U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}~0x0080U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART}~0x0100U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP}~0x0200U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD}~0x0400U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN}~0x0800U
\item 
\#define \textbf{ SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}~0x01\+FFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL}~0x00000001U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL}~0x00000002U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT}~0x00000004U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT}~0x00000008U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXUNDERR}~0x00000010U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXOVERR}~0x00000020U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDREND}~0x00000040U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDSENT}~0x00000080U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DATAEND}~0x00000100U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+STBITERR}~0x00000200U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DBCKEND}~0x00000400U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDACT}~0x00000800U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXACT}~0x00001000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXACT}~0x00002000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE}~0x00004000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF}~0x00008000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOF}~0x00010000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOF}~0x00020000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOE}~0x00040000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOE}~0x00080000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXDAVL}~0x00100000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXDAVL}~0x00200000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+SDIOIT}~0x00400000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CEATAEND}~0x00800000U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC}~0x00000001U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC}~0x00000002U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC}~0x00000004U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC}~0x00000008U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC}~0x00000010U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC}~0x00000020U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC}~0x00000040U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC}~0x00000080U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DATAENDC}~0x00000100U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+STBITERRC}~0x00000200U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC}~0x00000400U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+SDIOITC}~0x00400000U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC}~0x00800000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE}~0x00000001U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE}~0x00000002U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}~0x00000004U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}~0x00000008U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE}~0x00000010U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE}~0x00000020U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE}~0x00000040U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE}~0x00000080U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE}~0x00000100U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE}~0x00000200U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE}~0x00000400U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE}~0x00000800U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXACTIE}~0x00001000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXACTIE}~0x00002000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}~0x00004000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}~0x00008000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE}~0x00010000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE}~0x00020000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE}~0x00040000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE}~0x00080000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE}~0x00100000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE}~0x00200000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE}~0x00400000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE}~0x00800000U
\item 
\#define \textbf{ SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT}~0x00\+FFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA}~0x00000001U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL}~0x00000002U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR}~0x00000004U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR}~0x00000038U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}~0x00000008U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}~0x00000010U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}~0x00000020U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE}~0x00000040U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}~0x00000080U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI}~0x00000100U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM}~0x00000200U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY}~0x00000400U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+DFF}~0x00000800U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}~0x00001000U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN}~0x00002000U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE}~0x00004000U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}~0x00008000U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}~0x00000001U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}~0x00000002U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE}~0x00000004U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF}~0x00000010U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE}~0x00000020U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE}~0x00000040U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE}~0x00000080U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE}~0x00000001U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE}~0x00000002U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE}~0x00000004U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR}~0x00000008U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR}~0x00000010U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF}~0x00000020U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR}~0x00000040U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY}~0x00000080U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE}~0x00000100U
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR}~0x0000\+FFFFU
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}~0x0000\+FFFFU
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}~0x0000\+FFFFU
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}~0x0000\+FFFFU
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}~0x00000001U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}~0x00000006U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}~0x00000002U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}~0x00000004U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}~0x00000008U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}~0x00000030U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}~0x00000080U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}~0x00000300U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}~0x00000100U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}~0x00000200U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}~0x00000400U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}~0x00000800U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}~0x000000\+FFU
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}~0x00000100U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}~0x00000200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}~0x00000007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}~0x00000001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}~0x00000002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2}~0x00000004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}~0x00800000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII}~\textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}~0x000\+FU
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}~0x00\+F0U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}~0x0\+F00U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}~0x\+F000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI0 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}~0x0005U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}~0x0006U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PI}~0x0008U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI1 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}~0x0050U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}~0x0060U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PI}~0x0080U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI2 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}~0x0500U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}~0x0600U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PI}~0x0800U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI3 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}~0x5000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}~0x6000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PI}~0x8000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}~0x000\+FU
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}~0x00\+F0U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}~0x0\+F00U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}~0x\+F000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI4 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}~0x0005U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}~0x0006U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PI}~0x0008U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI5 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}~0x0050U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}~0x0060U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PI}~0x0080U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI6 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}~0x0500U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}~0x0600U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PI}~0x0800U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI7 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}~0x5000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}~0x6000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PI}~0x8000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}~0x000\+FU
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}~0x00\+F0U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}~0x0\+F00U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}~0x\+F000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI8 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}~0x0005U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}~0x0006U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PI}~0x0008U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI9 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}~0x0050U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}~0x0060U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PI}~0x0080U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI10 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}~0x0500U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}~0x0600U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PI}~0x0800U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI11 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}~0x5000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}~0x6000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PI}~0x8000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}~0x000\+FU
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}~0x00\+F0U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}~0x0\+F00U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}~0x\+F000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI12 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}~0x0005U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}~0x0006U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI13 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}~0x0050U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}~0x0060U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI14 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}~0x0500U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}~0x0600U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI15 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}~0x5000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}~0x6000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD}~0x00000001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+READY}~0x00000100U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS}~0x0060U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD}~0x0300U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS}~0x0070U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1S}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1N}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2N}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3N}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS}~0x0007U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS}~0x0070U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF}~0x0\+F00U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS}~0x3000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG}~0x01U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1G}~0x02U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2G}~0x04U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3G}~0x08U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4G}~0x10U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG}~0x20U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG}~0x40U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG}~0x80U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1S}~0x0003U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M}~0x0070U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2S}~0x0300U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2M}~0x7000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}~0x000\+CU
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1F}~0x00\+F0U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}~0x0\+C00U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2F}~0x\+F000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3S}~0x0003U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3M}~0x0070U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4S}~0x0300U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4M}~0x7000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}~0x000\+CU
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3F}~0x00\+F0U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}~0x0\+C00U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4F}~0x\+F000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1E}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1P}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2E}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2P}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3E}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3P}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4E}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4P}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP}~0x\+FFU
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG}~0x00\+FFU
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK}~0x0300U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA}~0x001\+FU
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL}~0x1\+F00U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP}~0x00\+C0U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP}~0x0\+C00U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+0}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+1}~0x0800U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+PE}~0x0001U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+FE}~0x0002U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+NE}~0x0004U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+ORE}~0x0008U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+IDLE}~0x0010U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+RXNE}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TC}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TXE}~0x0080U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+LBD}~0x0100U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+CTS}~0x0200U
\item 
\#define \textbf{ USART\+\_\+\+DR\+\_\+\+DR}~0x01\+FFU
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}~0x000\+FU
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}~0x\+FFF0U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+SBK}~0x0001U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RWU}~0x0002U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE}~0x0004U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE}~0x0008U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE}~0x0010U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE}~0x0080U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE}~0x0100U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS}~0x0200U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE}~0x0400U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE}~0x0800U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+M}~0x1000U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE}~0x2000U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8}~0x8000U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD}~0x000\+FU
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL}~0x0100U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA}~0x0200U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL}~0x0400U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN}~0x0800U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP}~0x3000U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}~0x1000U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}~0x2000U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN}~0x4000U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE}~0x0001U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN}~0x0002U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP}~0x0004U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL}~0x0008U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK}~0x0010U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT}~0x0080U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE}~0x0100U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE}~0x0200U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE}~0x0400U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT}~0x0800U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC}~0x00\+FFU
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}~0x0001U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}~0x0002U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}~0x0004U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}~0x0008U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}~0x0010U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}~0x0080U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT}~0x\+FF00U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+T}~0x7\+FU
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}~0x01U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}~0x02U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}~0x04U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}~0x08U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}~0x10U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}~0x20U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}~0x40U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T0}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T1}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T2}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T3}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T4}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T5}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T6}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA}~0x80U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+W}~0x007\+FU
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}~0x0001U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}~0x0002U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}~0x0004U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}~0x0008U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}~0x0010U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}~0x0020U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}~0x0040U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W0}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W1}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W2}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W3}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W4}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W5}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W6}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB}~0x0180U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}~0x0080U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}~0x0100U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI}~0x0200U
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF}~0x01U
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~0x00000\+FFFU
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~0x\+FFFF0000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}~0x00000001U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~0x00000002U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~0x00000004U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}~0x00000020U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}~0x000000\+C0U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}~0x00000040U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}~0x00000080U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}~0x00000001U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~0x00000002U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}~0x00000004U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}~0x00000008U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}~0x00000010U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}~0x00000020U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}~0x00000040U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}~0x00000080U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}~0x00000100U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~0x00000400U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~0x00000800U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~0x00001000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~0x00200000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~0x00400000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~0x00800000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}~0x02000000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}~0x04000000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDEG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~0x00000001U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}~0x00000002U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}~0x00010000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}~0x00020000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}~0x00040000U
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+WD}~0x00800000U  /$\ast$ Watchdog disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+JD}~0x00400000U  /$\ast$ Jabber disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG}~0x000\+E0000U  /$\ast$ Inter-\/frame gap $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+96\+Bit}~0x00000000U  /$\ast$ Minimum IFG between frames during transmission is 96Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+88\+Bit}~0x00020000U  /$\ast$ Minimum IFG between frames during transmission is 88Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+80\+Bit}~0x00040000U  /$\ast$ Minimum IFG between frames during transmission is 80\+Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+72\+Bit}~0x00060000U  /$\ast$ Minimum IFG between frames during transmission is 72Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+64\+Bit}~0x00080000U  /$\ast$ Minimum IFG between frames during transmission is 64Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+56\+Bit}~0x000\+A0000U  /$\ast$ Minimum IFG between frames during transmission is 56Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+48\+Bit}~0x000\+C0000U  /$\ast$ Minimum IFG between frames during transmission is 48Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+40\+Bit}~0x000\+E0000U  /$\ast$ Minimum IFG between frames during transmission is 40\+Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+CSD}~0x00010000U  /$\ast$ Carrier sense disable (during transmission) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+FES}~0x00004000U  /$\ast$ Fast ethernet speed $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+ROD}~0x00002000U  /$\ast$ Receive own disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+LM}~0x00001000U  /$\ast$ loopback mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+DM}~0x00000800U  /$\ast$ Duplex mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IPCO}~0x00000400U  /$\ast$ IP Checksum offload $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+RD}~0x00000200U  /$\ast$ Retry disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+APCS}~0x00000080U  /$\ast$ Automatic Pad/\textbf{ CRC} stripping $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL}
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+10}~0x00000000U  /$\ast$ k = min (n, 10) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+8}~0x00000020U  /$\ast$ k = min (n, 8) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+4}~0x00000040U  /$\ast$ k = min (n, 4) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+1}~0x00000060U  /$\ast$ k = min (n, 1) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+DC}~0x00000010U  /$\ast$ Defferal check $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+TE}~0x00000008U  /$\ast$ Transmitter enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+RE}~0x00000004U  /$\ast$ Receiver enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+RA}~0x80000000U  /$\ast$ Receive all $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+HPF}~0x00000400U  /$\ast$ Hash or perfect filter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+SAF}~0x00000200U  /$\ast$ Source address filter enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+SAIF}~0x00000100U  /$\ast$ SA inverse filtering $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF}~0x000000\+C0U  /$\ast$ Pass control frames\+: 3 cases $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All}~0x00000040U  /$\ast$ MAC filters all control frames from reaching the application $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All}~0x00000080U  /$\ast$ MAC forwards all control frames to application even if they fail the Address Filter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter}~0x000000\+C0U  /$\ast$ MAC forwards control frames that pass the Address Filter. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+BFD}~0x00000020U  /$\ast$ Broadcast frame disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PAM}~0x00000010U  /$\ast$ Pass all mutlicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+DAIF}~0x00000008U  /$\ast$ DA Inverse filtering $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+HM}~0x00000004U  /$\ast$ Hash multicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+HU}~0x00000002U  /$\ast$ Hash unicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PM}~0x00000001U  /$\ast$ Promiscuous mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACHTHR\+\_\+\+HTH}~0x\+FFFFFFFFU  /$\ast$ Hash table high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACHTLR\+\_\+\+HTL}~0x\+FFFFFFFFU  /$\ast$ Hash table low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+PA}~0x0000\+F800U  /$\ast$ Physical layer address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+MR}~0x000007\+C0U  /$\ast$ MII register in the selected PHY $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR}~0x0000001\+CU  /$\ast$ CR clock range\+: 6 cases $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div42}~0x00000000U  /$\ast$ HCLK\+:60-\/100 MHz; MDC clock= HCLK/42 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62}~0x00000004U  /$\ast$ HCLK\+:100-\/150 MHz; MDC clock= HCLK/62 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16}~0x00000008U  /$\ast$ HCLK\+:20-\/35 MHz; MDC clock= HCLK/16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26}~0x0000000\+CU  /$\ast$ HCLK\+:35-\/60 MHz; MDC clock= HCLK/26 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102}~0x00000010U  /$\ast$ HCLK\+:150-\/168 MHz; MDC clock= HCLK/102 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+MW}~0x00000002U  /$\ast$ MII write $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+MB}~0x00000001U  /$\ast$ MII busy $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIDR\+\_\+\+MD}~0x0000\+FFFFU  /$\ast$ MII data\+: read/write data from/to PHY $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PT}~0x\+FFFF0000U  /$\ast$ Pause time $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+ZQPD}~0x00000080U  /$\ast$ Zero-\/quanta pause disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT}~0x00000030U  /$\ast$ Pause low threshold\+: 4 cases $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus4}~0x00000000U  /$\ast$ Pause time minus 4 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28}~0x00000010U  /$\ast$ Pause time minus 28 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144}~0x00000020U  /$\ast$ Pause time minus 144 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256}~0x00000030U  /$\ast$ Pause time minus 256 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+UPFD}~0x00000008U  /$\ast$ Unicast pause frame detect $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+RFCE}~0x00000004U  /$\ast$ Receive flow control enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+TFCE}~0x00000002U  /$\ast$ Transmit flow control enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA}~0x00000001U  /$\ast$ Flow control busy/backpressure activate $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC}~0x00010000U  /$\ast$ 12-\/bit VLAN tag comparison $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI}~0x0000\+FFFFU  /$\ast$ VLAN tag identifier (for receive frames) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACRWUFFR\+\_\+D}~0x\+FFFFFFFFU  /$\ast$ Wake-\/up frame filter register data $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR}~0x80000000U  /$\ast$ Wake-\/Up Frame Filter Register Pointer Reset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+GU}~0x00000200U  /$\ast$ Global Unicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR}~0x00000040U  /$\ast$ Wake-\/Up Frame Received $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR}~0x00000020U  /$\ast$ Magic Packet Received $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE}~0x00000004U  /$\ast$ Wake-\/Up Frame Enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE}~0x00000002U  /$\ast$ Magic Packet Enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+PD}~0x00000001U  /$\ast$ Power Down $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+TSTS}~0x00000200U  /$\ast$ Time stamp trigger status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+MMCTS}~0x00000040U  /$\ast$ MMC transmit status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+MMMCRS}~0x00000020U  /$\ast$ MMC receive status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+MMCS}~0x00000010U  /$\ast$ MMC status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+PMTS}~0x00000008U  /$\ast$ PMT status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACIMR\+\_\+\+TSTIM}~0x00000200U  /$\ast$ Time stamp trigger interrupt mask $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACIMR\+\_\+\+PMTIM}~0x00000008U  /$\ast$ PMT interrupt mask $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0H}~0x0000\+FFFFU  /$\ast$ MAC address0 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0L}~0x\+FFFFFFFFU  /$\ast$ MAC address0 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+AE}~0x80000000U  /$\ast$ Address enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+SA}~0x40000000U  /$\ast$ Source address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC}~0x3\+F000000U  /$\ast$ Mask byte control\+: bits to mask for comparison of the MAC Address bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U  /$\ast$ Mask MAC Address low reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1H}~0x0000\+FFFFU  /$\ast$ MAC address1 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1L}~0x\+FFFFFFFFU  /$\ast$ MAC address1 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+AE}~0x80000000U  /$\ast$ Address enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+SA}~0x40000000U  /$\ast$ Source address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC}~0x3\+F000000U  /$\ast$ Mask byte control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U  /$\ast$ Mask MAC Address low reg bits [70] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2H}~0x0000\+FFFFU  /$\ast$ MAC address1 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2L}~0x\+FFFFFFFFU  /$\ast$ MAC address2 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+AE}~0x80000000U  /$\ast$ Address enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+SA}~0x40000000U  /$\ast$ Source address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC}~0x3\+F000000U  /$\ast$ Mask byte control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U  /$\ast$ Mask MAC Address low reg bits [70] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3H}~0x0000\+FFFFU  /$\ast$ MAC address3 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3L}~0x\+FFFFFFFFU  /$\ast$ MAC address3 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+MCFHP}~0x00000020U  /$\ast$ MMC counter Full-\/Half preset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+MCP}~0x00000010U  /$\ast$ MMC counter preset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+MCF}~0x00000008U  /$\ast$ MMC Counter Freeze $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+ROR}~0x00000004U  /$\ast$ Reset on Read $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+CSR}~0x00000002U  /$\ast$ Counter Stop Rollover $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+CR}~0x00000001U  /$\ast$ Counters Reset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS}~0x00020000U  /$\ast$ Set when Rx good unicast frames counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR\+\_\+\+RFAES}~0x00000040U  /$\ast$ Set when Rx alignment error counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR\+\_\+\+RFCES}~0x00000020U  /$\ast$ Set when Rx crc error counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR\+\_\+\+TGFS}~0x00200000U  /$\ast$ Set when Tx good frame count counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS}~0x00008000U  /$\ast$ Set when Tx good multi col counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS}~0x00004000U  /$\ast$ Set when Tx good single col counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM}~0x00020000U  /$\ast$ Mask the interrupt when Rx good unicast frames counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM}~0x00000040U  /$\ast$ Mask the interrupt when when Rx alignment error counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM}~0x00000020U  /$\ast$ Mask the interrupt when Rx crc error counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM}~0x00200000U  /$\ast$ Mask the interrupt when Tx good frame count counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM}~0x00008000U  /$\ast$ Mask the interrupt when Tx good multi col counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM}~0x00004000U  /$\ast$ Mask the interrupt when Tx good single col counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC}~0x\+FFFFFFFFU  /$\ast$ Number of successfully transmitted frames after a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC}~0x\+FFFFFFFFU  /$\ast$ Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC}~0x\+FFFFFFFFU  /$\ast$ Number of good frames transmitted. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC}~0x\+FFFFFFFFU  /$\ast$ Number of frames received with \textbf{ CRC} error. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC}~0x\+FFFFFFFFU  /$\ast$ Number of frames received with alignment (dribble) error $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC}~0x\+FFFFFFFFU  /$\ast$ Number of good unicast frames received. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT}~0x00030000U  /$\ast$ Time stamp clock node type $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSMRME}~0x00008000U  /$\ast$ Time stamp snapshot for message relevant to master enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSEME}~0x00004000U  /$\ast$ Time stamp snapshot for event message enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV4\+FE}~0x00002000U  /$\ast$ Time stamp snapshot for IPv4 frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV6\+FE}~0x00001000U  /$\ast$ Time stamp snapshot for IPv6 frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSPTPOEFE}~0x00000800U  /$\ast$ Time stamp snapshot for PTP over ethernet frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSPTPPSV2E}~0x00000400U  /$\ast$ Time stamp PTP packet snooping for version2 format enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSSR}~0x00000200U  /$\ast$ Time stamp Sub-\/seconds rollover $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSARFE}~0x00000100U  /$\ast$ Time stamp snapshot for all received frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU}~0x00000020U  /$\ast$ Addend register update $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE}~0x00000010U  /$\ast$ Time stamp interrupt trigger enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU}~0x00000008U  /$\ast$ Time stamp update $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI}~0x00000004U  /$\ast$ Time stamp initialize $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU}~0x00000002U  /$\ast$ Time stamp fine or coarse update $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSE}~0x00000001U  /$\ast$ Time stamp enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI}~0x000000\+FFU  /$\ast$ System time Sub-\/second increment \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSHR\+\_\+\+STS}~0x\+FFFFFFFFU  /$\ast$ System Time second $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS}~0x80000000U  /$\ast$ System Time Positive or negative time $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLR\+\_\+\+STSS}~0x7\+FFFFFFFU  /$\ast$ System Time sub-\/seconds $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS}~0x\+FFFFFFFFU  /$\ast$ Time stamp update seconds $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS}~0x80000000U  /$\ast$ Time stamp update Positive or negative time $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS}~0x7\+FFFFFFFU  /$\ast$ Time stamp update sub-\/seconds $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSAR\+\_\+\+TSA}~0x\+FFFFFFFFU  /$\ast$ Time stamp addend $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH}~0x\+FFFFFFFFU  /$\ast$ Target time stamp high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL}~0x\+FFFFFFFFU  /$\ast$ Target time stamp low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR}~0x00000020U  /$\ast$ Time stamp target time reached $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO}~0x00000010U  /$\ast$ Time stamp seconds overflow $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+AAB}~0x02000000U  /$\ast$ Address-\/Aligned beats $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+FPM}~0x01000000U  /$\ast$ 4x\+PBL mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+USP}~0x00800000U  /$\ast$ Use separate PBL $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP}~0x007\+E0000U  /$\ast$ Rx\+DMA PBL $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+1\+Beat}~0x00020000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 1 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+2\+Beat}~0x00040000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 2 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4\+Beat}~0x00080000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+8\+Beat}~0x00100000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+16\+Beat}~0x00200000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+32\+Beat}~0x00400000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+4\+Beat}~0x01020000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+8\+Beat}~0x01040000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+16\+Beat}~0x01080000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+32\+Beat}~0x01100000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+64\+Beat}~0x01200000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 64 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+128\+Beat}~0x01400000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 128 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+FB}~0x00010000U  /$\ast$ Fixed Burst $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR}~0x0000\+C000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+1\+\_\+1}~0x00000000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+2\+\_\+1}~0x00004000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+3\+\_\+1}~0x00008000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+4\+\_\+1}~0x0000\+C000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL}~0x00003\+F00U  /$\ast$ Programmable burst length $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+1\+Beat}~0x00000100U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 1 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+2\+Beat}~0x00000200U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 2 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4\+Beat}~0x00000400U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+8\+Beat}~0x00000800U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+16\+Beat}~0x00001000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+32\+Beat}~0x00002000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+4\+Beat}~0x01000100U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+8\+Beat}~0x01000200U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+16\+Beat}~0x01000400U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+32\+Beat}~0x01000800U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+64\+Beat}~0x01001000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 64 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+128\+Beat}~0x01002000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 128 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+EDE}~0x00000080U  /$\ast$ Enhanced Descriptor Enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+DSL}~0x0000007\+CU  /$\ast$ Descriptor Skip Length $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+DA}~0x00000002U  /$\ast$ DMA arbitration scheme $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+SR}~0x00000001U  /$\ast$ Software reset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMATPDR\+\_\+\+TPD}~0x\+FFFFFFFFU  /$\ast$ Transmit poll demand $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMARPDR\+\_\+\+RPD}~0x\+FFFFFFFFU  /$\ast$ Receive poll demand  $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMARDLAR\+\_\+\+SRL}~0x\+FFFFFFFFU  /$\ast$ Start of receive list $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMATDLAR\+\_\+\+STL}~0x\+FFFFFFFFU  /$\ast$ Start of transmit list $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TSTS}~0x20000000U  /$\ast$ Time-\/stamp trigger status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+PMTS}~0x10000000U  /$\ast$ PMT status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+MMCS}~0x08000000U  /$\ast$ MMC status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS}~0x03800000U  /$\ast$ Error bits status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access}~0x02000000U  /$\ast$ Error bits 0-\/data buffer, 1-\/desc. access $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf}~0x01000000U  /$\ast$ Error bits 0-\/write trnsf, 1-\/read transfr $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx}~0x00800000U  /$\ast$ Error bits 0-\/Rx DMA, 1-\/Tx DMA $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS}~0x00700000U  /$\ast$ Transmit process state $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Stopped}~0x00000000U  /$\ast$ Stopped -\/ Reset or Stop Tx Command issued  $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching}~0x00100000U  /$\ast$ Running -\/ fetching the Tx descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting}~0x00200000U  /$\ast$ Running -\/ waiting for status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading}~0x00300000U  /$\ast$ Running -\/ reading the data from host memory $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended}~0x00600000U  /$\ast$ Suspended -\/ Tx Descriptor unavailabe $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing}~0x00700000U  /$\ast$ Running -\/ closing Rx descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS}~0x000\+E0000U  /$\ast$ Receive process state $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Stopped}~0x00000000U  /$\ast$ Stopped -\/ Reset or Stop Rx Command issued $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching}~0x00020000U  /$\ast$ Running -\/ fetching the Rx descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting}~0x00060000U  /$\ast$ Running -\/ waiting for packet $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended}~0x00080000U  /$\ast$ Suspended -\/ Rx Descriptor unavailable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing}~0x000\+A0000U  /$\ast$ Running -\/ closing descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing}~0x000\+E0000U  /$\ast$ Running -\/ queuing the recieve frame into host memory $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+NIS}~0x00010000U  /$\ast$ Normal interrupt summary $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+AIS}~0x00008000U  /$\ast$ Abnormal interrupt summary $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+ERS}~0x00004000U  /$\ast$ Early receive status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+FBES}~0x00002000U  /$\ast$ Fatal bus error status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+ETS}~0x00000400U  /$\ast$ Early transmit status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RWTS}~0x00000200U  /$\ast$ Receive watchdog timeout status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPSS}~0x00000100U  /$\ast$ Receive process stopped status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RBUS}~0x00000080U  /$\ast$ Receive buffer unavailable status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RS}~0x00000040U  /$\ast$ Receive status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TUS}~0x00000020U  /$\ast$ Transmit underflow status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+ROS}~0x00000010U  /$\ast$ Receive overflow status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TJTS}~0x00000008U  /$\ast$ Transmit jabber timeout status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TBUS}~0x00000004U  /$\ast$ Transmit buffer unavailable status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPSS}~0x00000002U  /$\ast$ Transmit process stopped status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TS}~0x00000001U  /$\ast$ Transmit status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD}~0x04000000U  /$\ast$ Disable Dropping of TCP/IP checksum error frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RSF}~0x02000000U  /$\ast$ Receive store and forward $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+DFRF}~0x01000000U  /$\ast$ Disable flushing of received frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TSF}~0x00200000U  /$\ast$ Transmit store and forward $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+FTF}~0x00100000U  /$\ast$ Flush transmit FIFO $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC}~0x0001\+C000U  /$\ast$ Transmit threshold control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+64\+Bytes}~0x00000000U  /$\ast$ threshold level of the MTL Transmit FIFO is 64 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+128\+Bytes}~0x00004000U  /$\ast$ threshold level of the MTL Transmit FIFO is 128 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+192\+Bytes}~0x00008000U  /$\ast$ threshold level of the MTL Transmit FIFO is 192 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+256\+Bytes}~0x0000\+C000U  /$\ast$ threshold level of the MTL Transmit FIFO is 256 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+40\+Bytes}~0x00010000U  /$\ast$ threshold level of the MTL Transmit FIFO is 40 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+32\+Bytes}~0x00014000U  /$\ast$ threshold level of the MTL Transmit FIFO is 32 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+24\+Bytes}~0x00018000U  /$\ast$ threshold level of the MTL Transmit FIFO is 24 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+16\+Bytes}~0x0001\+C000U  /$\ast$ threshold level of the MTL Transmit FIFO is 16 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+ST}~0x00002000U  /$\ast$ Start/stop transmission command $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+FEF}~0x00000080U  /$\ast$ Forward error frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+FUGF}~0x00000040U  /$\ast$ Forward undersized good frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC}~0x00000018U  /$\ast$ receive threshold control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+64\+Bytes}~0x00000000U  /$\ast$ threshold level of the MTL Receive FIFO is 64 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+32\+Bytes}~0x00000008U  /$\ast$ threshold level of the MTL Receive FIFO is 32 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+96\+Bytes}~0x00000010U  /$\ast$ threshold level of the MTL Receive FIFO is 96 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+128\+Bytes}~0x00000018U  /$\ast$ threshold level of the MTL Receive FIFO is 128 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+OSF}~0x00000004U  /$\ast$ operate on second frame $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+SR}~0x00000002U  /$\ast$ Start/stop receive $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+NISE}~0x00010000U  /$\ast$ Normal interrupt summary enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+AISE}~0x00008000U  /$\ast$ Abnormal interrupt summary enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+ERIE}~0x00004000U  /$\ast$ Early receive interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+FBEIE}~0x00002000U  /$\ast$ Fatal bus error interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+ETIE}~0x00000400U  /$\ast$ Early transmit interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RWTIE}~0x00000200U  /$\ast$ Receive watchdog timeout interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RPSIE}~0x00000100U  /$\ast$ Receive process stopped interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RBUIE}~0x00000080U  /$\ast$ Receive buffer unavailable interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RIE}~0x00000040U  /$\ast$ Receive interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TUIE}~0x00000020U  /$\ast$ Transmit Underflow interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+ROIE}~0x00000010U  /$\ast$ Receive Overflow interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TJTIE}~0x00000008U  /$\ast$ Transmit jabber timeout interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TBUIE}~0x00000004U  /$\ast$ Transmit buffer unavailable interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TPSIE}~0x00000002U  /$\ast$ Transmit process stopped interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TIE}~0x00000001U  /$\ast$ Transmit interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC}~0x10000000U  /$\ast$ Overflow bit for FIFO overflow counter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA}~0x0\+FFE0000U  /$\ast$ Number of frames missed by the application $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC}~0x00010000U  /$\ast$ Overflow bit for missed frame counter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC}~0x0000\+FFFFU  /$\ast$ Number of frames missed by the controller $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP}~0x\+FFFFFFFFU  /$\ast$ Host transmit descriptor address pointer $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP}~0x\+FFFFFFFFU  /$\ast$ Host receive descriptor address pointer $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP}~0x\+FFFFFFFFU  /$\ast$ Host transmit buffer address pointer $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP}~0x\+FFFFFFFFU  /$\ast$ Host receive buffer address pointer $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS}~0x00000003U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD}~0x00000003U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD}~0x000007\+F0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL}~0x00001800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL}~0x03000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL}~0x00000070U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD}~0x00000006U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF}~0x003\+FFF00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN}~0x0000001\+EU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL}~0x00000007U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT}~0x00003\+C00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM}~0x000007\+C0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV}~0x00\+FF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP}~0x\+FF000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT}~0x00007\+FF0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID}~0x00018000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS}~0x001\+E0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+BCNT}~0x00007\+FF0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID}~0x00018000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS}~0x001\+E0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM}~0x01\+E00000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+BCNT}~0x00007\+FF0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID}~0x00018000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS}~0x001\+E0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM}~0x01\+E00000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFSA}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFD}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FD}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP}~0x00000\+FFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV}~0x00\+FF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP}~0x7\+F000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN}~0x000007\+FCU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN}~0x03\+FE0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID}~0x\+FFFFFFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS}~0x00000\+C00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL}~0x0001\+E000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD}~0x00060000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ}~0x000007\+FFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP}~0x000\+C0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM}~0x03\+C00000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ}~0x000007\+FFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM}~0x00007800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP}~0x000\+C0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC}~0x00300000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD}~0x1\+FC00000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR}~0x0000007\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR}~0x00003\+F80U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS}~0x0000\+C000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ}~0x0007\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT}~0x1\+FF80000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT}~0x60000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ}~0x0007\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT}~0x1\+FF80000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID}~0x60000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR}~0x\+FFFFFFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR}~0x\+FFFFFFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ}~0x000007\+FFU            /$\ast$!$<$ Maximum packet size $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP}~0x000\+C0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ}~0x0007\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT}~0x1\+FF80000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT}~0x60000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP}~0x00000010U
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+CAN\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ CRC})
\item 
\#define \textbf{ IS\+\_\+\+DAC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ DAC})
\item 
\#define \textbf{ IS\+\_\+\+DCMI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ DCMI})
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE\+\_\+\+EXT}(PERIPH)
\item 
\#define \textbf{ IS\+\_\+\+RNG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ RNG})
\item 
\#define \textbf{ IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ RTC})
\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE\+\_\+\+EXT}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+USART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+IRDA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+PCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+HCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ IWDG})
\item 
\#define \textbf{ IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ WWDG})
\item 
\#define \textbf{ IS\+\_\+\+SDIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ SDIO})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+HOST\+\_\+\+MAX\+\_\+\+CHANNEL\+\_\+\+NBR}~8U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+MAX\+\_\+\+IN\+\_\+\+ENDPOINTS}~4U    /$\ast$ Including EP0 $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+MAX\+\_\+\+OUT\+\_\+\+ENDPOINTS}~4U    /$\ast$ Including EP0 $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+TOTAL\+\_\+\+FIFO\+\_\+\+SIZE}~1280U /$\ast$ in Bytes $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+HOST\+\_\+\+MAX\+\_\+\+CHANNEL\+\_\+\+NBR}~12U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+MAX\+\_\+\+IN\+\_\+\+ENDPOINTS}~6U    /$\ast$ Including EP0 $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+MAX\+\_\+\+OUT\+\_\+\+ENDPOINTS}~6U    /$\ast$ Including EP0 $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+TOTAL\+\_\+\+FIFO\+\_\+\+SIZE}~4096U /$\ast$ in Bytes $\ast$/
\item 
\#define \textbf{ FMC\+\_\+\+IRQn}~\textbf{ FSMC\+\_\+\+IRQn}
\item 
\#define \textbf{ FMC\+\_\+\+IRQHandler}~FSMC\+\_\+\+IRQHandler
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ IRQn\+\_\+\+Type} \{ \newline
\textbf{ Non\+Maskable\+Int\+\_\+\+IRQn} = -\/14
, \textbf{ Memory\+Management\+\_\+\+IRQn} = -\/12
, \textbf{ Bus\+Fault\+\_\+\+IRQn} = -\/11
, \textbf{ Usage\+Fault\+\_\+\+IRQn} = -\/10
, \newline
\textbf{ SVCall\+\_\+\+IRQn} = -\/5
, \textbf{ Debug\+Monitor\+\_\+\+IRQn} = -\/4
, \textbf{ Pend\+SV\+\_\+\+IRQn} = -\/2
, \textbf{ Sys\+Tick\+\_\+\+IRQn} = -\/1
, \newline
\textbf{ WWDG\+\_\+\+IRQn} = 0
, \textbf{ PVD\+\_\+\+IRQn} = 1
, \textbf{ TAMP\+\_\+\+STAMP\+\_\+\+IRQn} = 2
, \textbf{ RTC\+\_\+\+WKUP\+\_\+\+IRQn} = 3
, \newline
\textbf{ FLASH\+\_\+\+IRQn} = 4
, \textbf{ RCC\+\_\+\+IRQn} = 5
, \textbf{ EXTI0\+\_\+\+IRQn} = 6
, \textbf{ EXTI1\+\_\+\+IRQn} = 7
, \newline
\textbf{ EXTI2\+\_\+\+IRQn} = 8
, \textbf{ EXTI3\+\_\+\+IRQn} = 9
, \textbf{ EXTI4\+\_\+\+IRQn} = 10
, \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+IRQn} = 11
, \newline
\textbf{ DMA1\+\_\+\+Stream1\+\_\+\+IRQn} = 12
, \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+IRQn} = 13
, \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+IRQn} = 14
, \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+IRQn} = 15
, \newline
\textbf{ DMA1\+\_\+\+Stream5\+\_\+\+IRQn} = 16
, \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+IRQn} = 17
, \textbf{ ADC\+\_\+\+IRQn} = 18
, \textbf{ CAN1\+\_\+\+TX\+\_\+\+IRQn} = 19
, \newline
\textbf{ CAN1\+\_\+\+RX0\+\_\+\+IRQn} = 20
, \textbf{ CAN1\+\_\+\+RX1\+\_\+\+IRQn} = 21
, \textbf{ CAN1\+\_\+\+SCE\+\_\+\+IRQn} = 22
, \textbf{ EXTI9\+\_\+5\+\_\+\+IRQn} = 23
, \newline
\textbf{ TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn} = 24
, \textbf{ TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn} = 25
, \textbf{ TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn} = 26
, \textbf{ TIM1\+\_\+\+CC\+\_\+\+IRQn} = 27
, \newline
\textbf{ TIM2\+\_\+\+IRQn} = 28
, \textbf{ TIM3\+\_\+\+IRQn} = 29
, \textbf{ TIM4\+\_\+\+IRQn} = 30
, \textbf{ I2\+C1\+\_\+\+EV\+\_\+\+IRQn} = 31
, \newline
\textbf{ I2\+C1\+\_\+\+ER\+\_\+\+IRQn} = 32
, \textbf{ I2\+C2\+\_\+\+EV\+\_\+\+IRQn} = 33
, \textbf{ I2\+C2\+\_\+\+ER\+\_\+\+IRQn} = 34
, \textbf{ SPI1\+\_\+\+IRQn} = 35
, \newline
\textbf{ SPI2\+\_\+\+IRQn} = 36
, \textbf{ USART1\+\_\+\+IRQn} = 37
, \textbf{ USART2\+\_\+\+IRQn} = 38
, \textbf{ USART3\+\_\+\+IRQn} = 39
, \newline
\textbf{ EXTI15\+\_\+10\+\_\+\+IRQn} = 40
, \textbf{ RTC\+\_\+\+Alarm\+\_\+\+IRQn} = 41
, \textbf{ OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn} = 42
, \textbf{ TIM8\+\_\+\+BRK\+\_\+\+TIM12\+\_\+\+IRQn} = 43
, \newline
\textbf{ TIM8\+\_\+\+UP\+\_\+\+TIM13\+\_\+\+IRQn} = 44
, \textbf{ TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM14\+\_\+\+IRQn} = 45
, \textbf{ TIM8\+\_\+\+CC\+\_\+\+IRQn} = 46
, \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+IRQn} = 47
, \newline
\textbf{ FSMC\+\_\+\+IRQn} = 48
, \textbf{ SDIO\+\_\+\+IRQn} = 49
, \textbf{ TIM5\+\_\+\+IRQn} = 50
, \textbf{ SPI3\+\_\+\+IRQn} = 51
, \newline
\textbf{ UART4\+\_\+\+IRQn} = 52
, \textbf{ UART5\+\_\+\+IRQn} = 53
, \textbf{ TIM6\+\_\+\+DAC\+\_\+\+IRQn} = 54
, \textbf{ TIM7\+\_\+\+IRQn} = 55
, \newline
\textbf{ DMA2\+\_\+\+Stream0\+\_\+\+IRQn} = 56
, \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+IRQn} = 57
, \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+IRQn} = 58
, \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+IRQn} = 59
, \newline
\textbf{ DMA2\+\_\+\+Stream4\+\_\+\+IRQn} = 60
, \textbf{ ETH\+\_\+\+IRQn} = 61
, \textbf{ ETH\+\_\+\+WKUP\+\_\+\+IRQn} = 62
, \textbf{ CAN2\+\_\+\+TX\+\_\+\+IRQn} = 63
, \newline
\textbf{ CAN2\+\_\+\+RX0\+\_\+\+IRQn} = 64
, \textbf{ CAN2\+\_\+\+RX1\+\_\+\+IRQn} = 65
, \textbf{ CAN2\+\_\+\+SCE\+\_\+\+IRQn} = 66
, \textbf{ OTG\+\_\+\+FS\+\_\+\+IRQn} = 67
, \newline
\textbf{ DMA2\+\_\+\+Stream5\+\_\+\+IRQn} = 68
, \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+IRQn} = 69
, \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+IRQn} = 70
, \textbf{ USART6\+\_\+\+IRQn} = 71
, \newline
\textbf{ I2\+C3\+\_\+\+EV\+\_\+\+IRQn} = 72
, \textbf{ I2\+C3\+\_\+\+ER\+\_\+\+IRQn} = 73
, \textbf{ OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+OUT\+\_\+\+IRQn} = 74
, \textbf{ OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+IN\+\_\+\+IRQn} = 75
, \newline
\textbf{ OTG\+\_\+\+HS\+\_\+\+WKUP\+\_\+\+IRQn} = 76
, \textbf{ OTG\+\_\+\+HS\+\_\+\+IRQn} = 77
, \textbf{ DCMI\+\_\+\+IRQn} = 78
, \textbf{ HASH\+\_\+\+RNG\+\_\+\+IRQn} = 80
, \newline
\textbf{ FPU\+\_\+\+IRQn} = 81
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+F407xx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V2.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
22-\/April-\/2016 \begin{DoxyVerb}     This file contains:
      - Data structures and the address mapping for all peripherals
      - peripherals registers declarations and bits definition
      - Macros to access peripherals registers hardware
\end{DoxyVerb}

\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2016 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 