m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/simulation/modelsim
Ecorr_buffer
Z1 w1684334596
Z2 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
Z7 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
l0
L7
Vn`FZ2[;ene<4C5fQRUa760
!s100 lWAfj0bF^E8zZjN7GAHNK1
Z8 OV;C;10.5b;63
31
Z9 !s110 1700753612
!i10b 1
Z10 !s108 1700753612.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Aarc
R2
R3
R4
R5
DEx4 work 11 corr_buffer 0 22 n`FZ2[;ene<4C5fQRUa760
l48
L27
V_KERzHNH@1ZdA60<bi:DL2
!s100 kYi[e0E_^JEj[TALV6_LL2
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ecorr_main
Z15 w1695376363
R2
R3
R4
R5
R0
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
l0
L7
VzOBeD^78UGmkQhbVd9@691
!s100 E2VP[fc@WM;>TzE==lDTU2
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
Z19 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 9 corr_main 0 22 zOBeD^78UGmkQhbVd9@691
l82
L28
V]>8JeP>>RH5?67P9l=4a03
!s100 M3nU:R:Md>hjdL3Ym=H]>0
R8
31
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
Emram_controller
Z20 w1700689545
R2
R3
R4
R5
R0
Z21 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
Z22 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
l0
L11
V_kfNb<0ID3PJjoXSD[Def0
!s100 b1BDW[kN6hJH^VE:7RnW?1
R8
31
Z23 !s110 1700753611
!i10b 1
Z24 !s108 1700753611.000000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
Z26 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 15 mram_controller 0 22 _kfNb<0ID3PJjoXSD[Def0
l35
L31
VGO?nijDkDZS@O;23hz^772
!s100 S_MP?2`[j8mMPz=i__0RY1
R8
31
R23
!i10b 1
R24
R25
R26
!i113 1
R13
R14
Eread_adc_manager
Z27 w1695222002
R2
R3
R4
R5
R0
Z28 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
Z29 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
l0
L7
Vc4f=MJOaUZ]oePK?l<Bl12
!s100 XG0G=1?YmP26WkYQbKc2M2
R8
31
R23
!i10b 1
R24
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
Z31 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 16 read_adc_manager 0 22 c4f=MJOaUZ]oePK?l<Bl12
l32
L27
V>X5dn3QHE;zD[A@J8MTME3
!s100 E4628>3=9h:o94IXIO;_L2
R8
31
R23
!i10b 1
R24
R30
R31
!i113 1
R13
R14
Esetup_manager
Z32 w1700689489
R2
R3
R4
R5
R0
Z33 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
Z34 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
l0
L7
Vj>d7<V0m>=18S;ZH:zfN50
!s100 OV=9X_JB]VU@Ndm[;GO2V1
R8
31
R23
!i10b 1
R24
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
Z36 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 setup_manager 0 22 j>d7<V0m>=18S;ZH:zfN50
l28
L20
VlmX53XXl=o_TfJMRIfQD;0
!s100 YFc=eXjY42Jcfo[J0>G`d2
R8
31
R23
!i10b 1
R24
R35
R36
!i113 1
R13
R14
Espi_testbench
Z37 w1700594444
R2
R3
R4
R5
R0
Z38 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd
Z39 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd
l0
L7
Vn]lji]>RRfQf31M58;gHi0
!s100 T?XTI?beEnkQ;i@KE=LMU1
R8
31
R9
!i10b 1
R10
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd|
Z41 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 spi_testbench 0 22 n]lji]>RRfQf31M58;gHi0
l42
L13
V657@zKSmm]E@<hHQ1I;:o1
!s100 bF?LoZl>Cn[j^LHoJam[X2
R8
31
R9
!i10b 1
R10
R40
R41
!i113 1
R13
R14
Espi_tx
Z42 w1700598431
R2
R3
R4
R5
R0
Z43 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z44 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
V;Mc7DUm1@gYLoFe<?SFBI0
!s100 bN`[FaJn15?0^^USZ2e1j3
R8
31
R9
!i10b 1
R10
Z45 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z46 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 ;Mc7DUm1@gYLoFe<?SFBI0
l32
L23
VTWO;NERIMhhjSfVHPKz?h2
!s100 NzXn3VC]^kkToJDN1jg]F1
R8
31
R9
!i10b 1
R10
R45
R46
!i113 1
R13
R14
Estate_manager
Z47 w1700598087
R2
R3
R4
R5
R0
Z48 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
Z49 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
l0
L7
VZGF]GaclcO@K5A[B1a2>_2
!s100 ZEM>W>;9Ee_E]e9JgD;7z3
R8
31
R23
!i10b 1
R24
Z50 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
Z51 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 state_manager 0 22 ZGF]GaclcO@K5A[B1a2>_2
l27
L22
VlNJf[F58I=o?OJR^6nW2_0
!s100 B:G3fBiW@L_;I7@]]593D0
R8
31
R23
!i10b 1
R24
R50
R51
!i113 1
R13
R14
Euart_controller
Z52 w1695219074
Z53 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R2
R3
R4
R5
R0
Z54 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z55 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L8
V=L3FooiV5=:7gDacQH8QQ1
!s100 bakEX@6R62=NA1gO;9nD>3
R8
31
R23
!i10b 1
R24
Z56 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z57 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
!i113 1
R13
R14
Aarc
R53
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 =L3FooiV5=:7gDacQH8QQ1
l58
L21
V4Df5^SohR;fJ[=Ngcm?ef0
!s100 9]KB97V97QI`QzkagDYYk1
R8
31
R23
!i10b 1
R24
R56
R57
!i113 1
R13
R14
Euart_fifo_wizard
Z58 w1675274095
R4
R5
R0
Z59 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z60 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
V960KoRWKJ_KRZ`0L]c:c?2
!s100 @mm5=G2ePdBHOd43WU1OD0
R8
31
R23
!i10b 1
R24
Z61 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z62 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
!i113 1
R13
R14
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 960KoRWKJ_KRZ`0L]c:c?2
l85
L55
V>PaC6hT@4WX:Dnnc;S1=B2
!s100 2UW8_WXdPCPc=0<NJ1gIY0
R8
31
R23
!i10b 1
R24
R61
R62
!i113 1
R13
R14
Euart_tx
Z63 w1695220459
R2
R3
R4
R5
R0
Z64 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z65 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L7
VOWLQhcFQ@5X01P>S4:EME1
!s100 @PPSdc=Q3PV3L^?=Jf31F0
R8
31
R23
!i10b 1
R24
Z66 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z67 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 OWLQhcFQ@5X01P>S4:EME1
l28
L21
Vbo1e>cVVDCCIRS>n>95l`3
!s100 [EoRWO4bod_?HF8IRa<MO0
R8
31
R23
!i10b 1
R24
R66
R67
!i113 1
R13
R14
Euni_projektas
Z68 w1700674826
R2
R3
R4
R5
R0
Z69 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z70 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
V<[FjDgVLzBUQORKThX0X^1
!s100 Y[QV_DQ39>fgO1cLmV4EZ2
R8
31
R23
!i10b 1
R24
Z71 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z72 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 <[FjDgVLzBUQORKThX0X^1
l243
L54
VE2nHH:`4k1J767Z5B7mRd2
!s100 _`7R?bMC1JzSH4K[_In[Y2
R8
31
R23
!i10b 1
R24
R71
R72
!i113 1
R13
R14
Ewizard_pll
Z73 w1682621222
R4
R5
R0
Z74 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
Z75 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
l0
L42
VnAZBn;5be<zIB]=;>_;=B0
!s100 79NNWW0CQOWYLYgfQ_:F_2
R8
31
R9
!i10b 1
R10
Z76 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
Z77 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
!i113 1
R13
R14
Asyn
R4
R5
DEx4 work 10 wizard_pll 0 22 nAZBn;5be<zIB]=;>_;=B0
l122
L51
VJGhDgfH[<=?S8R`AmSU1X1
!s100 JP1]2oHZnX[U24Sn6iKRA3
R8
31
R9
!i10b 1
R10
R76
R77
!i113 1
R13
R14
Ewrite_out_mram_manager
Z78 w1695379701
R2
R3
R4
R5
R0
Z79 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
Z80 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
l0
L7
VY;Lm:XI4^i`4UQ^=8@G8[2
!s100 ?Tk0DU2FRIYWO7ZnjMz?k0
R8
31
R9
!i10b 1
R24
Z81 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
Z82 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 22 write_out_mram_manager 0 22 Y;Lm:XI4^i`4UQ^=8@G8[2
l35
L28
V5WN0SVj<ILEY8eYS628Id0
!s100 HEP0<I`eK?nY5IYPVn0Ck1
R8
31
R9
!i10b 1
R24
R81
R82
!i113 1
R13
R14
