{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695613573121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695613573121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 22:46:13 2023 " "Processing started: Sun Sep 24 22:46:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695613573121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695613573121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux4_16 -c Mux4_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux4_16 -c Mux4_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695613573121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1695613573265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_16-arch " "Found design unit 1: Mux4_16-arch" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695613573521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_16 " "Found entity 1: Mux4_16" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695613573521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695613573521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4way16_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4way16_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_16_tb-Behavioral " "Found design unit 1: Mux4_16_tb-Behavioral" {  } { { "Mux4Way16_test.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4Way16_test.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695613573522 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_16_tb " "Found entity 1: Mux4_16_tb" {  } { { "Mux4Way16_test.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4Way16_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695613573522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695613573522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux4_16 " "Elaborating entity \"Mux4_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695613573537 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[0\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[0\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[1\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[1\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[2\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[2\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[3\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[3\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[4\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[4\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[5\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[5\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[6\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[6\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[7\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[7\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[8\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[8\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[9\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[9\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573537 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[10\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[10\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573538 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[11\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[11\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573538 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[12\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[12\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573538 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[13\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[13\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573538 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[14\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[14\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573538 "|Mux4_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[15\] Mux4_16.vhd(17) " "Inferred latch for \"x1\[15\]\" at Mux4_16.vhd(17)" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695613573538 "|Mux4_16"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[0\] " "LATCH primitive \"x1\[0\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[1\] " "LATCH primitive \"x1\[1\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[2\] " "LATCH primitive \"x1\[2\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[3\] " "LATCH primitive \"x1\[3\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[4\] " "LATCH primitive \"x1\[4\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[5\] " "LATCH primitive \"x1\[5\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[6\] " "LATCH primitive \"x1\[6\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[7\] " "LATCH primitive \"x1\[7\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[8\] " "LATCH primitive \"x1\[8\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[9\] " "LATCH primitive \"x1\[9\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[10\] " "LATCH primitive \"x1\[10\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[11\] " "LATCH primitive \"x1\[11\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[12\] " "LATCH primitive \"x1\[12\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[13\] " "LATCH primitive \"x1\[13\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[14\] " "LATCH primitive \"x1\[14\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "x1\[15\] " "LATCH primitive \"x1\[15\]\" is permanently enabled" {  } { { "Mux4_16.vhd" "" { Text "D:/altera_13.1/PROYECTO1_DIGITALES2/MUX4_OF_16/Mux4_16.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1695613573639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1695613573854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695613573985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695613573985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695613574007 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695613574007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695613574007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695613574007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695613574021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 22:46:14 2023 " "Processing ended: Sun Sep 24 22:46:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695613574021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695613574021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695613574021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695613574021 ""}
