// Seed: 1213702157
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input reg id_3,
    input id_4
);
  initial begin
    id_1[1][1 : 1] <= id_3;
    #1;
  end
endmodule
