onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider {Global Signals}
add wave -noupdate -expand -group {Clocks & Reset} /scr1_top_tb_axi/clk
add wave -noupdate -expand -group {Clocks & Reset} /scr1_top_tb_axi/rst_n
add wave -noupdate -divider {MIPS-to-RISCV Translator}
add wave -noupdate -group {FSM State} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/current_state
add wave -noupdate -group {FSM State} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/next_state
add wave -noupdate -expand -group {Translator Input (from IFU)} -radix hexadecimal -childformat {{{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[31]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[30]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[29]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[28]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[27]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[26]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[25]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[24]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[23]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[22]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[21]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[20]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[19]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[18]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[17]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[16]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[15]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[14]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[13]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[12]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[11]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[10]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[9]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[8]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[7]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[6]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[5]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[4]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[3]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[2]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[1]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[0]} -radix hexadecimal}} -subitemconfig {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[31]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[30]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[29]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[28]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[27]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[26]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[25]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[24]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[23]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[22]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[21]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[20]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[19]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[18]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[17]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[16]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[15]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[14]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[13]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[12]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[11]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[10]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[9]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[8]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[7]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[6]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[5]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[4]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[3]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[2]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[1]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction[0]} {-radix hexadecimal}} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instruction
add wave -noupdate -expand -group {Translator Input (from IFU)} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/mips_instr_valid
add wave -noupdate -expand -group {Translator Output (to IDU)} -radix hexadecimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/riscv_instruction
add wave -noupdate -expand -group {Translator Output (to IDU)} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/riscv_instr_valid
add wave -noupdate -group {Translator Handshake} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/translator_ready
add wave -noupdate -group {Translator Handshake} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/u_mips_translator/riscv_instr_accepted
add wave -noupdate -divider {Pipeline Interfaces}
add wave -noupdate -expand -group {IFU -> Translator Link} -radix hexadecimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/ifu2idu_instr
add wave -noupdate -expand -group {IFU -> Translator Link} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/ifu2idu_vd
add wave -noupdate -group {Translator -> IDU Link} -radix hexadecimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/translator2idu_instr
add wave -noupdate -group {Translator -> IDU Link} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/translator2idu_vd
add wave -noupdate -divider {Execution & Write-Back}
add wave -noupdate -group {Program Counter} -radix hexadecimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/curr_pc
add wave -noupdate -group {Register File Write} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/exu2mprf_w_req
add wave -noupdate -group {Register File Write} -radix decimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/exu2mprf_rd_addr
add wave -noupdate -group {Register File Write} -radix hexadecimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/exu2mprf_rd_data
add wave -noupdate -divider {Test Status Memory}
add wave -noupdate -group {Test Result} -radix hexadecimal {/scr1_top_tb_axi/i_memory_tb/memory[4096]}
add wave -noupdate -divider {IDU Decode Result}
add wave -noupdate -group {IDU Command} -expand /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd_o
add wave -noupdate -group {IDU Command} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd_o.exc_req
add wave -noupdate -group {IDU Command} -radix hexadecimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd_o.exc_code
add wave -noupdate -group {IDU Command} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_idu/idu2exu_cmd_o.ialu_cmd
add wave -noupdate -divider {EXU Execution & Exception}
add wave -noupdate -group {EXU Input Command} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_exu/idu2exu_cmd_i
add wave -noupdate -group {EXU Exception Signals} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_exu/exu2csr_take_exc_o
add wave -noupdate -group {EXU Exception Signals} -radix hexadecimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_exu/exu2csr_exc_code_o
add wave -noupdate -group {EXU Exception Signals} -radix hexadecimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_exu/exu2csr_trap_val_o
add wave -noupdate -divider {CSR State after Exception}
add wave -noupdate -group CSRs -radix hexadecimal -childformat {{{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[31]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[30]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[29]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[28]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[27]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[26]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[25]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[24]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[23]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[22]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[21]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[20]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[19]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[18]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[17]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[16]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[15]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[14]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[13]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[12]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[11]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[10]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[9]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[8]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[7]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[6]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[5]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[4]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[3]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[2]} -radix hexadecimal} {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[1]} -radix hexadecimal}} -subitemconfig {{/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[31]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[30]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[29]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[28]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[27]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[26]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[25]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[24]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[23]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[22]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[21]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[20]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[19]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[18]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[17]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[16]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[15]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[14]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[13]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[12]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[11]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[10]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[9]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[8]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[7]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[6]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[5]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[4]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[3]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[2]} {-radix hexadecimal} {/scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff[1]} {-radix hexadecimal}} /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_ff
add wave -noupdate -group CSRs -radix hexadecimal /scr1_top_tb_axi/i_top/i_core_top/i_pipe_top/i_pipe_csr/csr_mcause_ec_ff
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {131 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 196
configure wave -valuecolwidth 38
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {128 ns} {235 ns}
