<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_irq_mapper.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_rsp_xbar_demux_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cmd_xbar_mux_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_reset_controller.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_id_router_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_id_router.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_addr_router_001.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_addr_router.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_parallel_in.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_parallel_out.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_onchip_mem_0.hex"
   type="HEX" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_onchip_mem_0.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_timer.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu.do"
   type="OTHER" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu.ocp"
   type="OTHER" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu.vo"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_bht_ram.dat"
   type="DAT" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_bht_ram.hex"
   type="HEX" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_bht_ram.mif"
   type="MIF" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_dc_tag_ram.dat"
   type="DAT" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_dc_tag_ram.hex"
   type="HEX" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_dc_tag_ram.mif"
   type="MIF" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_ic_tag_ram.dat"
   type="DAT" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_ic_tag_ram.hex"
   type="HEX" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_ic_tag_ram.mif"
   type="MIF" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_mult_cell.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_rf_ram_a.dat"
   type="DAT" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_rf_ram_a.hex"
   type="HEX" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_rf_ram_a.mif"
   type="MIF" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_rf_ram_b.dat"
   type="DAT" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_rf_ram_b.hex"
   type="HEX" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_rf_ram_b.mif"
   type="MIF" />
 <file
   path="nios2_a2gx_onchip/simulation/submodules/nios2_a2gx_onchip_cpu_test_bench.v"
   type="VERILOG" />
 <file
   path="nios2_a2gx_onchip/simulation/nios2_a2gx_onchip.v"
   type="VERILOG" />
 <topLevel name="nios2_a2gx_onchip" />
 <deviceFamily name="Arria II GX" />
 <modelMap
   controllerPath="nios2_a2gx_onchip.onchip_mem_0"
   modelPath="nios2_a2gx_onchip.onchip_mem_0" />
</simPackage>
