# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../iu_pac.vhd" \
"../../../../../../iuhdu_pac.vhd" \
"../../../../../../iuhdu.vhd" \
"../../../../../vhd/iuhdu_test.vhd" \

# Do not sort compile order
nosort
