Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 22 19:35:56 2023
| Host         : LAPTOP-Shadowstorm running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                264         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (264)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (626)
5. checking no_input_delay (6)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (264)
--------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: kb/clkcnt_reg[18]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: kb/enable_reg/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: muart/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sg/cnt_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (626)
--------------------------------------------------
 There are 626 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.598        0.000                      0                  299        0.069        0.000                      0                  299        3.000        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
cw0/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cw0/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       94.598        0.000                      0                  299        0.069        0.000                      0                  299       49.020        0.000                       0                   171  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cw0/inst/clk_in1
  To Clock:  cw0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cw0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.598ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.300ns (25.128%)  route 3.874ns (74.872%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.456     2.083 r  muart/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          2.067     4.150    muart/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X34Y100        LUT5 (Prop_lut5_I3_O)        0.153     4.303 f  muart/inst/upg_inst/s_axi_wdata[5]_i_6/O
                         net (fo=1, routed)           0.785     5.087    muart/inst/upg_inst/s_axi_wdata[5]_i_6_n_0
    SLICE_X35Y99         LUT4 (Prop_lut4_I3_O)        0.359     5.446 r  muart/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           1.022     6.469    muart/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.332     6.801 r  muart/inst/upg_inst/s_axi_wdata[5]_i_1/O
                         net (fo=1, routed)           0.000     6.801    muart/inst/upg_inst/s_axi_wdata[5]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.517   101.517    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X37Y99         FDRE (Setup_fdre_C_D)        0.031   101.399    muart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.399    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                 94.598    

Slack (MET) :             94.901ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.424ns (28.749%)  route 3.529ns (71.251%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.456     2.083 r  muart/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          2.067     4.150    muart/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X34Y100        LUT5 (Prop_lut5_I3_O)        0.153     4.303 f  muart/inst/upg_inst/s_axi_wdata[5]_i_6/O
                         net (fo=1, routed)           0.785     5.087    muart/inst/upg_inst/s_axi_wdata[5]_i_6_n_0
    SLICE_X35Y99         LUT4 (Prop_lut4_I3_O)        0.359     5.446 r  muart/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.282     5.728    muart/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.332     6.060 r  muart/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.396     6.456    muart/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I3_O)        0.124     6.580 r  muart/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     6.580    muart/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X37Y100        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507   101.507    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.095   101.602    
                         clock uncertainty           -0.149   101.453    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)        0.029   101.482    muart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.482    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 94.901    

Slack (MET) :             95.075ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.145ns (25.460%)  route 3.352ns (74.540%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478     2.105 f  muart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.253     3.358    muart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.295     3.653 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.292     3.945    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I5_O)        0.124     4.069 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.412     4.481    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124     4.605 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.682     5.287    muart/inst/upg_inst/uart_wen5_out
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.411 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.713     6.124    muart/inst/upg_inst/s_axi_wdata
    SLICE_X34Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.517   101.517    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169   101.199    muart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.199    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                 95.075    

Slack (MET) :             95.177ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.145ns (26.270%)  route 3.214ns (73.730%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478     2.105 f  muart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.253     3.358    muart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.295     3.653 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.292     3.945    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I5_O)        0.124     4.069 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.412     4.481    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124     4.605 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.682     5.287    muart/inst/upg_inst/uart_wen5_out
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.411 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.574     5.986    muart/inst/upg_inst/s_axi_wdata
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.517   101.517    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X36Y99         FDRE (Setup_fdre_C_CE)      -0.205   101.163    muart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.163    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 95.177    

Slack (MET) :             95.177ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.145ns (26.270%)  route 3.214ns (73.730%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478     2.105 f  muart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.253     3.358    muart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.295     3.653 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.292     3.945    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I5_O)        0.124     4.069 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.412     4.481    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124     4.605 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.682     5.287    muart/inst/upg_inst/uart_wen5_out
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.411 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.574     5.986    muart/inst/upg_inst/s_axi_wdata
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.517   101.517    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X36Y99         FDRE (Setup_fdre_C_CE)      -0.205   101.163    muart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.163    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 95.177    

Slack (MET) :             95.177ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.145ns (26.270%)  route 3.214ns (73.730%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478     2.105 f  muart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.253     3.358    muart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.295     3.653 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.292     3.945    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I5_O)        0.124     4.069 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.412     4.481    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124     4.605 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.682     5.287    muart/inst/upg_inst/uart_wen5_out
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.411 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.574     5.986    muart/inst/upg_inst/s_axi_wdata
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.517   101.517    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X37Y99         FDRE (Setup_fdre_C_CE)      -0.205   101.163    muart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.163    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 95.177    

Slack (MET) :             95.177ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.145ns (26.270%)  route 3.214ns (73.730%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478     2.105 f  muart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.253     3.358    muart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.295     3.653 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.292     3.945    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I5_O)        0.124     4.069 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.412     4.481    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124     4.605 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.682     5.287    muart/inst/upg_inst/uart_wen5_out
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.411 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.574     5.986    muart/inst/upg_inst/s_axi_wdata
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.517   101.517    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X37Y99         FDRE (Setup_fdre_C_CE)      -0.205   101.163    muart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.163    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 95.177    

Slack (MET) :             95.177ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.145ns (26.270%)  route 3.214ns (73.730%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478     2.105 f  muart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.253     3.358    muart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.295     3.653 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.292     3.945    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I5_O)        0.124     4.069 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.412     4.481    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124     4.605 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.682     5.287    muart/inst/upg_inst/uart_wen5_out
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.411 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.574     5.986    muart/inst/upg_inst/s_axi_wdata
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.517   101.517    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X37Y99         FDRE (Setup_fdre_C_CE)      -0.205   101.163    muart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.163    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 95.177    

Slack (MET) :             95.265ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.145ns (26.291%)  route 3.210ns (73.709%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478     2.105 f  muart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.253     3.358    muart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y99         LUT2 (Prop_lut2_I1_O)        0.295     3.653 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.292     3.945    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I5_O)        0.124     4.069 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.412     4.481    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I0_O)        0.124     4.605 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.682     5.287    muart/inst/upg_inst/uart_wen5_out
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.411 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.571     5.982    muart/inst/upg_inst/s_axi_wdata
    SLICE_X37Y100        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507   101.507    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.095   101.602    
                         clock uncertainty           -0.149   101.453    
    SLICE_X37Y100        FDRE (Setup_fdre_C_CE)      -0.205   101.248    muart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.248    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                 95.265    

Slack (MET) :             95.267ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.481ns (32.886%)  route 3.022ns (67.114%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478     2.105 r  muart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.186     3.291    muart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.323     3.614 f  muart/inst/upg_inst/s_axi_wdata[1]_i_4/O
                         net (fo=7, routed)           0.840     4.454    muart/inst/upg_inst/s_axi_wdata[1]_i_4_n_0
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.354     4.808 f  muart/inst/upg_inst/s_axi_wdata[4]_i_4/O
                         net (fo=7, routed)           0.996     5.804    muart/inst/upg_inst/s_axi_wdata[4]_i_4_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I1_O)        0.326     6.130 r  muart/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     6.130    muart/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.517   101.517    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.000   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.029   101.397    muart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.397    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 95.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.594%)  route 0.127ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.127     0.835    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X38Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.766    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.569     0.569    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  muart/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.115     0.825    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X38Y99         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y99         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X38Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.722    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.569     0.569    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  muart/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.115     0.825    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X38Y99         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y99         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X38Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.714    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.723%)  route 0.132ns (48.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.569     0.569    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  muart/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.132     0.841    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X38Y99         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y99         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X38Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.714    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.660%)  route 0.308ns (62.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.308     1.014    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1
    SLICE_X41Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.059 r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.059    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[1]
    SLICE_X41Y99         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.000     0.839    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.092     0.931    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.773    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X36Y92         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.838     0.838    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.271     0.567    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.075     0.642    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.743%)  route 0.292ns (58.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y100        FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.292     1.020    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.065 r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000     1.065    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X40Y99         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism              0.000     0.839    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.091     0.930    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.063%)  route 0.125ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.125     0.832    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X38Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X38Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.692    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.772%)  route 0.320ns (63.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.320     1.026    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1
    SLICE_X41Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.071 r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.071    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[3]
    SLICE_X41Y99         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.000     0.839    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.091     0.930    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.783%)  route 0.126ns (47.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.126     0.834    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X38Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X38Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.692    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y101    muart/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y101    muart/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y100    muart/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y101    muart/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y101    muart/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y102    muart/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y102    muart/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y101    muart/inst/upg_inst/msg_indx_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y97     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y97     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y97     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y97     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           641 Endpoints
Min Delay           641 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb/clkcnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.962ns  (logic 4.349ns (43.654%)  route 5.613ns (56.346%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE                         0.000     0.000 r  kb/clkcnt_reg[20]/C
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kb/clkcnt_reg[20]/Q
                         net (fo=12, routed)          1.703     2.159    kb/keyclk[1]
    SLICE_X12Y119        LUT2 (Prop_lut2_I1_O)        0.146     2.305 r  kb/col_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.910     6.215    col_OBUF[0]
    L5                   OBUF (Prop_obuf_I_O)         3.747     9.962 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.962    col[0]
    L5                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/clkcnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.590ns  (logic 4.359ns (45.447%)  route 5.232ns (54.553%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE                         0.000     0.000 r  kb/clkcnt_reg[20]/C
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kb/clkcnt_reg[20]/Q
                         net (fo=12, routed)          1.340     1.796    kb/keyclk[1]
    SLICE_X12Y119        LUT2 (Prop_lut2_I1_O)        0.153     1.949 r  kb/col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.892     5.841    col_OBUF[2]
    K6                   OBUF (Prop_obuf_I_O)         3.750     9.590 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.590    col[2]
    K6                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/clkcnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 4.121ns (43.096%)  route 5.441ns (56.904%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE                         0.000     0.000 r  kb/clkcnt_reg[20]/C
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kb/clkcnt_reg[20]/Q
                         net (fo=12, routed)          1.703     2.159    kb/keyclk[1]
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124     2.283 r  kb/col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.738     6.021    col_OBUF[1]
    J6                   OBUF (Prop_obuf_I_O)         3.541     9.562 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.562    col[1]
    J6                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb/clkcnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.134ns (46.448%)  route 4.766ns (53.552%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE                         0.000     0.000 r  kb/clkcnt_reg[20]/C
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kb/clkcnt_reg[20]/Q
                         net (fo=12, routed)          1.357     1.813    kb/keyclk[1]
    SLICE_X12Y119        LUT2 (Prop_lut2_I1_O)        0.124     1.937 r  kb/col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.409     5.346    col_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         3.554     8.900 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.900    col[3]
    M2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/seg_lit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.775ns  (logic 4.046ns (46.112%)  route 4.729ns (53.888%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE                         0.000     0.000 r  sg/seg_lit_reg[2]/C
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sg/seg_lit_reg[2]/Q
                         net (fo=1, routed)           4.729     5.247    seg_lit_OBUF[2]
    F14                  OBUF (Prop_obuf_I_O)         3.528     8.775 r  seg_lit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.775    seg_lit[2]
    F14                                                               r  seg_lit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/seg_lit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 4.184ns (47.913%)  route 4.549ns (52.087%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE                         0.000     0.000 r  sg/seg_lit_reg[3]/C
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  sg/seg_lit_reg[3]/Q
                         net (fo=1, routed)           4.549     5.027    seg_lit_OBUF[3]
    F16                  OBUF (Prop_obuf_I_O)         3.706     8.733 r  seg_lit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.733    seg_lit[3]
    F16                                                               r  seg_lit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/seg_lit_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 4.173ns (48.064%)  route 4.510ns (51.936%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE                         0.000     0.000 r  sg/seg_lit_reg[5]/C
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  sg/seg_lit_reg[5]/Q
                         net (fo=1, routed)           4.510     4.988    seg_lit_OBUF[5]
    C14                  OBUF (Prop_obuf_I_O)         3.695     8.683 r  seg_lit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.683    seg_lit[5]
    C14                                                               r  seg_lit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/seg_lit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 4.046ns (47.523%)  route 4.468ns (52.477%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE                         0.000     0.000 r  sg/seg_lit_reg[1]/C
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sg/seg_lit_reg[1]/Q
                         net (fo=1, routed)           4.468     4.986    seg_lit_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.528     8.514 r  seg_lit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.514    seg_lit[1]
    F13                                                               r  seg_lit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/rx_done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 1.963ns (23.419%)  route 6.418ns (76.581%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=275, routed)         5.750     7.228    muart/inst/upg_inst/upg_rst_i
    SLICE_X39Y104        LUT5 (Prop_lut5_I4_O)        0.152     7.380 r  muart/inst/upg_inst/upg_wen_o_i_3/O
                         net (fo=1, routed)           0.669     8.049    muart/inst/upg_inst/rx_done
    SLICE_X39Y104        LUT3 (Prop_lut3_I1_O)        0.332     8.381 r  muart/inst/upg_inst/rx_done_i_1/O
                         net (fo=1, routed)           0.000     8.381    muart/inst/upg_inst/rx_done_i_1_n_0
    SLICE_X39Y104        FDCE                                         r  muart/inst/upg_inst/rx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/seg_lit_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.282ns  (logic 4.051ns (48.908%)  route 4.231ns (51.092%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE                         0.000     0.000 r  sg/seg_lit_reg[4]/C
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sg/seg_lit_reg[4]/Q
                         net (fo=1, routed)           4.231     4.749    seg_lit_OBUF[4]
    E17                  OBUF (Prop_obuf_I_O)         3.533     8.282 r  seg_lit_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.282    seg_lit[4]
    E17                                                               r  seg_lit[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_data_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.164ns (69.372%)  route 0.072ns (30.628%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE                         0.000     0.000 r  my_data_reg[17]/C
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_data_reg[17]/Q
                         net (fo=3, routed)           0.072     0.236    p_1_in[21]
    SLICE_X3Y122         FDRE                                         r  my_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/byte_num_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/byte_num_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.962%)  route 0.123ns (49.038%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE                         0.000     0.000 r  muart/inst/upg_inst/byte_num_reg[3]/C
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  muart/inst/upg_inst/byte_num_reg[3]/Q
                         net (fo=9, routed)           0.123     0.251    muart/inst/upg_inst/hex0[11]
    SLICE_X33Y100        FDCE                                         r  muart/inst/upg_inst/byte_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cho_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            sg/seg_cho_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDSE                         0.000     0.000 r  sg/cho_reg[7]/C
    SLICE_X0Y127         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  sg/cho_reg[7]/Q
                         net (fo=1, routed)           0.118     0.259    sg/cho[7]
    SLICE_X0Y128         FDRE                                         r  sg/seg_cho_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE                         0.000     0.000 r  my_data_reg[21]/C
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_data_reg[21]/Q
                         net (fo=2, routed)           0.124     0.265    p_1_in[25]
    SLICE_X3Y122         FDRE                                         r  my_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/byte_num_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/byte_num_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.146%)  route 0.124ns (46.854%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE                         0.000     0.000 r  muart/inst/upg_inst/byte_num_reg[20]/C
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/byte_num_reg[20]/Q
                         net (fo=6, routed)           0.124     0.265    muart/inst/upg_inst/hex0[28]
    SLICE_X30Y100        FDCE                                         r  muart/inst/upg_inst/byte_num_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.151%)  route 0.138ns (51.849%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE                         0.000     0.000 r  my_data_reg[8]/C
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_data_reg[8]/Q
                         net (fo=3, routed)           0.138     0.266    p_1_in[12]
    SLICE_X1Y118         FDRE                                         r  data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE                         0.000     0.000 r  my_data_reg[1]/C
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_data_reg[1]/Q
                         net (fo=3, routed)           0.133     0.274    p_1_in[5]
    SLICE_X3Y122         FDRE                                         r  my_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_data_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.256%)  route 0.134ns (48.744%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  my_data_reg[20]/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_data_reg[20]/Q
                         net (fo=2, routed)           0.134     0.275    p_1_in[24]
    SLICE_X0Y123         FDRE                                         r  my_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.256%)  route 0.134ns (48.744%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  my_data_reg[23]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_data_reg[23]/Q
                         net (fo=2, routed)           0.134     0.275    p_1_in[27]
    SLICE_X0Y121         FDRE                                         r  my_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cho_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            sg/seg_cho_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.091%)  route 0.135ns (48.909%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDSE                         0.000     0.000 r  sg/cho_reg[4]/C
    SLICE_X0Y127         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  sg/cho_reg[4]/Q
                         net (fo=3, routed)           0.135     0.276    sg/cho[4]
    SLICE_X0Y128         FDRE                                         r  sg/seg_cho_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            upg_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 4.051ns (54.234%)  route 3.419ns (45.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.639     1.639    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y97         FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDSE (Prop_fdse_C_Q)         0.456     2.095 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.419     5.514    muart/inst/upg_inst/upg_tx_o_OBUF
    V18                  OBUF (Prop_obuf_I_O)         3.595     9.109 r  muart/inst/upg_inst/upg_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.109    upg_tx
    V18                                                               r  upg_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.317ns  (logic 0.858ns (19.874%)  route 3.459ns (80.126%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     1.626    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           1.565     3.647    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.771 r  muart/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.295     4.067    muart/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.812     5.003    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.154     5.157 r  muart/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.787     5.943    muart/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.317ns  (logic 0.858ns (19.874%)  route 3.459ns (80.126%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     1.626    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           1.565     3.647    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.771 r  muart/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.295     4.067    muart/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.812     5.003    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.154     5.157 r  muart/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.787     5.943    muart/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.317ns  (logic 0.858ns (19.874%)  route 3.459ns (80.126%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     1.626    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           1.565     3.647    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.771 r  muart/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.295     4.067    muart/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.812     5.003    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.154     5.157 r  muart/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.787     5.943    muart/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.317ns  (logic 0.858ns (19.874%)  route 3.459ns (80.126%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     1.626    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           1.565     3.647    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.771 r  muart/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.295     4.067    muart/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.812     5.003    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.154     5.157 r  muart/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.787     5.943    muart/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.317ns  (logic 0.858ns (19.874%)  route 3.459ns (80.126%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     1.626    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           1.565     3.647    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.771 r  muart/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.295     4.067    muart/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.812     5.003    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.154     5.157 r  muart/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.787     5.943    muart/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/wr_byte_len_done_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.317ns  (logic 0.858ns (19.874%)  route 3.459ns (80.126%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     1.626    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           1.565     3.647    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.771 r  muart/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.295     4.067    muart/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.812     5.003    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.154     5.157 r  muart/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.787     5.943    muart/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/wr_byte_len_done_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.177ns  (logic 0.858ns (20.539%)  route 3.319ns (79.461%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     1.626    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           1.565     3.647    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.771 r  muart/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.295     4.067    muart/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.812     5.003    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.154     5.157 r  muart/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.647     5.803    muart/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X35Y99         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.177ns  (logic 0.858ns (20.539%)  route 3.319ns (79.461%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     1.626    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           1.565     3.647    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.771 r  muart/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.295     4.067    muart/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.812     5.003    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.154     5.157 r  muart/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.647     5.803    muart/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X35Y99         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.177ns  (logic 0.858ns (20.539%)  route 3.319ns (79.461%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     1.626    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           1.565     3.647    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     3.771 r  muart/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.295     4.067    muart/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.812     5.003    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X35Y100        LUT2 (Prop_lut2_I0_O)        0.154     5.157 r  muart/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.647     5.803    muart/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X35Y99         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.128ns (34.279%)  route 0.245ns (65.721%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  muart/inst/upg_inst/uart_rdat_reg[4]/Q
                         net (fo=6, routed)           0.245     0.938    muart/inst/upg_inst/uart_rdat_reg_n_0_[4]
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.762%)  route 0.243ns (63.238%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  muart/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=9, routed)           0.243     0.948    muart/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X35Y99         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.141ns (36.074%)  route 0.250ns (63.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  muart/inst/upg_inst/uart_rdat_reg[3]/Q
                         net (fo=9, routed)           0.250     0.956    muart/inst/upg_inst/uart_rdat_reg_n_0_[3]
    SLICE_X35Y99         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.128ns (32.492%)  route 0.266ns (67.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  muart/inst/upg_inst/uart_rdat_reg[6]/Q
                         net (fo=9, routed)           0.266     0.959    muart/inst/upg_inst/uart_rdat_reg_n_0_[6]
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.128ns (31.678%)  route 0.276ns (68.322%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  muart/inst/upg_inst/uart_rdat_reg[7]/Q
                         net (fo=9, routed)           0.276     0.969    muart/inst/upg_inst/uart_rdat_reg_n_0_[7]
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/bn_ascii_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.186ns (45.316%)  route 0.224ns (54.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.706 f  muart/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=9, routed)           0.224     0.930    muart/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     0.975 r  muart/inst/upg_inst/bn_ascii[5]_i_1/O
                         net (fo=1, routed)           0.000     0.975    muart/inst/upg_inst/hex2ascii_return[5]
    SLICE_X36Y100        FDCE                                         r  muart/inst/upg_inst/bn_ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/bn_ascii_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.187ns (45.449%)  route 0.224ns (54.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  muart/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=9, routed)           0.224     0.930    muart/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.046     0.976 r  muart/inst/upg_inst/bn_ascii[6]_i_1/O
                         net (fo=1, routed)           0.000     0.976    muart/inst/upg_inst/hex2ascii_return[6]
    SLICE_X36Y100        FDCE                                         r  muart/inst/upg_inst/bn_ascii_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.128ns (30.518%)  route 0.291ns (69.482%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  muart/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           0.291     0.984    muart/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X35Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/bn_ascii_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.226ns (53.484%)  route 0.197ns (46.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  muart/inst/upg_inst/uart_rdat_reg[7]/Q
                         net (fo=9, routed)           0.197     0.889    muart/inst/upg_inst/uart_rdat_reg_n_0_[7]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.098     0.987 r  muart/inst/upg_inst/bn_ascii[14]_i_1/O
                         net (fo=1, routed)           0.000     0.987    muart/inst/upg_inst/hex2ascii_return[14]
    SLICE_X36Y100        FDCE                                         r  muart/inst/upg_inst/bn_ascii_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_num_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.128ns (28.555%)  route 0.320ns (71.445%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  muart/inst/upg_inst/uart_rdat_reg[7]/Q
                         net (fo=9, routed)           0.320     1.013    muart/inst/upg_inst/uart_rdat_reg_n_0_[7]
    SLICE_X30Y98         FDCE                                         r  muart/inst/upg_inst/byte_num_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807    11.807    cw0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     7.886 f  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     9.904    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.000 f  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    11.807    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.622     0.622    cw0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.026    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.622    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.277ns  (logic 1.603ns (19.364%)  route 6.674ns (80.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=275, routed)         5.462     6.941    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.065 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           1.212     8.277    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X39Y100        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     1.506    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X39Y100        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.277ns  (logic 1.603ns (19.364%)  route 6.674ns (80.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=275, routed)         5.462     6.941    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.065 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           1.212     8.277    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X39Y100        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     1.506    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X39Y100        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.277ns  (logic 1.603ns (19.364%)  route 6.674ns (80.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=275, routed)         5.462     6.941    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.065 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           1.212     8.277    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X39Y100        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     1.506    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X39Y100        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/wwait_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.479ns (18.319%)  route 6.593ns (81.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=275, routed)         6.593     8.072    muart/inst/upg_inst/upg_rst_i
    SLICE_X28Y96         FDCE                                         f  muart/inst/upg_inst/wwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     1.518    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y96         FDCE                                         r  muart/inst/upg_inst/wwait_cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/wwait_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.479ns (18.319%)  route 6.593ns (81.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=275, routed)         6.593     8.072    muart/inst/upg_inst/upg_rst_i
    SLICE_X28Y96         FDCE                                         f  muart/inst/upg_inst/wwait_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     1.518    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y96         FDCE                                         r  muart/inst/upg_inst/wwait_cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/wwait_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.479ns (18.319%)  route 6.593ns (81.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=275, routed)         6.593     8.072    muart/inst/upg_inst/upg_rst_i
    SLICE_X28Y96         FDCE                                         f  muart/inst/upg_inst/wwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     1.518    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y96         FDCE                                         r  muart/inst/upg_inst/wwait_cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/wwait_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.479ns (18.319%)  route 6.593ns (81.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=275, routed)         6.593     8.072    muart/inst/upg_inst/upg_rst_i
    SLICE_X28Y96         FDCE                                         f  muart/inst/upg_inst/wwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     1.518    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y96         FDCE                                         r  muart/inst/upg_inst/wwait_cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/wwait_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.479ns (18.319%)  route 6.593ns (81.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=275, routed)         6.593     8.072    muart/inst/upg_inst/upg_rst_i
    SLICE_X28Y96         FDCE                                         f  muart/inst/upg_inst/wwait_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     1.518    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y96         FDCE                                         r  muart/inst/upg_inst/wwait_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/wwait_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.479ns (18.319%)  route 6.593ns (81.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=275, routed)         6.593     8.072    muart/inst/upg_inst/upg_rst_i
    SLICE_X28Y96         FDCE                                         f  muart/inst/upg_inst/wwait_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     1.518    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y96         FDCE                                         r  muart/inst/upg_inst/wwait_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/wwait_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.479ns (18.319%)  route 6.593ns (81.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=275, routed)         6.593     8.072    muart/inst/upg_inst/upg_rst_i
    SLICE_X28Y96         FDCE                                         f  muart/inst/upg_inst/wwait_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518     1.518    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y96         FDCE                                         r  muart/inst/upg_inst/wwait_cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[58]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.231ns (43.194%)  route 0.304ns (56.806%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[58]/C
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/bn_ascii_reg[58]/Q
                         net (fo=1, routed)           0.193     0.334    muart/inst/upg_inst/bn_ascii_reg_n_0_[58]
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.379 f  muart/inst/upg_inst/s_axi_wdata[2]_i_4/O
                         net (fo=1, routed)           0.111     0.490    muart/inst/upg_inst/s_axi_wdata[2]_i_4_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I3_O)        0.045     0.535 r  muart/inst/upg_inst/s_axi_wdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.535    muart/inst/upg_inst/s_axi_wdata[2]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.840     0.840    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[2]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.254ns (46.696%)  route 0.290ns (53.304%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[0]/C
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  muart/inst/upg_inst/bn_ascii_reg[0]/Q
                         net (fo=1, routed)           0.147     0.311    muart/inst/upg_inst/bn_ascii_reg_n_0_[0]
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.356 f  muart/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.143     0.499    muart/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.045     0.544 r  muart/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.544    muart/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.840     0.840    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.071%)  route 0.331ns (58.929%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[5]/C
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/bn_ascii_reg[5]/Q
                         net (fo=2, routed)           0.172     0.313    muart/inst/upg_inst/bn_ascii_reg_n_0_[5]
    SLICE_X36Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.358 f  muart/inst/upg_inst/s_axi_wdata[5]_i_3/O
                         net (fo=1, routed)           0.159     0.517    muart/inst/upg_inst/s_axi_wdata[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.562 r  muart/inst/upg_inst/s_axi_wdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.562    muart/inst/upg_inst/s_axi_wdata[5]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.840     0.840    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.881%)  route 0.348ns (60.119%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[5]/C
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/bn_ascii_reg[5]/Q
                         net (fo=2, routed)           0.219     0.360    muart/inst/upg_inst/bn_ascii_reg_n_0_[5]
    SLICE_X35Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.405 r  muart/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.129     0.534    muart/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.579 r  muart/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     0.579    muart/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X37Y100        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.838     0.838    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[46]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.292ns (48.373%)  route 0.312ns (51.627%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[46]/C
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  muart/inst/upg_inst/bn_ascii_reg[46]/Q
                         net (fo=1, routed)           0.216     0.364    muart/inst/upg_inst/data2[6]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.099     0.463 r  muart/inst/upg_inst/s_axi_wdata[6]_i_5/O
                         net (fo=1, routed)           0.096     0.559    muart/inst/upg_inst/s_axi_wdata[6]_i_5_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.045     0.604 r  muart/inst/upg_inst/s_axi_wdata[6]_i_2/O
                         net (fo=1, routed)           0.000     0.604    muart/inst/upg_inst/s_axi_wdata[6]_i_2_n_0
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.840     0.840    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[6]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.254ns (41.122%)  route 0.364ns (58.878%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[1]/C
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  muart/inst/upg_inst/bn_ascii_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    muart/inst/upg_inst/bn_ascii_reg_n_0_[1]
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.319 f  muart/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.254     0.573    muart/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.045     0.618 r  muart/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.618    muart/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.840     0.840    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[51]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.271ns (42.416%)  route 0.368ns (57.584%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[51]/C
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  muart/inst/upg_inst/bn_ascii_reg[51]/Q
                         net (fo=1, routed)           0.148     0.276    muart/inst/upg_inst/bn_ascii_reg_n_0_[51]
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.098     0.374 f  muart/inst/upg_inst/s_axi_wdata[3]_i_4/O
                         net (fo=1, routed)           0.220     0.594    muart/inst/upg_inst/s_axi_wdata[3]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I3_O)        0.045     0.639 r  muart/inst/upg_inst/s_axi_wdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.639    muart/inst/upg_inst/s_axi_wdata[3]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.840     0.840    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[3]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.295ns (33.962%)  route 0.574ns (66.038%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDCE                         0.000     0.000 r  muart/inst/upg_inst/rx_done_reg/C
    SLICE_X39Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  muart/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.459     0.600    muart/inst/upg_inst/rx_done_reg_n_0
    SLICE_X36Y101        LUT5 (Prop_lut5_I3_O)        0.044     0.644 f  muart/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.114     0.759    muart/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I2_O)        0.110     0.869 r  muart/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.869    muart/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X36Y101        FDCE                                         r  muart/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.838     0.838    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y101        FDCE                                         r  muart/inst/upg_inst/WCS_reg[0]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/WCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.295ns (33.923%)  route 0.575ns (66.077%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDCE                         0.000     0.000 r  muart/inst/upg_inst/rx_done_reg/C
    SLICE_X39Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.459     0.600    muart/inst/upg_inst/rx_done_reg_n_0
    SLICE_X36Y101        LUT5 (Prop_lut5_I3_O)        0.044     0.644 r  muart/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.115     0.760    muart/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.110     0.870 r  muart/inst/upg_inst/WCS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.870    muart/inst/upg_inst/WCS[1]_i_1_n_0
    SLICE_X36Y101        FDCE                                         r  muart/inst/upg_inst/WCS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.838     0.838    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y101        FDCE                                         r  muart/inst/upg_inst/WCS_reg[1]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.231ns (24.666%)  route 0.705ns (75.334%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDCE                         0.000     0.000 r  muart/inst/upg_inst/rx_done_reg/C
    SLICE_X39Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.459     0.600    muart/inst/upg_inst/rx_done_reg_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.645 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.119     0.764    muart/inst/upg_inst/uart_wen5_out
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.045     0.809 r  muart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.127     0.936    muart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.838     0.838    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y101        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[1]/C





