<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_9C128D73-3891-4D6A-BA0A-A2C5953C102A"><title>PCIe Gen 5 M.2 Topology</title><body><section id="SECTION_43325A43-02F9-41CC-A31E-EE2B3FCA7D75"><fig id="FIG_pcie_gen_5_m_2_topology_diagram_1"><title>PCIe Gen 5 M.2 Topology Diagram</title><image href="FIG_pcie gen 5 m.2 topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen_5_m_2_topology_diagram_1_png" /></fig><fig id="FIG_suggested_ground_void_for_main_board_m_2_connector_1"><title>Suggested Ground Void for Main Board M.2 Connector</title><image href="FIG_suggested ground void for main board m.2 connector_1.png" scalefit="yes" id="IMG_suggested_ground_void_for_main_board_m_2_connector_1_png" /></fig><fig id="FIG_suggested_toe_and_heel_side_connection_1"><title>Suggested Toe and Heel Side Connection</title><image href="FIG_suggested toe and heel side connection_1.png" scalefit="yes" id="IMG_suggested_toe_and_heel_side_connection_1_png" /></fig><table id="TABLE_43325A43-02F9-41CC-A31E-EE2B3FCA7D75_1"><title>PCIe Gen 5 M.2 Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Maximum via stub length</p></entry><entry><p>250 um per via.</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>Nominal 220 nF recommended (spec range 75 nF to 265 nF including tolerance).</p></entry></row><row><entry><p>M.2 connector</p></entry><entry><p>Each M.2 connector Vss pad should be connected to its own Vss via on both side Toe and edge. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm max.</p></entry></row><row><entry><p>Suggested Ground Void for Main Board Mdot2 connector</p></entry><entry><p>Refer to image above. Top layer (or layer in which connector is placed) avoid ground shapes 200 um away from signal pads. Void in Top layer should be bigger than void in L2 layer.</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row><row><entry><p>Gen5 M.2 operating at Gen4</p></entry><entry><p>Please refer to PCIe Gen4 M.2 Topology chapter for lengths.</p></entry></row></tbody></tgroup></table><table id="TABLE_43325A43-02F9-41CC-A31E-EE2B3FCA7D75_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>2</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_6A09BD59-05E9-4322-B709-338BFA2B7D83"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx</title><table id="TABLE_6A09BD59-05E9-4322-B709-338BFA2B7D83_1"><title>PCIe Gen 5 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1+M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>160</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 160</p></section></body></topic>