{
  "c89257f3": {
    "file_id": "c89257f3",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198231/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "-5499205848963594306",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:19:21.621730",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "1926399f": {
    "file_id": "1926399f",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198231/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "-7198058115987647278",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:19:21.614339",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}