/* Copyright Statement:
*
* This software/firmware and related documentation ("MediaTek Software") are
* protected under relevant copyright laws. The information contained herein
* is confidential and proprietary to MediaTek Inc. and/or its licensors.
* Without the prior written permission of MediaTek inc. and/or its licensors,
* any reproduction, modification, use or disclosure of MediaTek Software,
* and information contained herein, in whole or in part, shall be strictly prohibited.
*/
/* MediaTek Inc. (C) 2015. All rights reserved.
*
* BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
* THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
* RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
* AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
* SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
* THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
* CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
* SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
* STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
* CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*/


#ifndef __DSI_DRV_H__
#define __DSI_DRV_H__


#include "lcm_drv.h"

#ifdef __cplusplus
extern "C" {
#endif

// ---------------------------------------------------------------------------

#define DSI_CHECK_RET(expr)             \
    do {                                \
		enum DSI_STATUS ret = (expr);        \
		ASSERT(ret == DSI_STATUS_OK);   \
    } while (0)

/* --------------------------------------------------------------------------- */

#define     DSI_DCS_SHORT_PACKET_ID_0           0x05
#define     DSI_DCS_SHORT_PACKET_ID_1           0x15
#define     DSI_DCS_LONG_PACKET_ID              0x39
#define     DSI_DCS_READ_PACKET_ID              0x06

#define     DSI_GERNERIC_SHORT_PACKET_ID_1      0x13
#define     DSI_GERNERIC_SHORT_PACKET_ID_2      0x23
#define     DSI_GERNERIC_LONG_PACKET_ID         0x29
#define     DSI_GERNERIC_READ_LONG_PACKET_ID    0x14


#define     DSI_WMEM_CONTI                      (0x3C)
#define     DSI_RMEM_CONTI                      (0x3E)

/* ESD recovery method for video mode LCM */
#define     METHOD_NONCONTINUOUS_CLK            (0x1)
#define     METHOD_BUS_TURN_AROUND              (0x2)

/* State of DSI engine */
#define     DSI_VDO_VSA_VS_STATE                (0x008)
#define     DSI_VDO_VSA_HS_STATE                (0x010)
#define     DSI_VDO_VSA_VE_STATE                (0x020)
#define     DSI_VDO_VBP_STATE                   (0x040)
#define     DSI_VDO_VACT_STATE                  (0x080)
#define     DSI_VDO_VFP_STATE                   (0x100)

/* --------------------------------------------------------------------------- */
enum DSI_STATUS {
	DSI_STATUS_OK = 0,

	DSI_STATUS_ERROR,
};


enum DSI_INS_TYPE {
	SHORT_PACKET_RW = 0,
	FB_WRITE        = 1,
	LONG_PACKET_W   = 2,
	FB_READ         = 3,
};


enum DSI_CMDQ_BTA {
	DISABLE_BTA = 0,
	ENABLE_BTA  = 1,
};


enum DSI_CMDQ_HS {
	LOW_POWER   = 0,
	HIGH_SPEED  = 1,
};


enum DSI_CMDQ_CL {
	CL_8BITS    = 0,
	CL_16BITS   = 1,
};


enum DSI_CMDQ_TE {
	DISABLE_TE  = 0,
	ENABLE_TE   = 1,
};


enum DSI_CMDQ_RPT {
	DISABLE_RPT = 0,
	ENABLE_RPT  = 1,
};


struct DSI_CMDQ_CONFG {
	unsigned        type    : 2;
	unsigned        BTA     : 1;
	unsigned        HS      : 1;
	unsigned        CL      : 1;
	unsigned        TE      : 1;
	unsigned        Rsv     : 1;
	unsigned        RPT     : 1;
};


struct DSI_T0_INS {
	unsigned CONFG          : 8;
	unsigned Data_ID        : 8;
	unsigned Data0          : 8;
	unsigned Data1          : 8;
};

struct DSI_T1_INS {
	unsigned CONFG          : 8;
	unsigned Data_ID        : 8;
	unsigned mem_start0     : 8;
	unsigned mem_start1     : 8;
};

struct DSI_T2_INS {
	unsigned CONFG          : 8;
	unsigned Data_ID        : 8;
	unsigned WC16           : 16;
	unsigned int *pdata;
};

struct DSI_T3_INS {
	unsigned CONFG          : 8;
	unsigned Data_ID        : 8;
	unsigned mem_start0     : 8;
	unsigned mem_start1     : 8;
};

struct DSI_PLL_CONFIG {
	UINT8 TXDIV0;
	UINT8 TXDIV1;
	UINT32  SDM_PCW;
	UINT8 SSC_PH_INIT;
	UINT16  SSC_PRD;
	UINT16  SSC_DELTA1;
	UINT16  SSC_DELTA;
};

enum DSI_INTERFACE_ID {
	DSI_INTERFACE_0= 0,
	DSI_INTERFACE_1,
	DSI_INTERFACE_NUM,
};


void dsi_analysis(DISP_MODULE_ENUM module);
void DSI_PHY_clk_setting(DISP_MODULE_ENUM module, void* cmdq, LCM_DSI_PARAMS *dsi_params);
enum DSI_STATUS DSI_DumpRegisters(DISP_MODULE_ENUM module, int level);
//enum DSI_STATUS DSI_DumpRegisters(DISP_MODULE_ENUM module, void* cmdq, int level);

#ifdef __cplusplus
}
#endif

#endif // __DPI_DRV_H__
