{
    "const": {
        "_ALU_TYPE_NIL" : "3'b0",
        "_ALU_TYPE_ADD" : "3'b1",
        "_ALU_TYPE_SUB" : "3'b2",
        "_ALU_TYPE_SLT" : "3'b3",
        "_ALU_TYPE_AND" : "3'b5",
        "_ALU_TYPE_OR"  : "3'b6",
        "_ALU_TYPE_XOR" : "3'b7",
        "_ALU_TYPE_NOR" : "3'b8",
        "_ALU_TYPE_SLL" : "3'b9",
        "_ALU_TYPE_SRL" : "3'b10",
        "_ALU_TYPE_SRA" : "3'b11",
        "_ALU_TYPE_MUL" : "3'b12",
        "_ALU_TYPE_MULH": "3'b13",
        "_ALU_TYPE_DIV" : "3'b14",
        "_ALU_TYPE_MOD" : "3'b15",
        "_ALU_TYPE_LUI" : "3'b16",
        "_ALU_TYPE_PCADDU": "3'b17",
        "_OPD_REG" : "0",
        "_OPD_IMM" : "1"
    },
    "signal": {
        "alu_type": {
            "length": 5,
            "stage": "ex",
            "default_value": 0,
            "invalid_value": 0
        },
        "opd_type": {
            "length": 1,
            "stage": "ex",
            "default_value": 0,
            "invalid_value": 0
        },
        "opd_unsigned": {
            "length": 1,
            "stage": "ex",
            "default_value": 0,
            "invalid_value": 0
        }
    },
    "inst": {
        "add.w": {
            "opcode": "00000000000100000",
            "alu_type": "`_ALU_TYPE_ADD",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "sub.w": {
            "opcode": "00000000000100010",
            "alu_type": "`_ALU_TYPE_SUB",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "slt": {
            "opcode": "00000000000100100",
            "alu_type": "`_ALU_TYPE_SLT",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        }, 
        "sltu": {
            "opcode": "00000000000100101",
            "alu_type": "`_ALU_TYPE_SLT",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 1
        }, 
        "nor": {
            "opcode": "00000000000101000",
            "alu_type": "`_ALU_TYPE_NOR",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "and": {
            "opcode": "00000000000101001",
            "alu_type": "`_ALU_TYPE_AND",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "or": {
            "opcode": "00000000000101010",
            "alu_type": "`_ALU_TYPE_OR",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "xor": {
            "opcode": "00000000000101011",
            "alu_type": "`_ALU_TYPE_XOR",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "sll.w": {
            "opcode": "00000000000101110",
            "alu_type": "`_ALU_TYPE_SLL",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "srl.w": {
            "opcode": "00000000000101111",
            "alu_type": "`_ALU_TYPE_SRL",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "sra.w": {
            "opcode": "00000000000110000",
            "alu_type": "`_ALU_TYPE_SRA",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "mul.w": {
            "opcode": "00000000000111000",
            "alu_type": "`_ALU_TYPE_MUL",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "mulh.w": {
            "opcode": "00000000000111001",
            "alu_type": "`_ALU_TYPE_MULH",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "mulh.wu": {
            "opcode": "00000000000111010",
            "alu_type": "`_ALU_TYPE_MULH",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 1
        },
        "div.w": {
            "opcode": "00000000001000000",
            "alu_type": "`_ALU_TYPE_DIV",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "mod.w": {
            "opcode": "00000000001000001",
            "alu_type": "`_ALU_TYPE_MOD",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 0
        },
        "div.wu": {
            "opcode": "00000000001000010",
            "alu_type": "`_ALU_TYPE_DIV",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 1
        },
        "mod.wu": {
            "opcode": "00000000001000011",
            "alu_type": "`_ALU_TYPE_MOD",
            "opd_type": "`_OPD_REG",
            "opd_unsigned": 1
        },
        "slli.w": {
            "opcode": "00000000010000001",
            "alu_type": "`_ALU_TYPE_SLL",
            "opd_type": "`_OPD_IMM",
            "opd_unsigned": 1
        },
        "srli.w": {
            "opcode": "00000000010001001",
            "alu_type": "`_ALU_TYPE_SRL",
            "opd_type": "`_OPD_IMM",
            "opd_unsigned": 1
        },
        "srai.w": {
            "opcode": "00000000010010001",
            "alu_type": "`_ALU_TYPE_SRA",
            "opd_type": "`_OPD_IMM",
            "opd_unsigned": 1
        },
        "slti": {
            "opcode": "0000001000",
            "alu_type": "`_ALU_TYPE_SLT",
            "opd_type": "`_OPD_IMM",
            "opd_unsigned": 0
        },
        "sltui": {
            "opcode": "0000001001",
            "alu_type": "`_ALU_TYPE_SLT",
            "opd_type": "`_OPD_IMM",
            "opd_unsigned": 1
        },
        "addi.w": {
            "opcode": "0000001010",
            "alu_type": "`_ALU_TYPE_ADD",
            "opd_type": "`_OPD_IMM",
            "opd_unsigned": 0
        },
        "andi": {
            "opcode": "0000001101",
            "alu_type": "`_ALU_TYPE_AND",
            "opd_type": "`_OPD_IMM",
            "opd_unsigned": 1
        },
        "ori": {
            "opcode": "0000001110",
            "alu_type": "`_ALU_TYPE_OR",
            "opd_type": "`_OPD_IMM",
            "opd_unsigned": 1
        },
        "xori": {
            "opcode": "0000001111",
            "alu_type": "`_ALU_TYPE_XOR",
            "opd_type": "`_OPD_IMM",
            "opd_unsigned": 1
        }     
    }
}