--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX
  Logical resource: XLXI_23/u0/u0/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX180
  Logical resource: XLXI_23/u0/u0/CLKFX180
  Location pin: DCM_X0Y2.CLKFX180
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: XLXI_23/u0/u0/CLKIN
  Logical resource: XLXI_23/u0/u0/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: XLXI_23/u0/u0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 65 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5340025 paths analyzed, 3413 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.052ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_23/REG_0 (SLICE_X23Y18.AX), 638405 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_23/REG_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      15.048ns (Levels of Logic = 11)
  Clock Path Skew:      0.031ns (0.461 - 0.430)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 to XLXI_65/XLXI_3/XLXI_23/REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.430   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C5       net (fanout=12)       0.973   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o_SW0
    SLICE_X31Y5.A3       net (fanout=1)        0.779   N124
    SLICE_X31Y5.A        Tilo                  0.259   XLXI_65/XLXI_3/S1_O<9>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y13.C3      net (fanout=32)       1.917   XLXI_65/S1SEL<0>
    SLICE_X25Y13.C       Tilo                  0.259   XLXI_65/XLXI_3/S1_O<17>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O91
    SLICE_X26Y9.B4       net (fanout=9)        1.189   XLXI_65/XLXI_3/S1_O<17>
    SLICE_X26Y9.COUT     Topcyb                0.483   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.CIN     net (fanout=1)        0.003   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.BMUX    Tcinb                 0.310   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X28Y13.B2      net (fanout=2)        1.176   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X28Y13.DMUX    Topbd                 0.644   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X29Y14.D4      net (fanout=2)        1.276   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXN_26<7>
    SLICE_X29Y14.D       Tilo                  0.259   N160
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1_SW0
    SLICE_X29Y16.A3      net (fanout=1)        0.574   N160
    SLICE_X29Y16.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1
    SLICE_X29Y16.B3      net (fanout=1)        1.393   XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>
    SLICE_X29Y16.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>7
    SLICE_X29Y17.B5      net (fanout=1)        0.419   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
    SLICE_X29Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_8/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_17
    SLICE_X23Y17.A3      net (fanout=3)        0.874   XLXI_65/XLXI_3/XLXI_6/XLXN_217
    SLICE_X23Y17.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_10/REG<3>
                                                       XLXI_65/XLXI_3/XLXI_112/Mmux_O110
    SLICE_X23Y18.AX      net (fanout=1)        0.446   XLXI_65/XLXI_3/DINT2_O<0>
    SLICE_X23Y18.CLK     Tdick                 0.114   XLXI_65/XLXI_3/XLXI_23/REG<3>
                                                       XLXI_65/XLXI_3/XLXI_23/REG_0
    -------------------------------------------------  ---------------------------
    Total                                     15.048ns (4.029ns logic, 11.019ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_23/REG_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.797ns (Levels of Logic = 11)
  Clock Path Skew:      0.014ns (0.461 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17 to XLXI_65/XLXI_3/XLXI_23/REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y5.BMUX     Tshcko                0.535   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17
    SLICE_X28Y5.C4       net (fanout=38)       0.617   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17
    SLICE_X28Y5.C        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o_SW0
    SLICE_X31Y5.A3       net (fanout=1)        0.779   N124
    SLICE_X31Y5.A        Tilo                  0.259   XLXI_65/XLXI_3/S1_O<9>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y13.C3      net (fanout=32)       1.917   XLXI_65/S1SEL<0>
    SLICE_X25Y13.C       Tilo                  0.259   XLXI_65/XLXI_3/S1_O<17>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O91
    SLICE_X26Y9.B4       net (fanout=9)        1.189   XLXI_65/XLXI_3/S1_O<17>
    SLICE_X26Y9.COUT     Topcyb                0.483   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.CIN     net (fanout=1)        0.003   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.BMUX    Tcinb                 0.310   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X28Y13.B2      net (fanout=2)        1.176   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X28Y13.DMUX    Topbd                 0.644   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X29Y14.D4      net (fanout=2)        1.276   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXN_26<7>
    SLICE_X29Y14.D       Tilo                  0.259   N160
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1_SW0
    SLICE_X29Y16.A3      net (fanout=1)        0.574   N160
    SLICE_X29Y16.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1
    SLICE_X29Y16.B3      net (fanout=1)        1.393   XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>
    SLICE_X29Y16.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>7
    SLICE_X29Y17.B5      net (fanout=1)        0.419   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
    SLICE_X29Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_8/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_17
    SLICE_X23Y17.A3      net (fanout=3)        0.874   XLXI_65/XLXI_3/XLXI_6/XLXN_217
    SLICE_X23Y17.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_10/REG<3>
                                                       XLXI_65/XLXI_3/XLXI_112/Mmux_O110
    SLICE_X23Y18.AX      net (fanout=1)        0.446   XLXI_65/XLXI_3/DINT2_O<0>
    SLICE_X23Y18.CLK     Tdick                 0.114   XLXI_65/XLXI_3/XLXI_23/REG<3>
                                                       XLXI_65/XLXI_3/XLXI_23/REG_0
    -------------------------------------------------  ---------------------------
    Total                                     14.797ns (4.134ns logic, 10.663ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_23/REG_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.812ns (Levels of Logic = 11)
  Clock Path Skew:      0.031ns (0.461 - 0.430)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 to XLXI_65/XLXI_3/XLXI_23/REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.430   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C5       net (fanout=12)       0.973   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o_SW0
    SLICE_X31Y5.A3       net (fanout=1)        0.779   N124
    SLICE_X31Y5.A        Tilo                  0.259   XLXI_65/XLXI_3/S1_O<9>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y13.C3      net (fanout=32)       1.917   XLXI_65/S1SEL<0>
    SLICE_X25Y13.C       Tilo                  0.259   XLXI_65/XLXI_3/S1_O<17>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O91
    SLICE_X26Y9.B4       net (fanout=9)        1.189   XLXI_65/XLXI_3/S1_O<17>
    SLICE_X26Y9.BMUX     Topbb                 0.464   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X28Y12.B2      net (fanout=2)        1.176   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_A<1>
    SLICE_X28Y12.COUT    Topcyb                0.448   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<3>
    SLICE_X28Y13.DMUX    Tcind                 0.289   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X29Y14.D4      net (fanout=2)        1.276   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXN_26<7>
    SLICE_X29Y14.D       Tilo                  0.259   N160
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1_SW0
    SLICE_X29Y16.A3      net (fanout=1)        0.574   N160
    SLICE_X29Y16.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1
    SLICE_X29Y16.B3      net (fanout=1)        1.393   XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>
    SLICE_X29Y16.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>7
    SLICE_X29Y17.B5      net (fanout=1)        0.419   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
    SLICE_X29Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_8/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_17
    SLICE_X23Y17.A3      net (fanout=3)        0.874   XLXI_65/XLXI_3/XLXI_6/XLXN_217
    SLICE_X23Y17.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_10/REG<3>
                                                       XLXI_65/XLXI_3/XLXI_112/Mmux_O110
    SLICE_X23Y18.AX      net (fanout=1)        0.446   XLXI_65/XLXI_3/DINT2_O<0>
    SLICE_X23Y18.CLK     Tdick                 0.114   XLXI_65/XLXI_3/XLXI_23/REG<3>
                                                       XLXI_65/XLXI_3/XLXI_23/REG_0
    -------------------------------------------------  ---------------------------
    Total                                     14.812ns (3.793ns logic, 11.019ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_21/REG_0 (SLICE_X24Y10.A4), 638062 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_21/REG_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.696ns (Levels of Logic = 11)
  Clock Path Skew:      0.017ns (0.447 - 0.430)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 to XLXI_65/XLXI_3/XLXI_21/REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.430   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C5       net (fanout=12)       0.973   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o_SW0
    SLICE_X31Y5.A3       net (fanout=1)        0.779   N124
    SLICE_X31Y5.A        Tilo                  0.259   XLXI_65/XLXI_3/S1_O<9>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y13.C3      net (fanout=32)       1.917   XLXI_65/S1SEL<0>
    SLICE_X25Y13.C       Tilo                  0.259   XLXI_65/XLXI_3/S1_O<17>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O91
    SLICE_X26Y9.B4       net (fanout=9)        1.189   XLXI_65/XLXI_3/S1_O<17>
    SLICE_X26Y9.COUT     Topcyb                0.483   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.CIN     net (fanout=1)        0.003   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.BMUX    Tcinb                 0.310   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X28Y13.B2      net (fanout=2)        1.176   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X28Y13.DMUX    Topbd                 0.644   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X29Y14.D4      net (fanout=2)        1.276   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXN_26<7>
    SLICE_X29Y14.D       Tilo                  0.259   N160
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1_SW0
    SLICE_X29Y16.A3      net (fanout=1)        0.574   N160
    SLICE_X29Y16.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1
    SLICE_X29Y16.B3      net (fanout=1)        1.393   XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>
    SLICE_X29Y16.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>7
    SLICE_X29Y17.B5      net (fanout=1)        0.419   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
    SLICE_X29Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_8/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_17
    SLICE_X24Y10.A4      net (fanout=3)        0.992   XLXI_65/XLXI_3/XLXI_6/XLXN_217
    SLICE_X24Y10.CLK     Tas                   0.349   XLXI_65/XLXI_3/XLXI_21/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_47/Mmux_O110
                                                       XLXI_65/XLXI_3/XLXI_21/REG_0
    -------------------------------------------------  ---------------------------
    Total                                     14.696ns (4.005ns logic, 10.691ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_21/REG_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.460ns (Levels of Logic = 11)
  Clock Path Skew:      0.017ns (0.447 - 0.430)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 to XLXI_65/XLXI_3/XLXI_21/REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.430   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C5       net (fanout=12)       0.973   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o_SW0
    SLICE_X31Y5.A3       net (fanout=1)        0.779   N124
    SLICE_X31Y5.A        Tilo                  0.259   XLXI_65/XLXI_3/S1_O<9>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y13.C3      net (fanout=32)       1.917   XLXI_65/S1SEL<0>
    SLICE_X25Y13.C       Tilo                  0.259   XLXI_65/XLXI_3/S1_O<17>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O91
    SLICE_X26Y9.B4       net (fanout=9)        1.189   XLXI_65/XLXI_3/S1_O<17>
    SLICE_X26Y9.BMUX     Topbb                 0.464   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X28Y12.B2      net (fanout=2)        1.176   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_A<1>
    SLICE_X28Y12.COUT    Topcyb                0.448   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<3>
    SLICE_X28Y13.DMUX    Tcind                 0.289   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X29Y14.D4      net (fanout=2)        1.276   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXN_26<7>
    SLICE_X29Y14.D       Tilo                  0.259   N160
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1_SW0
    SLICE_X29Y16.A3      net (fanout=1)        0.574   N160
    SLICE_X29Y16.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1
    SLICE_X29Y16.B3      net (fanout=1)        1.393   XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>
    SLICE_X29Y16.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>7
    SLICE_X29Y17.B5      net (fanout=1)        0.419   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
    SLICE_X29Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_8/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_17
    SLICE_X24Y10.A4      net (fanout=3)        0.992   XLXI_65/XLXI_3/XLXI_6/XLXN_217
    SLICE_X24Y10.CLK     Tas                   0.349   XLXI_65/XLXI_3/XLXI_21/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_47/Mmux_O110
                                                       XLXI_65/XLXI_3/XLXI_21/REG_0
    -------------------------------------------------  ---------------------------
    Total                                     14.460ns (3.769ns logic, 10.691ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_21/REG_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.445ns (Levels of Logic = 11)
  Clock Path Skew:      0.007ns (0.324 - 0.317)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17 to XLXI_65/XLXI_3/XLXI_21/REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y5.BMUX     Tshcko                0.535   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17
    SLICE_X28Y5.C4       net (fanout=38)       0.617   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17
    SLICE_X28Y5.C        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o_SW0
    SLICE_X31Y5.A3       net (fanout=1)        0.779   N124
    SLICE_X31Y5.A        Tilo                  0.259   XLXI_65/XLXI_3/S1_O<9>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y13.C3      net (fanout=32)       1.917   XLXI_65/S1SEL<0>
    SLICE_X25Y13.C       Tilo                  0.259   XLXI_65/XLXI_3/S1_O<17>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O91
    SLICE_X26Y9.B4       net (fanout=9)        1.189   XLXI_65/XLXI_3/S1_O<17>
    SLICE_X26Y9.COUT     Topcyb                0.483   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.CIN     net (fanout=1)        0.003   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.BMUX    Tcinb                 0.310   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X28Y13.B2      net (fanout=2)        1.176   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X28Y13.DMUX    Topbd                 0.644   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X29Y14.D4      net (fanout=2)        1.276   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXN_26<7>
    SLICE_X29Y14.D       Tilo                  0.259   N160
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1_SW0
    SLICE_X29Y16.A3      net (fanout=1)        0.574   N160
    SLICE_X29Y16.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1
    SLICE_X29Y16.B3      net (fanout=1)        1.393   XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>
    SLICE_X29Y16.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>7
    SLICE_X29Y17.B5      net (fanout=1)        0.419   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
    SLICE_X29Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_8/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_17
    SLICE_X24Y10.A4      net (fanout=3)        0.992   XLXI_65/XLXI_3/XLXI_6/XLXN_217
    SLICE_X24Y10.CLK     Tas                   0.349   XLXI_65/XLXI_3/XLXI_21/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_47/Mmux_O110
                                                       XLXI_65/XLXI_3/XLXI_21/REG_0
    -------------------------------------------------  ---------------------------
    Total                                     14.445ns (4.110ns logic, 10.335ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_10/REG_0 (SLICE_X23Y17.A3), 638062 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_10/REG_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.602ns (Levels of Logic = 11)
  Clock Path Skew:      0.032ns (0.462 - 0.430)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 to XLXI_65/XLXI_3/XLXI_10/REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.430   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C5       net (fanout=12)       0.973   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o_SW0
    SLICE_X31Y5.A3       net (fanout=1)        0.779   N124
    SLICE_X31Y5.A        Tilo                  0.259   XLXI_65/XLXI_3/S1_O<9>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y13.C3      net (fanout=32)       1.917   XLXI_65/S1SEL<0>
    SLICE_X25Y13.C       Tilo                  0.259   XLXI_65/XLXI_3/S1_O<17>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O91
    SLICE_X26Y9.B4       net (fanout=9)        1.189   XLXI_65/XLXI_3/S1_O<17>
    SLICE_X26Y9.COUT     Topcyb                0.483   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.CIN     net (fanout=1)        0.003   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.BMUX    Tcinb                 0.310   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X28Y13.B2      net (fanout=2)        1.176   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X28Y13.DMUX    Topbd                 0.644   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X29Y14.D4      net (fanout=2)        1.276   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXN_26<7>
    SLICE_X29Y14.D       Tilo                  0.259   N160
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1_SW0
    SLICE_X29Y16.A3      net (fanout=1)        0.574   N160
    SLICE_X29Y16.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1
    SLICE_X29Y16.B3      net (fanout=1)        1.393   XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>
    SLICE_X29Y16.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>7
    SLICE_X29Y17.B5      net (fanout=1)        0.419   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
    SLICE_X29Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_8/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_17
    SLICE_X23Y17.A3      net (fanout=3)        0.874   XLXI_65/XLXI_3/XLXI_6/XLXN_217
    SLICE_X23Y17.CLK     Tas                   0.373   XLXI_65/XLXI_3/XLXI_10/REG<3>
                                                       XLXI_65/XLXI_3/XLXI_112/Mmux_O110
                                                       XLXI_65/XLXI_3/XLXI_10/REG_0
    -------------------------------------------------  ---------------------------
    Total                                     14.602ns (4.029ns logic, 10.573ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_10/REG_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.351ns (Levels of Logic = 11)
  Clock Path Skew:      0.015ns (0.462 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17 to XLXI_65/XLXI_3/XLXI_10/REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y5.BMUX     Tshcko                0.535   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17
    SLICE_X28Y5.C4       net (fanout=38)       0.617   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd17
    SLICE_X28Y5.C        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o_SW0
    SLICE_X31Y5.A3       net (fanout=1)        0.779   N124
    SLICE_X31Y5.A        Tilo                  0.259   XLXI_65/XLXI_3/S1_O<9>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y13.C3      net (fanout=32)       1.917   XLXI_65/S1SEL<0>
    SLICE_X25Y13.C       Tilo                  0.259   XLXI_65/XLXI_3/S1_O<17>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O91
    SLICE_X26Y9.B4       net (fanout=9)        1.189   XLXI_65/XLXI_3/S1_O<17>
    SLICE_X26Y9.COUT     Topcyb                0.483   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.CIN     net (fanout=1)        0.003   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X26Y10.BMUX    Tcinb                 0.310   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X28Y13.B2      net (fanout=2)        1.176   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_A<5>
    SLICE_X28Y13.DMUX    Topbd                 0.644   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_lut<5>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X29Y14.D4      net (fanout=2)        1.276   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXN_26<7>
    SLICE_X29Y14.D       Tilo                  0.259   N160
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1_SW0
    SLICE_X29Y16.A3      net (fanout=1)        0.574   N160
    SLICE_X29Y16.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1
    SLICE_X29Y16.B3      net (fanout=1)        1.393   XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>
    SLICE_X29Y16.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>7
    SLICE_X29Y17.B5      net (fanout=1)        0.419   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
    SLICE_X29Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_8/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_17
    SLICE_X23Y17.A3      net (fanout=3)        0.874   XLXI_65/XLXI_3/XLXI_6/XLXN_217
    SLICE_X23Y17.CLK     Tas                   0.373   XLXI_65/XLXI_3/XLXI_10/REG<3>
                                                       XLXI_65/XLXI_3/XLXI_112/Mmux_O110
                                                       XLXI_65/XLXI_3/XLXI_10/REG_0
    -------------------------------------------------  ---------------------------
    Total                                     14.351ns (4.134ns logic, 10.217ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_10/REG_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.366ns (Levels of Logic = 11)
  Clock Path Skew:      0.032ns (0.462 - 0.430)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4 to XLXI_65/XLXI_3/XLXI_10/REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.430   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C5       net (fanout=12)       0.973   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd4
    SLICE_X28Y5.C        Tilo                  0.235   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd16
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o_SW0
    SLICE_X31Y5.A3       net (fanout=1)        0.779   N124
    SLICE_X31Y5.A        Tilo                  0.259   XLXI_65/XLXI_3/S1_O<9>
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X25Y13.C3      net (fanout=32)       1.917   XLXI_65/S1SEL<0>
    SLICE_X25Y13.C       Tilo                  0.259   XLXI_65/XLXI_3/S1_O<17>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O91
    SLICE_X26Y9.B4       net (fanout=9)        1.189   XLXI_65/XLXI_3/S1_O<17>
    SLICE_X26Y9.BMUX     Topbb                 0.464   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_A_rs_cy<3>
    SLICE_X28Y12.B2      net (fanout=2)        1.176   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_A<1>
    SLICE_X28Y12.COUT    Topcyb                0.448   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<3>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_lut<1>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<3>
    SLICE_X28Y13.DMUX    Tcind                 0.289   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXI_5/Mmux_adsu_p.adsu_tmp_rs_cy<7>
    SLICE_X29Y14.D4      net (fanout=2)        1.276   XLXI_65/XLXI_3/XLXI_6/XLXI_3/XLXN_26<7>
    SLICE_X29Y14.D       Tilo                  0.259   N160
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1_SW0
    SLICE_X29Y16.A3      net (fanout=1)        0.574   N160
    SLICE_X29Y16.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>1
    SLICE_X29Y16.B3      net (fanout=1)        1.393   XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>
    SLICE_X29Y16.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_1/S[31]_GND_141_o_equal_1_o<31>7
    SLICE_X29Y17.B5      net (fanout=1)        0.419   XLXI_65/XLXI_3/XLXI_6/XLXI_4/ZERO_CHECK
    SLICE_X29Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_8/REG<0>
                                                       XLXI_65/XLXI_3/XLXI_6/XLXI_4/XLXI_17
    SLICE_X23Y17.A3      net (fanout=3)        0.874   XLXI_65/XLXI_3/XLXI_6/XLXN_217
    SLICE_X23Y17.CLK     Tas                   0.373   XLXI_65/XLXI_3/XLXI_10/REG<3>
                                                       XLXI_65/XLXI_3/XLXI_112/Mmux_O110
                                                       XLXI_65/XLXI_3/XLXI_10/REG_0
    -------------------------------------------------  ---------------------------
    Total                                     14.366ns (3.793ns logic, 10.573ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 65 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_23/u5/rasTimer_r_1 (SLICE_X22Y43.CE), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_23/u5/rasTimer_r_0 (FF)
  Destination:          XLXI_23/u5/rasTimer_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_23/u5/rasTimer_r_0 to XLXI_23/u5/rasTimer_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.BMUX    Tshcko                0.266   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_0
    SLICE_X22Y43.C6      net (fanout=4)        0.041   XLXI_23/u5/rasTimer_r<0>
    SLICE_X22Y43.C       Tilo                  0.156   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/_n0427_inv1
    SLICE_X22Y43.CE      net (fanout=1)        0.011   XLXI_23/u5/_n0427_inv
    SLICE_X22Y43.CLK     Tckce       (-Th)     0.092   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.330ns logic, 0.052ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_23/u5/rasTimer_r_1 (FF)
  Destination:          XLXI_23/u5/rasTimer_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_23/u5/rasTimer_r_1 to XLXI_23/u5/rasTimer_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.AQ      Tcko                  0.234   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_1
    SLICE_X22Y43.C3      net (fanout=3)        0.183   XLXI_23/u5/rasTimer_r<1>
    SLICE_X22Y43.C       Tilo                  0.156   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/_n0427_inv1
    SLICE_X22Y43.CE      net (fanout=1)        0.011   XLXI_23/u5/_n0427_inv
    SLICE_X22Y43.CLK     Tckce       (-Th)     0.092   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.298ns logic, 0.194ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.916ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_23/u5/state_r_FSM_FFd1 (FF)
  Destination:          XLXI_23/u5/rasTimer_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.194 - 0.172)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_23/u5/state_r_FSM_FFd1 to XLXI_23/u5/rasTimer_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.BQ      Tcko                  0.200   XLXI_23/u5/state_r_FSM_FFd2
                                                       XLXI_23/u5/state_r_FSM_FFd1
    SLICE_X22Y43.C1      net (fanout=28)       0.663   XLXI_23/u5/state_r_FSM_FFd1
    SLICE_X22Y43.C       Tilo                  0.156   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/_n0427_inv1
    SLICE_X22Y43.CE      net (fanout=1)        0.011   XLXI_23/u5/_n0427_inv
    SLICE_X22Y43.CLK     Tckce       (-Th)     0.092   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.264ns logic, 0.674ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_23/u5/rasTimer_r_0 (SLICE_X22Y43.CE), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_23/u5/rasTimer_r_0 (FF)
  Destination:          XLXI_23/u5/rasTimer_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_23/u5/rasTimer_r_0 to XLXI_23/u5/rasTimer_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.BMUX    Tshcko                0.266   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_0
    SLICE_X22Y43.C6      net (fanout=4)        0.041   XLXI_23/u5/rasTimer_r<0>
    SLICE_X22Y43.C       Tilo                  0.156   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/_n0427_inv1
    SLICE_X22Y43.CE      net (fanout=1)        0.011   XLXI_23/u5/_n0427_inv
    SLICE_X22Y43.CLK     Tckce       (-Th)     0.089   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.333ns logic, 0.052ns route)
                                                       (86.5% logic, 13.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_23/u5/rasTimer_r_1 (FF)
  Destination:          XLXI_23/u5/rasTimer_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_23/u5/rasTimer_r_1 to XLXI_23/u5/rasTimer_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.AQ      Tcko                  0.234   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_1
    SLICE_X22Y43.C3      net (fanout=3)        0.183   XLXI_23/u5/rasTimer_r<1>
    SLICE_X22Y43.C       Tilo                  0.156   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/_n0427_inv1
    SLICE_X22Y43.CE      net (fanout=1)        0.011   XLXI_23/u5/_n0427_inv
    SLICE_X22Y43.CLK     Tckce       (-Th)     0.089   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.301ns logic, 0.194ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.919ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_23/u5/state_r_FSM_FFd1 (FF)
  Destination:          XLXI_23/u5/rasTimer_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.194 - 0.172)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_23/u5/state_r_FSM_FFd1 to XLXI_23/u5/rasTimer_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.BQ      Tcko                  0.200   XLXI_23/u5/state_r_FSM_FFd2
                                                       XLXI_23/u5/state_r_FSM_FFd1
    SLICE_X22Y43.C1      net (fanout=28)       0.663   XLXI_23/u5/state_r_FSM_FFd1
    SLICE_X22Y43.C       Tilo                  0.156   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/_n0427_inv1
    SLICE_X22Y43.CE      net (fanout=1)        0.011   XLXI_23/u5/_n0427_inv
    SLICE_X22Y43.CLK     Tckce       (-Th)     0.089   XLXI_23/u5/rasTimer_r<1>
                                                       XLXI_23/u5/rasTimer_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.267ns logic, 0.674ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_22/REG_9 (SLICE_X30Y4.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_22/REG_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.038 - 0.029)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 to XLXI_65/XLXI_3/XLXI_22/REG_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.CQ       Tcko                  0.198   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21_1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X30Y4.CE       net (fanout=23)       0.316   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X30Y4.CLK      Tckce       (-Th)     0.108   XLXI_65/XLXI_3/XLXI_22/REG<9>
                                                       XLXI_65/XLXI_3/XLXI_22/REG_9
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.090ns logic, 0.316ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 65 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sdClkFb_i_BUFGP/BUFG/I0
  Logical resource: sdClkFb_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: sdClkFb_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 14.127ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG_OUT<7>/CLK
  Logical resource: XLXI_65/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array1/CLK
  Location pin: SLICE_X18Y22.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------
Slack: 14.127ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG_OUT<7>/CLK
  Logical resource: XLXI_65/XLXI_3/XLXI_2/XLXI_5/Mram_memory_array4/CLK
  Location pin: SLICE_X18Y22.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkP_s" TS_fpgaClk_i *         5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP "XLXI_23_u0_genClkP_s" TS_fpgaClk_i *
        5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 14.417ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK0
  Logical resource: XLXI_23/u0/u1/u1/CK0
  Location pin: OLOGIC_X23Y34.CLK0
  Clock network: XLXI_23/u0/genClkP_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkN_s" TS_fpgaClk_i *         5 PHASE 8.33333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP "XLXI_23_u0_genClkN_s" TS_fpgaClk_i *
        5 PHASE 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 14.626ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK1
  Logical resource: XLXI_23/u0/u1/u1/CK1
  Location pin: OLOGIC_X23Y34.CLK1
  Clock network: XLXI_23/u0/genClkN_s_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpgaClk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpgaClk_i                   |     83.333ns|     32.000ns|     13.330ns|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkP_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkN_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |   15.052|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5340025 paths, 0 nets, and 5582 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 23 18:23:20 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 440 MB



