
---------- Begin Simulation Statistics ----------
host_inst_rate                                 231548                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380380                       # Number of bytes of host memory used
host_seconds                                    86.38                       # Real time elapsed on the host
host_tick_rate                              256408111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022147                       # Number of seconds simulated
sim_ticks                                 22147337000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4691378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 26651.386136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21731.244285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4271650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11186333000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               419728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            284115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   2947017500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135612                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 53338.422490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 56489.044141                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2088464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10623626961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              199174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           126973                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4078565476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72201                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 28255.444181                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.018989                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           90785                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2565170500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6979016                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 35239.763260                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33807.235236                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6360114                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     21809959961                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088680                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                618902                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             411088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7025582976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997043                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000252                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.971719                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.257663                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6979016                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 35239.763260                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33807.235236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6360114                       # number of overall hits
system.cpu.dcache.overall_miss_latency    21809959961                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088680                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               618902                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            411088                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7025582976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207813                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167919                       # number of replacements
system.cpu.dcache.sampled_refs                 168943                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.842895                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6423042                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525052114000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72162                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13079491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 74980.836237                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 71812.227074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13079204                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       21519500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  287                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     16445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             229                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets       161000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56866.104348                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       161000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13079491                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 74980.836237                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 71812.227074                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13079204                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        21519500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   287                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 57                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     16445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              229                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206343                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.647793                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13079491                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 74980.836237                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 71812.227074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13079204                       # number of overall hits
system.cpu.icache.overall_miss_latency       21519500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  287                       # number of overall misses
system.cpu.icache.overall_mshr_hits                57                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     16445000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    230                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.647793                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13079204                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 64740.781082                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      4958820127                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 76595                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     61551.894997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 74892.030131                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8607                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1521747500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.741764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      24723                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   13970                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       805314000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.322622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 10753                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       68056.908267                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  80284.496058                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         111119                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1682639000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.182004                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        24724                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     13054                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         936759500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.085893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   11668                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61007.846463                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45106.341626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits                           1                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency          2371374992                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate               0.999974                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38870                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1753283499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate          0.999974                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38870                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72162                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.784464                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169173                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        64804.467410                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   77698.296240                       # average overall mshr miss latency
system.l2.demand_hits                          119726                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3204386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.292287                       # miss rate for demand accesses
system.l2.demand_misses                         49447                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      27024                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1742073500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.132533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    22421                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.195502                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.288088                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   3203.111718                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4720.032786                       # Average occupied blocks per context
system.l2.overall_accesses                     169173                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       64804.467410                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  67674.856862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         119726                       # number of overall hits
system.l2.overall_miss_latency             3204386500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.292287                       # miss rate for overall accesses
system.l2.overall_misses                        49447                       # number of overall misses
system.l2.overall_mshr_hits                     27024                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        6700893627                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.585294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   99016                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.467315                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         35794                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        64152                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             159                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       163547                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            79989                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        19247                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          78246                       # number of replacements
system.l2.sampled_refs                          87874                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7923.144504                       # Cycle average of tags in use
system.l2.total_refs                           156808                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            42753                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31192390                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1649738                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1730593                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51248                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1737217                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1752745                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7562                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       218461                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11594548                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.865754                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.887292                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8669624     74.77%     74.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       735667      6.34%     81.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       575036      4.96%     86.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483001      4.17%     90.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       394156      3.40%     93.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86321      0.74%     94.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78609      0.68%     95.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       353673      3.05%     98.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       218461      1.88%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11594548                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51141                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6640776                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.310228                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.310228                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1047903                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7581                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21383260                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6843597                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3647946                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1162685                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        55101                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4684064                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4495897                       # DTB hits
system.switch_cpus_1.dtb.data_misses           188167                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3484332                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3298749                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           185583                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199732                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197148                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2584                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1752745                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3074950                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7358629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25970920                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        683049                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.133774                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3074950                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1657300                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.982168                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12757233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.035780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.192266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8473581     66.42%     66.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         579768      4.54%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          47587      0.37%     71.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37524      0.29%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         447325      3.51%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43308      0.34%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         519549      4.07%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         808456      6.34%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1800135     14.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12757233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                345050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1026985                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73161                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.170578                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5970060                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336140                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7672064                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14139756                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812596                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6234288                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.079183                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14341215                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61921                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        365558                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4857957                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       107350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1849059                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16819888                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4633920                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       283376                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15337245                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          888                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1162685                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9566                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       969117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1619                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64174                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1914064                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       552672                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64174                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.763226                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.763226                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7669691     49.10%     49.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4037      0.03%     49.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865375      5.54%     54.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3377      0.02%     54.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018154      6.52%     61.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          675      0.00%     61.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4708714     30.14%     91.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350519      8.65%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15620623                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        57160                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003659                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          771      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          130      0.23%      1.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        43114     75.43%     77.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           10      0.02%     77.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        12456     21.79%     98.81% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          679      1.19%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12757233                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.224452                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.853362                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7537941     59.09%     59.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1535807     12.04%     71.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       708929      5.56%     76.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1075904      8.43%     85.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       900688      7.06%     92.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       252428      1.98%     94.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       652755      5.12%     99.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84424      0.66%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         8357      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12757233                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.192206                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16746727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15620623                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6666264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10086                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3308592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3074978                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3074950                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              28                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       984551                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       991541                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4857957                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1849059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13102283                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       787068                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21261                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6934918                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       241298                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         6082                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29541560                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20904564                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14527087                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3610134                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1162685                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       262427                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7487624                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       443066                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  6147                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
