

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_93_1'
================================================================
* Date:           Fri Jun  7 16:44:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.298 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.180 us|  0.180 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_1  |       34|       34|         4|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%hs = alloca i32 1" [Pool.cpp:92->CNN.cpp:51]   --->   Operation 7 'alloca' 'hs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln92 = store i6 0, i6 %hs" [Pool.cpp:92->CNN.cpp:51]   --->   Operation 8 'store' 'store_ln92' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i6 %hs" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.78ns)   --->   "%icmp_ln93 = icmp_eq  i6 %i, i6 32" [Pool.cpp:93->CNN.cpp:51]   --->   Operation 11 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%add_ln93_1 = add i6 %i, i6 1" [Pool.cpp:93->CNN.cpp:51]   --->   Operation 12 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.body.i.split, void %for.body.i518.preheader.exitStub" [Pool.cpp:93->CNN.cpp:51]   --->   Operation 13 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln96 = shl i6 %i, i6 1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 14 'shl' 'shl_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i6 %shl_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 15 'zext' 'zext_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%OutPool3_addr = getelementptr i16 %OutPool3, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 16 'getelementptr' 'OutPool3_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.23ns)   --->   "%avg = load i6 %OutPool3_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 17 'load' 'avg' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%OutPool3_1_addr = getelementptr i16 %OutPool3_1, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 18 'getelementptr' 'OutPool3_1_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%OutPool3_1_load = load i6 %OutPool3_1_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 19 'load' 'OutPool3_1_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%OutPool3_2_addr = getelementptr i16 %OutPool3_2, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 20 'getelementptr' 'OutPool3_2_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%OutPool3_2_load = load i6 %OutPool3_2_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 21 'load' 'OutPool3_2_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%OutPool3_3_addr = getelementptr i16 %OutPool3_3, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 22 'getelementptr' 'OutPool3_3_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%OutPool3_3_load = load i6 %OutPool3_3_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 23 'load' 'OutPool3_3_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%OutPool3_4_addr = getelementptr i16 %OutPool3_4, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 24 'getelementptr' 'OutPool3_4_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%OutPool3_4_load = load i6 %OutPool3_4_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 25 'load' 'OutPool3_4_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%OutPool3_5_addr = getelementptr i16 %OutPool3_5, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 26 'getelementptr' 'OutPool3_5_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%OutPool3_5_load = load i6 %OutPool3_5_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 27 'load' 'OutPool3_5_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%OutPool3_6_addr = getelementptr i16 %OutPool3_6, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 28 'getelementptr' 'OutPool3_6_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%OutPool3_6_load = load i6 %OutPool3_6_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 29 'load' 'OutPool3_6_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%OutPool3_7_addr = getelementptr i16 %OutPool3_7, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 30 'getelementptr' 'OutPool3_7_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%OutPool3_7_load = load i6 %OutPool3_7_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 31 'load' 'OutPool3_7_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%OutPool3_8_addr = getelementptr i16 %OutPool3_8, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 32 'getelementptr' 'OutPool3_8_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%OutPool3_8_load = load i6 %OutPool3_8_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 33 'load' 'OutPool3_8_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%OutPool3_9_addr = getelementptr i16 %OutPool3_9, i64 0, i64 %zext_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 34 'getelementptr' 'OutPool3_9_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%OutPool3_9_load = load i6 %OutPool3_9_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 35 'load' 'OutPool3_9_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln96 = or i6 %shl_ln96, i6 1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 36 'or' 'or_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i6 %or_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 37 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%OutPool3_addr_1 = getelementptr i16 %OutPool3, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 38 'getelementptr' 'OutPool3_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%OutPool3_load = load i6 %OutPool3_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 39 'load' 'OutPool3_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%OutPool3_1_addr_1 = getelementptr i16 %OutPool3_1, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 40 'getelementptr' 'OutPool3_1_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%OutPool3_1_load_1 = load i6 %OutPool3_1_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 41 'load' 'OutPool3_1_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%OutPool3_2_addr_1 = getelementptr i16 %OutPool3_2, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 42 'getelementptr' 'OutPool3_2_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%OutPool3_2_load_1 = load i6 %OutPool3_2_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 43 'load' 'OutPool3_2_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%OutPool3_3_addr_1 = getelementptr i16 %OutPool3_3, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 44 'getelementptr' 'OutPool3_3_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%OutPool3_3_load_1 = load i6 %OutPool3_3_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 45 'load' 'OutPool3_3_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%OutPool3_4_addr_1 = getelementptr i16 %OutPool3_4, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 46 'getelementptr' 'OutPool3_4_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%OutPool3_4_load_1 = load i6 %OutPool3_4_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 47 'load' 'OutPool3_4_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%OutPool3_5_addr_1 = getelementptr i16 %OutPool3_5, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 48 'getelementptr' 'OutPool3_5_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%OutPool3_5_load_1 = load i6 %OutPool3_5_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 49 'load' 'OutPool3_5_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%OutPool3_6_addr_1 = getelementptr i16 %OutPool3_6, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 50 'getelementptr' 'OutPool3_6_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%OutPool3_6_load_1 = load i6 %OutPool3_6_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 51 'load' 'OutPool3_6_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%OutPool3_7_addr_1 = getelementptr i16 %OutPool3_7, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 52 'getelementptr' 'OutPool3_7_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%OutPool3_7_load_1 = load i6 %OutPool3_7_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 53 'load' 'OutPool3_7_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%OutPool3_8_addr_1 = getelementptr i16 %OutPool3_8, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 54 'getelementptr' 'OutPool3_8_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%OutPool3_8_load_1 = load i6 %OutPool3_8_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 55 'load' 'OutPool3_8_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%OutPool3_9_addr_1 = getelementptr i16 %OutPool3_9, i64 0, i64 %zext_ln96_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 56 'getelementptr' 'OutPool3_9_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%OutPool3_9_load_1 = load i6 %OutPool3_9_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 57 'load' 'OutPool3_9_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln92 = store i6 %add_ln93_1, i6 %hs" [Pool.cpp:92->CNN.cpp:51]   --->   Operation 58 'store' 'store_ln92' <Predicate = (!icmp_ln93)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%avg = load i6 %OutPool3_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 59 'load' 'avg' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%OutPool3_1_load = load i6 %OutPool3_1_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 60 'load' 'OutPool3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%OutPool3_2_load = load i6 %OutPool3_2_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 61 'load' 'OutPool3_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%OutPool3_3_load = load i6 %OutPool3_3_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 62 'load' 'OutPool3_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%OutPool3_4_load = load i6 %OutPool3_4_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 63 'load' 'OutPool3_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%OutPool3_5_load = load i6 %OutPool3_5_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 64 'load' 'OutPool3_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%OutPool3_6_load = load i6 %OutPool3_6_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 65 'load' 'OutPool3_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%OutPool3_7_load = load i6 %OutPool3_7_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 66 'load' 'OutPool3_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%OutPool3_8_load = load i6 %OutPool3_8_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 67 'load' 'OutPool3_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%OutPool3_9_load = load i6 %OutPool3_9_addr" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 68 'load' 'OutPool3_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%OutPool3_load = load i6 %OutPool3_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 69 'load' 'OutPool3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%OutPool3_1_load_1 = load i6 %OutPool3_1_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 70 'load' 'OutPool3_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%OutPool3_2_load_1 = load i6 %OutPool3_2_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 71 'load' 'OutPool3_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%OutPool3_3_load_1 = load i6 %OutPool3_3_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 72 'load' 'OutPool3_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%OutPool3_4_load_1 = load i6 %OutPool3_4_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 73 'load' 'OutPool3_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%OutPool3_5_load_1 = load i6 %OutPool3_5_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 74 'load' 'OutPool3_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%OutPool3_6_load_1 = load i6 %OutPool3_6_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 75 'load' 'OutPool3_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%OutPool3_7_load_1 = load i6 %OutPool3_7_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 76 'load' 'OutPool3_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%OutPool3_8_load_1 = load i6 %OutPool3_8_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 77 'load' 'OutPool3_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%OutPool3_9_load_1 = load i6 %OutPool3_9_addr_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 78 'load' 'OutPool3_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96 = add i16 %OutPool3_1_load, i16 %avg" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 79 'add' 'add_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_1 = add i16 %OutPool3_3_load, i16 %OutPool3_4_load" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 80 'add' 'add_ln96_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln96_2 = add i16 %add_ln96_1, i16 %OutPool3_2_load" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 81 'add' 'add_ln96_2' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln96_3 = add i16 %add_ln96_2, i16 %add_ln96" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 82 'add' 'add_ln96_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_4 = add i16 %OutPool3_5_load, i16 %OutPool3_6_load" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 83 'add' 'add_ln96_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_5 = add i16 %OutPool3_8_load, i16 %OutPool3_9_load" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 84 'add' 'add_ln96_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln96_6 = add i16 %add_ln96_5, i16 %OutPool3_7_load" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 85 'add' 'add_ln96_6' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln96_7 = add i16 %add_ln96_6, i16 %add_ln96_4" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 86 'add' 'add_ln96_7' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.85ns)   --->   "%add_ln96_9 = add i16 %OutPool3_load, i16 %OutPool3_1_load_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 87 'add' 'add_ln96_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_10 = add i16 %OutPool3_3_load_1, i16 %OutPool3_4_load_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 88 'add' 'add_ln96_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln96_11 = add i16 %add_ln96_10, i16 %OutPool3_2_load_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 89 'add' 'add_ln96_11' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_12 = add i16 %add_ln96_11, i16 %add_ln96_9" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 90 'add' 'add_ln96_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_13 = add i16 %OutPool3_5_load_1, i16 %OutPool3_6_load_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 91 'add' 'add_ln96_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_14 = add i16 %OutPool3_8_load_1, i16 %OutPool3_9_load_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 92 'add' 'add_ln96_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln96_15 = add i16 %add_ln96_14, i16 %OutPool3_7_load_1" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 93 'add' 'add_ln96_15' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln96_16 = add i16 %add_ln96_15, i16 %add_ln96_13" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 94 'add' 'add_ln96_16' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln96_17 = add i16 %add_ln96_16, i16 %add_ln96_12" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 95 'add' 'add_ln96_17' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_8 = add i16 %add_ln96_7, i16 %add_ln96_3" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 96 'add' 'add_ln96_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%avg_1 = add i16 %add_ln96_17, i16 %add_ln96_8" [Pool.cpp:96->CNN.cpp:51]   --->   Operation 97 'add' 'avg_1' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i16 %avg_1" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 98 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.45ns)   --->   "%mul_ln98 = mul i34 %sext_ln98, i34 104858" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 99 'mul' 'mul_ln98' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i34 %mul_ln98" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 100 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %avg_1, i32 15" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 101 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_187_cast = partselect i12 @_ssdm_op_PartSelect.i12.i34.i32.i32, i34 %mul_ln98, i32 21, i32 32" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 102 'partselect' 'tmp_187_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i6 %i" [Pool.cpp:93->CNN.cpp:51]   --->   Operation 103 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Pool.cpp:93->CNN.cpp:51]   --->   Operation 104 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [Pool.cpp:93->CNN.cpp:51]   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Pool.cpp:93->CNN.cpp:51]   --->   Operation 106 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.01ns)   --->   "%sub_ln98 = sub i33 0, i33 %trunc_ln98" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 107 'sub' 'sub_ln98' <Predicate = (tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln98_1)   --->   "%tmp_186_cast = partselect i12 @_ssdm_op_PartSelect.i12.i33.i32.i32, i33 %sub_ln98, i32 21, i32 32" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 108 'partselect' 'tmp_186_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sub_ln98_1)   --->   "%select_ln98 = select i1 %tmp, i12 %tmp_186_cast, i12 %tmp_187_cast" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 109 'select' 'select_ln98' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.80ns) (out node of the LUT)   --->   "%sub_ln98_1 = sub i12 0, i12 %select_ln98" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 110 'sub' 'sub_ln98_1' <Predicate = (tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.37ns)   --->   "%select_ln98_1 = select i1 %tmp, i12 %sub_ln98_1, i12 %tmp_187_cast" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 111 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 %zext_ln93" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 112 'getelementptr' 'OutGlobalAverPool1D_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln98 = store i12 %select_ln98_1, i5 %OutGlobalAverPool1D_addr" [Pool.cpp:98->CNN.cpp:51]   --->   Operation 113 'store' 'store_ln98' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body.i" [Pool.cpp:93->CNN.cpp:51]   --->   Operation 114 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln92', Pool.cpp:92->CNN.cpp:51) of constant 0 on local variable 'hs', Pool.cpp:92->CNN.cpp:51 [13]  (0.427 ns)
	'load' operation 6 bit ('i', Pool.cpp:96->CNN.cpp:51) on local variable 'hs', Pool.cpp:92->CNN.cpp:51 [16]  (0.000 ns)
	'shl' operation 6 bit ('shl_ln96', Pool.cpp:96->CNN.cpp:51) [25]  (0.000 ns)
	'getelementptr' operation 6 bit ('OutPool3_addr', Pool.cpp:96->CNN.cpp:51) [27]  (0.000 ns)
	'load' operation 16 bit ('avg', Pool.cpp:96->CNN.cpp:51) on array 'OutPool3' [28]  (1.237 ns)

 <State 2>: 3.298ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPool3_7_load_1', Pool.cpp:96->CNN.cpp:51) on array 'OutPool3_7' [64]  (1.237 ns)
	'add' operation 16 bit ('add_ln96_15', Pool.cpp:96->CNN.cpp:51) [84]  (0.687 ns)
	'add' operation 16 bit ('add_ln96_16', Pool.cpp:96->CNN.cpp:51) [85]  (0.687 ns)
	'add' operation 16 bit ('add_ln96_17', Pool.cpp:96->CNN.cpp:51) [86]  (0.687 ns)

 <State 3>: 3.140ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln96_8', Pool.cpp:96->CNN.cpp:51) [77]  (0.000 ns)
	'add' operation 16 bit ('avg', Pool.cpp:96->CNN.cpp:51) [87]  (0.687 ns)
	'mul' operation 34 bit ('mul_ln98', Pool.cpp:98->CNN.cpp:51) [89]  (2.453 ns)

 <State 4>: 2.879ns
The critical path consists of the following:
	'sub' operation 33 bit ('sub_ln98', Pool.cpp:98->CNN.cpp:51) [91]  (1.018 ns)
	'select' operation 12 bit ('select_ln98', Pool.cpp:98->CNN.cpp:51) [95]  (0.000 ns)
	'sub' operation 12 bit ('sub_ln98_1', Pool.cpp:98->CNN.cpp:51) [96]  (0.809 ns)
	'select' operation 12 bit ('select_ln98_1', Pool.cpp:98->CNN.cpp:51) [97]  (0.375 ns)
	'store' operation 0 bit ('store_ln98', Pool.cpp:98->CNN.cpp:51) of variable 'select_ln98_1', Pool.cpp:98->CNN.cpp:51 on array 'OutGlobalAverPool1D' [99]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
