Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Sep 25 21:19:38 2017
| Host         : Bert running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   629 |
| Unused register locations in slices containing registers |  1922 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             769 |          296 |
| No           | No                    | Yes                    |             831 |          256 |
| No           | Yes                   | No                     |             605 |          263 |
| Yes          | No                    | No                     |            5737 |         1641 |
| Yes          | No                    | Yes                    |             280 |           61 |
| Yes          | Yes                   | No                     |            4960 |         1179 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                 |                                                                                                                                        Enable Signal                                                                                                                                        |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                              |                1 |              1 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                           |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                   |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                   |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                              |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                  |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                   |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                              |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                                  |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                      |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                         |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                         |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                      |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                  |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                 |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                        |                1 |              2 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/s_and_m_aresetn_i                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/s_and_m_aresetn_i                                                                                                                                                                                                           |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/s_and_m_aresetn_i                                                                                                                                                                                                                   |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                                                                                             |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                   |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__3_n_2                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                                                 |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0_n_2                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[3]_i_1_n_2                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                        |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1_n_2                                              |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                             |                2 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                           |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/s_and_m_aresetn_i                                                                                                                                                                                                                     |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2         |                2 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                               |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                             |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                        |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_52_reg_14360                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2_n_2                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                     |                1 |              3 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2                                              |                1 |              3 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/tmp_26_reg_14460                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                                             |                1 |              3 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_2                                              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2                                               |                1 |              3 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_2                                               |                2 |              3 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                 |                1 |              3 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_ap_int_ap_1_fu_308[0]_i_1_n_2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/buffer_U/ddr_to_axis_reader_buffer_ram_U/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                                               |                2 |              3 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                                     |                2 |              3 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/G_temp_V_read_assign_fu_126[3]_i_2_n_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/G_temp_V_read_assign_fu_126[3]_i_2_n_2                                                                                                                                                                                                                  | design_1_i/axi_stream_to_vga_0/inst/G_temp_V_read_assign_fu_126[3]_i_1_n_2                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/R_temp_V_read_assign_fu_122[3]_i_2_n_2                                                                                                                                                                                                                  | design_1_i/axi_stream_to_vga_0/inst/B_temp_V_read_assign_fu_13013_out                                                                                                                                                                                                              |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/mux_sd_ov_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/ap_CS_fsm_reg_n_2_[0]                                                                                                                                                                                                                                   | design_1_i/axi_stream_to_vga_0/inst/ap_rst_n_inv                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_2                                                                                                                                |                2 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                          | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[2]_i_1_n_2                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                   | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_2                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                             | design_1_i/reset_25M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/m_valid_i_i_1_n_2                                                                                                                                                                                                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                     |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                         |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]                                                                                                    | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_2                                                                                                                 |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                           |                3 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                       | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_2                                                                                                    |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/m_valid_i                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/E[0]                                                                                                                                                                  | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                           | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                           | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                           | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                      | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_2                                                                                                                   |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/reset_24M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_2                                                                                                                                |                3 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_empty_fb_i_reg[2]                                                                                                                 |                1 |              5 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                         |                1 |              5 |
|  design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0] |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_empty_fb_i_reg[2]                                                                                                                      |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                        |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_empty_fb_i_reg[2]                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_empty_fb_i_reg[2]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                          |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/reset_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |                1 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/mux_sd_ov_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                     | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[4][0]                                                                                                              |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                  |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0/inst/S_AXI_HP3_BVALID                                                                                                                                                                                                                                       | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0/inst/S_AXI_HP2_BVALID                                                                                                                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/reset_25M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                      | design_1_i/reset_25M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/rreq_throttl/E[0]                                                                                                                                                                                        | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/SR[0]                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[5][0]                     |                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/tmp_64_reg_33120                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                                      | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/reset_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                     | design_1_i/reset_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                     |                1 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/waddr                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                          | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/rreq_throttl/throttl_cnt                                                                                                                                                       | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/throttl_cnt_reg[3][0]                                                                                                                                        |                2 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                              | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/reset_24M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                      | design_1_i/reset_24M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/s_and_m_aresetn_i                                                                                                                                                                                                                |                2 |              7 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/s_and_m_aresetn_i                                                                                                                                                                                                           |                2 |              7 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/s_and_m_aresetn_i                                                                                                                                                                                                                   |                2 |              7 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/s_and_m_aresetn_i                                                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                        |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_5[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_4[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                     |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_3[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_2[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_1[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_3[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_0[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_50                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_40                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/throttl_cnt_reg[7]_0[0]                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_30                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_20                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                         | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_2                                                                                                                                                                                                         | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_10                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_2                                                                                                                                                     | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/inner_index_V[7]_i_1_n_2                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                     |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_00                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/throttl_cnt_reg[7]_0[0]                                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_3[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_4[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_5[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_0[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_1[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_2[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/in_temp_V_reg_33630                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_4[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_5[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_0[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_1[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_2[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_3[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_4[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_5[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_0[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_1[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_2[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_3[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_4[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_5[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_00                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_10                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_20                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_30                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_40                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_50                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_off_V[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_off_V_load_reg_34250                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_sum_V0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/in_temp_V_1_fu_312[7]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_U5/sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_DSP48_2_U/reg_4140                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_U11/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_DSP48_5_U/p_0[0]                                                                                                        |                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/in_img_V_TREADY                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/inner_index_V[7]_i_1_n_2                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[0]                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                   |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/in_temp_V_reg_14710                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/kernel_bit_shift_V0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/kernel_h_V_0_loc_1_fu_1821                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/kernel_off_V0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/kernel_sum_V0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[0]                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[0]                                                                                         |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.arlen_buf[7]_i_1_n_2                                                                                                                                                         | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                  | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_sig_bdd_231                                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/FRAME_BUFFER_NUMBER_r_reg[0][0]                                                                                                                                                     | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V[7]_i_1_n_2                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                            | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/throttl_cnt_reg[7]_0[0]                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[0]                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_2[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_1[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_0[7]_i_1_n_2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[0]                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/p_18_in                                                                                                                                                                                         | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/sect_addr_buf[11]_i_1_n_2                                                                                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_26_in                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_2                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                          | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_2                                                                                                                                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_26_in                                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                                    |                3 |              9 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                     | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[3][0]                                                                                                                            |                3 |              9 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/ap_CS_fsm_reg_n_2_[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_26_in                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                                       |                2 |              9 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                   |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_2                                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                2 |              9 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                         |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                         |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                               |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_reg_395_reg[0]_0[0]                                                                                                                                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_reg_395_reg[0][0]                                                                                                                            |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_next_reg_1408_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/line_buffer_V_0_addr_reg_33240                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/indvar_reg_328_reg[9][0]                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/indvar_reg_328_reg[0][0]                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                 |                3 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                 |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                         |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/indvar_next_reg_680_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/indvar_reg_328_reg[9][0]                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/indvar_reg_328_reg[0][0]                                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/y_reg_2030                                                                                                                                                                                                                                              | design_1_i/axi_stream_to_vga_0/inst/y_reg_203_0                                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/indvar_reg_328_reg[9][0]                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/indvar_reg_328_reg[0][0]                                                                                                                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/indvar_reg_275_reg[0][0]                                                                                                                                                                        | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_sig_bdd_379                                                                                                                                                                                                                           |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/line_buffer_V_0_addr_reg_14910                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                              |                2 |             10 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/indvar_flatten_reg_1920                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_reg_ppstg_exitcond1_reg_676_pp0_it1_reg[0][0]                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |                5 |             11 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/col_mid2_reg_32800                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                     |                3 |             12 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/j1_reg_4280                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_reg_ppiten_pp2_it00                                                                                                                                                                                            |                3 |             12 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                   |                2 |             12 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                   |                2 |             12 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/buffer_U/ddr_to_axis_reader_SD_buffer_ram_U/p_76_in                                                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_reg_ppiten_pp1_it00                                                                                                                                                                                            |                4 |             13 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/j_reg_2870                                                                                                                                                                                                                                        | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_reg_ppiten_pp1_it00                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/ap_reg_ppiten_pp0_it10                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             14 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_U11/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_DSP48_5_U/p_1[0]                                                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_2                                                                                                                                                     |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                8 |             18 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/line_buffer_V_5_U/convolution_filter_line_buffer_V_0_ram_U/ram_reg_4                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                6 |             18 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                             | design_1_i/axi_stream_to_vga_0/inst/ap_rst_n_inv                                                                                                                                                                                                                                   |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/resp_cnt_reg[1][0]                                                                                                                                                          |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_30_in                                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/could_multi_bursts.burst_cnt_reg[1][0]                                                                                                                                   |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/resp_cnt_reg[1][0]                                                                                                                                                       |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/resp_cnt_reg[1][0]                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_30_in                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/could_multi_bursts.burst_cnt_reg[1][0]                                                                                                                                      |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_30_in                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/could_multi_bursts.burst_cnt_reg[1][0]                                                                                                                                 |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                     |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                  |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[9][0]                                                                                                                                 | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                                                                                                                      |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                5 |             20 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[9][0]                                                                                                                       | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                                                                                                            |                5 |             20 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/i_1_reg_1393_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[9][0]                                                                                                                               | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             20 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[0]                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_sig_403                                                                                                                                                                                                                 | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                      |                4 |             20 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                          |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg_0__s_net_1                                                                                                                                                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |                5 |             20 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                   |                3 |             20 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                          |                3 |             20 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                  |                4 |             20 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                         |                3 |             20 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                         |                4 |             20 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[9][0]                                                                                                                            | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                                                                                                                 |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                                                                         |                3 |             20 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                            | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/empty_n_i_1__1_n_2                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/empty_n_i_1__1_n_2                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/empty_n_i_1__1_n_2                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                4 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/dividend_tmp_reg[0][29]_1                                                           |                                                                                                                                                                                                                                                                                    |                7 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[34][0]                                        |                                                                                                                                                                                                                                                                                    |                4 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                    |                4 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                    |                4 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[34][0]                                         |                                                                                                                                                                                                                                                                                    |                3 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |               10 |             22 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               11 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                8 |             25 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/line_buffer_V_5_U/convolution_filter_line_buffer_V_0_ram_U/ram_reg_4                                                                                                                                                                | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                  |                9 |             25 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                               |                8 |             27 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                          |               12 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                 |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                    |               11 |             27 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_mulfilter_ap_int_ap_reg_495                                                                                                                                                                                             | design_1_i/Convolution_Filter/convolution_filter_0/inst/col_reg_528                                                                                                                                                                                                                |                8 |             28 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/row_reg_376                                                                                                                                                                                                                     | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/col_reg_398                                                                                                                                                                                                            |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_sig_bdd_262                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/p_18_in                                                                                                                                                                                         | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |                8 |             29 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/indvar_flatten_reg_1920                                                                                                                                                                                                                                 | design_1_i/axi_stream_to_vga_0/inst/indvar_flatten_reg_192                                                                                                                                                                                                                         |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_sig_bdd_365                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_26_in                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/offset1_reg_263_reg[0][0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_sig_bdd_262                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/offset1_reg_263_reg[0][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/p_17_in                                                                                                                                                                                         | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_26_in                                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                  | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |               12 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                    |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_sig_bdd_282                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_26_in                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/offset1_reg_263_reg[0][0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                8 |             29 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/BASE_ADDRESS_r_reg[0][0]                                                                                                                                                            | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_sig_bdd_365                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_sig_bdd_262                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             29 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                     | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                7 |             29 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/offset1_reg_374_reg[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_254[0]_i_1_n_2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                  |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_sig_bdd_365                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/E[0]                                                                                                                                           | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/wr_rst_int_sync                                                                                                                              |                6 |             30 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/E[0]                                                                                                                                      | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/wr_rst_int_sync                                                                                                                         |                9 |             30 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/E[0]                                                                                                                                              | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/wr_rst_int_sync                                                                                                                                 |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                      | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                9 |             30 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/E[0]                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/wr_rst_int_sync                                                                                                                                   |                7 |             30 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_ap_int_2_fu_186[31]_i_2_n_2                                                                                                                                                                              | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_ap_int_2_fu_186                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/i_1_reg_665_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_sig_bdd_280                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                4 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V_read                                                                                                                                                                        | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                      |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_sig_bdd_280                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                7 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                 | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |               10 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/rdata_reg[31]_i_3_n_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/kernel_off_V_reg[7]_i_6_n_2                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V_read                                                                                                                                                                | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                              |                4 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                    | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_sig_bdd_372                                                                                                                                                                                                                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/i_reg_264[31]_i_1_n_2                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_273_reg[0][0]                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_273_reg[31][0]                                                                                                                                         |                6 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/buffer_U/ddr_to_axis_reader_SD_buffer_ram_U/p_76_in                                                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/luma_chroma_switch[0]_i_1_n_2                                                                                                                                                                                     |                8 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ap_done                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/inner_index[31]_i_1_n_2                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_273_reg[0][0]                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_273_reg[31][0]                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                8 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/FRAME_OFFSET_reg[0][0]                                                                                                                                                              | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_sig_bdd_280                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_ap_int_1_fu_190[0]_i_1_n_2                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                8 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines                                                                                                                                                                                                                     | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines[0]_i_1_n_2                                                                                                                                                                                                 |                8 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/line_valid_V[0]                                                                                                                                                                                                                 | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_readings[0]_i_1_n_2                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                              | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_273_reg[0][0]                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_273_reg[31][0]                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                           | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                       | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |                6 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_ap_int_ap_1_fu_3081                                                                                                                                                                                              | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_ap_int_ap_2_fu_304                                                                                                                                                                                      |                9 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/rdata_reg[31]_i_3_n_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/kernel_V_0_0_reg[7]_i_8_n_2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                6 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                     | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                    |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[33][0]                                         |                                                                                                                                                                                                                                                                                    |                5 |             34 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                9 |             34 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/dividend_tmp_reg[0][29]_1                                                           | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                   |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               10 |             35 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               13 |             35 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               12 |             35 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                        |                                                                                                                                                                                                                                                                                    |                6 |             36 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                    |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_30_in                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_30_in                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/p_30_in                                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                6 |             37 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_U8/sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_DSP48_3_U/m_0                                                                                                            |                                                                                                                                                                                                                                                                                    |               11 |             38 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                    | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                                                                                                                  |               12 |             40 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                                                                                                                       |                8 |             40 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                                                                                                             |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_empty_fb_i_reg[1]                                                                                                                    |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_empty_fb_i_reg[1]                                                                                                            |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_empty_fb_i_reg[1]                                                                                                                      |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_empty_fb_i_reg[1]                                                                                                                 |                7 |             40 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                                                                                                                     |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                                                     |               17 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |               15 |             44 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                                    |                8 |             44 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             44 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               10 |             44 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                     |               19 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |               22 |             45 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                7 |             47 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/window_V_5_6_loc_1_fu_316                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               29 |             48 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/p_157_in                                                                                                                                                                                        | design_1_i/Convolution_Filter/convolution_filter_0/inst/col_reg_528                                                                                                                                                                                                                |               14 |             48 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/line_buffer_V_4_U/convolution_filter_line_buffer_V_0_ram_U/line_buffer_V_0_we1                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               28 |             48 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/p_78_in                                                                                                                                                                                 | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/col_reg_398                                                                                                                                                                                                            |               15 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                                    |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |               15 |             55 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                    |               13 |             57 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |               31 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                  | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |               11 |             58 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/align_len_reg[3][0]                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |               14 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                8 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |               28 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |               26 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |               28 |             61 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/inner_index_load_reg_1345_reg[0][0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               17 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                8 |             61 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                8 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                8 |             61 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/q_reg[0]_0                                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/q_reg[0]_0                                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                  | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/q_reg[0]_0                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |                9 |             62 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                       | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/E[0]                                                                                                                                                                                 | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/base_ddr_addr_addr_read_reg_685_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               13 |             64 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               21 |             64 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               13 |             64 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/base_ddr_addr_addr_read_reg_1413_reg[0][0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                           |               15 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pop0                                                                                                                                                                                 | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |                9 |             65 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |                9 |             65 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                             | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                               |               15 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |               16 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |               11 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_sig_bdd_231                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               12 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |               15 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_sig_bdd_231                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               12 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_sig_bdd_231                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               12 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/i_op_assign_reg_235_reg[0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               14 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |               18 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |               16 |             72 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                       | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                             |               10 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]_0                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                         |               10 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]_0                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                           |               10 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]_0                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                              |               10 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/buffer_U/axis_to_ddr_writer_buffer_ram_U/E[0]                                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/i_reg_3170                                                                                                                                                                                                                          |               22 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/buffer_U/axis_to_ddr_writer_buffer_ram_U/E[0]                                                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_reg_3170                                                                                                                                                                                                                            |               23 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/buffer_U/axis_to_ddr_writer_buffer_ram_U/E[0]                                                                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_0/inst/i_reg_3170                                                                                                                                                                                                                               |               25 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/FRAME_OFFSET_reg[0][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               19 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               22 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/FRAME_OFFSET_reg[0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               21 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/FRAME_OFFSET_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               16 |             89 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |              119 |            266 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/window_V_0_10                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |              153 |            280 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |              169 |            476 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[21].divisor_tmp_reg[22][0]_0                                                                  |                                                                                                                                                                                                                                                                                    |              210 |            721 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/dividend_tmp_reg[0][29]_0                                                           |                                                                                                                                                                                                                                                                                    |              234 |           1002 |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


