/*
 * Copyright 2025, Sirius Contributors.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "cudf/cudf_compat.hpp"

#include <cuda/tae/tae_decode_kernels.hpp>
#include <cuda_runtime.h>

#include <algorithm>
#include <cstdint>

namespace sirius::cuda::tae {

namespace {

constexpr uint32_t THREADS_PER_BLOCK = 256;

// MO null bitmap: bit=1 → NULL.
// cuDF validity mask: bit=1 → VALID.
// Inversion: bitwise NOT each 32-bit word.
// Uses 128-bit vectorized loads/stores for better memory throughput.
__global__ void invert_mask_kernel(const uint32_t* __restrict__ src,
                                   uint32_t* __restrict__ dst,
                                   uint32_t n_words)
{
  // Vectorized path: 4 words per iteration
  uint32_t vec_count = n_words / 4;
  for (uint32_t i = blockIdx.x * blockDim.x + threadIdx.x; i < vec_count;
       i += gridDim.x * blockDim.x) {
    uint4 s                          = reinterpret_cast<const uint4*>(src)[i];
    uint4 d                          = {~s.x, ~s.y, ~s.z, ~s.w};
    reinterpret_cast<uint4*>(dst)[i] = d;
  }
  // Scalar tail for remaining 0-3 words
  uint32_t base = vec_count * 4;
  for (uint32_t i = base + blockIdx.x * blockDim.x + threadIdx.x; i < n_words;
       i += gridDim.x * blockDim.x) {
    dst[i] = ~src[i];
  }
}

// Batched null mask inversion — 2D grid: blockIdx.y = desc, blockIdx.x = word tile
__global__ void batched_invert_mask_kernel(const BatchedNullMaskDesc* __restrict__ descs,
                                           uint32_t* __restrict__ dst)
{
  auto const& desc = descs[blockIdx.y];
  uint32_t n_words = (desc.n_rows + 31) / 32;
  uint64_t source_bytes;
  memcpy(&source_bytes, desc.src + 16, sizeof(source_bytes));
  uint32_t const dst_word_offset = desc.bitmask_row_offset / 32;
  uint32_t const dst_bit_offset  = desc.bitmask_row_offset % 32;

  for (uint32_t i = blockIdx.x * blockDim.x + threadIdx.x; i < n_words;
       i += gridDim.x * blockDim.x) {
    // Serialized vector sections need not start on a word boundary.
    uint32_t null_bits = 0;
    if (static_cast<uint64_t>(i) * sizeof(uint32_t) >= source_bytes) { continue; }
    memcpy(&null_bits, desc.src + 24 + i * sizeof(uint32_t), sizeof(null_bits));
    if (i + 1 == n_words && desc.n_rows % 32 != 0) {
      null_bits &= (uint32_t{1} << (desc.n_rows % 32)) - 1;
    }
    if (null_bits == 0) { continue; }

    // The destination starts ALL_VALID. Clear only the source NULL bits so
    // unaligned adjacent chunks can safely share a destination word.
    atomicAnd(dst + dst_word_offset + i, ~(null_bits << dst_bit_offset));
    if (dst_bit_offset != 0) {
      uint32_t const high_null_bits = null_bits >> (32 - dst_bit_offset);
      if (high_null_bits != 0) { atomicAnd(dst + dst_word_offset + i + 1, ~high_null_bits); }
    }
  }
}

}  // anonymous namespace

void invert_null_mask(const uint8_t* d_src,
                      uint32_t* d_dst,
                      uint32_t n_rows,
                      rmm::cuda_stream_view stream)
{
  if (n_rows == 0) return;

  // Number of 32-bit words needed: ceil(n_rows / 32)
  uint32_t n_words      = (n_rows + 31) / 32;
  uint32_t vec_count    = n_words / 4;
  uint32_t launch_count = std::max(vec_count, n_words);
  uint32_t blocks       = (launch_count + THREADS_PER_BLOCK - 1) / THREADS_PER_BLOCK;

  invert_mask_kernel<<<blocks, THREADS_PER_BLOCK, 0, stream.value()>>>(
    reinterpret_cast<const uint32_t*>(d_src), d_dst, n_words);
}

void batched_invert_null_mask(const BatchedNullMaskDesc* d_descs,
                              uint32_t n_descs,
                              uint32_t* d_validity,
                              rmm::cuda_stream_view stream)
{
  if (n_descs == 0) return;

  // Find max n_words across descriptors for grid X sizing.
  // Since descriptors are on device, use a conservative upper bound:
  // max 8192 rows → 256 words → 1 block at 256 threads.
  // Grid: (1, n_descs) is sufficient for typical TAE blocks.
  uint32_t max_words = (8192 + 31) / 32;  // 256 words
  uint32_t grid_x    = (max_words + THREADS_PER_BLOCK - 1) / THREADS_PER_BLOCK;
  dim3 grid(grid_x, n_descs);
  batched_invert_mask_kernel<<<grid, THREADS_PER_BLOCK, 0, stream.value()>>>(d_descs, d_validity);
}

}  // namespace sirius::cuda::tae
