{
  "design": {
    "design_info": {
      "boundary_crc": "0x2BA339174A414B",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_traffic_gen_0": "",
      "axi_traffic_gen_1": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "axi_smc_1": "",
      "axi_smc": "",
      "ila_1": "",
      "ila_0": "",
      "RAM_FREC_0": ""
    },
    "ports": {
      "clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "axi_traffic_gen_0": {
        "vlnv": "xilinx.com:ip:axi_traffic_gen:3.0",
        "xci_name": "design_1_axi_traffic_gen_0_0",
        "parameters": {
          "C_ATG_MODE": {
            "value": "AXI4-Lite"
          },
          "C_ATG_SYSINIT_MODES": {
            "value": "System_Test"
          },
          "C_ATG_SYSTEM_CMD_MAX_RETRY": {
            "value": "2147483647"
          },
          "C_ATG_SYSTEM_INIT_ADDR_MIF": {
            "value": "../../../../../../../Extras/coe adv/addr_adv.coe"
          },
          "C_ATG_SYSTEM_INIT_CTRL_MIF": {
            "value": "../../../../../../../Extras/coe adv/ctrl_adv.coe"
          },
          "C_ATG_SYSTEM_INIT_DATA_MIF": {
            "value": "../../../../../../../Extras/coe adv/data_adv.coe"
          },
          "C_ATG_SYSTEM_INIT_MASK_MIF": {
            "value": "../../../../../../../Extras/coe adv/mask_adv.coe"
          }
        },
        "addressing": {
          "address_spaces": {
            "Reg1": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_LITE_CH1": {
              "mode": "Master",
              "address_space_ref": "Reg1",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              },
              "master_id": "0",
              "parameters": {
                "master_id": {
                  "value": "0"
                }
              }
            }
          }
        }
      },
      "axi_traffic_gen_1": {
        "vlnv": "xilinx.com:ip:axi_traffic_gen:3.0",
        "xci_name": "design_1_axi_traffic_gen_1_0",
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI"
            },
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              },
              "master_id": "1",
              "parameters": {
                "master_id": {
                  "value": "1"
                }
              }
            }
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0"
      },
      "axi_smc_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_1_0",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI"
              ]
            }
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_2",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "7"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "7"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "7"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "7"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI"
              ]
            }
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_1_1",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "4"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "1024"
          }
        }
      },
      "RAM_FREC_0": {
        "vlnv": "xilinx.com:user:RAM_FREC:3.0",
        "xci_name": "design_1_RAM_FREC_0_0"
      }
    },
    "interface_nets": {
      "axi_smc_1_M00_AXI": {
        "interface_ports": [
          "axi_smc_1/M00_AXI",
          "axi_traffic_gen_1/S_AXI"
        ]
      },
      "axi_traffic_gen_0_M_AXI_LITE_CH1": {
        "interface_ports": [
          "axi_traffic_gen_0/M_AXI_LITE_CH1",
          "axi_smc_1/S00_AXI"
        ]
      },
      "axi_traffic_gen_1_M_AXI": {
        "interface_ports": [
          "axi_traffic_gen_1/M_AXI",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "RAM_FREC_0/S00_AXI",
          "ila_0/SLOT_0_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "axi_traffic_gen_1/s_axi_aclk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "axi_traffic_gen_0/s_axi_aclk",
          "axi_smc_1/aclk",
          "axi_smc/aclk",
          "ila_1/clk",
          "ila_0/clk",
          "RAM_FREC_0/s00_axi_aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "axi_traffic_gen_1/s_axi_aresetn",
          "axi_traffic_gen_0/s_axi_aresetn",
          "axi_smc_1/aresetn",
          "axi_smc/aresetn",
          "RAM_FREC_0/s00_axi_aresetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "clock",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "RAM_FREC_0_divisor": {
        "ports": [
          "RAM_FREC_0/divisor",
          "ila_1/probe0"
        ]
      }
    },
    "addressing": {
      "/axi_traffic_gen_0": {
        "address_spaces": {
          "Reg1": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_traffic_gen_1_Reg0": {
                "address_block": "/axi_traffic_gen_1/S_AXI/Reg0",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_traffic_gen_1": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_RAM_FREC_0_S00_AXI_mem": {
                "address_block": "/RAM_FREC_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}