Analysis & Synthesis report for ceg3155lab1
Tue Oct 01 23:37:22 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst4"
 11. Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst3"
 12. Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst2"
 13. Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst1"
 14. Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst0"
 15. Port Connectivity Checks: "datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst"
 16. Port Connectivity Checks: "datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst"
 17. Port Connectivity Checks: "datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst"
 18. Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7"
 19. Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6"
 20. Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5"
 21. Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4"
 22. Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3"
 23. Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2"
 24. Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1"
 25. Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0"
 26. Port Connectivity Checks: "datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg"
 27. Port Connectivity Checks: "datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg"
 28. Port Connectivity Checks: "datapath:datapath_inst|mux_4to1:mux_4to1_disp"
 29. Port Connectivity Checks: "datapath:datapath_inst"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 01 23:37:22 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; ceg3155lab1                                ;
; Top-level Entity Name              ; topLevel                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 131                                        ;
;     Total combinational functions  ; 131                                        ;
;     Dedicated logic registers      ; 16                                         ;
; Total registers                    ; 16                                         ;
; Total pins                         ; 12                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                                      ; toplevel           ; ceg3155lab1        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------+---------+
; or_gate_8bit.vhd                 ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/or_gate_8bit.vhd          ;         ;
; register_1bit_special.vhd        ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/register_1bit_special.vhd ;         ;
; enabledsrlatch.vhd               ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/enabledsrlatch.vhd        ;         ;
; d_FF.vhd                         ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/d_FF.vhd                  ;         ;
; mux_4to1.vhd                     ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/mux_4to1.vhd              ;         ;
; mux_2to1_8bit.vhd                ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/mux_2to1_8bit.vhd         ;         ;
; mux_4to1_1bit.vhd                ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/mux_4to1_1bit.vhd         ;         ;
; register_8bit.vhd                ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/register_8bit.vhd         ;         ;
; lshift_8bit.vhd                  ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/lshift_8bit.vhd           ;         ;
; rshift_8bit.vhd                  ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/rshift_8bit.vhd           ;         ;
; dff_8bit.vhd                     ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/dff_8bit.vhd              ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/datapath.vhd              ;         ;
; controlLogic.vhd                 ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/controlLogic.vhd          ;         ;
; toplevel.vhd                     ; yes             ; User VHDL File  ; C:/Users/sahil/Documents/repos/vhdl_files/lab1/toplevel.vhd              ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 131          ;
;                                             ;              ;
; Total combinational functions               ; 131          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 43           ;
;     -- 3 input functions                    ; 87           ;
;     -- <=2 input functions                  ; 1            ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 131          ;
;     -- arithmetic mode                      ; 0            ;
;                                             ;              ;
; Total registers                             ; 16           ;
;     -- Dedicated logic registers            ; 16           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 12           ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; GClock~input ;
; Maximum fan-out                             ; 111          ;
; Total fan-out                               ; 487          ;
; Average fan-out                             ; 2.85         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |topLevel                                   ; 131 (0)           ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 12   ; 0            ; |topLevel                                                                                                              ; work         ;
;    |controlLogic:controlLogic_inst|         ; 10 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst                                                                               ; work         ;
;       |d_FF:dff_inst0|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst0                                                                ; work         ;
;          |enabledSRLatch:slaveLatch|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch                                      ; work         ;
;       |d_FF:dff_inst1|                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst1                                                                ; work         ;
;          |enabledSRLatch:masterLatch|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch                                     ; work         ;
;          |enabledSRLatch:slaveLatch|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch                                      ; work         ;
;       |d_FF:dff_inst2|                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst2                                                                ; work         ;
;          |enabledSRLatch:masterLatch|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch                                     ; work         ;
;          |enabledSRLatch:slaveLatch|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch                                      ; work         ;
;       |d_FF:dff_inst3|                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst3                                                                ; work         ;
;          |enabledSRLatch:masterLatch|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch                                     ; work         ;
;          |enabledSRLatch:slaveLatch|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch                                      ; work         ;
;       |d_FF:dff_inst4|                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst4                                                                ; work         ;
;          |enabledSRLatch:masterLatch|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch                                     ; work         ;
;          |enabledSRLatch:slaveLatch|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch                                      ; work         ;
;    |datapath:datapath_inst|                 ; 121 (0)           ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst                                                                                       ; work         ;
;       |lshift_8bit:lshift_8bit_0|           ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0                                                             ; work         ;
;          |dFF_8bit:dff_inst|                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst                                           ; work         ;
;             |d_FF:dff_inst0|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst1|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst2|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst3|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst4|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst5|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst6|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst7|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch  ; work         ;
;       |mux_2to1_8bit:mux_2to1_LReg|         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg                                                           ; work         ;
;       |mux_2to1_8bit:mux_2to1_RReg|         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg                                                           ; work         ;
;       |register_1bit_special:leftRegister|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_1bit_special:leftRegister                                                    ; work         ;
;          |d_FF:dff_inst|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch            ; work         ;
;       |register_1bit_special:rightRegister| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_1bit_special:rightRegister                                                   ; work         ;
;          |d_FF:dff_inst|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst                                     ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:masterLatch          ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch           ; work         ;
;       |register_8bit:register_8bit_Disp|    ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp                                                      ; work         ;
;          |d_FF:dff_inst0|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0                                       ; work         ;
;             |enabledSRLatch:masterLatch|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:masterLatch            ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch             ; work         ;
;          |d_FF:dff_inst1|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1                                       ; work         ;
;             |enabledSRLatch:masterLatch|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:masterLatch            ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch             ; work         ;
;          |d_FF:dff_inst2|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2                                       ; work         ;
;             |enabledSRLatch:masterLatch|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:masterLatch            ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch             ; work         ;
;          |d_FF:dff_inst3|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3                                       ; work         ;
;             |enabledSRLatch:masterLatch|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:masterLatch            ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch             ; work         ;
;          |d_FF:dff_inst4|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4                                       ; work         ;
;             |enabledSRLatch:masterLatch|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:masterLatch            ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch             ; work         ;
;          |d_FF:dff_inst5|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5                                       ; work         ;
;             |enabledSRLatch:masterLatch|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:masterLatch            ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch             ; work         ;
;          |d_FF:dff_inst6|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6                                       ; work         ;
;             |enabledSRLatch:masterLatch|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:masterLatch            ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch             ; work         ;
;          |d_FF:dff_inst7|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7                                       ; work         ;
;             |enabledSRLatch:masterLatch|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:masterLatch            ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch             ; work         ;
;       |register_8bit:register_8bit_LMASK|   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK                                                     ; work         ;
;          |d_FF:dff_inst0|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst1|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst3|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst4|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst5|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst6|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst7|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch            ; work         ;
;       |register_8bit:register_8bit_RMASK|   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK                                                     ; work         ;
;          |d_FF:dff_inst0|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst1|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst2|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst3|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst4|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst5|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst6|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch            ; work         ;
;          |d_FF:dff_inst7|                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7                                      ; work         ;
;             |enabledSRLatch:masterLatch|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch           ; work         ;
;             |enabledSRLatch:slaveLatch|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch            ; work         ;
;       |rshift_8bit:rshift_8bit_0|           ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0                                                             ; work         ;
;          |dFF_8bit:dff_inst|                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst                                           ; work         ;
;             |d_FF:dff_inst0|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst1|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst2|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst3|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst4|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst5|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst6|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch  ; work         ;
;             |d_FF:dff_inst7|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7                            ; work         ;
;                |enabledSRLatch:masterLatch| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch ; work         ;
;                |enabledSRLatch:slaveLatch|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch  ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                            ;
+--------------------------------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                                                    ;    ;
+--------------------------------------------------------------------------------------------------------------------+----+
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|o_q~0             ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|o_q~0             ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|o_q~0             ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|o_q~0             ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|o_q~0             ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|o_q~0             ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|o_q~0             ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|o_q~0             ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:masterLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:masterLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:masterLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:masterLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:masterLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:masterLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:masterLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:masterLatch|o_q~0            ;    ;
; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|o_q~0                                      ;    ;
; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|o_q~0                                      ;    ;
; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|o_q~0                                      ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; controlLogic:controlLogic_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|o_q~0                                      ;    ;
; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|o_q~0                                      ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|o_q~0                                     ;    ;
; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|o_q~0                                     ;    ;
; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|o_q~0                                     ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|o_q~0           ;    ;
; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|o_q~0                                     ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|o_q~0  ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|o_q~0            ;    ;
; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|o_q~0           ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|o_q~0 ;    ;
; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|o_q~0           ;    ;
; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|o_q~0          ;    ;
; Number of logic cells representing combinational loops                                                             ; 93 ;
+--------------------------------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst4"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst3"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst2"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst1"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlLogic:controlLogic_inst|d_FF:dff_inst0"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst"              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg" ;
+-------------+-------+----------+-----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                       ;
+-------------+-------+----------+-----------------------------------------------+
; d_in1[7..1] ; Input ; Info     ; Stuck at GND                                  ;
; d_in1[0]    ; Input ; Info     ; Stuck at VCC                                  ;
+-------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg" ;
+-------------+-------+----------+-----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                       ;
+-------------+-------+----------+-----------------------------------------------+
; d_in1[6..0] ; Input ; Info     ; Stuck at GND                                  ;
; d_in1[7]    ; Input ; Info     ; Stuck at VCC                                  ;
+-------------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst|mux_4to1:mux_4to1_disp" ;
+-------+-------+----------+------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                        ;
+-------+-------+----------+------------------------------------------------+
; en    ; Input ; Info     ; Stuck at VCC                                   ;
; d_in0 ; Input ; Info     ; Stuck at GND                                   ;
+-------+-------+----------+------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_inst" ;
+-----------+-------+----------+---------------------+
; Port      ; Type  ; Severity ; Details             ;
+-----------+-------+----------+---------------------+
; loadleft  ; Input ; Info     ; Stuck at VCC        ;
; loadright ; Input ; Info     ; Stuck at VCC        ;
+-----------+-------+----------+---------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Oct 01 23:37:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ceg3155lab1 -c ceg3155lab1
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file tb_topLevel.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file or_gate_8bit.vhd
    Info (12022): Found design unit 1: or_gate_8bit-structural
    Info (12023): Found entity 1: or_gate_8bit
Info (12021): Found 2 design units, including 1 entities, in source file register_1bit_special.vhd
    Info (12022): Found design unit 1: register_1bit_special-rtl
    Info (12023): Found entity 1: register_1bit_special
Info (12021): Found 2 design units, including 1 entities, in source file enabledsrlatch.vhd
    Info (12022): Found design unit 1: enabledSRLatch-rtl
    Info (12023): Found entity 1: enabledSRLatch
Info (12021): Found 2 design units, including 1 entities, in source file d_ff.vhd
    Info (12022): Found design unit 1: d_FF-rtl
    Info (12023): Found entity 1: d_FF
Info (12021): Found 2 design units, including 1 entities, in source file mux_4to1.vhd
    Info (12022): Found design unit 1: mux_4to1-structural
    Info (12023): Found entity 1: mux_4to1
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1_8bit.vhd
    Info (12022): Found design unit 1: mux_2to1_8bit-structural
    Info (12023): Found entity 1: mux_2to1_8bit
Info (12021): Found 2 design units, including 1 entities, in source file mux_4to1_1bit.vhd
    Info (12022): Found design unit 1: mux_4to1_1bit-structural
    Info (12023): Found entity 1: mux_4to1_1bit
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1_1bit.vhd
    Info (12022): Found design unit 1: mux_2to1_1bit-structural
    Info (12023): Found entity 1: mux_2to1_1bit
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-structural
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 2 design units, including 1 entities, in source file register_8bit.vhd
    Info (12022): Found design unit 1: register_8bit-rtl
    Info (12023): Found entity 1: register_8bit
Info (12021): Found 2 design units, including 1 entities, in source file lshift_8bit.vhd
    Info (12022): Found design unit 1: lshift_8bit-structural
    Info (12023): Found entity 1: lshift_8bit
Info (12021): Found 2 design units, including 1 entities, in source file rshift_8bit.vhd
    Info (12022): Found design unit 1: rshift_8bit-structural
    Info (12023): Found entity 1: rshift_8bit
Info (12021): Found 2 design units, including 1 entities, in source file dff_8bit.vhd
    Info (12022): Found design unit 1: dFF_8bit-rtl
    Info (12023): Found entity 1: dFF_8bit
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-basic
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file controllogic.vhd
    Info (12022): Found design unit 1: controlLogic-basic
    Info (12023): Found entity 1: controlLogic
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: topLevel-basic
    Info (12023): Found entity 1: topLevel
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapath_inst"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "datapath:datapath_inst|mux_4to1:mux_4to1_disp"
Info (12128): Elaborating entity "mux_4to1_1bit" for hierarchy "datapath:datapath_inst|mux_4to1:mux_4to1_disp|mux_4to1_1bit:mux0"
Info (12128): Elaborating entity "mux_2to1_8bit" for hierarchy "datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg"
Info (12128): Elaborating entity "register_8bit" for hierarchy "datapath:datapath_inst|register_8bit:register_8bit_Disp"
Info (12128): Elaborating entity "d_FF" for hierarchy "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0"
Info (12128): Elaborating entity "enabledSRLatch" for hierarchy "datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:masterLatch"
Info (12128): Elaborating entity "lshift_8bit" for hierarchy "datapath:datapath_inst|lshift_8bit:lshift_8bit_0"
Warning (10036): Verilog HDL or VHDL warning at lshift_8bit.vhd(16): object "dff_qBar" assigned a value but never read
Info (12128): Elaborating entity "dFF_8bit" for hierarchy "datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst"
Info (12128): Elaborating entity "rshift_8bit" for hierarchy "datapath:datapath_inst|rshift_8bit:rshift_8bit_0"
Warning (10036): Verilog HDL or VHDL warning at rshift_8bit.vhd(15): object "dff_qBar" assigned a value but never read
Info (12128): Elaborating entity "or_gate_8bit" for hierarchy "datapath:datapath_inst|or_gate_8bit:AND_LMASK_RMASK"
Info (12128): Elaborating entity "register_1bit_special" for hierarchy "datapath:datapath_inst|register_1bit_special:leftRegister"
Info (12128): Elaborating entity "controlLogic" for hierarchy "controlLogic:controlLogic_inst"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 143 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 131 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 4669 megabytes
    Info: Processing ended: Tue Oct 01 23:37:22 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


