INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sources_1/imports/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sources_1/imports/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sources_1/imports/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
