##Alan
- Verilog code for all modules
- Datapath.v
- lab5_top.v

##Steven
- All testbenches
- cleaning up datapath
- ARM demo.txt
- 