{
    "version": "0.0-3592-gea82176c",
    "description": "Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.",
    "homepage": "https://github.com/chipsalliance/verible",
    "license": "Apache-2.0",
    "url": "https://github.com/chipsalliance/verible/releases/download/v0.0-3592-gea82176c/verible-v0.0-3592-gea82176c-win64.zip",
    "bin": [
        "\\verible-patch-tool.exe",
        "\\verible-verilog-diff.exe",
        "\\verible-verilog-format.exe",
        "\\verible-verilog-kythe-extractor.exe",
        "\\verible-verilog-kythe-kzip-writer.exe",
        "\\verible-verilog-lint.exe",
        "\\verible-verilog-ls.exe",
        "\\verible-verilog-obfuscate.exe",
        "\\verible-verilog-preprocessor.exe",
        "\\verible-verilog-project.exe",
        "\\verible-verilog-syntax.exe"
    ],
    "extract_dir": "verible-v0.0-3592-gea82176c-win64",
    "hash": "40457b909963414b3331a4bff91dc02965d0491fabf76be295bfda6ca735da98",
    "checkver": {
        "url": "https://github.com/chipsalliance/verible/releases",
        "re": "v(?<version>[\\d]*\\.[\\d]*\\-[\\d]{4}\\-[\\da-zA-Z]*)"
    },
    "autoupdate": {
        "url": "https://github.com/chipsalliance/verible/releases/download/v$version/verible-v$version-win64.zip"
    }
}
