# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
# Date created = 19:33:16  May 18, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_MDR_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C8Q208C8
set_global_assignment -name TOP_LEVEL_ENTITY test_MDR
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:33:16  MAY 18, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name BDF_FILE test_MDR.bdf
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_69 -to 1BUS2MDR
set_location_assignment PIN_77 -to Z0
set_location_assignment PIN_80 -to Z1
set_location_assignment PIN_81 -to Z2
set_location_assignment PIN_82 -to Z3
set_location_assignment PIN_84 -to Z4
set_location_assignment PIN_86 -to Z5
set_location_assignment PIN_87 -to Z6
set_location_assignment PIN_88 -to Z7
set_location_assignment PIN_142 -to MDR0
set_location_assignment PIN_143 -to MDR1
set_location_assignment PIN_144 -to MDR2
set_location_assignment PIN_145 -to MDR3
set_location_assignment PIN_146 -to MDR4
set_location_assignment PIN_147 -to MDR5
set_location_assignment PIN_149 -to MDR6
set_location_assignment PIN_150 -to MDR7
set_location_assignment PIN_192 -to RAM0
set_location_assignment PIN_193 -to RAM1
set_location_assignment PIN_195 -to RAM2
set_location_assignment PIN_197 -to RAM3
set_location_assignment PIN_198 -to RAM4
set_location_assignment PIN_199 -to RAM5
set_location_assignment PIN_200 -to RAM6
set_location_assignment PIN_201 -to RAM7
set_global_assignment -name MISC_FILE "D:/projects/quartus/test_MDR/test_MDR.dpf"
set_location_assignment PIN_68 -to CLR
set_location_assignment PIN_67 -to CP
set_location_assignment PIN_70 -to RD
set_location_assignment PIN_72 -to WR
set_location_assignment PIN_63 -to RD_N
set_location_assignment PIN_64 -to WR_N
set_location_assignment PIN_23 -to ADDR_IN0
set_location_assignment PIN_24 -to ADDR_IN1
set_location_assignment PIN_27 -to ADDR_IN2
set_location_assignment PIN_28 -to ADDR_IN3
set_location_assignment PIN_208 -to ADDR_IN4
set_location_assignment PIN_129 -to ADDR_IN5
set_location_assignment PIN_130 -to ADDR_IN6
set_location_assignment PIN_107 -to ADDR_IN7
set_location_assignment PIN_168 -to ADDR_OUT0
set_location_assignment PIN_169 -to ADDR_OUT1
set_location_assignment PIN_170 -to ADDR_OUT2
set_location_assignment PIN_171 -to ADDR_OUT3
set_location_assignment PIN_173 -to ADDR_OUT4
set_location_assignment PIN_175 -to ADDR_OUT5
set_location_assignment PIN_176 -to ADDR_OUT6
set_location_assignment PIN_179 -to ADDR_OUT7